
FreeRTOS_LoRaWAN_AT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020aa0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002878  08020be0  08020be0  00030be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08023458  08023458  00040124  2**0
                  CONTENTS
  4 .ARM          00000008  08023458  08023458  00033458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023460  08023460  00040124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023460  08023460  00033460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08023464  08023464  00033464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  08023468  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004790  20000124  0802358c  00040124  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200048b4  0802358c  000448b4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00040124  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0004014e  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004b7f0  00000000  00000000  00040191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000b934  00000000  00000000  0008b981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003ad0  00000000  00000000  000972b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002c57  00000000  00000000  0009ad88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002be60  00000000  00000000  0009d9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004c16a  00000000  00000000  000c983f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7732  00000000  00000000  001159a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000f260  00000000  00000000  001ed0dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  001fc33c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000124 	.word	0x20000124
 800015c:	00000000 	.word	0x00000000
 8000160:	08020bc8 	.word	0x08020bc8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000128 	.word	0x20000128
 800017c:	08020bc8 	.word	0x08020bc8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__gedf2>:
 8000508:	f04f 3cff 	mov.w	ip, #4294967295
 800050c:	e006      	b.n	800051c <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__ledf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	e002      	b.n	800051c <__cmpdf2+0x4>
 8000516:	bf00      	nop

08000518 <__cmpdf2>:
 8000518:	f04f 0c01 	mov.w	ip, #1
 800051c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000520:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000524:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000528:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800052c:	bf18      	it	ne
 800052e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000532:	d01b      	beq.n	800056c <__cmpdf2+0x54>
 8000534:	b001      	add	sp, #4
 8000536:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800053a:	bf0c      	ite	eq
 800053c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000540:	ea91 0f03 	teqne	r1, r3
 8000544:	bf02      	ittt	eq
 8000546:	ea90 0f02 	teqeq	r0, r2
 800054a:	2000      	moveq	r0, #0
 800054c:	4770      	bxeq	lr
 800054e:	f110 0f00 	cmn.w	r0, #0
 8000552:	ea91 0f03 	teq	r1, r3
 8000556:	bf58      	it	pl
 8000558:	4299      	cmppl	r1, r3
 800055a:	bf08      	it	eq
 800055c:	4290      	cmpeq	r0, r2
 800055e:	bf2c      	ite	cs
 8000560:	17d8      	asrcs	r0, r3, #31
 8000562:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000566:	f040 0001 	orr.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000570:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000574:	d102      	bne.n	800057c <__cmpdf2+0x64>
 8000576:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800057a:	d107      	bne.n	800058c <__cmpdf2+0x74>
 800057c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000584:	d1d6      	bne.n	8000534 <__cmpdf2+0x1c>
 8000586:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800058a:	d0d3      	beq.n	8000534 <__cmpdf2+0x1c>
 800058c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <__aeabi_cdrcmple>:
 8000594:	4684      	mov	ip, r0
 8000596:	4610      	mov	r0, r2
 8000598:	4662      	mov	r2, ip
 800059a:	468c      	mov	ip, r1
 800059c:	4619      	mov	r1, r3
 800059e:	4663      	mov	r3, ip
 80005a0:	e000      	b.n	80005a4 <__aeabi_cdcmpeq>
 80005a2:	bf00      	nop

080005a4 <__aeabi_cdcmpeq>:
 80005a4:	b501      	push	{r0, lr}
 80005a6:	f7ff ffb7 	bl	8000518 <__cmpdf2>
 80005aa:	2800      	cmp	r0, #0
 80005ac:	bf48      	it	mi
 80005ae:	f110 0f00 	cmnmi.w	r0, #0
 80005b2:	bd01      	pop	{r0, pc}

080005b4 <__aeabi_dcmpeq>:
 80005b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b8:	f7ff fff4 	bl	80005a4 <__aeabi_cdcmpeq>
 80005bc:	bf0c      	ite	eq
 80005be:	2001      	moveq	r0, #1
 80005c0:	2000      	movne	r0, #0
 80005c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c6:	bf00      	nop

080005c8 <__aeabi_dcmplt>:
 80005c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005cc:	f7ff ffea 	bl	80005a4 <__aeabi_cdcmpeq>
 80005d0:	bf34      	ite	cc
 80005d2:	2001      	movcc	r0, #1
 80005d4:	2000      	movcs	r0, #0
 80005d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005da:	bf00      	nop

080005dc <__aeabi_dcmple>:
 80005dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005e0:	f7ff ffe0 	bl	80005a4 <__aeabi_cdcmpeq>
 80005e4:	bf94      	ite	ls
 80005e6:	2001      	movls	r0, #1
 80005e8:	2000      	movhi	r0, #0
 80005ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ee:	bf00      	nop

080005f0 <__aeabi_dcmpge>:
 80005f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f4:	f7ff ffce 	bl	8000594 <__aeabi_cdrcmple>
 80005f8:	bf94      	ite	ls
 80005fa:	2001      	movls	r0, #1
 80005fc:	2000      	movhi	r0, #0
 80005fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000602:	bf00      	nop

08000604 <__aeabi_dcmpgt>:
 8000604:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000608:	f7ff ffc4 	bl	8000594 <__aeabi_cdrcmple>
 800060c:	bf34      	ite	cc
 800060e:	2001      	movcc	r0, #1
 8000610:	2000      	movcs	r0, #0
 8000612:	f85d fb08 	ldr.w	pc, [sp], #8
 8000616:	bf00      	nop

08000618 <__aeabi_d2iz>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000620:	d215      	bcs.n	800064e <__aeabi_d2iz+0x36>
 8000622:	d511      	bpl.n	8000648 <__aeabi_d2iz+0x30>
 8000624:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d912      	bls.n	8000654 <__aeabi_d2iz+0x3c>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800063e:	fa23 f002 	lsr.w	r0, r3, r2
 8000642:	bf18      	it	ne
 8000644:	4240      	negne	r0, r0
 8000646:	4770      	bx	lr
 8000648:	f04f 0000 	mov.w	r0, #0
 800064c:	4770      	bx	lr
 800064e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000652:	d105      	bne.n	8000660 <__aeabi_d2iz+0x48>
 8000654:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000658:	bf08      	it	eq
 800065a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop

08000668 <__aeabi_frsub>:
 8000668:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800066c:	e002      	b.n	8000674 <__addsf3>
 800066e:	bf00      	nop

08000670 <__aeabi_fsub>:
 8000670:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000674 <__addsf3>:
 8000674:	0042      	lsls	r2, r0, #1
 8000676:	bf1f      	itttt	ne
 8000678:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800067c:	ea92 0f03 	teqne	r2, r3
 8000680:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000684:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000688:	d06a      	beq.n	8000760 <__addsf3+0xec>
 800068a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800068e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000692:	bfc1      	itttt	gt
 8000694:	18d2      	addgt	r2, r2, r3
 8000696:	4041      	eorgt	r1, r0
 8000698:	4048      	eorgt	r0, r1
 800069a:	4041      	eorgt	r1, r0
 800069c:	bfb8      	it	lt
 800069e:	425b      	neglt	r3, r3
 80006a0:	2b19      	cmp	r3, #25
 80006a2:	bf88      	it	hi
 80006a4:	4770      	bxhi	lr
 80006a6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006ae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006b2:	bf18      	it	ne
 80006b4:	4240      	negne	r0, r0
 80006b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006ba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006be:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006c2:	bf18      	it	ne
 80006c4:	4249      	negne	r1, r1
 80006c6:	ea92 0f03 	teq	r2, r3
 80006ca:	d03f      	beq.n	800074c <__addsf3+0xd8>
 80006cc:	f1a2 0201 	sub.w	r2, r2, #1
 80006d0:	fa41 fc03 	asr.w	ip, r1, r3
 80006d4:	eb10 000c 	adds.w	r0, r0, ip
 80006d8:	f1c3 0320 	rsb	r3, r3, #32
 80006dc:	fa01 f103 	lsl.w	r1, r1, r3
 80006e0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006e4:	d502      	bpl.n	80006ec <__addsf3+0x78>
 80006e6:	4249      	negs	r1, r1
 80006e8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006ec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006f0:	d313      	bcc.n	800071a <__addsf3+0xa6>
 80006f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006f6:	d306      	bcc.n	8000706 <__addsf3+0x92>
 80006f8:	0840      	lsrs	r0, r0, #1
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	f102 0201 	add.w	r2, r2, #1
 8000702:	2afe      	cmp	r2, #254	; 0xfe
 8000704:	d251      	bcs.n	80007aa <__addsf3+0x136>
 8000706:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800070a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800070e:	bf08      	it	eq
 8000710:	f020 0001 	biceq.w	r0, r0, #1
 8000714:	ea40 0003 	orr.w	r0, r0, r3
 8000718:	4770      	bx	lr
 800071a:	0049      	lsls	r1, r1, #1
 800071c:	eb40 0000 	adc.w	r0, r0, r0
 8000720:	3a01      	subs	r2, #1
 8000722:	bf28      	it	cs
 8000724:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000728:	d2ed      	bcs.n	8000706 <__addsf3+0x92>
 800072a:	fab0 fc80 	clz	ip, r0
 800072e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000732:	ebb2 020c 	subs.w	r2, r2, ip
 8000736:	fa00 f00c 	lsl.w	r0, r0, ip
 800073a:	bfaa      	itet	ge
 800073c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000740:	4252      	neglt	r2, r2
 8000742:	4318      	orrge	r0, r3
 8000744:	bfbc      	itt	lt
 8000746:	40d0      	lsrlt	r0, r2
 8000748:	4318      	orrlt	r0, r3
 800074a:	4770      	bx	lr
 800074c:	f092 0f00 	teq	r2, #0
 8000750:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000754:	bf06      	itte	eq
 8000756:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800075a:	3201      	addeq	r2, #1
 800075c:	3b01      	subne	r3, #1
 800075e:	e7b5      	b.n	80006cc <__addsf3+0x58>
 8000760:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000764:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000768:	bf18      	it	ne
 800076a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800076e:	d021      	beq.n	80007b4 <__addsf3+0x140>
 8000770:	ea92 0f03 	teq	r2, r3
 8000774:	d004      	beq.n	8000780 <__addsf3+0x10c>
 8000776:	f092 0f00 	teq	r2, #0
 800077a:	bf08      	it	eq
 800077c:	4608      	moveq	r0, r1
 800077e:	4770      	bx	lr
 8000780:	ea90 0f01 	teq	r0, r1
 8000784:	bf1c      	itt	ne
 8000786:	2000      	movne	r0, #0
 8000788:	4770      	bxne	lr
 800078a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800078e:	d104      	bne.n	800079a <__addsf3+0x126>
 8000790:	0040      	lsls	r0, r0, #1
 8000792:	bf28      	it	cs
 8000794:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000798:	4770      	bx	lr
 800079a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800079e:	bf3c      	itt	cc
 80007a0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80007a4:	4770      	bxcc	lr
 80007a6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007aa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007b2:	4770      	bx	lr
 80007b4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b8:	bf16      	itet	ne
 80007ba:	4608      	movne	r0, r1
 80007bc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007c0:	4601      	movne	r1, r0
 80007c2:	0242      	lsls	r2, r0, #9
 80007c4:	bf06      	itte	eq
 80007c6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007ca:	ea90 0f01 	teqeq	r0, r1
 80007ce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007d2:	4770      	bx	lr

080007d4 <__aeabi_ui2f>:
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e004      	b.n	80007e4 <__aeabi_i2f+0x8>
 80007da:	bf00      	nop

080007dc <__aeabi_i2f>:
 80007dc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007e0:	bf48      	it	mi
 80007e2:	4240      	negmi	r0, r0
 80007e4:	ea5f 0c00 	movs.w	ip, r0
 80007e8:	bf08      	it	eq
 80007ea:	4770      	bxeq	lr
 80007ec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007f0:	4601      	mov	r1, r0
 80007f2:	f04f 0000 	mov.w	r0, #0
 80007f6:	e01c      	b.n	8000832 <__aeabi_l2f+0x2a>

080007f8 <__aeabi_ul2f>:
 80007f8:	ea50 0201 	orrs.w	r2, r0, r1
 80007fc:	bf08      	it	eq
 80007fe:	4770      	bxeq	lr
 8000800:	f04f 0300 	mov.w	r3, #0
 8000804:	e00a      	b.n	800081c <__aeabi_l2f+0x14>
 8000806:	bf00      	nop

08000808 <__aeabi_l2f>:
 8000808:	ea50 0201 	orrs.w	r2, r0, r1
 800080c:	bf08      	it	eq
 800080e:	4770      	bxeq	lr
 8000810:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000814:	d502      	bpl.n	800081c <__aeabi_l2f+0x14>
 8000816:	4240      	negs	r0, r0
 8000818:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800081c:	ea5f 0c01 	movs.w	ip, r1
 8000820:	bf02      	ittt	eq
 8000822:	4684      	moveq	ip, r0
 8000824:	4601      	moveq	r1, r0
 8000826:	2000      	moveq	r0, #0
 8000828:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800082c:	bf08      	it	eq
 800082e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000832:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000836:	fabc f28c 	clz	r2, ip
 800083a:	3a08      	subs	r2, #8
 800083c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000840:	db10      	blt.n	8000864 <__aeabi_l2f+0x5c>
 8000842:	fa01 fc02 	lsl.w	ip, r1, r2
 8000846:	4463      	add	r3, ip
 8000848:	fa00 fc02 	lsl.w	ip, r0, r2
 800084c:	f1c2 0220 	rsb	r2, r2, #32
 8000850:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000854:	fa20 f202 	lsr.w	r2, r0, r2
 8000858:	eb43 0002 	adc.w	r0, r3, r2
 800085c:	bf08      	it	eq
 800085e:	f020 0001 	biceq.w	r0, r0, #1
 8000862:	4770      	bx	lr
 8000864:	f102 0220 	add.w	r2, r2, #32
 8000868:	fa01 fc02 	lsl.w	ip, r1, r2
 800086c:	f1c2 0220 	rsb	r2, r2, #32
 8000870:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000874:	fa21 f202 	lsr.w	r2, r1, r2
 8000878:	eb43 0002 	adc.w	r0, r3, r2
 800087c:	bf08      	it	eq
 800087e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000882:	4770      	bx	lr

08000884 <__aeabi_uldivmod>:
 8000884:	b953      	cbnz	r3, 800089c <__aeabi_uldivmod+0x18>
 8000886:	b94a      	cbnz	r2, 800089c <__aeabi_uldivmod+0x18>
 8000888:	2900      	cmp	r1, #0
 800088a:	bf08      	it	eq
 800088c:	2800      	cmpeq	r0, #0
 800088e:	bf1c      	itt	ne
 8000890:	f04f 31ff 	movne.w	r1, #4294967295
 8000894:	f04f 30ff 	movne.w	r0, #4294967295
 8000898:	f000 b970 	b.w	8000b7c <__aeabi_idiv0>
 800089c:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008a4:	f000 f806 	bl	80008b4 <__udivmoddi4>
 80008a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b0:	b004      	add	sp, #16
 80008b2:	4770      	bx	lr

080008b4 <__udivmoddi4>:
 80008b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b8:	9e08      	ldr	r6, [sp, #32]
 80008ba:	460d      	mov	r5, r1
 80008bc:	4604      	mov	r4, r0
 80008be:	460f      	mov	r7, r1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d14a      	bne.n	800095a <__udivmoddi4+0xa6>
 80008c4:	428a      	cmp	r2, r1
 80008c6:	4694      	mov	ip, r2
 80008c8:	d965      	bls.n	8000996 <__udivmoddi4+0xe2>
 80008ca:	fab2 f382 	clz	r3, r2
 80008ce:	b143      	cbz	r3, 80008e2 <__udivmoddi4+0x2e>
 80008d0:	fa02 fc03 	lsl.w	ip, r2, r3
 80008d4:	f1c3 0220 	rsb	r2, r3, #32
 80008d8:	409f      	lsls	r7, r3
 80008da:	fa20 f202 	lsr.w	r2, r0, r2
 80008de:	4317      	orrs	r7, r2
 80008e0:	409c      	lsls	r4, r3
 80008e2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80008e6:	fa1f f58c 	uxth.w	r5, ip
 80008ea:	fbb7 f1fe 	udiv	r1, r7, lr
 80008ee:	0c22      	lsrs	r2, r4, #16
 80008f0:	fb0e 7711 	mls	r7, lr, r1, r7
 80008f4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80008f8:	fb01 f005 	mul.w	r0, r1, r5
 80008fc:	4290      	cmp	r0, r2
 80008fe:	d90a      	bls.n	8000916 <__udivmoddi4+0x62>
 8000900:	eb1c 0202 	adds.w	r2, ip, r2
 8000904:	f101 37ff 	add.w	r7, r1, #4294967295
 8000908:	f080 811b 	bcs.w	8000b42 <__udivmoddi4+0x28e>
 800090c:	4290      	cmp	r0, r2
 800090e:	f240 8118 	bls.w	8000b42 <__udivmoddi4+0x28e>
 8000912:	3902      	subs	r1, #2
 8000914:	4462      	add	r2, ip
 8000916:	1a12      	subs	r2, r2, r0
 8000918:	b2a4      	uxth	r4, r4
 800091a:	fbb2 f0fe 	udiv	r0, r2, lr
 800091e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000922:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000926:	fb00 f505 	mul.w	r5, r0, r5
 800092a:	42a5      	cmp	r5, r4
 800092c:	d90a      	bls.n	8000944 <__udivmoddi4+0x90>
 800092e:	eb1c 0404 	adds.w	r4, ip, r4
 8000932:	f100 32ff 	add.w	r2, r0, #4294967295
 8000936:	f080 8106 	bcs.w	8000b46 <__udivmoddi4+0x292>
 800093a:	42a5      	cmp	r5, r4
 800093c:	f240 8103 	bls.w	8000b46 <__udivmoddi4+0x292>
 8000940:	4464      	add	r4, ip
 8000942:	3802      	subs	r0, #2
 8000944:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000948:	1b64      	subs	r4, r4, r5
 800094a:	2100      	movs	r1, #0
 800094c:	b11e      	cbz	r6, 8000956 <__udivmoddi4+0xa2>
 800094e:	40dc      	lsrs	r4, r3
 8000950:	2300      	movs	r3, #0
 8000952:	e9c6 4300 	strd	r4, r3, [r6]
 8000956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800095a:	428b      	cmp	r3, r1
 800095c:	d908      	bls.n	8000970 <__udivmoddi4+0xbc>
 800095e:	2e00      	cmp	r6, #0
 8000960:	f000 80ec 	beq.w	8000b3c <__udivmoddi4+0x288>
 8000964:	2100      	movs	r1, #0
 8000966:	e9c6 0500 	strd	r0, r5, [r6]
 800096a:	4608      	mov	r0, r1
 800096c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000970:	fab3 f183 	clz	r1, r3
 8000974:	2900      	cmp	r1, #0
 8000976:	d149      	bne.n	8000a0c <__udivmoddi4+0x158>
 8000978:	42ab      	cmp	r3, r5
 800097a:	d302      	bcc.n	8000982 <__udivmoddi4+0xce>
 800097c:	4282      	cmp	r2, r0
 800097e:	f200 80f7 	bhi.w	8000b70 <__udivmoddi4+0x2bc>
 8000982:	1a84      	subs	r4, r0, r2
 8000984:	eb65 0203 	sbc.w	r2, r5, r3
 8000988:	2001      	movs	r0, #1
 800098a:	4617      	mov	r7, r2
 800098c:	2e00      	cmp	r6, #0
 800098e:	d0e2      	beq.n	8000956 <__udivmoddi4+0xa2>
 8000990:	e9c6 4700 	strd	r4, r7, [r6]
 8000994:	e7df      	b.n	8000956 <__udivmoddi4+0xa2>
 8000996:	b902      	cbnz	r2, 800099a <__udivmoddi4+0xe6>
 8000998:	deff      	udf	#255	; 0xff
 800099a:	fab2 f382 	clz	r3, r2
 800099e:	2b00      	cmp	r3, #0
 80009a0:	f040 808f 	bne.w	8000ac2 <__udivmoddi4+0x20e>
 80009a4:	1a8a      	subs	r2, r1, r2
 80009a6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009aa:	fa1f fe8c 	uxth.w	lr, ip
 80009ae:	2101      	movs	r1, #1
 80009b0:	fbb2 f5f7 	udiv	r5, r2, r7
 80009b4:	fb07 2015 	mls	r0, r7, r5, r2
 80009b8:	0c22      	lsrs	r2, r4, #16
 80009ba:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80009be:	fb0e f005 	mul.w	r0, lr, r5
 80009c2:	4290      	cmp	r0, r2
 80009c4:	d908      	bls.n	80009d8 <__udivmoddi4+0x124>
 80009c6:	eb1c 0202 	adds.w	r2, ip, r2
 80009ca:	f105 38ff 	add.w	r8, r5, #4294967295
 80009ce:	d202      	bcs.n	80009d6 <__udivmoddi4+0x122>
 80009d0:	4290      	cmp	r0, r2
 80009d2:	f200 80ca 	bhi.w	8000b6a <__udivmoddi4+0x2b6>
 80009d6:	4645      	mov	r5, r8
 80009d8:	1a12      	subs	r2, r2, r0
 80009da:	b2a4      	uxth	r4, r4
 80009dc:	fbb2 f0f7 	udiv	r0, r2, r7
 80009e0:	fb07 2210 	mls	r2, r7, r0, r2
 80009e4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80009e8:	fb0e fe00 	mul.w	lr, lr, r0
 80009ec:	45a6      	cmp	lr, r4
 80009ee:	d908      	bls.n	8000a02 <__udivmoddi4+0x14e>
 80009f0:	eb1c 0404 	adds.w	r4, ip, r4
 80009f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80009f8:	d202      	bcs.n	8000a00 <__udivmoddi4+0x14c>
 80009fa:	45a6      	cmp	lr, r4
 80009fc:	f200 80ba 	bhi.w	8000b74 <__udivmoddi4+0x2c0>
 8000a00:	4610      	mov	r0, r2
 8000a02:	eba4 040e 	sub.w	r4, r4, lr
 8000a06:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000a0a:	e79f      	b.n	800094c <__udivmoddi4+0x98>
 8000a0c:	f1c1 0720 	rsb	r7, r1, #32
 8000a10:	408b      	lsls	r3, r1
 8000a12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a1a:	fa05 f401 	lsl.w	r4, r5, r1
 8000a1e:	fa20 f307 	lsr.w	r3, r0, r7
 8000a22:	40fd      	lsrs	r5, r7
 8000a24:	4323      	orrs	r3, r4
 8000a26:	fa00 f901 	lsl.w	r9, r0, r1
 8000a2a:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000a2e:	fa1f fe8c 	uxth.w	lr, ip
 8000a32:	fbb5 f8f0 	udiv	r8, r5, r0
 8000a36:	0c1c      	lsrs	r4, r3, #16
 8000a38:	fb00 5518 	mls	r5, r0, r8, r5
 8000a3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000a40:	fb08 f50e 	mul.w	r5, r8, lr
 8000a44:	42a5      	cmp	r5, r4
 8000a46:	fa02 f201 	lsl.w	r2, r2, r1
 8000a4a:	d90b      	bls.n	8000a64 <__udivmoddi4+0x1b0>
 8000a4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a54:	f080 8087 	bcs.w	8000b66 <__udivmoddi4+0x2b2>
 8000a58:	42a5      	cmp	r5, r4
 8000a5a:	f240 8084 	bls.w	8000b66 <__udivmoddi4+0x2b2>
 8000a5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a62:	4464      	add	r4, ip
 8000a64:	1b64      	subs	r4, r4, r5
 8000a66:	b29d      	uxth	r5, r3
 8000a68:	fbb4 f3f0 	udiv	r3, r4, r0
 8000a6c:	fb00 4413 	mls	r4, r0, r3, r4
 8000a70:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000a74:	fb03 fe0e 	mul.w	lr, r3, lr
 8000a78:	45a6      	cmp	lr, r4
 8000a7a:	d908      	bls.n	8000a8e <__udivmoddi4+0x1da>
 8000a7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a80:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a84:	d26b      	bcs.n	8000b5e <__udivmoddi4+0x2aa>
 8000a86:	45a6      	cmp	lr, r4
 8000a88:	d969      	bls.n	8000b5e <__udivmoddi4+0x2aa>
 8000a8a:	3b02      	subs	r3, #2
 8000a8c:	4464      	add	r4, ip
 8000a8e:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000a92:	fba0 8302 	umull	r8, r3, r0, r2
 8000a96:	eba4 040e 	sub.w	r4, r4, lr
 8000a9a:	429c      	cmp	r4, r3
 8000a9c:	46c6      	mov	lr, r8
 8000a9e:	461d      	mov	r5, r3
 8000aa0:	d355      	bcc.n	8000b4e <__udivmoddi4+0x29a>
 8000aa2:	d052      	beq.n	8000b4a <__udivmoddi4+0x296>
 8000aa4:	b156      	cbz	r6, 8000abc <__udivmoddi4+0x208>
 8000aa6:	ebb9 030e 	subs.w	r3, r9, lr
 8000aaa:	eb64 0405 	sbc.w	r4, r4, r5
 8000aae:	fa04 f707 	lsl.w	r7, r4, r7
 8000ab2:	40cb      	lsrs	r3, r1
 8000ab4:	40cc      	lsrs	r4, r1
 8000ab6:	431f      	orrs	r7, r3
 8000ab8:	e9c6 7400 	strd	r7, r4, [r6]
 8000abc:	2100      	movs	r1, #0
 8000abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ac2:	f1c3 0120 	rsb	r1, r3, #32
 8000ac6:	fa02 fc03 	lsl.w	ip, r2, r3
 8000aca:	fa20 f201 	lsr.w	r2, r0, r1
 8000ace:	fa25 f101 	lsr.w	r1, r5, r1
 8000ad2:	409d      	lsls	r5, r3
 8000ad4:	432a      	orrs	r2, r5
 8000ad6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ada:	fa1f fe8c 	uxth.w	lr, ip
 8000ade:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ae2:	fb07 1510 	mls	r5, r7, r0, r1
 8000ae6:	0c11      	lsrs	r1, r2, #16
 8000ae8:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000aec:	fb00 f50e 	mul.w	r5, r0, lr
 8000af0:	428d      	cmp	r5, r1
 8000af2:	fa04 f403 	lsl.w	r4, r4, r3
 8000af6:	d908      	bls.n	8000b0a <__udivmoddi4+0x256>
 8000af8:	eb1c 0101 	adds.w	r1, ip, r1
 8000afc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b00:	d22f      	bcs.n	8000b62 <__udivmoddi4+0x2ae>
 8000b02:	428d      	cmp	r5, r1
 8000b04:	d92d      	bls.n	8000b62 <__udivmoddi4+0x2ae>
 8000b06:	3802      	subs	r0, #2
 8000b08:	4461      	add	r1, ip
 8000b0a:	1b49      	subs	r1, r1, r5
 8000b0c:	b292      	uxth	r2, r2
 8000b0e:	fbb1 f5f7 	udiv	r5, r1, r7
 8000b12:	fb07 1115 	mls	r1, r7, r5, r1
 8000b16:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b1a:	fb05 f10e 	mul.w	r1, r5, lr
 8000b1e:	4291      	cmp	r1, r2
 8000b20:	d908      	bls.n	8000b34 <__udivmoddi4+0x280>
 8000b22:	eb1c 0202 	adds.w	r2, ip, r2
 8000b26:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b2a:	d216      	bcs.n	8000b5a <__udivmoddi4+0x2a6>
 8000b2c:	4291      	cmp	r1, r2
 8000b2e:	d914      	bls.n	8000b5a <__udivmoddi4+0x2a6>
 8000b30:	3d02      	subs	r5, #2
 8000b32:	4462      	add	r2, ip
 8000b34:	1a52      	subs	r2, r2, r1
 8000b36:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000b3a:	e739      	b.n	80009b0 <__udivmoddi4+0xfc>
 8000b3c:	4631      	mov	r1, r6
 8000b3e:	4630      	mov	r0, r6
 8000b40:	e709      	b.n	8000956 <__udivmoddi4+0xa2>
 8000b42:	4639      	mov	r1, r7
 8000b44:	e6e7      	b.n	8000916 <__udivmoddi4+0x62>
 8000b46:	4610      	mov	r0, r2
 8000b48:	e6fc      	b.n	8000944 <__udivmoddi4+0x90>
 8000b4a:	45c1      	cmp	r9, r8
 8000b4c:	d2aa      	bcs.n	8000aa4 <__udivmoddi4+0x1f0>
 8000b4e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b52:	eb63 050c 	sbc.w	r5, r3, ip
 8000b56:	3801      	subs	r0, #1
 8000b58:	e7a4      	b.n	8000aa4 <__udivmoddi4+0x1f0>
 8000b5a:	4645      	mov	r5, r8
 8000b5c:	e7ea      	b.n	8000b34 <__udivmoddi4+0x280>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	e795      	b.n	8000a8e <__udivmoddi4+0x1da>
 8000b62:	4640      	mov	r0, r8
 8000b64:	e7d1      	b.n	8000b0a <__udivmoddi4+0x256>
 8000b66:	46d0      	mov	r8, sl
 8000b68:	e77c      	b.n	8000a64 <__udivmoddi4+0x1b0>
 8000b6a:	3d02      	subs	r5, #2
 8000b6c:	4462      	add	r2, ip
 8000b6e:	e733      	b.n	80009d8 <__udivmoddi4+0x124>
 8000b70:	4608      	mov	r0, r1
 8000b72:	e70b      	b.n	800098c <__udivmoddi4+0xd8>
 8000b74:	4464      	add	r4, ip
 8000b76:	3802      	subs	r0, #2
 8000b78:	e743      	b.n	8000a02 <__udivmoddi4+0x14e>
 8000b7a:	bf00      	nop

08000b7c <__aeabi_idiv0>:
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b9c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ba4:	68fb      	ldr	r3, [r7, #12]
}
 8000ba6:	bf00      	nop
 8000ba8:	3714      	adds	r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000bb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bbc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	43db      	mvns	r3, r3
 8000bc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bc80      	pop	{r7}
 8000bd2:	4770      	bx	lr

08000bd4 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000bd8:	4b23      	ldr	r3, [pc, #140]	; (8000c68 <MX_ADC_Init+0x94>)
 8000bda:	4a24      	ldr	r2, [pc, #144]	; (8000c6c <MX_ADC_Init+0x98>)
 8000bdc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bde:	4b22      	ldr	r3, [pc, #136]	; (8000c68 <MX_ADC_Init+0x94>)
 8000be0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000be4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000be6:	4b20      	ldr	r3, [pc, #128]	; (8000c68 <MX_ADC_Init+0x94>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bec:	4b1e      	ldr	r3, [pc, #120]	; (8000c68 <MX_ADC_Init+0x94>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <MX_ADC_Init+0x94>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bf8:	4b1b      	ldr	r3, [pc, #108]	; (8000c68 <MX_ADC_Init+0x94>)
 8000bfa:	2204      	movs	r2, #4
 8000bfc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000bfe:	4b1a      	ldr	r3, [pc, #104]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000c04:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000c0a:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000c10:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000c16:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c1e:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c32:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c38:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c3c:	2207      	movs	r2, #7
 8000c3e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c42:	2207      	movs	r2, #7
 8000c44:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c54:	4804      	ldr	r0, [pc, #16]	; (8000c68 <MX_ADC_Init+0x94>)
 8000c56:	f001 fe29 	bl	80028ac <HAL_ADC_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8000c60:	f000 faee 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20000140 	.word	0x20000140
 8000c6c:	40012400 	.word	0x40012400

08000c70 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a05      	ldr	r2, [pc, #20]	; (8000c94 <HAL_ADC_MspInit+0x24>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d103      	bne.n	8000c8a <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c82:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c86:	f7ff ff7b 	bl	8000b80 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40012400 	.word	0x40012400

08000c98 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a05      	ldr	r2, [pc, #20]	; (8000cbc <HAL_ADC_MspDeInit+0x24>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d103      	bne.n	8000cb2 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8000caa:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000cae:	f7ff ff7f 	bl	8000bb0 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40012400 	.word	0x40012400

08000cc0 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	; (8000cd4 <SYS_InitMeasurement+0x14>)
 8000cc6:	4a04      	ldr	r2, [pc, #16]	; (8000cd8 <SYS_InitMeasurement+0x18>)
 8000cc8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	20000140 	.word	0x20000140
 8000cd8:	40012400 	.word	0x40012400

08000cdc <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8000cea:	f000 f871 	bl	8000dd0 <SYS_GetBatteryLevel>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8000cf2:	4830      	ldr	r0, [pc, #192]	; (8000db4 <SYS_GetTemperatureLevel+0xd8>)
 8000cf4:	f000 f8a0 	bl	8000e38 <ADC_ReadChannels>
 8000cf8:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8000cfa:	4b2f      	ldr	r3, [pc, #188]	; (8000db8 <SYS_GetTemperatureLevel+0xdc>)
 8000cfc:	881a      	ldrh	r2, [r3, #0]
 8000cfe:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <SYS_GetTemperatureLevel+0xe0>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d026      	beq.n	8000d54 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8000d06:	4b2c      	ldr	r3, [pc, #176]	; (8000db8 <SYS_GetTemperatureLevel+0xdc>)
 8000d08:	881a      	ldrh	r2, [r3, #0]
 8000d0a:	4b2c      	ldr	r3, [pc, #176]	; (8000dbc <SYS_GetTemperatureLevel+0xe0>)
 8000d0c:	881b      	ldrh	r3, [r3, #0]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d01c      	beq.n	8000d4c <SYS_GetTemperatureLevel+0x70>
 8000d12:	88fb      	ldrh	r3, [r7, #6]
 8000d14:	68ba      	ldr	r2, [r7, #8]
 8000d16:	fb02 f303 	mul.w	r3, r2, r3
 8000d1a:	089b      	lsrs	r3, r3, #2
 8000d1c:	4a28      	ldr	r2, [pc, #160]	; (8000dc0 <SYS_GetTemperatureLevel+0xe4>)
 8000d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d22:	095b      	lsrs	r3, r3, #5
 8000d24:	461a      	mov	r2, r3
 8000d26:	4b25      	ldr	r3, [pc, #148]	; (8000dbc <SYS_GetTemperatureLevel+0xe0>)
 8000d28:	881b      	ldrh	r3, [r3, #0]
 8000d2a:	1ad3      	subs	r3, r2, r3
 8000d2c:	2264      	movs	r2, #100	; 0x64
 8000d2e:	fb03 f202 	mul.w	r2, r3, r2
 8000d32:	4b21      	ldr	r3, [pc, #132]	; (8000db8 <SYS_GetTemperatureLevel+0xdc>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	4619      	mov	r1, r3
 8000d38:	4b20      	ldr	r3, [pc, #128]	; (8000dbc <SYS_GetTemperatureLevel+0xe0>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	1acb      	subs	r3, r1, r3
 8000d3e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	331e      	adds	r3, #30
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	b21b      	sxth	r3, r3
 8000d4a:	e001      	b.n	8000d50 <SYS_GetTemperatureLevel+0x74>
 8000d4c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8000d50:	81fb      	strh	r3, [r7, #14]
 8000d52:	e01c      	b.n	8000d8e <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8000d54:	88fb      	ldrh	r3, [r7, #6]
 8000d56:	68ba      	ldr	r2, [r7, #8]
 8000d58:	fb03 f202 	mul.w	r2, r3, r2
 8000d5c:	4b19      	ldr	r3, [pc, #100]	; (8000dc4 <SYS_GetTemperatureLevel+0xe8>)
 8000d5e:	fba3 1302 	umull	r1, r3, r3, r2
 8000d62:	1ad2      	subs	r2, r2, r3
 8000d64:	0852      	lsrs	r2, r2, #1
 8000d66:	4413      	add	r3, r2
 8000d68:	0adb      	lsrs	r3, r3, #11
 8000d6a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d6e:	fb02 f303 	mul.w	r3, r2, r3
 8000d72:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8000d76:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 8000d7a:	4a13      	ldr	r2, [pc, #76]	; (8000dc8 <SYS_GetTemperatureLevel+0xec>)
 8000d7c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d80:	1292      	asrs	r2, r2, #10
 8000d82:	17db      	asrs	r3, r3, #31
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	331e      	adds	r3, #30
 8000d8a:	b29b      	uxth	r3, r3
 8000d8c:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 8000d8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	4b0d      	ldr	r3, [pc, #52]	; (8000dcc <SYS_GetTemperatureLevel+0xf0>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	f01d fd52 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8000da0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000da4:	021b      	lsls	r3, r3, #8
 8000da6:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8000da8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	b0001000 	.word	0xb0001000
 8000db8:	1fff75c8 	.word	0x1fff75c8
 8000dbc:	1fff75a8 	.word	0x1fff75a8
 8000dc0:	09ee009f 	.word	0x09ee009f
 8000dc4:	00100101 	.word	0x00100101
 8000dc8:	68db8bad 	.word	0x68db8bad
 8000dcc:	08020be0 	.word	0x08020be0

08000dd0 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8000dde:	4813      	ldr	r0, [pc, #76]	; (8000e2c <SYS_GetBatteryLevel+0x5c>)
 8000de0:	f000 f82a 	bl	8000e38 <ADC_ReadChannels>
 8000de4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d102      	bne.n	8000df2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8000dec:	2300      	movs	r3, #0
 8000dee:	80fb      	strh	r3, [r7, #6]
 8000df0:	e016      	b.n	8000e20 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8000df2:	4b0f      	ldr	r3, [pc, #60]	; (8000e30 <SYS_GetBatteryLevel+0x60>)
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d00b      	beq.n	8000e16 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <SYS_GetBatteryLevel+0x60>)
 8000e00:	881b      	ldrh	r3, [r3, #0]
 8000e02:	461a      	mov	r2, r3
 8000e04:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000e08:	fb03 f202 	mul.w	r2, r3, r2
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e12:	80fb      	strh	r3, [r7, #6]
 8000e14:	e004      	b.n	8000e20 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8000e16:	4a07      	ldr	r2, [pc, #28]	; (8000e34 <SYS_GetBatteryLevel+0x64>)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e1e:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8000e20:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	b4002000 	.word	0xb4002000
 8000e30:	1fff75aa 	.word	0x1fff75aa
 8000e34:	004c08d8 	.word	0x004c08d8

08000e38 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8000e50:	f7ff fec0 	bl	8000bd4 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8000e54:	481a      	ldr	r0, [pc, #104]	; (8000ec0 <ADC_ReadChannels+0x88>)
 8000e56:	f002 fb0f 	bl	8003478 <HAL_ADCEx_Calibration_Start>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8000e60:	f000 f9ee 	bl	8001240 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000e70:	f107 0308 	add.w	r3, r7, #8
 8000e74:	4619      	mov	r1, r3
 8000e76:	4812      	ldr	r0, [pc, #72]	; (8000ec0 <ADC_ReadChannels+0x88>)
 8000e78:	f002 f876 	bl	8002f68 <HAL_ADC_ConfigChannel>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8000e82:	f000 f9dd 	bl	8001240 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8000e86:	480e      	ldr	r0, [pc, #56]	; (8000ec0 <ADC_ReadChannels+0x88>)
 8000e88:	f001 ff52 	bl	8002d30 <HAL_ADC_Start>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8000e92:	f000 f9d5 	bl	8001240 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8000e96:	f04f 31ff 	mov.w	r1, #4294967295
 8000e9a:	4809      	ldr	r0, [pc, #36]	; (8000ec0 <ADC_ReadChannels+0x88>)
 8000e9c:	f001 ffc0 	bl	8002e20 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8000ea0:	4807      	ldr	r0, [pc, #28]	; (8000ec0 <ADC_ReadChannels+0x88>)
 8000ea2:	f001 ff8b 	bl	8002dbc <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8000ea6:	4806      	ldr	r0, [pc, #24]	; (8000ec0 <ADC_ReadChannels+0x88>)
 8000ea8:	f002 f851 	bl	8002f4e <HAL_ADC_GetValue>
 8000eac:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8000eae:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <ADC_ReadChannels+0x88>)
 8000eb0:	f001 fec2 	bl	8002c38 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8000eb4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000140 	.word	0x20000140

08000ec4 <PreSleepProcessing>:
/* GetIdleTaskMemory prototype (linked to static allocation support) */
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize );

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
/* place for user code */
  HAL_LPTIM_Counter_Start_IT(&hlptim1,
			*ulExpectedIdleTime * LSI_VALUE / 1000);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
  HAL_LPTIM_Counter_Start_IT(&hlptim1,
 8000ed8:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <PreSleepProcessing+0x34>)
 8000eda:	fba2 2303 	umull	r2, r3, r2, r3
 8000ede:	099b      	lsrs	r3, r3, #6
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4806      	ldr	r0, [pc, #24]	; (8000efc <PreSleepProcessing+0x38>)
 8000ee4:	f003 fbd4 	bl	8004690 <HAL_LPTIM_Counter_Start_IT>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000ee8:	2101      	movs	r1, #1
 8000eea:	2000      	movs	r0, #0
 8000eec:	f003 ff66 	bl	8004dbc <HAL_PWR_EnterSLEEPMode>
  //HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
  //HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
//  *ulExpectedIdleTime = 0;
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	10624dd3 	.word	0x10624dd3
 8000efc:	200009f8 	.word	0x200009f8

08000f00 <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
/* place for user code */
  HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8000f08:	4804      	ldr	r0, [pc, #16]	; (8000f1c <PostSleepProcessing+0x1c>)
 8000f0a:	f003 fc63 	bl	80047d4 <HAL_LPTIM_Counter_Stop_IT>
  SystemClock_Config();
 8000f0e:	f000 f8b3 	bl	8001078 <SystemClock_Config>
  (void) ulExpectedIdleTime;
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200009f8 	.word	0x200009f8

08000f20 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4a07      	ldr	r2, [pc, #28]	; (8000f4c <vApplicationGetIdleTaskMemory+0x2c>)
 8000f30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	4a06      	ldr	r2, [pc, #24]	; (8000f50 <vApplicationGetIdleTaskMemory+0x30>)
 8000f36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f3e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	200001a4 	.word	0x200001a4
 8000f50:	200001f8 	.word	0x200001f8

08000f54 <LL_AHB1_GRP1_EnableClock>:
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f60:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000f62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000f6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4013      	ands	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f78:	68fb      	ldr	r3, [r7, #12]
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000f88:	2004      	movs	r0, #4
 8000f8a:	f7ff ffe3 	bl	8000f54 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f7ff ffe0 	bl	8000f54 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2102      	movs	r1, #2
 8000f98:	200f      	movs	r0, #15
 8000f9a:	f002 fbc0 	bl	800371e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000f9e:	200f      	movs	r0, #15
 8000fa0:	f002 fbd7 	bl	8003752 <HAL_NVIC_EnableIRQ>

}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000fb8:	f023 0218 	bic.w	r2, r3, #24
 8000fbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <LL_AHB2_GRP1_EnableClock>:
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b085      	sub	sp, #20
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000fda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fe0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000fea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
}
 8000ff8:	bf00      	nop
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
	...

08001004 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001004:	b5b0      	push	{r4, r5, r7, lr}
 8001006:	b08e      	sub	sp, #56	; 0x38
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100a:	f001 fa95 	bl	8002538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100e:	f000 f833 	bl	8001078 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init();
 8001012:	f000 f8bb 	bl	800118c <MX_GPIO_Init>
  MX_LPTIM1_Init();
 8001016:	f000 f88d 	bl	8001134 <MX_LPTIM1_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  osThreadDef(LED_Task, StartLedTask, osPriorityNormal, 0, 128);
 800101a:	4b13      	ldr	r3, [pc, #76]	; (8001068 <main+0x64>)
 800101c:	f107 041c 	add.w	r4, r7, #28
 8001020:	461d      	mov	r5, r3
 8001022:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001024:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001026:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800102a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LED_TaskHandle = osThreadCreate(osThread(LED_Task), NULL);
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	2100      	movs	r1, #0
 8001034:	4618      	mov	r0, r3
 8001036:	f00b f9bd 	bl	800c3b4 <osThreadCreate>
 800103a:	4603      	mov	r3, r0
 800103c:	4a0b      	ldr	r2, [pc, #44]	; (800106c <main+0x68>)
 800103e:	6013      	str	r3, [r2, #0]
  osThreadDef(LoRaWAN_Task, StartLoRaWANTask, osPriorityNormal, 0, 1024);
 8001040:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <main+0x6c>)
 8001042:	463c      	mov	r4, r7
 8001044:	461d      	mov	r5, r3
 8001046:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001048:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800104e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoRaWAN_TaskHandle = osThreadCreate(osThread(LoRaWAN_Task), NULL);
 8001052:	463b      	mov	r3, r7
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f00b f9ac 	bl	800c3b4 <osThreadCreate>
 800105c:	4603      	mov	r3, r0
 800105e:	4a05      	ldr	r2, [pc, #20]	; (8001074 <main+0x70>)
 8001060:	6013      	str	r3, [r2, #0]
  osKernelStart();
 8001062:	f00b f9a0 	bl	800c3a6 <osKernelStart>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001066:	e7fe      	b.n	8001066 <main+0x62>
 8001068:	08020bf8 	.word	0x08020bf8
 800106c:	20000a34 	.word	0x20000a34
 8001070:	08020c24 	.word	0x08020c24
 8001074:	20000a38 	.word	0x20000a38

08001078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b09a      	sub	sp, #104	; 0x68
 800107c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107e:	f107 0320 	add.w	r3, r7, #32
 8001082:	2248      	movs	r2, #72	; 0x48
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f01f fcde 	bl	8020a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
 800109c:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800109e:	f003 fe7f 	bl	8004da0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010a2:	2000      	movs	r0, #0
 80010a4:	f7ff ff80 	bl	8000fa8 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a8:	4b21      	ldr	r3, [pc, #132]	; (8001130 <SystemClock_Config+0xb8>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010b0:	4a1f      	ldr	r2, [pc, #124]	; (8001130 <SystemClock_Config+0xb8>)
 80010b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	4b1d      	ldr	r3, [pc, #116]	; (8001130 <SystemClock_Config+0xb8>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI|RCC_OSCILLATORTYPE_LSI;
 80010c4:	232c      	movs	r3, #44	; 0x2c
 80010c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010c8:	2381      	movs	r3, #129	; 0x81
 80010ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010cc:	2301      	movs	r3, #1
 80010ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80010d0:	2300      	movs	r3, #0
 80010d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80010d4:	23b0      	movs	r3, #176	; 0xb0
 80010d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80010d8:	2300      	movs	r3, #0
 80010da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80010dc:	2301      	movs	r3, #1
 80010de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010e0:	2300      	movs	r3, #0
 80010e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e4:	f107 0320 	add.w	r3, r7, #32
 80010e8:	4618      	mov	r0, r3
 80010ea:	f004 f97b 	bl	80053e4 <HAL_RCC_OscConfig>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80010f4:	f000 f8a4 	bl	8001240 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80010f8:	234f      	movs	r3, #79	; 0x4f
 80010fa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80010fc:	2300      	movs	r3, #0
 80010fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001108:	2300      	movs	r3, #0
 800110a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800110c:	2300      	movs	r3, #0
 800110e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001110:	f107 0308 	add.w	r3, r7, #8
 8001114:	2102      	movs	r1, #2
 8001116:	4618      	mov	r0, r3
 8001118:	f004 fd00 	bl	8005b1c <HAL_RCC_ClockConfig>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001122:	f000 f88d 	bl	8001240 <Error_Handler>
  }
}
 8001126:	bf00      	nop
 8001128:	3768      	adds	r7, #104	; 0x68
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	58000400 	.word	0x58000400

08001134 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_LPTIM1_Init+0x50>)
 800113a:	4a13      	ldr	r2, [pc, #76]	; (8001188 <MX_LPTIM1_Init+0x54>)
 800113c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_LPTIM1_Init+0x50>)
 8001140:	2200      	movs	r2, #0
 8001142:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_LPTIM1_Init+0x50>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <MX_LPTIM1_Init+0x50>)
 800114c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001150:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_LPTIM1_Init+0x50>)
 8001154:	2200      	movs	r2, #0
 8001156:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001158:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <MX_LPTIM1_Init+0x50>)
 800115a:	2200      	movs	r2, #0
 800115c:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_LPTIM1_Init+0x50>)
 8001160:	2200      	movs	r2, #0
 8001162:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <MX_LPTIM1_Init+0x50>)
 8001166:	2200      	movs	r2, #0
 8001168:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_LPTIM1_Init+0x50>)
 800116c:	2200      	movs	r2, #0
 800116e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <MX_LPTIM1_Init+0x50>)
 8001172:	f003 f9c5 	bl	8004500 <HAL_LPTIM_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 800117c:	f000 f860 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200009f8 	.word	0x200009f8
 8001188:	40007c00 	.word	0x40007c00

0800118c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a0:	2002      	movs	r0, #2
 80011a2:	f7ff ff16 	bl	8000fd2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2120      	movs	r1, #32
 80011aa:	480a      	ldr	r0, [pc, #40]	; (80011d4 <MX_GPIO_Init+0x48>)
 80011ac:	f003 f906 	bl	80043bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80011b0:	2320      	movs	r3, #32
 80011b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4619      	mov	r1, r3
 80011c4:	4803      	ldr	r0, [pc, #12]	; (80011d4 <MX_GPIO_Init+0x48>)
 80011c6:	f002 fecb 	bl	8003f60 <HAL_GPIO_Init>

}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	48000400 	.word	0x48000400

080011d8 <LED_control>:

/* USER CODE BEGIN 4 */
int32_t LED_control(int value) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, value);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	461a      	mov	r2, r3
 80011e6:	2120      	movs	r1, #32
 80011e8:	4803      	ldr	r0, [pc, #12]	; (80011f8 <LED_control+0x20>)
 80011ea:	f003 f8e7 	bl	80043bc <HAL_GPIO_WritePin>
  return 0;
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	48000400 	.word	0x48000400

080011fc <StartLoRaWANTask>:
/* USER CODE END 4 */
/* USER CODE BEGIN 4 */

void StartLoRaWANTask(void const * argument)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* init code for LoRaWAN */
  MX_LoRaWAN_Init();
 8001204:	f008 fadc 	bl	80097c0 <MX_LoRaWAN_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	MX_LoRaWAN_Process();
 8001208:	f008 fae2 	bl	80097d0 <MX_LoRaWAN_Process>
    osDelay(10);
 800120c:	200a      	movs	r0, #10
 800120e:	f00b f91d 	bl	800c44c <osDelay>
	MX_LoRaWAN_Process();
 8001212:	e7f9      	b.n	8001208 <StartLoRaWANTask+0xc>

08001214 <StartLedTask>:
  }
  /* USER CODE END 5 */
}
/* USER CODE END 4 */
void StartLedTask(void const * argument)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  LED_control(1);
 800121c:	2001      	movs	r0, #1
 800121e:	f7ff ffdb 	bl	80011d8 <LED_control>
  for(;;)
  {
	LED_control(0);
 8001222:	2000      	movs	r0, #0
 8001224:	f7ff ffd8 	bl	80011d8 <LED_control>
	osDelay(500);
 8001228:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800122c:	f00b f90e 	bl	800c44c <osDelay>
	LED_control(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f7ff ffd1 	bl	80011d8 <LED_control>
	osDelay(500);
 8001236:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800123a:	f00b f907 	bl	800c44c <osDelay>
	LED_control(0);
 800123e:	e7f0      	b.n	8001222 <StartLedTask+0xe>

08001240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001244:	b672      	cpsid	i
}
 8001246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001248:	e7fe      	b.n	8001248 <Error_Handler+0x8>

0800124a <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800124e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001256:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800125a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800125e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr

0800126a <LL_APB1_GRP1_EnableClock>:
{
 800126a:	b480      	push	{r7}
 800126c:	b085      	sub	sp, #20
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001272:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001276:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001278:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4313      	orrs	r3, r2
 8001280:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001282:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001286:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4013      	ands	r3, r2
 800128c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800128e:	68fb      	ldr	r3, [r7, #12]
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
	...

0800129c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	; 0x30
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	222c      	movs	r2, #44	; 0x2c
 80012a6:	2100      	movs	r1, #0
 80012a8:	4618      	mov	r0, r3
 80012aa:	f01f fbcd 	bl	8020a48 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80012ae:	4b22      	ldr	r3, [pc, #136]	; (8001338 <MX_RTC_Init+0x9c>)
 80012b0:	4a22      	ldr	r2, [pc, #136]	; (800133c <MX_RTC_Init+0xa0>)
 80012b2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80012b4:	4b20      	ldr	r3, [pc, #128]	; (8001338 <MX_RTC_Init+0x9c>)
 80012b6:	221f      	movs	r2, #31
 80012b8:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80012ba:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <MX_RTC_Init+0x9c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80012c0:	4b1d      	ldr	r3, [pc, #116]	; (8001338 <MX_RTC_Init+0x9c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80012c6:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <MX_RTC_Init+0x9c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <MX_RTC_Init+0x9c>)
 80012ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012d2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80012d4:	4b18      	ldr	r3, [pc, #96]	; (8001338 <MX_RTC_Init+0x9c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <MX_RTC_Init+0x9c>)
 80012dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012e2:	4815      	ldr	r0, [pc, #84]	; (8001338 <MX_RTC_Init+0x9c>)
 80012e4:	f005 f8d6 	bl	8006494 <HAL_RTC_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 80012ee:	f7ff ffa7 	bl	8001240 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 80012f2:	4811      	ldr	r0, [pc, #68]	; (8001338 <MX_RTC_Init+0x9c>)
 80012f4:	f005 fbc4 	bl	8006a80 <HAL_RTCEx_SetSSRU_IT>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80012fe:	f7ff ff9f 	bl	8001240 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001302:	2300      	movs	r3, #0
 8001304:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800130a:	2300      	movs	r3, #0
 800130c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800130e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001312:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001314:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001318:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	2200      	movs	r2, #0
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_RTC_Init+0x9c>)
 8001322:	f005 f931 	bl	8006588 <HAL_RTC_SetAlarm_IT>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800132c:	f7ff ff88 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	3730      	adds	r7, #48	; 0x30
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000a3c 	.word	0x20000a3c
 800133c:	40002800 	.word	0x40002800

08001340 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b090      	sub	sp, #64	; 0x40
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001348:	f107 0308 	add.w	r3, r7, #8
 800134c:	2238      	movs	r2, #56	; 0x38
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f01f fb79 	bl	8020a48 <memset>
  if(rtcHandle->Instance==RTC)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a16      	ldr	r2, [pc, #88]	; (80013b4 <HAL_RTC_MspInit+0x74>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d125      	bne.n	80013ac <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001360:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001364:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800136a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136c:	f107 0308 	add.w	r3, r7, #8
 8001370:	4618      	mov	r0, r3
 8001372:	f004 ff75 	bl	8006260 <HAL_RCCEx_PeriphCLKConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800137c:	f7ff ff60 	bl	8001240 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001380:	f7ff ff63 	bl	800124a <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001384:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001388:	f7ff ff6f 	bl	800126a <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 800138c:	2200      	movs	r2, #0
 800138e:	2100      	movs	r1, #0
 8001390:	2002      	movs	r0, #2
 8001392:	f002 f9c4 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001396:	2002      	movs	r0, #2
 8001398:	f002 f9db 	bl	8003752 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800139c:	2200      	movs	r2, #0
 800139e:	2100      	movs	r1, #0
 80013a0:	202a      	movs	r0, #42	; 0x2a
 80013a2:	f002 f9bc 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80013a6:	202a      	movs	r0, #42	; 0x2a
 80013a8:	f002 f9d3 	bl	8003752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80013ac:	bf00      	nop
 80013ae:	3740      	adds	r7, #64	; 0x40
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40002800 	.word	0x40002800

080013b8 <LL_APB1_GRP1_EnableClock>:
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80013c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80013d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4013      	ands	r3, r2
 80013da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013dc:	68fb      	ldr	r3, [r7, #12]
}
 80013de:	bf00      	nop
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr

080013e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
	HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013ec:	2200      	movs	r2, #0
 80013ee:	210f      	movs	r1, #15
 80013f0:	f06f 0001 	mvn.w	r0, #1
 80013f4:	f002 f993 	bl	800371e <HAL_NVIC_SetPriority>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}

080013fc <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b090      	sub	sp, #64	; 0x40
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001404:	f107 0308 	add.w	r3, r7, #8
 8001408:	2238      	movs	r2, #56	; 0x38
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f01f fb1b 	bl	8020a48 <memset>
  if(hlptim->Instance==LPTIM1)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a11      	ldr	r2, [pc, #68]	; (800145c <HAL_LPTIM_MspInit+0x60>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d11a      	bne.n	8001452 <HAL_LPTIM_MspInit+0x56>
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800141c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001420:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8001422:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <HAL_LPTIM_MspInit+0x64>)
 8001424:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001426:	f107 0308 	add.w	r3, r7, #8
 800142a:	4618      	mov	r0, r3
 800142c:	f004 ff18 	bl	8006260 <HAL_RCCEx_PeriphCLKConfig>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 8001436:	f7ff ff03 	bl	8001240 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800143a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800143e:	f7ff ffbb 	bl	80013b8 <LL_APB1_GRP1_EnableClock>
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 5, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	2105      	movs	r1, #5
 8001446:	2027      	movs	r0, #39	; 0x27
 8001448:	f002 f969 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800144c:	2027      	movs	r0, #39	; 0x27
 800144e:	f002 f980 	bl	8003752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8001452:	bf00      	nop
 8001454:	3740      	adds	r7, #64	; 0x40
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40007c00 	.word	0x40007c00
 8001460:	000c0004 	.word	0x000c0004

08001464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <NMI_Handler+0x4>

0800146a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <MemManage_Handler+0x4>

08001476 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <UsageFault_Handler+0x4>

08001482 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr

0800148e <SysTick_Handler>:
//  /* USER CODE BEGIN SysTick_IRQn 1 */
//
//  /* USER CODE END SysTick_IRQn 1 */
//}
void SysTick_Handler(void)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001492:	f001 f871 	bl	8002578 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001496:	f00b fe0b 	bl	800d0b0 <xTaskGetSchedulerState>
 800149a:	4603      	mov	r3, r0
 800149c:	2b01      	cmp	r3, #1
 800149e:	d001      	beq.n	80014a4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80014a0:	f00b fffa 	bl	800d498 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80014ac:	4802      	ldr	r0, [pc, #8]	; (80014b8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 80014ae:	f005 fb23 	bl	8006af8 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000a3c 	.word	0x20000a3c

080014bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80014c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014c4:	f002 ff92 	bl	80043ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}

080014cc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
#ifdef USE_USB_SERIAL
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80014d0:	4802      	ldr	r0, [pc, #8]	; (80014dc <DMA1_Channel5_IRQHandler+0x10>)
 80014d2:	f002 fbd5 	bl	8003c80 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
#endif
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000b18 	.word	0x20000b18

080014e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <USART1_IRQHandler+0x10>)
 80014e6:	f006 f95f 	bl	80077a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000a88 	.word	0x20000a88

080014f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <USART2_IRQHandler+0x10>)
 80014fa:	f006 f955 	bl	80077a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000b78 	.word	0x20000b78

08001508 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <RTC_Alarm_IRQHandler+0x10>)
 800150e:	f005 f9a3 	bl	8006858 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000a3c 	.word	0x20000a3c

0800151c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <SUBGHZ_Radio_IRQHandler+0x10>)
 8001522:	f005 fe51 	bl	80071c8 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000a74 	.word	0x20000a74

08001530 <LPTIM1_IRQHandler>:
/**
  * @brief This function handles LPTIM1 Global Interrupt.
  */
extern LPTIM_HandleTypeDef hlptim1;
void LPTIM1_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <LPTIM1_IRQHandler+0x10>)
 8001536:	f003 f9b3 	bl	80048a0 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200009f8 	.word	0x200009f8

08001544 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 800154c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001550:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001552:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4313      	orrs	r3, r2
 800155a:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 800155c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001560:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4013      	ands	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001568:	68fb      	ldr	r3, [r7, #12]
}
 800156a:	bf00      	nop
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001578:	4b06      	ldr	r3, [pc, #24]	; (8001594 <MX_SUBGHZ_Init+0x20>)
 800157a:	2208      	movs	r2, #8
 800157c:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <MX_SUBGHZ_Init+0x20>)
 8001580:	f005 fba6 	bl	8006cd0 <HAL_SUBGHZ_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 800158a:	f7ff fe59 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000a74 	.word	0x20000a74

08001598 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80015a0:	2001      	movs	r0, #1
 80015a2:	f7ff ffcf 	bl	8001544 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2100      	movs	r1, #0
 80015aa:	2032      	movs	r0, #50	; 0x32
 80015ac:	f002 f8b7 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80015b0:	2032      	movs	r0, #50	; 0x32
 80015b2:	f002 f8ce 	bl	8003752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <LL_RCC_SetClkAfterWakeFromStop>:
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80015c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80015d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	608b      	str	r3, [r1, #8]
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 80015e8:	4b02      	ldr	r3, [pc, #8]	; (80015f4 <LL_FLASH_GetUDN+0x10>)
 80015ea:	681b      	ldr	r3, [r3, #0]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	1fff7580 	.word	0x1fff7580

080015f8 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80015fc:	4b03      	ldr	r3, [pc, #12]	; (800160c <LL_FLASH_GetDeviceID+0x14>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	b2db      	uxtb	r3, r3
}
 8001602:	4618      	mov	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	1fff7584 	.word	0x1fff7584

08001610 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001614:	4b03      	ldr	r3, [pc, #12]	; (8001624 <LL_FLASH_GetSTCompanyID+0x14>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0a1b      	lsrs	r3, r3, #8
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	1fff7584 	.word	0x1fff7584

08001628 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 800162c:	2000      	movs	r0, #0
 800162e:	f7ff ffc6 	bl	80015be <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001632:	f01e f92b 	bl	801f88c <UTIL_TIMER_Init>

  /* Debug config : disable serial wires and DbgMcu pins settings */
//  DBG_Disable();

  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_ProbesInit();
 8001636:	f000 f964 	bl	8001902 <DBG_ProbesInit>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 800163a:	f01d f8c5 	bl	801e7c8 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 800163e:	4809      	ldr	r0, [pc, #36]	; (8001664 <SystemApp_Init+0x3c>)
 8001640:	f01d f980 	bl	801e944 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001644:	2002      	movs	r0, #2
 8001646:	f01d f98b 	bl	801e960 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 800164a:	f7ff fb39 	bl	8000cc0 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 800164e:	f000 f95e 	bl	800190e <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001652:	f01d fb79 	bl	801ed48 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001656:	2101      	movs	r1, #1
 8001658:	2001      	movs	r0, #1
 800165a:	f01d fbb5 	bl	801edc8 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	0800183d 	.word	0x0800183d

08001668 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END UTIL_SEQ_Idle_1 */
//  UTIL_LPM_EnterLowPower();
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800167e:	f7ff fba7 	bl	8000dd0 <SYS_GetBatteryLevel>
 8001682:	4603      	mov	r3, r0
 8001684:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001686:	88bb      	ldrh	r3, [r7, #4]
 8001688:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800168c:	4293      	cmp	r3, r2
 800168e:	d902      	bls.n	8001696 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001690:	23fe      	movs	r3, #254	; 0xfe
 8001692:	71fb      	strb	r3, [r7, #7]
 8001694:	e014      	b.n	80016c0 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001696:	88bb      	ldrh	r3, [r7, #4]
 8001698:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 800169c:	d202      	bcs.n	80016a4 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	71fb      	strb	r3, [r7, #7]
 80016a2:	e00d      	b.n	80016c0 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 80016a4:	88bb      	ldrh	r3, [r7, #4]
 80016a6:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 80016aa:	461a      	mov	r2, r3
 80016ac:	4613      	mov	r3, r2
 80016ae:	01db      	lsls	r3, r3, #7
 80016b0:	1a9b      	subs	r3, r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <GetBatteryLevel+0x68>)
 80016b8:	fba3 2302 	umull	r2, r3, r3, r2
 80016bc:	09db      	lsrs	r3, r3, #7
 80016be:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <GetBatteryLevel+0x6c>)
 80016c6:	2201      	movs	r2, #1
 80016c8:	2100      	movs	r1, #0
 80016ca:	2002      	movs	r0, #2
 80016cc:	f01d f8ba 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80016d0:	79fb      	ldrb	r3, [r7, #7]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	1b4e81b5 	.word	0x1b4e81b5
 80016e0:	08020c40 	.word	0x08020c40

080016e4 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 80016ee:	f7ff faf5 	bl	8000cdc <SYS_GetTemperatureLevel>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	da00      	bge.n	80016fa <GetTemperatureLevel+0x16>
 80016f8:	33ff      	adds	r3, #255	; 0xff
 80016fa:	121b      	asrs	r3, r3, #8
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001700:	88fb      	ldrh	r3, [r7, #6]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 800170a:	b590      	push	{r4, r7, lr}
 800170c:	b087      	sub	sp, #28
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001716:	f7ff ff65 	bl	80015e4 <LL_FLASH_GetUDN>
 800171a:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001722:	d138      	bne.n	8001796 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001724:	f000 ff3a 	bl	800259c <HAL_GetUIDw0>
 8001728:	4604      	mov	r4, r0
 800172a:	f000 ff4b 	bl	80025c4 <HAL_GetUIDw2>
 800172e:	4603      	mov	r3, r0
 8001730:	4423      	add	r3, r4
 8001732:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001734:	f000 ff3c 	bl	80025b0 <HAL_GetUIDw1>
 8001738:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	0e1a      	lsrs	r2, r3, #24
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	3307      	adds	r3, #7
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	0c1a      	lsrs	r2, r3, #16
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3306      	adds	r3, #6
 800174e:	b2d2      	uxtb	r2, r2
 8001750:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	0a1a      	lsrs	r2, r3, #8
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	3305      	adds	r3, #5
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3304      	adds	r3, #4
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	b2d2      	uxtb	r2, r2
 8001766:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	0e1a      	lsrs	r2, r3, #24
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3303      	adds	r3, #3
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	0c1a      	lsrs	r2, r3, #16
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3302      	adds	r3, #2
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	0a1a      	lsrs	r2, r3, #8
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3301      	adds	r3, #1
 8001788:	b2d2      	uxtb	r2, r2
 800178a:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	b2da      	uxtb	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001794:	e031      	b.n	80017fa <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3307      	adds	r3, #7
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	0a1a      	lsrs	r2, r3, #8
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3306      	adds	r3, #6
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	0c1a      	lsrs	r2, r3, #16
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3305      	adds	r3, #5
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	0e1a      	lsrs	r2, r3, #24
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3304      	adds	r3, #4
 80017c0:	b2d2      	uxtb	r2, r2
 80017c2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80017c4:	f7ff ff18 	bl	80015f8 <LL_FLASH_GetDeviceID>
 80017c8:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3303      	adds	r3, #3
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80017d4:	f7ff ff1c 	bl	8001610 <LL_FLASH_GetSTCompanyID>
 80017d8:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	3302      	adds	r3, #2
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	0a1a      	lsrs	r2, r3, #8
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3301      	adds	r3, #1
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	0c1b      	lsrs	r3, r3, #16
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	701a      	strb	r2, [r3, #0]
}
 80017fa:	bf00      	nop
 80017fc:	371c      	adds	r7, #28
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd90      	pop	{r4, r7, pc}

08001802 <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001802:	b590      	push	{r4, r7, lr}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 800180c:	f7ff feea 	bl	80015e4 <LL_FLASH_GetUDN>
 8001810:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001818:	d10b      	bne.n	8001832 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800181a:	f000 febf 	bl	800259c <HAL_GetUIDw0>
 800181e:	4604      	mov	r4, r0
 8001820:	f000 fec6 	bl	80025b0 <HAL_GetUIDw1>
 8001824:	4603      	mov	r3, r0
 8001826:	405c      	eors	r4, r3
 8001828:	f000 fecc 	bl	80025c4 <HAL_GetUIDw2>
 800182c:	4603      	mov	r3, r0
 800182e:	4063      	eors	r3, r4
 8001830:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001832:	687b      	ldr	r3, [r7, #4]

}
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	bd90      	pop	{r4, r7, pc}

0800183c <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af02      	add	r7, sp, #8
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	4618      	mov	r0, r3
 800184c:	f01d fdaa 	bl	801f3a4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001856:	9200      	str	r2, [sp, #0]
 8001858:	4a07      	ldr	r2, [pc, #28]	; (8001878 <TimestampNow+0x3c>)
 800185a:	2110      	movs	r1, #16
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f000 f81d 	bl	800189c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7fe fc8c 	bl	8000180 <strlen>
 8001868:	4603      	mov	r3, r0
 800186a:	b29a      	uxth	r2, r3
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001870:	bf00      	nop
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	08020c4c 	.word	0x08020c4c

0800187c <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001880:	2101      	movs	r1, #1
 8001882:	2002      	movs	r0, #2
 8001884:	f01d fa70 	bl	801ed68 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}

0800188c <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001890:	2100      	movs	r1, #0
 8001892:	2002      	movs	r0, #2
 8001894:	f01d fa68 	bl	801ed68 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}

0800189c <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 800189c:	b40c      	push	{r2, r3}
 800189e:	b580      	push	{r7, lr}
 80018a0:	b084      	sub	sp, #16
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80018a8:	f107 031c 	add.w	r3, r7, #28
 80018ac:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80018ae:	6839      	ldr	r1, [r7, #0]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f01e ff75 	bl	80207a4 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80018c4:	b002      	add	sp, #8
 80018c6:	4770      	bx	lr

080018c8 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80018d0:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr

080018dc <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 80018e0:	f000 f8de 	bl	8001aa0 <TIMER_IF_GetTimerValue>
 80018e4:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f000 f95a 	bl	8001bae <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <DBG_ProbesInit>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
void DBG_ProbesInit(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
#endif /* CORE_CM4 */

  /* USER CODE BEGIN DBG_ProbesInit_Last */

  /* USER CODE END DBG_ProbesInit_Last */
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr

0800190e <EnvSensors_Init>:
  return 0;
  /* USER CODE END EnvSensors_Read */
}

int32_t  EnvSensors_Init(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 8001912:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr

0800191c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001920:	bf00      	nop
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
}
 8001934:	4618      	mov	r0, r3
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
	...

08001940 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001946:	2300      	movs	r3, #0
 8001948:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 800194a:	4b14      	ldr	r3, [pc, #80]	; (800199c <TIMER_IF_Init+0x5c>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	f083 0301 	eor.w	r3, r3, #1
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	d01b      	beq.n	8001990 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <TIMER_IF_Init+0x60>)
 800195a:	f04f 32ff 	mov.w	r2, #4294967295
 800195e:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8001960:	f7ff fc9c 	bl	800129c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8001964:	f000 f856 	bl	8001a14 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001968:	f44f 7180 	mov.w	r1, #256	; 0x100
 800196c:	480c      	ldr	r0, [pc, #48]	; (80019a0 <TIMER_IF_Init+0x60>)
 800196e:	f004 ff17 	bl	80067a0 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001972:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <TIMER_IF_Init+0x60>)
 8001974:	f04f 32ff 	mov.w	r2, #4294967295
 8001978:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800197a:	4809      	ldr	r0, [pc, #36]	; (80019a0 <TIMER_IF_Init+0x60>)
 800197c:	f005 f84e 	bl	8006a1c <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001980:	2000      	movs	r0, #0
 8001982:	f000 f9d3 	bl	8001d2c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8001986:	f000 f85f 	bl	8001a48 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800198a:	4b04      	ldr	r3, [pc, #16]	; (800199c <TIMER_IF_Init+0x5c>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8001990:	79fb      	ldrb	r3, [r7, #7]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000a80 	.word	0x20000a80
 80019a0:	20000a3c 	.word	0x20000a3c

080019a4 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08e      	sub	sp, #56	; 0x38
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80019b2:	f107 0308 	add.w	r3, r7, #8
 80019b6:	222c      	movs	r2, #44	; 0x2c
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f01f f844 	bl	8020a48 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80019c0:	f000 f828 	bl	8001a14 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80019c4:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <TIMER_IF_StartTimer+0x68>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	4413      	add	r3, r2
 80019cc:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80019ce:	2300      	movs	r3, #0
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	43db      	mvns	r3, r3
 80019d6:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80019d8:	2300      	movs	r3, #0
 80019da:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80019dc:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80019e0:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80019e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80019e8:	f107 0308 	add.w	r3, r7, #8
 80019ec:	2201      	movs	r2, #1
 80019ee:	4619      	mov	r1, r3
 80019f0:	4807      	ldr	r0, [pc, #28]	; (8001a10 <TIMER_IF_StartTimer+0x6c>)
 80019f2:	f004 fdc9 	bl	8006588 <HAL_RTC_SetAlarm_IT>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80019fc:	f7ff fc20 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8001a00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3738      	adds	r7, #56	; 0x38
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000a84 	.word	0x20000a84
 8001a10:	20000a3c 	.word	0x20000a3c

08001a14 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001a1e:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <TIMER_IF_StopTimer+0x2c>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001a24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a28:	4806      	ldr	r0, [pc, #24]	; (8001a44 <TIMER_IF_StopTimer+0x30>)
 8001a2a:	f004 feb9 	bl	80067a0 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001a2e:	4b05      	ldr	r3, [pc, #20]	; (8001a44 <TIMER_IF_StopTimer+0x30>)
 8001a30:	f04f 32ff 	mov.w	r2, #4294967295
 8001a34:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8001a36:	79fb      	ldrb	r3, [r7, #7]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40002800 	.word	0x40002800
 8001a44:	20000a3c 	.word	0x20000a3c

08001a48 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8001a4c:	f000 f98e 	bl	8001d6c <GetTimerTicks>
 8001a50:	4603      	mov	r3, r0
 8001a52:	4a03      	ldr	r2, [pc, #12]	; (8001a60 <TIMER_IF_SetTimerContext+0x18>)
 8001a54:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001a56:	4b02      	ldr	r3, [pc, #8]	; (8001a60 <TIMER_IF_SetTimerContext+0x18>)
 8001a58:	681b      	ldr	r3, [r3, #0]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000a84 	.word	0x20000a84

08001a64 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001a68:	4b02      	ldr	r3, [pc, #8]	; (8001a74 <TIMER_IF_GetTimerContext+0x10>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr
 8001a74:	20000a84 	.word	0x20000a84

08001a78 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8001a82:	f000 f973 	bl	8001d6c <GetTimerTicks>
 8001a86:	4602      	mov	r2, r0
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <TIMER_IF_GetTimerElapsedTime+0x24>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8001a90:	687b      	ldr	r3, [r7, #4]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000a84 	.word	0x20000a84

08001aa0 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <TIMER_IF_GetTimerValue+0x24>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d002      	beq.n	8001ab8 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8001ab2:	f000 f95b 	bl	8001d6c <GetTimerTicks>
 8001ab6:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8001ab8:	687b      	ldr	r3, [r7, #4]
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000a80 	.word	0x20000a80

08001ac8 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8001ad6:	687b      	ldr	r3, [r7, #4]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8001ae2:	b5b0      	push	{r4, r5, r7, lr}
 8001ae4:	b084      	sub	sp, #16
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8001aea:	2100      	movs	r1, #0
 8001aec:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	2000      	movs	r0, #0
 8001af2:	460a      	mov	r2, r1
 8001af4:	4603      	mov	r3, r0
 8001af6:	0d95      	lsrs	r5, r2, #22
 8001af8:	0294      	lsls	r4, r2, #10
 8001afa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001afe:	f04f 0300 	mov.w	r3, #0
 8001b02:	4620      	mov	r0, r4
 8001b04:	4629      	mov	r1, r5
 8001b06:	f7fe febd 	bl	8000884 <__aeabi_uldivmod>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4613      	mov	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8001b12:	68fb      	ldr	r3, [r7, #12]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bdb0      	pop	{r4, r5, r7, pc}

08001b1c <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8001b1c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001b20:	b085      	sub	sp, #20
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8001b26:	2100      	movs	r1, #0
 8001b28:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	460c      	mov	r4, r1
 8001b30:	4605      	mov	r5, r0
 8001b32:	4620      	mov	r0, r4
 8001b34:	4629      	mov	r1, r5
 8001b36:	f04f 0a00 	mov.w	sl, #0
 8001b3a:	f04f 0b00 	mov.w	fp, #0
 8001b3e:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8001b42:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8001b46:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8001b4a:	4650      	mov	r0, sl
 8001b4c:	4659      	mov	r1, fp
 8001b4e:	1b02      	subs	r2, r0, r4
 8001b50:	eb61 0305 	sbc.w	r3, r1, r5
 8001b54:	f04f 0000 	mov.w	r0, #0
 8001b58:	f04f 0100 	mov.w	r1, #0
 8001b5c:	0099      	lsls	r1, r3, #2
 8001b5e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001b62:	0090      	lsls	r0, r2, #2
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	eb12 0804 	adds.w	r8, r2, r4
 8001b6c:	eb43 0905 	adc.w	r9, r3, r5
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	f04f 0300 	mov.w	r3, #0
 8001b78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b84:	4690      	mov	r8, r2
 8001b86:	4699      	mov	r9, r3
 8001b88:	4640      	mov	r0, r8
 8001b8a:	4649      	mov	r1, r9
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	f04f 0300 	mov.w	r3, #0
 8001b94:	0a82      	lsrs	r2, r0, #10
 8001b96:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8001b9a:	0a8b      	lsrs	r3, r1, #10
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001bac:	4770      	bx	lr

08001bae <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b084      	sub	sp, #16
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7ff ff93 	bl	8001ae2 <TIMER_IF_Convert_ms2Tick>
 8001bbc:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8001bbe:	f000 f8d5 	bl	8001d6c <GetTimerTicks>
 8001bc2:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001bc4:	e000      	b.n	8001bc8 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8001bc6:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001bc8:	f000 f8d0 	bl	8001d6c <GetTimerTicks>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d8f6      	bhi.n	8001bc6 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8001bd8:	bf00      	nop
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8001bea:	f01d ff9d 	bl	801fb28 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8001bfe:	f000 f8a5 	bl	8001d4c <TIMER_IF_BkUp_Read_MSBticks>
 8001c02:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	3301      	adds	r3, #1
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 f88f 	bl	8001d2c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8001c0e:	bf00      	nop
 8001c10:	3710      	adds	r7, #16
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8001c16:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c1a:	b08c      	sub	sp, #48	; 0x30
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8001c24:	f000 f8a2 	bl	8001d6c <GetTimerTicks>
 8001c28:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8001c2a:	f000 f88f 	bl	8001d4c <TIMER_IF_BkUp_Read_MSBticks>
 8001c2e:	6278      	str	r0, [r7, #36]	; 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	2200      	movs	r2, #0
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	60fa      	str	r2, [r7, #12]
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	f04f 0300 	mov.w	r3, #0
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	000b      	movs	r3, r1
 8001c44:	2200      	movs	r2, #0
 8001c46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c48:	2000      	movs	r0, #0
 8001c4a:	460c      	mov	r4, r1
 8001c4c:	4605      	mov	r5, r0
 8001c4e:	eb12 0804 	adds.w	r8, r2, r4
 8001c52:	eb43 0905 	adc.w	r9, r3, r5
 8001c56:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8001c5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	0a82      	lsrs	r2, r0, #10
 8001c68:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8001c6c:	0a8b      	lsrs	r3, r1, #10
 8001c6e:	4613      	mov	r3, r2
 8001c70:	62fb      	str	r3, [r7, #44]	; 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	2200      	movs	r2, #0
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	607a      	str	r2, [r7, #4]
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8001c80:	f04f 0b00 	mov.w	fp, #0
 8001c84:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ff46 	bl	8001b1c <TIMER_IF_Convert_Tick2ms>
 8001c90:	4603      	mov	r3, r0
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8001c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3730      	adds	r7, #48	; 0x30
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001ca4 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8001cb2:	f004 ff45 	bl	8006b40 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000a3c 	.word	0x20000a3c

08001cc4 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	2101      	movs	r1, #1
 8001cd0:	4803      	ldr	r0, [pc, #12]	; (8001ce0 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8001cd2:	f004 ff35 	bl	8006b40 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000a3c 	.word	0x20000a3c

08001ce4 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4804      	ldr	r0, [pc, #16]	; (8001d04 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8001cf2:	f004 ff3d 	bl	8006b70 <HAL_RTCEx_BKUPRead>
 8001cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8001cf8:	687b      	ldr	r3, [r7, #4]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000a3c 	.word	0x20000a3c

08001d08 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8001d12:	2101      	movs	r1, #1
 8001d14:	4804      	ldr	r0, [pc, #16]	; (8001d28 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8001d16:	f004 ff2b 	bl	8006b70 <HAL_RTCEx_BKUPRead>
 8001d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000a3c 	.word	0x20000a3c

08001d2c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	2102      	movs	r1, #2
 8001d38:	4803      	ldr	r0, [pc, #12]	; (8001d48 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8001d3a:	f004 ff01 	bl	8006b40 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8001d3e:	bf00      	nop
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000a3c 	.word	0x20000a3c

08001d4c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8001d52:	2102      	movs	r1, #2
 8001d54:	4804      	ldr	r0, [pc, #16]	; (8001d68 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8001d56:	f004 ff0b 	bl	8006b70 <HAL_RTCEx_BKUPRead>
 8001d5a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8001d5c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000a3c 	.word	0x20000a3c

08001d6c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8001d70:	4803      	ldr	r0, [pc, #12]	; (8001d80 <GetTimerTicks+0x14>)
 8001d72:	f7ff fdd9 	bl	8001928 <LL_RTC_TIME_GetSubSecond>
 8001d76:	4603      	mov	r3, r0
 8001d78:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40002800 	.word	0x40002800

08001d84 <LL_AHB2_GRP1_EnableClock>:
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001da8:	68fb      	ldr	r3, [r7, #12]
}
 8001daa:	bf00      	nop
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr

08001db4 <LL_APB1_GRP1_EnableClock>:
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
}
 8001dda:	bf00      	nop
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <LL_APB1_GRP1_DisableClock>:
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	43db      	mvns	r3, r3
 8001df6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	658b      	str	r3, [r1, #88]	; 0x58
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <LL_APB2_GRP1_EnableClock>:
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001e10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001e20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e24:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
}
 8001e2e:	bf00      	nop
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr

08001e38 <LL_APB2_GRP1_DisableClock>:
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001e40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e44:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e4e:	4013      	ands	r3, r2
 8001e50:	660b      	str	r3, [r1, #96]	; 0x60
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr

08001e5c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001e60:	4b22      	ldr	r3, [pc, #136]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e62:	4a23      	ldr	r2, [pc, #140]	; (8001ef0 <MX_USART1_UART_Init+0x94>)
 8001e64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e66:	4b21      	ldr	r3, [pc, #132]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e6e:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e74:	4b1d      	ldr	r3, [pc, #116]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e82:	220c      	movs	r2, #12
 8001e84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e86:	4b19      	ldr	r3, [pc, #100]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e8c:	4b17      	ldr	r3, [pc, #92]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e92:	4b16      	ldr	r3, [pc, #88]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e98:	4b14      	ldr	r3, [pc, #80]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e9e:	4b13      	ldr	r3, [pc, #76]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ea4:	4811      	ldr	r0, [pc, #68]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001ea6:	f005 fb46 	bl	8007536 <HAL_UART_Init>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001eb0:	f7ff f9c6 	bl	8001240 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	480d      	ldr	r0, [pc, #52]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001eb8:	f007 fb97 	bl	80095ea <HAL_UARTEx_SetTxFifoThreshold>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001ec2:	f7ff f9bd 	bl	8001240 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4808      	ldr	r0, [pc, #32]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001eca:	f007 fbcc 	bl	8009666 <HAL_UARTEx_SetRxFifoThreshold>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001ed4:	f7ff f9b4 	bl	8001240 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8001ed8:	4804      	ldr	r0, [pc, #16]	; (8001eec <MX_USART1_UART_Init+0x90>)
 8001eda:	f007 fb4b 	bl	8009574 <HAL_UARTEx_EnableFifoMode>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001ee4:	f7ff f9ac 	bl	8001240 <Error_Handler>
  }

}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20000a88 	.word	0x20000a88
 8001ef0:	40013800 	.word	0x40013800

08001ef4 <HAL_UART_MspInit>:
  /* USER CODE END USART2_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b096      	sub	sp, #88	; 0x58
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f0c:	f107 030c 	add.w	r3, r7, #12
 8001f10:	2238      	movs	r2, #56	; 0x38
 8001f12:	2100      	movs	r1, #0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f01e fd97 	bl	8020a48 <memset>
  if(uartHandle->Instance==USART1)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a5d      	ldr	r2, [pc, #372]	; (8002094 <HAL_UART_MspInit+0x1a0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d156      	bne.n	8001fd2 <HAL_UART_MspInit+0xde>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f24:	2301      	movs	r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8001f28:	4b5b      	ldr	r3, [pc, #364]	; (8002098 <HAL_UART_MspInit+0x1a4>)
 8001f2a:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	4618      	mov	r0, r3
 8001f32:	f004 f995 	bl	8006260 <HAL_RCCEx_PeriphCLKConfig>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f3c:	f7ff f980 	bl	8001240 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001f44:	f7ff ff60 	bl	8001e08 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f48:	2002      	movs	r0, #2
 8001f4a:	f7ff ff1b 	bl	8001d84 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USART1_RX_Pin|USART1_TX_Pin;
 8001f4e:	23c0      	movs	r3, #192	; 0xc0
 8001f50:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f5e:	2307      	movs	r3, #7
 8001f60:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f62:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f66:	4619      	mov	r1, r3
 8001f68:	484c      	ldr	r0, [pc, #304]	; (800209c <HAL_UART_MspInit+0x1a8>)
 8001f6a:	f001 fff9 	bl	8003f60 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel5;
 8001f6e:	4b4c      	ldr	r3, [pc, #304]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f70:	4a4c      	ldr	r2, [pc, #304]	; (80020a4 <HAL_UART_MspInit+0x1b0>)
 8001f72:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001f74:	4b4a      	ldr	r3, [pc, #296]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f76:	2212      	movs	r2, #18
 8001f78:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f7a:	4b49      	ldr	r3, [pc, #292]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f7c:	2210      	movs	r2, #16
 8001f7e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f80:	4b47      	ldr	r3, [pc, #284]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f86:	4b46      	ldr	r3, [pc, #280]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f88:	2280      	movs	r2, #128	; 0x80
 8001f8a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f8c:	4b44      	ldr	r3, [pc, #272]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f92:	4b43      	ldr	r3, [pc, #268]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001f98:	4b41      	ldr	r3, [pc, #260]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f9e:	4b40      	ldr	r3, [pc, #256]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fa4:	483e      	ldr	r0, [pc, #248]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001fa6:	f001 fbf1 	bl	800378c <HAL_DMA_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8001fb0:	f7ff f946 	bl	8001240 <Error_Handler>
    // if (HAL_DMA_ConfigChannelAttributes(&hdma_usart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
    // {
      // Error_Handler();
    // }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a3a      	ldr	r2, [pc, #232]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001fb8:	679a      	str	r2, [r3, #120]	; 0x78
 8001fba:	4a39      	ldr	r2, [pc, #228]	; (80020a0 <HAL_UART_MspInit+0x1ac>)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2102      	movs	r1, #2
 8001fc4:	2024      	movs	r0, #36	; 0x24
 8001fc6:	f001 fbaa 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fca:	2024      	movs	r0, #36	; 0x24
 8001fcc:	f001 fbc1 	bl	8003752 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001fd0:	e05b      	b.n	800208a <HAL_UART_MspInit+0x196>
  else if(uartHandle->Instance==USART2)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a34      	ldr	r2, [pc, #208]	; (80020a8 <HAL_UART_MspInit+0x1b4>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d156      	bne.n	800208a <HAL_UART_MspInit+0x196>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001fe0:	4b32      	ldr	r3, [pc, #200]	; (80020ac <HAL_UART_MspInit+0x1b8>)
 8001fe2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fe4:	f107 030c 	add.w	r3, r7, #12
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f004 f939 	bl	8006260 <HAL_RCCEx_PeriphCLKConfig>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <HAL_UART_MspInit+0x104>
      Error_Handler();
 8001ff4:	f7ff f924 	bl	8001240 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ff8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001ffc:	f7ff feda 	bl	8001db4 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002000:	2001      	movs	r0, #1
 8002002:	f7ff febf 	bl	8001d84 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 8002006:	230c      	movs	r3, #12
 8002008:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200a:	2302      	movs	r3, #2
 800200c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002012:	2303      	movs	r3, #3
 8002014:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002016:	2307      	movs	r3, #7
 8002018:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800201e:	4619      	mov	r1, r3
 8002020:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002024:	f001 ff9c 	bl	8003f60 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8002028:	4b21      	ldr	r3, [pc, #132]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 800202a:	4a1e      	ldr	r2, [pc, #120]	; (80020a4 <HAL_UART_MspInit+0x1b0>)
 800202c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800202e:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002030:	2214      	movs	r2, #20
 8002032:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002034:	4b1e      	ldr	r3, [pc, #120]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002036:	2210      	movs	r2, #16
 8002038:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800203a:	4b1d      	ldr	r3, [pc, #116]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 800203c:	2200      	movs	r2, #0
 800203e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002040:	4b1b      	ldr	r3, [pc, #108]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002042:	2280      	movs	r2, #128	; 0x80
 8002044:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002046:	4b1a      	ldr	r3, [pc, #104]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002048:	2200      	movs	r2, #0
 800204a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800204c:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 800204e:	2200      	movs	r2, #0
 8002050:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002052:	4b17      	ldr	r3, [pc, #92]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002054:	2200      	movs	r2, #0
 8002056:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002058:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 800205a:	2200      	movs	r2, #0
 800205c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800205e:	4814      	ldr	r0, [pc, #80]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002060:	f001 fb94 	bl	800378c <HAL_DMA_Init>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HAL_UART_MspInit+0x17a>
      Error_Handler();
 800206a:	f7ff f8e9 	bl	8001240 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a0f      	ldr	r2, [pc, #60]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002072:	679a      	str	r2, [r3, #120]	; 0x78
 8002074:	4a0e      	ldr	r2, [pc, #56]	; (80020b0 <HAL_UART_MspInit+0x1bc>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800207a:	2200      	movs	r2, #0
 800207c:	2102      	movs	r1, #2
 800207e:	2025      	movs	r0, #37	; 0x25
 8002080:	f001 fb4d 	bl	800371e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002084:	2025      	movs	r0, #37	; 0x25
 8002086:	f001 fb64 	bl	8003752 <HAL_NVIC_EnableIRQ>
}
 800208a:	bf00      	nop
 800208c:	3758      	adds	r7, #88	; 0x58
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40013800 	.word	0x40013800
 8002098:	00030001 	.word	0x00030001
 800209c:	48000400 	.word	0x48000400
 80020a0:	20000b18 	.word	0x20000b18
 80020a4:	40020058 	.word	0x40020058
 80020a8:	40004400 	.word	0x40004400
 80020ac:	000c0004 	.word	0x000c0004
 80020b0:	20000c08 	.word	0x20000c08

080020b4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a16      	ldr	r2, [pc, #88]	; (800211c <HAL_UART_MspDeInit+0x68>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d110      	bne.n	80020e8 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80020c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80020ca:	f7ff feb5 	bl	8001e38 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USART1_RX_Pin|USART1_TX_Pin);
 80020ce:	21c0      	movs	r1, #192	; 0xc0
 80020d0:	4813      	ldr	r0, [pc, #76]	; (8002120 <HAL_UART_MspDeInit+0x6c>)
 80020d2:	f002 f8a5 	bl	8004220 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80020da:	4618      	mov	r0, r3
 80020dc:	f001 fbfe 	bl	80038dc <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80020e0:	2024      	movs	r0, #36	; 0x24
 80020e2:	f001 fb44 	bl	800376e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80020e6:	e015      	b.n	8002114 <HAL_UART_MspDeInit+0x60>
  else if(uartHandle->Instance==USART2)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a0d      	ldr	r2, [pc, #52]	; (8002124 <HAL_UART_MspDeInit+0x70>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d110      	bne.n	8002114 <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_USART2_CLK_DISABLE();
 80020f2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80020f6:	f7ff fe75 	bl	8001de4 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, USART2_RX_Pin|USART2_TX_Pin);
 80020fa:	210c      	movs	r1, #12
 80020fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002100:	f002 f88e 	bl	8004220 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002108:	4618      	mov	r0, r3
 800210a:	f001 fbe7 	bl	80038dc <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800210e:	2025      	movs	r0, #37	; 0x25
 8002110:	f001 fb2d 	bl	800376e <HAL_NVIC_DisableIRQ>
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40013800 	.word	0x40013800
 8002120:	48000400 	.word	0x48000400
 8002124:	40004400 	.word	0x40004400

08002128 <LL_APB2_GRP1_ForceReset>:
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002130:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002134:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002136:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4313      	orrs	r3, r2
 800213e:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr

0800214a <LL_APB2_GRP1_ReleaseReset>:
{
 800214a:	b480      	push	{r7}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002152:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002156:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	43db      	mvns	r3, r3
 800215c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002160:	4013      	ands	r3, r2
 8002162:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002164:	bf00      	nop
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	bc80      	pop	{r7}
 800216c:	4770      	bx	lr
	...

08002170 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <LL_EXTI_EnableIT_0_31+0x24>)
 800217a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800217e:	4905      	ldr	r1, [pc, #20]	; (8002194 <LL_EXTI_EnableIT_0_31+0x24>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4313      	orrs	r3, r2
 8002184:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	58000800 	.word	0x58000800

08002198 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80021a0:	4a07      	ldr	r2, [pc, #28]	; (80021c0 <vcom_Init+0x28>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80021a6:	f7fe feed 	bl	8000f84 <MX_DMA_Init>
#ifdef USE_USB_SERIAL
  MX_USART1_UART_Init();
 80021aa:	f7ff fe57 	bl	8001e5c <MX_USART1_UART_Init>
#else
  MX_USART2_UART_Init();
#endif
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 80021ae:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80021b2:	f7ff ffdd 	bl	8002170 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80021b6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000c6c 	.word	0x20000c6c

080021c4 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
#ifdef USE_USB_SERIAL
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 80021c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80021cc:	f7ff ffac 	bl	8002128 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 80021d0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80021d4:	f7ff ffb9 	bl	800214a <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <vcom_DeInit+0x28>)
 80021da:	f7ff ff6b 	bl	80020b4 <HAL_UART_MspDeInit>
  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
#endif
  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80021de:	200f      	movs	r0, #15
 80021e0:	f001 fac5 	bl	800376e <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80021e4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20000a88 	.word	0x20000a88

080021f0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
#ifdef USE_USB_SERIAL
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80021fc:	887b      	ldrh	r3, [r7, #2]
 80021fe:	461a      	mov	r2, r3
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4804      	ldr	r0, [pc, #16]	; (8002214 <vcom_Trace_DMA+0x24>)
 8002204:	f005 fa3e 	bl	8007684 <HAL_UART_Transmit_DMA>
#else
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
#endif
  return UTIL_ADV_TRACE_OK;
 8002208:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000a88 	.word	0x20000a88

08002218 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002220:	4a19      	ldr	r2, [pc, #100]	; (8002288 <vcom_ReceiveInit+0x70>)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002226:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800222a:	60bb      	str	r3, [r7, #8]
#ifdef USE_USB_SERIAL
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 800222c:	f107 0308 	add.w	r3, r7, #8
 8002230:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002234:	4815      	ldr	r0, [pc, #84]	; (800228c <vcom_ReceiveInit+0x74>)
 8002236:	f007 f910 	bl	800945a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 800223a:	bf00      	nop
 800223c:	4b13      	ldr	r3, [pc, #76]	; (800228c <vcom_ReceiveInit+0x74>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800224a:	d0f7      	beq.n	800223c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 800224c:	bf00      	nop
 800224e:	4b0f      	ldr	r3, [pc, #60]	; (800228c <vcom_ReceiveInit+0x74>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	69db      	ldr	r3, [r3, #28]
 8002254:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002258:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800225c:	d1f7      	bne.n	800224e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 800225e:	4b0b      	ldr	r3, [pc, #44]	; (800228c <vcom_ReceiveInit+0x74>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	4b09      	ldr	r3, [pc, #36]	; (800228c <vcom_ReceiveInit+0x74>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800226c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 800226e:	4807      	ldr	r0, [pc, #28]	; (800228c <vcom_ReceiveInit+0x74>)
 8002270:	f007 f94e 	bl	8009510 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002274:	2201      	movs	r2, #1
 8002276:	4906      	ldr	r1, [pc, #24]	; (8002290 <vcom_ReceiveInit+0x78>)
 8002278:	4804      	ldr	r0, [pc, #16]	; (800228c <vcom_ReceiveInit+0x74>)
 800227a:	f005 f9ad 	bl	80075d8 <HAL_UART_Receive_IT>
  HAL_UARTEx_EnableStopMode(&huart2);

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
#endif
  return UTIL_ADV_TRACE_OK;
 800227e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002280:	4618      	mov	r0, r3
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000c70 	.word	0x20000c70
 800228c:	20000a88 	.word	0x20000a88
 8002290:	20000c68 	.word	0x20000c68

08002294 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 800229c:	4b03      	ldr	r3, [pc, #12]	; (80022ac <HAL_UART_TxCpltCallback+0x18>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2000      	movs	r0, #0
 80022a2:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80022a4:	bf00      	nop
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000c6c 	.word	0x20000c6c

080022b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
#ifdef USE_USB_SERIAL
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 80022b8:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <HAL_UART_RxCpltCallback+0x38>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00a      	beq.n	80022d6 <HAL_UART_RxCpltCallback+0x26>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d105      	bne.n	80022d6 <HAL_UART_RxCpltCallback+0x26>
  {
	RxCpltCallback(&charRx, 1, 0);
 80022ca:	4b07      	ldr	r3, [pc, #28]	; (80022e8 <HAL_UART_RxCpltCallback+0x38>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2200      	movs	r2, #0
 80022d0:	2101      	movs	r1, #1
 80022d2:	4806      	ldr	r0, [pc, #24]	; (80022ec <HAL_UART_RxCpltCallback+0x3c>)
 80022d4:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 80022d6:	2201      	movs	r2, #1
 80022d8:	4904      	ldr	r1, [pc, #16]	; (80022ec <HAL_UART_RxCpltCallback+0x3c>)
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f005 f97c 	bl	80075d8 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(huart2, &charRx, 1);
#endif
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80022e0:	bf00      	nop
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20000c70 	.word	0x20000c70
 80022ec:	20000c68 	.word	0x20000c68

080022f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022f0:	480d      	ldr	r0, [pc, #52]	; (8002328 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80022f4:	f7ff fb12 	bl	800191c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <LoopForever+0x6>)
  ldr r1, =_edata
 80022fa:	490d      	ldr	r1, [pc, #52]	; (8002330 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022fc:	4a0d      	ldr	r2, [pc, #52]	; (8002334 <LoopForever+0xe>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002300:	e002      	b.n	8002308 <LoopCopyDataInit>

08002302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002306:	3304      	adds	r3, #4

08002308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800230c:	d3f9      	bcc.n	8002302 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800230e:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002310:	4c0a      	ldr	r4, [pc, #40]	; (800233c <LoopForever+0x16>)
  movs r3, #0
 8002312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002314:	e001      	b.n	800231a <LoopFillZerobss>

08002316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002318:	3204      	adds	r2, #4

0800231a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800231c:	d3fb      	bcc.n	8002316 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800231e:	f01e fbad 	bl	8020a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002322:	f7fe fe6f 	bl	8001004 <main>

08002326 <LoopForever>:

LoopForever:
    b LoopForever
 8002326:	e7fe      	b.n	8002326 <LoopForever>
  ldr   r0, =_estack
 8002328:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800232c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002330:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8002334:	08023468 	.word	0x08023468
  ldr r2, =_sbss
 8002338:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 800233c:	200048b4 	.word	0x200048b4

08002340 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002340:	e7fe      	b.n	8002340 <ADC_IRQHandler>

08002342 <LL_AHB2_GRP1_EnableClock>:
{
 8002342:	b480      	push	{r7}
 8002344:	b085      	sub	sp, #20
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800234a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002350:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4313      	orrs	r3, r2
 8002358:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800235a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800235e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4013      	ands	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002366:	68fb      	ldr	r3, [r7, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr
	...

08002374 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b088      	sub	sp, #32
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800237e:	f107 030c 	add.w	r3, r7, #12
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	60da      	str	r2, [r3, #12]
 800238c:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800238e:	2002      	movs	r0, #2
 8002390:	f7ff ffd7 	bl	8002342 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 8002394:	2320      	movs	r3, #32
 8002396:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8002398:	2301      	movs	r3, #1
 800239a:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80023a0:	2302      	movs	r3, #2
 80023a2:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	4a0b      	ldr	r2, [pc, #44]	; (80023d4 <BSP_LED_Init+0x60>)
 80023a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ac:	f107 020c 	add.w	r2, r7, #12
 80023b0:	4611      	mov	r1, r2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f001 fdd4 	bl	8003f60 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <BSP_LED_Init+0x60>)
 80023bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c0:	2120      	movs	r1, #32
 80023c2:	2201      	movs	r2, #1
 80023c4:	4618      	mov	r0, r3
 80023c6:	f001 fff9 	bl	80043bc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3720      	adds	r7, #32
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20000004 	.word	0x20000004

080023d8 <LL_AHB2_GRP1_EnableClock>:
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80023e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80023e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80023f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4013      	ands	r3, r2
 80023fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023fc:	68fb      	ldr	r3, [r7, #12]
}
 80023fe:	bf00      	nop
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr

08002408 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	60da      	str	r2, [r3, #12]
 800241a:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL1_GPIO_CLK_ENABLE();
 800241c:	2001      	movs	r0, #1
 800241e:	f7ff ffdb 	bl	80023d8 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002422:	2310      	movs	r3, #16
 8002424:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002426:	2301      	movs	r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800242e:	2303      	movs	r3, #3
 8002430:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002432:	1d3b      	adds	r3, r7, #4
 8002434:	4619      	mov	r1, r3
 8002436:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800243a:	f001 fd91 	bl	8003f60 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800243e:	2320      	movs	r3, #32
 8002440:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002442:	1d3b      	adds	r3, r7, #4
 8002444:	4619      	mov	r1, r3
 8002446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800244a:	f001 fd89 	bl	8003f60 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800244e:	2200      	movs	r2, #0
 8002450:	2120      	movs	r1, #32
 8002452:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002456:	f001 ffb1 	bl	80043bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800245a:	2200      	movs	r2, #0
 800245c:	2110      	movs	r1, #16
 800245e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002462:	f001 ffab 	bl	80043bc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2b03      	cmp	r3, #3
 800247e:	d83f      	bhi.n	8002500 <BSP_RADIO_ConfigRFSwitch+0x90>
 8002480:	a201      	add	r2, pc, #4	; (adr r2, 8002488 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002486:	bf00      	nop
 8002488:	08002499 	.word	0x08002499
 800248c:	080024b3 	.word	0x080024b3
 8002490:	080024cd 	.word	0x080024cd
 8002494:	080024e7 	.word	0x080024e7
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002498:	2200      	movs	r2, #0
 800249a:	2110      	movs	r1, #16
 800249c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024a0:	f001 ff8c 	bl	80043bc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80024a4:	2200      	movs	r2, #0
 80024a6:	2120      	movs	r1, #32
 80024a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ac:	f001 ff86 	bl	80043bc <HAL_GPIO_WritePin>
      break;      
 80024b0:	e027      	b.n	8002502 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80024b2:	2201      	movs	r2, #1
 80024b4:	2110      	movs	r1, #16
 80024b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ba:	f001 ff7f 	bl	80043bc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80024be:	2200      	movs	r2, #0
 80024c0:	2120      	movs	r1, #32
 80024c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024c6:	f001 ff79 	bl	80043bc <HAL_GPIO_WritePin>
      break;
 80024ca:	e01a      	b.n	8002502 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80024cc:	2201      	movs	r2, #1
 80024ce:	2110      	movs	r1, #16
 80024d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d4:	f001 ff72 	bl	80043bc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80024d8:	2201      	movs	r2, #1
 80024da:	2120      	movs	r1, #32
 80024dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024e0:	f001 ff6c 	bl	80043bc <HAL_GPIO_WritePin>
      break;
 80024e4:	e00d      	b.n	8002502 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80024e6:	2200      	movs	r2, #0
 80024e8:	2110      	movs	r1, #16
 80024ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ee:	f001 ff65 	bl	80043bc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80024f2:	2201      	movs	r2, #1
 80024f4:	2120      	movs	r1, #32
 80024f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024fa:	f001 ff5f 	bl	80043bc <HAL_GPIO_WritePin>
      break;
 80024fe:	e000      	b.n	8002502 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002500:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002510:	2302      	movs	r3, #2
}
 8002512:	4618      	mov	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr

0800251a <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 800251e:	2301      	movs	r3, #1
}
 8002520:	4618      	mov	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr

08002528 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 800252c:	2301      	movs	r3, #1
}
 800252e:	4618      	mov	r0, r3
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
	...

08002538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800253e:	2300      	movs	r3, #0
 8002540:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002542:	2003      	movs	r0, #3
 8002544:	f001 f8e0 	bl	8003708 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002548:	f003 fcac 	bl	8005ea4 <HAL_RCC_GetHCLKFreq>
 800254c:	4603      	mov	r3, r0
 800254e:	4a09      	ldr	r2, [pc, #36]	; (8002574 <HAL_Init+0x3c>)
 8002550:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002552:	200f      	movs	r0, #15
 8002554:	f7ff f9b8 	bl	80018c8 <HAL_InitTick>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d002      	beq.n	8002564 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	71fb      	strb	r3, [r7, #7]
 8002562:	e001      	b.n	8002568 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002564:	f7fe ff40 	bl	80013e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002568:	79fb      	ldrb	r3, [r7, #7]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20000000 	.word	0x20000000

08002578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <HAL_IncTick+0x1c>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b05      	ldr	r3, [pc, #20]	; (8002598 <HAL_IncTick+0x20>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4413      	add	r3, r2
 8002588:	4a03      	ldr	r2, [pc, #12]	; (8002598 <HAL_IncTick+0x20>)
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	2000000c 	.word	0x2000000c
 8002598:	20000c74 	.word	0x20000c74

0800259c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80025a0:	4b02      	ldr	r3, [pc, #8]	; (80025ac <HAL_GetUIDw0+0x10>)
 80025a2:	681b      	ldr	r3, [r3, #0]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr
 80025ac:	1fff7590 	.word	0x1fff7590

080025b0 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80025b4:	4b02      	ldr	r3, [pc, #8]	; (80025c0 <HAL_GetUIDw1+0x10>)
 80025b6:	681b      	ldr	r3, [r3, #0]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr
 80025c0:	1fff7594 	.word	0x1fff7594

080025c4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80025c8:	4b02      	ldr	r3, [pc, #8]	; (80025d4 <HAL_GetUIDw2+0x10>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bc80      	pop	{r7}
 80025d2:	4770      	bx	lr
 80025d4:	1fff7598 	.word	0x1fff7598

080025d8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	601a      	str	r2, [r3, #0]
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800260c:	4618      	mov	r0, r3
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002616:	b480      	push	{r7}
 8002618:	b085      	sub	sp, #20
 800261a:	af00      	add	r7, sp, #0
 800261c:	60f8      	str	r0, [r7, #12]
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2107      	movs	r1, #7
 800262e:	fa01 f303 	lsl.w	r3, r1, r3
 8002632:	43db      	mvns	r3, r3
 8002634:	401a      	ands	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	fa01 f303 	lsl.w	r3, r1, r3
 8002642:	431a      	orrs	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002648:	bf00      	nop
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	bc80      	pop	{r7}
 8002650:	4770      	bx	lr

08002652 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002666:	2301      	movs	r3, #1
 8002668:	e000      	b.n	800266c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr

08002676 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002676:	b480      	push	{r7}
 8002678:	b085      	sub	sp, #20
 800267a:	af00      	add	r7, sp, #0
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	f003 031f 	and.w	r3, r3, #31
 800268c:	210f      	movs	r1, #15
 800268e:	fa01 f303 	lsl.w	r3, r1, r3
 8002692:	43db      	mvns	r3, r3
 8002694:	401a      	ands	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	0e9b      	lsrs	r3, r3, #26
 800269a:	f003 010f 	and.w	r1, r3, #15
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f003 031f 	and.w	r3, r3, #31
 80026a4:	fa01 f303 	lsl.w	r3, r1, r3
 80026a8:	431a      	orrs	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80026ae:	bf00      	nop
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80026f0:	43db      	mvns	r3, r3
 80026f2:	401a      	ands	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr

08002702 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002702:	b480      	push	{r7}
 8002704:	b085      	sub	sp, #20
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	695a      	ldr	r2, [r3, #20]
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	43db      	mvns	r3, r3
 8002718:	401a      	ands	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	0219      	lsls	r1, r3, #8
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	400b      	ands	r3, r1
 8002722:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800272a:	431a      	orrs	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002730:	bf00      	nop
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800274a:	f023 0317 	bic.w	r3, r3, #23
 800274e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr

08002760 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002770:	f023 0317 	bic.w	r3, r3, #23
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6093      	str	r3, [r2, #8]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002792:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002796:	d101      	bne.n	800279c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027b8:	f023 0317 	bic.w	r3, r3, #23
 80027bc:	f043 0201 	orr.w	r2, r3, #1
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr

080027ce <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027de:	f023 0317 	bic.w	r3, r3, #23
 80027e2:	f043 0202 	orr.w	r2, r3, #2
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <LL_ADC_IsEnabled+0x18>
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <LL_ADC_IsEnabled+0x1a>
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b02      	cmp	r3, #2
 800282a:	d101      	bne.n	8002830 <LL_ADC_IsDisableOngoing+0x18>
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <LL_ADC_IsDisableOngoing+0x1a>
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800284c:	f023 0317 	bic.w	r3, r3, #23
 8002850:	f043 0204 	orr.w	r2, r3, #4
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr

08002862 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002872:	f023 0317 	bic.w	r3, r3, #23
 8002876:	f043 0210 	orr.w	r2, r3, #16
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b04      	cmp	r3, #4
 800289a:	d101      	bne.n	80028a0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800289c:	2301      	movs	r3, #1
 800289e:	e000      	b.n	80028a2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b088      	sub	sp, #32
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028b4:	2300      	movs	r3, #0
 80028b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e1ae      	b.n	8002c2c <HAL_ADC_Init+0x380>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d109      	bne.n	80028f0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f7fe f9c7 	bl	8000c70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff44 	bl	8002782 <LL_ADC_IsInternalRegulatorEnabled>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d115      	bne.n	800292c <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff18 	bl	800273a <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800290a:	4b9b      	ldr	r3, [pc, #620]	; (8002b78 <HAL_ADC_Init+0x2cc>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	099b      	lsrs	r3, r3, #6
 8002910:	4a9a      	ldr	r2, [pc, #616]	; (8002b7c <HAL_ADC_Init+0x2d0>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	099b      	lsrs	r3, r3, #6
 8002918:	3301      	adds	r3, #1
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800291e:	e002      	b.n	8002926 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	3b01      	subs	r3, #1
 8002924:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1f9      	bne.n	8002920 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff26 	bl	8002782 <LL_ADC_IsInternalRegulatorEnabled>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10d      	bne.n	8002958 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002940:	f043 0210 	orr.w	r2, r3, #16
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800294c:	f043 0201 	orr.w	r2, r3, #1
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff ff93 	bl	8002888 <LL_ADC_REG_IsConversionOngoing>
 8002962:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002968:	f003 0310 	and.w	r3, r3, #16
 800296c:	2b00      	cmp	r3, #0
 800296e:	f040 8154 	bne.w	8002c1a <HAL_ADC_Init+0x36e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	f040 8150 	bne.w	8002c1a <HAL_ADC_Init+0x36e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002982:	f043 0202 	orr.w	r2, r3, #2
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff ff30 	bl	80027f4 <LL_ADC_IsEnabled>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d14f      	bne.n	8002a3a <HAL_ADC_Init+0x18e>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	f023 0118 	bic.w	r1, r3, #24
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	430a      	orrs	r2, r1
 80029ae:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029bc:	4313      	orrs	r3, r2
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d111      	bne.n	80029f2 <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80029da:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80029e0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80029e6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	691a      	ldr	r2, [r3, #16]
 80029f8:	4b61      	ldr	r3, [pc, #388]	; (8002b80 <HAL_ADC_Init+0x2d4>)
 80029fa:	4013      	ands	r3, r2
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	6979      	ldr	r1, [r7, #20]
 8002a02:	430b      	orrs	r3, r1
 8002a04:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002a0e:	d014      	beq.n	8002a3a <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a18:	d00f      	beq.n	8002a3a <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002a1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a22:	d00a      	beq.n	8002a3a <HAL_ADC_Init+0x18e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8002a24:	4b57      	ldr	r3, [pc, #348]	; (8002b84 <HAL_ADC_Init+0x2d8>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002a34:	4953      	ldr	r1, [pc, #332]	; (8002b84 <HAL_ADC_Init+0x2d8>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	7e1b      	ldrb	r3, [r3, #24]
 8002a3e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7e5b      	ldrb	r3, [r3, #25]
 8002a44:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002a46:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	7e9b      	ldrb	r3, [r3, #26]
 8002a4c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002a4e:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a54:	2a00      	cmp	r2, #0
 8002a56:	d002      	beq.n	8002a5e <HAL_ADC_Init+0x1b2>
 8002a58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a5c:	e000      	b.n	8002a60 <HAL_ADC_Init+0x1b4>
 8002a5e:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002a60:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002a66:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	da04      	bge.n	8002a7a <HAL_ADC_Init+0x1ce>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a78:	e001      	b.n	8002a7e <HAL_ADC_Init+0x1d2>
 8002a7a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8002a7e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002a86:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002a88:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d114      	bne.n	8002ac4 <HAL_ADC_Init+0x218>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7e9b      	ldrb	r3, [r3, #26]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d104      	bne.n	8002aac <HAL_ADC_Init+0x200>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aa8:	61bb      	str	r3, [r7, #24]
 8002aaa:	e00b      	b.n	8002ac4 <HAL_ADC_Init+0x218>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab0:	f043 0220 	orr.w	r2, r3, #32
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d009      	beq.n	8002ae0 <HAL_ADC_Init+0x234>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8002aea:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	69b9      	ldr	r1, [r7, #24]
 8002af4:	430b      	orrs	r3, r1
 8002af6:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	4b22      	ldr	r3, [pc, #136]	; (8002b88 <HAL_ADC_Init+0x2dc>)
 8002b00:	4013      	ands	r3, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6812      	ldr	r2, [r2, #0]
 8002b06:	6979      	ldr	r1, [r7, #20]
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6818      	ldr	r0, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b14:	461a      	mov	r2, r3
 8002b16:	2100      	movs	r1, #0
 8002b18:	f7ff fd7d 	bl	8002616 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6818      	ldr	r0, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b24:	461a      	mov	r2, r3
 8002b26:	4919      	ldr	r1, [pc, #100]	; (8002b8c <HAL_ADC_Init+0x2e0>)
 8002b28:	f7ff fd75 	bl	8002616 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d108      	bne.n	8002b46 <HAL_ADC_Init+0x29a>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f062 020f 	orn	r2, r2, #15
 8002b42:	629a      	str	r2, [r3, #40]	; 0x28
 8002b44:	e044      	b.n	8002bd0 <HAL_ADC_Init+0x324>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b4e:	d13f      	bne.n	8002bd0 <HAL_ADC_Init+0x324>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002b50:	2300      	movs	r3, #0
 8002b52:	613b      	str	r3, [r7, #16]
 8002b54:	e00c      	b.n	8002b70 <HAL_ADC_Init+0x2c4>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b62:	f003 030f 	and.w	r3, r3, #15
 8002b66:	2b0f      	cmp	r3, #15
 8002b68:	d012      	beq.n	8002b90 <HAL_ADC_Init+0x2e4>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	613b      	str	r3, [r7, #16]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	2b07      	cmp	r3, #7
 8002b74:	d9ef      	bls.n	8002b56 <HAL_ADC_Init+0x2aa>
 8002b76:	e00c      	b.n	8002b92 <HAL_ADC_Init+0x2e6>
 8002b78:	20000000 	.word	0x20000000
 8002b7c:	053e2d63 	.word	0x053e2d63
 8002b80:	1ffffc02 	.word	0x1ffffc02
 8002b84:	40012708 	.word	0x40012708
 8002b88:	dffffc02 	.word	0xdffffc02
 8002b8c:	03ffff04 	.word	0x03ffff04
            ADC_CHSELR_SQ1)
        {
          break;
 8002b90:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d108      	bne.n	8002baa <HAL_ADC_Init+0x2fe>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f062 020f 	orn	r2, r2, #15
 8002ba6:	629a      	str	r2, [r3, #40]	; 0x28
 8002ba8:	e012      	b.n	8002bd0 <HAL_ADC_Init+0x324>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	f003 031c 	and.w	r3, r3, #28
 8002bbc:	f06f 020f 	mvn.w	r2, #15
 8002bc0:	fa02 f103 	lsl.w	r1, r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68da      	ldr	r2, [r3, #12]
 8002bd6:	4b17      	ldr	r3, [pc, #92]	; (8002c34 <HAL_ADC_Init+0x388>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d10b      	bne.n	8002bf8 <HAL_ADC_Init+0x34c>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bea:	f023 0303 	bic.w	r3, r3, #3
 8002bee:	f043 0201 	orr.w	r2, r3, #1
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002bf6:	e018      	b.n	8002c2a <HAL_ADC_Init+0x37e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfc:	f023 0312 	bic.w	r3, r3, #18
 8002c00:	f043 0210 	orr.w	r2, r3, #16
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0c:	f043 0201 	orr.w	r2, r3, #1
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002c18:	e007      	b.n	8002c2a <HAL_ADC_Init+0x37e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c1e:	f043 0210 	orr.w	r2, r3, #16
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8002c2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3720      	adds	r7, #32
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	833fffe7 	.word	0x833fffe7

08002c38 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e06a      	b.n	8002d20 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	f043 0202 	orr.w	r2, r3, #2
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f000 fabe 	bl	80031d8 <ADC_ConversionStop>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10f      	bne.n	8002c86 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fb82 	bl	8003370 <ADC_Disable>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002c70:	7bfb      	ldrb	r3, [r7, #15]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d102      	bne.n	8002c7c <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff fd6d 	bl	8002760 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6812      	ldr	r2, [r2, #0]
 8002c90:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8002c94:	f023 0303 	bic.w	r3, r3, #3
 8002c98:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f240 329f 	movw	r2, #927	; 0x39f
 8002ca2:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68d9      	ldr	r1, [r3, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	4b1e      	ldr	r3, [pc, #120]	; (8002d28 <HAL_ADC_DeInit+0xf0>)
 8002cb0:	400b      	ands	r3, r1
 8002cb2:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691a      	ldr	r2, [r3, #16]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8002cc2:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	695a      	ldr	r2, [r3, #20]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0207 	bic.w	r2, r2, #7
 8002cd2:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6a1a      	ldr	r2, [r3, #32]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8002ce2:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8002cf2:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <HAL_ADC_DeInit+0xf4>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a0d      	ldr	r2, [pc, #52]	; (8002d2c <HAL_ADC_DeInit+0xf4>)
 8002cf8:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8002cfc:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7fd ffca 	bl	8000c98 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	659a      	str	r2, [r3, #88]	; 0x58

  __HAL_UNLOCK(hadc);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	833e0200 	.word	0x833e0200
 8002d2c:	40012708 	.word	0x40012708

08002d30 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff fda3 	bl	8002888 <LL_ADC_REG_IsConversionOngoing>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d132      	bne.n	8002dae <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <HAL_ADC_Start+0x26>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e02e      	b.n	8002db4 <HAL_ADC_Start+0x84>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 fa80 	bl	8003264 <ADC_Enable>
 8002d64:	4603      	mov	r3, r0
 8002d66:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d11a      	bne.n	8002da4 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d72:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d76:	f023 0301 	bic.w	r3, r3, #1
 8002d7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	221c      	movs	r2, #28
 8002d8e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff fd4d 	bl	800283c <LL_ADC_REG_StartConversion>
 8002da2:	e006      	b.n	8002db2 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002dac:	e001      	b.n	8002db2 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002dae:	2302      	movs	r3, #2
 8002db0:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8002db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d101      	bne.n	8002dd2 <HAL_ADC_Stop+0x16>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e022      	b.n	8002e18 <HAL_ADC_Stop+0x5c>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 f9fc 	bl	80031d8 <ADC_ConversionStop>
 8002de0:	4603      	mov	r3, r0
 8002de2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d111      	bne.n	8002e0e <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 fac0 	bl	8003370 <ADC_Disable>
 8002df0:	4603      	mov	r3, r0
 8002df2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d109      	bne.n	8002e0e <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e02:	f023 0301 	bic.w	r3, r3, #1
 8002e06:	f043 0201 	orr.w	r2, r3, #1
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3710      	adds	r7, #16
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	2b08      	cmp	r3, #8
 8002e30:	d102      	bne.n	8002e38 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002e32:	2308      	movs	r3, #8
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	e010      	b.n	8002e5a <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d007      	beq.n	8002e56 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4a:	f043 0220 	orr.w	r2, r3, #32
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e077      	b.n	8002f46 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002e56:	2304      	movs	r3, #4
 8002e58:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002e5a:	f7fe fd3f 	bl	80018dc <HAL_GetTick>
 8002e5e:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002e60:	e021      	b.n	8002ea6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e68:	d01d      	beq.n	8002ea6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002e6a:	f7fe fd37 	bl	80018dc <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d302      	bcc.n	8002e80 <HAL_ADC_PollForConversion+0x60>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d112      	bne.n	8002ea6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10b      	bne.n	8002ea6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e92:	f043 0204 	orr.w	r2, r3, #4
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e04f      	b.n	8002f46 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d0d6      	beq.n	8002e62 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fbc4 	bl	8002652 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d031      	beq.n	8002f34 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	7e9b      	ldrb	r3, [r3, #26]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d12d      	bne.n	8002f34 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0308 	and.w	r3, r3, #8
 8002ee2:	2b08      	cmp	r3, #8
 8002ee4:	d126      	bne.n	8002f34 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff fccc 	bl	8002888 <LL_ADC_REG_IsConversionOngoing>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d112      	bne.n	8002f1c <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 020c 	bic.w	r2, r2, #12
 8002f04:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f0e:	f023 0301 	bic.w	r3, r3, #1
 8002f12:	f043 0201 	orr.w	r2, r3, #1
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	659a      	str	r2, [r3, #88]	; 0x58
 8002f1a:	e00b      	b.n	8002f34 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f20:	f043 0220 	orr.w	r2, r3, #32
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2c:	f043 0201 	orr.w	r2, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	7e1b      	ldrb	r3, [r3, #24]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d103      	bne.n	8002f44 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	220c      	movs	r2, #12
 8002f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b083      	sub	sp, #12
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
	...

08002f68 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b088      	sub	sp, #32
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x28>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e110      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x24a>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff fc73 	bl	8002888 <LL_ADC_REG_IsConversionOngoing>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f040 80f7 	bne.w	8003198 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	f000 80b1 	beq.w	8003116 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002fbc:	d004      	beq.n	8002fc8 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002fc2:	4a7e      	ldr	r2, [pc, #504]	; (80031bc <HAL_ADC_ConfigChannel+0x254>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d108      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	f7ff fb70 	bl	80026b8 <LL_ADC_REG_SetSequencerChAdd>
 8002fd8:	e041      	b.n	800305e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f003 031f 	and.w	r3, r3, #31
 8002fe6:	210f      	movs	r1, #15
 8002fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fec:	43db      	mvns	r3, r3
 8002fee:	401a      	ands	r2, r3
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d105      	bne.n	8003008 <HAL_ADC_ConfigChannel+0xa0>
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	0e9b      	lsrs	r3, r3, #26
 8003002:	f003 031f 	and.w	r3, r3, #31
 8003006:	e011      	b.n	800302c <HAL_ADC_ConfigChannel+0xc4>
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	fa93 f3a3 	rbit	r3, r3
 8003014:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003020:	2320      	movs	r3, #32
 8003022:	e003      	b.n	800302c <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	fab3 f383 	clz	r3, r3
 800302a:	b2db      	uxtb	r3, r3
 800302c:	6839      	ldr	r1, [r7, #0]
 800302e:	6849      	ldr	r1, [r1, #4]
 8003030:	f001 011f 	and.w	r1, r1, #31
 8003034:	408b      	lsls	r3, r1
 8003036:	431a      	orrs	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	089b      	lsrs	r3, r3, #2
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	69db      	ldr	r3, [r3, #28]
 8003048:	429a      	cmp	r2, r3
 800304a:	d808      	bhi.n	800305e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	6859      	ldr	r1, [r3, #4]
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	461a      	mov	r2, r3
 800305a:	f7ff fb0c 	bl	8002676 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	6819      	ldr	r1, [r3, #0]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	461a      	mov	r2, r3
 800306c:	f7ff fb49 	bl	8002702 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	f280 8097 	bge.w	80031a8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800307a:	4851      	ldr	r0, [pc, #324]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 800307c:	f7ff fabe 	bl	80025fc <LL_ADC_GetCommonPathInternalCh>
 8003080:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a4f      	ldr	r2, [pc, #316]	; (80031c4 <HAL_ADC_ConfigChannel+0x25c>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d120      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003092:	2b00      	cmp	r3, #0
 8003094:	d11b      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800309c:	4619      	mov	r1, r3
 800309e:	4848      	ldr	r0, [pc, #288]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 80030a0:	f7ff fa9a 	bl	80025d8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030a4:	4b48      	ldr	r3, [pc, #288]	; (80031c8 <HAL_ADC_ConfigChannel+0x260>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	099b      	lsrs	r3, r3, #6
 80030aa:	4a48      	ldr	r2, [pc, #288]	; (80031cc <HAL_ADC_ConfigChannel+0x264>)
 80030ac:	fba2 2303 	umull	r2, r3, r2, r3
 80030b0:	099b      	lsrs	r3, r3, #6
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	4613      	mov	r3, r2
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80030be:	e002      	b.n	80030c6 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1f9      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80030cc:	e06c      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a3f      	ldr	r2, [pc, #252]	; (80031d0 <HAL_ADC_ConfigChannel+0x268>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d10c      	bne.n	80030f2 <HAL_ADC_ConfigChannel+0x18a>
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d107      	bne.n	80030f2 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030e8:	4619      	mov	r1, r3
 80030ea:	4835      	ldr	r0, [pc, #212]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 80030ec:	f7ff fa74 	bl	80025d8 <LL_ADC_SetCommonPathInternalCh>
 80030f0:	e05a      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a37      	ldr	r2, [pc, #220]	; (80031d4 <HAL_ADC_ConfigChannel+0x26c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d155      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003102:	2b00      	cmp	r3, #0
 8003104:	d150      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800310c:	4619      	mov	r1, r3
 800310e:	482c      	ldr	r0, [pc, #176]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 8003110:	f7ff fa62 	bl	80025d8 <LL_ADC_SetCommonPathInternalCh>
 8003114:	e048      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800311e:	d004      	beq.n	800312a <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003124:	4a25      	ldr	r2, [pc, #148]	; (80031bc <HAL_ADC_ConfigChannel+0x254>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d107      	bne.n	800313a <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4619      	mov	r1, r3
 8003134:	4610      	mov	r0, r2
 8003136:	f7ff fad1 	bl	80026dc <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	da32      	bge.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003142:	481f      	ldr	r0, [pc, #124]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 8003144:	f7ff fa5a 	bl	80025fc <LL_ADC_GetCommonPathInternalCh>
 8003148:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a1d      	ldr	r2, [pc, #116]	; (80031c4 <HAL_ADC_ConfigChannel+0x25c>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d107      	bne.n	8003164 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800315a:	4619      	mov	r1, r3
 800315c:	4818      	ldr	r0, [pc, #96]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 800315e:	f7ff fa3b 	bl	80025d8 <LL_ADC_SetCommonPathInternalCh>
 8003162:	e021      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a19      	ldr	r2, [pc, #100]	; (80031d0 <HAL_ADC_ConfigChannel+0x268>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d107      	bne.n	800317e <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003174:	4619      	mov	r1, r3
 8003176:	4812      	ldr	r0, [pc, #72]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 8003178:	f7ff fa2e 	bl	80025d8 <LL_ADC_SetCommonPathInternalCh>
 800317c:	e014      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a14      	ldr	r2, [pc, #80]	; (80031d4 <HAL_ADC_ConfigChannel+0x26c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d10f      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800318e:	4619      	mov	r1, r3
 8003190:	480b      	ldr	r0, [pc, #44]	; (80031c0 <HAL_ADC_ConfigChannel+0x258>)
 8003192:	f7ff fa21 	bl	80025d8 <LL_ADC_SetCommonPathInternalCh>
 8003196:	e007      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800319c:	f043 0220 	orr.w	r2, r3, #32
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 80031b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3720      	adds	r7, #32
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	80000004 	.word	0x80000004
 80031c0:	40012708 	.word	0x40012708
 80031c4:	b0001000 	.word	0xb0001000
 80031c8:	20000000 	.word	0x20000000
 80031cc:	053e2d63 	.word	0x053e2d63
 80031d0:	b8004000 	.word	0xb8004000
 80031d4:	b4002000 	.word	0xb4002000

080031d8 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff fb4f 	bl	8002888 <LL_ADC_REG_IsConversionOngoing>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d033      	beq.n	8003258 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff fb0f 	bl	8002818 <LL_ADC_IsDisableOngoing>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d104      	bne.n	800320a <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff fb2c 	bl	8002862 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800320a:	f7fe fb67 	bl	80018dc <HAL_GetTick>
 800320e:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003210:	e01b      	b.n	800324a <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003212:	f7fe fb63 	bl	80018dc <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d914      	bls.n	800324a <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00d      	beq.n	800324a <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003232:	f043 0210 	orr.w	r2, r3, #16
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e007      	b.n	800325a <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1dc      	bne.n	8003212 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
	...

08003264 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800326c:	2300      	movs	r3, #0
 800326e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff fabd 	bl	80027f4 <LL_ADC_IsEnabled>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d169      	bne.n	8003354 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	4b36      	ldr	r3, [pc, #216]	; (8003360 <ADC_Enable+0xfc>)
 8003288:	4013      	ands	r3, r2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00d      	beq.n	80032aa <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003292:	f043 0210 	orr.w	r2, r3, #16
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329e:	f043 0201 	orr.w	r2, r3, #1
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e055      	b.n	8003356 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7ff fa7a 	bl	80027a8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80032b4:	482b      	ldr	r0, [pc, #172]	; (8003364 <ADC_Enable+0x100>)
 80032b6:	f7ff f9a1 	bl	80025fc <LL_ADC_GetCommonPathInternalCh>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00f      	beq.n	80032e4 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032c4:	4b28      	ldr	r3, [pc, #160]	; (8003368 <ADC_Enable+0x104>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	099b      	lsrs	r3, r3, #6
 80032ca:	4a28      	ldr	r2, [pc, #160]	; (800336c <ADC_Enable+0x108>)
 80032cc:	fba2 2303 	umull	r2, r3, r2, r3
 80032d0:	099b      	lsrs	r3, r3, #6
 80032d2:	3301      	adds	r3, #1
 80032d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80032d6:	e002      	b.n	80032de <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	3b01      	subs	r3, #1
 80032dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f9      	bne.n	80032d8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	7e5b      	ldrb	r3, [r3, #25]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d033      	beq.n	8003354 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80032ec:	f7fe faf6 	bl	80018dc <HAL_GetTick>
 80032f0:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032f2:	e028      	b.n	8003346 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff fa7b 	bl	80027f4 <LL_ADC_IsEnabled>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d104      	bne.n	800330e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fa4d 	bl	80027a8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800330e:	f7fe fae5 	bl	80018dc <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d914      	bls.n	8003346 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b01      	cmp	r3, #1
 8003328:	d00d      	beq.n	8003346 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800332e:	f043 0210 	orr.w	r2, r3, #16
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333a:	f043 0201 	orr.w	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e007      	b.n	8003356 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	2b01      	cmp	r3, #1
 8003352:	d1cf      	bne.n	80032f4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	80000017 	.word	0x80000017
 8003364:	40012708 	.word	0x40012708
 8003368:	20000000 	.word	0x20000000
 800336c:	053e2d63 	.word	0x053e2d63

08003370 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff fa4b 	bl	8002818 <LL_ADC_IsDisableOngoing>
 8003382:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff fa33 	bl	80027f4 <LL_ADC_IsEnabled>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d047      	beq.n	8003424 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d144      	bne.n	8003424 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 0305 	and.w	r3, r3, #5
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d10c      	bne.n	80033c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff fa0e 	bl	80027ce <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2203      	movs	r2, #3
 80033b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033ba:	f7fe fa8f 	bl	80018dc <HAL_GetTick>
 80033be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033c0:	e029      	b.n	8003416 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c6:	f043 0210 	orr.w	r2, r3, #16
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d2:	f043 0201 	orr.w	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e023      	b.n	8003426 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80033de:	f7fe fa7d 	bl	80018dc <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d914      	bls.n	8003416 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00d      	beq.n	8003416 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fe:	f043 0210 	orr.w	r2, r3, #16
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340a:	f043 0201 	orr.w	r2, r3, #1
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e007      	b.n	8003426 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1dc      	bne.n	80033de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <LL_ADC_IsEnabled>:
{
 800342e:	b480      	push	{r7}
 8003430:	b083      	sub	sp, #12
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b01      	cmp	r3, #1
 8003440:	d101      	bne.n	8003446 <LL_ADC_IsEnabled+0x18>
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <LL_ADC_IsEnabled+0x1a>
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	bc80      	pop	{r7}
 8003450:	4770      	bx	lr

08003452 <LL_ADC_IsCalibrationOnGoing>:
{
 8003452:	b480      	push	{r7}
 8003454:	b083      	sub	sp, #12
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003462:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003466:	d101      	bne.n	800346c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003468:	2301      	movs	r3, #1
 800346a:	e000      	b.n	800346e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr

08003478 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003480:	2300      	movs	r3, #0
 8003482:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800348a:	2b01      	cmp	r3, #1
 800348c:	d101      	bne.n	8003492 <HAL_ADCEx_Calibration_Start+0x1a>
 800348e:	2302      	movs	r3, #2
 8003490:	e068      	b.n	8003564 <HAL_ADCEx_Calibration_Start+0xec>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f7ff ff68 	bl	8003370 <ADC_Disable>
 80034a0:	4603      	mov	r3, r0
 80034a2:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff ffc0 	bl	800342e <LL_ADC_IsEnabled>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d14c      	bne.n	800354e <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80034bc:	f043 0202 	orr.w	r2, r3, #2
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0203 	bic.w	r2, r2, #3
 80034de:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80034ee:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034f0:	e014      	b.n	800351c <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	3301      	adds	r3, #1
 80034f6:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 80034fe:	d30d      	bcc.n	800351c <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003504:	f023 0312 	bic.w	r3, r3, #18
 8003508:	f043 0210 	orr.w	r2, r3, #16
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e023      	b.n	8003564 <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff ff96 	bl	8003452 <LL_ADC_IsCalibrationOnGoing>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1e2      	bne.n	80034f2 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68d9      	ldr	r1, [r3, #12]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	430a      	orrs	r2, r1
 800353a:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003540:	f023 0303 	bic.w	r3, r3, #3
 8003544:	f043 0201 	orr.w	r2, r3, #1
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	659a      	str	r2, [r3, #88]	; 0x58
 800354c:	e005      	b.n	800355a <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003552:	f043 0210 	orr.w	r2, r3, #16
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003562:	7dfb      	ldrb	r3, [r7, #23]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3718      	adds	r7, #24
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800357c:	4b0c      	ldr	r3, [pc, #48]	; (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003588:	4013      	ands	r3, r2
 800358a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800359c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800359e:	4a04      	ldr	r2, [pc, #16]	; (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	60d3      	str	r3, [r2, #12]
}
 80035a4:	bf00      	nop
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bc80      	pop	{r7}
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b8:	4b04      	ldr	r3, [pc, #16]	; (80035cc <__NVIC_GetPriorityGrouping+0x18>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	f003 0307 	and.w	r3, r3, #7
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	db0b      	blt.n	80035fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	f003 021f 	and.w	r2, r3, #31
 80035e8:	4906      	ldr	r1, [pc, #24]	; (8003604 <__NVIC_EnableIRQ+0x34>)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	095b      	lsrs	r3, r3, #5
 80035f0:	2001      	movs	r0, #1
 80035f2:	fa00 f202 	lsl.w	r2, r0, r2
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr
 8003604:	e000e100 	.word	0xe000e100

08003608 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003616:	2b00      	cmp	r3, #0
 8003618:	db12      	blt.n	8003640 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800361a:	79fb      	ldrb	r3, [r7, #7]
 800361c:	f003 021f 	and.w	r2, r3, #31
 8003620:	490a      	ldr	r1, [pc, #40]	; (800364c <__NVIC_DisableIRQ+0x44>)
 8003622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003626:	095b      	lsrs	r3, r3, #5
 8003628:	2001      	movs	r0, #1
 800362a:	fa00 f202 	lsl.w	r2, r0, r2
 800362e:	3320      	adds	r3, #32
 8003630:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003634:	f3bf 8f4f 	dsb	sy
}
 8003638:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800363a:	f3bf 8f6f 	isb	sy
}
 800363e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	e000e100 	.word	0xe000e100

08003650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	6039      	str	r1, [r7, #0]
 800365a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800365c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003660:	2b00      	cmp	r3, #0
 8003662:	db0a      	blt.n	800367a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	b2da      	uxtb	r2, r3
 8003668:	490c      	ldr	r1, [pc, #48]	; (800369c <__NVIC_SetPriority+0x4c>)
 800366a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366e:	0112      	lsls	r2, r2, #4
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	440b      	add	r3, r1
 8003674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003678:	e00a      	b.n	8003690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	b2da      	uxtb	r2, r3
 800367e:	4908      	ldr	r1, [pc, #32]	; (80036a0 <__NVIC_SetPriority+0x50>)
 8003680:	79fb      	ldrb	r3, [r7, #7]
 8003682:	f003 030f 	and.w	r3, r3, #15
 8003686:	3b04      	subs	r3, #4
 8003688:	0112      	lsls	r2, r2, #4
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	440b      	add	r3, r1
 800368e:	761a      	strb	r2, [r3, #24]
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	bc80      	pop	{r7}
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	e000e100 	.word	0xe000e100
 80036a0:	e000ed00 	.word	0xe000ed00

080036a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b089      	sub	sp, #36	; 0x24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f003 0307 	and.w	r3, r3, #7
 80036b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f1c3 0307 	rsb	r3, r3, #7
 80036be:	2b04      	cmp	r3, #4
 80036c0:	bf28      	it	cs
 80036c2:	2304      	movcs	r3, #4
 80036c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	3304      	adds	r3, #4
 80036ca:	2b06      	cmp	r3, #6
 80036cc:	d902      	bls.n	80036d4 <NVIC_EncodePriority+0x30>
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	3b03      	subs	r3, #3
 80036d2:	e000      	b.n	80036d6 <NVIC_EncodePriority+0x32>
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036d8:	f04f 32ff 	mov.w	r2, #4294967295
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43da      	mvns	r2, r3
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	401a      	ands	r2, r3
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036ec:	f04f 31ff 	mov.w	r1, #4294967295
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	fa01 f303 	lsl.w	r3, r1, r3
 80036f6:	43d9      	mvns	r1, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036fc:	4313      	orrs	r3, r2
         );
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3724      	adds	r7, #36	; 0x24
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr

08003708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f7ff ff2b 	bl	800356c <__NVIC_SetPriorityGrouping>
}
 8003716:	bf00      	nop
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b086      	sub	sp, #24
 8003722:	af00      	add	r7, sp, #0
 8003724:	4603      	mov	r3, r0
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607a      	str	r2, [r7, #4]
 800372a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800372c:	f7ff ff42 	bl	80035b4 <__NVIC_GetPriorityGrouping>
 8003730:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	68b9      	ldr	r1, [r7, #8]
 8003736:	6978      	ldr	r0, [r7, #20]
 8003738:	f7ff ffb4 	bl	80036a4 <NVIC_EncodePriority>
 800373c:	4602      	mov	r2, r0
 800373e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003742:	4611      	mov	r1, r2
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff ff83 	bl	8003650 <__NVIC_SetPriority>
}
 800374a:	bf00      	nop
 800374c:	3718      	adds	r7, #24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b082      	sub	sp, #8
 8003756:	af00      	add	r7, sp, #0
 8003758:	4603      	mov	r3, r0
 800375a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800375c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff ff35 	bl	80035d0 <__NVIC_EnableIRQ>
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b082      	sub	sp, #8
 8003772:	af00      	add	r7, sp, #0
 8003774:	4603      	mov	r3, r0
 8003776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377c:	4618      	mov	r0, r3
 800377e:	f7ff ff43 	bl	8003608 <__NVIC_DisableIRQ>
}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e08e      	b.n	80038bc <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	4b47      	ldr	r3, [pc, #284]	; (80038c4 <HAL_DMA_Init+0x138>)
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d80f      	bhi.n	80037ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	4b45      	ldr	r3, [pc, #276]	; (80038c8 <HAL_DMA_Init+0x13c>)
 80037b2:	4413      	add	r3, r2
 80037b4:	4a45      	ldr	r2, [pc, #276]	; (80038cc <HAL_DMA_Init+0x140>)
 80037b6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ba:	091b      	lsrs	r3, r3, #4
 80037bc:	009a      	lsls	r2, r3, #2
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a42      	ldr	r2, [pc, #264]	; (80038d0 <HAL_DMA_Init+0x144>)
 80037c6:	641a      	str	r2, [r3, #64]	; 0x40
 80037c8:	e00e      	b.n	80037e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	4b40      	ldr	r3, [pc, #256]	; (80038d4 <HAL_DMA_Init+0x148>)
 80037d2:	4413      	add	r3, r2
 80037d4:	4a3d      	ldr	r2, [pc, #244]	; (80038cc <HAL_DMA_Init+0x140>)
 80037d6:	fba2 2303 	umull	r2, r3, r2, r3
 80037da:	091b      	lsrs	r3, r3, #4
 80037dc:	009a      	lsls	r2, r3, #2
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a3c      	ldr	r2, [pc, #240]	; (80038d8 <HAL_DMA_Init+0x14c>)
 80037e6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6812      	ldr	r2, [r2, #0]
 80037fa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80037fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003802:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6819      	ldr	r1, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	431a      	orrs	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	431a      	orrs	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	69db      	ldr	r3, [r3, #28]
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a1b      	ldr	r3, [r3, #32]
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 fb24 	bl	8003e88 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003848:	d102      	bne.n	8003850 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003858:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800385c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003866:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d010      	beq.n	8003892 <HAL_DMA_Init+0x106>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b04      	cmp	r3, #4
 8003876:	d80c      	bhi.n	8003892 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 fb4d 	bl	8003f18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800388e:	605a      	str	r2, [r3, #4]
 8003890:	e008      	b.n	80038a4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3708      	adds	r7, #8
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40020407 	.word	0x40020407
 80038c8:	bffdfff8 	.word	0xbffdfff8
 80038cc:	cccccccd 	.word	0xcccccccd
 80038d0:	40020000 	.word	0x40020000
 80038d4:	bffdfbf8 	.word	0xbffdfbf8
 80038d8:	40020400 	.word	0x40020400

080038dc <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e07b      	b.n	80039e6 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 0201 	bic.w	r2, r2, #1
 80038fc:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	461a      	mov	r2, r3
 8003904:	4b3a      	ldr	r3, [pc, #232]	; (80039f0 <HAL_DMA_DeInit+0x114>)
 8003906:	429a      	cmp	r2, r3
 8003908:	d80f      	bhi.n	800392a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	461a      	mov	r2, r3
 8003910:	4b38      	ldr	r3, [pc, #224]	; (80039f4 <HAL_DMA_DeInit+0x118>)
 8003912:	4413      	add	r3, r2
 8003914:	4a38      	ldr	r2, [pc, #224]	; (80039f8 <HAL_DMA_DeInit+0x11c>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	091b      	lsrs	r3, r3, #4
 800391c:	009a      	lsls	r2, r3, #2
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a35      	ldr	r2, [pc, #212]	; (80039fc <HAL_DMA_DeInit+0x120>)
 8003926:	641a      	str	r2, [r3, #64]	; 0x40
 8003928:	e00e      	b.n	8003948 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	4b33      	ldr	r3, [pc, #204]	; (8003a00 <HAL_DMA_DeInit+0x124>)
 8003932:	4413      	add	r3, r2
 8003934:	4a30      	ldr	r2, [pc, #192]	; (80039f8 <HAL_DMA_DeInit+0x11c>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	091b      	lsrs	r3, r3, #4
 800393c:	009a      	lsls	r2, r3, #2
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a2f      	ldr	r2, [pc, #188]	; (8003a04 <HAL_DMA_DeInit+0x128>)
 8003946:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003954:	f003 021c 	and.w	r2, r3, #28
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395c:	2101      	movs	r1, #1
 800395e:	fa01 f202 	lsl.w	r2, r1, r2
 8003962:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 fa8f 	bl	8003e88 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800397a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00f      	beq.n	80039a4 <HAL_DMA_DeInit+0xc8>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2b04      	cmp	r3, #4
 800398a:	d80b      	bhi.n	80039a4 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 fac3 	bl	8003f18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80039a2:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40020407 	.word	0x40020407
 80039f4:	bffdfff8 	.word	0xbffdfff8
 80039f8:	cccccccd 	.word	0xcccccccd
 80039fc:	40020000 	.word	0x40020000
 8003a00:	bffdfbf8 	.word	0xbffdfbf8
 8003a04:	40020400 	.word	0x40020400

08003a08 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d101      	bne.n	8003a28 <HAL_DMA_Start_IT+0x20>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e069      	b.n	8003afc <HAL_DMA_Start_IT+0xf4>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d155      	bne.n	8003ae8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0201 	bic.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	68b9      	ldr	r1, [r7, #8]
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f9d3 	bl	8003e0c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f042 020e 	orr.w	r2, r2, #14
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	e00f      	b.n	8003aa0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 0204 	bic.w	r2, r2, #4
 8003a8e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 020a 	orr.w	r2, r2, #10
 8003a9e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d007      	beq.n	8003abe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ab8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003abc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d007      	beq.n	8003ad6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ad4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0201 	orr.w	r2, r2, #1
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	e008      	b.n	8003afa <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2280      	movs	r2, #128	; 0x80
 8003aec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003afa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3718      	adds	r7, #24
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e04f      	b.n	8003bb6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d008      	beq.n	8003b34 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2204      	movs	r2, #4
 8003b26:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e040      	b.n	8003bb6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f022 020e 	bic.w	r2, r2, #14
 8003b42:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 0201 	bic.w	r2, r2, #1
 8003b62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b68:	f003 021c 	and.w	r2, r3, #28
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b70:	2101      	movs	r1, #1
 8003b72:	fa01 f202 	lsl.w	r2, r1, r2
 8003b76:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b80:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00c      	beq.n	8003ba4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b98:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003ba2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bc80      	pop	{r7}
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d005      	beq.n	8003be4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2204      	movs	r2, #4
 8003bdc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	73fb      	strb	r3, [r7, #15]
 8003be2:	e047      	b.n	8003c74 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 020e 	bic.w	r2, r2, #14
 8003bf2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0201 	bic.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c18:	f003 021c 	and.w	r2, r3, #28
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c20:	2101      	movs	r1, #1
 8003c22:	fa01 f202 	lsl.w	r2, r1, r2
 8003c26:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c30:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00c      	beq.n	8003c54 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c48:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c52:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	4798      	blx	r3
    }
  }
  return status;
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3710      	adds	r7, #16
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
	...

08003c80 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c9c:	f003 031c 	and.w	r3, r3, #28
 8003ca0:	2204      	movs	r2, #4
 8003ca2:	409a      	lsls	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d027      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x7c>
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d022      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0320 	and.w	r3, r3, #32
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d107      	bne.n	8003cd4 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0204 	bic.w	r2, r2, #4
 8003cd2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd8:	f003 021c 	and.w	r2, r3, #28
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce0:	2104      	movs	r1, #4
 8003ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ce6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 8081 	beq.w	8003df4 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003cfa:	e07b      	b.n	8003df4 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d00:	f003 031c 	and.w	r3, r3, #28
 8003d04:	2202      	movs	r2, #2
 8003d06:	409a      	lsls	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d03d      	beq.n	8003d8c <HAL_DMA_IRQHandler+0x10c>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d038      	beq.n	8003d8c <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0320 	and.w	r3, r3, #32
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d10b      	bne.n	8003d40 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f022 020a 	bic.w	r2, r2, #10
 8003d36:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	461a      	mov	r2, r3
 8003d46:	4b2e      	ldr	r3, [pc, #184]	; (8003e00 <HAL_DMA_IRQHandler+0x180>)
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d909      	bls.n	8003d60 <HAL_DMA_IRQHandler+0xe0>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d50:	f003 031c 	and.w	r3, r3, #28
 8003d54:	4a2b      	ldr	r2, [pc, #172]	; (8003e04 <HAL_DMA_IRQHandler+0x184>)
 8003d56:	2102      	movs	r1, #2
 8003d58:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5c:	6053      	str	r3, [r2, #4]
 8003d5e:	e008      	b.n	8003d72 <HAL_DMA_IRQHandler+0xf2>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d64:	f003 031c 	and.w	r3, r3, #28
 8003d68:	4a27      	ldr	r2, [pc, #156]	; (8003e08 <HAL_DMA_IRQHandler+0x188>)
 8003d6a:	2102      	movs	r1, #2
 8003d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d70:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d038      	beq.n	8003df4 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003d8a:	e033      	b.n	8003df4 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d90:	f003 031c 	and.w	r3, r3, #28
 8003d94:	2208      	movs	r2, #8
 8003d96:	409a      	lsls	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d02a      	beq.n	8003df6 <HAL_DMA_IRQHandler+0x176>
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d025      	beq.n	8003df6 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 020e 	bic.w	r2, r2, #14
 8003db8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dbe:	f003 021c 	and.w	r2, r3, #28
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8003dcc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d004      	beq.n	8003df6 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003df4:	bf00      	nop
 8003df6:	bf00      	nop
}
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40020080 	.word	0x40020080
 8003e04:	40020400 	.word	0x40020400
 8003e08:	40020000 	.word	0x40020000

08003e0c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e22:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d004      	beq.n	8003e36 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e34:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e3a:	f003 021c 	and.w	r2, r3, #28
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e42:	2101      	movs	r1, #1
 8003e44:	fa01 f202 	lsl.w	r2, r1, r2
 8003e48:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	2b10      	cmp	r3, #16
 8003e58:	d108      	bne.n	8003e6c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e6a:	e007      	b.n	8003e7c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	60da      	str	r2, [r3, #12]
}
 8003e7c:	bf00      	nop
 8003e7e:	3714      	adds	r7, #20
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
	...

08003e88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	461a      	mov	r2, r3
 8003e96:	4b1c      	ldr	r3, [pc, #112]	; (8003f08 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d813      	bhi.n	8003ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea0:	089b      	lsrs	r3, r3, #2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003ea8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	3b08      	subs	r3, #8
 8003eb8:	4a14      	ldr	r2, [pc, #80]	; (8003f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003eba:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebe:	091b      	lsrs	r3, r3, #4
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	e011      	b.n	8003ee8 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec8:	089b      	lsrs	r3, r3, #2
 8003eca:	009a      	lsls	r2, r3, #2
 8003ecc:	4b10      	ldr	r3, [pc, #64]	; (8003f10 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8003ece:	4413      	add	r3, r2
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	3b08      	subs	r3, #8
 8003edc:	4a0b      	ldr	r2, [pc, #44]	; (8003f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	091b      	lsrs	r3, r3, #4
 8003ee4:	3307      	adds	r3, #7
 8003ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a0a      	ldr	r2, [pc, #40]	; (8003f14 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8003eec:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f003 031f 	and.w	r3, r3, #31
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	409a      	lsls	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003efc:	bf00      	nop
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40020407 	.word	0x40020407
 8003f0c:	cccccccd 	.word	0xcccccccd
 8003f10:	4002081c 	.word	0x4002081c
 8003f14:	40020880 	.word	0x40020880

08003f18 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f28:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f2e:	4413      	add	r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	461a      	mov	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a08      	ldr	r2, [pc, #32]	; (8003f5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f3c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	3b01      	subs	r3, #1
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	2201      	movs	r2, #1
 8003f48:	409a      	lsls	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003f4e:	bf00      	nop
 8003f50:	3714      	adds	r7, #20
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bc80      	pop	{r7}
 8003f56:	4770      	bx	lr
 8003f58:	1000823f 	.word	0x1000823f
 8003f5c:	40020940 	.word	0x40020940

08003f60 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b087      	sub	sp, #28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f6e:	e140      	b.n	80041f2 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	2101      	movs	r1, #1
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f000 8132 	beq.w	80041ec <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d005      	beq.n	8003fa0 <HAL_GPIO_Init+0x40>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f003 0303 	and.w	r3, r3, #3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d130      	bne.n	8004002 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	2203      	movs	r2, #3
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	68da      	ldr	r2, [r3, #12]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	43db      	mvns	r3, r3
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	091b      	lsrs	r3, r3, #4
 8003fec:	f003 0201 	and.w	r2, r3, #1
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	2b03      	cmp	r3, #3
 800400c:	d017      	beq.n	800403e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	2203      	movs	r2, #3
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	43db      	mvns	r3, r3
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4013      	ands	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	4313      	orrs	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f003 0303 	and.w	r3, r3, #3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d123      	bne.n	8004092 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	08da      	lsrs	r2, r3, #3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	3208      	adds	r2, #8
 8004052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004056:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	220f      	movs	r2, #15
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	43db      	mvns	r3, r3
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4013      	ands	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	fa02 f303 	lsl.w	r3, r2, r3
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	4313      	orrs	r3, r2
 8004082:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	08da      	lsrs	r2, r3, #3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3208      	adds	r2, #8
 800408c:	6939      	ldr	r1, [r7, #16]
 800408e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	2203      	movs	r2, #3
 800409e:	fa02 f303 	lsl.w	r3, r2, r3
 80040a2:	43db      	mvns	r3, r3
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	4013      	ands	r3, r2
 80040a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f003 0203 	and.w	r2, r3, #3
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 808c 	beq.w	80041ec <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80040d4:	4a4e      	ldr	r2, [pc, #312]	; (8004210 <HAL_GPIO_Init+0x2b0>)
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	089b      	lsrs	r3, r3, #2
 80040da:	3302      	adds	r3, #2
 80040dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	2207      	movs	r2, #7
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	43db      	mvns	r3, r3
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4013      	ands	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80040fe:	d00d      	beq.n	800411c <HAL_GPIO_Init+0x1bc>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a44      	ldr	r2, [pc, #272]	; (8004214 <HAL_GPIO_Init+0x2b4>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d007      	beq.n	8004118 <HAL_GPIO_Init+0x1b8>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a43      	ldr	r2, [pc, #268]	; (8004218 <HAL_GPIO_Init+0x2b8>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d101      	bne.n	8004114 <HAL_GPIO_Init+0x1b4>
 8004110:	2302      	movs	r3, #2
 8004112:	e004      	b.n	800411e <HAL_GPIO_Init+0x1be>
 8004114:	2307      	movs	r3, #7
 8004116:	e002      	b.n	800411e <HAL_GPIO_Init+0x1be>
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <HAL_GPIO_Init+0x1be>
 800411c:	2300      	movs	r3, #0
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	f002 0203 	and.w	r2, r2, #3
 8004124:	0092      	lsls	r2, r2, #2
 8004126:	4093      	lsls	r3, r2
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800412e:	4938      	ldr	r1, [pc, #224]	; (8004210 <HAL_GPIO_Init+0x2b0>)
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	089b      	lsrs	r3, r3, #2
 8004134:	3302      	adds	r3, #2
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 800413c:	4b37      	ldr	r3, [pc, #220]	; (800421c <HAL_GPIO_Init+0x2bc>)
 800413e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004142:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	43db      	mvns	r3, r3
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	4013      	ands	r3, r2
 800414c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4313      	orrs	r3, r2
 8004160:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004162:	4a2e      	ldr	r2, [pc, #184]	; (800421c <HAL_GPIO_Init+0x2bc>)
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800416a:	4b2c      	ldr	r3, [pc, #176]	; (800421c <HAL_GPIO_Init+0x2bc>)
 800416c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004170:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	43db      	mvns	r3, r3
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	4013      	ands	r3, r2
 800417a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004190:	4a22      	ldr	r2, [pc, #136]	; (800421c <HAL_GPIO_Init+0x2bc>)
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004198:	4b20      	ldr	r3, [pc, #128]	; (800421c <HAL_GPIO_Init+0x2bc>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	43db      	mvns	r3, r3
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	4013      	ands	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d003      	beq.n	80041bc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80041bc:	4a17      	ldr	r2, [pc, #92]	; (800421c <HAL_GPIO_Init+0x2bc>)
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80041c2:	4b16      	ldr	r3, [pc, #88]	; (800421c <HAL_GPIO_Init+0x2bc>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	43db      	mvns	r3, r3
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	4013      	ands	r3, r2
 80041d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041e6:	4a0d      	ldr	r2, [pc, #52]	; (800421c <HAL_GPIO_Init+0x2bc>)
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	3301      	adds	r3, #1
 80041f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	fa22 f303 	lsr.w	r3, r2, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f47f aeb7 	bne.w	8003f70 <HAL_GPIO_Init+0x10>
  }
}
 8004202:	bf00      	nop
 8004204:	bf00      	nop
 8004206:	371c      	adds	r7, #28
 8004208:	46bd      	mov	sp, r7
 800420a:	bc80      	pop	{r7}
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40010000 	.word	0x40010000
 8004214:	48000400 	.word	0x48000400
 8004218:	48000800 	.word	0x48000800
 800421c:	58000800 	.word	0x58000800

08004220 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800422a:	2300      	movs	r3, #0
 800422c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800422e:	e0af      	b.n	8004390 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004230:	2201      	movs	r2, #1
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	4013      	ands	r3, r2
 800423c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 80a2 	beq.w	800438a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004246:	4a59      	ldr	r2, [pc, #356]	; (80043ac <HAL_GPIO_DeInit+0x18c>)
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	089b      	lsrs	r3, r3, #2
 800424c:	3302      	adds	r3, #2
 800424e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004252:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	2207      	movs	r2, #7
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	4013      	ands	r3, r2
 8004266:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800426e:	d00d      	beq.n	800428c <HAL_GPIO_DeInit+0x6c>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4a4f      	ldr	r2, [pc, #316]	; (80043b0 <HAL_GPIO_DeInit+0x190>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d007      	beq.n	8004288 <HAL_GPIO_DeInit+0x68>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4a4e      	ldr	r2, [pc, #312]	; (80043b4 <HAL_GPIO_DeInit+0x194>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d101      	bne.n	8004284 <HAL_GPIO_DeInit+0x64>
 8004280:	2302      	movs	r3, #2
 8004282:	e004      	b.n	800428e <HAL_GPIO_DeInit+0x6e>
 8004284:	2307      	movs	r3, #7
 8004286:	e002      	b.n	800428e <HAL_GPIO_DeInit+0x6e>
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <HAL_GPIO_DeInit+0x6e>
 800428c:	2300      	movs	r3, #0
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	f002 0203 	and.w	r2, r2, #3
 8004294:	0092      	lsls	r2, r2, #2
 8004296:	4093      	lsls	r3, r2
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	429a      	cmp	r2, r3
 800429c:	d136      	bne.n	800430c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800429e:	4b46      	ldr	r3, [pc, #280]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042a0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	43db      	mvns	r3, r3
 80042a8:	4943      	ldr	r1, [pc, #268]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042aa:	4013      	ands	r3, r2
 80042ac:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80042b0:	4b41      	ldr	r3, [pc, #260]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042b2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	43db      	mvns	r3, r3
 80042ba:	493f      	ldr	r1, [pc, #252]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042bc:	4013      	ands	r3, r2
 80042be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80042c2:	4b3d      	ldr	r3, [pc, #244]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	43db      	mvns	r3, r3
 80042ca:	493b      	ldr	r1, [pc, #236]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042cc:	4013      	ands	r3, r2
 80042ce:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80042d0:	4b39      	ldr	r3, [pc, #228]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	43db      	mvns	r3, r3
 80042d8:	4937      	ldr	r1, [pc, #220]	; (80043b8 <HAL_GPIO_DeInit+0x198>)
 80042da:	4013      	ands	r3, r2
 80042dc:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	f003 0303 	and.w	r3, r3, #3
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	2207      	movs	r2, #7
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80042ee:	4a2f      	ldr	r2, [pc, #188]	; (80043ac <HAL_GPIO_DeInit+0x18c>)
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	089b      	lsrs	r3, r3, #2
 80042f4:	3302      	adds	r3, #2
 80042f6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	43da      	mvns	r2, r3
 80042fe:	482b      	ldr	r0, [pc, #172]	; (80043ac <HAL_GPIO_DeInit+0x18c>)
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	089b      	lsrs	r3, r3, #2
 8004304:	400a      	ands	r2, r1
 8004306:	3302      	adds	r3, #2
 8004308:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	2103      	movs	r1, #3
 8004316:	fa01 f303 	lsl.w	r3, r1, r3
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	08da      	lsrs	r2, r3, #3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3208      	adds	r2, #8
 8004328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	220f      	movs	r2, #15
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	43db      	mvns	r3, r3
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	08d2      	lsrs	r2, r2, #3
 8004340:	4019      	ands	r1, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	3208      	adds	r2, #8
 8004346:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689a      	ldr	r2, [r3, #8]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	2103      	movs	r1, #3
 8004354:	fa01 f303 	lsl.w	r3, r1, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	401a      	ands	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	2101      	movs	r1, #1
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	fa01 f303 	lsl.w	r3, r1, r3
 800436c:	43db      	mvns	r3, r3
 800436e:	401a      	ands	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68da      	ldr	r2, [r3, #12]
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	2103      	movs	r1, #3
 800437e:	fa01 f303 	lsl.w	r3, r1, r3
 8004382:	43db      	mvns	r3, r3
 8004384:	401a      	ands	r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	60da      	str	r2, [r3, #12]
    }

    position++;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	3301      	adds	r3, #1
 800438e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	fa22 f303 	lsr.w	r3, r2, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	f47f af49 	bne.w	8004230 <HAL_GPIO_DeInit+0x10>
  }
}
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
 80043a2:	371c      	adds	r7, #28
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	40010000 	.word	0x40010000
 80043b0:	48000400 	.word	0x48000400
 80043b4:	48000800 	.word	0x48000800
 80043b8:	58000800 	.word	0x58000800

080043bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	460b      	mov	r3, r1
 80043c6:	807b      	strh	r3, [r7, #2]
 80043c8:	4613      	mov	r3, r2
 80043ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043cc:	787b      	ldrb	r3, [r7, #1]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043d2:	887a      	ldrh	r2, [r7, #2]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043d8:	e002      	b.n	80043e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043da:	887a      	ldrh	r2, [r7, #2]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr
	...

080043ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	4603      	mov	r3, r0
 80043f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043f6:	4b08      	ldr	r3, [pc, #32]	; (8004418 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043f8:	68da      	ldr	r2, [r3, #12]
 80043fa:	88fb      	ldrh	r3, [r7, #6]
 80043fc:	4013      	ands	r3, r2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d006      	beq.n	8004410 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004402:	4a05      	ldr	r2, [pc, #20]	; (8004418 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004404:	88fb      	ldrh	r3, [r7, #6]
 8004406:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004408:	88fb      	ldrh	r3, [r7, #6]
 800440a:	4618      	mov	r0, r3
 800440c:	f005 fa5a 	bl	80098c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004410:	bf00      	nop
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	58000800 	.word	0x58000800

0800441c <LL_RCC_SetLPTIMClockSource>:
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004424:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004428:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	0c1b      	lsrs	r3, r3, #16
 8004430:	041b      	lsls	r3, r3, #16
 8004432:	43db      	mvns	r3, r3
 8004434:	401a      	ands	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	041b      	lsls	r3, r3, #16
 800443a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800443e:	4313      	orrs	r3, r2
 8004440:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	bc80      	pop	{r7}
 800444c:	4770      	bx	lr

0800444e <LL_RCC_GetLPTIMClockSource>:
{
 800444e:	b480      	push	{r7}
 8004450:	b083      	sub	sp, #12
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 8004456:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800445a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4013      	ands	r3, r2
 8004462:	0c1a      	lsrs	r2, r3, #16
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4313      	orrs	r3, r2
}
 8004468:	4618      	mov	r0, r3
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	bc80      	pop	{r7}
 8004470:	4770      	bx	lr

08004472 <LL_APB1_GRP1_ForceReset>:
{
 8004472:	b480      	push	{r7}
 8004474:	b083      	sub	sp, #12
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800447a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800447e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004480:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4313      	orrs	r3, r2
 8004488:	638b      	str	r3, [r1, #56]	; 0x38
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	bc80      	pop	{r7}
 8004492:	4770      	bx	lr

08004494 <LL_APB1_GRP2_ForceReset>:
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 800449c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr

080044b6 <LL_APB1_GRP1_ReleaseReset>:
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80044be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	43db      	mvns	r3, r3
 80044c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044cc:	4013      	ands	r3, r2
 80044ce:	638b      	str	r3, [r1, #56]	; 0x38
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bc80      	pop	{r7}
 80044d8:	4770      	bx	lr

080044da <LL_APB1_GRP2_ReleaseReset>:
{
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 80044e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	43db      	mvns	r3, r3
 80044ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044f0:	4013      	ands	r3, r2
 80044f2:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bc80      	pop	{r7}
 80044fc:	4770      	bx	lr
	...

08004500 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e0b6      	b.n	8004680 <HAL_LPTIM_Init+0x180>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d106      	bne.n	8004532 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7fc ff65 	bl	80013fc <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2202      	movs	r2, #2
 8004536:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	691a      	ldr	r2, [r3, #16]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0201 	orr.w	r2, r2, #1
 8004548:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004552:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800455c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 800455e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fac2 	bl	8004aec <LPTIM_WaitForFlag>
 8004568:	4603      	mov	r3, r0
 800456a:	2b03      	cmp	r3, #3
 800456c:	d101      	bne.n	8004572 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e086      	b.n	8004680 <HAL_LPTIM_Init+0x180>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 faea 	bl	8004b4c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 faaa 	bl	8004ad2 <HAL_LPTIM_GetState>
 800457e:	4603      	mov	r3, r0
 8004580:	2b03      	cmp	r3, #3
 8004582:	d101      	bne.n	8004588 <HAL_LPTIM_Init+0x88>
  {
    return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e07b      	b.n	8004680 <HAL_LPTIM_Init+0x180>
  }


  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d004      	beq.n	80045a2 <HAL_LPTIM_Init+0xa2>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80045a0:	d103      	bne.n	80045aa <HAL_LPTIM_Init+0xaa>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f023 031e 	bic.w	r3, r3, #30
 80045a8:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d005      	beq.n	80045c2 <HAL_LPTIM_Init+0xc2>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80045bc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80045c0:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	4b30      	ldr	r3, [pc, #192]	; (8004688 <HAL_LPTIM_Init+0x188>)
 80045c6:	4013      	ands	r3, r2
 80045c8:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80045d2:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80045d8:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 80045de:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 80045e4:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d107      	bne.n	8004604 <HAL_LPTIM_Init+0x104>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80045fc:	4313      	orrs	r3, r2
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	4313      	orrs	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d004      	beq.n	8004616 <HAL_LPTIM_Init+0x116>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004610:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004614:	d107      	bne.n	8004626 <HAL_LPTIM_Init+0x126>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800461e:	4313      	orrs	r3, r2
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	4313      	orrs	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800462e:	4293      	cmp	r3, r2
 8004630:	d00a      	beq.n	8004648 <HAL_LPTIM_Init+0x148>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800463a:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8004640:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	4313      	orrs	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a0d      	ldr	r2, [pc, #52]	; (800468c <HAL_LPTIM_Init+0x18c>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d108      	bne.n	800466c <HAL_LPTIM_Init+0x16c>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	621a      	str	r2, [r3, #32]
 800466a:	e004      	b.n	8004676 <HAL_LPTIM_Init+0x176>
  {
    /* Check LPTIM2 and LPTIM3 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 and LPTIM3 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004674:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	ff19f1fe 	.word	0xff19f1fe
 800468c:	40007c00 	.word	0x40007c00

08004690 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2202      	movs	r2, #2
 800469e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a48      	ldr	r2, [pc, #288]	; (80047c8 <HAL_LPTIM_Counter_Start_IT+0x138>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d108      	bne.n	80046be <HAL_LPTIM_Counter_Start_IT+0x2e>
 80046ac:	4b47      	ldr	r3, [pc, #284]	; (80047cc <HAL_LPTIM_Counter_Start_IT+0x13c>)
 80046ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046b2:	4a46      	ldr	r2, [pc, #280]	; (80047cc <HAL_LPTIM_Counter_Start_IT+0x13c>)
 80046b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80046b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80046bc:	e015      	b.n	80046ea <HAL_LPTIM_Counter_Start_IT+0x5a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a43      	ldr	r2, [pc, #268]	; (80047d0 <HAL_LPTIM_Counter_Start_IT+0x140>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d108      	bne.n	80046da <HAL_LPTIM_Counter_Start_IT+0x4a>
 80046c8:	4b40      	ldr	r3, [pc, #256]	; (80047cc <HAL_LPTIM_Counter_Start_IT+0x13c>)
 80046ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046ce:	4a3f      	ldr	r2, [pc, #252]	; (80047cc <HAL_LPTIM_Counter_Start_IT+0x13c>)
 80046d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80046d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80046d8:	e007      	b.n	80046ea <HAL_LPTIM_Counter_Start_IT+0x5a>
 80046da:	4b3c      	ldr	r3, [pc, #240]	; (80047cc <HAL_LPTIM_Counter_Start_IT+0x13c>)
 80046dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046e0:	4a3a      	ldr	r2, [pc, #232]	; (80047cc <HAL_LPTIM_Counter_Start_IT+0x13c>)
 80046e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80046e6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) &&
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d00c      	beq.n	800470c <HAL_LPTIM_Counter_Start_IT+0x7c>
      (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) &&
 80046f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046fa:	d107      	bne.n	800470c <HAL_LPTIM_Counter_Start_IT+0x7c>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68da      	ldr	r2, [r3, #12]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 800470a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	691a      	ldr	r2, [r3, #16]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2210      	movs	r2, #16
 8004722:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	683a      	ldr	r2, [r7, #0]
 800472a:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800472c:	2110      	movs	r1, #16
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f9dc 	bl	8004aec <LPTIM_WaitForFlag>
 8004734:	4603      	mov	r3, r0
 8004736:	2b03      	cmp	r3, #3
 8004738:	d101      	bne.n	800473e <HAL_LPTIM_Counter_Start_IT+0xae>
  {
    return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e03f      	b.n	80047be <HAL_LPTIM_Counter_Start_IT+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 fa04 	bl	8004b4c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 f9c4 	bl	8004ad2 <HAL_LPTIM_GetState>
 800474a:	4603      	mov	r3, r0
 800474c:	2b03      	cmp	r3, #3
 800474e:	d101      	bne.n	8004754 <HAL_LPTIM_Counter_Start_IT+0xc4>
  {
    return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e034      	b.n	80047be <HAL_LPTIM_Counter_Start_IT+0x12e>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0210 	orr.w	r2, r2, #16
 8004762:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f042 0202 	orr.w	r2, r2, #2
 8004772:	609a      	str	r2, [r3, #8]

  /* Enable Rep Update Ok interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_REPOK);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004782:	609a      	str	r2, [r3, #8]

  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004792:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	691a      	ldr	r2, [r3, #16]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0201 	orr.w	r2, r2, #1
 80047a2:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	691a      	ldr	r2, [r3, #16]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0204 	orr.w	r2, r2, #4
 80047b2:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40007c00 	.word	0x40007c00
 80047cc:	58000800 	.word	0x58000800
 80047d0:	40009400 	.word	0x40009400

080047d4 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a2a      	ldr	r2, [pc, #168]	; (8004894 <HAL_LPTIM_Counter_Stop_IT+0xc0>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d108      	bne.n	8004800 <HAL_LPTIM_Counter_Stop_IT+0x2c>
 80047ee:	4b2a      	ldr	r3, [pc, #168]	; (8004898 <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 80047f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047f4:	4a28      	ldr	r2, [pc, #160]	; (8004898 <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 80047f6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80047fa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80047fe:	e015      	b.n	800482c <HAL_LPTIM_Counter_Stop_IT+0x58>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a25      	ldr	r2, [pc, #148]	; (800489c <HAL_LPTIM_Counter_Stop_IT+0xc8>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d108      	bne.n	800481c <HAL_LPTIM_Counter_Stop_IT+0x48>
 800480a:	4b23      	ldr	r3, [pc, #140]	; (8004898 <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 800480c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004810:	4a21      	ldr	r2, [pc, #132]	; (8004898 <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004812:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004816:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800481a:	e007      	b.n	800482c <HAL_LPTIM_Counter_Stop_IT+0x58>
 800481c:	4b1e      	ldr	r3, [pc, #120]	; (8004898 <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 800481e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004822:	4a1d      	ldr	r2, [pc, #116]	; (8004898 <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004824:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004828:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f98d 	bl	8004b4c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f94d 	bl	8004ad2 <HAL_LPTIM_GetState>
 8004838:	4603      	mov	r3, r0
 800483a:	2b03      	cmp	r3, #3
 800483c:	d101      	bne.n	8004842 <HAL_LPTIM_Counter_Stop_IT+0x6e>
  {
    return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e024      	b.n	800488c <HAL_LPTIM_Counter_Stop_IT+0xb8>
  }

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 0210 	bic.w	r2, r2, #16
 8004850:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689a      	ldr	r2, [r3, #8]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0202 	bic.w	r2, r2, #2
 8004860:	609a      	str	r2, [r3, #8]

  /* Disable Rep Update Ok interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_REPOK);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004870:	609a      	str	r2, [r3, #8]

  /* Disable Update Event interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004880:	609a      	str	r2, [r3, #8]
  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3708      	adds	r7, #8
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	40007c00 	.word	0x40007c00
 8004898:	58000800 	.word	0x58000800
 800489c:	40009400 	.word	0x40009400

080048a0 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d10d      	bne.n	80048d2 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d106      	bne.n	80048d2 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2201      	movs	r2, #1
 80048ca:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 f8af 	bl	8004a30 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d10d      	bne.n	80048fc <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d106      	bne.n	80048fc <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2202      	movs	r2, #2
 80048f4:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f8a3 	bl	8004a42 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0304 	and.w	r3, r3, #4
 8004906:	2b04      	cmp	r3, #4
 8004908:	d10d      	bne.n	8004926 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b04      	cmp	r3, #4
 8004916:	d106      	bne.n	8004926 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2204      	movs	r2, #4
 800491e:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 f897 	bl	8004a54 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0308 	and.w	r3, r3, #8
 8004930:	2b08      	cmp	r3, #8
 8004932:	d10d      	bne.n	8004950 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f003 0308 	and.w	r3, r3, #8
 800493e:	2b08      	cmp	r3, #8
 8004940:	d106      	bne.n	8004950 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2208      	movs	r2, #8
 8004948:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f88b 	bl	8004a66 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0310 	and.w	r3, r3, #16
 800495a:	2b10      	cmp	r3, #16
 800495c:	d10d      	bne.n	800497a <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	2b10      	cmp	r3, #16
 800496a:	d106      	bne.n	800497a <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2210      	movs	r2, #16
 8004972:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 f87f 	bl	8004a78 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b20      	cmp	r3, #32
 8004986:	d10d      	bne.n	80049a4 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 0320 	and.w	r3, r3, #32
 8004992:	2b20      	cmp	r3, #32
 8004994:	d106      	bne.n	80049a4 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2220      	movs	r2, #32
 800499c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f873 	bl	8004a8a <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ae:	2b40      	cmp	r3, #64	; 0x40
 80049b0:	d10d      	bne.n	80049ce <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049bc:	2b40      	cmp	r3, #64	; 0x40
 80049be:	d106      	bne.n	80049ce <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2240      	movs	r2, #64	; 0x40
 80049c6:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f867 	bl	8004a9c <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049d8:	2b80      	cmp	r3, #128	; 0x80
 80049da:	d10d      	bne.n	80049f8 <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e6:	2b80      	cmp	r3, #128	; 0x80
 80049e8:	d106      	bne.n	80049f8 <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2280      	movs	r2, #128	; 0x80
 80049f0:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 f85b 	bl	8004aae <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a06:	d10f      	bne.n	8004a28 <HAL_LPTIM_IRQHandler+0x188>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a16:	d107      	bne.n	8004a28 <HAL_LPTIM_IRQHandler+0x188>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a20:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f84c 	bl	8004ac0 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a28:	bf00      	nop
 8004a2a:	3708      	adds	r7, #8
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bc80      	pop	{r7}
 8004a40:	4770      	bx	lr

08004a42 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b083      	sub	sp, #12
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8004a4a:	bf00      	nop
 8004a4c:	370c      	adds	r7, #12
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bc80      	pop	{r7}
 8004a52:	4770      	bx	lr

08004a54 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004a5c:	bf00      	nop
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr

08004a66 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b083      	sub	sp, #12
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004a6e:	bf00      	nop
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr

08004a78 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr

08004a8a <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr

08004a9c <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bc80      	pop	{r7}
 8004aac:	4770      	bx	lr

08004aae <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8004ab6:	bf00      	nop
 8004ab8:	370c      	adds	r7, #12
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bc80      	pop	{r7}
 8004abe:	4770      	bx	lr

08004ac0 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr

08004ad2 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004ae0:	b2db      	uxtb	r3, r3
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bc80      	pop	{r7}
 8004aea:	4770      	bx	lr

08004aec <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8004afa:	4b12      	ldr	r3, [pc, #72]	; (8004b44 <LPTIM_WaitForFlag+0x58>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a12      	ldr	r2, [pc, #72]	; (8004b48 <LPTIM_WaitForFlag+0x5c>)
 8004b00:	fba2 2303 	umull	r2, r3, r2, r3
 8004b04:	0b9b      	lsrs	r3, r3, #14
 8004b06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b0a:	fb02 f303 	mul.w	r3, r2, r3
 8004b0e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	3b01      	subs	r3, #1
 8004b14:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d101      	bne.n	8004b20 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	683a      	ldr	r2, [r7, #0]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d002      	beq.n	8004b36 <LPTIM_WaitForFlag+0x4a>
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1ec      	bne.n	8004b10 <LPTIM_WaitForFlag+0x24>

  return result;
 8004b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3714      	adds	r7, #20
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bc80      	pop	{r7}
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	20000000 	.word	0x20000000
 8004b48:	d1b71759 	.word	0xd1b71759

08004b4c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b08a      	sub	sp, #40	; 0x28
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8004b54:	2300      	movs	r3, #0
 8004b56:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8004b58:	b672      	cpsid	i
}
 8004b5a:	bf00      	nop

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a8c      	ldr	r2, [pc, #560]	; (8004d94 <LPTIM_Disable+0x248>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d015      	beq.n	8004b92 <LPTIM_Disable+0x46>
 8004b66:	4a8b      	ldr	r2, [pc, #556]	; (8004d94 <LPTIM_Disable+0x248>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d818      	bhi.n	8004b9e <LPTIM_Disable+0x52>
 8004b6c:	4a8a      	ldr	r2, [pc, #552]	; (8004d98 <LPTIM_Disable+0x24c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d003      	beq.n	8004b7a <LPTIM_Disable+0x2e>
 8004b72:	4a8a      	ldr	r2, [pc, #552]	; (8004d9c <LPTIM_Disable+0x250>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d006      	beq.n	8004b86 <LPTIM_Disable+0x3a>
      break;
    case LPTIM3_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
      break;
    default:
      break;
 8004b78:	e011      	b.n	8004b9e <LPTIM_Disable+0x52>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004b7a:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8004b7e:	f7ff fc66 	bl	800444e <LL_RCC_GetLPTIMClockSource>
 8004b82:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8004b84:	e00c      	b.n	8004ba0 <LPTIM_Disable+0x54>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004b86:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8004b8a:	f7ff fc60 	bl	800444e <LL_RCC_GetLPTIMClockSource>
 8004b8e:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8004b90:	e006      	b.n	8004ba0 <LPTIM_Disable+0x54>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 8004b92:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8004b96:	f7ff fc5a 	bl	800444e <LL_RCC_GetLPTIMClockSource>
 8004b9a:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8004b9c:	e000      	b.n	8004ba0 <LPTIM_Disable+0x54>
      break;
 8004b9e:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	623b      	str	r3, [r7, #32]
  tmpCFGR = hlptim->Instance->CFGR;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	61fb      	str	r3, [r7, #28]
  tmpCMP = hlptim->Instance->CMP;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	61bb      	str	r3, [r7, #24]
  tmpARR = hlptim->Instance->ARR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	617b      	str	r3, [r7, #20]
  tmpOR = hlptim->Instance->OR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	613b      	str	r3, [r7, #16]
  tmpRCR = hlptim->Instance->RCR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bce:	60fb      	str	r3, [r7, #12]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a6f      	ldr	r2, [pc, #444]	; (8004d94 <LPTIM_Disable+0x248>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d019      	beq.n	8004c0e <LPTIM_Disable+0xc2>
 8004bda:	4a6e      	ldr	r2, [pc, #440]	; (8004d94 <LPTIM_Disable+0x248>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d81d      	bhi.n	8004c1c <LPTIM_Disable+0xd0>
 8004be0:	4a6d      	ldr	r2, [pc, #436]	; (8004d98 <LPTIM_Disable+0x24c>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d003      	beq.n	8004bee <LPTIM_Disable+0xa2>
 8004be6:	4a6d      	ldr	r2, [pc, #436]	; (8004d9c <LPTIM_Disable+0x250>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d009      	beq.n	8004c00 <LPTIM_Disable+0xb4>
    case LPTIM3_BASE:
      __HAL_RCC_LPTIM3_FORCE_RESET();
      __HAL_RCC_LPTIM3_RELEASE_RESET();
      break;
    default:
      break;
 8004bec:	e016      	b.n	8004c1c <LPTIM_Disable+0xd0>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8004bee:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004bf2:	f7ff fc3e 	bl	8004472 <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8004bf6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004bfa:	f7ff fc5c 	bl	80044b6 <LL_APB1_GRP1_ReleaseReset>
      break;
 8004bfe:	e00e      	b.n	8004c1e <LPTIM_Disable+0xd2>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8004c00:	2020      	movs	r0, #32
 8004c02:	f7ff fc47 	bl	8004494 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8004c06:	2020      	movs	r0, #32
 8004c08:	f7ff fc67 	bl	80044da <LL_APB1_GRP2_ReleaseReset>
      break;
 8004c0c:	e007      	b.n	8004c1e <LPTIM_Disable+0xd2>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 8004c0e:	2040      	movs	r0, #64	; 0x40
 8004c10:	f7ff fc40 	bl	8004494 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 8004c14:	2040      	movs	r0, #64	; 0x40
 8004c16:	f7ff fc60 	bl	80044da <LL_APB1_GRP2_ReleaseReset>
      break;
 8004c1a:	e000      	b.n	8004c1e <LPTIM_Disable+0xd2>
      break;
 8004c1c:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d106      	bne.n	8004c32 <LPTIM_Disable+0xe6>
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d103      	bne.n	8004c32 <LPTIM_Disable+0xe6>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 8097 	beq.w	8004d60 <LPTIM_Disable+0x214>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a57      	ldr	r2, [pc, #348]	; (8004d94 <LPTIM_Disable+0x248>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d013      	beq.n	8004c64 <LPTIM_Disable+0x118>
 8004c3c:	4a55      	ldr	r2, [pc, #340]	; (8004d94 <LPTIM_Disable+0x248>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d815      	bhi.n	8004c6e <LPTIM_Disable+0x122>
 8004c42:	4a55      	ldr	r2, [pc, #340]	; (8004d98 <LPTIM_Disable+0x24c>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d003      	beq.n	8004c50 <LPTIM_Disable+0x104>
 8004c48:	4a54      	ldr	r2, [pc, #336]	; (8004d9c <LPTIM_Disable+0x250>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d005      	beq.n	8004c5a <LPTIM_Disable+0x10e>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
        break;
      default:
        break;
 8004c4e:	e00e      	b.n	8004c6e <LPTIM_Disable+0x122>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8004c50:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8004c54:	f7ff fbe2 	bl	800441c <LL_RCC_SetLPTIMClockSource>
        break;
 8004c58:	e00a      	b.n	8004c70 <LPTIM_Disable+0x124>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8004c5a:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8004c5e:	f7ff fbdd 	bl	800441c <LL_RCC_SetLPTIMClockSource>
        break;
 8004c62:	e005      	b.n	8004c70 <LPTIM_Disable+0x124>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
 8004c64:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8004c68:	f7ff fbd8 	bl	800441c <LL_RCC_SetLPTIMClockSource>
        break;
 8004c6c:	e000      	b.n	8004c70 <LPTIM_Disable+0x124>
        break;
 8004c6e:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d01a      	beq.n	8004cac <LPTIM_Disable+0x160>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	691a      	ldr	r2, [r3, #16]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f042 0201 	orr.w	r2, r2, #1
 8004c84:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8004c8e:	2108      	movs	r1, #8
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f7ff ff2b 	bl	8004aec <LPTIM_WaitForFlag>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b03      	cmp	r3, #3
 8004c9a:	d103      	bne.n	8004ca4 <LPTIM_Disable+0x158>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2203      	movs	r2, #3
 8004ca0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2208      	movs	r2, #8
 8004caa:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d01a      	beq.n	8004ce8 <LPTIM_Disable+0x19c>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	691a      	ldr	r2, [r3, #16]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0201 	orr.w	r2, r2, #1
 8004cc0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8004cca:	2110      	movs	r1, #16
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f7ff ff0d 	bl	8004aec <LPTIM_WaitForFlag>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b03      	cmp	r3, #3
 8004cd6:	d103      	bne.n	8004ce0 <LPTIM_Disable+0x194>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2203      	movs	r2, #3
 8004cdc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	605a      	str	r2, [r3, #4]
    }

    if (tmpRCR != 0UL)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d01c      	beq.n	8004d28 <LPTIM_Disable+0x1dc>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f042 0201 	orr.w	r2, r2, #1
 8004cfc:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8004d06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7ff feee 	bl	8004aec <LPTIM_WaitForFlag>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b03      	cmp	r3, #3
 8004d14:	d103      	bne.n	8004d1e <LPTIM_Disable+0x1d2>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2203      	movs	r2, #3
 8004d1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d26:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a19      	ldr	r2, [pc, #100]	; (8004d94 <LPTIM_Disable+0x248>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d011      	beq.n	8004d56 <LPTIM_Disable+0x20a>
 8004d32:	4a18      	ldr	r2, [pc, #96]	; (8004d94 <LPTIM_Disable+0x248>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d812      	bhi.n	8004d5e <LPTIM_Disable+0x212>
 8004d38:	4a17      	ldr	r2, [pc, #92]	; (8004d98 <LPTIM_Disable+0x24c>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d003      	beq.n	8004d46 <LPTIM_Disable+0x1fa>
 8004d3e:	4a17      	ldr	r2, [pc, #92]	; (8004d9c <LPTIM_Disable+0x250>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d004      	beq.n	8004d4e <LPTIM_Disable+0x202>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
        break;
      default:
        break;
 8004d44:	e00b      	b.n	8004d5e <LPTIM_Disable+0x212>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8004d46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d48:	f7ff fb68 	bl	800441c <LL_RCC_SetLPTIMClockSource>
        break;
 8004d4c:	e008      	b.n	8004d60 <LPTIM_Disable+0x214>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8004d4e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d50:	f7ff fb64 	bl	800441c <LL_RCC_SetLPTIMClockSource>
        break;
 8004d54:	e004      	b.n	8004d60 <LPTIM_Disable+0x214>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 8004d56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d58:	f7ff fb60 	bl	800441c <LL_RCC_SetLPTIMClockSource>
        break;
 8004d5c:	e000      	b.n	8004d60 <LPTIM_Disable+0x214>
        break;
 8004d5e:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	691a      	ldr	r2, [r3, #16]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f022 0201 	bic.w	r2, r2, #1
 8004d6e:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6a3a      	ldr	r2, [r7, #32]
 8004d76:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	69fa      	ldr	r2, [r7, #28]
 8004d7e:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 8004d88:	b662      	cpsie	i
}
 8004d8a:	bf00      	nop

  __enable_irq();
}
 8004d8c:	bf00      	nop
 8004d8e:	3728      	adds	r7, #40	; 0x28
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40009800 	.word	0x40009800
 8004d98:	40007c00 	.word	0x40007c00
 8004d9c:	40009400 	.word	0x40009400

08004da0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004da4:	4b04      	ldr	r3, [pc, #16]	; (8004db8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a03      	ldr	r2, [pc, #12]	; (8004db8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dae:	6013      	str	r3, [r2, #0]
}
 8004db0:	bf00      	nop
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bc80      	pop	{r7}
 8004db6:	4770      	bx	lr
 8004db8:	58000400 	.word	0x58000400

08004dbc <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10c      	bne.n	8004de8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004dce:	4b13      	ldr	r3, [pc, #76]	; (8004e1c <HAL_PWR_EnterSLEEPMode+0x60>)
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dda:	d10d      	bne.n	8004df8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8004ddc:	f000 f83c 	bl	8004e58 <HAL_PWREx_DisableLowPowerRunMode>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d008      	beq.n	8004df8 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8004de6:	e015      	b.n	8004e14 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8004de8:	4b0c      	ldr	r3, [pc, #48]	; (8004e1c <HAL_PWR_EnterSLEEPMode+0x60>)
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d101      	bne.n	8004df8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8004df4:	f000 f822 	bl	8004e3c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004df8:	4b09      	ldr	r3, [pc, #36]	; (8004e20 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	4a08      	ldr	r2, [pc, #32]	; (8004e20 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004dfe:	f023 0304 	bic.w	r3, r3, #4
 8004e02:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004e04:	78fb      	ldrb	r3, [r7, #3]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004e0a:	bf30      	wfi
 8004e0c:	e002      	b.n	8004e14 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004e0e:	bf40      	sev
    __WFE();
 8004e10:	bf20      	wfe
    __WFE();
 8004e12:	bf20      	wfe
  }
}
 8004e14:	3708      	adds	r7, #8
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	58000400 	.word	0x58000400
 8004e20:	e000ed00 	.word	0xe000ed00

08004e24 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004e28:	4b03      	ldr	r3, [pc, #12]	; (8004e38 <HAL_PWREx_GetVoltageRange+0x14>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bc80      	pop	{r7}
 8004e36:	4770      	bx	lr
 8004e38:	58000400 	.word	0x58000400

08004e3c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004e40:	4b04      	ldr	r3, [pc, #16]	; (8004e54 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a03      	ldr	r2, [pc, #12]	; (8004e54 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004e46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e4a:	6013      	str	r3, [r2, #0]
}
 8004e4c:	bf00      	nop
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr
 8004e54:	58000400 	.word	0x58000400

08004e58 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004e5e:	4b16      	ldr	r3, [pc, #88]	; (8004eb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a15      	ldr	r2, [pc, #84]	; (8004eb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004e64:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e68:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8004e6a:	4b14      	ldr	r3, [pc, #80]	; (8004ebc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2232      	movs	r2, #50	; 0x32
 8004e70:	fb02 f303 	mul.w	r3, r2, r3
 8004e74:	4a12      	ldr	r2, [pc, #72]	; (8004ec0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8004e76:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7a:	0c9b      	lsrs	r3, r3, #18
 8004e7c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004e7e:	e002      	b.n	8004e86 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	3b01      	subs	r3, #1
 8004e84:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004e86:	4b0c      	ldr	r3, [pc, #48]	; (8004eb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004e88:	695b      	ldr	r3, [r3, #20]
 8004e8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e92:	d102      	bne.n	8004e9a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1f2      	bne.n	8004e80 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004e9a:	4b07      	ldr	r3, [pc, #28]	; (8004eb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ea6:	d101      	bne.n	8004eac <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e000      	b.n	8004eae <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	370c      	adds	r7, #12
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bc80      	pop	{r7}
 8004eb6:	4770      	bx	lr
 8004eb8:	58000400 	.word	0x58000400
 8004ebc:	20000000 	.word	0x20000000
 8004ec0:	431bde83 	.word	0x431bde83

08004ec4 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8004ec8:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ed4:	d101      	bne.n	8004eda <LL_PWR_IsEnabledBkUpAccess+0x16>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <LL_PWR_IsEnabledBkUpAccess+0x18>
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr
 8004ee4:	58000400 	.word	0x58000400

08004ee8 <LL_RCC_HSE_EnableTcxo>:
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004eec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ef6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004efa:	6013      	str	r3, [r2, #0]
}
 8004efc:	bf00      	nop
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bc80      	pop	{r7}
 8004f02:	4770      	bx	lr

08004f04 <LL_RCC_HSE_DisableTcxo>:
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f12:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f16:	6013      	str	r3, [r2, #0]
}
 8004f18:	bf00      	nop
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bc80      	pop	{r7}
 8004f1e:	4770      	bx	lr

08004f20 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004f24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f32:	d101      	bne.n	8004f38 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004f34:	2301      	movs	r3, #1
 8004f36:	e000      	b.n	8004f3a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bc80      	pop	{r7}
 8004f40:	4770      	bx	lr

08004f42 <LL_RCC_HSE_Enable>:
{
 8004f42:	b480      	push	{r7}
 8004f44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004f46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f54:	6013      	str	r3, [r2, #0]
}
 8004f56:	bf00      	nop
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bc80      	pop	{r7}
 8004f5c:	4770      	bx	lr

08004f5e <LL_RCC_HSE_Disable>:
{
 8004f5e:	b480      	push	{r7}
 8004f60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f70:	6013      	str	r3, [r2, #0]
}
 8004f72:	bf00      	nop
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <LL_RCC_HSE_IsReady>:
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004f7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f8c:	d101      	bne.n	8004f92 <LL_RCC_HSE_IsReady+0x18>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e000      	b.n	8004f94 <LL_RCC_HSE_IsReady+0x1a>
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bc80      	pop	{r7}
 8004f9a:	4770      	bx	lr

08004f9c <LL_RCC_HSI_Enable>:
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004fa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fae:	6013      	str	r3, [r2, #0]
}
 8004fb0:	bf00      	nop
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr

08004fb8 <LL_RCC_HSI_Disable>:
{
 8004fb8:	b480      	push	{r7}
 8004fba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004fbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fca:	6013      	str	r3, [r2, #0]
}
 8004fcc:	bf00      	nop
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bc80      	pop	{r7}
 8004fd2:	4770      	bx	lr

08004fd4 <LL_RCC_HSI_IsReady>:
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe6:	d101      	bne.n	8004fec <LL_RCC_HSI_IsReady+0x18>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <LL_RCC_HSI_IsReady+0x1a>
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bc80      	pop	{r7}
 8004ff4:	4770      	bx	lr

08004ff6 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004ffe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	061b      	lsls	r3, r3, #24
 800500c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005010:	4313      	orrs	r3, r2
 8005012:	604b      	str	r3, [r1, #4]
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	bc80      	pop	{r7}
 800501c:	4770      	bx	lr

0800501e <LL_RCC_LSE_IsReady>:
{
 800501e:	b480      	push	{r7}
 8005020:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005022:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b02      	cmp	r3, #2
 8005030:	d101      	bne.n	8005036 <LL_RCC_LSE_IsReady+0x18>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <LL_RCC_LSE_IsReady+0x1a>
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	46bd      	mov	sp, r7
 800503c:	bc80      	pop	{r7}
 800503e:	4770      	bx	lr

08005040 <LL_RCC_LSI_Enable>:
{
 8005040:	b480      	push	{r7}
 8005042:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005048:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800504c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005050:	f043 0301 	orr.w	r3, r3, #1
 8005054:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005058:	bf00      	nop
 800505a:	46bd      	mov	sp, r7
 800505c:	bc80      	pop	{r7}
 800505e:	4770      	bx	lr

08005060 <LL_RCC_LSI_Disable>:
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005068:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800506c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005070:	f023 0301 	bic.w	r3, r3, #1
 8005074:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005078:	bf00      	nop
 800507a:	46bd      	mov	sp, r7
 800507c:	bc80      	pop	{r7}
 800507e:	4770      	bx	lr

08005080 <LL_RCC_LSI_IsReady>:
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005088:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b02      	cmp	r3, #2
 8005092:	d101      	bne.n	8005098 <LL_RCC_LSI_IsReady+0x18>
 8005094:	2301      	movs	r3, #1
 8005096:	e000      	b.n	800509a <LL_RCC_LSI_IsReady+0x1a>
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	46bd      	mov	sp, r7
 800509e:	bc80      	pop	{r7}
 80050a0:	4770      	bx	lr

080050a2 <LL_RCC_MSI_Enable>:
{
 80050a2:	b480      	push	{r7}
 80050a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80050a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050b0:	f043 0301 	orr.w	r3, r3, #1
 80050b4:	6013      	str	r3, [r2, #0]
}
 80050b6:	bf00      	nop
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bc80      	pop	{r7}
 80050bc:	4770      	bx	lr

080050be <LL_RCC_MSI_Disable>:
{
 80050be:	b480      	push	{r7}
 80050c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80050c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050cc:	f023 0301 	bic.w	r3, r3, #1
 80050d0:	6013      	str	r3, [r2, #0]
}
 80050d2:	bf00      	nop
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bc80      	pop	{r7}
 80050d8:	4770      	bx	lr

080050da <LL_RCC_MSI_IsReady>:
{
 80050da:	b480      	push	{r7}
 80050dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80050de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d101      	bne.n	80050f0 <LL_RCC_MSI_IsReady+0x16>
 80050ec:	2301      	movs	r3, #1
 80050ee:	e000      	b.n	80050f2 <LL_RCC_MSI_IsReady+0x18>
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bc80      	pop	{r7}
 80050f8:	4770      	bx	lr

080050fa <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80050fa:	b480      	push	{r7}
 80050fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80050fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0308 	and.w	r3, r3, #8
 8005108:	2b08      	cmp	r3, #8
 800510a:	d101      	bne.n	8005110 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800510c:	2301      	movs	r3, #1
 800510e:	e000      	b.n	8005112 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr

0800511a <LL_RCC_MSI_GetRange>:
{
 800511a:	b480      	push	{r7}
 800511c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800511e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005128:	4618      	mov	r0, r3
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr

08005130 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005134:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005138:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800513c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8005140:	4618      	mov	r0, r3
 8005142:	46bd      	mov	sp, r7
 8005144:	bc80      	pop	{r7}
 8005146:	4770      	bx	lr

08005148 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	021b      	lsls	r3, r3, #8
 800515e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005162:	4313      	orrs	r3, r2
 8005164:	604b      	str	r3, [r1, #4]
}
 8005166:	bf00      	nop
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	bc80      	pop	{r7}
 800516e:	4770      	bx	lr

08005170 <LL_RCC_SetSysClkSource>:
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005178:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f023 0203 	bic.w	r2, r3, #3
 8005182:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4313      	orrs	r3, r2
 800518a:	608b      	str	r3, [r1, #8]
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	bc80      	pop	{r7}
 8005194:	4770      	bx	lr

08005196 <LL_RCC_GetSysClkSource>:
{
 8005196:	b480      	push	{r7}
 8005198:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800519a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f003 030c 	and.w	r3, r3, #12
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr

080051ac <LL_RCC_SetAHBPrescaler>:
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80051b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	608b      	str	r3, [r1, #8]
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bc80      	pop	{r7}
 80051d0:	4770      	bx	lr

080051d2 <LL_RCC_SetAHB3Prescaler>:
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80051da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051de:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80051e2:	f023 020f 	bic.w	r2, r3, #15
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	091b      	lsrs	r3, r3, #4
 80051ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bc80      	pop	{r7}
 80051fc:	4770      	bx	lr

080051fe <LL_RCC_SetAPB1Prescaler>:
{
 80051fe:	b480      	push	{r7}
 8005200:	b083      	sub	sp, #12
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005206:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005210:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4313      	orrs	r3, r2
 8005218:	608b      	str	r3, [r1, #8]
}
 800521a:	bf00      	nop
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	bc80      	pop	{r7}
 8005222:	4770      	bx	lr

08005224 <LL_RCC_SetAPB2Prescaler>:
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800522c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005236:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4313      	orrs	r3, r2
 800523e:	608b      	str	r3, [r1, #8]
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	bc80      	pop	{r7}
 8005248:	4770      	bx	lr

0800524a <LL_RCC_GetAHBPrescaler>:
{
 800524a:	b480      	push	{r7}
 800524c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800524e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005258:	4618      	mov	r0, r3
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr

08005260 <LL_RCC_GetAHB3Prescaler>:
{
 8005260:	b480      	push	{r7}
 8005262:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005264:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005268:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005272:	4618      	mov	r0, r3
 8005274:	46bd      	mov	sp, r7
 8005276:	bc80      	pop	{r7}
 8005278:	4770      	bx	lr

0800527a <LL_RCC_GetAPB1Prescaler>:
{
 800527a:	b480      	push	{r7}
 800527c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800527e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005288:	4618      	mov	r0, r3
 800528a:	46bd      	mov	sp, r7
 800528c:	bc80      	pop	{r7}
 800528e:	4770      	bx	lr

08005290 <LL_RCC_GetAPB2Prescaler>:
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800529e:	4618      	mov	r0, r3
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bc80      	pop	{r7}
 80052a4:	4770      	bx	lr

080052a6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80052a6:	b480      	push	{r7}
 80052a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80052aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052b8:	6013      	str	r3, [r2, #0]
}
 80052ba:	bf00      	nop
 80052bc:	46bd      	mov	sp, r7
 80052be:	bc80      	pop	{r7}
 80052c0:	4770      	bx	lr

080052c2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80052c2:	b480      	push	{r7}
 80052c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80052c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052d4:	6013      	str	r3, [r2, #0]
}
 80052d6:	bf00      	nop
 80052d8:	46bd      	mov	sp, r7
 80052da:	bc80      	pop	{r7}
 80052dc:	4770      	bx	lr

080052de <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80052de:	b480      	push	{r7}
 80052e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80052e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80052f0:	d101      	bne.n	80052f6 <LL_RCC_PLL_IsReady+0x18>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <LL_RCC_PLL_IsReady+0x1a>
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bc80      	pop	{r7}
 80052fe:	4770      	bx	lr

08005300 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005300:	b480      	push	{r7}
 8005302:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005304:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	0a1b      	lsrs	r3, r3, #8
 800530c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005310:	4618      	mov	r0, r3
 8005312:	46bd      	mov	sp, r7
 8005314:	bc80      	pop	{r7}
 8005316:	4770      	bx	lr

08005318 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005318:	b480      	push	{r7}
 800531a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800531c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005326:	4618      	mov	r0, r3
 8005328:	46bd      	mov	sp, r7
 800532a:	bc80      	pop	{r7}
 800532c:	4770      	bx	lr

0800532e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800532e:	b480      	push	{r7}
 8005330:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800533c:	4618      	mov	r0, r3
 800533e:	46bd      	mov	sp, r7
 8005340:	bc80      	pop	{r7}
 8005342:	4770      	bx	lr

08005344 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005348:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	f003 0303 	and.w	r3, r3, #3
}
 8005352:	4618      	mov	r0, r3
 8005354:	46bd      	mov	sp, r7
 8005356:	bc80      	pop	{r7}
 8005358:	4770      	bx	lr

0800535a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800535a:	b480      	push	{r7}
 800535c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800535e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800536c:	d101      	bne.n	8005372 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800536e:	2301      	movs	r3, #1
 8005370:	e000      	b.n	8005374 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr

0800537c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800537c:	b480      	push	{r7}
 800537e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005384:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800538c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005390:	d101      	bne.n	8005396 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005392:	2301      	movs	r3, #1
 8005394:	e000      	b.n	8005398 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	bc80      	pop	{r7}
 800539e:	4770      	bx	lr

080053a0 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80053a0:	b480      	push	{r7}
 80053a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80053a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053b2:	d101      	bne.n	80053b8 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80053b4:	2301      	movs	r3, #1
 80053b6:	e000      	b.n	80053ba <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc80      	pop	{r7}
 80053c0:	4770      	bx	lr

080053c2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80053c2:	b480      	push	{r7}
 80053c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80053c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80053d4:	d101      	bne.n	80053da <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80053d6:	2301      	movs	r3, #1
 80053d8:	e000      	b.n	80053dc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	46bd      	mov	sp, r7
 80053e0:	bc80      	pop	{r7}
 80053e2:	4770      	bx	lr

080053e4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b088      	sub	sp, #32
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d101      	bne.n	80053f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e38b      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053f6:	f7ff fece 	bl	8005196 <LL_RCC_GetSysClkSource>
 80053fa:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053fc:	f7ff ffa2 	bl	8005344 <LL_RCC_PLL_GetMainSource>
 8005400:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0320 	and.w	r3, r3, #32
 800540a:	2b00      	cmp	r3, #0
 800540c:	f000 80c9 	beq.w	80055a2 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d005      	beq.n	8005422 <HAL_RCC_OscConfig+0x3e>
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	2b0c      	cmp	r3, #12
 800541a:	d17b      	bne.n	8005514 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d178      	bne.n	8005514 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005422:	f7ff fe5a 	bl	80050da <LL_RCC_MSI_IsReady>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <HAL_RCC_OscConfig+0x54>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d101      	bne.n	8005438 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e36a      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800543c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0308 	and.w	r3, r3, #8
 8005446:	2b00      	cmp	r3, #0
 8005448:	d005      	beq.n	8005456 <HAL_RCC_OscConfig+0x72>
 800544a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005454:	e006      	b.n	8005464 <HAL_RCC_OscConfig+0x80>
 8005456:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800545a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800545e:	091b      	lsrs	r3, r3, #4
 8005460:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005464:	4293      	cmp	r3, r2
 8005466:	d222      	bcs.n	80054ae <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546c:	4618      	mov	r0, r3
 800546e:	f000 fd51 	bl	8005f14 <RCC_SetFlashLatencyFromMSIRange>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e348      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800547c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005486:	f043 0308 	orr.w	r3, r3, #8
 800548a:	6013      	str	r3, [r2, #0]
 800548c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800549e:	4313      	orrs	r3, r2
 80054a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7ff fe4e 	bl	8005148 <LL_RCC_MSI_SetCalibTrimming>
 80054ac:	e021      	b.n	80054f2 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054b8:	f043 0308 	orr.w	r3, r3, #8
 80054bc:	6013      	str	r3, [r2, #0]
 80054be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054d0:	4313      	orrs	r3, r2
 80054d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d8:	4618      	mov	r0, r3
 80054da:	f7ff fe35 	bl	8005148 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 fd16 	bl	8005f14 <RCC_SetFlashLatencyFromMSIRange>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e30d      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80054f2:	f000 fcd7 	bl	8005ea4 <HAL_RCC_GetHCLKFreq>
 80054f6:	4603      	mov	r3, r0
 80054f8:	4aa1      	ldr	r2, [pc, #644]	; (8005780 <HAL_RCC_OscConfig+0x39c>)
 80054fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80054fc:	4ba1      	ldr	r3, [pc, #644]	; (8005784 <HAL_RCC_OscConfig+0x3a0>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f7fc f9e1 	bl	80018c8 <HAL_InitTick>
 8005506:	4603      	mov	r3, r0
 8005508:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800550a:	7cfb      	ldrb	r3, [r7, #19]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d047      	beq.n	80055a0 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8005510:	7cfb      	ldrb	r3, [r7, #19]
 8005512:	e2fc      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d02c      	beq.n	8005576 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800551c:	f7ff fdc1 	bl	80050a2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005520:	f7fc f9dc 	bl	80018dc <HAL_GetTick>
 8005524:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005526:	e008      	b.n	800553a <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005528:	f7fc f9d8 	bl	80018dc <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b02      	cmp	r3, #2
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e2e9      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 800553a:	f7ff fdce 	bl	80050da <LL_RCC_MSI_IsReady>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0f1      	beq.n	8005528 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005544:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800554e:	f043 0308 	orr.w	r3, r3, #8
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005562:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005566:	4313      	orrs	r3, r2
 8005568:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556e:	4618      	mov	r0, r3
 8005570:	f7ff fdea 	bl	8005148 <LL_RCC_MSI_SetCalibTrimming>
 8005574:	e015      	b.n	80055a2 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005576:	f7ff fda2 	bl	80050be <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800557a:	f7fc f9af 	bl	80018dc <HAL_GetTick>
 800557e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005580:	e008      	b.n	8005594 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005582:	f7fc f9ab 	bl	80018dc <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d901      	bls.n	8005594 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e2bc      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005594:	f7ff fda1 	bl	80050da <LL_RCC_MSI_IsReady>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1f1      	bne.n	8005582 <HAL_RCC_OscConfig+0x19e>
 800559e:	e000      	b.n	80055a2 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055a0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d05f      	beq.n	800566e <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	2b08      	cmp	r3, #8
 80055b2:	d005      	beq.n	80055c0 <HAL_RCC_OscConfig+0x1dc>
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	2b0c      	cmp	r3, #12
 80055b8:	d10d      	bne.n	80055d6 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	2b03      	cmp	r3, #3
 80055be:	d10a      	bne.n	80055d6 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055c0:	f7ff fcdb 	bl	8004f7a <LL_RCC_HSE_IsReady>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d050      	beq.n	800566c <HAL_RCC_OscConfig+0x288>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d14c      	bne.n	800566c <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e29b      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80055d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055e8:	4313      	orrs	r3, r2
 80055ea:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055f4:	d102      	bne.n	80055fc <HAL_RCC_OscConfig+0x218>
 80055f6:	f7ff fca4 	bl	8004f42 <LL_RCC_HSE_Enable>
 80055fa:	e00d      	b.n	8005618 <HAL_RCC_OscConfig+0x234>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005604:	d104      	bne.n	8005610 <HAL_RCC_OscConfig+0x22c>
 8005606:	f7ff fc6f 	bl	8004ee8 <LL_RCC_HSE_EnableTcxo>
 800560a:	f7ff fc9a 	bl	8004f42 <LL_RCC_HSE_Enable>
 800560e:	e003      	b.n	8005618 <HAL_RCC_OscConfig+0x234>
 8005610:	f7ff fca5 	bl	8004f5e <LL_RCC_HSE_Disable>
 8005614:	f7ff fc76 	bl	8004f04 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d012      	beq.n	8005646 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005620:	f7fc f95c 	bl	80018dc <HAL_GetTick>
 8005624:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005626:	e008      	b.n	800563a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005628:	f7fc f958 	bl	80018dc <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	2b64      	cmp	r3, #100	; 0x64
 8005634:	d901      	bls.n	800563a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e269      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 800563a:	f7ff fc9e 	bl	8004f7a <LL_RCC_HSE_IsReady>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d0f1      	beq.n	8005628 <HAL_RCC_OscConfig+0x244>
 8005644:	e013      	b.n	800566e <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005646:	f7fc f949 	bl	80018dc <HAL_GetTick>
 800564a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800564c:	e008      	b.n	8005660 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800564e:	f7fc f945 	bl	80018dc <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	2b64      	cmp	r3, #100	; 0x64
 800565a:	d901      	bls.n	8005660 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e256      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005660:	f7ff fc8b 	bl	8004f7a <LL_RCC_HSE_IsReady>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1f1      	bne.n	800564e <HAL_RCC_OscConfig+0x26a>
 800566a:	e000      	b.n	800566e <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800566c:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d04b      	beq.n	8005712 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	2b04      	cmp	r3, #4
 800567e:	d005      	beq.n	800568c <HAL_RCC_OscConfig+0x2a8>
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	2b0c      	cmp	r3, #12
 8005684:	d113      	bne.n	80056ae <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	2b02      	cmp	r3, #2
 800568a:	d110      	bne.n	80056ae <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800568c:	f7ff fca2 	bl	8004fd4 <LL_RCC_HSI_IsReady>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d005      	beq.n	80056a2 <HAL_RCC_OscConfig+0x2be>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e235      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff fca5 	bl	8004ff6 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056ac:	e031      	b.n	8005712 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d019      	beq.n	80056ea <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056b6:	f7ff fc71 	bl	8004f9c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ba:	f7fc f90f 	bl	80018dc <HAL_GetTick>
 80056be:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80056c0:	e008      	b.n	80056d4 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c2:	f7fc f90b 	bl	80018dc <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d901      	bls.n	80056d4 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e21c      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 80056d4:	f7ff fc7e 	bl	8004fd4 <LL_RCC_HSI_IsReady>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0f1      	beq.n	80056c2 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff fc87 	bl	8004ff6 <LL_RCC_HSI_SetCalibTrimming>
 80056e8:	e013      	b.n	8005712 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056ea:	f7ff fc65 	bl	8004fb8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ee:	f7fc f8f5 	bl	80018dc <HAL_GetTick>
 80056f2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80056f4:	e008      	b.n	8005708 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056f6:	f7fc f8f1 	bl	80018dc <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e202      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005708:	f7ff fc64 	bl	8004fd4 <LL_RCC_HSI_IsReady>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f1      	bne.n	80056f6 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b00      	cmp	r3, #0
 800571c:	d06f      	beq.n	80057fe <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d057      	beq.n	80057d6 <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 8005726:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800572a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800572e:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	69da      	ldr	r2, [r3, #28]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f003 0310 	and.w	r3, r3, #16
 800573a:	429a      	cmp	r2, r3
 800573c:	d036      	beq.n	80057ac <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d006      	beq.n	8005756 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e1db      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d018      	beq.n	8005792 <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8005760:	f7ff fc7e 	bl	8005060 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005764:	f7fc f8ba 	bl	80018dc <HAL_GetTick>
 8005768:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800576a:	e00d      	b.n	8005788 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800576c:	f7fc f8b6 	bl	80018dc <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b11      	cmp	r3, #17
 8005778:	d906      	bls.n	8005788 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e1c7      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
 800577e:	bf00      	nop
 8005780:	20000000 	.word	0x20000000
 8005784:	20000008 	.word	0x20000008
          while (LL_RCC_LSI_IsReady() != 0U)
 8005788:	f7ff fc7a 	bl	8005080 <LL_RCC_LSI_IsReady>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1ec      	bne.n	800576c <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005792:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005796:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800579a:	f023 0210 	bic.w	r2, r3, #16
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057ac:	f7ff fc48 	bl	8005040 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057b0:	f7fc f894 	bl	80018dc <HAL_GetTick>
 80057b4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80057b6:	e008      	b.n	80057ca <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057b8:	f7fc f890 	bl	80018dc <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b11      	cmp	r3, #17
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e1a1      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 80057ca:	f7ff fc59 	bl	8005080 <LL_RCC_LSI_IsReady>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0f1      	beq.n	80057b8 <HAL_RCC_OscConfig+0x3d4>
 80057d4:	e013      	b.n	80057fe <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057d6:	f7ff fc43 	bl	8005060 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057da:	f7fc f87f 	bl	80018dc <HAL_GetTick>
 80057de:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80057e0:	e008      	b.n	80057f4 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057e2:	f7fc f87b 	bl	80018dc <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b11      	cmp	r3, #17
 80057ee:	d901      	bls.n	80057f4 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e18c      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 80057f4:	f7ff fc44 	bl	8005080 <LL_RCC_LSI_IsReady>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1f1      	bne.n	80057e2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0304 	and.w	r3, r3, #4
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 80d8 	beq.w	80059bc <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800580c:	f7ff fb5a 	bl	8004ec4 <LL_PWR_IsEnabledBkUpAccess>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d113      	bne.n	800583e <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005816:	f7ff fac3 	bl	8004da0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800581a:	f7fc f85f 	bl	80018dc <HAL_GetTick>
 800581e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005820:	e008      	b.n	8005834 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005822:	f7fc f85b 	bl	80018dc <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e16c      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005834:	f7ff fb46 	bl	8004ec4 <LL_PWR_IsEnabledBkUpAccess>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0f1      	beq.n	8005822 <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d07b      	beq.n	800593e <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	2b85      	cmp	r3, #133	; 0x85
 800584c:	d003      	beq.n	8005856 <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2b05      	cmp	r3, #5
 8005854:	d109      	bne.n	800586a <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005856:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800585a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800585e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005862:	f043 0304 	orr.w	r3, r3, #4
 8005866:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800586a:	f7fc f837 	bl	80018dc <HAL_GetTick>
 800586e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005870:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005878:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800587c:	f043 0301 	orr.w	r3, r3, #1
 8005880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005884:	e00a      	b.n	800589c <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005886:	f7fc f829 	bl	80018dc <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	f241 3288 	movw	r2, #5000	; 0x1388
 8005894:	4293      	cmp	r3, r2
 8005896:	d901      	bls.n	800589c <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e138      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 800589c:	f7ff fbbf 	bl	800501e <LL_RCC_LSE_IsReady>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d0ef      	beq.n	8005886 <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	2b81      	cmp	r3, #129	; 0x81
 80058ac:	d003      	beq.n	80058b6 <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	2b85      	cmp	r3, #133	; 0x85
 80058b4:	d121      	bne.n	80058fa <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b6:	f7fc f811 	bl	80018dc <HAL_GetTick>
 80058ba:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80058bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80058d0:	e00a      	b.n	80058e8 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058d2:	f7fc f803 	bl	80018dc <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d901      	bls.n	80058e8 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e112      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80058e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0ec      	beq.n	80058d2 <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80058f8:	e060      	b.n	80059bc <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fa:	f7fb ffef 	bl	80018dc <HAL_GetTick>
 80058fe:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005900:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005908:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800590c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005910:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005914:	e00a      	b.n	800592c <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005916:	f7fb ffe1 	bl	80018dc <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	f241 3288 	movw	r2, #5000	; 0x1388
 8005924:	4293      	cmp	r3, r2
 8005926:	d901      	bls.n	800592c <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e0f0      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800592c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005934:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1ec      	bne.n	8005916 <HAL_RCC_OscConfig+0x532>
 800593c:	e03e      	b.n	80059bc <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800593e:	f7fb ffcd 	bl	80018dc <HAL_GetTick>
 8005942:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005944:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005950:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005958:	e00a      	b.n	8005970 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800595a:	f7fb ffbf 	bl	80018dc <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	f241 3288 	movw	r2, #5000	; 0x1388
 8005968:	4293      	cmp	r3, r2
 800596a:	d901      	bls.n	8005970 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	e0ce      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005970:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005974:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005978:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1ec      	bne.n	800595a <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005980:	f7fb ffac 	bl	80018dc <HAL_GetTick>
 8005984:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005986:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800598a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800598e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005992:	f023 0301 	bic.w	r3, r3, #1
 8005996:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800599a:	e00a      	b.n	80059b2 <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800599c:	f7fb ff9e 	bl	80018dc <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e0ad      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 80059b2:	f7ff fb34 	bl	800501e <LL_RCC_LSE_IsReady>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1ef      	bne.n	800599c <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 80a3 	beq.w	8005b0c <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	2b0c      	cmp	r3, #12
 80059ca:	d076      	beq.n	8005aba <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d14b      	bne.n	8005a6c <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059d4:	f7ff fc75 	bl	80052c2 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d8:	f7fb ff80 	bl	80018dc <HAL_GetTick>
 80059dc:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80059de:	e008      	b.n	80059f2 <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059e0:	f7fb ff7c 	bl	80018dc <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b0a      	cmp	r3, #10
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e08d      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 80059f2:	f7ff fc74 	bl	80052de <LL_RCC_PLL_IsReady>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1f1      	bne.n	80059e0 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a00:	68da      	ldr	r2, [r3, #12]
 8005a02:	4b45      	ldr	r3, [pc, #276]	; (8005b18 <HAL_RCC_OscConfig+0x734>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a0e:	4311      	orrs	r1, r2
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a14:	0212      	lsls	r2, r2, #8
 8005a16:	4311      	orrs	r1, r2
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005a1c:	4311      	orrs	r1, r2
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005a22:	4311      	orrs	r1, r2
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a32:	f7ff fc38 	bl	80052a6 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a44:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a46:	f7fb ff49 	bl	80018dc <HAL_GetTick>
 8005a4a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a4e:	f7fb ff45 	bl	80018dc <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b0a      	cmp	r3, #10
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e056      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 8005a60:	f7ff fc3d 	bl	80052de <LL_RCC_PLL_IsReady>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d0f1      	beq.n	8005a4e <HAL_RCC_OscConfig+0x66a>
 8005a6a:	e04f      	b.n	8005b0c <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a6c:	f7ff fc29 	bl	80052c2 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005a70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a7a:	f023 0303 	bic.w	r3, r3, #3
 8005a7e:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8005a80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a8a:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8005a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a92:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a94:	f7fb ff22 	bl	80018dc <HAL_GetTick>
 8005a98:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005a9a:	e008      	b.n	8005aae <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a9c:	f7fb ff1e 	bl	80018dc <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	2b0a      	cmp	r3, #10
 8005aa8:	d901      	bls.n	8005aae <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e02f      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005aae:	f7ff fc16 	bl	80052de <LL_RCC_PLL_IsReady>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d1f1      	bne.n	8005a9c <HAL_RCC_OscConfig+0x6b8>
 8005ab8:	e028      	b.n	8005b0c <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d101      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e023      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ac6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	f003 0203 	and.w	r2, r3, #3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d115      	bne.n	8005b08 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d10e      	bne.n	8005b08 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005aea:	69bb      	ldr	r3, [r7, #24]
 8005aec:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af4:	021b      	lsls	r3, r3, #8
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d106      	bne.n	8005b08 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d001      	beq.n	8005b0c <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e000      	b.n	8005b0e <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3720      	adds	r7, #32
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	11c1808c 	.word	0x11c1808c

08005b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d101      	bne.n	8005b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e10f      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b30:	4b89      	ldr	r3, [pc, #548]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0307 	and.w	r3, r3, #7
 8005b38:	683a      	ldr	r2, [r7, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d91b      	bls.n	8005b76 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b3e:	4b86      	ldr	r3, [pc, #536]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f023 0207 	bic.w	r2, r3, #7
 8005b46:	4984      	ldr	r1, [pc, #528]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b4e:	f7fb fec5 	bl	80018dc <HAL_GetTick>
 8005b52:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b54:	e008      	b.n	8005b68 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005b56:	f7fb fec1 	bl	80018dc <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d901      	bls.n	8005b68 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e0f3      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b68:	4b7b      	ldr	r3, [pc, #492]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0307 	and.w	r3, r3, #7
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d1ef      	bne.n	8005b56 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0302 	and.w	r3, r3, #2
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d016      	beq.n	8005bb0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7ff fb10 	bl	80051ac <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b8c:	f7fb fea6 	bl	80018dc <HAL_GetTick>
 8005b90:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b94:	f7fb fea2 	bl	80018dc <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e0d4      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005ba6:	f7ff fbd8 	bl	800535a <LL_RCC_IsActiveFlag_HPRE>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d0f1      	beq.n	8005b94 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d016      	beq.n	8005bea <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	695b      	ldr	r3, [r3, #20]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7ff fb06 	bl	80051d2 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005bc6:	f7fb fe89 	bl	80018dc <HAL_GetTick>
 8005bca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005bcc:	e008      	b.n	8005be0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005bce:	f7fb fe85 	bl	80018dc <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d901      	bls.n	8005be0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e0b7      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005be0:	f7ff fbcc 	bl	800537c <LL_RCC_IsActiveFlag_SHDHPRE>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d0f1      	beq.n	8005bce <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 0304 	and.w	r3, r3, #4
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d016      	beq.n	8005c24 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7ff faff 	bl	80051fe <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c00:	f7fb fe6c 	bl	80018dc <HAL_GetTick>
 8005c04:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005c06:	e008      	b.n	8005c1a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c08:	f7fb fe68 	bl	80018dc <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d901      	bls.n	8005c1a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e09a      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005c1a:	f7ff fbc1 	bl	80053a0 <LL_RCC_IsActiveFlag_PPRE1>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d0f1      	beq.n	8005c08 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0308 	and.w	r3, r3, #8
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d017      	beq.n	8005c60 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	00db      	lsls	r3, r3, #3
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff faf4 	bl	8005224 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c3c:	f7fb fe4e 	bl	80018dc <HAL_GetTick>
 8005c40:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c42:	e008      	b.n	8005c56 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c44:	f7fb fe4a 	bl	80018dc <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e07c      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c56:	f7ff fbb4 	bl	80053c2 <LL_RCC_IsActiveFlag_PPRE2>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d0f1      	beq.n	8005c44 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d043      	beq.n	8005cf4 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d106      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005c74:	f7ff f981 	bl	8004f7a <LL_RCC_HSE_IsReady>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d11e      	bne.n	8005cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e066      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b03      	cmp	r3, #3
 8005c88:	d106      	bne.n	8005c98 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005c8a:	f7ff fb28 	bl	80052de <LL_RCC_PLL_IsReady>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d113      	bne.n	8005cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e05b      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d106      	bne.n	8005cae <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005ca0:	f7ff fa1b 	bl	80050da <LL_RCC_MSI_IsReady>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d108      	bne.n	8005cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e050      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005cae:	f7ff f991 	bl	8004fd4 <LL_RCC_HSI_IsReady>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d101      	bne.n	8005cbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e049      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f7ff fa55 	bl	8005170 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cc6:	f7fb fe09 	bl	80018dc <HAL_GetTick>
 8005cca:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ccc:	e00a      	b.n	8005ce4 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cce:	f7fb fe05 	bl	80018dc <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e035      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce4:	f7ff fa57 	bl	8005196 <LL_RCC_GetSysClkSource>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d1ec      	bne.n	8005cce <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cf4:	4b18      	ldr	r3, [pc, #96]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0307 	and.w	r3, r3, #7
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d21b      	bcs.n	8005d3a <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d02:	4b15      	ldr	r3, [pc, #84]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f023 0207 	bic.w	r2, r3, #7
 8005d0a:	4913      	ldr	r1, [pc, #76]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d12:	f7fb fde3 	bl	80018dc <HAL_GetTick>
 8005d16:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d18:	e008      	b.n	8005d2c <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005d1a:	f7fb fddf 	bl	80018dc <HAL_GetTick>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	d901      	bls.n	8005d2c <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e011      	b.n	8005d50 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d2c:	4b0a      	ldr	r3, [pc, #40]	; (8005d58 <HAL_RCC_ClockConfig+0x23c>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0307 	and.w	r3, r3, #7
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d1ef      	bne.n	8005d1a <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005d3a:	f000 f8b3 	bl	8005ea4 <HAL_RCC_GetHCLKFreq>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	4a06      	ldr	r2, [pc, #24]	; (8005d5c <HAL_RCC_ClockConfig+0x240>)
 8005d42:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005d44:	4b06      	ldr	r3, [pc, #24]	; (8005d60 <HAL_RCC_ClockConfig+0x244>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f7fb fdbd 	bl	80018c8 <HAL_InitTick>
 8005d4e:	4603      	mov	r3, r0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	58004000 	.word	0x58004000
 8005d5c:	20000000 	.word	0x20000000
 8005d60:	20000008 	.word	0x20000008

08005d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d64:	b590      	push	{r4, r7, lr}
 8005d66:	b087      	sub	sp, #28
 8005d68:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d72:	f7ff fa10 	bl	8005196 <LL_RCC_GetSysClkSource>
 8005d76:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d78:	f7ff fae4 	bl	8005344 <LL_RCC_PLL_GetMainSource>
 8005d7c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_RCC_GetSysClockFreq+0x2c>
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	2b0c      	cmp	r3, #12
 8005d88:	d139      	bne.n	8005dfe <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d136      	bne.n	8005dfe <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005d90:	f7ff f9b3 	bl	80050fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d115      	bne.n	8005dc6 <HAL_RCC_GetSysClockFreq+0x62>
 8005d9a:	f7ff f9ae 	bl	80050fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d106      	bne.n	8005db2 <HAL_RCC_GetSysClockFreq+0x4e>
 8005da4:	f7ff f9b9 	bl	800511a <LL_RCC_MSI_GetRange>
 8005da8:	4603      	mov	r3, r0
 8005daa:	0a1b      	lsrs	r3, r3, #8
 8005dac:	f003 030f 	and.w	r3, r3, #15
 8005db0:	e005      	b.n	8005dbe <HAL_RCC_GetSysClockFreq+0x5a>
 8005db2:	f7ff f9bd 	bl	8005130 <LL_RCC_MSI_GetRangeAfterStandby>
 8005db6:	4603      	mov	r3, r0
 8005db8:	0a1b      	lsrs	r3, r3, #8
 8005dba:	f003 030f 	and.w	r3, r3, #15
 8005dbe:	4a36      	ldr	r2, [pc, #216]	; (8005e98 <HAL_RCC_GetSysClockFreq+0x134>)
 8005dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dc4:	e014      	b.n	8005df0 <HAL_RCC_GetSysClockFreq+0x8c>
 8005dc6:	f7ff f998 	bl	80050fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d106      	bne.n	8005dde <HAL_RCC_GetSysClockFreq+0x7a>
 8005dd0:	f7ff f9a3 	bl	800511a <LL_RCC_MSI_GetRange>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	091b      	lsrs	r3, r3, #4
 8005dd8:	f003 030f 	and.w	r3, r3, #15
 8005ddc:	e005      	b.n	8005dea <HAL_RCC_GetSysClockFreq+0x86>
 8005dde:	f7ff f9a7 	bl	8005130 <LL_RCC_MSI_GetRangeAfterStandby>
 8005de2:	4603      	mov	r3, r0
 8005de4:	091b      	lsrs	r3, r3, #4
 8005de6:	f003 030f 	and.w	r3, r3, #15
 8005dea:	4a2b      	ldr	r2, [pc, #172]	; (8005e98 <HAL_RCC_GetSysClockFreq+0x134>)
 8005dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005df0:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d115      	bne.n	8005e24 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005dfc:	e012      	b.n	8005e24 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	2b04      	cmp	r3, #4
 8005e02:	d102      	bne.n	8005e0a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e04:	4b25      	ldr	r3, [pc, #148]	; (8005e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8005e06:	617b      	str	r3, [r7, #20]
 8005e08:	e00c      	b.n	8005e24 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d109      	bne.n	8005e24 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005e10:	f7ff f886 	bl	8004f20 <LL_RCC_HSE_IsEnabledDiv2>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d102      	bne.n	8005e20 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005e1a:	4b20      	ldr	r3, [pc, #128]	; (8005e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	e001      	b.n	8005e24 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005e20:	4b1f      	ldr	r3, [pc, #124]	; (8005ea0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005e22:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e24:	f7ff f9b7 	bl	8005196 <LL_RCC_GetSysClkSource>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b0c      	cmp	r3, #12
 8005e2c:	d12f      	bne.n	8005e8e <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005e2e:	f7ff fa89 	bl	8005344 <LL_RCC_PLL_GetMainSource>
 8005e32:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d003      	beq.n	8005e42 <HAL_RCC_GetSysClockFreq+0xde>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2b03      	cmp	r3, #3
 8005e3e:	d003      	beq.n	8005e48 <HAL_RCC_GetSysClockFreq+0xe4>
 8005e40:	e00d      	b.n	8005e5e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005e42:	4b16      	ldr	r3, [pc, #88]	; (8005e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8005e44:	60fb      	str	r3, [r7, #12]
        break;
 8005e46:	e00d      	b.n	8005e64 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005e48:	f7ff f86a 	bl	8004f20 <LL_RCC_HSE_IsEnabledDiv2>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d102      	bne.n	8005e58 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005e52:	4b12      	ldr	r3, [pc, #72]	; (8005e9c <HAL_RCC_GetSysClockFreq+0x138>)
 8005e54:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005e56:	e005      	b.n	8005e64 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8005e58:	4b11      	ldr	r3, [pc, #68]	; (8005ea0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005e5a:	60fb      	str	r3, [r7, #12]
        break;
 8005e5c:	e002      	b.n	8005e64 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	60fb      	str	r3, [r7, #12]
        break;
 8005e62:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005e64:	f7ff fa4c 	bl	8005300 <LL_RCC_PLL_GetN>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	fb03 f402 	mul.w	r4, r3, r2
 8005e70:	f7ff fa5d 	bl	800532e <LL_RCC_PLL_GetDivider>
 8005e74:	4603      	mov	r3, r0
 8005e76:	091b      	lsrs	r3, r3, #4
 8005e78:	3301      	adds	r3, #1
 8005e7a:	fbb4 f4f3 	udiv	r4, r4, r3
 8005e7e:	f7ff fa4b 	bl	8005318 <LL_RCC_PLL_GetR>
 8005e82:	4603      	mov	r3, r0
 8005e84:	0f5b      	lsrs	r3, r3, #29
 8005e86:	3301      	adds	r3, #1
 8005e88:	fbb4 f3f3 	udiv	r3, r4, r3
 8005e8c:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005e8e:	697b      	ldr	r3, [r7, #20]
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd90      	pop	{r4, r7, pc}
 8005e98:	08022ae8 	.word	0x08022ae8
 8005e9c:	00f42400 	.word	0x00f42400
 8005ea0:	01e84800 	.word	0x01e84800

08005ea4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ea4:	b598      	push	{r3, r4, r7, lr}
 8005ea6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005ea8:	f7ff ff5c 	bl	8005d64 <HAL_RCC_GetSysClockFreq>
 8005eac:	4604      	mov	r4, r0
 8005eae:	f7ff f9cc 	bl	800524a <LL_RCC_GetAHBPrescaler>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	091b      	lsrs	r3, r3, #4
 8005eb6:	f003 030f 	and.w	r3, r3, #15
 8005eba:	4a03      	ldr	r2, [pc, #12]	; (8005ec8 <HAL_RCC_GetHCLKFreq+0x24>)
 8005ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ec0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	bd98      	pop	{r3, r4, r7, pc}
 8005ec8:	08022a88 	.word	0x08022a88

08005ecc <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ecc:	b598      	push	{r3, r4, r7, lr}
 8005ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005ed0:	f7ff ffe8 	bl	8005ea4 <HAL_RCC_GetHCLKFreq>
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	f7ff f9d0 	bl	800527a <LL_RCC_GetAPB1Prescaler>
 8005eda:	4603      	mov	r3, r0
 8005edc:	0a1b      	lsrs	r3, r3, #8
 8005ede:	4a03      	ldr	r2, [pc, #12]	; (8005eec <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ee4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	bd98      	pop	{r3, r4, r7, pc}
 8005eec:	08022ac8 	.word	0x08022ac8

08005ef0 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ef0:	b598      	push	{r3, r4, r7, lr}
 8005ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005ef4:	f7ff ffd6 	bl	8005ea4 <HAL_RCC_GetHCLKFreq>
 8005ef8:	4604      	mov	r4, r0
 8005efa:	f7ff f9c9 	bl	8005290 <LL_RCC_GetAPB2Prescaler>
 8005efe:	4603      	mov	r3, r0
 8005f00:	0adb      	lsrs	r3, r3, #11
 8005f02:	4a03      	ldr	r2, [pc, #12]	; (8005f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f08:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	bd98      	pop	{r3, r4, r7, pc}
 8005f10:	08022ac8 	.word	0x08022ac8

08005f14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005f14:	b590      	push	{r4, r7, lr}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	091b      	lsrs	r3, r3, #4
 8005f20:	f003 030f 	and.w	r3, r3, #15
 8005f24:	4a10      	ldr	r2, [pc, #64]	; (8005f68 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8005f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f2a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8005f2c:	f7ff f998 	bl	8005260 <LL_RCC_GetAHB3Prescaler>
 8005f30:	4603      	mov	r3, r0
 8005f32:	091b      	lsrs	r3, r3, #4
 8005f34:	f003 030f 	and.w	r3, r3, #15
 8005f38:	4a0c      	ldr	r2, [pc, #48]	; (8005f6c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8005f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f44:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	4a09      	ldr	r2, [pc, #36]	; (8005f70 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8005f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4e:	0c9c      	lsrs	r4, r3, #18
 8005f50:	f7fe ff68 	bl	8004e24 <HAL_PWREx_GetVoltageRange>
 8005f54:	4603      	mov	r3, r0
 8005f56:	4619      	mov	r1, r3
 8005f58:	4620      	mov	r0, r4
 8005f5a:	f000 f80b 	bl	8005f74 <RCC_SetFlashLatency>
 8005f5e:	4603      	mov	r3, r0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3714      	adds	r7, #20
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd90      	pop	{r4, r7, pc}
 8005f68:	08022ae8 	.word	0x08022ae8
 8005f6c:	08022a88 	.word	0x08022a88
 8005f70:	431bde83 	.word	0x431bde83

08005f74 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b08e      	sub	sp, #56	; 0x38
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8005f7e:	4a3a      	ldr	r2, [pc, #232]	; (8006068 <RCC_SetFlashLatency+0xf4>)
 8005f80:	f107 0320 	add.w	r3, r7, #32
 8005f84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005f88:	6018      	str	r0, [r3, #0]
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8005f8e:	4a37      	ldr	r2, [pc, #220]	; (800606c <RCC_SetFlashLatency+0xf8>)
 8005f90:	f107 0318 	add.w	r3, r7, #24
 8005f94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005f98:	6018      	str	r0, [r3, #0]
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8005f9e:	4a34      	ldr	r2, [pc, #208]	; (8006070 <RCC_SetFlashLatency+0xfc>)
 8005fa0:	f107 030c 	add.w	r3, r7, #12
 8005fa4:	ca07      	ldmia	r2, {r0, r1, r2}
 8005fa6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005faa:	2300      	movs	r3, #0
 8005fac:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb4:	d11b      	bne.n	8005fee <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	633b      	str	r3, [r7, #48]	; 0x30
 8005fba:	e014      	b.n	8005fe6 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fbe:	005b      	lsls	r3, r3, #1
 8005fc0:	3338      	adds	r3, #56	; 0x38
 8005fc2:	443b      	add	r3, r7
 8005fc4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005fc8:	461a      	mov	r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d807      	bhi.n	8005fe0 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	3338      	adds	r3, #56	; 0x38
 8005fd6:	443b      	add	r3, r7
 8005fd8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005fdc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005fde:	e021      	b.n	8006024 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	633b      	str	r3, [r7, #48]	; 0x30
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d9e7      	bls.n	8005fbc <RCC_SetFlashLatency+0x48>
 8005fec:	e01a      	b.n	8006024 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005fee:	2300      	movs	r3, #0
 8005ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ff2:	e014      	b.n	800601e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ff6:	005b      	lsls	r3, r3, #1
 8005ff8:	3338      	adds	r3, #56	; 0x38
 8005ffa:	443b      	add	r3, r7
 8005ffc:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006000:	461a      	mov	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4293      	cmp	r3, r2
 8006006:	d807      	bhi.n	8006018 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	3338      	adds	r3, #56	; 0x38
 800600e:	443b      	add	r3, r7
 8006010:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006014:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006016:	e005      	b.n	8006024 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800601a:	3301      	adds	r3, #1
 800601c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800601e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006020:	2b02      	cmp	r3, #2
 8006022:	d9e7      	bls.n	8005ff4 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006024:	4b13      	ldr	r3, [pc, #76]	; (8006074 <RCC_SetFlashLatency+0x100>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f023 0207 	bic.w	r2, r3, #7
 800602c:	4911      	ldr	r1, [pc, #68]	; (8006074 <RCC_SetFlashLatency+0x100>)
 800602e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006030:	4313      	orrs	r3, r2
 8006032:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006034:	f7fb fc52 	bl	80018dc <HAL_GetTick>
 8006038:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800603a:	e008      	b.n	800604e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800603c:	f7fb fc4e 	bl	80018dc <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	2b02      	cmp	r3, #2
 8006048:	d901      	bls.n	800604e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e007      	b.n	800605e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800604e:	4b09      	ldr	r3, [pc, #36]	; (8006074 <RCC_SetFlashLatency+0x100>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0307 	and.w	r3, r3, #7
 8006056:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006058:	429a      	cmp	r2, r3
 800605a:	d1ef      	bne.n	800603c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3738      	adds	r7, #56	; 0x38
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	08020c58 	.word	0x08020c58
 800606c:	08020c60 	.word	0x08020c60
 8006070:	08020c68 	.word	0x08020c68
 8006074:	58004000 	.word	0x58004000

08006078 <LL_RCC_LSE_IsReady>:
{
 8006078:	b480      	push	{r7}
 800607a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800607c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	2b02      	cmp	r3, #2
 800608a:	d101      	bne.n	8006090 <LL_RCC_LSE_IsReady+0x18>
 800608c:	2301      	movs	r3, #1
 800608e:	e000      	b.n	8006092 <LL_RCC_LSE_IsReady+0x1a>
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	46bd      	mov	sp, r7
 8006096:	bc80      	pop	{r7}
 8006098:	4770      	bx	lr

0800609a <LL_RCC_SetUSARTClockSource>:
{
 800609a:	b480      	push	{r7}
 800609c:	b083      	sub	sp, #12
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80060a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	0c1b      	lsrs	r3, r3, #16
 80060ae:	43db      	mvns	r3, r3
 80060b0:	401a      	ands	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060ba:	4313      	orrs	r3, r2
 80060bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bc80      	pop	{r7}
 80060c8:	4770      	bx	lr

080060ca <LL_RCC_SetI2SClockSource>:
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80060d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bc80      	pop	{r7}
 80060f2:	4770      	bx	lr

080060f4 <LL_RCC_SetLPUARTClockSource>:
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80060fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006104:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006108:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4313      	orrs	r3, r2
 8006110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	bc80      	pop	{r7}
 800611c:	4770      	bx	lr

0800611e <LL_RCC_SetI2CClockSource>:
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006126:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800612a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	091b      	lsrs	r3, r3, #4
 8006132:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006136:	43db      	mvns	r3, r3
 8006138:	401a      	ands	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	011b      	lsls	r3, r3, #4
 800613e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006142:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006146:	4313      	orrs	r3, r2
 8006148:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	bc80      	pop	{r7}
 8006154:	4770      	bx	lr

08006156 <LL_RCC_SetLPTIMClockSource>:
{
 8006156:	b480      	push	{r7}
 8006158:	b083      	sub	sp, #12
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800615e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006162:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	0c1b      	lsrs	r3, r3, #16
 800616a:	041b      	lsls	r3, r3, #16
 800616c:	43db      	mvns	r3, r3
 800616e:	401a      	ands	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	041b      	lsls	r3, r3, #16
 8006174:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006178:	4313      	orrs	r3, r2
 800617a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800617e:	bf00      	nop
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	bc80      	pop	{r7}
 8006186:	4770      	bx	lr

08006188 <LL_RCC_SetRNGClockSource>:
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006198:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800619c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bc80      	pop	{r7}
 80061b0:	4770      	bx	lr

080061b2 <LL_RCC_SetADCClockSource>:
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80061ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80061c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bc80      	pop	{r7}
 80061da:	4770      	bx	lr

080061dc <LL_RCC_SetRTCClockSource>:
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80061e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	bc80      	pop	{r7}
 8006204:	4770      	bx	lr

08006206 <LL_RCC_GetRTCClockSource>:
{
 8006206:	b480      	push	{r7}
 8006208:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800620a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800620e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006212:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006216:	4618      	mov	r0, r3
 8006218:	46bd      	mov	sp, r7
 800621a:	bc80      	pop	{r7}
 800621c:	4770      	bx	lr

0800621e <LL_RCC_ForceBackupDomainReset>:
{
 800621e:	b480      	push	{r7}
 8006220:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006222:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800622a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800622e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006232:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006236:	bf00      	nop
 8006238:	46bd      	mov	sp, r7
 800623a:	bc80      	pop	{r7}
 800623c:	4770      	bx	lr

0800623e <LL_RCC_ReleaseBackupDomainReset>:
{
 800623e:	b480      	push	{r7}
 8006240:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800624a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800624e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006252:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006256:	bf00      	nop
 8006258:	46bd      	mov	sp, r7
 800625a:	bc80      	pop	{r7}
 800625c:	4770      	bx	lr
	...

08006260 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b086      	sub	sp, #24
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006268:	2300      	movs	r3, #0
 800626a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800626c:	2300      	movs	r3, #0
 800626e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006270:	2300      	movs	r3, #0
 8006272:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800627c:	2b00      	cmp	r3, #0
 800627e:	d058      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006280:	f7fe fd8e 	bl	8004da0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006284:	f7fb fb2a 	bl	80018dc <HAL_GetTick>
 8006288:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800628a:	e009      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800628c:	f7fb fb26 	bl	80018dc <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	2b02      	cmp	r3, #2
 8006298:	d902      	bls.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800629a:	2303      	movs	r3, #3
 800629c:	74fb      	strb	r3, [r7, #19]
        break;
 800629e:	e006      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80062a0:	4b7b      	ldr	r3, [pc, #492]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062ac:	d1ee      	bne.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80062ae:	7cfb      	ldrb	r3, [r7, #19]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d13c      	bne.n	800632e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80062b4:	f7ff ffa7 	bl	8006206 <LL_RCC_GetRTCClockSource>
 80062b8:	4602      	mov	r2, r0
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062be:	429a      	cmp	r2, r3
 80062c0:	d00f      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80062c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ce:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80062d0:	f7ff ffa5 	bl	800621e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80062d4:	f7ff ffb3 	bl	800623e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d014      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ec:	f7fb faf6 	bl	80018dc <HAL_GetTick>
 80062f0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80062f2:	e00b      	b.n	800630c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062f4:	f7fb faf2 	bl	80018dc <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006302:	4293      	cmp	r3, r2
 8006304:	d902      	bls.n	800630c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	74fb      	strb	r3, [r7, #19]
            break;
 800630a:	e004      	b.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800630c:	f7ff feb4 	bl	8006078 <LL_RCC_LSE_IsReady>
 8006310:	4603      	mov	r3, r0
 8006312:	2b01      	cmp	r3, #1
 8006314:	d1ee      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006316:	7cfb      	ldrb	r3, [r7, #19]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d105      	bne.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006320:	4618      	mov	r0, r3
 8006322:	f7ff ff5b 	bl	80061dc <LL_RCC_SetRTCClockSource>
 8006326:	e004      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006328:	7cfb      	ldrb	r3, [r7, #19]
 800632a:	74bb      	strb	r3, [r7, #18]
 800632c:	e001      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800632e:	7cfb      	ldrb	r3, [r7, #19]
 8006330:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b00      	cmp	r3, #0
 800633c:	d004      	beq.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	4618      	mov	r0, r3
 8006344:	f7ff fea9 	bl	800609a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0302 	and.w	r3, r3, #2
 8006350:	2b00      	cmp	r3, #0
 8006352:	d004      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	4618      	mov	r0, r3
 800635a:	f7ff fe9e 	bl	800609a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0320 	and.w	r3, r3, #32
 8006366:	2b00      	cmp	r3, #0
 8006368:	d004      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff fec0 	bl	80060f4 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800637c:	2b00      	cmp	r3, #0
 800637e:	d004      	beq.n	800638a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a1b      	ldr	r3, [r3, #32]
 8006384:	4618      	mov	r0, r3
 8006386:	f7ff fee6 	bl	8006156 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006392:	2b00      	cmp	r3, #0
 8006394:	d004      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639a:	4618      	mov	r0, r3
 800639c:	f7ff fedb 	bl	8006156 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d004      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7ff fed0 	bl	8006156 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d004      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7ff fea9 	bl	800611e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d004      	beq.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	4618      	mov	r0, r3
 80063de:	f7ff fe9e 	bl	800611e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d004      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7ff fe93 	bl	800611e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0310 	and.w	r3, r3, #16
 8006400:	2b00      	cmp	r3, #0
 8006402:	d011      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	4618      	mov	r0, r3
 800640a:	f7ff fe5e 	bl	80060ca <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006416:	d107      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006418:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006422:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006426:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d010      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006438:	4618      	mov	r0, r3
 800643a:	f7ff fea5 	bl	8006188 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006442:	2b00      	cmp	r3, #0
 8006444:	d107      	bne.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006446:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006450:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006454:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d011      	beq.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006466:	4618      	mov	r0, r3
 8006468:	f7ff fea3 	bl	80061b2 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006470:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006474:	d107      	bne.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006476:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006484:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006486:	7cbb      	ldrb	r3, [r7, #18]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3718      	adds	r7, #24
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	58000400 	.word	0x58000400

08006494 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d068      	beq.n	8006578 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d106      	bne.n	80064c0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f7fa ff40 	bl	8001340 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064c8:	4b2e      	ldr	r3, [pc, #184]	; (8006584 <HAL_RTC_Init+0xf0>)
 80064ca:	22ca      	movs	r2, #202	; 0xca
 80064cc:	625a      	str	r2, [r3, #36]	; 0x24
 80064ce:	4b2d      	ldr	r3, [pc, #180]	; (8006584 <HAL_RTC_Init+0xf0>)
 80064d0:	2253      	movs	r2, #83	; 0x53
 80064d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 fa0f 	bl	80068f8 <RTC_EnterInitMode>
 80064da:	4603      	mov	r3, r0
 80064dc:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80064de:	7bfb      	ldrb	r3, [r7, #15]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d13f      	bne.n	8006564 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80064e4:	4b27      	ldr	r3, [pc, #156]	; (8006584 <HAL_RTC_Init+0xf0>)
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	4a26      	ldr	r2, [pc, #152]	; (8006584 <HAL_RTC_Init+0xf0>)
 80064ea:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80064ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064f2:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80064f4:	4b23      	ldr	r3, [pc, #140]	; (8006584 <HAL_RTC_Init+0xf0>)
 80064f6:	699a      	ldr	r2, [r3, #24]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6859      	ldr	r1, [r3, #4]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	4319      	orrs	r1, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	430b      	orrs	r3, r1
 8006508:	491e      	ldr	r1, [pc, #120]	; (8006584 <HAL_RTC_Init+0xf0>)
 800650a:	4313      	orrs	r3, r2
 800650c:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68da      	ldr	r2, [r3, #12]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	041b      	lsls	r3, r3, #16
 8006518:	491a      	ldr	r1, [pc, #104]	; (8006584 <HAL_RTC_Init+0xf0>)
 800651a:	4313      	orrs	r3, r2
 800651c:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800651e:	4b19      	ldr	r3, [pc, #100]	; (8006584 <HAL_RTC_Init+0xf0>)
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652e:	430b      	orrs	r3, r1
 8006530:	4914      	ldr	r1, [pc, #80]	; (8006584 <HAL_RTC_Init+0xf0>)
 8006532:	4313      	orrs	r3, r2
 8006534:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 fa12 	bl	8006960 <RTC_ExitInitMode>
 800653c:	4603      	mov	r3, r0
 800653e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006540:	7bfb      	ldrb	r3, [r7, #15]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10e      	bne.n	8006564 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8006546:	4b0f      	ldr	r3, [pc, #60]	; (8006584 <HAL_RTC_Init+0xf0>)
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a19      	ldr	r1, [r3, #32]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	69db      	ldr	r3, [r3, #28]
 8006556:	4319      	orrs	r1, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	695b      	ldr	r3, [r3, #20]
 800655c:	430b      	orrs	r3, r1
 800655e:	4909      	ldr	r1, [pc, #36]	; (8006584 <HAL_RTC_Init+0xf0>)
 8006560:	4313      	orrs	r3, r2
 8006562:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006564:	4b07      	ldr	r3, [pc, #28]	; (8006584 <HAL_RTC_Init+0xf0>)
 8006566:	22ff      	movs	r2, #255	; 0xff
 8006568:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800656a:	7bfb      	ldrb	r3, [r7, #15]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d103      	bne.n	8006578 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8006578:	7bfb      	ldrb	r3, [r7, #15]
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	40002800 	.word	0x40002800

08006588 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006588:	b590      	push	{r4, r7, lr}
 800658a:	b087      	sub	sp, #28
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006594:	2300      	movs	r3, #0
 8006596:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d101      	bne.n	80065a6 <HAL_RTC_SetAlarm_IT+0x1e>
 80065a2:	2302      	movs	r3, #2
 80065a4:	e0f3      	b.n	800678e <HAL_RTC_SetAlarm_IT+0x206>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2202      	movs	r2, #2
 80065b2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80065b6:	4b78      	ldr	r3, [pc, #480]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065be:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065c6:	d06a      	beq.n	800669e <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d13a      	bne.n	8006644 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80065ce:	4b72      	ldr	r3, [pc, #456]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80065d0:	699b      	ldr	r3, [r3, #24]
 80065d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d102      	bne.n	80065e0 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	2200      	movs	r2, #0
 80065de:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	695b      	ldr	r3, [r3, #20]
 80065e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	781b      	ldrb	r3, [r3, #0]
 80065ec:	4618      	mov	r0, r3
 80065ee:	f000 f9f5 	bl	80069dc <RTC_ByteToBcd2>
 80065f2:	4603      	mov	r3, r0
 80065f4:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	785b      	ldrb	r3, [r3, #1]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 f9ee 	bl	80069dc <RTC_ByteToBcd2>
 8006600:	4603      	mov	r3, r0
 8006602:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006604:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	789b      	ldrb	r3, [r3, #2]
 800660a:	4618      	mov	r0, r3
 800660c:	f000 f9e6 	bl	80069dc <RTC_ByteToBcd2>
 8006610:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006612:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	78db      	ldrb	r3, [r3, #3]
 800661a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800661c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006626:	4618      	mov	r0, r3
 8006628:	f000 f9d8 	bl	80069dc <RTC_ByteToBcd2>
 800662c:	4603      	mov	r3, r0
 800662e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006630:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006638:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800663e:	4313      	orrs	r3, r2
 8006640:	617b      	str	r3, [r7, #20]
 8006642:	e02c      	b.n	800669e <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	695b      	ldr	r3, [r3, #20]
 8006648:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 800664c:	d00d      	beq.n	800666a <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006656:	d008      	beq.n	800666a <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006658:	4b4f      	ldr	r3, [pc, #316]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006660:	2b00      	cmp	r3, #0
 8006662:	d102      	bne.n	800666a <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	2200      	movs	r2, #0
 8006668:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	781b      	ldrb	r3, [r3, #0]
 800666e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	785b      	ldrb	r3, [r3, #1]
 8006674:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006676:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800667c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	78db      	ldrb	r3, [r3, #3]
 8006682:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006684:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800668c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800668e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006694:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800669a:	4313      	orrs	r3, r2
 800669c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800669e:	4b3e      	ldr	r3, [pc, #248]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066a0:	22ca      	movs	r2, #202	; 0xca
 80066a2:	625a      	str	r2, [r3, #36]	; 0x24
 80066a4:	4b3c      	ldr	r3, [pc, #240]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066a6:	2253      	movs	r2, #83	; 0x53
 80066a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066b2:	d12c      	bne.n	800670e <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80066b4:	4b38      	ldr	r3, [pc, #224]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	4a37      	ldr	r2, [pc, #220]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80066be:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80066c0:	4b35      	ldr	r3, [pc, #212]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066c2:	2201      	movs	r2, #1
 80066c4:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066cc:	d107      	bne.n	80066de <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	699a      	ldr	r2, [r3, #24]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	4930      	ldr	r1, [pc, #192]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066d8:	4313      	orrs	r3, r2
 80066da:	644b      	str	r3, [r1, #68]	; 0x44
 80066dc:	e006      	b.n	80066ec <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80066de:	4a2e      	ldr	r2, [pc, #184]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80066e4:	4a2c      	ldr	r2, [pc, #176]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80066ec:	4a2a      	ldr	r2, [pc, #168]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f8:	f043 0201 	orr.w	r2, r3, #1
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006700:	4b25      	ldr	r3, [pc, #148]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006702:	699b      	ldr	r3, [r3, #24]
 8006704:	4a24      	ldr	r2, [pc, #144]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006706:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800670a:	6193      	str	r3, [r2, #24]
 800670c:	e02b      	b.n	8006766 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800670e:	4b22      	ldr	r3, [pc, #136]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	4a21      	ldr	r2, [pc, #132]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006714:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8006718:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800671a:	4b1f      	ldr	r3, [pc, #124]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 800671c:	2202      	movs	r2, #2
 800671e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006726:	d107      	bne.n	8006738 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	699a      	ldr	r2, [r3, #24]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	69db      	ldr	r3, [r3, #28]
 8006730:	4919      	ldr	r1, [pc, #100]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006732:	4313      	orrs	r3, r2
 8006734:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006736:	e006      	b.n	8006746 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8006738:	4a17      	ldr	r2, [pc, #92]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800673e:	4a16      	ldr	r2, [pc, #88]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8006746:	4a14      	ldr	r2, [pc, #80]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006752:	f043 0202 	orr.w	r2, r3, #2
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800675a:	4b0f      	ldr	r3, [pc, #60]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	4a0e      	ldr	r2, [pc, #56]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006760:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8006764:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006766:	4b0d      	ldr	r3, [pc, #52]	; (800679c <HAL_RTC_SetAlarm_IT+0x214>)
 8006768:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800676c:	4a0b      	ldr	r2, [pc, #44]	; (800679c <HAL_RTC_SetAlarm_IT+0x214>)
 800676e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006772:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006776:	4b08      	ldr	r3, [pc, #32]	; (8006798 <HAL_RTC_SetAlarm_IT+0x210>)
 8006778:	22ff      	movs	r2, #255	; 0xff
 800677a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	371c      	adds	r7, #28
 8006792:	46bd      	mov	sp, r7
 8006794:	bd90      	pop	{r4, r7, pc}
 8006796:	bf00      	nop
 8006798:	40002800 	.word	0x40002800
 800679c:	58000800 	.word	0x58000800

080067a0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_RTC_DeactivateAlarm+0x18>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e048      	b.n	800684a <HAL_RTC_DeactivateAlarm+0xaa>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2202      	movs	r2, #2
 80067c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067c8:	4b22      	ldr	r3, [pc, #136]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 80067ca:	22ca      	movs	r2, #202	; 0xca
 80067cc:	625a      	str	r2, [r3, #36]	; 0x24
 80067ce:	4b21      	ldr	r3, [pc, #132]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 80067d0:	2253      	movs	r2, #83	; 0x53
 80067d2:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067da:	d115      	bne.n	8006808 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80067dc:	4b1d      	ldr	r3, [pc, #116]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	4a1c      	ldr	r2, [pc, #112]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 80067e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80067e6:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80067e8:	4b1a      	ldr	r3, [pc, #104]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 80067ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ec:	4a19      	ldr	r2, [pc, #100]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 80067ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067f2:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f8:	f023 0201 	bic.w	r2, r3, #1
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006800:	4b14      	ldr	r3, [pc, #80]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 8006802:	2201      	movs	r2, #1
 8006804:	65da      	str	r2, [r3, #92]	; 0x5c
 8006806:	e014      	b.n	8006832 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006808:	4b12      	ldr	r3, [pc, #72]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	4a11      	ldr	r2, [pc, #68]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 800680e:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8006812:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8006814:	4b0f      	ldr	r3, [pc, #60]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 8006816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006818:	4a0e      	ldr	r2, [pc, #56]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 800681a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800681e:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006824:	f023 0202 	bic.w	r2, r3, #2
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800682c:	4b09      	ldr	r3, [pc, #36]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 800682e:	2202      	movs	r2, #2
 8006830:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006832:	4b08      	ldr	r3, [pc, #32]	; (8006854 <HAL_RTC_DeactivateAlarm+0xb4>)
 8006834:	22ff      	movs	r2, #255	; 0xff
 8006836:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	370c      	adds	r7, #12
 800684e:	46bd      	mov	sp, r7
 8006850:	bc80      	pop	{r7}
 8006852:	4770      	bx	lr
 8006854:	40002800 	.word	0x40002800

08006858 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006860:	4b11      	ldr	r3, [pc, #68]	; (80068a8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006862:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006868:	4013      	ands	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f003 0301 	and.w	r3, r3, #1
 8006872:	2b00      	cmp	r3, #0
 8006874:	d005      	beq.n	8006882 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006876:	4b0c      	ldr	r3, [pc, #48]	; (80068a8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006878:	2201      	movs	r2, #1
 800687a:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f7fb f9b0 	bl	8001be2 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f003 0302 	and.w	r3, r3, #2
 8006888:	2b00      	cmp	r3, #0
 800688a:	d005      	beq.n	8006898 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800688c:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <HAL_RTC_AlarmIRQHandler+0x50>)
 800688e:	2202      	movs	r2, #2
 8006890:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 f94a 	bl	8006b2c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80068a0:	bf00      	nop
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40002800 	.word	0x40002800

080068ac <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80068b4:	4b0f      	ldr	r3, [pc, #60]	; (80068f4 <HAL_RTC_WaitForSynchro+0x48>)
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	4a0e      	ldr	r2, [pc, #56]	; (80068f4 <HAL_RTC_WaitForSynchro+0x48>)
 80068ba:	f023 0320 	bic.w	r3, r3, #32
 80068be:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80068c0:	f7fb f80c 	bl	80018dc <HAL_GetTick>
 80068c4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80068c6:	e009      	b.n	80068dc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80068c8:	f7fb f808 	bl	80018dc <HAL_GetTick>
 80068cc:	4602      	mov	r2, r0
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	1ad3      	subs	r3, r2, r3
 80068d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068d6:	d901      	bls.n	80068dc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e006      	b.n	80068ea <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80068dc:	4b05      	ldr	r3, [pc, #20]	; (80068f4 <HAL_RTC_WaitForSynchro+0x48>)
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f003 0320 	and.w	r3, r3, #32
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d0ef      	beq.n	80068c8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	40002800 	.word	0x40002800

080068f8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006900:	2300      	movs	r3, #0
 8006902:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8006904:	4b15      	ldr	r3, [pc, #84]	; (800695c <RTC_EnterInitMode+0x64>)
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690c:	2b00      	cmp	r3, #0
 800690e:	d120      	bne.n	8006952 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006910:	4b12      	ldr	r3, [pc, #72]	; (800695c <RTC_EnterInitMode+0x64>)
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	4a11      	ldr	r2, [pc, #68]	; (800695c <RTC_EnterInitMode+0x64>)
 8006916:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800691a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800691c:	f7fa ffde 	bl	80018dc <HAL_GetTick>
 8006920:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006922:	e00d      	b.n	8006940 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006924:	f7fa ffda 	bl	80018dc <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006932:	d905      	bls.n	8006940 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2203      	movs	r2, #3
 800693c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006940:	4b06      	ldr	r3, [pc, #24]	; (800695c <RTC_EnterInitMode+0x64>)
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006948:	2b00      	cmp	r3, #0
 800694a:	d102      	bne.n	8006952 <RTC_EnterInitMode+0x5a>
 800694c:	7bfb      	ldrb	r3, [r7, #15]
 800694e:	2b03      	cmp	r3, #3
 8006950:	d1e8      	bne.n	8006924 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8006952:	7bfb      	ldrb	r3, [r7, #15]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3710      	adds	r7, #16
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	40002800 	.word	0x40002800

08006960 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006968:	2300      	movs	r3, #0
 800696a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800696c:	4b1a      	ldr	r3, [pc, #104]	; (80069d8 <RTC_ExitInitMode+0x78>)
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	4a19      	ldr	r2, [pc, #100]	; (80069d8 <RTC_ExitInitMode+0x78>)
 8006972:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006976:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006978:	4b17      	ldr	r3, [pc, #92]	; (80069d8 <RTC_ExitInitMode+0x78>)
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	f003 0320 	and.w	r3, r3, #32
 8006980:	2b00      	cmp	r3, #0
 8006982:	d10c      	bne.n	800699e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7ff ff91 	bl	80068ac <HAL_RTC_WaitForSynchro>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d01e      	beq.n	80069ce <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2203      	movs	r2, #3
 8006994:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	73fb      	strb	r3, [r7, #15]
 800699c:	e017      	b.n	80069ce <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800699e:	4b0e      	ldr	r3, [pc, #56]	; (80069d8 <RTC_ExitInitMode+0x78>)
 80069a0:	699b      	ldr	r3, [r3, #24]
 80069a2:	4a0d      	ldr	r2, [pc, #52]	; (80069d8 <RTC_ExitInitMode+0x78>)
 80069a4:	f023 0320 	bic.w	r3, r3, #32
 80069a8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f7ff ff7e 	bl	80068ac <HAL_RTC_WaitForSynchro>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d005      	beq.n	80069c2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2203      	movs	r2, #3
 80069ba:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80069c2:	4b05      	ldr	r3, [pc, #20]	; (80069d8 <RTC_ExitInitMode+0x78>)
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	4a04      	ldr	r2, [pc, #16]	; (80069d8 <RTC_ExitInitMode+0x78>)
 80069c8:	f043 0320 	orr.w	r3, r3, #32
 80069cc:	6193      	str	r3, [r2, #24]
  }

  return status;
 80069ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	40002800 	.word	0x40002800

080069dc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	4603      	mov	r3, r0
 80069e4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80069ea:	79fb      	ldrb	r3, [r7, #7]
 80069ec:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80069ee:	e005      	b.n	80069fc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	3301      	adds	r3, #1
 80069f4:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80069f6:	7afb      	ldrb	r3, [r7, #11]
 80069f8:	3b0a      	subs	r3, #10
 80069fa:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80069fc:	7afb      	ldrb	r3, [r7, #11]
 80069fe:	2b09      	cmp	r3, #9
 8006a00:	d8f6      	bhi.n	80069f0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	011b      	lsls	r3, r3, #4
 8006a08:	b2da      	uxtb	r2, r3
 8006a0a:	7afb      	ldrb	r3, [r7, #11]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	b2db      	uxtb	r3, r3
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3714      	adds	r7, #20
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bc80      	pop	{r7}
 8006a18:	4770      	bx	lr
	...

08006a1c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_RTCEx_EnableBypassShadow+0x16>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e01f      	b.n	8006a72 <HAL_RTCEx_EnableBypassShadow+0x56>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a42:	4b0e      	ldr	r3, [pc, #56]	; (8006a7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a44:	22ca      	movs	r2, #202	; 0xca
 8006a46:	625a      	str	r2, [r3, #36]	; 0x24
 8006a48:	4b0c      	ldr	r3, [pc, #48]	; (8006a7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a4a:	2253      	movs	r2, #83	; 0x53
 8006a4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006a4e:	4b0b      	ldr	r3, [pc, #44]	; (8006a7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	4a0a      	ldr	r2, [pc, #40]	; (8006a7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a54:	f043 0320 	orr.w	r3, r3, #32
 8006a58:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a5a:	4b08      	ldr	r3, [pc, #32]	; (8006a7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a5c:	22ff      	movs	r2, #255	; 0xff
 8006a5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bc80      	pop	{r7}
 8006a7a:	4770      	bx	lr
 8006a7c:	40002800 	.word	0x40002800

08006a80 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d101      	bne.n	8006a96 <HAL_RTCEx_SetSSRU_IT+0x16>
 8006a92:	2302      	movs	r3, #2
 8006a94:	e027      	b.n	8006ae6 <HAL_RTCEx_SetSSRU_IT+0x66>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006aa6:	4b12      	ldr	r3, [pc, #72]	; (8006af0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006aa8:	22ca      	movs	r2, #202	; 0xca
 8006aaa:	625a      	str	r2, [r3, #36]	; 0x24
 8006aac:	4b10      	ldr	r3, [pc, #64]	; (8006af0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006aae:	2253      	movs	r2, #83	; 0x53
 8006ab0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8006ab2:	4b0f      	ldr	r3, [pc, #60]	; (8006af0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	4a0e      	ldr	r2, [pc, #56]	; (8006af0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006abc:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8006abe:	4b0d      	ldr	r3, [pc, #52]	; (8006af4 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006ac0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ac4:	4a0b      	ldr	r2, [pc, #44]	; (8006af4 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006ac6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006aca:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ace:	4b08      	ldr	r3, [pc, #32]	; (8006af0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006ad0:	22ff      	movs	r2, #255	; 0xff
 8006ad2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006ae4:	2300      	movs	r3, #0
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bc80      	pop	{r7}
 8006aee:	4770      	bx	lr
 8006af0:	40002800 	.word	0x40002800
 8006af4:	58000800 	.word	0x58000800

08006af8 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8006b00:	4b09      	ldr	r3, [pc, #36]	; (8006b28 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8006b0c:	4b06      	ldr	r3, [pc, #24]	; (8006b28 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006b0e:	2240      	movs	r2, #64	; 0x40
 8006b10:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f7fb f86f 	bl	8001bf6 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006b20:	bf00      	nop
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	40002800 	.word	0x40002800

08006b2c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bc80      	pop	{r7}
 8006b3c:	4770      	bx	lr
	...

08006b40 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006b4c:	4b07      	ldr	r3, [pc, #28]	; (8006b6c <HAL_RTCEx_BKUPWrite+0x2c>)
 8006b4e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	4413      	add	r3, r2
 8006b58:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	601a      	str	r2, [r3, #0]
}
 8006b60:	bf00      	nop
 8006b62:	371c      	adds	r7, #28
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bc80      	pop	{r7}
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	4000b100 	.word	0x4000b100

08006b70 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b085      	sub	sp, #20
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006b7a:	4b07      	ldr	r3, [pc, #28]	; (8006b98 <HAL_RTCEx_BKUPRead+0x28>)
 8006b7c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	4413      	add	r3, r2
 8006b86:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bc80      	pop	{r7}
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	4000b100 	.word	0x4000b100

08006b9c <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006ba4:	4b06      	ldr	r3, [pc, #24]	; (8006bc0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006bac:	4904      	ldr	r1, [pc, #16]	; (8006bc0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	608b      	str	r3, [r1, #8]
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bc80      	pop	{r7}
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop
 8006bc0:	58000400 	.word	0x58000400

08006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006bc8:	4b05      	ldr	r3, [pc, #20]	; (8006be0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bce:	4a04      	ldr	r2, [pc, #16]	; (8006be0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006bd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006bd8:	bf00      	nop
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bc80      	pop	{r7}
 8006bde:	4770      	bx	lr
 8006be0:	58000400 	.word	0x58000400

08006be4 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8006be4:	b480      	push	{r7}
 8006be6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006be8:	4b05      	ldr	r3, [pc, #20]	; (8006c00 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bee:	4a04      	ldr	r2, [pc, #16]	; (8006c00 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006bf0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006bf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006bf8:	bf00      	nop
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bc80      	pop	{r7}
 8006bfe:	4770      	bx	lr
 8006c00:	58000400 	.word	0x58000400

08006c04 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8006c04:	b480      	push	{r7}
 8006c06:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006c08:	4b03      	ldr	r3, [pc, #12]	; (8006c18 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8006c0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c0e:	619a      	str	r2, [r3, #24]
}
 8006c10:	bf00      	nop
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bc80      	pop	{r7}
 8006c16:	4770      	bx	lr
 8006c18:	58000400 	.word	0x58000400

08006c1c <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006c20:	4b06      	ldr	r3, [pc, #24]	; (8006c3c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	f003 0302 	and.w	r3, r3, #2
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d101      	bne.n	8006c30 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e000      	b.n	8006c32 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	58000400 	.word	0x58000400

08006c40 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8006c40:	b480      	push	{r7}
 8006c42:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006c44:	4b06      	ldr	r3, [pc, #24]	; (8006c60 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8006c46:	695b      	ldr	r3, [r3, #20]
 8006c48:	f003 0304 	and.w	r3, r3, #4
 8006c4c:	2b04      	cmp	r3, #4
 8006c4e:	d101      	bne.n	8006c54 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8006c50:	2301      	movs	r3, #1
 8006c52:	e000      	b.n	8006c56 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bc80      	pop	{r7}
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	58000400 	.word	0x58000400

08006c64 <LL_RCC_RF_DisableReset>:
{
 8006c64:	b480      	push	{r7}
 8006c66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006c68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c74:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006c78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006c7c:	bf00      	nop
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bc80      	pop	{r7}
 8006c82:	4770      	bx	lr

08006c84 <LL_RCC_IsRFUnderReset>:
{
 8006c84:	b480      	push	{r7}
 8006c86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006c88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c98:	d101      	bne.n	8006c9e <LL_RCC_IsRFUnderReset+0x1a>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e000      	b.n	8006ca0 <LL_RCC_IsRFUnderReset+0x1c>
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bc80      	pop	{r7}
 8006ca6:	4770      	bx	lr

08006ca8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006cb0:	4b06      	ldr	r3, [pc, #24]	; (8006ccc <LL_EXTI_EnableIT_32_63+0x24>)
 8006cb2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006cb6:	4905      	ldr	r1, [pc, #20]	; (8006ccc <LL_EXTI_EnableIT_32_63+0x24>)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bc80      	pop	{r7}
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	58000800 	.word	0x58000800

08006cd0 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d103      	bne.n	8006ce6 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	73fb      	strb	r3, [r7, #15]
    return status;
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
 8006ce4:	e04b      	b.n	8006d7e <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	799b      	ldrb	r3, [r3, #6]
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d105      	bne.n	8006d00 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7fa fc4c 	bl	8001598 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2202      	movs	r2, #2
 8006d04:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8006d06:	f7ff ffad 	bl	8006c64 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006d0a:	4b1f      	ldr	r3, [pc, #124]	; (8006d88 <HAL_SUBGHZ_Init+0xb8>)
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	00db      	lsls	r3, r3, #3
 8006d12:	1a9b      	subs	r3, r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	0cdb      	lsrs	r3, r3, #19
 8006d18:	2264      	movs	r2, #100	; 0x64
 8006d1a:	fb02 f303 	mul.w	r3, r2, r3
 8006d1e:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d105      	bne.n	8006d32 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	609a      	str	r2, [r3, #8]
      break;
 8006d30:	e007      	b.n	8006d42 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	3b01      	subs	r3, #1
 8006d36:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8006d38:	f7ff ffa4 	bl	8006c84 <LL_RCC_IsRFUnderReset>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1ee      	bne.n	8006d20 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8006d42:	f7ff ff3f 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8006d46:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006d4a:	f7ff ffad 	bl	8006ca8 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8006d4e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006d52:	f7ff ff23 	bl	8006b9c <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8006d56:	f7ff ff55 	bl	8006c04 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8006d5a:	7bfb      	ldrb	r3, [r7, #15]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10a      	bne.n	8006d76 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f000 faa5 	bl	80072b4 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2201      	movs	r2, #1
 8006d7a:	719a      	strb	r2, [r3, #6]

  return status;
 8006d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	20000000 	.word	0x20000000

08006d8c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	607a      	str	r2, [r7, #4]
 8006d96:	461a      	mov	r2, r3
 8006d98:	460b      	mov	r3, r1
 8006d9a:	817b      	strh	r3, [r7, #10]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	799b      	ldrb	r3, [r3, #6]
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d14a      	bne.n	8006e40 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	795b      	ldrb	r3, [r3, #5]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d101      	bne.n	8006db6 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8006db2:	2302      	movs	r3, #2
 8006db4:	e045      	b.n	8006e42 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2201      	movs	r2, #1
 8006dba:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 fb44 	bl	8007450 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006dc8:	f7ff ff0c 	bl	8006be4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006dcc:	210d      	movs	r1, #13
 8006dce:	68f8      	ldr	r0, [r7, #12]
 8006dd0:	f000 fa90 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006dd4:	897b      	ldrh	r3, [r7, #10]
 8006dd6:	0a1b      	lsrs	r3, r3, #8
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	4619      	mov	r1, r3
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	f000 fa88 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006de4:	897b      	ldrh	r3, [r7, #10]
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	4619      	mov	r1, r3
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f000 fa82 	bl	80072f4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006df0:	2300      	movs	r3, #0
 8006df2:	82bb      	strh	r3, [r7, #20]
 8006df4:	e00a      	b.n	8006e0c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006df6:	8abb      	ldrh	r3, [r7, #20]
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f000 fa77 	bl	80072f4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006e06:	8abb      	ldrh	r3, [r7, #20]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	82bb      	strh	r3, [r7, #20]
 8006e0c:	8aba      	ldrh	r2, [r7, #20]
 8006e0e:	893b      	ldrh	r3, [r7, #8]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d3f0      	bcc.n	8006df6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006e14:	f7ff fed6 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 fb3d 	bl	8007498 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	75fb      	strb	r3, [r7, #23]
 8006e2a:	e001      	b.n	8006e30 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2201      	movs	r2, #1
 8006e34:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	715a      	strb	r2, [r3, #5]

    return status;
 8006e3c:	7dfb      	ldrb	r3, [r7, #23]
 8006e3e:	e000      	b.n	8006e42 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006e40:	2302      	movs	r3, #2
  }
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3718      	adds	r7, #24
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b088      	sub	sp, #32
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	60f8      	str	r0, [r7, #12]
 8006e52:	607a      	str	r2, [r7, #4]
 8006e54:	461a      	mov	r2, r3
 8006e56:	460b      	mov	r3, r1
 8006e58:	817b      	strh	r3, [r7, #10]
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	799b      	ldrb	r3, [r3, #6]
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d14a      	bne.n	8006f02 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	795b      	ldrb	r3, [r3, #5]
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d101      	bne.n	8006e78 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8006e74:	2302      	movs	r3, #2
 8006e76:	e045      	b.n	8006f04 <HAL_SUBGHZ_ReadRegisters+0xba>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 fae6 	bl	8007450 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006e84:	f7ff feae 	bl	8006be4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006e88:	211d      	movs	r1, #29
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f000 fa32 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006e90:	897b      	ldrh	r3, [r7, #10]
 8006e92:	0a1b      	lsrs	r3, r3, #8
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	4619      	mov	r1, r3
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f000 fa2a 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006ea0:	897b      	ldrh	r3, [r7, #10]
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f000 fa24 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006eac:	2100      	movs	r1, #0
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f000 fa20 	bl	80072f4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	82fb      	strh	r3, [r7, #22]
 8006eb8:	e009      	b.n	8006ece <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006eba:	69b9      	ldr	r1, [r7, #24]
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f000 fa6f 	bl	80073a0 <SUBGHZSPI_Receive>
      pData++;
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006ec8:	8afb      	ldrh	r3, [r7, #22]
 8006eca:	3301      	adds	r3, #1
 8006ecc:	82fb      	strh	r3, [r7, #22]
 8006ece:	8afa      	ldrh	r2, [r7, #22]
 8006ed0:	893b      	ldrh	r3, [r7, #8]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d3f1      	bcc.n	8006eba <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006ed6:	f7ff fe75 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 fadc 	bl	8007498 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	77fb      	strb	r3, [r7, #31]
 8006eec:	e001      	b.n	8006ef2 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2200      	movs	r2, #0
 8006efc:	715a      	strb	r2, [r3, #5]

    return status;
 8006efe:	7ffb      	ldrb	r3, [r7, #31]
 8006f00:	e000      	b.n	8006f04 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8006f02:	2302      	movs	r3, #2
  }
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3720      	adds	r7, #32
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	607a      	str	r2, [r7, #4]
 8006f16:	461a      	mov	r2, r3
 8006f18:	460b      	mov	r3, r1
 8006f1a:	72fb      	strb	r3, [r7, #11]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	799b      	ldrb	r3, [r3, #6]
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d14a      	bne.n	8006fc0 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	795b      	ldrb	r3, [r3, #5]
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d101      	bne.n	8006f36 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8006f32:	2302      	movs	r3, #2
 8006f34:	e045      	b.n	8006fc2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f000 fa87 	bl	8007450 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006f42:	7afb      	ldrb	r3, [r7, #11]
 8006f44:	2b84      	cmp	r3, #132	; 0x84
 8006f46:	d002      	beq.n	8006f4e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8006f48:	7afb      	ldrb	r3, [r7, #11]
 8006f4a:	2b94      	cmp	r3, #148	; 0x94
 8006f4c:	d103      	bne.n	8006f56 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2201      	movs	r2, #1
 8006f52:	711a      	strb	r2, [r3, #4]
 8006f54:	e002      	b.n	8006f5c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006f5c:	f7ff fe42 	bl	8006be4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006f60:	7afb      	ldrb	r3, [r7, #11]
 8006f62:	4619      	mov	r1, r3
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 f9c5 	bl	80072f4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	82bb      	strh	r3, [r7, #20]
 8006f6e:	e00a      	b.n	8006f86 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006f70:	8abb      	ldrh	r3, [r7, #20]
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	4413      	add	r3, r2
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	4619      	mov	r1, r3
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f000 f9ba 	bl	80072f4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006f80:	8abb      	ldrh	r3, [r7, #20]
 8006f82:	3301      	adds	r3, #1
 8006f84:	82bb      	strh	r3, [r7, #20]
 8006f86:	8aba      	ldrh	r2, [r7, #20]
 8006f88:	893b      	ldrh	r3, [r7, #8]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d3f0      	bcc.n	8006f70 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006f8e:	f7ff fe19 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8006f92:	7afb      	ldrb	r3, [r7, #11]
 8006f94:	2b84      	cmp	r3, #132	; 0x84
 8006f96:	d002      	beq.n	8006f9e <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 fa7d 	bl	8007498 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d002      	beq.n	8006fac <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	75fb      	strb	r3, [r7, #23]
 8006faa:	e001      	b.n	8006fb0 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006fac:	2300      	movs	r3, #0
 8006fae:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	715a      	strb	r2, [r3, #5]

    return status;
 8006fbc:	7dfb      	ldrb	r3, [r7, #23]
 8006fbe:	e000      	b.n	8006fc2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006fc0:	2302      	movs	r3, #2
  }
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3718      	adds	r7, #24
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006fca:	b580      	push	{r7, lr}
 8006fcc:	b088      	sub	sp, #32
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	60f8      	str	r0, [r7, #12]
 8006fd2:	607a      	str	r2, [r7, #4]
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	72fb      	strb	r3, [r7, #11]
 8006fda:	4613      	mov	r3, r2
 8006fdc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	799b      	ldrb	r3, [r3, #6]
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d13d      	bne.n	8007068 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	795b      	ldrb	r3, [r3, #5]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d101      	bne.n	8006ff8 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8006ff4:	2302      	movs	r3, #2
 8006ff6:	e038      	b.n	800706a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 fa26 	bl	8007450 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007004:	f7ff fdee 	bl	8006be4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007008:	7afb      	ldrb	r3, [r7, #11]
 800700a:	4619      	mov	r1, r3
 800700c:	68f8      	ldr	r0, [r7, #12]
 800700e:	f000 f971 	bl	80072f4 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007012:	2100      	movs	r1, #0
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f000 f96d 	bl	80072f4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800701a:	2300      	movs	r3, #0
 800701c:	82fb      	strh	r3, [r7, #22]
 800701e:	e009      	b.n	8007034 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007020:	69b9      	ldr	r1, [r7, #24]
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f000 f9bc 	bl	80073a0 <SUBGHZSPI_Receive>
      pData++;
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	3301      	adds	r3, #1
 800702c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800702e:	8afb      	ldrh	r3, [r7, #22]
 8007030:	3301      	adds	r3, #1
 8007032:	82fb      	strh	r3, [r7, #22]
 8007034:	8afa      	ldrh	r2, [r7, #22]
 8007036:	893b      	ldrh	r3, [r7, #8]
 8007038:	429a      	cmp	r2, r3
 800703a:	d3f1      	bcc.n	8007020 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800703c:	f7ff fdc2 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 fa29 	bl	8007498 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d002      	beq.n	8007054 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	77fb      	strb	r3, [r7, #31]
 8007052:	e001      	b.n	8007058 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007054:	2300      	movs	r3, #0
 8007056:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2201      	movs	r2, #1
 800705c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2200      	movs	r2, #0
 8007062:	715a      	strb	r2, [r3, #5]

    return status;
 8007064:	7ffb      	ldrb	r3, [r7, #31]
 8007066:	e000      	b.n	800706a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007068:	2302      	movs	r3, #2
  }
}
 800706a:	4618      	mov	r0, r3
 800706c:	3720      	adds	r7, #32
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}

08007072 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007072:	b580      	push	{r7, lr}
 8007074:	b086      	sub	sp, #24
 8007076:	af00      	add	r7, sp, #0
 8007078:	60f8      	str	r0, [r7, #12]
 800707a:	607a      	str	r2, [r7, #4]
 800707c:	461a      	mov	r2, r3
 800707e:	460b      	mov	r3, r1
 8007080:	72fb      	strb	r3, [r7, #11]
 8007082:	4613      	mov	r3, r2
 8007084:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	799b      	ldrb	r3, [r3, #6]
 800708a:	b2db      	uxtb	r3, r3
 800708c:	2b01      	cmp	r3, #1
 800708e:	d13e      	bne.n	800710e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	795b      	ldrb	r3, [r3, #5]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d101      	bne.n	800709c <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007098:	2302      	movs	r3, #2
 800709a:	e039      	b.n	8007110 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2201      	movs	r2, #1
 80070a0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 f9d4 	bl	8007450 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80070a8:	f7ff fd9c 	bl	8006be4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 80070ac:	210e      	movs	r1, #14
 80070ae:	68f8      	ldr	r0, [r7, #12]
 80070b0:	f000 f920 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80070b4:	7afb      	ldrb	r3, [r7, #11]
 80070b6:	4619      	mov	r1, r3
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f000 f91b 	bl	80072f4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80070be:	2300      	movs	r3, #0
 80070c0:	82bb      	strh	r3, [r7, #20]
 80070c2:	e00a      	b.n	80070da <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80070c4:	8abb      	ldrh	r3, [r7, #20]
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	4413      	add	r3, r2
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	4619      	mov	r1, r3
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f000 f910 	bl	80072f4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80070d4:	8abb      	ldrh	r3, [r7, #20]
 80070d6:	3301      	adds	r3, #1
 80070d8:	82bb      	strh	r3, [r7, #20]
 80070da:	8aba      	ldrh	r2, [r7, #20]
 80070dc:	893b      	ldrh	r3, [r7, #8]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d3f0      	bcc.n	80070c4 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80070e2:	f7ff fd6f 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 f9d6 	bl	8007498 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d002      	beq.n	80070fa <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	75fb      	strb	r3, [r7, #23]
 80070f8:	e001      	b.n	80070fe <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2201      	movs	r2, #1
 8007102:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	715a      	strb	r2, [r3, #5]

    return status;
 800710a:	7dfb      	ldrb	r3, [r7, #23]
 800710c:	e000      	b.n	8007110 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800710e:	2302      	movs	r3, #2
  }
}
 8007110:	4618      	mov	r0, r3
 8007112:	3718      	adds	r7, #24
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b088      	sub	sp, #32
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	607a      	str	r2, [r7, #4]
 8007122:	461a      	mov	r2, r3
 8007124:	460b      	mov	r3, r1
 8007126:	72fb      	strb	r3, [r7, #11]
 8007128:	4613      	mov	r3, r2
 800712a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	799b      	ldrb	r3, [r3, #6]
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b01      	cmp	r3, #1
 8007138:	d141      	bne.n	80071be <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	795b      	ldrb	r3, [r3, #5]
 800713e:	2b01      	cmp	r3, #1
 8007140:	d101      	bne.n	8007146 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007142:	2302      	movs	r3, #2
 8007144:	e03c      	b.n	80071c0 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2201      	movs	r2, #1
 800714a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800714c:	68f8      	ldr	r0, [r7, #12]
 800714e:	f000 f97f 	bl	8007450 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007152:	f7ff fd47 	bl	8006be4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007156:	211e      	movs	r1, #30
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f000 f8cb 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800715e:	7afb      	ldrb	r3, [r7, #11]
 8007160:	4619      	mov	r1, r3
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 f8c6 	bl	80072f4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007168:	2100      	movs	r1, #0
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f000 f8c2 	bl	80072f4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007170:	2300      	movs	r3, #0
 8007172:	82fb      	strh	r3, [r7, #22]
 8007174:	e009      	b.n	800718a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007176:	69b9      	ldr	r1, [r7, #24]
 8007178:	68f8      	ldr	r0, [r7, #12]
 800717a:	f000 f911 	bl	80073a0 <SUBGHZSPI_Receive>
      pData++;
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	3301      	adds	r3, #1
 8007182:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007184:	8afb      	ldrh	r3, [r7, #22]
 8007186:	3301      	adds	r3, #1
 8007188:	82fb      	strh	r3, [r7, #22]
 800718a:	8afa      	ldrh	r2, [r7, #22]
 800718c:	893b      	ldrh	r3, [r7, #8]
 800718e:	429a      	cmp	r2, r3
 8007190:	d3f1      	bcc.n	8007176 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007192:	f7ff fd17 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f000 f97e 	bl	8007498 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d002      	beq.n	80071aa <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	77fb      	strb	r3, [r7, #31]
 80071a8:	e001      	b.n	80071ae <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 80071aa:	2300      	movs	r3, #0
 80071ac:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2200      	movs	r2, #0
 80071b8:	715a      	strb	r2, [r3, #5]

    return status;
 80071ba:	7ffb      	ldrb	r3, [r7, #31]
 80071bc:	e000      	b.n	80071c0 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80071be:	2302      	movs	r3, #2
  }
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3720      	adds	r7, #32
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 80071d0:	2300      	movs	r3, #0
 80071d2:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 80071d4:	f107 020c 	add.w	r2, r7, #12
 80071d8:	2302      	movs	r3, #2
 80071da:	2112      	movs	r1, #18
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7ff fef4 	bl	8006fca <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 80071e2:	7b3b      	ldrb	r3, [r7, #12]
 80071e4:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 80071e6:	89fb      	ldrh	r3, [r7, #14]
 80071e8:	021b      	lsls	r3, r3, #8
 80071ea:	b21a      	sxth	r2, r3
 80071ec:	7b7b      	ldrb	r3, [r7, #13]
 80071ee:	b21b      	sxth	r3, r3
 80071f0:	4313      	orrs	r3, r2
 80071f2:	b21b      	sxth	r3, r3
 80071f4:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 80071f6:	89fb      	ldrh	r3, [r7, #14]
 80071f8:	f003 0301 	and.w	r3, r3, #1
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f017 f915 	bl	801e430 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007206:	89fb      	ldrh	r3, [r7, #14]
 8007208:	f003 0302 	and.w	r3, r3, #2
 800720c:	2b00      	cmp	r3, #0
 800720e:	d002      	beq.n	8007216 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f017 f91b 	bl	801e44c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007216:	89fb      	ldrh	r3, [r7, #14]
 8007218:	f003 0304 	and.w	r3, r3, #4
 800721c:	2b00      	cmp	r3, #0
 800721e:	d002      	beq.n	8007226 <HAL_SUBGHZ_IRQHandler+0x5e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f017 f96b 	bl	801e4fc <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007226:	89fb      	ldrh	r3, [r7, #14]
 8007228:	f003 0308 	and.w	r3, r3, #8
 800722c:	2b00      	cmp	r3, #0
 800722e:	d002      	beq.n	8007236 <HAL_SUBGHZ_IRQHandler+0x6e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f017 f971 	bl	801e518 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007236:	89fb      	ldrh	r3, [r7, #14]
 8007238:	f003 0310 	and.w	r3, r3, #16
 800723c:	2b00      	cmp	r3, #0
 800723e:	d002      	beq.n	8007246 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f017 f977 	bl	801e534 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007246:	89fb      	ldrh	r3, [r7, #14]
 8007248:	f003 0320 	and.w	r3, r3, #32
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <HAL_SUBGHZ_IRQHandler+0x8e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f017 f945 	bl	801e4e0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007256:	89fb      	ldrh	r3, [r7, #14]
 8007258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800725c:	2b00      	cmp	r3, #0
 800725e:	d002      	beq.n	8007266 <HAL_SUBGHZ_IRQHandler+0x9e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f017 f901 	bl	801e468 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007266:	89fb      	ldrh	r3, [r7, #14]
 8007268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00d      	beq.n	800728c <HAL_SUBGHZ_IRQHandler+0xc4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007270:	89fb      	ldrh	r3, [r7, #14]
 8007272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007276:	2b00      	cmp	r3, #0
 8007278:	d004      	beq.n	8007284 <HAL_SUBGHZ_IRQHandler+0xbc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800727a:	2101      	movs	r1, #1
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f017 f901 	bl	801e484 <HAL_SUBGHZ_CADStatusCallback>
 8007282:	e003      	b.n	800728c <HAL_SUBGHZ_IRQHandler+0xc4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007284:	2100      	movs	r1, #0
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f017 f8fc 	bl	801e484 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800728c:	89fb      	ldrh	r3, [r7, #14]
 800728e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007292:	2b00      	cmp	r3, #0
 8007294:	d002      	beq.n	800729c <HAL_SUBGHZ_IRQHandler+0xd4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f017 f912 	bl	801e4c0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800729c:	f107 020c 	add.w	r2, r7, #12
 80072a0:	2302      	movs	r3, #2
 80072a2:	2102      	movs	r1, #2
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7ff fe31 	bl	8006f0c <HAL_SUBGHZ_ExecSetCmd>
}
 80072aa:	bf00      	nop
 80072ac:	3710      	adds	r7, #16
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
	...

080072b4 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80072bc:	4b0c      	ldr	r3, [pc, #48]	; (80072f0 <SUBGHZSPI_Init+0x3c>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a0b      	ldr	r2, [pc, #44]	; (80072f0 <SUBGHZSPI_Init+0x3c>)
 80072c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072c6:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80072c8:	4a09      	ldr	r2, [pc, #36]	; (80072f0 <SUBGHZSPI_Init+0x3c>)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 80072d0:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80072d2:	4b07      	ldr	r3, [pc, #28]	; (80072f0 <SUBGHZSPI_Init+0x3c>)
 80072d4:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 80072d8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80072da:	4b05      	ldr	r3, [pc, #20]	; (80072f0 <SUBGHZSPI_Init+0x3c>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a04      	ldr	r2, [pc, #16]	; (80072f0 <SUBGHZSPI_Init+0x3c>)
 80072e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072e4:	6013      	str	r3, [r2, #0]
}
 80072e6:	bf00      	nop
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bc80      	pop	{r7}
 80072ee:	4770      	bx	lr
 80072f0:	58010000 	.word	0x58010000

080072f4 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b087      	sub	sp, #28
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	460b      	mov	r3, r1
 80072fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007300:	2300      	movs	r3, #0
 8007302:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007304:	4b23      	ldr	r3, [pc, #140]	; (8007394 <SUBGHZSPI_Transmit+0xa0>)
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	4613      	mov	r3, r2
 800730a:	00db      	lsls	r3, r3, #3
 800730c:	1a9b      	subs	r3, r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	0cdb      	lsrs	r3, r3, #19
 8007312:	2264      	movs	r2, #100	; 0x64
 8007314:	fb02 f303 	mul.w	r3, r2, r3
 8007318:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d105      	bne.n	800732c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	609a      	str	r2, [r3, #8]
      break;
 800732a:	e008      	b.n	800733e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	3b01      	subs	r3, #1
 8007330:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007332:	4b19      	ldr	r3, [pc, #100]	; (8007398 <SUBGHZSPI_Transmit+0xa4>)
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b02      	cmp	r3, #2
 800733c:	d1ed      	bne.n	800731a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800733e:	4b17      	ldr	r3, [pc, #92]	; (800739c <SUBGHZSPI_Transmit+0xa8>)
 8007340:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	78fa      	ldrb	r2, [r7, #3]
 8007346:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007348:	4b12      	ldr	r3, [pc, #72]	; (8007394 <SUBGHZSPI_Transmit+0xa0>)
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	4613      	mov	r3, r2
 800734e:	00db      	lsls	r3, r3, #3
 8007350:	1a9b      	subs	r3, r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	0cdb      	lsrs	r3, r3, #19
 8007356:	2264      	movs	r2, #100	; 0x64
 8007358:	fb02 f303 	mul.w	r3, r2, r3
 800735c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d105      	bne.n	8007370 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	609a      	str	r2, [r3, #8]
      break;
 800736e:	e008      	b.n	8007382 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	3b01      	subs	r3, #1
 8007374:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007376:	4b08      	ldr	r3, [pc, #32]	; (8007398 <SUBGHZSPI_Transmit+0xa4>)
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b01      	cmp	r3, #1
 8007380:	d1ed      	bne.n	800735e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007382:	4b05      	ldr	r3, [pc, #20]	; (8007398 <SUBGHZSPI_Transmit+0xa4>)
 8007384:	68db      	ldr	r3, [r3, #12]

  return status;
 8007386:	7dfb      	ldrb	r3, [r7, #23]
}
 8007388:	4618      	mov	r0, r3
 800738a:	371c      	adds	r7, #28
 800738c:	46bd      	mov	sp, r7
 800738e:	bc80      	pop	{r7}
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	20000000 	.word	0x20000000
 8007398:	58010000 	.word	0x58010000
 800739c:	5801000c 	.word	0x5801000c

080073a0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80073ae:	4b25      	ldr	r3, [pc, #148]	; (8007444 <SUBGHZSPI_Receive+0xa4>)
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	4613      	mov	r3, r2
 80073b4:	00db      	lsls	r3, r3, #3
 80073b6:	1a9b      	subs	r3, r3, r2
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	0cdb      	lsrs	r3, r3, #19
 80073bc:	2264      	movs	r2, #100	; 0x64
 80073be:	fb02 f303 	mul.w	r3, r2, r3
 80073c2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d105      	bne.n	80073d6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2201      	movs	r2, #1
 80073d2:	609a      	str	r2, [r3, #8]
      break;
 80073d4:	e008      	b.n	80073e8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	3b01      	subs	r3, #1
 80073da:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80073dc:	4b1a      	ldr	r3, [pc, #104]	; (8007448 <SUBGHZSPI_Receive+0xa8>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f003 0302 	and.w	r3, r3, #2
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d1ed      	bne.n	80073c4 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80073e8:	4b18      	ldr	r3, [pc, #96]	; (800744c <SUBGHZSPI_Receive+0xac>)
 80073ea:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	22ff      	movs	r2, #255	; 0xff
 80073f0:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80073f2:	4b14      	ldr	r3, [pc, #80]	; (8007444 <SUBGHZSPI_Receive+0xa4>)
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	4613      	mov	r3, r2
 80073f8:	00db      	lsls	r3, r3, #3
 80073fa:	1a9b      	subs	r3, r3, r2
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	0cdb      	lsrs	r3, r3, #19
 8007400:	2264      	movs	r2, #100	; 0x64
 8007402:	fb02 f303 	mul.w	r3, r2, r3
 8007406:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d105      	bne.n	800741a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	609a      	str	r2, [r3, #8]
      break;
 8007418:	e008      	b.n	800742c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	3b01      	subs	r3, #1
 800741e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007420:	4b09      	ldr	r3, [pc, #36]	; (8007448 <SUBGHZSPI_Receive+0xa8>)
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	2b01      	cmp	r3, #1
 800742a:	d1ed      	bne.n	8007408 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800742c:	4b06      	ldr	r3, [pc, #24]	; (8007448 <SUBGHZSPI_Receive+0xa8>)
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	b2da      	uxtb	r2, r3
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	701a      	strb	r2, [r3, #0]

  return status;
 8007436:	7dfb      	ldrb	r3, [r7, #23]
}
 8007438:	4618      	mov	r0, r3
 800743a:	371c      	adds	r7, #28
 800743c:	46bd      	mov	sp, r7
 800743e:	bc80      	pop	{r7}
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	20000000 	.word	0x20000000
 8007448:	58010000 	.word	0x58010000
 800744c:	5801000c 	.word	0x5801000c

08007450 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	791b      	ldrb	r3, [r3, #4]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d111      	bne.n	8007484 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007460:	4b0c      	ldr	r3, [pc, #48]	; (8007494 <SUBGHZ_CheckDeviceReady+0x44>)
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	4613      	mov	r3, r2
 8007466:	005b      	lsls	r3, r3, #1
 8007468:	4413      	add	r3, r2
 800746a:	00db      	lsls	r3, r3, #3
 800746c:	0c1b      	lsrs	r3, r3, #16
 800746e:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007470:	f7ff fbb8 	bl	8006be4 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	3b01      	subs	r3, #1
 8007478:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1f9      	bne.n	8007474 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007480:	f7ff fba0 	bl	8006bc4 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f807 	bl	8007498 <SUBGHZ_WaitOnBusy>
 800748a:	4603      	mov	r3, r0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3710      	adds	r7, #16
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}
 8007494:	20000000 	.word	0x20000000

08007498 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b086      	sub	sp, #24
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80074a0:	2300      	movs	r3, #0
 80074a2:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80074a4:	4b12      	ldr	r3, [pc, #72]	; (80074f0 <SUBGHZ_WaitOnBusy+0x58>)
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	4613      	mov	r3, r2
 80074aa:	005b      	lsls	r3, r3, #1
 80074ac:	4413      	add	r3, r2
 80074ae:	00db      	lsls	r3, r3, #3
 80074b0:	0d1b      	lsrs	r3, r3, #20
 80074b2:	2264      	movs	r2, #100	; 0x64
 80074b4:	fb02 f303 	mul.w	r3, r2, r3
 80074b8:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 80074ba:	f7ff fbc1 	bl	8006c40 <LL_PWR_IsActiveFlag_RFBUSYMS>
 80074be:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d105      	bne.n	80074d2 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2202      	movs	r2, #2
 80074ce:	609a      	str	r2, [r3, #8]
      break;
 80074d0:	e009      	b.n	80074e6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	3b01      	subs	r3, #1
 80074d6:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80074d8:	f7ff fba0 	bl	8006c1c <LL_PWR_IsActiveFlag_RFBUSYS>
 80074dc:	4602      	mov	r2, r0
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	4013      	ands	r3, r2
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d0e9      	beq.n	80074ba <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80074e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3718      	adds	r7, #24
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}
 80074f0:	20000000 	.word	0x20000000

080074f4 <LL_RCC_GetUSARTClockSource>:
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80074fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007500:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	401a      	ands	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	041b      	lsls	r3, r3, #16
 800750c:	4313      	orrs	r3, r2
}
 800750e:	4618      	mov	r0, r3
 8007510:	370c      	adds	r7, #12
 8007512:	46bd      	mov	sp, r7
 8007514:	bc80      	pop	{r7}
 8007516:	4770      	bx	lr

08007518 <LL_RCC_GetLPUARTClockSource>:
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007520:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007524:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4013      	ands	r3, r2
}
 800752c:	4618      	mov	r0, r3
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	bc80      	pop	{r7}
 8007534:	4770      	bx	lr

08007536 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b082      	sub	sp, #8
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e042      	b.n	80075ce <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800754e:	2b00      	cmp	r3, #0
 8007550:	d106      	bne.n	8007560 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7fa fcca 	bl	8001ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2224      	movs	r2, #36	; 0x24
 8007564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f022 0201 	bic.w	r2, r2, #1
 8007576:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 fc4b 	bl	8007e14 <UART_SetConfig>
 800757e:	4603      	mov	r3, r0
 8007580:	2b01      	cmp	r3, #1
 8007582:	d101      	bne.n	8007588 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	e022      	b.n	80075ce <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800758c:	2b00      	cmp	r3, #0
 800758e:	d002      	beq.n	8007596 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 feb3 	bl	80082fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	685a      	ldr	r2, [r3, #4]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689a      	ldr	r2, [r3, #8]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f042 0201 	orr.w	r2, r2, #1
 80075c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 ff39 	bl	800843e <UART_CheckIdleState>
 80075cc:	4603      	mov	r3, r0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
	...

080075d8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b08a      	sub	sp, #40	; 0x28
 80075dc:	af00      	add	r7, sp, #0
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	4613      	mov	r3, r2
 80075e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ec:	2b20      	cmp	r3, #32
 80075ee:	d142      	bne.n	8007676 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d002      	beq.n	80075fc <HAL_UART_Receive_IT+0x24>
 80075f6:	88fb      	ldrh	r3, [r7, #6]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d101      	bne.n	8007600 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e03b      	b.n	8007678 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007606:	2b01      	cmp	r3, #1
 8007608:	d101      	bne.n	800760e <HAL_UART_Receive_IT+0x36>
 800760a:	2302      	movs	r3, #2
 800760c:	e034      	b.n	8007678 <HAL_UART_Receive_IT+0xa0>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a17      	ldr	r2, [pc, #92]	; (8007680 <HAL_UART_Receive_IT+0xa8>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d01f      	beq.n	8007666 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d018      	beq.n	8007666 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	e853 3f00 	ldrex	r3, [r3]
 8007640:	613b      	str	r3, [r7, #16]
   return(result);
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007648:	627b      	str	r3, [r7, #36]	; 0x24
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	461a      	mov	r2, r3
 8007650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007652:	623b      	str	r3, [r7, #32]
 8007654:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007656:	69f9      	ldr	r1, [r7, #28]
 8007658:	6a3a      	ldr	r2, [r7, #32]
 800765a:	e841 2300 	strex	r3, r2, [r1]
 800765e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1e6      	bne.n	8007634 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007666:	88fb      	ldrh	r3, [r7, #6]
 8007668:	461a      	mov	r2, r3
 800766a:	68b9      	ldr	r1, [r7, #8]
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f000 fff9 	bl	8008664 <UART_Start_Receive_IT>
 8007672:	4603      	mov	r3, r0
 8007674:	e000      	b.n	8007678 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007676:	2302      	movs	r3, #2
  }
}
 8007678:	4618      	mov	r0, r3
 800767a:	3728      	adds	r7, #40	; 0x28
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	40008000 	.word	0x40008000

08007684 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b08a      	sub	sp, #40	; 0x28
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	4613      	mov	r3, r2
 8007690:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007698:	2b20      	cmp	r3, #32
 800769a:	d17a      	bne.n	8007792 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d002      	beq.n	80076a8 <HAL_UART_Transmit_DMA+0x24>
 80076a2:	88fb      	ldrh	r3, [r7, #6]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d101      	bne.n	80076ac <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	e073      	b.n	8007794 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d101      	bne.n	80076ba <HAL_UART_Transmit_DMA+0x36>
 80076b6:	2302      	movs	r3, #2
 80076b8:	e06c      	b.n	8007794 <HAL_UART_Transmit_DMA+0x110>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	88fa      	ldrh	r2, [r7, #6]
 80076cc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	88fa      	ldrh	r2, [r7, #6]
 80076d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2221      	movs	r2, #33	; 0x21
 80076e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d02c      	beq.n	800774a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076f4:	4a29      	ldr	r2, [pc, #164]	; (800779c <HAL_UART_Transmit_DMA+0x118>)
 80076f6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076fc:	4a28      	ldr	r2, [pc, #160]	; (80077a0 <HAL_UART_Transmit_DMA+0x11c>)
 80076fe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007704:	4a27      	ldr	r2, [pc, #156]	; (80077a4 <HAL_UART_Transmit_DMA+0x120>)
 8007706:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800770c:	2200      	movs	r2, #0
 800770e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007718:	4619      	mov	r1, r3
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	3328      	adds	r3, #40	; 0x28
 8007720:	461a      	mov	r2, r3
 8007722:	88fb      	ldrh	r3, [r7, #6]
 8007724:	f7fc f970 	bl	8003a08 <HAL_DMA_Start_IT>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00d      	beq.n	800774a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2210      	movs	r2, #16
 8007732:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2220      	movs	r2, #32
 8007742:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e024      	b.n	8007794 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2240      	movs	r2, #64	; 0x40
 8007750:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	3308      	adds	r3, #8
 8007760:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	e853 3f00 	ldrex	r3, [r3]
 8007768:	613b      	str	r3, [r7, #16]
   return(result);
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007770:	627b      	str	r3, [r7, #36]	; 0x24
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	3308      	adds	r3, #8
 8007778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800777a:	623a      	str	r2, [r7, #32]
 800777c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777e:	69f9      	ldr	r1, [r7, #28]
 8007780:	6a3a      	ldr	r2, [r7, #32]
 8007782:	e841 2300 	strex	r3, r2, [r1]
 8007786:	61bb      	str	r3, [r7, #24]
   return(result);
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1e5      	bne.n	800775a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800778e:	2300      	movs	r3, #0
 8007790:	e000      	b.n	8007794 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8007792:	2302      	movs	r3, #2
  }
}
 8007794:	4618      	mov	r0, r3
 8007796:	3728      	adds	r7, #40	; 0x28
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	080089b3 	.word	0x080089b3
 80077a0:	08008a4d 	.word	0x08008a4d
 80077a4:	08008a69 	.word	0x08008a69

080077a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b0ba      	sub	sp, #232	; 0xe8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	69db      	ldr	r3, [r3, #28]
 80077b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80077ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80077d2:	f640 030f 	movw	r3, #2063	; 0x80f
 80077d6:	4013      	ands	r3, r2
 80077d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80077dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d11b      	bne.n	800781c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80077e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077e8:	f003 0320 	and.w	r3, r3, #32
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d015      	beq.n	800781c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80077f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077f4:	f003 0320 	and.w	r3, r3, #32
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d105      	bne.n	8007808 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d009      	beq.n	800781c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800780c:	2b00      	cmp	r3, #0
 800780e:	f000 82d6 	beq.w	8007dbe <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	4798      	blx	r3
      }
      return;
 800781a:	e2d0      	b.n	8007dbe <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800781c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007820:	2b00      	cmp	r3, #0
 8007822:	f000 811f 	beq.w	8007a64 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007826:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800782a:	4b8b      	ldr	r3, [pc, #556]	; (8007a58 <HAL_UART_IRQHandler+0x2b0>)
 800782c:	4013      	ands	r3, r2
 800782e:	2b00      	cmp	r3, #0
 8007830:	d106      	bne.n	8007840 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007832:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007836:	4b89      	ldr	r3, [pc, #548]	; (8007a5c <HAL_UART_IRQHandler+0x2b4>)
 8007838:	4013      	ands	r3, r2
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 8112 	beq.w	8007a64 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	2b00      	cmp	r3, #0
 800784a:	d011      	beq.n	8007870 <HAL_UART_IRQHandler+0xc8>
 800784c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00b      	beq.n	8007870 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2201      	movs	r2, #1
 800785e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007866:	f043 0201 	orr.w	r2, r3, #1
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007874:	f003 0302 	and.w	r3, r3, #2
 8007878:	2b00      	cmp	r3, #0
 800787a:	d011      	beq.n	80078a0 <HAL_UART_IRQHandler+0xf8>
 800787c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007880:	f003 0301 	and.w	r3, r3, #1
 8007884:	2b00      	cmp	r3, #0
 8007886:	d00b      	beq.n	80078a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2202      	movs	r2, #2
 800788e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007896:	f043 0204 	orr.w	r2, r3, #4
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078a4:	f003 0304 	and.w	r3, r3, #4
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d011      	beq.n	80078d0 <HAL_UART_IRQHandler+0x128>
 80078ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078b0:	f003 0301 	and.w	r3, r3, #1
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00b      	beq.n	80078d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2204      	movs	r2, #4
 80078be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078c6:	f043 0202 	orr.w	r2, r3, #2
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078d4:	f003 0308 	and.w	r3, r3, #8
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d017      	beq.n	800790c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80078dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078e0:	f003 0320 	and.w	r3, r3, #32
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d105      	bne.n	80078f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80078e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80078ec:	4b5a      	ldr	r3, [pc, #360]	; (8007a58 <HAL_UART_IRQHandler+0x2b0>)
 80078ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00b      	beq.n	800790c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2208      	movs	r2, #8
 80078fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007902:	f043 0208 	orr.w	r2, r3, #8
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800790c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007914:	2b00      	cmp	r3, #0
 8007916:	d012      	beq.n	800793e <HAL_UART_IRQHandler+0x196>
 8007918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800791c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00c      	beq.n	800793e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800792c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007934:	f043 0220 	orr.w	r2, r3, #32
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007944:	2b00      	cmp	r3, #0
 8007946:	f000 823c 	beq.w	8007dc2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800794a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800794e:	f003 0320 	and.w	r3, r3, #32
 8007952:	2b00      	cmp	r3, #0
 8007954:	d013      	beq.n	800797e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800795a:	f003 0320 	and.w	r3, r3, #32
 800795e:	2b00      	cmp	r3, #0
 8007960:	d105      	bne.n	800796e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d007      	beq.n	800797e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007972:	2b00      	cmp	r3, #0
 8007974:	d003      	beq.n	800797e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007984:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007992:	2b40      	cmp	r3, #64	; 0x40
 8007994:	d005      	beq.n	80079a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007996:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800799a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d04f      	beq.n	8007a42 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 ffa0 	bl	80088e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b2:	2b40      	cmp	r3, #64	; 0x40
 80079b4:	d141      	bne.n	8007a3a <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	3308      	adds	r3, #8
 80079bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079c4:	e853 3f00 	ldrex	r3, [r3]
 80079c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80079cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80079d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	3308      	adds	r3, #8
 80079de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80079e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80079e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80079ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80079f2:	e841 2300 	strex	r3, r2, [r1]
 80079f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80079fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1d9      	bne.n	80079b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d013      	beq.n	8007a32 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a0e:	4a14      	ldr	r2, [pc, #80]	; (8007a60 <HAL_UART_IRQHandler+0x2b8>)
 8007a10:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7fc f8d2 	bl	8003bc0 <HAL_DMA_Abort_IT>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d017      	beq.n	8007a52 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007a2c:	4610      	mov	r0, r2
 8007a2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a30:	e00f      	b.n	8007a52 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f000 f9d9 	bl	8007dea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a38:	e00b      	b.n	8007a52 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 f9d5 	bl	8007dea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a40:	e007      	b.n	8007a52 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 f9d1 	bl	8007dea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007a50:	e1b7      	b.n	8007dc2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a52:	bf00      	nop
    return;
 8007a54:	e1b5      	b.n	8007dc2 <HAL_UART_IRQHandler+0x61a>
 8007a56:	bf00      	nop
 8007a58:	10000001 	.word	0x10000001
 8007a5c:	04000120 	.word	0x04000120
 8007a60:	08008ae9 	.word	0x08008ae9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	f040 814a 	bne.w	8007d02 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8007a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a72:	f003 0310 	and.w	r3, r3, #16
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 8143 	beq.w	8007d02 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8007a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a80:	f003 0310 	and.w	r3, r3, #16
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f000 813c 	beq.w	8007d02 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	2210      	movs	r2, #16
 8007a90:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a9c:	2b40      	cmp	r3, #64	; 0x40
 8007a9e:	f040 80b5 	bne.w	8007c0c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 8007aae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f000 8187 	beq.w	8007dc6 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007abe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	f080 817f 	bcs.w	8007dc6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007ace:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0320 	and.w	r3, r3, #32
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f040 8086 	bne.w	8007bf0 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007af8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007b0e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007b12:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007b1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007b1e:	e841 2300 	strex	r3, r2, [r1]
 8007b22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007b26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d1da      	bne.n	8007ae4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	3308      	adds	r3, #8
 8007b34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b38:	e853 3f00 	ldrex	r3, [r3]
 8007b3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007b3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b40:	f023 0301 	bic.w	r3, r3, #1
 8007b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	3308      	adds	r3, #8
 8007b4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007b56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007b5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007b5e:	e841 2300 	strex	r3, r2, [r1]
 8007b62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1e1      	bne.n	8007b2e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	3308      	adds	r3, #8
 8007b70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007b7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3308      	adds	r3, #8
 8007b8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b96:	e841 2300 	strex	r3, r2, [r1]
 8007b9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1e3      	bne.n	8007b6a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2220      	movs	r2, #32
 8007ba6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb8:	e853 3f00 	ldrex	r3, [r3]
 8007bbc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007bbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bc0:	f023 0310 	bic.w	r3, r3, #16
 8007bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	461a      	mov	r2, r3
 8007bce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007bd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8007bd4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007bd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007bda:	e841 2300 	strex	r3, r2, [r1]
 8007bde:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007be0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1e4      	bne.n	8007bb0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7fb ff8a 	bl	8003b04 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f8f9 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007c0a:	e0dc      	b.n	8007dc6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	1ad3      	subs	r3, r2, r3
 8007c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	f000 80ce 	beq.w	8007dca <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 8007c2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 80c9 	beq.w	8007dca <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c40:	e853 3f00 	ldrex	r3, [r3]
 8007c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	461a      	mov	r2, r3
 8007c56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007c5a:	647b      	str	r3, [r7, #68]	; 0x44
 8007c5c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c62:	e841 2300 	strex	r3, r2, [r1]
 8007c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1e4      	bne.n	8007c38 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3308      	adds	r3, #8
 8007c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c78:	e853 3f00 	ldrex	r3, [r3]
 8007c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8007c7e:	6a3b      	ldr	r3, [r7, #32]
 8007c80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c84:	f023 0301 	bic.w	r3, r3, #1
 8007c88:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	3308      	adds	r3, #8
 8007c92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007c96:	633a      	str	r2, [r7, #48]	; 0x30
 8007c98:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c9e:	e841 2300 	strex	r3, r2, [r1]
 8007ca2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d1e1      	bne.n	8007c6e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2220      	movs	r2, #32
 8007cae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	e853 3f00 	ldrex	r3, [r3]
 8007cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f023 0310 	bic.w	r3, r3, #16
 8007cd2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007ce0:	61fb      	str	r3, [r7, #28]
 8007ce2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce4:	69b9      	ldr	r1, [r7, #24]
 8007ce6:	69fa      	ldr	r2, [r7, #28]
 8007ce8:	e841 2300 	strex	r3, r2, [r1]
 8007cec:	617b      	str	r3, [r7, #20]
   return(result);
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1e4      	bne.n	8007cbe <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007cf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 f87e 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007d00:	e063      	b.n	8007dca <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d00e      	beq.n	8007d2c <HAL_UART_IRQHandler+0x584>
 8007d0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d008      	beq.n	8007d2c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007d22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f001 fb7d 	bl	8009424 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d2a:	e051      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d014      	beq.n	8007d62 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d105      	bne.n	8007d50 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d008      	beq.n	8007d62 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d03a      	beq.n	8007dce <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	4798      	blx	r3
    }
    return;
 8007d60:	e035      	b.n	8007dce <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d009      	beq.n	8007d82 <HAL_UART_IRQHandler+0x5da>
 8007d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d003      	beq.n	8007d82 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 feca 	bl	8008b14 <UART_EndTransmit_IT>
    return;
 8007d80:	e026      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d009      	beq.n	8007da2 <HAL_UART_IRQHandler+0x5fa>
 8007d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d92:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f001 fb54 	bl	8009448 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007da0:	e016      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007da6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d010      	beq.n	8007dd0 <HAL_UART_IRQHandler+0x628>
 8007dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	da0c      	bge.n	8007dd0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f001 fb3d 	bl	8009436 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007dbc:	e008      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
      return;
 8007dbe:	bf00      	nop
 8007dc0:	e006      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
    return;
 8007dc2:	bf00      	nop
 8007dc4:	e004      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
      return;
 8007dc6:	bf00      	nop
 8007dc8:	e002      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
      return;
 8007dca:	bf00      	nop
 8007dcc:	e000      	b.n	8007dd0 <HAL_UART_IRQHandler+0x628>
    return;
 8007dce:	bf00      	nop
  }
}
 8007dd0:	37e8      	adds	r7, #232	; 0xe8
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop

08007dd8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007de0:	bf00      	nop
 8007de2:	370c      	adds	r7, #12
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bc80      	pop	{r7}
 8007de8:	4770      	bx	lr

08007dea <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007dea:	b480      	push	{r7}
 8007dec:	b083      	sub	sp, #12
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007df2:	bf00      	nop
 8007df4:	370c      	adds	r7, #12
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bc80      	pop	{r7}
 8007dfa:	4770      	bx	lr

08007dfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007e08:	bf00      	nop
 8007e0a:	370c      	adds	r7, #12
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bc80      	pop	{r7}
 8007e10:	4770      	bx	lr
	...

08007e14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e18:	b08c      	sub	sp, #48	; 0x30
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	689a      	ldr	r2, [r3, #8]
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	695b      	ldr	r3, [r3, #20]
 8007e32:	431a      	orrs	r2, r3
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	4b94      	ldr	r3, [pc, #592]	; (8008094 <UART_SetConfig+0x280>)
 8007e44:	4013      	ands	r3, r2
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	6812      	ldr	r2, [r2, #0]
 8007e4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e4c:	430b      	orrs	r3, r1
 8007e4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	68da      	ldr	r2, [r3, #12]
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	430a      	orrs	r2, r1
 8007e64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	699b      	ldr	r3, [r3, #24]
 8007e6a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a89      	ldr	r2, [pc, #548]	; (8008098 <UART_SetConfig+0x284>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d004      	beq.n	8007e80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	6a1b      	ldr	r3, [r3, #32]
 8007e7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007e8a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007e8e:	697a      	ldr	r2, [r7, #20]
 8007e90:	6812      	ldr	r2, [r2, #0]
 8007e92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e94:	430b      	orrs	r3, r1
 8007e96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e9e:	f023 010f 	bic.w	r1, r3, #15
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a7a      	ldr	r2, [pc, #488]	; (800809c <UART_SetConfig+0x288>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d127      	bne.n	8007f08 <UART_SetConfig+0xf4>
 8007eb8:	2003      	movs	r0, #3
 8007eba:	f7ff fb1b 	bl	80074f4 <LL_RCC_GetUSARTClockSource>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007ec4:	2b03      	cmp	r3, #3
 8007ec6:	d81b      	bhi.n	8007f00 <UART_SetConfig+0xec>
 8007ec8:	a201      	add	r2, pc, #4	; (adr r2, 8007ed0 <UART_SetConfig+0xbc>)
 8007eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ece:	bf00      	nop
 8007ed0:	08007ee1 	.word	0x08007ee1
 8007ed4:	08007ef1 	.word	0x08007ef1
 8007ed8:	08007ee9 	.word	0x08007ee9
 8007edc:	08007ef9 	.word	0x08007ef9
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ee6:	e080      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007ee8:	2302      	movs	r3, #2
 8007eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007eee:	e07c      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007ef0:	2304      	movs	r3, #4
 8007ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007ef6:	e078      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007ef8:	2308      	movs	r3, #8
 8007efa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007efe:	e074      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007f00:	2310      	movs	r3, #16
 8007f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f06:	e070      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a64      	ldr	r2, [pc, #400]	; (80080a0 <UART_SetConfig+0x28c>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d138      	bne.n	8007f84 <UART_SetConfig+0x170>
 8007f12:	200c      	movs	r0, #12
 8007f14:	f7ff faee 	bl	80074f4 <LL_RCC_GetUSARTClockSource>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8007f1e:	2b0c      	cmp	r3, #12
 8007f20:	d82c      	bhi.n	8007f7c <UART_SetConfig+0x168>
 8007f22:	a201      	add	r2, pc, #4	; (adr r2, 8007f28 <UART_SetConfig+0x114>)
 8007f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f28:	08007f5d 	.word	0x08007f5d
 8007f2c:	08007f7d 	.word	0x08007f7d
 8007f30:	08007f7d 	.word	0x08007f7d
 8007f34:	08007f7d 	.word	0x08007f7d
 8007f38:	08007f6d 	.word	0x08007f6d
 8007f3c:	08007f7d 	.word	0x08007f7d
 8007f40:	08007f7d 	.word	0x08007f7d
 8007f44:	08007f7d 	.word	0x08007f7d
 8007f48:	08007f65 	.word	0x08007f65
 8007f4c:	08007f7d 	.word	0x08007f7d
 8007f50:	08007f7d 	.word	0x08007f7d
 8007f54:	08007f7d 	.word	0x08007f7d
 8007f58:	08007f75 	.word	0x08007f75
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f62:	e042      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007f64:	2302      	movs	r3, #2
 8007f66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f6a:	e03e      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007f6c:	2304      	movs	r3, #4
 8007f6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f72:	e03a      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007f74:	2308      	movs	r3, #8
 8007f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f7a:	e036      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007f7c:	2310      	movs	r3, #16
 8007f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f82:	e032      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a43      	ldr	r2, [pc, #268]	; (8008098 <UART_SetConfig+0x284>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d12a      	bne.n	8007fe4 <UART_SetConfig+0x1d0>
 8007f8e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007f92:	f7ff fac1 	bl	8007518 <LL_RCC_GetLPUARTClockSource>
 8007f96:	4603      	mov	r3, r0
 8007f98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f9c:	d01a      	beq.n	8007fd4 <UART_SetConfig+0x1c0>
 8007f9e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007fa2:	d81b      	bhi.n	8007fdc <UART_SetConfig+0x1c8>
 8007fa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fa8:	d00c      	beq.n	8007fc4 <UART_SetConfig+0x1b0>
 8007faa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fae:	d815      	bhi.n	8007fdc <UART_SetConfig+0x1c8>
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d003      	beq.n	8007fbc <UART_SetConfig+0x1a8>
 8007fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fb8:	d008      	beq.n	8007fcc <UART_SetConfig+0x1b8>
 8007fba:	e00f      	b.n	8007fdc <UART_SetConfig+0x1c8>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fc2:	e012      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007fc4:	2302      	movs	r3, #2
 8007fc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fca:	e00e      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007fcc:	2304      	movs	r3, #4
 8007fce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fd2:	e00a      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007fd4:	2308      	movs	r3, #8
 8007fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fda:	e006      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007fdc:	2310      	movs	r3, #16
 8007fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fe2:	e002      	b.n	8007fea <UART_SetConfig+0x1d6>
 8007fe4:	2310      	movs	r3, #16
 8007fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a2a      	ldr	r2, [pc, #168]	; (8008098 <UART_SetConfig+0x284>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	f040 80a4 	bne.w	800813e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007ff6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007ffa:	2b08      	cmp	r3, #8
 8007ffc:	d823      	bhi.n	8008046 <UART_SetConfig+0x232>
 8007ffe:	a201      	add	r2, pc, #4	; (adr r2, 8008004 <UART_SetConfig+0x1f0>)
 8008000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008004:	08008029 	.word	0x08008029
 8008008:	08008047 	.word	0x08008047
 800800c:	08008031 	.word	0x08008031
 8008010:	08008047 	.word	0x08008047
 8008014:	08008037 	.word	0x08008037
 8008018:	08008047 	.word	0x08008047
 800801c:	08008047 	.word	0x08008047
 8008020:	08008047 	.word	0x08008047
 8008024:	0800803f 	.word	0x0800803f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008028:	f7fd ff50 	bl	8005ecc <HAL_RCC_GetPCLK1Freq>
 800802c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800802e:	e010      	b.n	8008052 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008030:	4b1c      	ldr	r3, [pc, #112]	; (80080a4 <UART_SetConfig+0x290>)
 8008032:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008034:	e00d      	b.n	8008052 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008036:	f7fd fe95 	bl	8005d64 <HAL_RCC_GetSysClockFreq>
 800803a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800803c:	e009      	b.n	8008052 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800803e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008042:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008044:	e005      	b.n	8008052 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008046:	2300      	movs	r3, #0
 8008048:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008050:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 8137 	beq.w	80082c8 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800805e:	4a12      	ldr	r2, [pc, #72]	; (80080a8 <UART_SetConfig+0x294>)
 8008060:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008064:	461a      	mov	r2, r3
 8008066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008068:	fbb3 f3f2 	udiv	r3, r3, r2
 800806c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	4613      	mov	r3, r2
 8008074:	005b      	lsls	r3, r3, #1
 8008076:	4413      	add	r3, r2
 8008078:	69ba      	ldr	r2, [r7, #24]
 800807a:	429a      	cmp	r2, r3
 800807c:	d305      	bcc.n	800808a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	429a      	cmp	r2, r3
 8008088:	d910      	bls.n	80080ac <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008090:	e11a      	b.n	80082c8 <UART_SetConfig+0x4b4>
 8008092:	bf00      	nop
 8008094:	cfff69f3 	.word	0xcfff69f3
 8008098:	40008000 	.word	0x40008000
 800809c:	40013800 	.word	0x40013800
 80080a0:	40004400 	.word	0x40004400
 80080a4:	00f42400 	.word	0x00f42400
 80080a8:	08022b78 	.word	0x08022b78
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ae:	2200      	movs	r2, #0
 80080b0:	60bb      	str	r3, [r7, #8]
 80080b2:	60fa      	str	r2, [r7, #12]
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b8:	4a8e      	ldr	r2, [pc, #568]	; (80082f4 <UART_SetConfig+0x4e0>)
 80080ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080be:	b29b      	uxth	r3, r3
 80080c0:	2200      	movs	r2, #0
 80080c2:	603b      	str	r3, [r7, #0]
 80080c4:	607a      	str	r2, [r7, #4]
 80080c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080ce:	f7f8 fbd9 	bl	8000884 <__aeabi_uldivmod>
 80080d2:	4602      	mov	r2, r0
 80080d4:	460b      	mov	r3, r1
 80080d6:	4610      	mov	r0, r2
 80080d8:	4619      	mov	r1, r3
 80080da:	f04f 0200 	mov.w	r2, #0
 80080de:	f04f 0300 	mov.w	r3, #0
 80080e2:	020b      	lsls	r3, r1, #8
 80080e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80080e8:	0202      	lsls	r2, r0, #8
 80080ea:	6979      	ldr	r1, [r7, #20]
 80080ec:	6849      	ldr	r1, [r1, #4]
 80080ee:	0849      	lsrs	r1, r1, #1
 80080f0:	2000      	movs	r0, #0
 80080f2:	460c      	mov	r4, r1
 80080f4:	4605      	mov	r5, r0
 80080f6:	eb12 0804 	adds.w	r8, r2, r4
 80080fa:	eb43 0905 	adc.w	r9, r3, r5
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	469a      	mov	sl, r3
 8008106:	4693      	mov	fp, r2
 8008108:	4652      	mov	r2, sl
 800810a:	465b      	mov	r3, fp
 800810c:	4640      	mov	r0, r8
 800810e:	4649      	mov	r1, r9
 8008110:	f7f8 fbb8 	bl	8000884 <__aeabi_uldivmod>
 8008114:	4602      	mov	r2, r0
 8008116:	460b      	mov	r3, r1
 8008118:	4613      	mov	r3, r2
 800811a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800811c:	6a3b      	ldr	r3, [r7, #32]
 800811e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008122:	d308      	bcc.n	8008136 <UART_SetConfig+0x322>
 8008124:	6a3b      	ldr	r3, [r7, #32]
 8008126:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800812a:	d204      	bcs.n	8008136 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	6a3a      	ldr	r2, [r7, #32]
 8008132:	60da      	str	r2, [r3, #12]
 8008134:	e0c8      	b.n	80082c8 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800813c:	e0c4      	b.n	80082c8 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	69db      	ldr	r3, [r3, #28]
 8008142:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008146:	d168      	bne.n	800821a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8008148:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800814c:	2b08      	cmp	r3, #8
 800814e:	d828      	bhi.n	80081a2 <UART_SetConfig+0x38e>
 8008150:	a201      	add	r2, pc, #4	; (adr r2, 8008158 <UART_SetConfig+0x344>)
 8008152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008156:	bf00      	nop
 8008158:	0800817d 	.word	0x0800817d
 800815c:	08008185 	.word	0x08008185
 8008160:	0800818d 	.word	0x0800818d
 8008164:	080081a3 	.word	0x080081a3
 8008168:	08008193 	.word	0x08008193
 800816c:	080081a3 	.word	0x080081a3
 8008170:	080081a3 	.word	0x080081a3
 8008174:	080081a3 	.word	0x080081a3
 8008178:	0800819b 	.word	0x0800819b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800817c:	f7fd fea6 	bl	8005ecc <HAL_RCC_GetPCLK1Freq>
 8008180:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008182:	e014      	b.n	80081ae <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008184:	f7fd feb4 	bl	8005ef0 <HAL_RCC_GetPCLK2Freq>
 8008188:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800818a:	e010      	b.n	80081ae <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800818c:	4b5a      	ldr	r3, [pc, #360]	; (80082f8 <UART_SetConfig+0x4e4>)
 800818e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008190:	e00d      	b.n	80081ae <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008192:	f7fd fde7 	bl	8005d64 <HAL_RCC_GetSysClockFreq>
 8008196:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008198:	e009      	b.n	80081ae <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800819a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800819e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081a0:	e005      	b.n	80081ae <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80081a2:	2300      	movs	r3, #0
 80081a4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80081ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80081ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f000 8089 	beq.w	80082c8 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ba:	4a4e      	ldr	r2, [pc, #312]	; (80082f4 <UART_SetConfig+0x4e0>)
 80081bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081c0:	461a      	mov	r2, r3
 80081c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80081c8:	005a      	lsls	r2, r3, #1
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	085b      	lsrs	r3, r3, #1
 80081d0:	441a      	add	r2, r3
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80081da:	b29b      	uxth	r3, r3
 80081dc:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081de:	6a3b      	ldr	r3, [r7, #32]
 80081e0:	2b0f      	cmp	r3, #15
 80081e2:	d916      	bls.n	8008212 <UART_SetConfig+0x3fe>
 80081e4:	6a3b      	ldr	r3, [r7, #32]
 80081e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081ea:	d212      	bcs.n	8008212 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081ec:	6a3b      	ldr	r3, [r7, #32]
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	f023 030f 	bic.w	r3, r3, #15
 80081f4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081f6:	6a3b      	ldr	r3, [r7, #32]
 80081f8:	085b      	lsrs	r3, r3, #1
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	f003 0307 	and.w	r3, r3, #7
 8008200:	b29a      	uxth	r2, r3
 8008202:	8bfb      	ldrh	r3, [r7, #30]
 8008204:	4313      	orrs	r3, r2
 8008206:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	8bfa      	ldrh	r2, [r7, #30]
 800820e:	60da      	str	r2, [r3, #12]
 8008210:	e05a      	b.n	80082c8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008218:	e056      	b.n	80082c8 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800821a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800821e:	2b08      	cmp	r3, #8
 8008220:	d827      	bhi.n	8008272 <UART_SetConfig+0x45e>
 8008222:	a201      	add	r2, pc, #4	; (adr r2, 8008228 <UART_SetConfig+0x414>)
 8008224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008228:	0800824d 	.word	0x0800824d
 800822c:	08008255 	.word	0x08008255
 8008230:	0800825d 	.word	0x0800825d
 8008234:	08008273 	.word	0x08008273
 8008238:	08008263 	.word	0x08008263
 800823c:	08008273 	.word	0x08008273
 8008240:	08008273 	.word	0x08008273
 8008244:	08008273 	.word	0x08008273
 8008248:	0800826b 	.word	0x0800826b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800824c:	f7fd fe3e 	bl	8005ecc <HAL_RCC_GetPCLK1Freq>
 8008250:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008252:	e014      	b.n	800827e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008254:	f7fd fe4c 	bl	8005ef0 <HAL_RCC_GetPCLK2Freq>
 8008258:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800825a:	e010      	b.n	800827e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800825c:	4b26      	ldr	r3, [pc, #152]	; (80082f8 <UART_SetConfig+0x4e4>)
 800825e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008260:	e00d      	b.n	800827e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008262:	f7fd fd7f 	bl	8005d64 <HAL_RCC_GetSysClockFreq>
 8008266:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008268:	e009      	b.n	800827e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800826a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800826e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008270:	e005      	b.n	800827e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8008272:	2300      	movs	r3, #0
 8008274:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800827c:	bf00      	nop
    }

    if (pclk != 0U)
 800827e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008280:	2b00      	cmp	r3, #0
 8008282:	d021      	beq.n	80082c8 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008288:	4a1a      	ldr	r2, [pc, #104]	; (80082f4 <UART_SetConfig+0x4e0>)
 800828a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800828e:	461a      	mov	r2, r3
 8008290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008292:	fbb3 f2f2 	udiv	r2, r3, r2
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	085b      	lsrs	r3, r3, #1
 800829c:	441a      	add	r2, r3
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082aa:	6a3b      	ldr	r3, [r7, #32]
 80082ac:	2b0f      	cmp	r3, #15
 80082ae:	d908      	bls.n	80082c2 <UART_SetConfig+0x4ae>
 80082b0:	6a3b      	ldr	r3, [r7, #32]
 80082b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082b6:	d204      	bcs.n	80082c2 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	6a3a      	ldr	r2, [r7, #32]
 80082be:	60da      	str	r2, [r3, #12]
 80082c0:	e002      	b.n	80082c8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	2200      	movs	r2, #0
 80082dc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	2200      	movs	r2, #0
 80082e2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80082e4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3730      	adds	r7, #48	; 0x30
 80082ec:	46bd      	mov	sp, r7
 80082ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082f2:	bf00      	nop
 80082f4:	08022b78 	.word	0x08022b78
 80082f8:	00f42400 	.word	0x00f42400

080082fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008308:	f003 0301 	and.w	r3, r3, #1
 800830c:	2b00      	cmp	r3, #0
 800830e:	d00a      	beq.n	8008326 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	430a      	orrs	r2, r1
 8008324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832a:	f003 0302 	and.w	r3, r3, #2
 800832e:	2b00      	cmp	r3, #0
 8008330:	d00a      	beq.n	8008348 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	430a      	orrs	r2, r1
 8008346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800834c:	f003 0304 	and.w	r3, r3, #4
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00a      	beq.n	800836a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	430a      	orrs	r2, r1
 8008368:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800836e:	f003 0308 	and.w	r3, r3, #8
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00a      	beq.n	800838c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	430a      	orrs	r2, r1
 800838a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008390:	f003 0310 	and.w	r3, r3, #16
 8008394:	2b00      	cmp	r3, #0
 8008396:	d00a      	beq.n	80083ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	430a      	orrs	r2, r1
 80083ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b2:	f003 0320 	and.w	r3, r3, #32
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00a      	beq.n	80083d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	430a      	orrs	r2, r1
 80083ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d01a      	beq.n	8008412 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	430a      	orrs	r2, r1
 80083f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80083fa:	d10a      	bne.n	8008412 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00a      	beq.n	8008434 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	430a      	orrs	r2, r1
 8008432:	605a      	str	r2, [r3, #4]
  }
}
 8008434:	bf00      	nop
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	bc80      	pop	{r7}
 800843c:	4770      	bx	lr

0800843e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b086      	sub	sp, #24
 8008442:	af02      	add	r7, sp, #8
 8008444:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800844e:	f7f9 fa45 	bl	80018dc <HAL_GetTick>
 8008452:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 0308 	and.w	r3, r3, #8
 800845e:	2b08      	cmp	r3, #8
 8008460:	d10e      	bne.n	8008480 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008462:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2200      	movs	r2, #0
 800846c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 f82f 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 8008476:	4603      	mov	r3, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d001      	beq.n	8008480 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800847c:	2303      	movs	r3, #3
 800847e:	e025      	b.n	80084cc <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f003 0304 	and.w	r3, r3, #4
 800848a:	2b04      	cmp	r3, #4
 800848c:	d10e      	bne.n	80084ac <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800848e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008492:	9300      	str	r3, [sp, #0]
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 f819 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d001      	beq.n	80084ac <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e00f      	b.n	80084cc <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2220      	movs	r2, #32
 80084b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2220      	movs	r2, #32
 80084b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3710      	adds	r7, #16
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b09c      	sub	sp, #112	; 0x70
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	603b      	str	r3, [r7, #0]
 80084e0:	4613      	mov	r3, r2
 80084e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084e4:	e0a9      	b.n	800863a <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ec:	f000 80a5 	beq.w	800863a <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084f0:	f7f9 f9f4 	bl	80018dc <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d302      	bcc.n	8008506 <UART_WaitOnFlagUntilTimeout+0x32>
 8008500:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008502:	2b00      	cmp	r3, #0
 8008504:	d140      	bne.n	8008588 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800850e:	e853 3f00 	ldrex	r3, [r3]
 8008512:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008514:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008516:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800851a:	667b      	str	r3, [r7, #100]	; 0x64
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	461a      	mov	r2, r3
 8008522:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008524:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008526:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800852a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008532:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e6      	bne.n	8008506 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	3308      	adds	r3, #8
 800853e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008542:	e853 3f00 	ldrex	r3, [r3]
 8008546:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800854a:	f023 0301 	bic.w	r3, r3, #1
 800854e:	663b      	str	r3, [r7, #96]	; 0x60
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	3308      	adds	r3, #8
 8008556:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008558:	64ba      	str	r2, [r7, #72]	; 0x48
 800855a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800855e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008560:	e841 2300 	strex	r3, r2, [r1]
 8008564:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008566:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1e5      	bne.n	8008538 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2220      	movs	r2, #32
 8008570:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2220      	movs	r2, #32
 8008578:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008584:	2303      	movs	r3, #3
 8008586:	e069      	b.n	800865c <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 0304 	and.w	r3, r3, #4
 8008592:	2b00      	cmp	r3, #0
 8008594:	d051      	beq.n	800863a <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	69db      	ldr	r3, [r3, #28]
 800859c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085a4:	d149      	bne.n	800863a <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80085ae:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b8:	e853 3f00 	ldrex	r3, [r3]
 80085bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80085c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	461a      	mov	r2, r3
 80085cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085ce:	637b      	str	r3, [r7, #52]	; 0x34
 80085d0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80085d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80085d6:	e841 2300 	strex	r3, r2, [r1]
 80085da:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80085dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1e6      	bne.n	80085b0 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	3308      	adds	r3, #8
 80085e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	e853 3f00 	ldrex	r3, [r3]
 80085f0:	613b      	str	r3, [r7, #16]
   return(result);
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	f023 0301 	bic.w	r3, r3, #1
 80085f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	3308      	adds	r3, #8
 8008600:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008602:	623a      	str	r2, [r7, #32]
 8008604:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008606:	69f9      	ldr	r1, [r7, #28]
 8008608:	6a3a      	ldr	r2, [r7, #32]
 800860a:	e841 2300 	strex	r3, r2, [r1]
 800860e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1e5      	bne.n	80085e2 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2220      	movs	r2, #32
 800861a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2220      	movs	r2, #32
 8008622:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2220      	movs	r2, #32
 800862a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008636:	2303      	movs	r3, #3
 8008638:	e010      	b.n	800865c <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	69da      	ldr	r2, [r3, #28]
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	4013      	ands	r3, r2
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	429a      	cmp	r2, r3
 8008648:	bf0c      	ite	eq
 800864a:	2301      	moveq	r3, #1
 800864c:	2300      	movne	r3, #0
 800864e:	b2db      	uxtb	r3, r3
 8008650:	461a      	mov	r2, r3
 8008652:	79fb      	ldrb	r3, [r7, #7]
 8008654:	429a      	cmp	r2, r3
 8008656:	f43f af46 	beq.w	80084e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800865a:	2300      	movs	r3, #0
}
 800865c:	4618      	mov	r0, r3
 800865e:	3770      	adds	r7, #112	; 0x70
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008664:	b480      	push	{r7}
 8008666:	b09d      	sub	sp, #116	; 0x74
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	4613      	mov	r3, r2
 8008670:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	88fa      	ldrh	r2, [r7, #6]
 800867c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	88fa      	ldrh	r2, [r7, #6]
 8008684:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2200      	movs	r2, #0
 800868c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008696:	d10e      	bne.n	80086b6 <UART_Start_Receive_IT+0x52>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	691b      	ldr	r3, [r3, #16]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d105      	bne.n	80086ac <UART_Start_Receive_IT+0x48>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80086a6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086aa:	e02d      	b.n	8008708 <UART_Start_Receive_IT+0xa4>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	22ff      	movs	r2, #255	; 0xff
 80086b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086b4:	e028      	b.n	8008708 <UART_Start_Receive_IT+0xa4>
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d10d      	bne.n	80086da <UART_Start_Receive_IT+0x76>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d104      	bne.n	80086d0 <UART_Start_Receive_IT+0x6c>
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	22ff      	movs	r2, #255	; 0xff
 80086ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086ce:	e01b      	b.n	8008708 <UART_Start_Receive_IT+0xa4>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	227f      	movs	r2, #127	; 0x7f
 80086d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086d8:	e016      	b.n	8008708 <UART_Start_Receive_IT+0xa4>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80086e2:	d10d      	bne.n	8008700 <UART_Start_Receive_IT+0x9c>
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	691b      	ldr	r3, [r3, #16]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d104      	bne.n	80086f6 <UART_Start_Receive_IT+0x92>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	227f      	movs	r2, #127	; 0x7f
 80086f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086f4:	e008      	b.n	8008708 <UART_Start_Receive_IT+0xa4>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	223f      	movs	r2, #63	; 0x3f
 80086fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80086fe:	e003      	b.n	8008708 <UART_Start_Receive_IT+0xa4>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2200      	movs	r2, #0
 8008704:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2200      	movs	r2, #0
 800870c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2222      	movs	r2, #34	; 0x22
 8008714:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	3308      	adds	r3, #8
 800871e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008720:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008722:	e853 3f00 	ldrex	r3, [r3]
 8008726:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800872a:	f043 0301 	orr.w	r3, r3, #1
 800872e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	3308      	adds	r3, #8
 8008736:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008738:	65fa      	str	r2, [r7, #92]	; 0x5c
 800873a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800873e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008740:	e841 2300 	strex	r3, r2, [r1]
 8008744:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008746:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1e5      	bne.n	8008718 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008750:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008754:	d14d      	bne.n	80087f2 <UART_Start_Receive_IT+0x18e>
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800875c:	88fa      	ldrh	r2, [r7, #6]
 800875e:	429a      	cmp	r2, r3
 8008760:	d347      	bcc.n	80087f2 <UART_Start_Receive_IT+0x18e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800876a:	d107      	bne.n	800877c <UART_Start_Receive_IT+0x118>
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	691b      	ldr	r3, [r3, #16]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d103      	bne.n	800877c <UART_Start_Receive_IT+0x118>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	4a38      	ldr	r2, [pc, #224]	; (8008858 <UART_Start_Receive_IT+0x1f4>)
 8008778:	671a      	str	r2, [r3, #112]	; 0x70
 800877a:	e002      	b.n	8008782 <UART_Start_Receive_IT+0x11e>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	4a37      	ldr	r2, [pc, #220]	; (800885c <UART_Start_Receive_IT+0x1f8>)
 8008780:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2200      	movs	r2, #0
 8008786:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008792:	e853 3f00 	ldrex	r3, [r3]
 8008796:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800879a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800879e:	66bb      	str	r3, [r7, #104]	; 0x68
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	461a      	mov	r2, r3
 80087a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80087a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80087aa:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ac:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80087ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087b0:	e841 2300 	strex	r3, r2, [r1]
 80087b4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80087b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1e6      	bne.n	800878a <UART_Start_Receive_IT+0x126>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	3308      	adds	r3, #8
 80087c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c6:	e853 3f00 	ldrex	r3, [r3]
 80087ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087d2:	667b      	str	r3, [r7, #100]	; 0x64
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3308      	adds	r3, #8
 80087da:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80087dc:	637a      	str	r2, [r7, #52]	; 0x34
 80087de:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80087e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087e4:	e841 2300 	strex	r3, r2, [r1]
 80087e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80087ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d1e5      	bne.n	80087bc <UART_Start_Receive_IT+0x158>
 80087f0:	e02c      	b.n	800884c <UART_Start_Receive_IT+0x1e8>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087fa:	d107      	bne.n	800880c <UART_Start_Receive_IT+0x1a8>
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d103      	bne.n	800880c <UART_Start_Receive_IT+0x1a8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	4a16      	ldr	r2, [pc, #88]	; (8008860 <UART_Start_Receive_IT+0x1fc>)
 8008808:	671a      	str	r2, [r3, #112]	; 0x70
 800880a:	e002      	b.n	8008812 <UART_Start_Receive_IT+0x1ae>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	4a15      	ldr	r2, [pc, #84]	; (8008864 <UART_Start_Receive_IT+0x200>)
 8008810:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2200      	movs	r2, #0
 8008816:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	e853 3f00 	ldrex	r3, [r3]
 8008826:	613b      	str	r3, [r7, #16]
   return(result);
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800882e:	663b      	str	r3, [r7, #96]	; 0x60
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	461a      	mov	r2, r3
 8008836:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008838:	623b      	str	r3, [r7, #32]
 800883a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800883c:	69f9      	ldr	r1, [r7, #28]
 800883e:	6a3a      	ldr	r2, [r7, #32]
 8008840:	e841 2300 	strex	r3, r2, [r1]
 8008844:	61bb      	str	r3, [r7, #24]
   return(result);
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d1e6      	bne.n	800881a <UART_Start_Receive_IT+0x1b6>
  }
  return HAL_OK;
 800884c:	2300      	movs	r3, #0
}
 800884e:	4618      	mov	r0, r3
 8008850:	3774      	adds	r7, #116	; 0x74
 8008852:	46bd      	mov	sp, r7
 8008854:	bc80      	pop	{r7}
 8008856:	4770      	bx	lr
 8008858:	08009125 	.word	0x08009125
 800885c:	08008e2d 	.word	0x08008e2d
 8008860:	08008ccb 	.word	0x08008ccb
 8008864:	08008b6b 	.word	0x08008b6b

08008868 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008868:	b480      	push	{r7}
 800886a:	b08f      	sub	sp, #60	; 0x3c
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008876:	6a3b      	ldr	r3, [r7, #32]
 8008878:	e853 3f00 	ldrex	r3, [r3]
 800887c:	61fb      	str	r3, [r7, #28]
   return(result);
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008884:	637b      	str	r3, [r7, #52]	; 0x34
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	461a      	mov	r2, r3
 800888c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800888e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008890:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008892:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008894:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008896:	e841 2300 	strex	r3, r2, [r1]
 800889a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800889c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1e6      	bne.n	8008870 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3308      	adds	r3, #8
 80088a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	e853 3f00 	ldrex	r3, [r3]
 80088b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80088b8:	633b      	str	r3, [r7, #48]	; 0x30
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	3308      	adds	r3, #8
 80088c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088c2:	61ba      	str	r2, [r7, #24]
 80088c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c6:	6979      	ldr	r1, [r7, #20]
 80088c8:	69ba      	ldr	r2, [r7, #24]
 80088ca:	e841 2300 	strex	r3, r2, [r1]
 80088ce:	613b      	str	r3, [r7, #16]
   return(result);
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d1e5      	bne.n	80088a2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2220      	movs	r2, #32
 80088da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80088de:	bf00      	nop
 80088e0:	373c      	adds	r7, #60	; 0x3c
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bc80      	pop	{r7}
 80088e6:	4770      	bx	lr

080088e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b095      	sub	sp, #84	; 0x54
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088f8:	e853 3f00 	ldrex	r3, [r3]
 80088fc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008900:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008904:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800890e:	643b      	str	r3, [r7, #64]	; 0x40
 8008910:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008912:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008914:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008916:	e841 2300 	strex	r3, r2, [r1]
 800891a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800891c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800891e:	2b00      	cmp	r3, #0
 8008920:	d1e6      	bne.n	80088f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3308      	adds	r3, #8
 8008928:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892a:	6a3b      	ldr	r3, [r7, #32]
 800892c:	e853 3f00 	ldrex	r3, [r3]
 8008930:	61fb      	str	r3, [r7, #28]
   return(result);
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008938:	f023 0301 	bic.w	r3, r3, #1
 800893c:	64bb      	str	r3, [r7, #72]	; 0x48
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	3308      	adds	r3, #8
 8008944:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008946:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008948:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800894c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800894e:	e841 2300 	strex	r3, r2, [r1]
 8008952:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1e3      	bne.n	8008922 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800895e:	2b01      	cmp	r3, #1
 8008960:	d118      	bne.n	8008994 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	e853 3f00 	ldrex	r3, [r3]
 800896e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	f023 0310 	bic.w	r3, r3, #16
 8008976:	647b      	str	r3, [r7, #68]	; 0x44
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	461a      	mov	r2, r3
 800897e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008980:	61bb      	str	r3, [r7, #24]
 8008982:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008984:	6979      	ldr	r1, [r7, #20]
 8008986:	69ba      	ldr	r2, [r7, #24]
 8008988:	e841 2300 	strex	r3, r2, [r1]
 800898c:	613b      	str	r3, [r7, #16]
   return(result);
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d1e6      	bne.n	8008962 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2220      	movs	r2, #32
 8008998:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2200      	movs	r2, #0
 80089a0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	671a      	str	r2, [r3, #112]	; 0x70
}
 80089a8:	bf00      	nop
 80089aa:	3754      	adds	r7, #84	; 0x54
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bc80      	pop	{r7}
 80089b0:	4770      	bx	lr

080089b2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b090      	sub	sp, #64	; 0x40
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089be:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f003 0320 	and.w	r3, r3, #32
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d137      	bne.n	8008a3e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80089ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089d0:	2200      	movs	r2, #0
 80089d2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	3308      	adds	r3, #8
 80089dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e0:	e853 3f00 	ldrex	r3, [r3]
 80089e4:	623b      	str	r3, [r7, #32]
   return(result);
 80089e6:	6a3b      	ldr	r3, [r7, #32]
 80089e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80089ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	3308      	adds	r3, #8
 80089f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089f6:	633a      	str	r2, [r7, #48]	; 0x30
 80089f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089fe:	e841 2300 	strex	r3, r2, [r1]
 8008a02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1e5      	bne.n	80089d6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	e853 3f00 	ldrex	r3, [r3]
 8008a16:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8008a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	461a      	mov	r2, r3
 8008a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a28:	61fb      	str	r3, [r7, #28]
 8008a2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2c:	69b9      	ldr	r1, [r7, #24]
 8008a2e:	69fa      	ldr	r2, [r7, #28]
 8008a30:	e841 2300 	strex	r3, r2, [r1]
 8008a34:	617b      	str	r3, [r7, #20]
   return(result);
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1e6      	bne.n	8008a0a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a3c:	e002      	b.n	8008a44 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008a3e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008a40:	f7f9 fc28 	bl	8002294 <HAL_UART_TxCpltCallback>
}
 8008a44:	bf00      	nop
 8008a46:	3740      	adds	r7, #64	; 0x40
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}

08008a4c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a58:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008a5a:	68f8      	ldr	r0, [r7, #12]
 8008a5c:	f7ff f9bc 	bl	8007dd8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a60:	bf00      	nop
 8008a62:	3710      	adds	r7, #16
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b086      	sub	sp, #24
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a74:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a7c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a84:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a90:	2b80      	cmp	r3, #128	; 0x80
 8008a92:	d109      	bne.n	8008aa8 <UART_DMAError+0x40>
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	2b21      	cmp	r3, #33	; 0x21
 8008a98:	d106      	bne.n	8008aa8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008aa2:	6978      	ldr	r0, [r7, #20]
 8008aa4:	f7ff fee0 	bl	8008868 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	689b      	ldr	r3, [r3, #8]
 8008aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ab2:	2b40      	cmp	r3, #64	; 0x40
 8008ab4:	d109      	bne.n	8008aca <UART_DMAError+0x62>
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2b22      	cmp	r3, #34	; 0x22
 8008aba:	d106      	bne.n	8008aca <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008ac4:	6978      	ldr	r0, [r7, #20]
 8008ac6:	f7ff ff0f 	bl	80088e8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ad0:	f043 0210 	orr.w	r2, r3, #16
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ada:	6978      	ldr	r0, [r7, #20]
 8008adc:	f7ff f985 	bl	8007dea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ae0:	bf00      	nop
 8008ae2:	3718      	adds	r7, #24
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008af4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b06:	68f8      	ldr	r0, [r7, #12]
 8008b08:	f7ff f96f 	bl	8007dea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b0c:	bf00      	nop
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b088      	sub	sp, #32
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	e853 3f00 	ldrex	r3, [r3]
 8008b28:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b30:	61fb      	str	r3, [r7, #28]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	461a      	mov	r2, r3
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	61bb      	str	r3, [r7, #24]
 8008b3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3e:	6979      	ldr	r1, [r7, #20]
 8008b40:	69ba      	ldr	r2, [r7, #24]
 8008b42:	e841 2300 	strex	r3, r2, [r1]
 8008b46:	613b      	str	r3, [r7, #16]
   return(result);
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1e6      	bne.n	8008b1c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2220      	movs	r2, #32
 8008b52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7f9 fb99 	bl	8002294 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b62:	bf00      	nop
 8008b64:	3720      	adds	r7, #32
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b096      	sub	sp, #88	; 0x58
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008b78:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b82:	2b22      	cmp	r3, #34	; 0x22
 8008b84:	f040 8095 	bne.w	8008cb2 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b8e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008b92:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008b96:	b2d9      	uxtb	r1, r3
 8008b98:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ba2:	400a      	ands	r2, r1
 8008ba4:	b2d2      	uxtb	r2, r2
 8008ba6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bac:	1c5a      	adds	r2, r3, #1
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008bb8:	b29b      	uxth	r3, r3
 8008bba:	3b01      	subs	r3, #1
 8008bbc:	b29a      	uxth	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d178      	bne.n	8008cc2 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd8:	e853 3f00 	ldrex	r3, [r3]
 8008bdc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008be4:	653b      	str	r3, [r7, #80]	; 0x50
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	461a      	mov	r2, r3
 8008bec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bee:	647b      	str	r3, [r7, #68]	; 0x44
 8008bf0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008bf4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008bf6:	e841 2300 	strex	r3, r2, [r1]
 8008bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008bfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1e6      	bne.n	8008bd0 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	3308      	adds	r3, #8
 8008c08:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	623b      	str	r3, [r7, #32]
   return(result);
 8008c12:	6a3b      	ldr	r3, [r7, #32]
 8008c14:	f023 0301 	bic.w	r3, r3, #1
 8008c18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	3308      	adds	r3, #8
 8008c20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008c22:	633a      	str	r2, [r7, #48]	; 0x30
 8008c24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c2a:	e841 2300 	strex	r3, r2, [r1]
 8008c2e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1e5      	bne.n	8008c02 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2220      	movs	r2, #32
 8008c3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d12e      	bne.n	8008caa <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	e853 3f00 	ldrex	r3, [r3]
 8008c5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f023 0310 	bic.w	r3, r3, #16
 8008c66:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c70:	61fb      	str	r3, [r7, #28]
 8008c72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c74:	69b9      	ldr	r1, [r7, #24]
 8008c76:	69fa      	ldr	r2, [r7, #28]
 8008c78:	e841 2300 	strex	r3, r2, [r1]
 8008c7c:	617b      	str	r3, [r7, #20]
   return(result);
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1e6      	bne.n	8008c52 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	69db      	ldr	r3, [r3, #28]
 8008c8a:	f003 0310 	and.w	r3, r3, #16
 8008c8e:	2b10      	cmp	r3, #16
 8008c90:	d103      	bne.n	8008c9a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2210      	movs	r2, #16
 8008c98:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ca0:	4619      	mov	r1, r3
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f7ff f8aa 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ca8:	e00b      	b.n	8008cc2 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f7f9 fb00 	bl	80022b0 <HAL_UART_RxCpltCallback>
}
 8008cb0:	e007      	b.n	8008cc2 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	699a      	ldr	r2, [r3, #24]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f042 0208 	orr.w	r2, r2, #8
 8008cc0:	619a      	str	r2, [r3, #24]
}
 8008cc2:	bf00      	nop
 8008cc4:	3758      	adds	r7, #88	; 0x58
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}

08008cca <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008cca:	b580      	push	{r7, lr}
 8008ccc:	b096      	sub	sp, #88	; 0x58
 8008cce:	af00      	add	r7, sp, #0
 8008cd0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008cd8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ce2:	2b22      	cmp	r3, #34	; 0x22
 8008ce4:	f040 8095 	bne.w	8008e12 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cee:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cf6:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008cf8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008cfc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008d00:	4013      	ands	r3, r2
 8008d02:	b29a      	uxth	r2, r3
 8008d04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d06:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d0c:	1c9a      	adds	r2, r3, #2
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	3b01      	subs	r3, #1
 8008d1c:	b29a      	uxth	r2, r3
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d178      	bne.n	8008e22 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d38:	e853 3f00 	ldrex	r3, [r3]
 8008d3c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d4e:	643b      	str	r3, [r7, #64]	; 0x40
 8008d50:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008d54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d56:	e841 2300 	strex	r3, r2, [r1]
 8008d5a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1e6      	bne.n	8008d30 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3308      	adds	r3, #8
 8008d68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6a:	6a3b      	ldr	r3, [r7, #32]
 8008d6c:	e853 3f00 	ldrex	r3, [r3]
 8008d70:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	f023 0301 	bic.w	r3, r3, #1
 8008d78:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	3308      	adds	r3, #8
 8008d80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1e5      	bne.n	8008d62 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2220      	movs	r2, #32
 8008d9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d12e      	bne.n	8008e0a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	e853 3f00 	ldrex	r3, [r3]
 8008dbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	f023 0310 	bic.w	r3, r3, #16
 8008dc6:	647b      	str	r3, [r7, #68]	; 0x44
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	461a      	mov	r2, r3
 8008dce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dd0:	61bb      	str	r3, [r7, #24]
 8008dd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd4:	6979      	ldr	r1, [r7, #20]
 8008dd6:	69ba      	ldr	r2, [r7, #24]
 8008dd8:	e841 2300 	strex	r3, r2, [r1]
 8008ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1e6      	bne.n	8008db2 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	69db      	ldr	r3, [r3, #28]
 8008dea:	f003 0310 	and.w	r3, r3, #16
 8008dee:	2b10      	cmp	r3, #16
 8008df0:	d103      	bne.n	8008dfa <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2210      	movs	r2, #16
 8008df8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008e00:	4619      	mov	r1, r3
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7fe fffa 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e08:	e00b      	b.n	8008e22 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f7f9 fa50 	bl	80022b0 <HAL_UART_RxCpltCallback>
}
 8008e10:	e007      	b.n	8008e22 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	699a      	ldr	r2, [r3, #24]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f042 0208 	orr.w	r2, r2, #8
 8008e20:	619a      	str	r2, [r3, #24]
}
 8008e22:	bf00      	nop
 8008e24:	3758      	adds	r7, #88	; 0x58
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}
	...

08008e2c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b0a6      	sub	sp, #152	; 0x98
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008e3a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	69db      	ldr	r3, [r3, #28]
 8008e44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e62:	2b22      	cmp	r3, #34	; 0x22
 8008e64:	f040 814f 	bne.w	8009106 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008e6e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e72:	e0f6      	b.n	8009062 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e7a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e7e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8008e82:	b2d9      	uxtb	r1, r3
 8008e84:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8008e88:	b2da      	uxtb	r2, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e8e:	400a      	ands	r2, r1
 8008e90:	b2d2      	uxtb	r2, r2
 8008e92:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e98:	1c5a      	adds	r2, r3, #1
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	3b01      	subs	r3, #1
 8008ea8:	b29a      	uxth	r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	69db      	ldr	r3, [r3, #28]
 8008eb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008eba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008ebe:	f003 0307 	and.w	r3, r3, #7
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d053      	beq.n	8008f6e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ec6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008eca:	f003 0301 	and.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d011      	beq.n	8008ef6 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008ed2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00b      	beq.n	8008ef6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008eec:	f043 0201 	orr.w	r2, r3, #1
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ef6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008efa:	f003 0302 	and.w	r3, r3, #2
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d011      	beq.n	8008f26 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008f02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008f06:	f003 0301 	and.w	r3, r3, #1
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00b      	beq.n	8008f26 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2202      	movs	r2, #2
 8008f14:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f1c:	f043 0204 	orr.w	r2, r3, #4
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f26:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008f2a:	f003 0304 	and.w	r3, r3, #4
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d011      	beq.n	8008f56 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008f32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008f36:	f003 0301 	and.w	r3, r3, #1
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d00b      	beq.n	8008f56 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2204      	movs	r2, #4
 8008f44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f4c:	f043 0202 	orr.w	r2, r3, #2
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d006      	beq.n	8008f6e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f7fe ff42 	bl	8007dea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d173      	bne.n	8009062 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f82:	e853 3f00 	ldrex	r3, [r3]
 8008f86:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8008f88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	461a      	mov	r2, r3
 8008f98:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008f9c:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f9e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008fa2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008fa4:	e841 2300 	strex	r3, r2, [r1]
 8008fa8:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008faa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1e4      	bne.n	8008f7a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	3308      	adds	r3, #8
 8008fb6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fba:	e853 3f00 	ldrex	r3, [r3]
 8008fbe:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008fc6:	f023 0301 	bic.w	r3, r3, #1
 8008fca:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	3308      	adds	r3, #8
 8008fd2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008fd4:	657a      	str	r2, [r7, #84]	; 0x54
 8008fd6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008fda:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fdc:	e841 2300 	strex	r3, r2, [r1]
 8008fe0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1e3      	bne.n	8008fb0 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2220      	movs	r2, #32
 8008fec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	d12e      	bne.n	800905c <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009014:	f023 0310 	bic.w	r3, r3, #16
 8009018:	67bb      	str	r3, [r7, #120]	; 0x78
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009022:	643b      	str	r3, [r7, #64]	; 0x40
 8009024:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009028:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e6      	bne.n	8009004 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	69db      	ldr	r3, [r3, #28]
 800903c:	f003 0310 	and.w	r3, r3, #16
 8009040:	2b10      	cmp	r3, #16
 8009042:	d103      	bne.n	800904c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	2210      	movs	r2, #16
 800904a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009052:	4619      	mov	r1, r3
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f7fe fed1 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
 800905a:	e002      	b.n	8009062 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f7f9 f927 	bl	80022b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009062:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009066:	2b00      	cmp	r3, #0
 8009068:	d006      	beq.n	8009078 <UART_RxISR_8BIT_FIFOEN+0x24c>
 800906a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800906e:	f003 0320 	and.w	r3, r3, #32
 8009072:	2b00      	cmp	r3, #0
 8009074:	f47f aefe 	bne.w	8008e74 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800907e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009082:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009086:	2b00      	cmp	r3, #0
 8009088:	d045      	beq.n	8009116 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009090:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009094:	429a      	cmp	r2, r3
 8009096:	d23e      	bcs.n	8009116 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	3308      	adds	r3, #8
 800909e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a0:	6a3b      	ldr	r3, [r7, #32]
 80090a2:	e853 3f00 	ldrex	r3, [r3]
 80090a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80090a8:	69fb      	ldr	r3, [r7, #28]
 80090aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090ae:	673b      	str	r3, [r7, #112]	; 0x70
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	3308      	adds	r3, #8
 80090b6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80090b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80090ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090c0:	e841 2300 	strex	r3, r2, [r1]
 80090c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d1e5      	bne.n	8009098 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4a14      	ldr	r2, [pc, #80]	; (8009120 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80090d0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	e853 3f00 	ldrex	r3, [r3]
 80090de:	60bb      	str	r3, [r7, #8]
   return(result);
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	f043 0320 	orr.w	r3, r3, #32
 80090e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	461a      	mov	r2, r3
 80090ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090f0:	61bb      	str	r3, [r7, #24]
 80090f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f4:	6979      	ldr	r1, [r7, #20]
 80090f6:	69ba      	ldr	r2, [r7, #24]
 80090f8:	e841 2300 	strex	r3, r2, [r1]
 80090fc:	613b      	str	r3, [r7, #16]
   return(result);
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1e6      	bne.n	80090d2 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009104:	e007      	b.n	8009116 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	699a      	ldr	r2, [r3, #24]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f042 0208 	orr.w	r2, r2, #8
 8009114:	619a      	str	r2, [r3, #24]
}
 8009116:	bf00      	nop
 8009118:	3798      	adds	r7, #152	; 0x98
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}
 800911e:	bf00      	nop
 8009120:	08008b6b 	.word	0x08008b6b

08009124 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b0a8      	sub	sp, #160	; 0xa0
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009132:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	69db      	ldr	r3, [r3, #28]
 800913c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800915a:	2b22      	cmp	r3, #34	; 0x22
 800915c:	f040 8153 	bne.w	8009406 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009166:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800916a:	e0fa      	b.n	8009362 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009172:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800917a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800917e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009182:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009186:	4013      	ands	r3, r2
 8009188:	b29a      	uxth	r2, r3
 800918a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800918e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009194:	1c9a      	adds	r2, r3, #2
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	3b01      	subs	r3, #1
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	69db      	ldr	r3, [r3, #28]
 80091b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80091b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80091ba:	f003 0307 	and.w	r3, r3, #7
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d053      	beq.n	800926a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80091c6:	f003 0301 	and.w	r3, r3, #1
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d011      	beq.n	80091f2 <UART_RxISR_16BIT_FIFOEN+0xce>
 80091ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80091d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00b      	beq.n	80091f2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2201      	movs	r2, #1
 80091e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80091e8:	f043 0201 	orr.w	r2, r3, #1
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80091f6:	f003 0302 	and.w	r3, r3, #2
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d011      	beq.n	8009222 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80091fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009202:	f003 0301 	and.w	r3, r3, #1
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00b      	beq.n	8009222 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2202      	movs	r2, #2
 8009210:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009218:	f043 0204 	orr.w	r2, r3, #4
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009222:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009226:	f003 0304 	and.w	r3, r3, #4
 800922a:	2b00      	cmp	r3, #0
 800922c:	d011      	beq.n	8009252 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800922e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009232:	f003 0301 	and.w	r3, r3, #1
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00b      	beq.n	8009252 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2204      	movs	r2, #4
 8009240:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009248:	f043 0202 	orr.w	r2, r3, #2
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009258:	2b00      	cmp	r3, #0
 800925a:	d006      	beq.n	800926a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f7fe fdc4 	bl	8007dea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009270:	b29b      	uxth	r3, r3
 8009272:	2b00      	cmp	r3, #0
 8009274:	d175      	bne.n	8009362 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800927e:	e853 3f00 	ldrex	r3, [r3]
 8009282:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009284:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009286:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800928a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	461a      	mov	r2, r3
 8009294:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009298:	66fb      	str	r3, [r7, #108]	; 0x6c
 800929a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800929e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80092a0:	e841 2300 	strex	r3, r2, [r1]
 80092a4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80092a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1e4      	bne.n	8009276 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	3308      	adds	r3, #8
 80092b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092b6:	e853 3f00 	ldrex	r3, [r3]
 80092ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80092bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092c2:	f023 0301 	bic.w	r3, r3, #1
 80092c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	3308      	adds	r3, #8
 80092d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80092d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80092d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80092da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80092dc:	e841 2300 	strex	r3, r2, [r1]
 80092e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80092e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d1e1      	bne.n	80092ac <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2220      	movs	r2, #32
 80092ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d12e      	bne.n	800935c <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930c:	e853 3f00 	ldrex	r3, [r3]
 8009310:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009314:	f023 0310 	bic.w	r3, r3, #16
 8009318:	67fb      	str	r3, [r7, #124]	; 0x7c
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	461a      	mov	r2, r3
 8009320:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009322:	647b      	str	r3, [r7, #68]	; 0x44
 8009324:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009326:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009328:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800932a:	e841 2300 	strex	r3, r2, [r1]
 800932e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009330:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1e6      	bne.n	8009304 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	69db      	ldr	r3, [r3, #28]
 800933c:	f003 0310 	and.w	r3, r3, #16
 8009340:	2b10      	cmp	r3, #16
 8009342:	d103      	bne.n	800934c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	2210      	movs	r2, #16
 800934a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009352:	4619      	mov	r1, r3
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f7fe fd51 	bl	8007dfc <HAL_UARTEx_RxEventCallback>
 800935a:	e002      	b.n	8009362 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f7f8 ffa7 	bl	80022b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009362:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009366:	2b00      	cmp	r3, #0
 8009368:	d006      	beq.n	8009378 <UART_RxISR_16BIT_FIFOEN+0x254>
 800936a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800936e:	f003 0320 	and.w	r3, r3, #32
 8009372:	2b00      	cmp	r3, #0
 8009374:	f47f aefa 	bne.w	800916c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800937e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009382:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009386:	2b00      	cmp	r3, #0
 8009388:	d045      	beq.n	8009416 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009390:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009394:	429a      	cmp	r2, r3
 8009396:	d23e      	bcs.n	8009416 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	3308      	adds	r3, #8
 800939e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a2:	e853 3f00 	ldrex	r3, [r3]
 80093a6:	623b      	str	r3, [r7, #32]
   return(result);
 80093a8:	6a3b      	ldr	r3, [r7, #32]
 80093aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093ae:	677b      	str	r3, [r7, #116]	; 0x74
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	3308      	adds	r3, #8
 80093b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80093b8:	633a      	str	r2, [r7, #48]	; 0x30
 80093ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80093be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093c0:	e841 2300 	strex	r3, r2, [r1]
 80093c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80093c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d1e5      	bne.n	8009398 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a14      	ldr	r2, [pc, #80]	; (8009420 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80093d0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	60fb      	str	r3, [r7, #12]
   return(result);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f043 0320 	orr.w	r3, r3, #32
 80093e6:	673b      	str	r3, [r7, #112]	; 0x70
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	461a      	mov	r2, r3
 80093ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80093f0:	61fb      	str	r3, [r7, #28]
 80093f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f4:	69b9      	ldr	r1, [r7, #24]
 80093f6:	69fa      	ldr	r2, [r7, #28]
 80093f8:	e841 2300 	strex	r3, r2, [r1]
 80093fc:	617b      	str	r3, [r7, #20]
   return(result);
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d1e6      	bne.n	80093d2 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009404:	e007      	b.n	8009416 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	699a      	ldr	r2, [r3, #24]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f042 0208 	orr.w	r2, r2, #8
 8009414:	619a      	str	r2, [r3, #24]
}
 8009416:	bf00      	nop
 8009418:	37a0      	adds	r7, #160	; 0xa0
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}
 800941e:	bf00      	nop
 8009420:	08008ccb 	.word	0x08008ccb

08009424 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800942c:	bf00      	nop
 800942e:	370c      	adds	r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	bc80      	pop	{r7}
 8009434:	4770      	bx	lr

08009436 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009436:	b480      	push	{r7}
 8009438:	b083      	sub	sp, #12
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800943e:	bf00      	nop
 8009440:	370c      	adds	r7, #12
 8009442:	46bd      	mov	sp, r7
 8009444:	bc80      	pop	{r7}
 8009446:	4770      	bx	lr

08009448 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009448:	b480      	push	{r7}
 800944a:	b083      	sub	sp, #12
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009450:	bf00      	nop
 8009452:	370c      	adds	r7, #12
 8009454:	46bd      	mov	sp, r7
 8009456:	bc80      	pop	{r7}
 8009458:	4770      	bx	lr

0800945a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b088      	sub	sp, #32
 800945e:	af02      	add	r7, sp, #8
 8009460:	60f8      	str	r0, [r7, #12]
 8009462:	1d3b      	adds	r3, r7, #4
 8009464:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8009468:	2300      	movs	r3, #0
 800946a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009472:	2b01      	cmp	r3, #1
 8009474:	d101      	bne.n	800947a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8009476:	2302      	movs	r3, #2
 8009478:	e046      	b.n	8009508 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2201      	movs	r2, #1
 800947e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2224      	movs	r2, #36	; 0x24
 8009486:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f022 0201 	bic.w	r2, r2, #1
 8009498:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	430a      	orrs	r2, r1
 80094ac:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d105      	bne.n	80094c0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 80094b4:	1d3b      	adds	r3, r7, #4
 80094b6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f000 f911 	bl	80096e2 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f042 0201 	orr.w	r2, r2, #1
 80094ce:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80094d0:	f7f8 fa04 	bl	80018dc <HAL_GetTick>
 80094d4:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80094da:	9300      	str	r3, [sp, #0]
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	2200      	movs	r2, #0
 80094e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f7fe fff5 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d002      	beq.n	80094f6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 80094f0:	2303      	movs	r3, #3
 80094f2:	75fb      	strb	r3, [r7, #23]
 80094f4:	e003      	b.n	80094fe <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8009506:	7dfb      	ldrb	r3, [r7, #23]
}
 8009508:	4618      	mov	r0, r3
 800950a:	3718      	adds	r7, #24
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8009510:	b480      	push	{r7}
 8009512:	b089      	sub	sp, #36	; 0x24
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800951e:	2b01      	cmp	r3, #1
 8009520:	d101      	bne.n	8009526 <HAL_UARTEx_EnableStopMode+0x16>
 8009522:	2302      	movs	r3, #2
 8009524:	e021      	b.n	800956a <HAL_UARTEx_EnableStopMode+0x5a>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	e853 3f00 	ldrex	r3, [r3]
 800953a:	60bb      	str	r3, [r7, #8]
   return(result);
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	f043 0302 	orr.w	r3, r3, #2
 8009542:	61fb      	str	r3, [r7, #28]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	461a      	mov	r2, r3
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	61bb      	str	r3, [r7, #24]
 800954e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009550:	6979      	ldr	r1, [r7, #20]
 8009552:	69ba      	ldr	r2, [r7, #24]
 8009554:	e841 2300 	strex	r3, r2, [r1]
 8009558:	613b      	str	r3, [r7, #16]
   return(result);
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d1e6      	bne.n	800952e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2200      	movs	r2, #0
 8009564:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	3724      	adds	r7, #36	; 0x24
 800956e:	46bd      	mov	sp, r7
 8009570:	bc80      	pop	{r7}
 8009572:	4770      	bx	lr

08009574 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009582:	2b01      	cmp	r3, #1
 8009584:	d101      	bne.n	800958a <HAL_UARTEx_EnableFifoMode+0x16>
 8009586:	2302      	movs	r3, #2
 8009588:	e02b      	b.n	80095e2 <HAL_UARTEx_EnableFifoMode+0x6e>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2201      	movs	r2, #1
 800958e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2224      	movs	r2, #36	; 0x24
 8009596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f022 0201 	bic.w	r2, r2, #1
 80095b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80095b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80095c0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 f8ac 	bl	8009728 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2220      	movs	r2, #32
 80095d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80095e0:	2300      	movs	r3, #0
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3710      	adds	r7, #16
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b084      	sub	sp, #16
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d101      	bne.n	8009602 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80095fe:	2302      	movs	r3, #2
 8009600:	e02d      	b.n	800965e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2201      	movs	r2, #1
 8009606:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2224      	movs	r2, #36	; 0x24
 800960e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f022 0201 	bic.w	r2, r2, #1
 8009628:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	683a      	ldr	r2, [r7, #0]
 800963a:	430a      	orrs	r2, r1
 800963c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 f872 	bl	8009728 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	68fa      	ldr	r2, [r7, #12]
 800964a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2220      	movs	r2, #32
 8009650:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2200      	movs	r2, #0
 8009658:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3710      	adds	r7, #16
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b084      	sub	sp, #16
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
 800966e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009676:	2b01      	cmp	r3, #1
 8009678:	d101      	bne.n	800967e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800967a:	2302      	movs	r3, #2
 800967c:	e02d      	b.n	80096da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2201      	movs	r2, #1
 8009682:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2224      	movs	r2, #36	; 0x24
 800968a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f022 0201 	bic.w	r2, r2, #1
 80096a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	689b      	ldr	r3, [r3, #8]
 80096ac:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	683a      	ldr	r2, [r7, #0]
 80096b6:	430a      	orrs	r2, r1
 80096b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 f834 	bl	8009728 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2220      	movs	r2, #32
 80096cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80096d8:	2300      	movs	r3, #0
}
 80096da:	4618      	mov	r0, r3
 80096dc:	3710      	adds	r7, #16
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}

080096e2 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80096e2:	b480      	push	{r7}
 80096e4:	b085      	sub	sp, #20
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	60f8      	str	r0, [r7, #12]
 80096ea:	1d3b      	adds	r3, r7, #4
 80096ec:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	f023 0210 	bic.w	r2, r3, #16
 80096fa:	893b      	ldrh	r3, [r7, #8]
 80096fc:	4619      	mov	r1, r3
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	430a      	orrs	r2, r1
 8009704:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009710:	7abb      	ldrb	r3, [r7, #10]
 8009712:	061a      	lsls	r2, r3, #24
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	430a      	orrs	r2, r1
 800971a:	605a      	str	r2, [r3, #4]
}
 800971c:	bf00      	nop
 800971e:	3714      	adds	r7, #20
 8009720:	46bd      	mov	sp, r7
 8009722:	bc80      	pop	{r7}
 8009724:	4770      	bx	lr
	...

08009728 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009728:	b480      	push	{r7}
 800972a:	b085      	sub	sp, #20
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009734:	2b00      	cmp	r3, #0
 8009736:	d108      	bne.n	800974a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009748:	e031      	b.n	80097ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800974a:	2308      	movs	r3, #8
 800974c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800974e:	2308      	movs	r3, #8
 8009750:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	0e5b      	lsrs	r3, r3, #25
 800975a:	b2db      	uxtb	r3, r3
 800975c:	f003 0307 	and.w	r3, r3, #7
 8009760:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	0f5b      	lsrs	r3, r3, #29
 800976a:	b2db      	uxtb	r3, r3
 800976c:	f003 0307 	and.w	r3, r3, #7
 8009770:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009772:	7bbb      	ldrb	r3, [r7, #14]
 8009774:	7b3a      	ldrb	r2, [r7, #12]
 8009776:	4910      	ldr	r1, [pc, #64]	; (80097b8 <UARTEx_SetNbDataToProcess+0x90>)
 8009778:	5c8a      	ldrb	r2, [r1, r2]
 800977a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800977e:	7b3a      	ldrb	r2, [r7, #12]
 8009780:	490e      	ldr	r1, [pc, #56]	; (80097bc <UARTEx_SetNbDataToProcess+0x94>)
 8009782:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009784:	fb93 f3f2 	sdiv	r3, r3, r2
 8009788:	b29a      	uxth	r2, r3
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009790:	7bfb      	ldrb	r3, [r7, #15]
 8009792:	7b7a      	ldrb	r2, [r7, #13]
 8009794:	4908      	ldr	r1, [pc, #32]	; (80097b8 <UARTEx_SetNbDataToProcess+0x90>)
 8009796:	5c8a      	ldrb	r2, [r1, r2]
 8009798:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800979c:	7b7a      	ldrb	r2, [r7, #13]
 800979e:	4907      	ldr	r1, [pc, #28]	; (80097bc <UARTEx_SetNbDataToProcess+0x94>)
 80097a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80097ae:	bf00      	nop
 80097b0:	3714      	adds	r7, #20
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bc80      	pop	{r7}
 80097b6:	4770      	bx	lr
 80097b8:	08022b90 	.word	0x08022b90
 80097bc:	08022b98 	.word	0x08022b98

080097c0 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 80097c4:	f7f7 ff30 	bl	8001628 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 80097c8:	f000 f80a 	bl	80097e0 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 80097cc:	bf00      	nop
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80097d4:	f04f 30ff 	mov.w	r0, #4294967295
 80097d8:	f015 fb60 	bl	801ee9c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 80097dc:	bf00      	nop
 80097de:	bd80      	pop	{r7, pc}

080097e0 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */
  CMD_Init(CmdProcessNotify);
 80097e6:	482c      	ldr	r0, [pc, #176]	; (8009898 <LoRaWAN_Init+0xb8>)
 80097e8:	f001 fe52 	bl	800b490 <CMD_Init>

  BSP_LED_Init(LED_RED);
 80097ec:	2000      	movs	r0, #0
 80097ee:	f7f8 fdc1 	bl	8002374 <BSP_LED_Init>
  //BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 80097f2:	2300      	movs	r3, #0
 80097f4:	9302      	str	r3, [sp, #8]
 80097f6:	2301      	movs	r3, #1
 80097f8:	9301      	str	r3, [sp, #4]
 80097fa:	2301      	movs	r3, #1
 80097fc:	9300      	str	r3, [sp, #0]
 80097fe:	4b27      	ldr	r3, [pc, #156]	; (800989c <LoRaWAN_Init+0xbc>)
 8009800:	2200      	movs	r2, #0
 8009802:	2100      	movs	r1, #0
 8009804:	2002      	movs	r0, #2
 8009806:	f015 f81d 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800980a:	2300      	movs	r3, #0
 800980c:	9302      	str	r3, [sp, #8]
 800980e:	2303      	movs	r3, #3
 8009810:	9301      	str	r3, [sp, #4]
 8009812:	2302      	movs	r3, #2
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	4b22      	ldr	r3, [pc, #136]	; (80098a0 <LoRaWAN_Init+0xc0>)
 8009818:	2200      	movs	r2, #0
 800981a:	2100      	movs	r1, #0
 800981c:	2002      	movs	r0, #2
 800981e:	f015 f811 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8009822:	2300      	movs	r3, #0
 8009824:	9302      	str	r3, [sp, #8]
 8009826:	2301      	movs	r3, #1
 8009828:	9301      	str	r3, [sp, #4]
 800982a:	2301      	movs	r3, #1
 800982c:	9300      	str	r3, [sp, #0]
 800982e:	4b1d      	ldr	r3, [pc, #116]	; (80098a4 <LoRaWAN_Init+0xc4>)
 8009830:	2200      	movs	r2, #0
 8009832:	2100      	movs	r1, #0
 8009834:	2002      	movs	r0, #2
 8009836:	f015 f805 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));
  APP_LOG(TS_OFF, VLEVEL_M, "\r\n\r\n\r\n----------LoRaWAN_End_Node_FreeRTOS----------\r\n\r\n\r\n");
 800983a:	4b1b      	ldr	r3, [pc, #108]	; (80098a8 <LoRaWAN_Init+0xc8>)
 800983c:	2200      	movs	r2, #0
 800983e:	2100      	movs	r1, #0
 8009840:	2002      	movs	r0, #2
 8009842:	f014 ffff 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8009846:	4a19      	ldr	r2, [pc, #100]	; (80098ac <LoRaWAN_Init+0xcc>)
 8009848:	2100      	movs	r1, #0
 800984a:	2002      	movs	r0, #2
 800984c:	f015 fc0a 	bl	801f064 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Vcom), UTIL_SEQ_RFU, CMD_Process);
 8009850:	4a17      	ldr	r2, [pc, #92]	; (80098b0 <LoRaWAN_Init+0xd0>)
 8009852:	2100      	movs	r1, #0
 8009854:	2001      	movs	r0, #1
 8009856:	f015 fc05 	bl	801f064 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800985a:	f002 f8cb 	bl	800b9f4 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 800985e:	4815      	ldr	r0, [pc, #84]	; (80098b4 <LoRaWAN_Init+0xd4>)
 8009860:	f005 fd4c 	bl	800f2fc <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8009864:	4814      	ldr	r0, [pc, #80]	; (80098b8 <LoRaWAN_Init+0xd8>)
 8009866:	f005 fd95 	bl	800f394 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  APP_PPRINTF("ATtention command interface\r\n");
 800986a:	4b14      	ldr	r3, [pc, #80]	; (80098bc <LoRaWAN_Init+0xdc>)
 800986c:	2200      	movs	r2, #0
 800986e:	2100      	movs	r1, #0
 8009870:	2000      	movs	r0, #0
 8009872:	f014 ffe7 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 8009876:	4603      	mov	r3, r0
 8009878:	2b00      	cmp	r3, #0
 800987a:	d1f6      	bne.n	800986a <LoRaWAN_Init+0x8a>
  APP_PPRINTF("AT? to list all available functions\r\n");
 800987c:	4b10      	ldr	r3, [pc, #64]	; (80098c0 <LoRaWAN_Init+0xe0>)
 800987e:	2200      	movs	r2, #0
 8009880:	2100      	movs	r1, #0
 8009882:	2000      	movs	r0, #0
 8009884:	f014 ffde 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 8009888:	4603      	mov	r3, r0
 800988a:	2b00      	cmp	r3, #0
 800988c:	d1f6      	bne.n	800987c <LoRaWAN_Init+0x9c>
  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800988e:	bf00      	nop
 8009890:	bf00      	nop
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	08009937 	.word	0x08009937
 800989c:	08020c74 	.word	0x08020c74
 80098a0:	08020c94 	.word	0x08020c94
 80098a4:	08020cb4 	.word	0x08020cb4
 80098a8:	08020cd4 	.word	0x08020cd4
 80098ac:	0800f5ed 	.word	0x0800f5ed
 80098b0:	0800b4ed 	.word	0x0800b4ed
 80098b4:	20000010 	.word	0x20000010
 80098b8:	20000044 	.word	0x20000044
 80098bc:	08020d10 	.word	0x08020d10
 80098c0:	08020d30 	.word	0x08020d30

080098c4 <HAL_GPIO_EXTI_Callback>:
/* If users wants to go through the BSP, stm32wlxx_it.c should be updated  */
/* in the USER CODE SESSION of the correspondent EXTIn_IRQHandler() */
/* to call the BSP_PB_IRQHandler() or the HAL_EXTI_IRQHandler(&H_EXTI_n);. */
/* Then the below HAL_GPIO_EXTI_Callback() can be replaced by BSP callback */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b083      	sub	sp, #12
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	4603      	mov	r3, r0
 80098cc:	80fb      	strh	r3, [r7, #6]
//      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
//      break;
//    default:
//      break;
//  }
}
 80098ce:	bf00      	nop
 80098d0:	370c      	adds	r7, #12
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bc80      	pop	{r7}
 80098d6:	4770      	bx	lr

080098d8 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  if ((appData != NULL) || (params != NULL))
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d102      	bne.n	80098ee <OnRxData+0x16>
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d003      	beq.n	80098f6 <OnRxData+0x1e>
  {
	    AT_event_receive(appData, params);
 80098ee:	6839      	ldr	r1, [r7, #0]
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 f873 	bl	80099dc <AT_event_receive>
  }
  /* USER CODE END OnRxData_1 */
}
 80098f6:	bf00      	nop
 80098f8:	3708      	adds	r7, #8
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}

080098fe <OnTxData>:


static void OnTxData(LmHandlerTxParams_t *params)
{
 80098fe:	b580      	push	{r7, lr}
 8009900:	b082      	sub	sp, #8
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d002      	beq.n	8009912 <OnTxData+0x14>
  {
	  AT_event_confirm(params);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f913 	bl	8009b38 <AT_event_confirm>
  }
  /* USER CODE END OnTxData_1 */
}
 8009912:	bf00      	nop
 8009914:	3708      	adds	r7, #8
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}

0800991a <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800991a:	b580      	push	{r7, lr}
 800991c:	b082      	sub	sp, #8
 800991e:	af00      	add	r7, sp, #0
 8009920:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d002      	beq.n	800992e <OnJoinRequest+0x14>
  {
	  AT_event_join(joinParams);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 f835 	bl	8009998 <AT_event_join>
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800992e:	bf00      	nop
 8009930:	3708      	adds	r7, #8
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <CmdProcessNotify>:

static void CmdProcessNotify(void)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CmdProcessNotify_1 */

  /* USER CODE END CmdProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Vcom), 0);
 800993a:	2100      	movs	r1, #0
 800993c:	2001      	movs	r0, #1
 800993e:	f015 fbb3 	bl	801f0a8 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN CmdProcessNotify_2 */

  /* USER CODE END CmdProcessNotify_2 */
}
 8009942:	bf00      	nop
 8009944:	bd80      	pop	{r7, pc}

08009946 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8009946:	b580      	push	{r7, lr}
 8009948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800994a:	2100      	movs	r1, #0
 800994c:	2002      	movs	r0, #2
 800994e:	f015 fbab 	bl	801f0a8 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 8009952:	bf00      	nop
 8009954:	bd80      	pop	{r7, pc}
	...

08009958 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8009958:	b480      	push	{r7}
 800995a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800995c:	f3bf 8f4f 	dsb	sy
}
 8009960:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009962:	4b06      	ldr	r3, [pc, #24]	; (800997c <__NVIC_SystemReset+0x24>)
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800996a:	4904      	ldr	r1, [pc, #16]	; (800997c <__NVIC_SystemReset+0x24>)
 800996c:	4b04      	ldr	r3, [pc, #16]	; (8009980 <__NVIC_SystemReset+0x28>)
 800996e:	4313      	orrs	r3, r2
 8009970:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009972:	f3bf 8f4f 	dsb	sy
}
 8009976:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009978:	bf00      	nop
 800997a:	e7fd      	b.n	8009978 <__NVIC_SystemReset+0x20>
 800997c:	e000ed00 	.word	0xe000ed00
 8009980:	05fa0004 	.word	0x05fa0004

08009984 <AT_return_error>:
{
  return AT_OK;
}

ATEerror_t AT_return_error(const char *param)
{
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  return AT_ERROR;
 800998c:	2301      	movs	r3, #1
}
 800998e:	4618      	mov	r0, r3
 8009990:	370c      	adds	r7, #12
 8009992:	46bd      	mov	sp, r7
 8009994:	bc80      	pop	{r7}
 8009996:	4770      	bx	lr

08009998 <AT_event_join>:

/* --------------- Application events --------------- */
void AT_event_join(LmHandlerJoinParams_t *params)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_event_join_1 */

  /* USER CODE END AT_event_join_1 */
  if ((params != NULL) && (params->Status == LORAMAC_HANDLER_SUCCESS))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00b      	beq.n	80099be <AT_event_join+0x26>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d106      	bne.n	80099be <AT_event_join+0x26>
  {
    AT_PRINTF("+EVT:JOINED\r\n");
 80099b0:	4b08      	ldr	r3, [pc, #32]	; (80099d4 <AT_event_join+0x3c>)
 80099b2:	2200      	movs	r2, #0
 80099b4:	2100      	movs	r1, #0
 80099b6:	2000      	movs	r0, #0
 80099b8:	f014 ff44 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 80099bc:	e006      	b.n	80099cc <AT_event_join+0x34>
  }
  else
  {
    AT_PRINTF("+EVT:JOIN FAILED\r\n");
 80099be:	4b06      	ldr	r3, [pc, #24]	; (80099d8 <AT_event_join+0x40>)
 80099c0:	2200      	movs	r2, #0
 80099c2:	2100      	movs	r1, #0
 80099c4:	2000      	movs	r0, #0
 80099c6:	f014 ff3d 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  }
  /* USER CODE BEGIN AT_event_join_2 */

  /* USER CODE END AT_event_join_2 */
}
 80099ca:	bf00      	nop
 80099cc:	bf00      	nop
 80099ce:	3708      	adds	r7, #8
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}
 80099d4:	08020d58 	.word	0x08020d58
 80099d8:	08020d68 	.word	0x08020d68

080099dc <AT_event_receive>:

void AT_event_receive(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 80099dc:	b5b0      	push	{r4, r5, r7, lr}
 80099de:	b090      	sub	sp, #64	; 0x40
 80099e0:	af06      	add	r7, sp, #24
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN AT_event_receive_1 */

  /* USER CODE END AT_event_receive_1 */
  const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };
 80099e6:	4b4e      	ldr	r3, [pc, #312]	; (8009b20 <AT_event_receive+0x144>)
 80099e8:	f107 040c 	add.w	r4, r7, #12
 80099ec:	461d      	mov	r5, r3
 80099ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80099f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80099f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80099f6:	e884 0003 	stmia.w	r4, {r0, r1}
  uint8_t ReceivedDataSize = 0;
 80099fa:	2300      	movs	r3, #0
 80099fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if ((appData != NULL) && (appData->BufferSize > 0))
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d03e      	beq.n	8009a84 <AT_event_receive+0xa8>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	785b      	ldrb	r3, [r3, #1]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d03a      	beq.n	8009a84 <AT_event_receive+0xa8>
  {
    /* Received data to be copied*/
    if (LORAWAN_APP_DATA_BUFFER_MAX_SIZE <= appData->BufferSize)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	785b      	ldrb	r3, [r3, #1]
 8009a12:	2bf1      	cmp	r3, #241	; 0xf1
 8009a14:	d903      	bls.n	8009a1e <AT_event_receive+0x42>
    {
      ReceivedDataSize = LORAWAN_APP_DATA_BUFFER_MAX_SIZE;
 8009a16:	23f2      	movs	r3, #242	; 0xf2
 8009a18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009a1c:	e003      	b.n	8009a26 <AT_event_receive+0x4a>
    }
    else
    {
      ReceivedDataSize = appData->BufferSize;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	785b      	ldrb	r3, [r3, #1]
 8009a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /*asynchronous notification to the host*/
    AT_PRINTF("+EVT:%d:%02X:", appData->Port, ReceivedDataSize);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a30:	9301      	str	r3, [sp, #4]
 8009a32:	9200      	str	r2, [sp, #0]
 8009a34:	4b3b      	ldr	r3, [pc, #236]	; (8009b24 <AT_event_receive+0x148>)
 8009a36:	2200      	movs	r2, #0
 8009a38:	2100      	movs	r1, #0
 8009a3a:	2000      	movs	r0, #0
 8009a3c:	f014 ff02 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

    for (uint8_t i = 0; i < ReceivedDataSize; i++)
 8009a40:	2300      	movs	r3, #0
 8009a42:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009a46:	e011      	b.n	8009a6c <AT_event_receive+0x90>
    {
      AT_PRINTF("%02x", appData->Buffer[i]);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	685a      	ldr	r2, [r3, #4]
 8009a4c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009a50:	4413      	add	r3, r2
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	4b34      	ldr	r3, [pc, #208]	; (8009b28 <AT_event_receive+0x14c>)
 8009a58:	2200      	movs	r2, #0
 8009a5a:	2100      	movs	r1, #0
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	f014 fef1 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    for (uint8_t i = 0; i < ReceivedDataSize; i++)
 8009a62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009a66:	3301      	adds	r3, #1
 8009a68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009a6c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009a70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d3e7      	bcc.n	8009a48 <AT_event_receive+0x6c>
    }
    AT_PRINTF("\r\n");
 8009a78:	4b2c      	ldr	r3, [pc, #176]	; (8009b2c <AT_event_receive+0x150>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	2100      	movs	r1, #0
 8009a7e:	2000      	movs	r0, #0
 8009a80:	f014 fee0 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  }

  if (params != NULL)
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d046      	beq.n	8009b18 <AT_event_receive+0x13c>
  {
    if (params->LinkCheck == true)
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	7b5b      	ldrb	r3, [r3, #13]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d025      	beq.n	8009ade <AT_event_receive+0x102>
    {
      AT_PRINTF("+EVT:RX_%s, DR %d, RSSI %d, SNR %d, DMODM %d, GWN %d\r\n", slotStrings[params->RxSlot], params->Datarate,
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	3328      	adds	r3, #40	; 0x28
 8009a9c:	443b      	add	r3, r7
 8009a9e:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8009aa2:	683a      	ldr	r2, [r7, #0]
 8009aa4:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8009aa8:	4611      	mov	r1, r2
 8009aaa:	683a      	ldr	r2, [r7, #0]
 8009aac:	f992 2003 	ldrsb.w	r2, [r2, #3]
 8009ab0:	4610      	mov	r0, r2
 8009ab2:	683a      	ldr	r2, [r7, #0]
 8009ab4:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8009ab8:	4614      	mov	r4, r2
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	7b92      	ldrb	r2, [r2, #14]
 8009abe:	4615      	mov	r5, r2
 8009ac0:	683a      	ldr	r2, [r7, #0]
 8009ac2:	7bd2      	ldrb	r2, [r2, #15]
 8009ac4:	9205      	str	r2, [sp, #20]
 8009ac6:	9504      	str	r5, [sp, #16]
 8009ac8:	9403      	str	r4, [sp, #12]
 8009aca:	9002      	str	r0, [sp, #8]
 8009acc:	9101      	str	r1, [sp, #4]
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	4b17      	ldr	r3, [pc, #92]	; (8009b30 <AT_event_receive+0x154>)
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	2100      	movs	r1, #0
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	f014 feb4 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN AT_event_receive_2 */

  /* USER CODE END AT_event_receive_2 */
}
 8009adc:	e01c      	b.n	8009b18 <AT_event_receive+0x13c>
      AT_PRINTF("+EVT:RX_%s, DR %d, RSSI %d, SNR %d\r\n", slotStrings[params->RxSlot], params->Datarate, params->Rssi,
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	3328      	adds	r3, #40	; 0x28
 8009ae8:	443b      	add	r3, r7
 8009aea:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8009aee:	683a      	ldr	r2, [r7, #0]
 8009af0:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8009af4:	4611      	mov	r1, r2
 8009af6:	683a      	ldr	r2, [r7, #0]
 8009af8:	f992 2003 	ldrsb.w	r2, [r2, #3]
 8009afc:	4610      	mov	r0, r2
 8009afe:	683a      	ldr	r2, [r7, #0]
 8009b00:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8009b04:	9203      	str	r2, [sp, #12]
 8009b06:	9002      	str	r0, [sp, #8]
 8009b08:	9101      	str	r1, [sp, #4]
 8009b0a:	9300      	str	r3, [sp, #0]
 8009b0c:	4b09      	ldr	r3, [pc, #36]	; (8009b34 <AT_event_receive+0x158>)
 8009b0e:	2200      	movs	r2, #0
 8009b10:	2100      	movs	r1, #0
 8009b12:	2000      	movs	r0, #0
 8009b14:	f014 fe96 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 8009b18:	bf00      	nop
 8009b1a:	3728      	adds	r7, #40	; 0x28
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bdb0      	pop	{r4, r5, r7, pc}
 8009b20:	08020e34 	.word	0x08020e34
 8009b24:	08020d7c 	.word	0x08020d7c
 8009b28:	08020d8c 	.word	0x08020d8c
 8009b2c:	08020d94 	.word	0x08020d94
 8009b30:	08020d98 	.word	0x08020d98
 8009b34:	08020dd0 	.word	0x08020dd0

08009b38 <AT_event_confirm>:

void AT_event_confirm(LmHandlerTxParams_t *params)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b082      	sub	sp, #8
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_event_confirm_1 */

  /* USER CODE END AT_event_confirm_1 */
  if ((params != NULL) && (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG) && (params->AckReceived != 0))
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d00d      	beq.n	8009b62 <AT_event_confirm+0x2a>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	789b      	ldrb	r3, [r3, #2]
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d109      	bne.n	8009b62 <AT_event_confirm+0x2a>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	78db      	ldrb	r3, [r3, #3]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d005      	beq.n	8009b62 <AT_event_confirm+0x2a>
  {
    AT_PRINTF("+EVT:SEND_CONFIRMED\r\n");
 8009b56:	4b05      	ldr	r3, [pc, #20]	; (8009b6c <AT_event_confirm+0x34>)
 8009b58:	2200      	movs	r2, #0
 8009b5a:	2100      	movs	r1, #0
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	f014 fe71 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  }
  /* USER CODE BEGIN AT_event_confirm_2 */

  /* USER CODE END AT_event_confirm_2 */
}
 8009b62:	bf00      	nop
 8009b64:	3708      	adds	r7, #8
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
 8009b6a:	bf00      	nop
 8009b6c:	08020e4c 	.word	0x08020e4c

08009b70 <AT_reset>:

/* --------------- General commands --------------- */
ATEerror_t AT_reset(const char *param)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_reset_1 */

  /* USER CODE END AT_reset_1 */
  NVIC_SystemReset();
 8009b78:	f7ff feee 	bl	8009958 <__NVIC_SystemReset>

08009b7c <AT_verbose_get>:

  /* USER CODE END AT_reset_2 */
}

ATEerror_t AT_verbose_get(const char *param)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b082      	sub	sp, #8
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_verbose_get_1 */

  /* USER CODE END AT_verbose_get_1 */
  print_u(UTIL_ADV_TRACE_GetVerboseLevel());
 8009b84:	f014 fefc 	bl	801e980 <UTIL_ADV_TRACE_GetVerboseLevel>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f001 fc42 	bl	800b414 <print_u>
  return AT_OK;
 8009b90:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_verbose_get_2 */

  /* USER CODE END AT_verbose_get_2 */
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3708      	adds	r7, #8
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
	...

08009b9c <AT_verbose_set>:

ATEerror_t AT_verbose_set(const char *param)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_verbose_set_1 */

  /* USER CODE END AT_verbose_set_1 */
  const char *buf = param;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	60fb      	str	r3, [r7, #12]
  int32_t lvl_nb;

  /* read and set the verbose level */
  if (1 != tiny_sscanf(buf, "%u", &lvl_nb))
 8009ba8:	f107 0308 	add.w	r3, r7, #8
 8009bac:	461a      	mov	r2, r3
 8009bae:	4913      	ldr	r1, [pc, #76]	; (8009bfc <AT_verbose_set+0x60>)
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f016 fccd 	bl	8020550 <tiny_sscanf>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d007      	beq.n	8009bcc <AT_verbose_set+0x30>
  {
    AT_PRINTF("AT+VL: verbose level is not well set\r\n");
 8009bbc:	4b10      	ldr	r3, [pc, #64]	; (8009c00 <AT_verbose_set+0x64>)
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	2000      	movs	r0, #0
 8009bc4:	f014 fe3e 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	e013      	b.n	8009bf4 <AT_verbose_set+0x58>
  }
  if ((lvl_nb > VLEVEL_H) || (lvl_nb < VLEVEL_OFF))
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	2b03      	cmp	r3, #3
 8009bd0:	dc02      	bgt.n	8009bd8 <AT_verbose_set+0x3c>
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	da07      	bge.n	8009be8 <AT_verbose_set+0x4c>
  {
    AT_PRINTF("AT+VL: verbose level out of range => 0(VLEVEL_OFF) to 3(VLEVEL_H)\r\n");
 8009bd8:	4b0a      	ldr	r3, [pc, #40]	; (8009c04 <AT_verbose_set+0x68>)
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2100      	movs	r1, #0
 8009bde:	2000      	movs	r0, #0
 8009be0:	f014 fe30 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8009be4:	2303      	movs	r3, #3
 8009be6:	e005      	b.n	8009bf4 <AT_verbose_set+0x58>
  }

  UTIL_ADV_TRACE_SetVerboseLevel(lvl_nb);
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	4618      	mov	r0, r3
 8009bee:	f014 feb7 	bl	801e960 <UTIL_ADV_TRACE_SetVerboseLevel>

  return AT_OK;
 8009bf2:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_verbose_set_2 */

  /* USER CODE END AT_verbose_set_2 */
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	08020e64 	.word	0x08020e64
 8009c00:	08020e68 	.word	0x08020e68
 8009c04:	08020e90 	.word	0x08020e90

08009c08 <AT_LocalTime_get>:

ATEerror_t AT_LocalTime_get(const char *param)
{
 8009c08:	b5b0      	push	{r4, r5, r7, lr}
 8009c0a:	b094      	sub	sp, #80	; 0x50
 8009c0c:	af06      	add	r7, sp, #24
 8009c0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_LocalTime_get_1 */

  /* USER CODE END AT_LocalTime_get_1 */
  struct tm localtime;
  SysTime_t UnixEpoch = SysTimeGet();
 8009c10:	f107 030c 	add.w	r3, r7, #12
 8009c14:	4618      	mov	r0, r3
 8009c16:	f015 fbc5 	bl	801f3a4 <SysTimeGet>
  UnixEpoch.Seconds -= 18; /*removing leap seconds*/
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	3b12      	subs	r3, #18
 8009c1e:	60fb      	str	r3, [r7, #12]

  UnixEpoch.Seconds += 3600 * 2; /*adding 2 hours*/
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8009c26:	60fb      	str	r3, [r7, #12]

  SysTimeLocalTime(UnixEpoch.Seconds,  & localtime);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f107 0214 	add.w	r2, r7, #20
 8009c2e:	4611      	mov	r1, r2
 8009c30:	4618      	mov	r0, r3
 8009c32:	f015 fc75 	bl	801f520 <SysTimeLocalTime>

  AT_PRINTF("LTIME:%02dh%02dm%02ds on %02d/%02d/%04d\r\n",
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	69ba      	ldr	r2, [r7, #24]
 8009c3a:	6979      	ldr	r1, [r7, #20]
 8009c3c:	6a38      	ldr	r0, [r7, #32]
 8009c3e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8009c40:	3401      	adds	r4, #1
 8009c42:	6abd      	ldr	r5, [r7, #40]	; 0x28
 8009c44:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 8009c48:	9505      	str	r5, [sp, #20]
 8009c4a:	9404      	str	r4, [sp, #16]
 8009c4c:	9003      	str	r0, [sp, #12]
 8009c4e:	9102      	str	r1, [sp, #8]
 8009c50:	9201      	str	r2, [sp, #4]
 8009c52:	9300      	str	r3, [sp, #0]
 8009c54:	4b05      	ldr	r3, [pc, #20]	; (8009c6c <AT_LocalTime_get+0x64>)
 8009c56:	2200      	movs	r2, #0
 8009c58:	2100      	movs	r1, #0
 8009c5a:	2000      	movs	r0, #0
 8009c5c:	f014 fdf2 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            localtime.tm_hour, localtime.tm_min, localtime.tm_sec,
            localtime.tm_mday, localtime.tm_mon + 1, localtime.tm_year + 1900);

  return AT_OK;
 8009c60:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_LocalTime_get_2 */

  /* USER CODE END AT_LocalTime_get_2 */
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3738      	adds	r7, #56	; 0x38
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bdb0      	pop	{r4, r5, r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	08020ed4 	.word	0x08020ed4

08009c70 <AT_JoinEUI_get>:

/* --------------- Keys, IDs and EUIs management commands --------------- */
ATEerror_t AT_JoinEUI_get(const char *param)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_JoinEUI_get_1 */

  /* USER CODE END AT_JoinEUI_get_1 */
  uint8_t appEUI[8];
  if (LmHandlerGetAppEUI(appEUI) != LORAMAC_HANDLER_SUCCESS)
 8009c78:	f107 0308 	add.w	r3, r7, #8
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f006 f9de 	bl	801003e <LmHandlerGetAppEUI>
 8009c82:	4603      	mov	r3, r0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d001      	beq.n	8009c8c <AT_JoinEUI_get+0x1c>
  {
    return AT_PARAM_ERROR;
 8009c88:	2303      	movs	r3, #3
 8009c8a:	e005      	b.n	8009c98 <AT_JoinEUI_get+0x28>
  }

  print_8_02x(appEUI);
 8009c8c:	f107 0308 	add.w	r3, r7, #8
 8009c90:	4618      	mov	r0, r3
 8009c92:	f001 fb75 	bl	800b380 <print_8_02x>
  return AT_OK;
 8009c96:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_JoinEUI_get_2 */

  /* USER CODE END AT_JoinEUI_get_2 */
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <AT_JoinEUI_set>:

ATEerror_t AT_JoinEUI_set(const char *param)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b08a      	sub	sp, #40	; 0x28
 8009ca4:	af06      	add	r7, sp, #24
 8009ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_JoinEUI_set_1 */

  /* USER CODE END AT_JoinEUI_set_1 */
  uint8_t JoinEui[8];
  if (tiny_sscanf(param, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx",
 8009ca8:	f107 0308 	add.w	r3, r7, #8
 8009cac:	1c59      	adds	r1, r3, #1
 8009cae:	f107 0208 	add.w	r2, r7, #8
 8009cb2:	f107 0308 	add.w	r3, r7, #8
 8009cb6:	3307      	adds	r3, #7
 8009cb8:	9305      	str	r3, [sp, #20]
 8009cba:	f107 0308 	add.w	r3, r7, #8
 8009cbe:	3306      	adds	r3, #6
 8009cc0:	9304      	str	r3, [sp, #16]
 8009cc2:	f107 0308 	add.w	r3, r7, #8
 8009cc6:	3305      	adds	r3, #5
 8009cc8:	9303      	str	r3, [sp, #12]
 8009cca:	f107 0308 	add.w	r3, r7, #8
 8009cce:	3304      	adds	r3, #4
 8009cd0:	9302      	str	r3, [sp, #8]
 8009cd2:	f107 0308 	add.w	r3, r7, #8
 8009cd6:	3303      	adds	r3, #3
 8009cd8:	9301      	str	r3, [sp, #4]
 8009cda:	f107 0308 	add.w	r3, r7, #8
 8009cde:	3302      	adds	r3, #2
 8009ce0:	9300      	str	r3, [sp, #0]
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	490b      	ldr	r1, [pc, #44]	; (8009d14 <AT_JoinEUI_set+0x74>)
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f016 fc32 	bl	8020550 <tiny_sscanf>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b08      	cmp	r3, #8
 8009cf0:	d001      	beq.n	8009cf6 <AT_JoinEUI_set+0x56>
                  &JoinEui[0], &JoinEui[1], &JoinEui[2], &JoinEui[3],
                  &JoinEui[4], &JoinEui[5], &JoinEui[6], &JoinEui[7]) != 8)
  {
    return AT_PARAM_ERROR;
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	e00a      	b.n	8009d0c <AT_JoinEUI_set+0x6c>
  }

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerSetAppEUI(JoinEui))
 8009cf6:	f107 0308 	add.w	r3, r7, #8
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f006 f9c1 	bl	8010082 <LmHandlerSetAppEUI>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d001      	beq.n	8009d0a <AT_JoinEUI_set+0x6a>
  {
    return AT_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e000      	b.n	8009d0c <AT_JoinEUI_set+0x6c>
  }

  return AT_OK;
 8009d0a:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_JoinEUI_set_2 */

  /* USER CODE END AT_JoinEUI_set_2 */
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	08020f00 	.word	0x08020f00

08009d18 <AT_NwkKey_get>:

ATEerror_t AT_NwkKey_get(const char *param)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b086      	sub	sp, #24
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_NwkKey_get_1 */

  /* USER CODE END AT_NwkKey_get_1 */
  uint8_t nwkKey[16];
  if (LORAMAC_HANDLER_SUCCESS != LmHandlerGetNwkKey(nwkKey))
 8009d20:	f107 0308 	add.w	r3, r7, #8
 8009d24:	4618      	mov	r0, r3
 8009d26:	f006 fc5e 	bl	80105e6 <LmHandlerGetNwkKey>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d001      	beq.n	8009d34 <AT_NwkKey_get+0x1c>
  {
    return AT_ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	e005      	b.n	8009d40 <AT_NwkKey_get+0x28>
  }
  print_16_02x(nwkKey);
 8009d34:	f107 0308 	add.w	r3, r7, #8
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f001 fab9 	bl	800b2b0 <print_16_02x>

  return AT_OK;
 8009d3e:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_NwkKey_get_2 */

  /* USER CODE END AT_NwkKey_get_2 */
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3718      	adds	r7, #24
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <AT_NwkKey_set>:

ATEerror_t AT_NwkKey_set(const char *param)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b086      	sub	sp, #24
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_NwkKey_set_1 */

  /* USER CODE END AT_NwkKey_set_1 */
  uint8_t nwkKey[16];
  if (sscanf_16_hhx(param, nwkKey) != 16)
 8009d50:	f107 0308 	add.w	r3, r7, #8
 8009d54:	4619      	mov	r1, r3
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f001 fa30 	bl	800b1bc <sscanf_16_hhx>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b10      	cmp	r3, #16
 8009d60:	d001      	beq.n	8009d66 <AT_NwkKey_set+0x1e>
  {
    return AT_PARAM_ERROR;
 8009d62:	2303      	movs	r3, #3
 8009d64:	e00a      	b.n	8009d7c <AT_NwkKey_set+0x34>
  }

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerSetNwkKey(nwkKey))
 8009d66:	f107 0308 	add.w	r3, r7, #8
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f006 fc5d 	bl	801062a <LmHandlerSetNwkKey>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d001      	beq.n	8009d7a <AT_NwkKey_set+0x32>
  {
    return AT_ERROR;
 8009d76:	2301      	movs	r3, #1
 8009d78:	e000      	b.n	8009d7c <AT_NwkKey_set+0x34>
  }

  return AT_OK;
 8009d7a:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_NwkKey_set_2 */

  /* USER CODE END AT_NwkKey_set_2 */
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3718      	adds	r7, #24
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <AT_AppKey_get>:

ATEerror_t AT_AppKey_get(const char *param)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b086      	sub	sp, #24
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_AppKey_get_1 */

  /* USER CODE END AT_AppKey_get_1 */
  uint8_t appKey[16];
  if (LORAMAC_HANDLER_SUCCESS != LmHandlerGetAppKey(appKey))
 8009d8c:	f107 0308 	add.w	r3, r7, #8
 8009d90:	4618      	mov	r0, r3
 8009d92:	f006 fc6a 	bl	801066a <LmHandlerGetAppKey>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d001      	beq.n	8009da0 <AT_AppKey_get+0x1c>
  {
    return AT_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e005      	b.n	8009dac <AT_AppKey_get+0x28>
  }
  print_16_02x(appKey);
 8009da0:	f107 0308 	add.w	r3, r7, #8
 8009da4:	4618      	mov	r0, r3
 8009da6:	f001 fa83 	bl	800b2b0 <print_16_02x>

  return AT_OK;
 8009daa:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_AppKey_get_2 */

  /* USER CODE END AT_AppKey_get_2 */
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3718      	adds	r7, #24
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <AT_AppKey_set>:

ATEerror_t AT_AppKey_set(const char *param)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b086      	sub	sp, #24
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_AppKey_set_1 */

  /* USER CODE END AT_AppKey_set_1 */
  uint8_t appKey[16];
  if (sscanf_16_hhx(param, appKey) != 16)
 8009dbc:	f107 0308 	add.w	r3, r7, #8
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f001 f9fa 	bl	800b1bc <sscanf_16_hhx>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	2b10      	cmp	r3, #16
 8009dcc:	d001      	beq.n	8009dd2 <AT_AppKey_set+0x1e>
  {
    return AT_PARAM_ERROR;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	e00a      	b.n	8009de8 <AT_AppKey_set+0x34>
  }

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerSetAppKey(appKey))
 8009dd2:	f107 0308 	add.w	r3, r7, #8
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f006 fc69 	bl	80106ae <LmHandlerSetAppKey>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d001      	beq.n	8009de6 <AT_AppKey_set+0x32>
  {
    return AT_ERROR;
 8009de2:	2301      	movs	r3, #1
 8009de4:	e000      	b.n	8009de8 <AT_AppKey_set+0x34>
  }

  return AT_OK;
 8009de6:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_AppKey_set_2 */

  /* USER CODE END AT_AppKey_set_2 */
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3718      	adds	r7, #24
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <AT_NwkSKey_get>:

ATEerror_t AT_NwkSKey_get(const char *param)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_NwkSKey_get_1 */

  /* USER CODE END AT_NwkSKey_get_1 */
  uint8_t nwkSKey[16];
  if (LORAMAC_HANDLER_SUCCESS != LmHandlerGetNwkSKey(nwkSKey))
 8009df8:	f107 0308 	add.w	r3, r7, #8
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f006 fc76 	bl	80106ee <LmHandlerGetNwkSKey>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d001      	beq.n	8009e0c <AT_NwkSKey_get+0x1c>
  {
    return AT_ERROR;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e005      	b.n	8009e18 <AT_NwkSKey_get+0x28>
  }
  print_16_02x(nwkSKey);
 8009e0c:	f107 0308 	add.w	r3, r7, #8
 8009e10:	4618      	mov	r0, r3
 8009e12:	f001 fa4d 	bl	800b2b0 <print_16_02x>

  return AT_OK;
 8009e16:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_NwkSKey_get_2 */

  /* USER CODE END AT_NwkSKey_get_2 */
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3718      	adds	r7, #24
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <AT_NwkSKey_set>:

ATEerror_t AT_NwkSKey_set(const char *param)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b086      	sub	sp, #24
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_NwkSKey_set_1 */

  /* USER CODE END AT_NwkSKey_set_1 */
  uint8_t nwkSKey[16];
  if (sscanf_16_hhx(param, nwkSKey) != 16)
 8009e28:	f107 0308 	add.w	r3, r7, #8
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f001 f9c4 	bl	800b1bc <sscanf_16_hhx>
 8009e34:	4603      	mov	r3, r0
 8009e36:	2b10      	cmp	r3, #16
 8009e38:	d001      	beq.n	8009e3e <AT_NwkSKey_set+0x1e>
  {
    return AT_PARAM_ERROR;
 8009e3a:	2303      	movs	r3, #3
 8009e3c:	e00a      	b.n	8009e54 <AT_NwkSKey_set+0x34>
  }

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerSetNwkSKey(nwkSKey))
 8009e3e:	f107 0308 	add.w	r3, r7, #8
 8009e42:	4618      	mov	r0, r3
 8009e44:	f006 fc75 	bl	8010732 <LmHandlerSetNwkSKey>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d001      	beq.n	8009e52 <AT_NwkSKey_set+0x32>
  {
    return AT_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e000      	b.n	8009e54 <AT_NwkSKey_set+0x34>
  }

  return AT_OK;
 8009e52:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_NwkSKey_set_2 */

  /* USER CODE END AT_NwkSKey_set_2 */
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3718      	adds	r7, #24
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}

08009e5c <AT_AppSKey_get>:

ATEerror_t AT_AppSKey_get(const char *param)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b086      	sub	sp, #24
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_AppSKey_get_1 */

  /* USER CODE END AT_AppSKey_get_1 */
  uint8_t appSKey[16];
  if (LORAMAC_HANDLER_SUCCESS != LmHandlerGetAppSKey(appSKey))
 8009e64:	f107 0308 	add.w	r3, r7, #8
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f006 fc82 	bl	8010772 <LmHandlerGetAppSKey>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d001      	beq.n	8009e78 <AT_AppSKey_get+0x1c>
  {
    return AT_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	e005      	b.n	8009e84 <AT_AppSKey_get+0x28>
  }
  print_16_02x(appSKey);
 8009e78:	f107 0308 	add.w	r3, r7, #8
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f001 fa17 	bl	800b2b0 <print_16_02x>

  return AT_OK;
 8009e82:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_AppSKey_get_2 */

  /* USER CODE END AT_AppSKey_get_2 */
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3718      	adds	r7, #24
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <AT_AppSKey_set>:

ATEerror_t AT_AppSKey_set(const char *param)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b086      	sub	sp, #24
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_AppSKey_set_1 */

  /* USER CODE END AT_AppSKey_set_1 */
  uint8_t appSKey[16];
  if (sscanf_16_hhx(param, appSKey) != 16)
 8009e94:	f107 0308 	add.w	r3, r7, #8
 8009e98:	4619      	mov	r1, r3
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f001 f98e 	bl	800b1bc <sscanf_16_hhx>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	2b10      	cmp	r3, #16
 8009ea4:	d001      	beq.n	8009eaa <AT_AppSKey_set+0x1e>
  {
    return AT_PARAM_ERROR;
 8009ea6:	2303      	movs	r3, #3
 8009ea8:	e00a      	b.n	8009ec0 <AT_AppSKey_set+0x34>
  }

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerSetAppSKey(appSKey))
 8009eaa:	f107 0308 	add.w	r3, r7, #8
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f006 fc81 	bl	80107b6 <LmHandlerSetAppSKey>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d001      	beq.n	8009ebe <AT_AppSKey_set+0x32>
  {
    return AT_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e000      	b.n	8009ec0 <AT_AppSKey_set+0x34>
  }

  return AT_OK;
 8009ebe:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_AppSKey_set_2 */

  /* USER CODE END AT_AppSKey_set_2 */
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3718      	adds	r7, #24
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <AT_DevAddr_get>:

ATEerror_t AT_DevAddr_get(const char *param)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b084      	sub	sp, #16
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DevAddr_get_1 */

  /* USER CODE END AT_DevAddr_get_1 */
  uint32_t devAddr;
  if (LmHandlerGetDevAddr(&devAddr) != LORAMAC_HANDLER_SUCCESS)
 8009ed0:	f107 030c 	add.w	r3, r7, #12
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f006 f933 	bl	8010140 <LmHandlerGetDevAddr>
 8009eda:	4603      	mov	r3, r0
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d001      	beq.n	8009ee4 <AT_DevAddr_get+0x1c>
  {
    return AT_PARAM_ERROR;
 8009ee0:	2303      	movs	r3, #3
 8009ee2:	e004      	b.n	8009eee <AT_DevAddr_get+0x26>
  }

  print_uint32_as_02x(devAddr);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f001 f9c0 	bl	800b26c <print_uint32_as_02x>
  return AT_OK;
 8009eec:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DevAddr_get_2 */

  /* USER CODE END AT_DevAddr_get_2 */
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3710      	adds	r7, #16
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <AT_DevAddr_set>:

ATEerror_t AT_DevAddr_set(const char *param)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b084      	sub	sp, #16
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DevAddr_set_1 */

  /* USER CODE END AT_DevAddr_set_1 */
  uint32_t devAddr;
  if (sscanf_uint32_as_hhx(param, &devAddr) != 4)
 8009efe:	f107 030c 	add.w	r3, r7, #12
 8009f02:	4619      	mov	r1, r3
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f001 f93d 	bl	800b184 <sscanf_uint32_as_hhx>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b04      	cmp	r3, #4
 8009f0e:	d001      	beq.n	8009f14 <AT_DevAddr_set+0x1e>
  {
    return AT_PARAM_ERROR;
 8009f10:	2303      	movs	r3, #3
 8009f12:	e009      	b.n	8009f28 <AT_DevAddr_set+0x32>
  }

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerSetDevAddr(devAddr))
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	4618      	mov	r0, r3
 8009f18:	f006 f931 	bl	801017e <LmHandlerSetDevAddr>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d001      	beq.n	8009f26 <AT_DevAddr_set+0x30>
  {
    return AT_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	e000      	b.n	8009f28 <AT_DevAddr_set+0x32>
  }

  return AT_OK;
 8009f26:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DevAddr_set_2 */

  /* USER CODE END AT_DevAddr_set_2 */
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3710      	adds	r7, #16
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <AT_DevEUI_get>:

ATEerror_t AT_DevEUI_get(const char *param)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DevEUI_get_1 */

  /* USER CODE END AT_DevEUI_get_1 */
  uint8_t devEUI[8];
  if (LmHandlerGetDevEUI(devEUI) != LORAMAC_HANDLER_SUCCESS)
 8009f38:	f107 0308 	add.w	r3, r7, #8
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f006 f851 	bl	800ffe4 <LmHandlerGetDevEUI>
 8009f42:	4603      	mov	r3, r0
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d001      	beq.n	8009f4c <AT_DevEUI_get+0x1c>
  {
    return AT_PARAM_ERROR;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	e005      	b.n	8009f58 <AT_DevEUI_get+0x28>
  }

  print_8_02x(devEUI);
 8009f4c:	f107 0308 	add.w	r3, r7, #8
 8009f50:	4618      	mov	r0, r3
 8009f52:	f001 fa15 	bl	800b380 <print_8_02x>
  return AT_OK;
 8009f56:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DevEUI_get_2 */

  /* USER CODE END AT_DevEUI_get_2 */
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3710      	adds	r7, #16
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <AT_DevEUI_set>:

ATEerror_t AT_DevEUI_set(const char *param)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b08a      	sub	sp, #40	; 0x28
 8009f64:	af06      	add	r7, sp, #24
 8009f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DevEUI_set_1 */

  /* USER CODE END AT_DevEUI_set_1 */
  uint8_t devEui[8];
  if (tiny_sscanf(param, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx",
 8009f68:	f107 0308 	add.w	r3, r7, #8
 8009f6c:	1c59      	adds	r1, r3, #1
 8009f6e:	f107 0208 	add.w	r2, r7, #8
 8009f72:	f107 0308 	add.w	r3, r7, #8
 8009f76:	3307      	adds	r3, #7
 8009f78:	9305      	str	r3, [sp, #20]
 8009f7a:	f107 0308 	add.w	r3, r7, #8
 8009f7e:	3306      	adds	r3, #6
 8009f80:	9304      	str	r3, [sp, #16]
 8009f82:	f107 0308 	add.w	r3, r7, #8
 8009f86:	3305      	adds	r3, #5
 8009f88:	9303      	str	r3, [sp, #12]
 8009f8a:	f107 0308 	add.w	r3, r7, #8
 8009f8e:	3304      	adds	r3, #4
 8009f90:	9302      	str	r3, [sp, #8]
 8009f92:	f107 0308 	add.w	r3, r7, #8
 8009f96:	3303      	adds	r3, #3
 8009f98:	9301      	str	r3, [sp, #4]
 8009f9a:	f107 0308 	add.w	r3, r7, #8
 8009f9e:	3302      	adds	r3, #2
 8009fa0:	9300      	str	r3, [sp, #0]
 8009fa2:	460b      	mov	r3, r1
 8009fa4:	490b      	ldr	r1, [pc, #44]	; (8009fd4 <AT_DevEUI_set+0x74>)
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f016 fad2 	bl	8020550 <tiny_sscanf>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b08      	cmp	r3, #8
 8009fb0:	d001      	beq.n	8009fb6 <AT_DevEUI_set+0x56>
                  &devEui[0], &devEui[1], &devEui[2], &devEui[3],
                  &devEui[4], &devEui[5], &devEui[6], &devEui[7]) != 8)
  {
    return AT_PARAM_ERROR;
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	e00a      	b.n	8009fcc <AT_DevEUI_set+0x6c>
  }

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerSetDevEUI(devEui))
 8009fb6:	f107 0308 	add.w	r3, r7, #8
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f006 f834 	bl	8010028 <LmHandlerSetDevEUI>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <AT_DevEUI_set+0x6a>
  {
    return AT_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e000      	b.n	8009fcc <AT_DevEUI_set+0x6c>
  }

  return AT_OK;
 8009fca:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DevEUI_set_2 */

  /* USER CODE END AT_DevEUI_set_2 */
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3710      	adds	r7, #16
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	08020f00 	.word	0x08020f00

08009fd8 <AT_NetworkID_get>:

ATEerror_t AT_NetworkID_get(const char *param)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b084      	sub	sp, #16
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_NetworkID_get_1 */

  /* USER CODE END AT_NetworkID_get_1 */
  uint32_t networkId;
  if (LmHandlerGetNetworkID(&networkId) != LORAMAC_HANDLER_SUCCESS)
 8009fe0:	f107 030c 	add.w	r3, r7, #12
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f006 f86c 	bl	80100c2 <LmHandlerGetNetworkID>
 8009fea:	4603      	mov	r3, r0
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d001      	beq.n	8009ff4 <AT_NetworkID_get+0x1c>
  {
    return AT_PARAM_ERROR;
 8009ff0:	2303      	movs	r3, #3
 8009ff2:	e004      	b.n	8009ffe <AT_NetworkID_get+0x26>
  }

  print_d(networkId);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f001 f9fa 	bl	800b3f0 <print_d>
  return AT_OK;
 8009ffc:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_NetworkID_get_2 */

  /* USER CODE END AT_NetworkID_get_2 */
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3710      	adds	r7, #16
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
	...

0800a008 <AT_NetworkID_set>:

ATEerror_t AT_NetworkID_set(const char *param)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_NetworkID_set_1 */

  /* USER CODE END AT_NetworkID_set_1 */
  uint32_t networkId;
  if (tiny_sscanf(param, "%u", &networkId) != 1)
 800a010:	f107 030c 	add.w	r3, r7, #12
 800a014:	461a      	mov	r2, r3
 800a016:	490b      	ldr	r1, [pc, #44]	; (800a044 <AT_NetworkID_set+0x3c>)
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f016 fa99 	bl	8020550 <tiny_sscanf>
 800a01e:	4603      	mov	r3, r0
 800a020:	2b01      	cmp	r3, #1
 800a022:	d001      	beq.n	800a028 <AT_NetworkID_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a024:	2303      	movs	r3, #3
 800a026:	e009      	b.n	800a03c <AT_NetworkID_set+0x34>
  }

  if (networkId > 127)
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2b7f      	cmp	r3, #127	; 0x7f
 800a02c:	d901      	bls.n	800a032 <AT_NetworkID_set+0x2a>
  {
    return AT_PARAM_ERROR;
 800a02e:	2303      	movs	r3, #3
 800a030:	e004      	b.n	800a03c <AT_NetworkID_set+0x34>
  }

  LmHandlerSetNetworkID(networkId);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	4618      	mov	r0, r3
 800a036:	f006 f863 	bl	8010100 <LmHandlerSetNetworkID>
  return AT_OK;
 800a03a:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_NetworkID_set_2 */

  /* USER CODE END AT_NetworkID_set_2 */
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3710      	adds	r7, #16
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}
 800a044:	08020e64 	.word	0x08020e64

0800a048 <AT_Join>:

/* --------------- LoRaWAN join and send data commands --------------- */
ATEerror_t AT_Join(const char *param)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b082      	sub	sp, #8
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Join_1 */

  /* USER CODE END AT_Join_1 */
  switch (param[0])
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	2b30      	cmp	r3, #48	; 0x30
 800a056:	d002      	beq.n	800a05e <AT_Join+0x16>
 800a058:	2b31      	cmp	r3, #49	; 0x31
 800a05a:	d004      	beq.n	800a066 <AT_Join+0x1e>
 800a05c:	e007      	b.n	800a06e <AT_Join+0x26>
  {
    case '0':
      LmHandlerJoin(ACTIVATION_TYPE_ABP);
 800a05e:	2001      	movs	r0, #1
 800a060:	f005 face 	bl	800f600 <LmHandlerJoin>
      break;
 800a064:	e005      	b.n	800a072 <AT_Join+0x2a>
    case '1':
      LmHandlerJoin(ACTIVATION_TYPE_OTAA);
 800a066:	2002      	movs	r0, #2
 800a068:	f005 faca 	bl	800f600 <LmHandlerJoin>
      break;
 800a06c:	e001      	b.n	800a072 <AT_Join+0x2a>
    default:
      return AT_PARAM_ERROR;
 800a06e:	2303      	movs	r3, #3
 800a070:	e000      	b.n	800a074 <AT_Join+0x2c>
  }

  return AT_OK;
 800a072:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Join_2 */

  /* USER CODE END AT_Join_2 */
}
 800a074:	4618      	mov	r0, r3
 800a076:	3708      	adds	r7, #8
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}

0800a07c <AT_Link_Check>:

ATEerror_t AT_Link_Check(const char *param)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b082      	sub	sp, #8
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Link_Check_1 */

  /* USER CODE END AT_Link_Check_1 */
  if (LmHandlerLinkCheckReq() != LORAMAC_HANDLER_SUCCESS)
 800a084:	f005 fc08 	bl	800f898 <LmHandlerLinkCheckReq>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <AT_Link_Check+0x16>
  {
    return AT_PARAM_ERROR;
 800a08e:	2303      	movs	r3, #3
 800a090:	e000      	b.n	800a094 <AT_Link_Check+0x18>
  }

  return AT_OK;
 800a092:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Link_Check_2 */

  /* USER CODE END AT_Link_Check_2 */
}
 800a094:	4618      	mov	r0, r3
 800a096:	3708      	adds	r7, #8
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <AT_Send>:

ATEerror_t AT_Send(const char *param)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b08a      	sub	sp, #40	; 0x28
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Send_1 */

  /* USER CODE END AT_Send_1 */
  const char *buf = param;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t bufSize = strlen(param);
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f7f6 f869 	bl	8000180 <strlen>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	847b      	strh	r3, [r7, #34]	; 0x22
  uint32_t appPort;
  LmHandlerMsgTypes_t isTxConfirmed;
  unsigned size = 0;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	61fb      	str	r3, [r7, #28]
  char hex[3] = {0, 0, 0};
 800a0b6:	4a76      	ldr	r2, [pc, #472]	; (800a290 <AT_Send+0x1f4>)
 800a0b8:	f107 0310 	add.w	r3, r7, #16
 800a0bc:	6812      	ldr	r2, [r2, #0]
 800a0be:	4611      	mov	r1, r2
 800a0c0:	8019      	strh	r1, [r3, #0]
 800a0c2:	3302      	adds	r3, #2
 800a0c4:	0c12      	lsrs	r2, r2, #16
 800a0c6:	701a      	strb	r2, [r3, #0]
  UTIL_TIMER_Time_t nextTxIn = 0;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	60fb      	str	r3, [r7, #12]
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800a0cc:	23ff      	movs	r3, #255	; 0xff
 800a0ce:	76bb      	strb	r3, [r7, #26]
  ATEerror_t status = AT_ERROR;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	76fb      	strb	r3, [r7, #27]

  /* read and set the application port */
  if (1 != tiny_sscanf(buf, "%u:", &appPort))
 800a0d4:	f107 0314 	add.w	r3, r7, #20
 800a0d8:	461a      	mov	r2, r3
 800a0da:	496e      	ldr	r1, [pc, #440]	; (800a294 <AT_Send+0x1f8>)
 800a0dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a0de:	f016 fa37 	bl	8020550 <tiny_sscanf>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d00d      	beq.n	800a104 <AT_Send+0x68>
  {
    AT_PRINTF("AT+SEND without the application port\r\n");
 800a0e8:	4b6b      	ldr	r3, [pc, #428]	; (800a298 <AT_Send+0x1fc>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	2100      	movs	r1, #0
 800a0ee:	2000      	movs	r0, #0
 800a0f0:	f014 fba8 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 800a0f4:	2303      	movs	r3, #3
 800a0f6:	e0c7      	b.n	800a288 <AT_Send+0x1ec>
  }

  /* skip the application port */
  while (('0' <= buf[0]) && (buf[0] <= '9') && bufSize > 1)
  {
    buf ++;
 800a0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	627b      	str	r3, [r7, #36]	; 0x24
    bufSize --;
 800a0fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a100:	3b01      	subs	r3, #1
 800a102:	847b      	strh	r3, [r7, #34]	; 0x22
  while (('0' <= buf[0]) && (buf[0] <= '9') && bufSize > 1)
 800a104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a106:	781b      	ldrb	r3, [r3, #0]
 800a108:	2b2f      	cmp	r3, #47	; 0x2f
 800a10a:	d906      	bls.n	800a11a <AT_Send+0x7e>
 800a10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	2b39      	cmp	r3, #57	; 0x39
 800a112:	d802      	bhi.n	800a11a <AT_Send+0x7e>
 800a114:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a116:	2b01      	cmp	r3, #1
 800a118:	d8ee      	bhi.n	800a0f8 <AT_Send+0x5c>
  };

  if ((bufSize == 0) || (':' != buf[0]))
 800a11a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d003      	beq.n	800a128 <AT_Send+0x8c>
 800a120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a122:	781b      	ldrb	r3, [r3, #0]
 800a124:	2b3a      	cmp	r3, #58	; 0x3a
 800a126:	d007      	beq.n	800a138 <AT_Send+0x9c>
  {
    AT_PRINTF("AT+SEND missing : character after app port\r\n");
 800a128:	4b5c      	ldr	r3, [pc, #368]	; (800a29c <AT_Send+0x200>)
 800a12a:	2200      	movs	r2, #0
 800a12c:	2100      	movs	r1, #0
 800a12e:	2000      	movs	r0, #0
 800a130:	f014 fb88 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 800a134:	2303      	movs	r3, #3
 800a136:	e0a7      	b.n	800a288 <AT_Send+0x1ec>
  }
  else
  {
    /* skip the char ':' */
    buf ++;
 800a138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a13a:	3301      	adds	r3, #1
 800a13c:	627b      	str	r3, [r7, #36]	; 0x24
    bufSize --;
 800a13e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a140:	3b01      	subs	r3, #1
 800a142:	847b      	strh	r3, [r7, #34]	; 0x22
  }

  switch (buf[0])
 800a144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	2b30      	cmp	r3, #48	; 0x30
 800a14a:	d002      	beq.n	800a152 <AT_Send+0xb6>
 800a14c:	2b31      	cmp	r3, #49	; 0x31
 800a14e:	d004      	beq.n	800a15a <AT_Send+0xbe>
 800a150:	e007      	b.n	800a162 <AT_Send+0xc6>
  {
    case '0':
      isTxConfirmed = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800a152:	2300      	movs	r3, #0
 800a154:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      break;
 800a158:	e00b      	b.n	800a172 <AT_Send+0xd6>
    case '1':
      isTxConfirmed = LORAMAC_HANDLER_CONFIRMED_MSG;
 800a15a:	2301      	movs	r3, #1
 800a15c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      break;
 800a160:	e007      	b.n	800a172 <AT_Send+0xd6>
    default:
      AT_PRINTF("AT+SEND without the acknowledge flag\r\n");
 800a162:	4b4f      	ldr	r3, [pc, #316]	; (800a2a0 <AT_Send+0x204>)
 800a164:	2200      	movs	r2, #0
 800a166:	2100      	movs	r1, #0
 800a168:	2000      	movs	r0, #0
 800a16a:	f014 fb6b 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
      return AT_PARAM_ERROR;
 800a16e:	2303      	movs	r3, #3
 800a170:	e08a      	b.n	800a288 <AT_Send+0x1ec>
  }

  if (bufSize > 0)
 800a172:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a174:	2b00      	cmp	r3, #0
 800a176:	d005      	beq.n	800a184 <AT_Send+0xe8>
  {
    /* skip the acknowledge flag */
    buf ++;
 800a178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a17a:	3301      	adds	r3, #1
 800a17c:	627b      	str	r3, [r7, #36]	; 0x24
    bufSize --;
 800a17e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a180:	3b01      	subs	r3, #1
 800a182:	847b      	strh	r3, [r7, #34]	; 0x22
  }

  if ((bufSize == 0) || (':' != buf[0]))
 800a184:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a186:	2b00      	cmp	r3, #0
 800a188:	d003      	beq.n	800a192 <AT_Send+0xf6>
 800a18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	2b3a      	cmp	r3, #58	; 0x3a
 800a190:	d007      	beq.n	800a1a2 <AT_Send+0x106>
  {
    AT_PRINTF("AT+SEND missing : character after ack flag\r\n");
 800a192:	4b44      	ldr	r3, [pc, #272]	; (800a2a4 <AT_Send+0x208>)
 800a194:	2200      	movs	r2, #0
 800a196:	2100      	movs	r1, #0
 800a198:	2000      	movs	r0, #0
 800a19a:	f014 fb53 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 800a19e:	2303      	movs	r3, #3
 800a1a0:	e072      	b.n	800a288 <AT_Send+0x1ec>
  }
  else
  {
    /* skip the char ':' */
    buf ++;
 800a1a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	627b      	str	r3, [r7, #36]	; 0x24
    bufSize --;
 800a1a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	847b      	strh	r3, [r7, #34]	; 0x22
  }

  while ((size < LORAWAN_APP_DATA_BUFFER_MAX_SIZE) && (bufSize > 1))
 800a1ae:	e021      	b.n	800a1f4 <AT_Send+0x158>
  {
    hex[0] = buf[size * 2];
 800a1b0:	69fb      	ldr	r3, [r7, #28]
 800a1b2:	005b      	lsls	r3, r3, #1
 800a1b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1b6:	4413      	add	r3, r2
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	743b      	strb	r3, [r7, #16]
    hex[1] = buf[size * 2 + 1];
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	005b      	lsls	r3, r3, #1
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c4:	4413      	add	r3, r2
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	747b      	strb	r3, [r7, #17]
    if (tiny_sscanf(hex, "%hhx", &AppData.Buffer[size]) != 1)
 800a1ca:	4b37      	ldr	r3, [pc, #220]	; (800a2a8 <AT_Send+0x20c>)
 800a1cc:	685a      	ldr	r2, [r3, #4]
 800a1ce:	69fb      	ldr	r3, [r7, #28]
 800a1d0:	441a      	add	r2, r3
 800a1d2:	f107 0310 	add.w	r3, r7, #16
 800a1d6:	4935      	ldr	r1, [pc, #212]	; (800a2ac <AT_Send+0x210>)
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f016 f9b9 	bl	8020550 <tiny_sscanf>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d001      	beq.n	800a1e8 <AT_Send+0x14c>
    {
      return AT_PARAM_ERROR;
 800a1e4:	2303      	movs	r3, #3
 800a1e6:	e04f      	b.n	800a288 <AT_Send+0x1ec>
    }
    size++;
 800a1e8:	69fb      	ldr	r3, [r7, #28]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	61fb      	str	r3, [r7, #28]
    bufSize -= 2;
 800a1ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1f0:	3b02      	subs	r3, #2
 800a1f2:	847b      	strh	r3, [r7, #34]	; 0x22
  while ((size < LORAWAN_APP_DATA_BUFFER_MAX_SIZE) && (bufSize > 1))
 800a1f4:	69fb      	ldr	r3, [r7, #28]
 800a1f6:	2bf1      	cmp	r3, #241	; 0xf1
 800a1f8:	d802      	bhi.n	800a200 <AT_Send+0x164>
 800a1fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1fc:	2b01      	cmp	r3, #1
 800a1fe:	d8d7      	bhi.n	800a1b0 <AT_Send+0x114>
  }
  if (bufSize != 0)
 800a200:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a202:	2b00      	cmp	r3, #0
 800a204:	d001      	beq.n	800a20a <AT_Send+0x16e>
  {
    return AT_PARAM_ERROR;
 800a206:	2303      	movs	r3, #3
 800a208:	e03e      	b.n	800a288 <AT_Send+0x1ec>
  }

  AppData.BufferSize = size;
 800a20a:	69fb      	ldr	r3, [r7, #28]
 800a20c:	b2da      	uxtb	r2, r3
 800a20e:	4b26      	ldr	r3, [pc, #152]	; (800a2a8 <AT_Send+0x20c>)
 800a210:	705a      	strb	r2, [r3, #1]
  AppData.Port = appPort;
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	b2da      	uxtb	r2, r3
 800a216:	4b24      	ldr	r3, [pc, #144]	; (800a2a8 <AT_Send+0x20c>)
 800a218:	701a      	strb	r2, [r3, #0]

  lmhStatus = LmHandlerSend(&AppData, isTxConfirmed, &nextTxIn, false);
 800a21a:	f107 020c 	add.w	r2, r7, #12
 800a21e:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 800a222:	2300      	movs	r3, #0
 800a224:	4820      	ldr	r0, [pc, #128]	; (800a2a8 <AT_Send+0x20c>)
 800a226:	f005 fa61 	bl	800f6ec <LmHandlerSend>
 800a22a:	4603      	mov	r3, r0
 800a22c:	76bb      	strb	r3, [r7, #26]

  switch (lmhStatus)
 800a22e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800a232:	3306      	adds	r3, #6
 800a234:	2b06      	cmp	r3, #6
 800a236:	d822      	bhi.n	800a27e <AT_Send+0x1e2>
 800a238:	a201      	add	r2, pc, #4	; (adr r2, 800a240 <AT_Send+0x1a4>)
 800a23a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a23e:	bf00      	nop
 800a240:	0800a273 	.word	0x0800a273
 800a244:	0800a279 	.word	0x0800a279
 800a248:	0800a285 	.word	0x0800a285
 800a24c:	0800a26d 	.word	0x0800a26d
 800a250:	0800a285 	.word	0x0800a285
 800a254:	0800a27f 	.word	0x0800a27f
 800a258:	0800a25d 	.word	0x0800a25d
  {
    case LORAMAC_HANDLER_SUCCESS:
      status = (nextTxIn > 0) ? AT_DUTYCYCLE_RESTRICTED : AT_OK;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d001      	beq.n	800a266 <AT_Send+0x1ca>
 800a262:	2309      	movs	r3, #9
 800a264:	e000      	b.n	800a268 <AT_Send+0x1cc>
 800a266:	2300      	movs	r3, #0
 800a268:	76fb      	strb	r3, [r7, #27]
      break;
 800a26a:	e00c      	b.n	800a286 <AT_Send+0x1ea>
    case LORAMAC_HANDLER_BUSY_ERROR:
    case LORAMAC_HANDLER_COMPLIANCE_RUNNING:
//      status = (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET) ? AT_NO_NET_JOINED : AT_BUSY_ERROR;
      break;
    case LORAMAC_HANDLER_NO_NETWORK_JOINED:
      status = AT_NO_NET_JOINED;
 800a26c:	2306      	movs	r3, #6
 800a26e:	76fb      	strb	r3, [r7, #27]
      break;
 800a270:	e009      	b.n	800a286 <AT_Send+0x1ea>
    case LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED:
      status = AT_DUTYCYCLE_RESTRICTED;
 800a272:	2309      	movs	r3, #9
 800a274:	76fb      	strb	r3, [r7, #27]
      break;
 800a276:	e006      	b.n	800a286 <AT_Send+0x1ea>
    case LORAMAC_HANDLER_CRYPTO_ERROR:
      status = AT_CRYPTO_ERROR;
 800a278:	230a      	movs	r3, #10
 800a27a:	76fb      	strb	r3, [r7, #27]
      break;
 800a27c:	e003      	b.n	800a286 <AT_Send+0x1ea>
    case LORAMAC_HANDLER_ERROR:
    default:
      status = AT_ERROR;
 800a27e:	2301      	movs	r3, #1
 800a280:	76fb      	strb	r3, [r7, #27]
      break;
 800a282:	e000      	b.n	800a286 <AT_Send+0x1ea>
      break;
 800a284:	bf00      	nop
  }

  return status;
 800a286:	7efb      	ldrb	r3, [r7, #27]
  /* USER CODE BEGIN AT_Send_2 */

  /* USER CODE END AT_Send_2 */
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3728      	adds	r7, #40	; 0x28
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}
 800a290:	08020fe4 	.word	0x08020fe4
 800a294:	08020f28 	.word	0x08020f28
 800a298:	08020f2c 	.word	0x08020f2c
 800a29c:	08020f54 	.word	0x08020f54
 800a2a0:	08020f84 	.word	0x08020f84
 800a2a4:	08020fac 	.word	0x08020fac
 800a2a8:	20000054 	.word	0x20000054
 800a2ac:	08020fdc 	.word	0x08020fdc

0800a2b0 <AT_version_get>:

/* --------------- LoRaWAN network management commands --------------- */
ATEerror_t AT_version_get(const char *param)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b086      	sub	sp, #24
 800a2b4:	af04      	add	r7, sp, #16
 800a2b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_version_get_1 */

  /* USER CODE END AT_version_get_1 */
  /* Get LoRa APP version*/
  AT_PRINTF("APP_VERSION:        V%X.%X.%X\r\n",
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	9302      	str	r3, [sp, #8]
 800a2bc:	2301      	movs	r3, #1
 800a2be:	9301      	str	r3, [sp, #4]
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	9300      	str	r3, [sp, #0]
 800a2c4:	4b11      	ldr	r3, [pc, #68]	; (800a30c <AT_version_get+0x5c>)
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	2100      	movs	r1, #0
 800a2ca:	2000      	movs	r0, #0
 800a2cc:	f014 faba 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
            (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
            (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  AT_PRINTF("MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	9302      	str	r3, [sp, #8]
 800a2d4:	2303      	movs	r3, #3
 800a2d6:	9301      	str	r3, [sp, #4]
 800a2d8:	2302      	movs	r3, #2
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	4b0c      	ldr	r3, [pc, #48]	; (800a310 <AT_version_get+0x60>)
 800a2de:	2200      	movs	r2, #0
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	2000      	movs	r0, #0
 800a2e4:	f014 faae 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
            (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
            (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  AT_PRINTF("MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	9302      	str	r3, [sp, #8]
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	9301      	str	r3, [sp, #4]
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	9300      	str	r3, [sp, #0]
 800a2f4:	4b07      	ldr	r3, [pc, #28]	; (800a314 <AT_version_get+0x64>)
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	2100      	movs	r1, #0
 800a2fa:	2000      	movs	r0, #0
 800a2fc:	f014 faa2 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
            (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
            (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  return AT_OK;
 800a300:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_version_get_2 */

  /* USER CODE END AT_version_get_2 */
}
 800a302:	4618      	mov	r0, r3
 800a304:	3708      	adds	r7, #8
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}
 800a30a:	bf00      	nop
 800a30c:	08020fe8 	.word	0x08020fe8
 800a310:	08021008 	.word	0x08021008
 800a314:	08021028 	.word	0x08021028

0800a318 <AT_ADR_get>:

ATEerror_t AT_ADR_get(const char *param)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_ADR_get_1 */

  /* USER CODE END AT_ADR_get_1 */
  bool adrEnable;
  if (LmHandlerGetAdrEnable(&adrEnable) != LORAMAC_HANDLER_SUCCESS)
 800a320:	f107 030f 	add.w	r3, r7, #15
 800a324:	4618      	mov	r0, r3
 800a326:	f005 ff65 	bl	80101f4 <LmHandlerGetAdrEnable>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d001      	beq.n	800a334 <AT_ADR_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a330:	2303      	movs	r3, #3
 800a332:	e004      	b.n	800a33e <AT_ADR_get+0x26>
  }

  print_d(adrEnable);
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	4618      	mov	r0, r3
 800a338:	f001 f85a 	bl	800b3f0 <print_d>
  return AT_OK;
 800a33c:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_ADR_get_2 */

  /* USER CODE END AT_ADR_get_2 */
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3710      	adds	r7, #16
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}

0800a346 <AT_ADR_set>:

ATEerror_t AT_ADR_set(const char *param)
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b082      	sub	sp, #8
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_ADR_set_1 */

  /* USER CODE END AT_ADR_set_1 */
  switch (param[0])
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	3b30      	subs	r3, #48	; 0x30
 800a354:	2b01      	cmp	r3, #1
 800a356:	d80d      	bhi.n	800a374 <AT_ADR_set+0x2e>
  {
    case '0':
    case '1':
      LmHandlerSetAdrEnable(param[0] - '0');
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	781b      	ldrb	r3, [r3, #0]
 800a35c:	3b30      	subs	r3, #48	; 0x30
 800a35e:	2b00      	cmp	r3, #0
 800a360:	bf14      	ite	ne
 800a362:	2301      	movne	r3, #1
 800a364:	2300      	moveq	r3, #0
 800a366:	b2db      	uxtb	r3, r3
 800a368:	4618      	mov	r0, r3
 800a36a:	f005 ff59 	bl	8010220 <LmHandlerSetAdrEnable>
      break;
 800a36e:	bf00      	nop
    default:
      return AT_PARAM_ERROR;
  }

  return AT_OK;
 800a370:	2300      	movs	r3, #0
 800a372:	e000      	b.n	800a376 <AT_ADR_set+0x30>
      return AT_PARAM_ERROR;
 800a374:	2303      	movs	r3, #3
  /* USER CODE BEGIN AT_ADR_set_2 */

  /* USER CODE END AT_ADR_set_2 */
}
 800a376:	4618      	mov	r0, r3
 800a378:	3708      	adds	r7, #8
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}

0800a37e <AT_DataRate_get>:

ATEerror_t AT_DataRate_get(const char *param)
{
 800a37e:	b580      	push	{r7, lr}
 800a380:	b084      	sub	sp, #16
 800a382:	af00      	add	r7, sp, #0
 800a384:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DataRate_get_1 */

  /* USER CODE END AT_DataRate_get_1 */
  int8_t txDatarate;
  if (LmHandlerGetTxDatarate(&txDatarate) != LORAMAC_HANDLER_SUCCESS)
 800a386:	f107 030f 	add.w	r3, r7, #15
 800a38a:	4618      	mov	r0, r3
 800a38c:	f005 fb60 	bl	800fa50 <LmHandlerGetTxDatarate>
 800a390:	4603      	mov	r3, r0
 800a392:	2b00      	cmp	r3, #0
 800a394:	d001      	beq.n	800a39a <AT_DataRate_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a396:	2303      	movs	r3, #3
 800a398:	e005      	b.n	800a3a6 <AT_DataRate_get+0x28>
  }

  print_d(txDatarate);
 800a39a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f001 f826 	bl	800b3f0 <print_d>
  return AT_OK;
 800a3a4:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DataRate_get_2 */

  /* USER CODE END AT_DataRate_get_2 */
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
	...

0800a3b0 <AT_DataRate_set>:

ATEerror_t AT_DataRate_set(const char *param)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DataRate_set_1 */

  /* USER CODE END AT_DataRate_set_1 */
  int8_t datarate;

  if (tiny_sscanf(param, "%hhu", &datarate) != 1)
 800a3b8:	f107 030f 	add.w	r3, r7, #15
 800a3bc:	461a      	mov	r2, r3
 800a3be:	4911      	ldr	r1, [pc, #68]	; (800a404 <AT_DataRate_set+0x54>)
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f016 f8c5 	bl	8020550 <tiny_sscanf>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d001      	beq.n	800a3d0 <AT_DataRate_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a3cc:	2303      	movs	r3, #3
 800a3ce:	e014      	b.n	800a3fa <AT_DataRate_set+0x4a>
  }
  if ((datarate < 0) || (datarate > 15))
 800a3d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	db03      	blt.n	800a3e0 <AT_DataRate_set+0x30>
 800a3d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3dc:	2b0f      	cmp	r3, #15
 800a3de:	dd01      	ble.n	800a3e4 <AT_DataRate_set+0x34>
  {
    return AT_PARAM_ERROR;
 800a3e0:	2303      	movs	r3, #3
 800a3e2:	e00a      	b.n	800a3fa <AT_DataRate_set+0x4a>
  }

  if (LmHandlerSetTxDatarate(datarate) != LORAMAC_HANDLER_SUCCESS)
 800a3e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f005 ff37 	bl	801025c <LmHandlerSetTxDatarate>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d001      	beq.n	800a3f8 <AT_DataRate_set+0x48>
  {
    return AT_ERROR;
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	e000      	b.n	800a3fa <AT_DataRate_set+0x4a>
  }

  return AT_OK;
 800a3f8:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DataRate_set_2 */

  /* USER CODE END AT_DataRate_set_2 */
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
 800a402:	bf00      	nop
 800a404:	08021048 	.word	0x08021048

0800a408 <AT_Region_get>:

ATEerror_t AT_Region_get(const char *param)
{
 800a408:	b5b0      	push	{r4, r5, r7, lr}
 800a40a:	b090      	sub	sp, #64	; 0x40
 800a40c:	af02      	add	r7, sp, #8
 800a40e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Region_get_1 */

  /* USER CODE END AT_Region_get_1 */
  const char *regionStrings[] = { "AS923", "AU915", "CN470", "CN779", "EU433", "EU868", "KR920", "IN865", "US915", "RU864" };
 800a410:	4b17      	ldr	r3, [pc, #92]	; (800a470 <AT_Region_get+0x68>)
 800a412:	f107 0410 	add.w	r4, r7, #16
 800a416:	461d      	mov	r5, r3
 800a418:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a41a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a41c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a41e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a420:	e895 0003 	ldmia.w	r5, {r0, r1}
 800a424:	e884 0003 	stmia.w	r4, {r0, r1}
  LoRaMacRegion_t region;
  if (LmHandlerGetActiveRegion(&region) != LORAMAC_HANDLER_SUCCESS)
 800a428:	f107 030f 	add.w	r3, r7, #15
 800a42c:	4618      	mov	r0, r3
 800a42e:	f005 fb37 	bl	800faa0 <LmHandlerGetActiveRegion>
 800a432:	4603      	mov	r3, r0
 800a434:	2b00      	cmp	r3, #0
 800a436:	d001      	beq.n	800a43c <AT_Region_get+0x34>
  {
    return AT_PARAM_ERROR;
 800a438:	2303      	movs	r3, #3
 800a43a:	e015      	b.n	800a468 <AT_Region_get+0x60>
  }

  if (region > LORAMAC_REGION_RU864)
 800a43c:	7bfb      	ldrb	r3, [r7, #15]
 800a43e:	2b09      	cmp	r3, #9
 800a440:	d901      	bls.n	800a446 <AT_Region_get+0x3e>
  {
    return AT_PARAM_ERROR;
 800a442:	2303      	movs	r3, #3
 800a444:	e010      	b.n	800a468 <AT_Region_get+0x60>
  }

  AT_PRINTF("%d:%s\r\n", region, regionStrings[region]);
 800a446:	7bfb      	ldrb	r3, [r7, #15]
 800a448:	461a      	mov	r2, r3
 800a44a:	7bfb      	ldrb	r3, [r7, #15]
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	3338      	adds	r3, #56	; 0x38
 800a450:	443b      	add	r3, r7
 800a452:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800a456:	9301      	str	r3, [sp, #4]
 800a458:	9200      	str	r2, [sp, #0]
 800a45a:	4b06      	ldr	r3, [pc, #24]	; (800a474 <AT_Region_get+0x6c>)
 800a45c:	2200      	movs	r2, #0
 800a45e:	2100      	movs	r1, #0
 800a460:	2000      	movs	r0, #0
 800a462:	f014 f9ef 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  return AT_OK;
 800a466:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Region_get_2 */

  /* USER CODE END AT_Region_get_2 */
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3738      	adds	r7, #56	; 0x38
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bdb0      	pop	{r4, r5, r7, pc}
 800a470:	080210a8 	.word	0x080210a8
 800a474:	08021050 	.word	0x08021050

0800a478 <AT_Region_set>:

ATEerror_t AT_Region_set(const char *param)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Region_set_1 */

  /* USER CODE END AT_Region_set_1 */
  LoRaMacRegion_t region;
  if (tiny_sscanf(param, "%hhu", &region) != 1)
 800a480:	f107 030f 	add.w	r3, r7, #15
 800a484:	461a      	mov	r2, r3
 800a486:	490e      	ldr	r1, [pc, #56]	; (800a4c0 <AT_Region_set+0x48>)
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f016 f861 	bl	8020550 <tiny_sscanf>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b01      	cmp	r3, #1
 800a492:	d001      	beq.n	800a498 <AT_Region_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a494:	2303      	movs	r3, #3
 800a496:	e00e      	b.n	800a4b6 <AT_Region_set+0x3e>
  }
  if (region > LORAMAC_REGION_RU864)
 800a498:	7bfb      	ldrb	r3, [r7, #15]
 800a49a:	2b09      	cmp	r3, #9
 800a49c:	d901      	bls.n	800a4a2 <AT_Region_set+0x2a>
  {
    return AT_PARAM_ERROR;
 800a49e:	2303      	movs	r3, #3
 800a4a0:	e009      	b.n	800a4b6 <AT_Region_set+0x3e>
  }

  if (LmHandlerSetActiveRegion(region) != LORAMAC_HANDLER_SUCCESS)
 800a4a2:	7bfb      	ldrb	r3, [r7, #15]
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f005 fe8b 	bl	80101c0 <LmHandlerSetActiveRegion>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d001      	beq.n	800a4b4 <AT_Region_set+0x3c>
  {
    return AT_PARAM_ERROR;
 800a4b0:	2303      	movs	r3, #3
 800a4b2:	e000      	b.n	800a4b6 <AT_Region_set+0x3e>
  }

  return AT_OK;
 800a4b4:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Region_set_2 */

  /* USER CODE END AT_Region_set_2 */
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3710      	adds	r7, #16
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
 800a4be:	bf00      	nop
 800a4c0:	08021048 	.word	0x08021048

0800a4c4 <AT_DeviceClass_get>:

ATEerror_t AT_DeviceClass_get(const char *param)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b086      	sub	sp, #24
 800a4c8:	af02      	add	r7, sp, #8
 800a4ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DeviceClass_get_1 */

  /* USER CODE END AT_DeviceClass_get_1 */
  DeviceClass_t currentClass;
  LoraInfo_t *loraInfo = LoraInfo_GetPtr();
 800a4cc:	f001 faca 	bl	800ba64 <LoraInfo_GetPtr>
 800a4d0:	60f8      	str	r0, [r7, #12]
  if (loraInfo == NULL)
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d101      	bne.n	800a4dc <AT_DeviceClass_get+0x18>
  {
    return AT_ERROR;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e053      	b.n	800a584 <AT_DeviceClass_get+0xc0>
  }

  if (LmHandlerGetCurrentClass(&currentClass) != LORAMAC_HANDLER_SUCCESS)
 800a4dc:	f107 030b 	add.w	r3, r7, #11
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f005 fa95 	bl	800fa10 <LmHandlerGetCurrentClass>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d001      	beq.n	800a4f0 <AT_DeviceClass_get+0x2c>
  {
    return AT_PARAM_ERROR;
 800a4ec:	2303      	movs	r3, #3
 800a4ee:	e049      	b.n	800a584 <AT_DeviceClass_get+0xc0>
  }

  if ((loraInfo->ClassB == 1) && (ClassBEnableRequest == true) && (currentClass == CLASS_A))
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d13b      	bne.n	800a570 <AT_DeviceClass_get+0xac>
 800a4f8:	4b24      	ldr	r3, [pc, #144]	; (800a58c <AT_DeviceClass_get+0xc8>)
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d037      	beq.n	800a570 <AT_DeviceClass_get+0xac>
 800a500:	7afb      	ldrb	r3, [r7, #11]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d134      	bne.n	800a570 <AT_DeviceClass_get+0xac>
  {
    BeaconState_t beaconState;

    if (LmHandlerGetBeaconState(&beaconState) != LORAMAC_HANDLER_SUCCESS)
 800a506:	f107 030a 	add.w	r3, r7, #10
 800a50a:	4618      	mov	r0, r3
 800a50c:	f006 f860 	bl	80105d0 <LmHandlerGetBeaconState>
 800a510:	4603      	mov	r3, r0
 800a512:	2b00      	cmp	r3, #0
 800a514:	d001      	beq.n	800a51a <AT_DeviceClass_get+0x56>
    {
      return AT_PARAM_ERROR;
 800a516:	2303      	movs	r3, #3
 800a518:	e034      	b.n	800a584 <AT_DeviceClass_get+0xc0>
    }

    if ((beaconState == BEACON_STATE_ACQUISITION) ||
 800a51a:	7abb      	ldrb	r3, [r7, #10]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d005      	beq.n	800a52c <AT_DeviceClass_get+0x68>
        (beaconState == BEACON_STATE_ACQUISITION_BY_TIME) ||
 800a520:	7abb      	ldrb	r3, [r7, #10]
    if ((beaconState == BEACON_STATE_ACQUISITION) ||
 800a522:	2b01      	cmp	r3, #1
 800a524:	d002      	beq.n	800a52c <AT_DeviceClass_get+0x68>
        (beaconState == BEACON_STATE_REACQUISITION)) /*Beacon_Searching on Class B request*/
 800a526:	7abb      	ldrb	r3, [r7, #10]
        (beaconState == BEACON_STATE_ACQUISITION_BY_TIME) ||
 800a528:	2b04      	cmp	r3, #4
 800a52a:	d106      	bne.n	800a53a <AT_DeviceClass_get+0x76>
    {
      AT_PRINTF("B,S0\r\n");
 800a52c:	4b18      	ldr	r3, [pc, #96]	; (800a590 <AT_DeviceClass_get+0xcc>)
 800a52e:	2200      	movs	r2, #0
 800a530:	2100      	movs	r1, #0
 800a532:	2000      	movs	r0, #0
 800a534:	f014 f986 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800a538:	e019      	b.n	800a56e <AT_DeviceClass_get+0xaa>
    }
    else if ((beaconState == BEACON_STATE_LOCKED) || /*Beacon locked on Gateway*/
 800a53a:	7abb      	ldrb	r3, [r7, #10]
 800a53c:	2b05      	cmp	r3, #5
 800a53e:	d008      	beq.n	800a552 <AT_DeviceClass_get+0x8e>
             (beaconState == BEACON_STATE_IDLE)   ||
 800a540:	7abb      	ldrb	r3, [r7, #10]
    else if ((beaconState == BEACON_STATE_LOCKED) || /*Beacon locked on Gateway*/
 800a542:	2b07      	cmp	r3, #7
 800a544:	d005      	beq.n	800a552 <AT_DeviceClass_get+0x8e>
             (beaconState == BEACON_STATE_GUARD)  ||
 800a546:	7abb      	ldrb	r3, [r7, #10]
             (beaconState == BEACON_STATE_IDLE)   ||
 800a548:	2b08      	cmp	r3, #8
 800a54a:	d002      	beq.n	800a552 <AT_DeviceClass_get+0x8e>
             (beaconState == BEACON_STATE_RX))
 800a54c:	7abb      	ldrb	r3, [r7, #10]
             (beaconState == BEACON_STATE_GUARD)  ||
 800a54e:	2b09      	cmp	r3, #9
 800a550:	d106      	bne.n	800a560 <AT_DeviceClass_get+0x9c>
    {
      AT_PRINTF("B,S1\r\n");
 800a552:	4b10      	ldr	r3, [pc, #64]	; (800a594 <AT_DeviceClass_get+0xd0>)
 800a554:	2200      	movs	r2, #0
 800a556:	2100      	movs	r1, #0
 800a558:	2000      	movs	r0, #0
 800a55a:	f014 f973 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800a55e:	e006      	b.n	800a56e <AT_DeviceClass_get+0xaa>
    }
    else
    {
      AT_PRINTF("B,S2\r\n");
 800a560:	4b0d      	ldr	r3, [pc, #52]	; (800a598 <AT_DeviceClass_get+0xd4>)
 800a562:	2200      	movs	r2, #0
 800a564:	2100      	movs	r1, #0
 800a566:	2000      	movs	r0, #0
 800a568:	f014 f96c 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  {
 800a56c:	e009      	b.n	800a582 <AT_DeviceClass_get+0xbe>
 800a56e:	e008      	b.n	800a582 <AT_DeviceClass_get+0xbe>
    }
  }
  else /* we are now either in Class B enable or Class C enable*/
  {
    AT_PRINTF("%c\r\n", 'A' + currentClass);
 800a570:	7afb      	ldrb	r3, [r7, #11]
 800a572:	3341      	adds	r3, #65	; 0x41
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	4b09      	ldr	r3, [pc, #36]	; (800a59c <AT_DeviceClass_get+0xd8>)
 800a578:	2200      	movs	r2, #0
 800a57a:	2100      	movs	r1, #0
 800a57c:	2000      	movs	r0, #0
 800a57e:	f014 f961 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  }

  return AT_OK;
 800a582:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DeviceClass_get_2 */

  /* USER CODE END AT_DeviceClass_get_2 */
}
 800a584:	4618      	mov	r0, r3
 800a586:	3710      	adds	r7, #16
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	20000c78 	.word	0x20000c78
 800a590:	080210d0 	.word	0x080210d0
 800a594:	080210d8 	.word	0x080210d8
 800a598:	080210e0 	.word	0x080210e0
 800a59c:	080210e8 	.word	0x080210e8

0800a5a0 <AT_DeviceClass_set>:

ATEerror_t AT_DeviceClass_set(const char *param)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DeviceClass_set_1 */

  /* USER CODE END AT_DeviceClass_set_1 */
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	73fb      	strb	r3, [r7, #15]
  LoraInfo_t *loraInfo = LoraInfo_GetPtr();
 800a5ac:	f001 fa5a 	bl	800ba64 <LoraInfo_GetPtr>
 800a5b0:	60b8      	str	r0, [r7, #8]
  if (loraInfo == NULL)
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d101      	bne.n	800a5bc <AT_DeviceClass_set+0x1c>
  {
    return AT_ERROR;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e03c      	b.n	800a636 <AT_DeviceClass_set+0x96>
  }

  switch (param[0])
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	2b43      	cmp	r3, #67	; 0x43
 800a5c2:	d022      	beq.n	800a60a <AT_DeviceClass_set+0x6a>
 800a5c4:	2b43      	cmp	r3, #67	; 0x43
 800a5c6:	dc26      	bgt.n	800a616 <AT_DeviceClass_set+0x76>
 800a5c8:	2b41      	cmp	r3, #65	; 0x41
 800a5ca:	d002      	beq.n	800a5d2 <AT_DeviceClass_set+0x32>
 800a5cc:	2b42      	cmp	r3, #66	; 0x42
 800a5ce:	d00d      	beq.n	800a5ec <AT_DeviceClass_set+0x4c>
 800a5d0:	e021      	b.n	800a616 <AT_DeviceClass_set+0x76>
  {
    case 'A':
      if (loraInfo->ClassB == 1)
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	2b01      	cmp	r3, #1
 800a5d8:	d102      	bne.n	800a5e0 <AT_DeviceClass_set+0x40>
      {
        ClassBEnableRequest = false;
 800a5da:	4b19      	ldr	r3, [pc, #100]	; (800a640 <AT_DeviceClass_set+0xa0>)
 800a5dc:	2200      	movs	r2, #0
 800a5de:	701a      	strb	r2, [r3, #0]
      }
      errorStatus = LmHandlerRequestClass(CLASS_A);
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	f005 f985 	bl	800f8f0 <LmHandlerRequestClass>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	73fb      	strb	r3, [r7, #15]
      break;
 800a5ea:	e016      	b.n	800a61a <AT_DeviceClass_set+0x7a>
    case 'B':
      if (loraInfo->ClassB == 1)
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	689b      	ldr	r3, [r3, #8]
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	d108      	bne.n	800a606 <AT_DeviceClass_set+0x66>
      {
        ClassBEnableRequest = true;
 800a5f4:	4b12      	ldr	r3, [pc, #72]	; (800a640 <AT_DeviceClass_set+0xa0>)
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	701a      	strb	r2, [r3, #0]
        errorStatus = LmHandlerRequestClass(CLASS_B);  /*Class B AT cmd switch Class B not supported cf.[UM2073]*/
 800a5fa:	2001      	movs	r0, #1
 800a5fc:	f005 f978 	bl	800f8f0 <LmHandlerRequestClass>
 800a600:	4603      	mov	r3, r0
 800a602:	73fb      	strb	r3, [r7, #15]
      }
      else
      {
        return AT_NO_CLASS_B_ENABLE;
      }
      break;
 800a604:	e009      	b.n	800a61a <AT_DeviceClass_set+0x7a>
        return AT_NO_CLASS_B_ENABLE;
 800a606:	2308      	movs	r3, #8
 800a608:	e015      	b.n	800a636 <AT_DeviceClass_set+0x96>
    case 'C':
      errorStatus = LmHandlerRequestClass(CLASS_C);
 800a60a:	2002      	movs	r0, #2
 800a60c:	f005 f970 	bl	800f8f0 <LmHandlerRequestClass>
 800a610:	4603      	mov	r3, r0
 800a612:	73fb      	strb	r3, [r7, #15]
      break;
 800a614:	e001      	b.n	800a61a <AT_DeviceClass_set+0x7a>
    default:
      return AT_PARAM_ERROR;
 800a616:	2303      	movs	r3, #3
 800a618:	e00d      	b.n	800a636 <AT_DeviceClass_set+0x96>
  }

  if (errorStatus == LORAMAC_HANDLER_NO_NETWORK_JOINED)
 800a61a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a61e:	f113 0f03 	cmn.w	r3, #3
 800a622:	d101      	bne.n	800a628 <AT_DeviceClass_set+0x88>
  {
    return AT_NO_NET_JOINED;
 800a624:	2306      	movs	r3, #6
 800a626:	e006      	b.n	800a636 <AT_DeviceClass_set+0x96>
  }
  else if (errorStatus != LORAMAC_HANDLER_SUCCESS)
 800a628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d001      	beq.n	800a634 <AT_DeviceClass_set+0x94>
  {
    return AT_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e000      	b.n	800a636 <AT_DeviceClass_set+0x96>
  }

  return AT_OK;
 800a634:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DeviceClass_set_2 */

  /* USER CODE END AT_DeviceClass_set_2 */
}
 800a636:	4618      	mov	r0, r3
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}
 800a63e:	bf00      	nop
 800a640:	20000c78 	.word	0x20000c78

0800a644 <AT_DutyCycle_get>:

ATEerror_t AT_DutyCycle_get(const char *param)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DutyCycle_get_1 */

  /* USER CODE END AT_DutyCycle_get_1 */
  bool dutyCycleEnable;
  if (LmHandlerGetDutyCycleEnable(&dutyCycleEnable) != LORAMAC_HANDLER_SUCCESS)
 800a64c:	f107 030f 	add.w	r3, r7, #15
 800a650:	4618      	mov	r0, r3
 800a652:	f005 fe29 	bl	80102a8 <LmHandlerGetDutyCycleEnable>
 800a656:	4603      	mov	r3, r0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d001      	beq.n	800a660 <AT_DutyCycle_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a65c:	2303      	movs	r3, #3
 800a65e:	e004      	b.n	800a66a <AT_DutyCycle_get+0x26>
  }

  print_d(dutyCycleEnable);
 800a660:	7bfb      	ldrb	r3, [r7, #15]
 800a662:	4618      	mov	r0, r3
 800a664:	f000 fec4 	bl	800b3f0 <print_d>
  return AT_OK;
 800a668:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_DutyCycle_get_2 */

  /* USER CODE END AT_DutyCycle_get_2 */
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3710      	adds	r7, #16
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}

0800a672 <AT_DutyCycle_set>:

ATEerror_t AT_DutyCycle_set(const char *param)
{
 800a672:	b580      	push	{r7, lr}
 800a674:	b082      	sub	sp, #8
 800a676:	af00      	add	r7, sp, #0
 800a678:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_DutyCycle_set_1 */

  /* USER CODE END AT_DutyCycle_set_1 */
  switch (param[0])
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	781b      	ldrb	r3, [r3, #0]
 800a67e:	3b30      	subs	r3, #48	; 0x30
 800a680:	2b01      	cmp	r3, #1
 800a682:	d80d      	bhi.n	800a6a0 <AT_DutyCycle_set+0x2e>
  {
    case '0':
    case '1':
      LmHandlerSetDutyCycleEnable(param[0] - '0');
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	3b30      	subs	r3, #48	; 0x30
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	bf14      	ite	ne
 800a68e:	2301      	movne	r3, #1
 800a690:	2300      	moveq	r3, #0
 800a692:	b2db      	uxtb	r3, r3
 800a694:	4618      	mov	r0, r3
 800a696:	f005 fe1d 	bl	80102d4 <LmHandlerSetDutyCycleEnable>
      break;
 800a69a:	bf00      	nop
    default:
      return AT_PARAM_ERROR;
  }

  return AT_OK;
 800a69c:	2300      	movs	r3, #0
 800a69e:	e000      	b.n	800a6a2 <AT_DutyCycle_set+0x30>
      return AT_PARAM_ERROR;
 800a6a0:	2303      	movs	r3, #3
  /* USER CODE BEGIN AT_DutyCycle_set_2 */

  /* USER CODE END AT_DutyCycle_set_2 */
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3708      	adds	r7, #8
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}

0800a6aa <AT_JoinAcceptDelay1_get>:

ATEerror_t AT_JoinAcceptDelay1_get(const char *param)
{
 800a6aa:	b580      	push	{r7, lr}
 800a6ac:	b084      	sub	sp, #16
 800a6ae:	af00      	add	r7, sp, #0
 800a6b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_JoinAcceptDelay1_get_1 */

  /* USER CODE END AT_JoinAcceptDelay1_get_1 */
  uint32_t rxDelay;
  if (LmHandlerGetJoinRx1Delay(&rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a6b2:	f107 030c 	add.w	r3, r7, #12
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f005 fea0 	bl	80103fc <LmHandlerGetJoinRx1Delay>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d001      	beq.n	800a6c6 <AT_JoinAcceptDelay1_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a6c2:	2303      	movs	r3, #3
 800a6c4:	e004      	b.n	800a6d0 <AT_JoinAcceptDelay1_get+0x26>
  }

  print_u(rxDelay);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	f000 fea3 	bl	800b414 <print_u>
  return AT_OK;
 800a6ce:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_JoinAcceptDelay1_get_2 */

  /* USER CODE END AT_JoinAcceptDelay1_get_2 */
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3710      	adds	r7, #16
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}

0800a6d8 <AT_JoinAcceptDelay1_set>:

ATEerror_t AT_JoinAcceptDelay1_set(const char *param)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b084      	sub	sp, #16
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_JoinAcceptDelay1_set_1 */

  /* USER CODE END AT_JoinAcceptDelay1_set_1 */
  uint32_t rxDelay;
  if (tiny_sscanf(param, "%lu", &rxDelay) != 1)
 800a6e0:	f107 030c 	add.w	r3, r7, #12
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	490b      	ldr	r1, [pc, #44]	; (800a714 <AT_JoinAcceptDelay1_set+0x3c>)
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f015 ff31 	bl	8020550 <tiny_sscanf>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d001      	beq.n	800a6f8 <AT_JoinAcceptDelay1_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a6f4:	2303      	movs	r3, #3
 800a6f6:	e009      	b.n	800a70c <AT_JoinAcceptDelay1_set+0x34>
  }
  else if (LmHandlerSetJoinRx1Delay(rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f005 ff21 	bl	8010542 <LmHandlerSetJoinRx1Delay>
 800a700:	4603      	mov	r3, r0
 800a702:	2b00      	cmp	r3, #0
 800a704:	d001      	beq.n	800a70a <AT_JoinAcceptDelay1_set+0x32>
  {
    return AT_PARAM_ERROR;
 800a706:	2303      	movs	r3, #3
 800a708:	e000      	b.n	800a70c <AT_JoinAcceptDelay1_set+0x34>
  }

  return AT_OK;
 800a70a:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_JoinAcceptDelay1_set_2 */

  /* USER CODE END AT_JoinAcceptDelay1_set_2 */
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3710      	adds	r7, #16
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}
 800a714:	080210f0 	.word	0x080210f0

0800a718 <AT_JoinAcceptDelay2_get>:

ATEerror_t AT_JoinAcceptDelay2_get(const char *param)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b084      	sub	sp, #16
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_JoinAcceptDelay2_get_1 */

  /* USER CODE END AT_JoinAcceptDelay2_get_1 */
  uint32_t rxDelay;
  if (LmHandlerGetJoinRx2Delay(&rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a720:	f107 030c 	add.w	r3, r7, #12
 800a724:	4618      	mov	r0, r3
 800a726:	f005 fe88 	bl	801043a <LmHandlerGetJoinRx2Delay>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d001      	beq.n	800a734 <AT_JoinAcceptDelay2_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a730:	2303      	movs	r3, #3
 800a732:	e004      	b.n	800a73e <AT_JoinAcceptDelay2_get+0x26>
  }

  print_u(rxDelay);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	4618      	mov	r0, r3
 800a738:	f000 fe6c 	bl	800b414 <print_u>
  return AT_OK;
 800a73c:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_JoinAcceptDelay2_get_2 */

  /* USER CODE END AT_JoinAcceptDelay2_get_2 */
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3710      	adds	r7, #16
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
	...

0800a748 <AT_JoinAcceptDelay2_set>:

ATEerror_t AT_JoinAcceptDelay2_set(const char *param)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b084      	sub	sp, #16
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_JoinAcceptDelay2_set_1 */

  /* USER CODE END AT_JoinAcceptDelay2_set_1 */
  uint32_t rxDelay;
  if (tiny_sscanf(param, "%lu", &rxDelay) != 1)
 800a750:	f107 030c 	add.w	r3, r7, #12
 800a754:	461a      	mov	r2, r3
 800a756:	490b      	ldr	r1, [pc, #44]	; (800a784 <AT_JoinAcceptDelay2_set+0x3c>)
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f015 fef9 	bl	8020550 <tiny_sscanf>
 800a75e:	4603      	mov	r3, r0
 800a760:	2b01      	cmp	r3, #1
 800a762:	d001      	beq.n	800a768 <AT_JoinAcceptDelay2_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a764:	2303      	movs	r3, #3
 800a766:	e009      	b.n	800a77c <AT_JoinAcceptDelay2_set+0x34>
  }
  else if (LmHandlerSetJoinRx2Delay(rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	4618      	mov	r0, r3
 800a76c:	f005 ff01 	bl	8010572 <LmHandlerSetJoinRx2Delay>
 800a770:	4603      	mov	r3, r0
 800a772:	2b00      	cmp	r3, #0
 800a774:	d001      	beq.n	800a77a <AT_JoinAcceptDelay2_set+0x32>
  {
    return AT_PARAM_ERROR;
 800a776:	2303      	movs	r3, #3
 800a778:	e000      	b.n	800a77c <AT_JoinAcceptDelay2_set+0x34>
  }

  return AT_OK;
 800a77a:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_JoinAcceptDelay2_set_2 */

  /* USER CODE END AT_JoinAcceptDelay2_set_2 */
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3710      	adds	r7, #16
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	080210f0 	.word	0x080210f0

0800a788 <AT_Rx1Delay_get>:

ATEerror_t AT_Rx1Delay_get(const char *param)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Rx1Delay_get_1 */

  /* USER CODE END AT_Rx1Delay_get_1 */
  uint32_t rxDelay;
  if (LmHandlerGetRx1Delay(&rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a790:	f107 030c 	add.w	r3, r7, #12
 800a794:	4618      	mov	r0, r3
 800a796:	f005 fdf3 	bl	8010380 <LmHandlerGetRx1Delay>
 800a79a:	4603      	mov	r3, r0
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d001      	beq.n	800a7a4 <AT_Rx1Delay_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a7a0:	2303      	movs	r3, #3
 800a7a2:	e004      	b.n	800a7ae <AT_Rx1Delay_get+0x26>
  }

  print_u(rxDelay);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f000 fe34 	bl	800b414 <print_u>
  return AT_OK;
 800a7ac:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx1Delay_get_2 */

  /* USER CODE END AT_Rx1Delay_get_2 */
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3710      	adds	r7, #16
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
	...

0800a7b8 <AT_Rx1Delay_set>:

ATEerror_t AT_Rx1Delay_set(const char *param)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b084      	sub	sp, #16
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Rx1Delay_set_1 */

  /* USER CODE END AT_Rx1Delay_set_1 */
  uint32_t rxDelay;
  if (tiny_sscanf(param, "%lu", &rxDelay) != 1)
 800a7c0:	f107 030c 	add.w	r3, r7, #12
 800a7c4:	461a      	mov	r2, r3
 800a7c6:	490b      	ldr	r1, [pc, #44]	; (800a7f4 <AT_Rx1Delay_set+0x3c>)
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f015 fec1 	bl	8020550 <tiny_sscanf>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d001      	beq.n	800a7d8 <AT_Rx1Delay_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a7d4:	2303      	movs	r3, #3
 800a7d6:	e009      	b.n	800a7ec <AT_Rx1Delay_set+0x34>
  }
  else if (LmHandlerSetRx1Delay(rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f005 fe81 	bl	80104e2 <LmHandlerSetRx1Delay>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d001      	beq.n	800a7ea <AT_Rx1Delay_set+0x32>
  {
    return AT_PARAM_ERROR;
 800a7e6:	2303      	movs	r3, #3
 800a7e8:	e000      	b.n	800a7ec <AT_Rx1Delay_set+0x34>
  }

  return AT_OK;
 800a7ea:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx1Delay_set_2 */

  /* USER CODE END AT_Rx1Delay_set_2 */
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3710      	adds	r7, #16
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}
 800a7f4:	080210f0 	.word	0x080210f0

0800a7f8 <AT_Rx2Delay_get>:

ATEerror_t AT_Rx2Delay_get(const char *param)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b084      	sub	sp, #16
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Rx2Delay_get_1 */

  /* USER CODE END AT_Rx2Delay_get_1 */
  uint32_t rxDelay;
  if (LmHandlerGetRx2Delay(&rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a800:	f107 030c 	add.w	r3, r7, #12
 800a804:	4618      	mov	r0, r3
 800a806:	f005 fdda 	bl	80103be <LmHandlerGetRx2Delay>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d001      	beq.n	800a814 <AT_Rx2Delay_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a810:	2303      	movs	r3, #3
 800a812:	e004      	b.n	800a81e <AT_Rx2Delay_get+0x26>
  }

  print_u(rxDelay);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	4618      	mov	r0, r3
 800a818:	f000 fdfc 	bl	800b414 <print_u>
  return AT_OK;
 800a81c:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx2Delay_get_2 */

  /* USER CODE END AT_Rx2Delay_get_2 */
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3710      	adds	r7, #16
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}
	...

0800a828 <AT_Rx2Delay_set>:

ATEerror_t AT_Rx2Delay_set(const char *param)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b084      	sub	sp, #16
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Rx2Delay_set_1 */

  /* USER CODE END AT_Rx2Delay_set_1 */
  uint32_t rxDelay;
  if (tiny_sscanf(param, "%lu", &rxDelay) != 1)
 800a830:	f107 030c 	add.w	r3, r7, #12
 800a834:	461a      	mov	r2, r3
 800a836:	490b      	ldr	r1, [pc, #44]	; (800a864 <AT_Rx2Delay_set+0x3c>)
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f015 fe89 	bl	8020550 <tiny_sscanf>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b01      	cmp	r3, #1
 800a842:	d001      	beq.n	800a848 <AT_Rx2Delay_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a844:	2303      	movs	r3, #3
 800a846:	e009      	b.n	800a85c <AT_Rx2Delay_set+0x34>
  }
  else if (LmHandlerSetRx2Delay(rxDelay) != LORAMAC_HANDLER_SUCCESS)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	4618      	mov	r0, r3
 800a84c:	f005 fe61 	bl	8010512 <LmHandlerSetRx2Delay>
 800a850:	4603      	mov	r3, r0
 800a852:	2b00      	cmp	r3, #0
 800a854:	d001      	beq.n	800a85a <AT_Rx2Delay_set+0x32>
  {
    return AT_PARAM_ERROR;
 800a856:	2303      	movs	r3, #3
 800a858:	e000      	b.n	800a85c <AT_Rx2Delay_set+0x34>
  }

  return AT_OK;
 800a85a:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx2Delay_set_2 */

  /* USER CODE END AT_Rx2Delay_set_2 */
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3710      	adds	r7, #16
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}
 800a864:	080210f0 	.word	0x080210f0

0800a868 <AT_Rx2DataRate_get>:

ATEerror_t AT_Rx2DataRate_get(const char *param)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Rx2DataRate_get_1 */

  /* USER CODE END AT_Rx2DataRate_get_1 */
  RxChannelParams_t rx2Params;
  LmHandlerGetRX2Params(&rx2Params);
 800a870:	f107 0308 	add.w	r3, r7, #8
 800a874:	4618      	mov	r0, r3
 800a876:	f005 fd41 	bl	80102fc <LmHandlerGetRX2Params>
  print_d(rx2Params.Datarate);
 800a87a:	7b3b      	ldrb	r3, [r7, #12]
 800a87c:	4618      	mov	r0, r3
 800a87e:	f000 fdb7 	bl	800b3f0 <print_d>
  return AT_OK;
 800a882:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx2DataRate_get_2 */

  /* USER CODE END AT_Rx2DataRate_get_2 */
}
 800a884:	4618      	mov	r0, r3
 800a886:	3710      	adds	r7, #16
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <AT_Rx2DataRate_set>:

ATEerror_t AT_Rx2DataRate_set(const char *param)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]

  /* USER CODE END AT_Rx2DataRate_set_1 */
  RxChannelParams_t rx2Params;

  /* Get the current configuration of RX2 */
  LmHandlerGetRX2Params(&rx2Params);
 800a894:	f107 0308 	add.w	r3, r7, #8
 800a898:	4618      	mov	r0, r3
 800a89a:	f005 fd2f 	bl	80102fc <LmHandlerGetRX2Params>

  /* Update the Datarate with scanf */
  if (tiny_sscanf(param, "%hhu", &(rx2Params.Datarate)) != 1)
 800a89e:	f107 0308 	add.w	r3, r7, #8
 800a8a2:	3304      	adds	r3, #4
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	490e      	ldr	r1, [pc, #56]	; (800a8e0 <AT_Rx2DataRate_set+0x54>)
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f015 fe51 	bl	8020550 <tiny_sscanf>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d001      	beq.n	800a8b8 <AT_Rx2DataRate_set+0x2c>
  {
    return AT_PARAM_ERROR;
 800a8b4:	2303      	movs	r3, #3
 800a8b6:	e00f      	b.n	800a8d8 <AT_Rx2DataRate_set+0x4c>
  }
  else if (rx2Params.Datarate > 15)
 800a8b8:	7b3b      	ldrb	r3, [r7, #12]
 800a8ba:	2b0f      	cmp	r3, #15
 800a8bc:	d901      	bls.n	800a8c2 <AT_Rx2DataRate_set+0x36>
  {
    return AT_PARAM_ERROR;
 800a8be:	2303      	movs	r3, #3
 800a8c0:	e00a      	b.n	800a8d8 <AT_Rx2DataRate_set+0x4c>
  }
  else if (LmHandlerSetRX2Params(&rx2Params) != LORAMAC_HANDLER_SUCCESS)
 800a8c2:	f107 0308 	add.w	r3, r7, #8
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f005 fdef 	bl	80104aa <LmHandlerSetRX2Params>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d001      	beq.n	800a8d6 <AT_Rx2DataRate_set+0x4a>
  {
    return AT_PARAM_ERROR;
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	e000      	b.n	800a8d8 <AT_Rx2DataRate_set+0x4c>
  }

  return AT_OK;
 800a8d6:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx2DataRate_set_2 */

  /* USER CODE END AT_Rx2DataRate_set_2 */
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}
 800a8e0:	08021048 	.word	0x08021048

0800a8e4 <AT_Rx2Frequency_get>:

ATEerror_t AT_Rx2Frequency_get(const char *param)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Rx2Frequency_get_1 */

  /* USER CODE END AT_Rx2Frequency_get_1 */
  RxChannelParams_t rx2Params;
  LmHandlerGetRX2Params(&rx2Params);
 800a8ec:	f107 0308 	add.w	r3, r7, #8
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f005 fd03 	bl	80102fc <LmHandlerGetRX2Params>
  print_d(rx2Params.Frequency);
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f000 fd79 	bl	800b3f0 <print_d>
  return AT_OK;
 800a8fe:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx2Frequency_get_2 */

  /* USER CODE END AT_Rx2Frequency_get_2 */
}
 800a900:	4618      	mov	r0, r3
 800a902:	3710      	adds	r7, #16
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <AT_Rx2Frequency_set>:

ATEerror_t AT_Rx2Frequency_set(const char *param)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]

  /* USER CODE END AT_Rx2Frequency_set_1 */
  RxChannelParams_t rx2Params;

  /* Get the current configuration of RX2 */
  LmHandlerGetRX2Params(&rx2Params);
 800a910:	f107 0308 	add.w	r3, r7, #8
 800a914:	4618      	mov	r0, r3
 800a916:	f005 fcf1 	bl	80102fc <LmHandlerGetRX2Params>

  /* Update the frequency with scanf */
  if (tiny_sscanf(param, "%lu", &(rx2Params.Frequency)) != 1)
 800a91a:	f107 0308 	add.w	r3, r7, #8
 800a91e:	461a      	mov	r2, r3
 800a920:	490b      	ldr	r1, [pc, #44]	; (800a950 <AT_Rx2Frequency_set+0x48>)
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f015 fe14 	bl	8020550 <tiny_sscanf>
 800a928:	4603      	mov	r3, r0
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d001      	beq.n	800a932 <AT_Rx2Frequency_set+0x2a>
  {
    return AT_PARAM_ERROR;
 800a92e:	2303      	movs	r3, #3
 800a930:	e00a      	b.n	800a948 <AT_Rx2Frequency_set+0x40>
  }
  else if (LmHandlerSetRX2Params(&rx2Params) != LORAMAC_HANDLER_SUCCESS)
 800a932:	f107 0308 	add.w	r3, r7, #8
 800a936:	4618      	mov	r0, r3
 800a938:	f005 fdb7 	bl	80104aa <LmHandlerSetRX2Params>
 800a93c:	4603      	mov	r3, r0
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d001      	beq.n	800a946 <AT_Rx2Frequency_set+0x3e>
  {
    return AT_PARAM_ERROR;
 800a942:	2303      	movs	r3, #3
 800a944:	e000      	b.n	800a948 <AT_Rx2Frequency_set+0x40>
  }

  return AT_OK;
 800a946:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_Rx2Frequency_set_2 */

  /* USER CODE END AT_Rx2Frequency_set_2 */
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3710      	adds	r7, #16
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}
 800a950:	080210f0 	.word	0x080210f0

0800a954 <AT_TransmitPower_get>:

ATEerror_t AT_TransmitPower_get(const char *param)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_TransmitPower_get_1 */

  /* USER CODE END AT_TransmitPower_get_1 */
  int8_t txPower;
  if (LmHandlerGetTxPower(&txPower) != LORAMAC_HANDLER_SUCCESS)
 800a95c:	f107 030f 	add.w	r3, r7, #15
 800a960:	4618      	mov	r0, r3
 800a962:	f005 fced 	bl	8010340 <LmHandlerGetTxPower>
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d001      	beq.n	800a970 <AT_TransmitPower_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a96c:	2303      	movs	r3, #3
 800a96e:	e005      	b.n	800a97c <AT_TransmitPower_get+0x28>
  }

  print_d(txPower);
 800a970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a974:	4618      	mov	r0, r3
 800a976:	f000 fd3b 	bl	800b3f0 <print_d>
  return AT_OK;
 800a97a:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_TransmitPower_get_2 */

  /* USER CODE END AT_TransmitPower_get_2 */
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3710      	adds	r7, #16
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <AT_TransmitPower_set>:

ATEerror_t AT_TransmitPower_set(const char *param)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b084      	sub	sp, #16
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_TransmitPower_set_1 */

  /* USER CODE END AT_TransmitPower_set_1 */
  int8_t txPower;
  if (tiny_sscanf(param, "%hhu", &txPower) != 1)
 800a98c:	f107 030f 	add.w	r3, r7, #15
 800a990:	461a      	mov	r2, r3
 800a992:	490c      	ldr	r1, [pc, #48]	; (800a9c4 <AT_TransmitPower_set+0x40>)
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f015 fddb 	bl	8020550 <tiny_sscanf>
 800a99a:	4603      	mov	r3, r0
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d001      	beq.n	800a9a4 <AT_TransmitPower_set+0x20>
  {
    return AT_PARAM_ERROR;
 800a9a0:	2303      	movs	r3, #3
 800a9a2:	e00a      	b.n	800a9ba <AT_TransmitPower_set+0x36>
  }

  if (LmHandlerSetTxPower(txPower) != LORAMAC_HANDLER_SUCCESS)
 800a9a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f005 fd65 	bl	8010478 <LmHandlerSetTxPower>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d001      	beq.n	800a9b8 <AT_TransmitPower_set+0x34>
  {
    return AT_PARAM_ERROR;
 800a9b4:	2303      	movs	r3, #3
 800a9b6:	e000      	b.n	800a9ba <AT_TransmitPower_set+0x36>
  }

  return AT_OK;
 800a9b8:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_TransmitPower_set_2 */

  /* USER CODE END AT_TransmitPower_set_2 */
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3710      	adds	r7, #16
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	08021048 	.word	0x08021048

0800a9c8 <AT_PingSlot_get>:

ATEerror_t AT_PingSlot_get(const char *param)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_PingSlot_get_1 */

  /* USER CODE END AT_PingSlot_get_1 */
  uint8_t periodicity;

  if (LmHandlerGetPingPeriodicity(&periodicity) != LORAMAC_HANDLER_SUCCESS)
 800a9d0:	f107 030f 	add.w	r3, r7, #15
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f005 fde4 	bl	80105a2 <LmHandlerGetPingPeriodicity>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d001      	beq.n	800a9e4 <AT_PingSlot_get+0x1c>
  {
    return AT_PARAM_ERROR;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	e004      	b.n	800a9ee <AT_PingSlot_get+0x26>
  }

  print_d(periodicity);
 800a9e4:	7bfb      	ldrb	r3, [r7, #15]
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f000 fd02 	bl	800b3f0 <print_d>
  return AT_OK;
 800a9ec:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_PingSlot_get_2 */

  /* USER CODE END AT_PingSlot_get_2 */
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3710      	adds	r7, #16
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
	...

0800a9f8 <AT_PingSlot_set>:

ATEerror_t AT_PingSlot_set(const char *param)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b084      	sub	sp, #16
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_PingSlot_set_1 */

  /* USER CODE END AT_PingSlot_set_1 */
  uint8_t periodicity;

  if (tiny_sscanf(param, "%hhu", &periodicity) != 1)
 800aa00:	f107 030f 	add.w	r3, r7, #15
 800aa04:	461a      	mov	r2, r3
 800aa06:	490e      	ldr	r1, [pc, #56]	; (800aa40 <AT_PingSlot_set+0x48>)
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f015 fda1 	bl	8020550 <tiny_sscanf>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d001      	beq.n	800aa18 <AT_PingSlot_set+0x20>
  {
    return AT_PARAM_ERROR;
 800aa14:	2303      	movs	r3, #3
 800aa16:	e00e      	b.n	800aa36 <AT_PingSlot_set+0x3e>
  }
  else if (periodicity > 7)
 800aa18:	7bfb      	ldrb	r3, [r7, #15]
 800aa1a:	2b07      	cmp	r3, #7
 800aa1c:	d901      	bls.n	800aa22 <AT_PingSlot_set+0x2a>
  {
    return AT_PARAM_ERROR;
 800aa1e:	2303      	movs	r3, #3
 800aa20:	e009      	b.n	800aa36 <AT_PingSlot_set+0x3e>
  }
  else if (LmHandlerSetPingPeriodicity(periodicity) != LORAMAC_HANDLER_SUCCESS)
 800aa22:	7bfb      	ldrb	r3, [r7, #15]
 800aa24:	4618      	mov	r0, r3
 800aa26:	f005 fdc7 	bl	80105b8 <LmHandlerSetPingPeriodicity>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d001      	beq.n	800aa34 <AT_PingSlot_set+0x3c>
  {
    return AT_PARAM_ERROR;
 800aa30:	2303      	movs	r3, #3
 800aa32:	e000      	b.n	800aa36 <AT_PingSlot_set+0x3e>
  }

  return AT_OK;
 800aa34:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_PingSlot_set_2 */

  /* USER CODE END AT_PingSlot_set_2 */
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3710      	adds	r7, #16
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
 800aa3e:	bf00      	nop
 800aa40:	08021048 	.word	0x08021048

0800aa44 <AT_test_txTone>:

/* --------------- Radio tests commands --------------- */
ATEerror_t AT_test_txTone(const char *param)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_test_txTone_1 */

  /* USER CODE END AT_test_txTone_1 */
  if (0U == TST_TxTone())
 800aa4c:	f001 f814 	bl	800ba78 <TST_TxTone>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d101      	bne.n	800aa5a <AT_test_txTone+0x16>
  {
    return AT_OK;
 800aa56:	2300      	movs	r3, #0
 800aa58:	e000      	b.n	800aa5c <AT_test_txTone+0x18>
  }
  else
  {
    return AT_BUSY_ERROR;
 800aa5a:	2304      	movs	r3, #4
  }
  /* USER CODE BEGIN AT_test_txTone_2 */

  /* USER CODE END AT_test_txTone_2 */
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3708      	adds	r7, #8
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <AT_test_rxRssi>:

ATEerror_t AT_test_rxRssi(const char *param)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b082      	sub	sp, #8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_test_rxRssi_1 */

  /* USER CODE END AT_test_rxRssi_1 */
  if (0U == TST_RxRssi())
 800aa6c:	f001 f832 	bl	800bad4 <TST_RxRssi>
 800aa70:	4603      	mov	r3, r0
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d101      	bne.n	800aa7a <AT_test_rxRssi+0x16>
  {
    return AT_OK;
 800aa76:	2300      	movs	r3, #0
 800aa78:	e000      	b.n	800aa7c <AT_test_rxRssi+0x18>
  }
  else
  {
    return AT_BUSY_ERROR;
 800aa7a:	2304      	movs	r3, #4
  }
  /* USER CODE BEGIN AT_test_rxRssi_2 */

  /* USER CODE END AT_test_rxRssi_2 */
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3708      	adds	r7, #8
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <AT_test_get_config>:

ATEerror_t AT_test_get_config(const char *param)
{
 800aa84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa86:	b0a7      	sub	sp, #156	; 0x9c
 800aa88:	af0c      	add	r7, sp, #48	; 0x30
 800aa8a:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN AT_test_get_config_1 */

  /* USER CODE END AT_test_get_config_1 */
  testParameter_t testParam;
  uint32_t loraBW[7] = {7812, 15625, 31250, 62500, 125000, 250000, 500000};
 800aa8c:	4b86      	ldr	r3, [pc, #536]	; (800aca8 <AT_test_get_config+0x224>)
 800aa8e:	f107 041c 	add.w	r4, r7, #28
 800aa92:	461d      	mov	r5, r3
 800aa94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800aa9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  TST_get_config(&testParam);
 800aaa0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f001 f8c1 	bl	800bc2c <TST_get_config>

  AT_PRINTF("1: Freq= %d Hz\r\n", testParam.freq);
 800aaaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aaac:	9300      	str	r3, [sp, #0]
 800aaae:	4b7f      	ldr	r3, [pc, #508]	; (800acac <AT_test_get_config+0x228>)
 800aab0:	2200      	movs	r2, #0
 800aab2:	2100      	movs	r1, #0
 800aab4:	2000      	movs	r0, #0
 800aab6:	f013 fec5 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  AT_PRINTF("2: Power= %d dBm\r\n", testParam.power);
 800aaba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aabc:	9300      	str	r3, [sp, #0]
 800aabe:	4b7c      	ldr	r3, [pc, #496]	; (800acb0 <AT_test_get_config+0x22c>)
 800aac0:	2200      	movs	r2, #0
 800aac2:	2100      	movs	r1, #0
 800aac4:	2000      	movs	r0, #0
 800aac6:	f013 febd 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

  if (testParam.modulation == 0)
 800aaca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d14a      	bne.n	800ab66 <AT_test_get_config+0xe2>
  {
    /*fsk*/
    AT_PRINTF("3: Bandwidth= %d Hz\r\n", testParam.bandwidth);
 800aad0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aad2:	9300      	str	r3, [sp, #0]
 800aad4:	4b77      	ldr	r3, [pc, #476]	; (800acb4 <AT_test_get_config+0x230>)
 800aad6:	2200      	movs	r2, #0
 800aad8:	2100      	movs	r1, #0
 800aada:	2000      	movs	r0, #0
 800aadc:	f013 feb2 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("4: FSK datarate= %d bps\r\n", testParam.loraSf_datarate);
 800aae0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aae2:	9300      	str	r3, [sp, #0]
 800aae4:	4b74      	ldr	r3, [pc, #464]	; (800acb8 <AT_test_get_config+0x234>)
 800aae6:	2200      	movs	r2, #0
 800aae8:	2100      	movs	r1, #0
 800aaea:	2000      	movs	r0, #0
 800aaec:	f013 feaa 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("5: Coding Rate not applicable\r\n");
 800aaf0:	4b72      	ldr	r3, [pc, #456]	; (800acbc <AT_test_get_config+0x238>)
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	2100      	movs	r1, #0
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	f013 fea4 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("6: LNA State= %d  \r\n", testParam.lna);
 800aafc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aafe:	9300      	str	r3, [sp, #0]
 800ab00:	4b6f      	ldr	r3, [pc, #444]	; (800acc0 <AT_test_get_config+0x23c>)
 800ab02:	2200      	movs	r2, #0
 800ab04:	2100      	movs	r1, #0
 800ab06:	2000      	movs	r0, #0
 800ab08:	f013 fe9c 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("7: PA Boost State= %d  \r\n", testParam.paBoost);
 800ab0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab0e:	9300      	str	r3, [sp, #0]
 800ab10:	4b6c      	ldr	r3, [pc, #432]	; (800acc4 <AT_test_get_config+0x240>)
 800ab12:	2200      	movs	r2, #0
 800ab14:	2100      	movs	r1, #0
 800ab16:	2000      	movs	r0, #0
 800ab18:	f013 fe94 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("8: modulation FSK\r\n");
 800ab1c:	4b6a      	ldr	r3, [pc, #424]	; (800acc8 <AT_test_get_config+0x244>)
 800ab1e:	2200      	movs	r2, #0
 800ab20:	2100      	movs	r1, #0
 800ab22:	2000      	movs	r0, #0
 800ab24:	f013 fe8e 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("9: Payload len= %d Bytes\r\n", testParam.payloadLen);
 800ab28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ab2a:	9300      	str	r3, [sp, #0]
 800ab2c:	4b67      	ldr	r3, [pc, #412]	; (800accc <AT_test_get_config+0x248>)
 800ab2e:	2200      	movs	r2, #0
 800ab30:	2100      	movs	r1, #0
 800ab32:	2000      	movs	r0, #0
 800ab34:	f013 fe86 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("10: FSK deviation= %d Hz\r\n", testParam.fskDev);
 800ab38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab3a:	9300      	str	r3, [sp, #0]
 800ab3c:	4b64      	ldr	r3, [pc, #400]	; (800acd0 <AT_test_get_config+0x24c>)
 800ab3e:	2200      	movs	r2, #0
 800ab40:	2100      	movs	r1, #0
 800ab42:	2000      	movs	r0, #0
 800ab44:	f013 fe7e 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("11: LowDRopt not applicable\r\n");
 800ab48:	4b62      	ldr	r3, [pc, #392]	; (800acd4 <AT_test_get_config+0x250>)
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	2100      	movs	r1, #0
 800ab4e:	2000      	movs	r0, #0
 800ab50:	f013 fe78 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("12: FSK gaussian BT product= %d \r\n", testParam.BTproduct);
 800ab54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab56:	9300      	str	r3, [sp, #0]
 800ab58:	4b5f      	ldr	r3, [pc, #380]	; (800acd8 <AT_test_get_config+0x254>)
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	2100      	movs	r1, #0
 800ab5e:	2000      	movs	r0, #0
 800ab60:	f013 fe70 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800ab64:	e061      	b.n	800ac2a <AT_test_get_config+0x1a6>
  }
  else if (testParam.modulation == 1)
 800ab66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d156      	bne.n	800ac1a <AT_test_get_config+0x196>
  {
    /*Lora*/
    AT_PRINTF("3: Bandwidth= %d (=%d Hz)\r\n", testParam.bandwidth, loraBW[testParam.bandwidth]);
 800ab6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	3358      	adds	r3, #88	; 0x58
 800ab74:	f107 0110 	add.w	r1, r7, #16
 800ab78:	440b      	add	r3, r1
 800ab7a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800ab7e:	9301      	str	r3, [sp, #4]
 800ab80:	9200      	str	r2, [sp, #0]
 800ab82:	4b56      	ldr	r3, [pc, #344]	; (800acdc <AT_test_get_config+0x258>)
 800ab84:	2200      	movs	r2, #0
 800ab86:	2100      	movs	r1, #0
 800ab88:	2000      	movs	r0, #0
 800ab8a:	f013 fe5b 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("4: SF= %d \r\n", testParam.loraSf_datarate);
 800ab8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab90:	9300      	str	r3, [sp, #0]
 800ab92:	4b53      	ldr	r3, [pc, #332]	; (800ace0 <AT_test_get_config+0x25c>)
 800ab94:	2200      	movs	r2, #0
 800ab96:	2100      	movs	r1, #0
 800ab98:	2000      	movs	r0, #0
 800ab9a:	f013 fe53 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("5: CR= %d (=4/%d) \r\n", testParam.codingRate, testParam.codingRate + 4);
 800ab9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aba0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aba2:	3204      	adds	r2, #4
 800aba4:	9201      	str	r2, [sp, #4]
 800aba6:	9300      	str	r3, [sp, #0]
 800aba8:	4b4e      	ldr	r3, [pc, #312]	; (800ace4 <AT_test_get_config+0x260>)
 800abaa:	2200      	movs	r2, #0
 800abac:	2100      	movs	r1, #0
 800abae:	2000      	movs	r0, #0
 800abb0:	f013 fe48 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("6: LNA State= %d  \r\n", testParam.lna);
 800abb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800abb6:	9300      	str	r3, [sp, #0]
 800abb8:	4b41      	ldr	r3, [pc, #260]	; (800acc0 <AT_test_get_config+0x23c>)
 800abba:	2200      	movs	r2, #0
 800abbc:	2100      	movs	r1, #0
 800abbe:	2000      	movs	r0, #0
 800abc0:	f013 fe40 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("7: PA Boost State= %d  \r\n", testParam.paBoost);
 800abc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abc6:	9300      	str	r3, [sp, #0]
 800abc8:	4b3e      	ldr	r3, [pc, #248]	; (800acc4 <AT_test_get_config+0x240>)
 800abca:	2200      	movs	r2, #0
 800abcc:	2100      	movs	r1, #0
 800abce:	2000      	movs	r0, #0
 800abd0:	f013 fe38 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("8: modulation LORA\r\n");
 800abd4:	4b44      	ldr	r3, [pc, #272]	; (800ace8 <AT_test_get_config+0x264>)
 800abd6:	2200      	movs	r2, #0
 800abd8:	2100      	movs	r1, #0
 800abda:	2000      	movs	r0, #0
 800abdc:	f013 fe32 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("9: Payload len= %d Bytes\r\n", testParam.payloadLen);
 800abe0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800abe2:	9300      	str	r3, [sp, #0]
 800abe4:	4b39      	ldr	r3, [pc, #228]	; (800accc <AT_test_get_config+0x248>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	2100      	movs	r1, #0
 800abea:	2000      	movs	r0, #0
 800abec:	f013 fe2a 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("10: Frequency deviation not applicable\r\n");
 800abf0:	4b3e      	ldr	r3, [pc, #248]	; (800acec <AT_test_get_config+0x268>)
 800abf2:	2200      	movs	r2, #0
 800abf4:	2100      	movs	r1, #0
 800abf6:	2000      	movs	r0, #0
 800abf8:	f013 fe24 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("11: LowDRopt[0 to 2]= %d \r\n", testParam.lowDrOpt);
 800abfc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800abfe:	9300      	str	r3, [sp, #0]
 800ac00:	4b3b      	ldr	r3, [pc, #236]	; (800acf0 <AT_test_get_config+0x26c>)
 800ac02:	2200      	movs	r2, #0
 800ac04:	2100      	movs	r1, #0
 800ac06:	2000      	movs	r0, #0
 800ac08:	f013 fe1c 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    AT_PRINTF("12 BT product not applicable\r\n");
 800ac0c:	4b39      	ldr	r3, [pc, #228]	; (800acf4 <AT_test_get_config+0x270>)
 800ac0e:	2200      	movs	r2, #0
 800ac10:	2100      	movs	r1, #0
 800ac12:	2000      	movs	r0, #0
 800ac14:	f013 fe16 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800ac18:	e007      	b.n	800ac2a <AT_test_get_config+0x1a6>
  }
  else
  {
    AT_PRINTF("4: BPSK datarate= %d bps\r\n", testParam.loraSf_datarate);
 800ac1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac1c:	9300      	str	r3, [sp, #0]
 800ac1e:	4b36      	ldr	r3, [pc, #216]	; (800acf8 <AT_test_get_config+0x274>)
 800ac20:	2200      	movs	r2, #0
 800ac22:	2100      	movs	r1, #0
 800ac24:	2000      	movs	r0, #0
 800ac26:	f013 fe0d 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  }

  AT_PRINTF("can be copy/paste in set cmd: AT+TCONF=%d:%d:%d:%d:4/%d:%d:%d:%d:%d:%d:%d:%d\r\n", testParam.freq,
 800ac2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ac2e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ac30:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800ac32:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 800ac34:	3404      	adds	r4, #4
 800ac36:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800ac38:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 800ac3a:	f8d7 c038 	ldr.w	ip, [r7, #56]	; 0x38
 800ac3e:	f8c7 c010 	str.w	ip, [r7, #16]
 800ac42:	f8d7 e058 	ldr.w	lr, [r7, #88]	; 0x58
 800ac46:	f8c7 e00c 	str.w	lr, [r7, #12]
 800ac4a:	f8d7 c05c 	ldr.w	ip, [r7, #92]	; 0x5c
 800ac4e:	f8c7 c008 	str.w	ip, [r7, #8]
 800ac52:	f8d7 e060 	ldr.w	lr, [r7, #96]	; 0x60
 800ac56:	f8c7 e004 	str.w	lr, [r7, #4]
 800ac5a:	f8d7 c064 	ldr.w	ip, [r7, #100]	; 0x64
 800ac5e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 800ac62:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800ac66:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 800ac6a:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800ac6e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800ac72:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800ac76:	f8cd e020 	str.w	lr, [sp, #32]
 800ac7a:	f8d7 c010 	ldr.w	ip, [r7, #16]
 800ac7e:	f8cd c01c 	str.w	ip, [sp, #28]
 800ac82:	9606      	str	r6, [sp, #24]
 800ac84:	9505      	str	r5, [sp, #20]
 800ac86:	9404      	str	r4, [sp, #16]
 800ac88:	9003      	str	r0, [sp, #12]
 800ac8a:	9102      	str	r1, [sp, #8]
 800ac8c:	9201      	str	r2, [sp, #4]
 800ac8e:	9300      	str	r3, [sp, #0]
 800ac90:	4b1a      	ldr	r3, [pc, #104]	; (800acfc <AT_test_get_config+0x278>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	2100      	movs	r1, #0
 800ac96:	2000      	movs	r0, #0
 800ac98:	f013 fdd4 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            testParam.power,
            testParam.bandwidth, testParam.loraSf_datarate, testParam.codingRate + 4, \
            testParam.lna, testParam.paBoost, testParam.modulation, testParam.payloadLen, testParam.fskDev, testParam.lowDrOpt,
            testParam.BTproduct);
  return AT_OK;
 800ac9c:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_test_get_config_2 */

  /* USER CODE END AT_test_get_config_2 */
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	376c      	adds	r7, #108	; 0x6c
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aca6:	bf00      	nop
 800aca8:	08021364 	.word	0x08021364
 800acac:	080210f4 	.word	0x080210f4
 800acb0:	08021108 	.word	0x08021108
 800acb4:	0802111c 	.word	0x0802111c
 800acb8:	08021134 	.word	0x08021134
 800acbc:	08021150 	.word	0x08021150
 800acc0:	08021170 	.word	0x08021170
 800acc4:	08021188 	.word	0x08021188
 800acc8:	080211a4 	.word	0x080211a4
 800accc:	080211b8 	.word	0x080211b8
 800acd0:	080211d4 	.word	0x080211d4
 800acd4:	080211f0 	.word	0x080211f0
 800acd8:	08021210 	.word	0x08021210
 800acdc:	08021234 	.word	0x08021234
 800ace0:	08021250 	.word	0x08021250
 800ace4:	08021260 	.word	0x08021260
 800ace8:	08021278 	.word	0x08021278
 800acec:	08021290 	.word	0x08021290
 800acf0:	080212bc 	.word	0x080212bc
 800acf4:	080212d8 	.word	0x080212d8
 800acf8:	080212f8 	.word	0x080212f8
 800acfc:	08021314 	.word	0x08021314

0800ad00 <AT_test_set_config>:

ATEerror_t AT_test_set_config(const char *param)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b0a8      	sub	sp, #160	; 0xa0
 800ad04:	af0c      	add	r7, sp, #48	; 0x30
 800ad06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_test_set_config_1 */

  /* USER CODE END AT_test_set_config_1 */
  testParameter_t testParam = {0};
 800ad08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800ad0c:	2230      	movs	r2, #48	; 0x30
 800ad0e:	2100      	movs	r1, #0
 800ad10:	4618      	mov	r0, r3
 800ad12:	f015 fe99 	bl	8020a48 <memset>
  uint32_t fskDeviation;
  uint32_t lowDrOpt;
  uint32_t BTproduct;
  uint32_t crNum;

  if (13 == tiny_sscanf(param, "%d:%d:%d:%d:%d/%d:%d:%d:%d:%d:%d:%d:%d",
 800ad16:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800ad1a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800ad1e:	f107 0310 	add.w	r3, r7, #16
 800ad22:	930a      	str	r3, [sp, #40]	; 0x28
 800ad24:	f107 0314 	add.w	r3, r7, #20
 800ad28:	9309      	str	r3, [sp, #36]	; 0x24
 800ad2a:	f107 0318 	add.w	r3, r7, #24
 800ad2e:	9308      	str	r3, [sp, #32]
 800ad30:	f107 031c 	add.w	r3, r7, #28
 800ad34:	9307      	str	r3, [sp, #28]
 800ad36:	f107 0320 	add.w	r3, r7, #32
 800ad3a:	9306      	str	r3, [sp, #24]
 800ad3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad40:	9305      	str	r3, [sp, #20]
 800ad42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ad46:	9304      	str	r3, [sp, #16]
 800ad48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ad4c:	9303      	str	r3, [sp, #12]
 800ad4e:	f107 030c 	add.w	r3, r7, #12
 800ad52:	9302      	str	r3, [sp, #8]
 800ad54:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ad58:	9301      	str	r3, [sp, #4]
 800ad5a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	460b      	mov	r3, r1
 800ad62:	4975      	ldr	r1, [pc, #468]	; (800af38 <AT_test_set_config+0x238>)
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f015 fbf3 	bl	8020550 <tiny_sscanf>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b0d      	cmp	r3, #13
 800ad6e:	d001      	beq.n	800ad74 <AT_test_set_config+0x74>
  {
    /*extend to new format for extended*/
  }
  else
  {
    return AT_PARAM_ERROR;
 800ad70:	2303      	movs	r3, #3
 800ad72:	e0dd      	b.n	800af30 <AT_test_set_config+0x230>
  }
  /*get current config*/
  TST_get_config(&testParam);
 800ad74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800ad78:	4618      	mov	r0, r3
 800ad7a:	f000 ff57 	bl	800bc2c <TST_get_config>

  /* 8: modulation check and set */
  /* first check because required for others */
  if (modulation == 0)
 800ad7e:	6a3b      	ldr	r3, [r7, #32]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d102      	bne.n	800ad8a <AT_test_set_config+0x8a>
  {
    testParam.modulation = TEST_FSK;
 800ad84:	2300      	movs	r3, #0
 800ad86:	643b      	str	r3, [r7, #64]	; 0x40
 800ad88:	e00d      	b.n	800ada6 <AT_test_set_config+0xa6>
  }
  else if (modulation == 1)
 800ad8a:	6a3b      	ldr	r3, [r7, #32]
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d102      	bne.n	800ad96 <AT_test_set_config+0x96>
  {
    testParam.modulation = TEST_LORA;
 800ad90:	2301      	movs	r3, #1
 800ad92:	643b      	str	r3, [r7, #64]	; 0x40
 800ad94:	e007      	b.n	800ada6 <AT_test_set_config+0xa6>
  }
  else if (modulation == 2)
 800ad96:	6a3b      	ldr	r3, [r7, #32]
 800ad98:	2b02      	cmp	r3, #2
 800ad9a:	d102      	bne.n	800ada2 <AT_test_set_config+0xa2>
  {
    testParam.modulation = TEST_BPSK;
 800ad9c:	2302      	movs	r3, #2
 800ad9e:	643b      	str	r3, [r7, #64]	; 0x40
 800ada0:	e001      	b.n	800ada6 <AT_test_set_config+0xa6>
  }
  else
  {
    return AT_PARAM_ERROR;
 800ada2:	2303      	movs	r3, #3
 800ada4:	e0c4      	b.n	800af30 <AT_test_set_config+0x230>
  }

  /* 1: frequency check and set */
  if (freq < 1000)
 800ada6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ada8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800adac:	d205      	bcs.n	800adba <AT_test_set_config+0xba>
  {
    /*given in MHz*/
    testParam.freq = freq * 1000000;
 800adae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adb0:	4a62      	ldr	r2, [pc, #392]	; (800af3c <AT_test_set_config+0x23c>)
 800adb2:	fb02 f303 	mul.w	r3, r2, r3
 800adb6:	647b      	str	r3, [r7, #68]	; 0x44
 800adb8:	e001      	b.n	800adbe <AT_test_set_config+0xbe>
  }
  else
  {
    testParam.freq = freq;
 800adba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adbc:	647b      	str	r3, [r7, #68]	; 0x44
  }

  /* 2: power check and set */
  if ((power >= -9) && (power <= 22))
 800adbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc0:	f113 0f09 	cmn.w	r3, #9
 800adc4:	db08      	blt.n	800add8 <AT_test_set_config+0xd8>
 800adc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc8:	2b16      	cmp	r3, #22
 800adca:	dc05      	bgt.n	800add8 <AT_test_set_config+0xd8>
  {
    testParam.power = power;
 800adcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adce:	64bb      	str	r3, [r7, #72]	; 0x48
  {
    return AT_PARAM_ERROR;
  }

  /* 3: bandwidth check and set */
  if ((testParam.modulation == TEST_FSK) && (bandwidth >= 4800) && (bandwidth <= 467000))
 800add0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <AT_test_set_config+0xdc>
 800add6:	e00c      	b.n	800adf2 <AT_test_set_config+0xf2>
    return AT_PARAM_ERROR;
 800add8:	2303      	movs	r3, #3
 800adda:	e0a9      	b.n	800af30 <AT_test_set_config+0x230>
  if ((testParam.modulation == TEST_FSK) && (bandwidth >= 4800) && (bandwidth <= 467000))
 800addc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adde:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
 800ade2:	d306      	bcc.n	800adf2 <AT_test_set_config+0xf2>
 800ade4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ade6:	4a56      	ldr	r2, [pc, #344]	; (800af40 <AT_test_set_config+0x240>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d802      	bhi.n	800adf2 <AT_test_set_config+0xf2>
  {
    testParam.bandwidth = bandwidth;
 800adec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adee:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adf0:	e00d      	b.n	800ae0e <AT_test_set_config+0x10e>
  }
  else if ((testParam.modulation == TEST_LORA) && (bandwidth <= BW_500kHz))
 800adf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	d105      	bne.n	800ae04 <AT_test_set_config+0x104>
 800adf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adfa:	2b06      	cmp	r3, #6
 800adfc:	d802      	bhi.n	800ae04 <AT_test_set_config+0x104>
  {
    testParam.bandwidth = bandwidth;
 800adfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae00:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae02:	e004      	b.n	800ae0e <AT_test_set_config+0x10e>
  }
  else if (testParam.modulation == TEST_BPSK)
 800ae04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae06:	2b02      	cmp	r3, #2
 800ae08:	d001      	beq.n	800ae0e <AT_test_set_config+0x10e>
  {
    /* Not used */
  }
  else
  {
    return AT_PARAM_ERROR;
 800ae0a:	2303      	movs	r3, #3
 800ae0c:	e090      	b.n	800af30 <AT_test_set_config+0x230>
  }

  /* 4: datarate/spreading factor check and set */
  if ((testParam.modulation == TEST_FSK) && (loraSf_datarate >= 600) && (loraSf_datarate <= 300000))
 800ae0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d10a      	bne.n	800ae2a <AT_test_set_config+0x12a>
 800ae14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae16:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800ae1a:	d306      	bcc.n	800ae2a <AT_test_set_config+0x12a>
 800ae1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1e:	4a49      	ldr	r2, [pc, #292]	; (800af44 <AT_test_set_config+0x244>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d802      	bhi.n	800ae2a <AT_test_set_config+0x12a>
  {
    testParam.loraSf_datarate = loraSf_datarate;
 800ae24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae26:	653b      	str	r3, [r7, #80]	; 0x50
 800ae28:	e017      	b.n	800ae5a <AT_test_set_config+0x15a>
  }
  else if ((testParam.modulation == TEST_LORA) && (loraSf_datarate >= 5) && (loraSf_datarate <= 12))
 800ae2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d108      	bne.n	800ae42 <AT_test_set_config+0x142>
 800ae30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae32:	2b04      	cmp	r3, #4
 800ae34:	d905      	bls.n	800ae42 <AT_test_set_config+0x142>
 800ae36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae38:	2b0c      	cmp	r3, #12
 800ae3a:	d802      	bhi.n	800ae42 <AT_test_set_config+0x142>
  {
    testParam.loraSf_datarate = loraSf_datarate;
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3e:	653b      	str	r3, [r7, #80]	; 0x50
 800ae40:	e00b      	b.n	800ae5a <AT_test_set_config+0x15a>
  }
  else if ((testParam.modulation == TEST_BPSK) && (loraSf_datarate <= 1000))
 800ae42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae44:	2b02      	cmp	r3, #2
 800ae46:	d106      	bne.n	800ae56 <AT_test_set_config+0x156>
 800ae48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae4e:	d802      	bhi.n	800ae56 <AT_test_set_config+0x156>
  {
    testParam.loraSf_datarate = loraSf_datarate;
 800ae50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae52:	653b      	str	r3, [r7, #80]	; 0x50
 800ae54:	e001      	b.n	800ae5a <AT_test_set_config+0x15a>
  }
  else
  {
    return AT_PARAM_ERROR;
 800ae56:	2303      	movs	r3, #3
 800ae58:	e06a      	b.n	800af30 <AT_test_set_config+0x230>
  }

  /* 5: coding rate check and set */
  if ((testParam.modulation == TEST_FSK) || (testParam.modulation == TEST_BPSK))
 800ae5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d011      	beq.n	800ae84 <AT_test_set_config+0x184>
 800ae60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae62:	2b02      	cmp	r3, #2
 800ae64:	d00e      	beq.n	800ae84 <AT_test_set_config+0x184>
  {
    /* Not used */
  }
  else if ((testParam.modulation == TEST_LORA) && ((codingRate >= 5) && (codingRate <= 8)))
 800ae66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d109      	bne.n	800ae80 <AT_test_set_config+0x180>
 800ae6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae6e:	2b04      	cmp	r3, #4
 800ae70:	d906      	bls.n	800ae80 <AT_test_set_config+0x180>
 800ae72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae74:	2b08      	cmp	r3, #8
 800ae76:	d803      	bhi.n	800ae80 <AT_test_set_config+0x180>
  {
    testParam.codingRate = codingRate - 4;
 800ae78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae7a:	3b04      	subs	r3, #4
 800ae7c:	657b      	str	r3, [r7, #84]	; 0x54
 800ae7e:	e001      	b.n	800ae84 <AT_test_set_config+0x184>
  }
  else
  {
    return AT_PARAM_ERROR;
 800ae80:	2303      	movs	r3, #3
 800ae82:	e055      	b.n	800af30 <AT_test_set_config+0x230>
  }

  /* 6: lna state check and set */
  if (lna <= 1)
 800ae84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d805      	bhi.n	800ae96 <AT_test_set_config+0x196>
  {
    testParam.lna = lna;
 800ae8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae8c:	65bb      	str	r3, [r7, #88]	; 0x58
  {
    return AT_PARAM_ERROR;
  }

  /* 7: pa boost check and set */
  if (paBoost <= 1)
 800ae8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae90:	2b01      	cmp	r3, #1
 800ae92:	d804      	bhi.n	800ae9e <AT_test_set_config+0x19e>
 800ae94:	e001      	b.n	800ae9a <AT_test_set_config+0x19a>
    return AT_PARAM_ERROR;
 800ae96:	2303      	movs	r3, #3
 800ae98:	e04a      	b.n	800af30 <AT_test_set_config+0x230>
  {
    /* Not used */
    testParam.paBoost = paBoost;
 800ae9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae9c:	65fb      	str	r3, [r7, #92]	; 0x5c
  }

  /* 9: payloadLen check and set */
  if ((payloadLen != 0) && (payloadLen < 256))
 800ae9e:	69fb      	ldr	r3, [r7, #28]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d008      	beq.n	800aeb6 <AT_test_set_config+0x1b6>
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	2bff      	cmp	r3, #255	; 0xff
 800aea8:	d805      	bhi.n	800aeb6 <AT_test_set_config+0x1b6>
  {
    testParam.payloadLen = payloadLen;
 800aeaa:	69fb      	ldr	r3, [r7, #28]
 800aeac:	663b      	str	r3, [r7, #96]	; 0x60
  {
    return AT_PARAM_ERROR;
  }

  /* 10: fsk Deviation check and set */
  if ((testParam.modulation == TEST_LORA) || (testParam.modulation == TEST_BPSK))
 800aeae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d015      	beq.n	800aee0 <AT_test_set_config+0x1e0>
 800aeb4:	e001      	b.n	800aeba <AT_test_set_config+0x1ba>
    return AT_PARAM_ERROR;
 800aeb6:	2303      	movs	r3, #3
 800aeb8:	e03a      	b.n	800af30 <AT_test_set_config+0x230>
  if ((testParam.modulation == TEST_LORA) || (testParam.modulation == TEST_BPSK))
 800aeba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aebc:	2b02      	cmp	r3, #2
 800aebe:	d00f      	beq.n	800aee0 <AT_test_set_config+0x1e0>
  {
    /* Not used */
  }
  else if ((testParam.modulation == TEST_FSK) && ((fskDeviation >= 600) && (fskDeviation <= 200000)))
 800aec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d10a      	bne.n	800aedc <AT_test_set_config+0x1dc>
 800aec6:	69bb      	ldr	r3, [r7, #24]
 800aec8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800aecc:	d306      	bcc.n	800aedc <AT_test_set_config+0x1dc>
 800aece:	69bb      	ldr	r3, [r7, #24]
 800aed0:	4a1d      	ldr	r2, [pc, #116]	; (800af48 <AT_test_set_config+0x248>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d802      	bhi.n	800aedc <AT_test_set_config+0x1dc>
  {
    /*given in MHz*/
    testParam.fskDev = fskDeviation;
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	667b      	str	r3, [r7, #100]	; 0x64
 800aeda:	e001      	b.n	800aee0 <AT_test_set_config+0x1e0>
  }
  else
  {
    return AT_PARAM_ERROR;
 800aedc:	2303      	movs	r3, #3
 800aede:	e027      	b.n	800af30 <AT_test_set_config+0x230>
  }

  /* 11: low datarate optimization check and set */
  if ((testParam.modulation == TEST_FSK) || (testParam.modulation == TEST_BPSK))
 800aee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00d      	beq.n	800af02 <AT_test_set_config+0x202>
 800aee6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aee8:	2b02      	cmp	r3, #2
 800aeea:	d00a      	beq.n	800af02 <AT_test_set_config+0x202>
  {
    /* Not used */
  }
  else if ((testParam.modulation == TEST_LORA) && (lowDrOpt <= 2))
 800aeec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d105      	bne.n	800aefe <AT_test_set_config+0x1fe>
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d802      	bhi.n	800aefe <AT_test_set_config+0x1fe>
  {
    testParam.lowDrOpt = lowDrOpt;
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	66bb      	str	r3, [r7, #104]	; 0x68
 800aefc:	e001      	b.n	800af02 <AT_test_set_config+0x202>
  }
  else
  {
    return AT_PARAM_ERROR;
 800aefe:	2303      	movs	r3, #3
 800af00:	e016      	b.n	800af30 <AT_test_set_config+0x230>
  }

  /* 12: FSK gaussian BT product check and set */
  if ((testParam.modulation == TEST_LORA) || (testParam.modulation == TEST_BPSK))
 800af02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af04:	2b01      	cmp	r3, #1
 800af06:	d00d      	beq.n	800af24 <AT_test_set_config+0x224>
 800af08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af0a:	2b02      	cmp	r3, #2
 800af0c:	d00a      	beq.n	800af24 <AT_test_set_config+0x224>
  {
    /* Not used */
  }
  else if ((testParam.modulation == TEST_FSK) && (BTproduct <= 4))
 800af0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af10:	2b00      	cmp	r3, #0
 800af12:	d105      	bne.n	800af20 <AT_test_set_config+0x220>
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	2b04      	cmp	r3, #4
 800af18:	d802      	bhi.n	800af20 <AT_test_set_config+0x220>
  {
    /*given in MHz*/
    testParam.BTproduct = BTproduct;
 800af1a:	693b      	ldr	r3, [r7, #16]
 800af1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800af1e:	e001      	b.n	800af24 <AT_test_set_config+0x224>
  }
  else
  {
    return AT_PARAM_ERROR;
 800af20:	2303      	movs	r3, #3
 800af22:	e005      	b.n	800af30 <AT_test_set_config+0x230>
  }

  TST_set_config(&testParam);
 800af24:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800af28:	4618      	mov	r0, r3
 800af2a:	f000 fe6f 	bl	800bc0c <TST_set_config>

  return AT_OK;
 800af2e:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_test_set_config_2 */

  /* USER CODE END AT_test_set_config_2 */
}
 800af30:	4618      	mov	r0, r3
 800af32:	3770      	adds	r7, #112	; 0x70
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}
 800af38:	08021380 	.word	0x08021380
 800af3c:	000f4240 	.word	0x000f4240
 800af40:	00072038 	.word	0x00072038
 800af44:	000493e0 	.word	0x000493e0
 800af48:	00030d40 	.word	0x00030d40

0800af4c <AT_test_tx>:

ATEerror_t AT_test_tx(const char *param)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b084      	sub	sp, #16
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_test_tx_1 */

  /* USER CODE END AT_test_tx_1 */
  const char *buf = param;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	60fb      	str	r3, [r7, #12]
  uint32_t nb_packet;

  if (1 != tiny_sscanf(buf, "%u", &nb_packet))
 800af58:	f107 0308 	add.w	r3, r7, #8
 800af5c:	461a      	mov	r2, r3
 800af5e:	490e      	ldr	r1, [pc, #56]	; (800af98 <AT_test_tx+0x4c>)
 800af60:	68f8      	ldr	r0, [r7, #12]
 800af62:	f015 faf5 	bl	8020550 <tiny_sscanf>
 800af66:	4603      	mov	r3, r0
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d007      	beq.n	800af7c <AT_test_tx+0x30>
  {
    AT_PRINTF("AT+TTX: nb packets sent is missing\r\n");
 800af6c:	4b0b      	ldr	r3, [pc, #44]	; (800af9c <AT_test_tx+0x50>)
 800af6e:	2200      	movs	r2, #0
 800af70:	2100      	movs	r1, #0
 800af72:	2000      	movs	r0, #0
 800af74:	f013 fc66 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 800af78:	2303      	movs	r3, #3
 800af7a:	e009      	b.n	800af90 <AT_test_tx+0x44>
  }

  if (0U == TST_TX_Start(nb_packet))
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	4618      	mov	r0, r3
 800af80:	f000 fe74 	bl	800bc6c <TST_TX_Start>
 800af84:	4603      	mov	r3, r0
 800af86:	2b00      	cmp	r3, #0
 800af88:	d101      	bne.n	800af8e <AT_test_tx+0x42>
  {
    return AT_OK;
 800af8a:	2300      	movs	r3, #0
 800af8c:	e000      	b.n	800af90 <AT_test_tx+0x44>
  }
  else
  {
    return AT_BUSY_ERROR;
 800af8e:	2304      	movs	r3, #4
  }
  /* USER CODE BEGIN AT_test_tx_2 */

  /* USER CODE END AT_test_tx_2 */
}
 800af90:	4618      	mov	r0, r3
 800af92:	3710      	adds	r7, #16
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}
 800af98:	08020e64 	.word	0x08020e64
 800af9c:	080213a8 	.word	0x080213a8

0800afa0 <AT_test_rx>:

ATEerror_t AT_test_rx(const char *param)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_test_rx_1 */

  /* USER CODE END AT_test_rx_1 */
  const char *buf = param;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	60fb      	str	r3, [r7, #12]
  uint32_t nb_packet;

  if (1 != tiny_sscanf(buf, "%u", &nb_packet))
 800afac:	f107 0308 	add.w	r3, r7, #8
 800afb0:	461a      	mov	r2, r3
 800afb2:	490e      	ldr	r1, [pc, #56]	; (800afec <AT_test_rx+0x4c>)
 800afb4:	68f8      	ldr	r0, [r7, #12]
 800afb6:	f015 facb 	bl	8020550 <tiny_sscanf>
 800afba:	4603      	mov	r3, r0
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d007      	beq.n	800afd0 <AT_test_rx+0x30>
  {
    AT_PRINTF("AT+TRX: nb expected packets is missing\r\n");
 800afc0:	4b0b      	ldr	r3, [pc, #44]	; (800aff0 <AT_test_rx+0x50>)
 800afc2:	2200      	movs	r2, #0
 800afc4:	2100      	movs	r1, #0
 800afc6:	2000      	movs	r0, #0
 800afc8:	f013 fc3c 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 800afcc:	2303      	movs	r3, #3
 800afce:	e009      	b.n	800afe4 <AT_test_rx+0x44>
  }

  if (0U == TST_RX_Start(nb_packet))
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	4618      	mov	r0, r3
 800afd4:	f000 ff8e 	bl	800bef4 <TST_RX_Start>
 800afd8:	4603      	mov	r3, r0
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d101      	bne.n	800afe2 <AT_test_rx+0x42>
  {
    return AT_OK;
 800afde:	2300      	movs	r3, #0
 800afe0:	e000      	b.n	800afe4 <AT_test_rx+0x44>
  }
  else
  {
    return AT_BUSY_ERROR;
 800afe2:	2304      	movs	r3, #4
  }
  /* USER CODE BEGIN AT_test_rx_2 */

  /* USER CODE END AT_test_rx_2 */
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3710      	adds	r7, #16
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}
 800afec:	08020e64 	.word	0x08020e64
 800aff0:	080213d0 	.word	0x080213d0

0800aff4 <AT_Certif>:
ATEerror_t AT_Certif(const char *param)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af02      	add	r7, sp, #8
 800affa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_Certif_1 */

  /* USER CODE END AT_Certif_1 */
  switch (param[0])
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	2b30      	cmp	r3, #48	; 0x30
 800b002:	d002      	beq.n	800b00a <AT_Certif+0x16>
 800b004:	2b31      	cmp	r3, #49	; 0x31
 800b006:	d003      	beq.n	800b010 <AT_Certif+0x1c>
 800b008:	e01e      	b.n	800b048 <AT_Certif+0x54>
  {
    case '0':
      LmHandlerJoin(ACTIVATION_TYPE_ABP);
 800b00a:	2001      	movs	r0, #1
 800b00c:	f004 faf8 	bl	800f600 <LmHandlerJoin>
    case '1':
      LmHandlerJoin(ACTIVATION_TYPE_OTAA);
 800b010:	2002      	movs	r0, #2
 800b012:	f004 faf5 	bl	800f600 <LmHandlerJoin>
      break;
 800b016:	bf00      	nop
    default:
      return AT_PARAM_ERROR;
  }

  UTIL_TIMER_Create(&TxCertifTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnCertifTimer, NULL);  /* 8s */
 800b018:	2300      	movs	r3, #0
 800b01a:	9300      	str	r3, [sp, #0]
 800b01c:	4b0d      	ldr	r3, [pc, #52]	; (800b054 <AT_Certif+0x60>)
 800b01e:	2200      	movs	r2, #0
 800b020:	f04f 31ff 	mov.w	r1, #4294967295
 800b024:	480c      	ldr	r0, [pc, #48]	; (800b058 <AT_Certif+0x64>)
 800b026:	f014 fc41 	bl	801f8ac <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxCertifTimer,  8000);  /* 8s */
 800b02a:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 800b02e:	480a      	ldr	r0, [pc, #40]	; (800b058 <AT_Certif+0x64>)
 800b030:	f014 fd50 	bl	801fad4 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxCertifTimer);
 800b034:	4808      	ldr	r0, [pc, #32]	; (800b058 <AT_Certif+0x64>)
 800b036:	f014 fc6f 	bl	801f918 <UTIL_TIMER_Start>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaCertifTx), UTIL_SEQ_RFU, CertifSend);
 800b03a:	4a08      	ldr	r2, [pc, #32]	; (800b05c <AT_Certif+0x68>)
 800b03c:	2100      	movs	r1, #0
 800b03e:	2004      	movs	r0, #4
 800b040:	f014 f810 	bl	801f064 <UTIL_SEQ_RegTask>

  return AT_OK;
 800b044:	2300      	movs	r3, #0
 800b046:	e000      	b.n	800b04a <AT_Certif+0x56>
      return AT_PARAM_ERROR;
 800b048:	2303      	movs	r3, #3
  /* USER CODE BEGIN AT_Certif_2 */

  /* USER CODE END AT_Certif_2 */
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3708      	adds	r7, #8
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}
 800b052:	bf00      	nop
 800b054:	0800b439 	.word	0x0800b439
 800b058:	20000d70 	.word	0x20000d70
 800b05c:	0800b451 	.word	0x0800b451

0800b060 <AT_test_tx_hopping>:

ATEerror_t AT_test_tx_hopping(const char *param)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b09a      	sub	sp, #104	; 0x68
 800b064:	af04      	add	r7, sp, #16
 800b066:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_test_tx_hopping_1 */

  /* USER CODE END AT_test_tx_hopping_1 */
  const char *buf = param;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t nb_tx;

  testParameter_t test_param;
  uint32_t hop_freq;

  if (4 != tiny_sscanf(buf, "%u,%u,%u,%u", &freq_start, &freq_stop, &delta_f, &nb_tx))
 800b06c:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800b070:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b074:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800b078:	9301      	str	r3, [sp, #4]
 800b07a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b07e:	9300      	str	r3, [sp, #0]
 800b080:	460b      	mov	r3, r1
 800b082:	492b      	ldr	r1, [pc, #172]	; (800b130 <AT_test_tx_hopping+0xd0>)
 800b084:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b086:	f015 fa63 	bl	8020550 <tiny_sscanf>
 800b08a:	4603      	mov	r3, r0
 800b08c:	2b04      	cmp	r3, #4
 800b08e:	d001      	beq.n	800b094 <AT_test_tx_hopping+0x34>
  {
    return AT_PARAM_ERROR;
 800b090:	2303      	movs	r3, #3
 800b092:	e048      	b.n	800b126 <AT_test_tx_hopping+0xc6>
  }

  /*if freq is set in MHz, convert to Hz*/
  if (freq_start < 1000)
 800b094:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b096:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b09a:	d204      	bcs.n	800b0a6 <AT_test_tx_hopping+0x46>
  {
    freq_start *= 1000000;
 800b09c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b09e:	4a25      	ldr	r2, [pc, #148]	; (800b134 <AT_test_tx_hopping+0xd4>)
 800b0a0:	fb02 f303 	mul.w	r3, r2, r3
 800b0a4:	64bb      	str	r3, [r7, #72]	; 0x48
  }
  if (freq_stop < 1000)
 800b0a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b0ac:	d204      	bcs.n	800b0b8 <AT_test_tx_hopping+0x58>
  {
    freq_stop *= 1000000;
 800b0ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0b0:	4a20      	ldr	r2, [pc, #128]	; (800b134 <AT_test_tx_hopping+0xd4>)
 800b0b2:	fb02 f303 	mul.w	r3, r2, r3
 800b0b6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  /**/
  hop_freq = freq_start;
 800b0b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0ba:	657b      	str	r3, [r7, #84]	; 0x54

  for (int i = 0; i < nb_tx; i++)
 800b0bc:	2300      	movs	r3, #0
 800b0be:	653b      	str	r3, [r7, #80]	; 0x50
 800b0c0:	e02c      	b.n	800b11c <AT_test_tx_hopping+0xbc>
  {
    /*get current config*/
    TST_get_config(&test_param);
 800b0c2:	f107 030c 	add.w	r3, r7, #12
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f000 fdb0 	bl	800bc2c <TST_get_config>

    /*increment frequency*/
    test_param.freq = hop_freq;
 800b0cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b0ce:	613b      	str	r3, [r7, #16]
    /*Set new config*/
    TST_set_config(&test_param);
 800b0d0:	f107 030c 	add.w	r3, r7, #12
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f000 fd99 	bl	800bc0c <TST_set_config>

    APP_TPRINTF("Tx Hop at %dHz. %d of %d\r\n", hop_freq, i, nb_tx);
 800b0da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0dc:	9302      	str	r3, [sp, #8]
 800b0de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0e0:	9301      	str	r3, [sp, #4]
 800b0e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b0e4:	9300      	str	r3, [sp, #0]
 800b0e6:	4b14      	ldr	r3, [pc, #80]	; (800b138 <AT_test_tx_hopping+0xd8>)
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	2100      	movs	r1, #0
 800b0ec:	2000      	movs	r0, #0
 800b0ee:	f013 fba9 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

    if (0U != TST_TX_Start(1))
 800b0f2:	2001      	movs	r0, #1
 800b0f4:	f000 fdba 	bl	800bc6c <TST_TX_Start>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d001      	beq.n	800b102 <AT_test_tx_hopping+0xa2>
    {
      return AT_BUSY_ERROR;
 800b0fe:	2304      	movs	r3, #4
 800b100:	e011      	b.n	800b126 <AT_test_tx_hopping+0xc6>
    }

    hop_freq += delta_f;
 800b102:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b104:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b106:	4413      	add	r3, r2
 800b108:	657b      	str	r3, [r7, #84]	; 0x54

    if (hop_freq > freq_stop)
 800b10a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b10c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b10e:	429a      	cmp	r2, r3
 800b110:	d901      	bls.n	800b116 <AT_test_tx_hopping+0xb6>
    {
      hop_freq = freq_start;
 800b112:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b114:	657b      	str	r3, [r7, #84]	; 0x54
  for (int i = 0; i < nb_tx; i++)
 800b116:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b118:	3301      	adds	r3, #1
 800b11a:	653b      	str	r3, [r7, #80]	; 0x50
 800b11c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b11e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b120:	429a      	cmp	r2, r3
 800b122:	d3ce      	bcc.n	800b0c2 <AT_test_tx_hopping+0x62>
    }
  }

  return AT_OK;
 800b124:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_test_tx_hopping_2 */

  /* USER CODE END AT_test_tx_hopping_2 */
}
 800b126:	4618      	mov	r0, r3
 800b128:	3758      	adds	r7, #88	; 0x58
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	080213fc 	.word	0x080213fc
 800b134:	000f4240 	.word	0x000f4240
 800b138:	08021408 	.word	0x08021408

0800b13c <AT_test_stop>:

ATEerror_t AT_test_stop(const char *param)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b082      	sub	sp, #8
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_test_stop_1 */

  /* USER CODE END AT_test_stop_1 */
  TST_stop();
 800b144:	f000 fd82 	bl	800bc4c <TST_stop>
  AT_PRINTF("Test Stop\r\n");
 800b148:	4b05      	ldr	r3, [pc, #20]	; (800b160 <AT_test_stop+0x24>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	2100      	movs	r1, #0
 800b14e:	2000      	movs	r0, #0
 800b150:	f013 fb78 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  return AT_OK;
 800b154:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_test_stop_2 */

  /* USER CODE END AT_test_stop_2 */
}
 800b156:	4618      	mov	r0, r3
 800b158:	3708      	adds	r7, #8
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	08021424 	.word	0x08021424

0800b164 <AT_bat_get>:
  /* USER CODE END AT_read_register_2 */
}

/* --------------- Information command --------------- */
ATEerror_t AT_bat_get(const char *param)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b082      	sub	sp, #8
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AT_bat_get_1 */

  /* USER CODE END AT_bat_get_1 */
  print_d(SYS_GetBatteryLevel());
 800b16c:	f7f5 fe30 	bl	8000dd0 <SYS_GetBatteryLevel>
 800b170:	4603      	mov	r3, r0
 800b172:	4618      	mov	r0, r3
 800b174:	f000 f93c 	bl	800b3f0 <print_d>

  return AT_OK;
 800b178:	2300      	movs	r3, #0
  /* USER CODE BEGIN AT_bat_get_2 */

  /* USER CODE END AT_bat_get_2 */
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3708      	adds	r7, #8
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}
	...

0800b184 <sscanf_uint32_as_hhx>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static int32_t sscanf_uint32_as_hhx(const char *from, uint32_t *value)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af02      	add	r7, sp, #8
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN sscanf_uint32_as_hhx_1 */

  /* USER CODE END sscanf_uint32_as_hhx_1 */
  return tiny_sscanf(from, "%hhx:%hhx:%hhx:%hhx",
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	1cd9      	adds	r1, r3, #3
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	1c98      	adds	r0, r3, #2
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	3301      	adds	r3, #1
 800b19a:	683a      	ldr	r2, [r7, #0]
 800b19c:	9201      	str	r2, [sp, #4]
 800b19e:	9300      	str	r3, [sp, #0]
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	460a      	mov	r2, r1
 800b1a4:	4904      	ldr	r1, [pc, #16]	; (800b1b8 <sscanf_uint32_as_hhx+0x34>)
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f015 f9d2 	bl	8020550 <tiny_sscanf>
 800b1ac:	4603      	mov	r3, r0
                     &((unsigned char *)(value))[1],
                     &((unsigned char *)(value))[0]);
  /* USER CODE BEGIN sscanf_uint32_as_hhx_2 */

  /* USER CODE END sscanf_uint32_as_hhx_2 */
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3708      	adds	r7, #8
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
 800b1b6:	bf00      	nop
 800b1b8:	08021444 	.word	0x08021444

0800b1bc <sscanf_16_hhx>:

static int sscanf_16_hhx(const char *from, uint8_t *pt)
{
 800b1bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1be:	b099      	sub	sp, #100	; 0x64
 800b1c0:	af0e      	add	r7, sp, #56	; 0x38
 800b1c2:	6278      	str	r0, [r7, #36]	; 0x24
 800b1c4:	6239      	str	r1, [r7, #32]
  /* USER CODE BEGIN sscanf_16_hhx_1 */

  /* USER CODE END sscanf_16_hhx_1 */
  return tiny_sscanf(from, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx:%hhx",
 800b1c6:	6a3b      	ldr	r3, [r7, #32]
 800b1c8:	f103 0c01 	add.w	ip, r3, #1
 800b1cc:	6a3b      	ldr	r3, [r7, #32]
 800b1ce:	1c99      	adds	r1, r3, #2
 800b1d0:	6a3b      	ldr	r3, [r7, #32]
 800b1d2:	1cd8      	adds	r0, r3, #3
 800b1d4:	6a3b      	ldr	r3, [r7, #32]
 800b1d6:	1d1c      	adds	r4, r3, #4
 800b1d8:	6a3b      	ldr	r3, [r7, #32]
 800b1da:	1d5d      	adds	r5, r3, #5
 800b1dc:	6a3b      	ldr	r3, [r7, #32]
 800b1de:	1d9e      	adds	r6, r3, #6
 800b1e0:	6a3b      	ldr	r3, [r7, #32]
 800b1e2:	3307      	adds	r3, #7
 800b1e4:	61fb      	str	r3, [r7, #28]
 800b1e6:	6a3b      	ldr	r3, [r7, #32]
 800b1e8:	f103 0208 	add.w	r2, r3, #8
 800b1ec:	61ba      	str	r2, [r7, #24]
 800b1ee:	6a3b      	ldr	r3, [r7, #32]
 800b1f0:	f103 0e09 	add.w	lr, r3, #9
 800b1f4:	f8c7 e014 	str.w	lr, [r7, #20]
 800b1f8:	6a3b      	ldr	r3, [r7, #32]
 800b1fa:	330a      	adds	r3, #10
 800b1fc:	613b      	str	r3, [r7, #16]
 800b1fe:	6a3b      	ldr	r3, [r7, #32]
 800b200:	f103 020b 	add.w	r2, r3, #11
 800b204:	60fa      	str	r2, [r7, #12]
 800b206:	6a3b      	ldr	r3, [r7, #32]
 800b208:	f103 0e0c 	add.w	lr, r3, #12
 800b20c:	f8c7 e008 	str.w	lr, [r7, #8]
 800b210:	6a3b      	ldr	r3, [r7, #32]
 800b212:	330d      	adds	r3, #13
 800b214:	607b      	str	r3, [r7, #4]
 800b216:	6a3b      	ldr	r3, [r7, #32]
 800b218:	f103 020e 	add.w	r2, r3, #14
 800b21c:	6a3b      	ldr	r3, [r7, #32]
 800b21e:	330f      	adds	r3, #15
 800b220:	930d      	str	r3, [sp, #52]	; 0x34
 800b222:	920c      	str	r2, [sp, #48]	; 0x30
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	930b      	str	r3, [sp, #44]	; 0x2c
 800b228:	f8d7 e008 	ldr.w	lr, [r7, #8]
 800b22c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	9209      	str	r2, [sp, #36]	; 0x24
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	9308      	str	r3, [sp, #32]
 800b238:	f8d7 e014 	ldr.w	lr, [r7, #20]
 800b23c:	f8cd e01c 	str.w	lr, [sp, #28]
 800b240:	69ba      	ldr	r2, [r7, #24]
 800b242:	9206      	str	r2, [sp, #24]
 800b244:	69fb      	ldr	r3, [r7, #28]
 800b246:	9305      	str	r3, [sp, #20]
 800b248:	9604      	str	r6, [sp, #16]
 800b24a:	9503      	str	r5, [sp, #12]
 800b24c:	9402      	str	r4, [sp, #8]
 800b24e:	9001      	str	r0, [sp, #4]
 800b250:	9100      	str	r1, [sp, #0]
 800b252:	4663      	mov	r3, ip
 800b254:	6a3a      	ldr	r2, [r7, #32]
 800b256:	4904      	ldr	r1, [pc, #16]	; (800b268 <sscanf_16_hhx+0xac>)
 800b258:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b25a:	f015 f979 	bl	8020550 <tiny_sscanf>
 800b25e:	4603      	mov	r3, r0
                     &pt[7], &pt[8], &pt[9], &pt[10], &pt[11], &pt[12], &pt[13],
                     &pt[14], &pt[15]);
  /* USER CODE BEGIN sscanf_16_hhx_2 */

  /* USER CODE END sscanf_16_hhx_2 */
}
 800b260:	4618      	mov	r0, r3
 800b262:	372c      	adds	r7, #44	; 0x2c
 800b264:	46bd      	mov	sp, r7
 800b266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b268:	08021458 	.word	0x08021458

0800b26c <print_uint32_as_02x>:

static void print_uint32_as_02x(uint32_t value)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b086      	sub	sp, #24
 800b270:	af04      	add	r7, sp, #16
 800b272:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN print_uint32_as_02x_1 */

  /* USER CODE END print_uint32_as_02x_1 */
  AT_PRINTF("%02X:%02X:%02X:%02X\r\n",
 800b274:	1d3b      	adds	r3, r7, #4
 800b276:	3303      	adds	r3, #3
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	461a      	mov	r2, r3
 800b27c:	1d3b      	adds	r3, r7, #4
 800b27e:	3302      	adds	r3, #2
 800b280:	781b      	ldrb	r3, [r3, #0]
 800b282:	4619      	mov	r1, r3
 800b284:	1d3b      	adds	r3, r7, #4
 800b286:	3301      	adds	r3, #1
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	4618      	mov	r0, r3
 800b28c:	1d3b      	adds	r3, r7, #4
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	9303      	str	r3, [sp, #12]
 800b292:	9002      	str	r0, [sp, #8]
 800b294:	9101      	str	r1, [sp, #4]
 800b296:	9200      	str	r2, [sp, #0]
 800b298:	4b04      	ldr	r3, [pc, #16]	; (800b2ac <print_uint32_as_02x+0x40>)
 800b29a:	2200      	movs	r2, #0
 800b29c:	2100      	movs	r1, #0
 800b29e:	2000      	movs	r0, #0
 800b2a0:	f013 fad0 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            (unsigned)((unsigned char *)(&value))[1],
            (unsigned)((unsigned char *)(&value))[0]);
  /* USER CODE BEGIN print_uint32_as_02x_2 */

  /* USER CODE END print_uint32_as_02x_2 */
}
 800b2a4:	bf00      	nop
 800b2a6:	3708      	adds	r7, #8
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}
 800b2ac:	080214a8 	.word	0x080214a8

0800b2b0 <print_16_02x>:

static void print_16_02x(uint8_t *pt)
{
 800b2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2b2:	b09b      	sub	sp, #108	; 0x6c
 800b2b4:	af10      	add	r7, sp, #64	; 0x40
 800b2b6:	6278      	str	r0, [r7, #36]	; 0x24
  /* USER CODE BEGIN print_16_02x_1 */

  /* USER CODE END print_16_02x_1 */
  AT_PRINTF("%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800b2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ba:	781b      	ldrb	r3, [r3, #0]
 800b2bc:	4618      	mov	r0, r3
 800b2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	781b      	ldrb	r3, [r3, #0]
 800b2c4:	461c      	mov	r4, r3
 800b2c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2c8:	3302      	adds	r3, #2
 800b2ca:	781b      	ldrb	r3, [r3, #0]
 800b2cc:	461d      	mov	r5, r3
 800b2ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2d0:	3303      	adds	r3, #3
 800b2d2:	781b      	ldrb	r3, [r3, #0]
 800b2d4:	461e      	mov	r6, r3
 800b2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2d8:	3304      	adds	r3, #4
 800b2da:	781b      	ldrb	r3, [r3, #0]
 800b2dc:	623b      	str	r3, [r7, #32]
 800b2de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2e0:	3305      	adds	r3, #5
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	61fb      	str	r3, [r7, #28]
 800b2e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2e8:	3306      	adds	r3, #6
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	61bb      	str	r3, [r7, #24]
 800b2ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f0:	3307      	adds	r3, #7
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	617b      	str	r3, [r7, #20]
 800b2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f8:	3308      	adds	r3, #8
 800b2fa:	781b      	ldrb	r3, [r3, #0]
 800b2fc:	613b      	str	r3, [r7, #16]
 800b2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b300:	3309      	adds	r3, #9
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	60fb      	str	r3, [r7, #12]
 800b306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b308:	330a      	adds	r3, #10
 800b30a:	781b      	ldrb	r3, [r3, #0]
 800b30c:	60bb      	str	r3, [r7, #8]
 800b30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b310:	330b      	adds	r3, #11
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	607b      	str	r3, [r7, #4]
 800b316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b318:	330c      	adds	r3, #12
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	603b      	str	r3, [r7, #0]
 800b31e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b320:	330d      	adds	r3, #13
 800b322:	781b      	ldrb	r3, [r3, #0]
 800b324:	4619      	mov	r1, r3
 800b326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b328:	330e      	adds	r3, #14
 800b32a:	781b      	ldrb	r3, [r3, #0]
 800b32c:	461a      	mov	r2, r3
 800b32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b330:	330f      	adds	r3, #15
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	930f      	str	r3, [sp, #60]	; 0x3c
 800b336:	920e      	str	r2, [sp, #56]	; 0x38
 800b338:	910d      	str	r1, [sp, #52]	; 0x34
 800b33a:	683a      	ldr	r2, [r7, #0]
 800b33c:	920c      	str	r2, [sp, #48]	; 0x30
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	920b      	str	r2, [sp, #44]	; 0x2c
 800b342:	68ba      	ldr	r2, [r7, #8]
 800b344:	920a      	str	r2, [sp, #40]	; 0x28
 800b346:	68fa      	ldr	r2, [r7, #12]
 800b348:	9209      	str	r2, [sp, #36]	; 0x24
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	9208      	str	r2, [sp, #32]
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	9207      	str	r2, [sp, #28]
 800b352:	69ba      	ldr	r2, [r7, #24]
 800b354:	9206      	str	r2, [sp, #24]
 800b356:	69fa      	ldr	r2, [r7, #28]
 800b358:	9205      	str	r2, [sp, #20]
 800b35a:	6a3b      	ldr	r3, [r7, #32]
 800b35c:	9304      	str	r3, [sp, #16]
 800b35e:	9603      	str	r6, [sp, #12]
 800b360:	9502      	str	r5, [sp, #8]
 800b362:	9401      	str	r4, [sp, #4]
 800b364:	9000      	str	r0, [sp, #0]
 800b366:	4b05      	ldr	r3, [pc, #20]	; (800b37c <print_16_02x+0xcc>)
 800b368:	2200      	movs	r2, #0
 800b36a:	2100      	movs	r1, #0
 800b36c:	2000      	movs	r0, #0
 800b36e:	f013 fa69 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            pt[8], pt[9], pt[10], pt[11],
            pt[12], pt[13], pt[14], pt[15]);
  /* USER CODE BEGIN print_16_02x_2 */

  /* USER CODE END print_16_02x_2 */
}
 800b372:	bf00      	nop
 800b374:	372c      	adds	r7, #44	; 0x2c
 800b376:	46bd      	mov	sp, r7
 800b378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b37a:	bf00      	nop
 800b37c:	080214c0 	.word	0x080214c0

0800b380 <print_8_02x>:

static void print_8_02x(uint8_t *pt)
{
 800b380:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b382:	b08b      	sub	sp, #44	; 0x2c
 800b384:	af08      	add	r7, sp, #32
 800b386:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN print_8_02x_1 */

  /* USER CODE END print_8_02x_1 */
  AT_PRINTF("%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	461a      	mov	r2, r3
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	3301      	adds	r3, #1
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	4619      	mov	r1, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	3302      	adds	r3, #2
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	4618      	mov	r0, r3
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	3303      	adds	r3, #3
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	461c      	mov	r4, r3
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	3304      	adds	r3, #4
 800b3aa:	781b      	ldrb	r3, [r3, #0]
 800b3ac:	461d      	mov	r5, r3
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	3305      	adds	r3, #5
 800b3b2:	781b      	ldrb	r3, [r3, #0]
 800b3b4:	461e      	mov	r6, r3
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	3306      	adds	r3, #6
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	603b      	str	r3, [r7, #0]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	3307      	adds	r3, #7
 800b3c2:	781b      	ldrb	r3, [r3, #0]
 800b3c4:	9307      	str	r3, [sp, #28]
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	9306      	str	r3, [sp, #24]
 800b3ca:	9605      	str	r6, [sp, #20]
 800b3cc:	9504      	str	r5, [sp, #16]
 800b3ce:	9403      	str	r4, [sp, #12]
 800b3d0:	9002      	str	r0, [sp, #8]
 800b3d2:	9101      	str	r1, [sp, #4]
 800b3d4:	9200      	str	r2, [sp, #0]
 800b3d6:	4b05      	ldr	r3, [pc, #20]	; (800b3ec <print_8_02x+0x6c>)
 800b3d8:	2200      	movs	r2, #0
 800b3da:	2100      	movs	r1, #0
 800b3dc:	2000      	movs	r0, #0
 800b3de:	f013 fa31 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
            pt[0], pt[1], pt[2], pt[3], pt[4], pt[5], pt[6], pt[7]);
  /* USER CODE BEGIN print_8_02x_2 */

  /* USER CODE END print_8_02x_2 */
}
 800b3e2:	bf00      	nop
 800b3e4:	370c      	adds	r7, #12
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3ea:	bf00      	nop
 800b3ec:	08021514 	.word	0x08021514

0800b3f0 <print_d>:

static void print_d(int32_t value)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af02      	add	r7, sp, #8
 800b3f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN print_d_1 */

  /* USER CODE END print_d_1 */
  AT_PRINTF("%d\r\n", value);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	9300      	str	r3, [sp, #0]
 800b3fc:	4b04      	ldr	r3, [pc, #16]	; (800b410 <print_d+0x20>)
 800b3fe:	2200      	movs	r2, #0
 800b400:	2100      	movs	r1, #0
 800b402:	2000      	movs	r0, #0
 800b404:	f013 fa1e 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN print_d_2 */

  /* USER CODE END print_d_2 */
}
 800b408:	bf00      	nop
 800b40a:	3708      	adds	r7, #8
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}
 800b410:	08021540 	.word	0x08021540

0800b414 <print_u>:

static void print_u(uint32_t value)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b084      	sub	sp, #16
 800b418:	af02      	add	r7, sp, #8
 800b41a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN print_u_1 */

  /* USER CODE END print_u_1 */
  AT_PRINTF("%u\r\n", value);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	9300      	str	r3, [sp, #0]
 800b420:	4b04      	ldr	r3, [pc, #16]	; (800b434 <print_u+0x20>)
 800b422:	2200      	movs	r2, #0
 800b424:	2100      	movs	r1, #0
 800b426:	2000      	movs	r0, #0
 800b428:	f013 fa0c 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE BEGIN print_u_2 */

  /* USER CODE END print_u_2 */
}
 800b42c:	bf00      	nop
 800b42e:	3708      	adds	r7, #8
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}
 800b434:	08021548 	.word	0x08021548

0800b438 <OnCertifTimer>:

static void OnCertifTimer(void *context)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnCertifTimer_1 */

  /* USER CODE END OnCertifTimer_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaCertifTx), CFG_SEQ_Prio_0);
 800b440:	2100      	movs	r1, #0
 800b442:	2004      	movs	r0, #4
 800b444:	f013 fe30 	bl	801f0a8 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnCertifTimer_2 */

  /* USER CODE END OnCertifTimer_2 */
}
 800b448:	bf00      	nop
 800b44a:	3708      	adds	r7, #8
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <CertifSend>:

static void CertifSend(void)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CertifSend_1 */

  /* USER CODE END CertifSend_1 */
  AppData.Buffer[0] = 0x43;
 800b454:	4b0c      	ldr	r3, [pc, #48]	; (800b488 <CertifSend+0x38>)
 800b456:	685b      	ldr	r3, [r3, #4]
 800b458:	2243      	movs	r2, #67	; 0x43
 800b45a:	701a      	strb	r2, [r3, #0]
  AppData.BufferSize = 1;
 800b45c:	4b0a      	ldr	r3, [pc, #40]	; (800b488 <CertifSend+0x38>)
 800b45e:	2201      	movs	r2, #1
 800b460:	705a      	strb	r2, [r3, #1]
  AppData.Port = 99;
 800b462:	4b09      	ldr	r3, [pc, #36]	; (800b488 <CertifSend+0x38>)
 800b464:	2263      	movs	r2, #99	; 0x63
 800b466:	701a      	strb	r2, [r3, #0]

  /* Restart Tx to prevent a previous Join Failed */
  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800b468:	f004 f924 	bl	800f6b4 <LmHandlerJoinStatus>
 800b46c:	4603      	mov	r3, r0
 800b46e:	2b01      	cmp	r3, #1
 800b470:	d002      	beq.n	800b478 <CertifSend+0x28>
  {
    UTIL_TIMER_Start(&TxCertifTimer);
 800b472:	4806      	ldr	r0, [pc, #24]	; (800b48c <CertifSend+0x3c>)
 800b474:	f014 fa50 	bl	801f918 <UTIL_TIMER_Start>
  }
  LmHandlerSend(&AppData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, false);
 800b478:	2300      	movs	r3, #0
 800b47a:	2200      	movs	r2, #0
 800b47c:	2100      	movs	r1, #0
 800b47e:	4802      	ldr	r0, [pc, #8]	; (800b488 <CertifSend+0x38>)
 800b480:	f004 f934 	bl	800f6ec <LmHandlerSend>
}
 800b484:	bf00      	nop
 800b486:	bd80      	pop	{r7, pc}
 800b488:	20000054 	.word	0x20000054
 800b48c:	20000d70 	.word	0x20000d70

0800b490 <CMD_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void CMD_Init(void (*CmdProcessNotify)(void))
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b082      	sub	sp, #8
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CMD_Init_1 */

  /* USER CODE END CMD_Init_1 */
  UTIL_ADV_TRACE_StartRxProcess(CMD_GetChar);
 800b498:	480d      	ldr	r0, [pc, #52]	; (800b4d0 <CMD_Init+0x40>)
 800b49a:	f013 f9c3 	bl	801e824 <UTIL_ADV_TRACE_StartRxProcess>
  /* register call back*/
  if (CmdProcessNotify != NULL)
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d002      	beq.n	800b4aa <CMD_Init+0x1a>
  {
    NotifyCb = CmdProcessNotify;
 800b4a4:	4a0b      	ldr	r2, [pc, #44]	; (800b4d4 <CMD_Init+0x44>)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6013      	str	r3, [r2, #0]
  }
  widx = 0;
 800b4aa:	4b0b      	ldr	r3, [pc, #44]	; (800b4d8 <CMD_Init+0x48>)
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	601a      	str	r2, [r3, #0]
  ridx = 0;
 800b4b0:	4b0a      	ldr	r3, [pc, #40]	; (800b4dc <CMD_Init+0x4c>)
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	601a      	str	r2, [r3, #0]
  charCount = 0;
 800b4b6:	4b0a      	ldr	r3, [pc, #40]	; (800b4e0 <CMD_Init+0x50>)
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	601a      	str	r2, [r3, #0]
  i = 0;
 800b4bc:	4b09      	ldr	r3, [pc, #36]	; (800b4e4 <CMD_Init+0x54>)
 800b4be:	2200      	movs	r2, #0
 800b4c0:	601a      	str	r2, [r3, #0]
  circBuffOverflow = 0;
 800b4c2:	4b09      	ldr	r3, [pc, #36]	; (800b4e8 <CMD_Init+0x58>)
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN CMD_Init_2 */

  /* USER CODE END CMD_Init_2 */
}
 800b4c8:	bf00      	nop
 800b4ca:	3708      	adds	r7, #8
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	0800b791 	.word	0x0800b791
 800b4d4:	20001008 	.word	0x20001008
 800b4d8:	20000ff8 	.word	0x20000ff8
 800b4dc:	20000ffc 	.word	0x20000ffc
 800b4e0:	20001000 	.word	0x20001000
 800b4e4:	20000ff4 	.word	0x20000ff4
 800b4e8:	20001004 	.word	0x20001004

0800b4ec <CMD_Process>:

void CMD_Process(void)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b090      	sub	sp, #64	; 0x40
 800b4f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CMD_Process_1 */

  /* USER CODE END CMD_Process_1 */
  /* Process all commands */
  if (circBuffOverflow == 1)
 800b4f2:	4b6b      	ldr	r3, [pc, #428]	; (800b6a0 <CMD_Process+0x1b4>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	2b01      	cmp	r3, #1
 800b4f8:	f040 80c7 	bne.w	800b68a <CMD_Process+0x19e>
  {
    com_error(AT_TEST_PARAM_OVERFLOW);
 800b4fc:	2005      	movs	r0, #5
 800b4fe:	f000 fa5b 	bl	800b9b8 <com_error>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b502:	f3ef 8310 	mrs	r3, PRIMASK
 800b506:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800b508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /*Full flush in case of overflow */
    UTILS_ENTER_CRITICAL_SECTION();
 800b50a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800b50c:	b672      	cpsid	i
}
 800b50e:	bf00      	nop
    ridx = widx;
 800b510:	4b64      	ldr	r3, [pc, #400]	; (800b6a4 <CMD_Process+0x1b8>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	4a64      	ldr	r2, [pc, #400]	; (800b6a8 <CMD_Process+0x1bc>)
 800b516:	6013      	str	r3, [r2, #0]
    charCount = 0;
 800b518:	4b64      	ldr	r3, [pc, #400]	; (800b6ac <CMD_Process+0x1c0>)
 800b51a:	2200      	movs	r2, #0
 800b51c:	601a      	str	r2, [r3, #0]
    circBuffOverflow = 0;
 800b51e:	4b60      	ldr	r3, [pc, #384]	; (800b6a0 <CMD_Process+0x1b4>)
 800b520:	2200      	movs	r2, #0
 800b522:	601a      	str	r2, [r3, #0]
 800b524:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b526:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b52a:	f383 8810 	msr	PRIMASK, r3
}
 800b52e:	bf00      	nop
    UTILS_EXIT_CRITICAL_SECTION();
    i = 0;
 800b530:	4b5f      	ldr	r3, [pc, #380]	; (800b6b0 <CMD_Process+0x1c4>)
 800b532:	2200      	movs	r2, #0
 800b534:	601a      	str	r2, [r3, #0]
  }

  while (charCount != 0)
 800b536:	e0a8      	b.n	800b68a <CMD_Process+0x19e>
  {
#if 0 /* echo On    */
    AT_PPRINTF("%c", circBuffer[ridx]);
#endif /* 0 */

    if (circBuffer[ridx] == AT_ERROR_RX_CHAR)
 800b538:	4b5b      	ldr	r3, [pc, #364]	; (800b6a8 <CMD_Process+0x1bc>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a5d      	ldr	r2, [pc, #372]	; (800b6b4 <CMD_Process+0x1c8>)
 800b53e:	5cd3      	ldrb	r3, [r2, r3]
 800b540:	2b01      	cmp	r3, #1
 800b542:	d124      	bne.n	800b58e <CMD_Process+0xa2>
    {
      ridx++;
 800b544:	4b58      	ldr	r3, [pc, #352]	; (800b6a8 <CMD_Process+0x1bc>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	3301      	adds	r3, #1
 800b54a:	4a57      	ldr	r2, [pc, #348]	; (800b6a8 <CMD_Process+0x1bc>)
 800b54c:	6013      	str	r3, [r2, #0]
      if (ridx == CIRC_BUFF_SIZE)
 800b54e:	4b56      	ldr	r3, [pc, #344]	; (800b6a8 <CMD_Process+0x1bc>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	2b50      	cmp	r3, #80	; 0x50
 800b554:	d102      	bne.n	800b55c <CMD_Process+0x70>
      {
        ridx = 0;
 800b556:	4b54      	ldr	r3, [pc, #336]	; (800b6a8 <CMD_Process+0x1bc>)
 800b558:	2200      	movs	r2, #0
 800b55a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b55c:	f3ef 8310 	mrs	r3, PRIMASK
 800b560:	61fb      	str	r3, [r7, #28]
  return(result);
 800b562:	69fb      	ldr	r3, [r7, #28]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 800b564:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 800b566:	b672      	cpsid	i
}
 800b568:	bf00      	nop
      charCount--;
 800b56a:	4b50      	ldr	r3, [pc, #320]	; (800b6ac <CMD_Process+0x1c0>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	3b01      	subs	r3, #1
 800b570:	4a4e      	ldr	r2, [pc, #312]	; (800b6ac <CMD_Process+0x1c0>)
 800b572:	6013      	str	r3, [r2, #0]
 800b574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b576:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b578:	6a3b      	ldr	r3, [r7, #32]
 800b57a:	f383 8810 	msr	PRIMASK, r3
}
 800b57e:	bf00      	nop
      UTILS_EXIT_CRITICAL_SECTION();
      com_error(AT_RX_ERROR);
 800b580:	2007      	movs	r0, #7
 800b582:	f000 fa19 	bl	800b9b8 <com_error>
      i = 0;
 800b586:	4b4a      	ldr	r3, [pc, #296]	; (800b6b0 <CMD_Process+0x1c4>)
 800b588:	2200      	movs	r2, #0
 800b58a:	601a      	str	r2, [r3, #0]
 800b58c:	e07d      	b.n	800b68a <CMD_Process+0x19e>
    }
    else if ((circBuffer[ridx] == '\r') || (circBuffer[ridx] == '\n'))
 800b58e:	4b46      	ldr	r3, [pc, #280]	; (800b6a8 <CMD_Process+0x1bc>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	4a48      	ldr	r2, [pc, #288]	; (800b6b4 <CMD_Process+0x1c8>)
 800b594:	5cd3      	ldrb	r3, [r2, r3]
 800b596:	2b0d      	cmp	r3, #13
 800b598:	d005      	beq.n	800b5a6 <CMD_Process+0xba>
 800b59a:	4b43      	ldr	r3, [pc, #268]	; (800b6a8 <CMD_Process+0x1bc>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	4a45      	ldr	r2, [pc, #276]	; (800b6b4 <CMD_Process+0x1c8>)
 800b5a0:	5cd3      	ldrb	r3, [r2, r3]
 800b5a2:	2b0a      	cmp	r3, #10
 800b5a4:	d13d      	bne.n	800b622 <CMD_Process+0x136>
    {
      ridx++;
 800b5a6:	4b40      	ldr	r3, [pc, #256]	; (800b6a8 <CMD_Process+0x1bc>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	4a3e      	ldr	r2, [pc, #248]	; (800b6a8 <CMD_Process+0x1bc>)
 800b5ae:	6013      	str	r3, [r2, #0]
      if (ridx == CIRC_BUFF_SIZE)
 800b5b0:	4b3d      	ldr	r3, [pc, #244]	; (800b6a8 <CMD_Process+0x1bc>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	2b50      	cmp	r3, #80	; 0x50
 800b5b6:	d102      	bne.n	800b5be <CMD_Process+0xd2>
      {
        ridx = 0;
 800b5b8:	4b3b      	ldr	r3, [pc, #236]	; (800b6a8 <CMD_Process+0x1bc>)
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5be:	f3ef 8310 	mrs	r3, PRIMASK
 800b5c2:	617b      	str	r3, [r7, #20]
  return(result);
 800b5c4:	697b      	ldr	r3, [r7, #20]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 800b5c6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 800b5c8:	b672      	cpsid	i
}
 800b5ca:	bf00      	nop
      charCount--;
 800b5cc:	4b37      	ldr	r3, [pc, #220]	; (800b6ac <CMD_Process+0x1c0>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	3b01      	subs	r3, #1
 800b5d2:	4a36      	ldr	r2, [pc, #216]	; (800b6ac <CMD_Process+0x1c0>)
 800b5d4:	6013      	str	r3, [r2, #0]
 800b5d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b5da:	69bb      	ldr	r3, [r7, #24]
 800b5dc:	f383 8810 	msr	PRIMASK, r3
}
 800b5e0:	bf00      	nop
      UTILS_EXIT_CRITICAL_SECTION();

      if (i != 0)
 800b5e2:	4b33      	ldr	r3, [pc, #204]	; (800b6b0 <CMD_Process+0x1c4>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d04f      	beq.n	800b68a <CMD_Process+0x19e>
      {
        command[i] = '\0';
 800b5ea:	4b31      	ldr	r3, [pc, #196]	; (800b6b0 <CMD_Process+0x1c4>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a32      	ldr	r2, [pc, #200]	; (800b6b8 <CMD_Process+0x1cc>)
 800b5f0:	2100      	movs	r1, #0
 800b5f2:	54d1      	strb	r1, [r2, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5f4:	f3ef 8310 	mrs	r3, PRIMASK
 800b5f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800b5fa:	68fb      	ldr	r3, [r7, #12]
        UTILS_ENTER_CRITICAL_SECTION();
 800b5fc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 800b5fe:	b672      	cpsid	i
}
 800b600:	bf00      	nop
        CMD_ProcessBackSpace(command);
 800b602:	482d      	ldr	r0, [pc, #180]	; (800b6b8 <CMD_Process+0x1cc>)
 800b604:	f000 f85a 	bl	800b6bc <CMD_ProcessBackSpace>
 800b608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b60a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	f383 8810 	msr	PRIMASK, r3
}
 800b612:	bf00      	nop
        UTILS_EXIT_CRITICAL_SECTION();
        parse_cmd(command);
 800b614:	4828      	ldr	r0, [pc, #160]	; (800b6b8 <CMD_Process+0x1cc>)
 800b616:	f000 f8fb 	bl	800b810 <parse_cmd>
        i = 0;
 800b61a:	4b25      	ldr	r3, [pc, #148]	; (800b6b0 <CMD_Process+0x1c4>)
 800b61c:	2200      	movs	r2, #0
 800b61e:	601a      	str	r2, [r3, #0]
    {
 800b620:	e033      	b.n	800b68a <CMD_Process+0x19e>
      }
    }
    else if (i == (CMD_SIZE - 1))
 800b622:	4b23      	ldr	r3, [pc, #140]	; (800b6b0 <CMD_Process+0x1c4>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f240 221b 	movw	r2, #539	; 0x21b
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d106      	bne.n	800b63c <CMD_Process+0x150>
    {
      i = 0;
 800b62e:	4b20      	ldr	r3, [pc, #128]	; (800b6b0 <CMD_Process+0x1c4>)
 800b630:	2200      	movs	r2, #0
 800b632:	601a      	str	r2, [r3, #0]
      com_error(AT_TEST_PARAM_OVERFLOW);
 800b634:	2005      	movs	r0, #5
 800b636:	f000 f9bf 	bl	800b9b8 <com_error>
 800b63a:	e026      	b.n	800b68a <CMD_Process+0x19e>
    }
    else
    {
      command[i++] = circBuffer[ridx++];
 800b63c:	4b1a      	ldr	r3, [pc, #104]	; (800b6a8 <CMD_Process+0x1bc>)
 800b63e:	681a      	ldr	r2, [r3, #0]
 800b640:	1c53      	adds	r3, r2, #1
 800b642:	4919      	ldr	r1, [pc, #100]	; (800b6a8 <CMD_Process+0x1bc>)
 800b644:	600b      	str	r3, [r1, #0]
 800b646:	4b1a      	ldr	r3, [pc, #104]	; (800b6b0 <CMD_Process+0x1c4>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	1c59      	adds	r1, r3, #1
 800b64c:	4818      	ldr	r0, [pc, #96]	; (800b6b0 <CMD_Process+0x1c4>)
 800b64e:	6001      	str	r1, [r0, #0]
 800b650:	4918      	ldr	r1, [pc, #96]	; (800b6b4 <CMD_Process+0x1c8>)
 800b652:	5c89      	ldrb	r1, [r1, r2]
 800b654:	4a18      	ldr	r2, [pc, #96]	; (800b6b8 <CMD_Process+0x1cc>)
 800b656:	54d1      	strb	r1, [r2, r3]
      if (ridx == CIRC_BUFF_SIZE)
 800b658:	4b13      	ldr	r3, [pc, #76]	; (800b6a8 <CMD_Process+0x1bc>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	2b50      	cmp	r3, #80	; 0x50
 800b65e:	d102      	bne.n	800b666 <CMD_Process+0x17a>
      {
        ridx = 0;
 800b660:	4b11      	ldr	r3, [pc, #68]	; (800b6a8 <CMD_Process+0x1bc>)
 800b662:	2200      	movs	r2, #0
 800b664:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b666:	f3ef 8310 	mrs	r3, PRIMASK
 800b66a:	607b      	str	r3, [r7, #4]
  return(result);
 800b66c:	687b      	ldr	r3, [r7, #4]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 800b66e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("cpsid i" : : : "memory");
 800b670:	b672      	cpsid	i
}
 800b672:	bf00      	nop
      charCount--;
 800b674:	4b0d      	ldr	r3, [pc, #52]	; (800b6ac <CMD_Process+0x1c0>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	3b01      	subs	r3, #1
 800b67a:	4a0c      	ldr	r2, [pc, #48]	; (800b6ac <CMD_Process+0x1c0>)
 800b67c:	6013      	str	r3, [r2, #0]
 800b67e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b680:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	f383 8810 	msr	PRIMASK, r3
}
 800b688:	bf00      	nop
  while (charCount != 0)
 800b68a:	4b08      	ldr	r3, [pc, #32]	; (800b6ac <CMD_Process+0x1c0>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	f47f af52 	bne.w	800b538 <CMD_Process+0x4c>
    }
  }
  /* USER CODE BEGIN CMD_Process_2 */

  /* USER CODE END CMD_Process_2 */
}
 800b694:	bf00      	nop
 800b696:	bf00      	nop
 800b698:	3740      	adds	r7, #64	; 0x40
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
 800b69e:	bf00      	nop
 800b6a0:	20001004 	.word	0x20001004
 800b6a4:	20000ff8 	.word	0x20000ff8
 800b6a8:	20000ffc 	.word	0x20000ffc
 800b6ac:	20001000 	.word	0x20001000
 800b6b0:	20000ff4 	.word	0x20000ff4
 800b6b4:	20000d88 	.word	0x20000d88
 800b6b8:	20000dd8 	.word	0x20000dd8

0800b6bc <CMD_ProcessBackSpace>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static int32_t CMD_ProcessBackSpace(char *cmd)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b089      	sub	sp, #36	; 0x24
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CMD_ProcessBackSpace_1 */

  /* USER CODE END CMD_ProcessBackSpace_1 */
  uint32_t i = 0;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	61fb      	str	r3, [r7, #28]
  uint32_t bs_cnt = 0;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	61bb      	str	r3, [r7, #24]
  uint32_t cmd_len = 0;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	617b      	str	r3, [r7, #20]
  /*get command length and number of backspace*/
  while (cmd[cmd_len] != '\0')
 800b6d0:	e00b      	b.n	800b6ea <CMD_ProcessBackSpace+0x2e>
  {
    if (cmd[cmd_len] == '\b')
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	4413      	add	r3, r2
 800b6d8:	781b      	ldrb	r3, [r3, #0]
 800b6da:	2b08      	cmp	r3, #8
 800b6dc:	d102      	bne.n	800b6e4 <CMD_ProcessBackSpace+0x28>
    {
      bs_cnt++;
 800b6de:	69bb      	ldr	r3, [r7, #24]
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	61bb      	str	r3, [r7, #24]
    }
    cmd_len++;
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	617b      	str	r3, [r7, #20]
  while (cmd[cmd_len] != '\0')
 800b6ea:	687a      	ldr	r2, [r7, #4]
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	4413      	add	r3, r2
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d1ed      	bne.n	800b6d2 <CMD_ProcessBackSpace+0x16>
  }
  /*for every backspace, remove backspace and its preceding character*/
  for (i = 0; i < bs_cnt; i++)
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	61fb      	str	r3, [r7, #28]
 800b6fa:	e03f      	b.n	800b77c <CMD_ProcessBackSpace+0xc0>
  {
    int curs = 0;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	613b      	str	r3, [r7, #16]
    int j = 0;
 800b700:	2300      	movs	r3, #0
 800b702:	60fb      	str	r3, [r7, #12]

    /*set cursor to backspace*/
    while (cmd[curs] != '\b')
 800b704:	e002      	b.n	800b70c <CMD_ProcessBackSpace+0x50>
    {
      curs++;
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	3301      	adds	r3, #1
 800b70a:	613b      	str	r3, [r7, #16]
    while (cmd[curs] != '\b')
 800b70c:	693b      	ldr	r3, [r7, #16]
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	4413      	add	r3, r2
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	2b08      	cmp	r3, #8
 800b716:	d1f6      	bne.n	800b706 <CMD_ProcessBackSpace+0x4a>
    }
    if (curs > 0)
 800b718:	693b      	ldr	r3, [r7, #16]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	dd28      	ble.n	800b770 <CMD_ProcessBackSpace+0xb4>
    {
      for (j = curs - 1; j < cmd_len - 2; j++)
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	3b01      	subs	r3, #1
 800b722:	60fb      	str	r3, [r7, #12]
 800b724:	e00b      	b.n	800b73e <CMD_ProcessBackSpace+0x82>
      {
        cmd[j] = cmd[j + 2];
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	3302      	adds	r3, #2
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	441a      	add	r2, r3
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	6879      	ldr	r1, [r7, #4]
 800b732:	440b      	add	r3, r1
 800b734:	7812      	ldrb	r2, [r2, #0]
 800b736:	701a      	strb	r2, [r3, #0]
      for (j = curs - 1; j < cmd_len - 2; j++)
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	3301      	adds	r3, #1
 800b73c:	60fb      	str	r3, [r7, #12]
 800b73e:	697b      	ldr	r3, [r7, #20]
 800b740:	1e9a      	subs	r2, r3, #2
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	429a      	cmp	r2, r3
 800b746:	d8ee      	bhi.n	800b726 <CMD_ProcessBackSpace+0x6a>
      }
      cmd[j++] = '\0';
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	1c5a      	adds	r2, r3, #1
 800b74c:	60fa      	str	r2, [r7, #12]
 800b74e:	461a      	mov	r2, r3
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	4413      	add	r3, r2
 800b754:	2200      	movs	r2, #0
 800b756:	701a      	strb	r2, [r3, #0]
      cmd[j++] = '\0';
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	1c5a      	adds	r2, r3, #1
 800b75c:	60fa      	str	r2, [r7, #12]
 800b75e:	461a      	mov	r2, r3
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	4413      	add	r3, r2
 800b764:	2200      	movs	r2, #0
 800b766:	701a      	strb	r2, [r3, #0]
      cmd_len -= 2;
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	3b02      	subs	r3, #2
 800b76c:	617b      	str	r3, [r7, #20]
 800b76e:	e002      	b.n	800b776 <CMD_ProcessBackSpace+0xba>
    }
    else
    {
      return -1;
 800b770:	f04f 33ff 	mov.w	r3, #4294967295
 800b774:	e007      	b.n	800b786 <CMD_ProcessBackSpace+0xca>
  for (i = 0; i < bs_cnt; i++)
 800b776:	69fb      	ldr	r3, [r7, #28]
 800b778:	3301      	adds	r3, #1
 800b77a:	61fb      	str	r3, [r7, #28]
 800b77c:	69fa      	ldr	r2, [r7, #28]
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	429a      	cmp	r2, r3
 800b782:	d3bb      	bcc.n	800b6fc <CMD_ProcessBackSpace+0x40>
    }
  }
  return 0;
 800b784:	2300      	movs	r3, #0
  /* USER CODE BEGIN CMD_ProcessBackSpace_2 */

  /* USER CODE END CMD_ProcessBackSpace_2 */
}
 800b786:	4618      	mov	r0, r3
 800b788:	3724      	adds	r7, #36	; 0x24
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bc80      	pop	{r7}
 800b78e:	4770      	bx	lr

0800b790 <CMD_GetChar>:

static void CMD_GetChar(uint8_t *rxChar, uint16_t size, uint8_t error)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b082      	sub	sp, #8
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
 800b798:	460b      	mov	r3, r1
 800b79a:	807b      	strh	r3, [r7, #2]
 800b79c:	4613      	mov	r3, r2
 800b79e:	707b      	strb	r3, [r7, #1]
  /* USER CODE BEGIN CMD_GetChar_1 */

  /* USER CODE END CMD_GetChar_1 */
  charCount++;
 800b7a0:	4b16      	ldr	r3, [pc, #88]	; (800b7fc <CMD_GetChar+0x6c>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	4a15      	ldr	r2, [pc, #84]	; (800b7fc <CMD_GetChar+0x6c>)
 800b7a8:	6013      	str	r3, [r2, #0]
  if (charCount == (CIRC_BUFF_SIZE + 1))
 800b7aa:	4b14      	ldr	r3, [pc, #80]	; (800b7fc <CMD_GetChar+0x6c>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	2b51      	cmp	r3, #81	; 0x51
 800b7b0:	d108      	bne.n	800b7c4 <CMD_GetChar+0x34>
  {
    circBuffOverflow = 1;
 800b7b2:	4b13      	ldr	r3, [pc, #76]	; (800b800 <CMD_GetChar+0x70>)
 800b7b4:	2201      	movs	r2, #1
 800b7b6:	601a      	str	r2, [r3, #0]
    charCount--;
 800b7b8:	4b10      	ldr	r3, [pc, #64]	; (800b7fc <CMD_GetChar+0x6c>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	4a0f      	ldr	r2, [pc, #60]	; (800b7fc <CMD_GetChar+0x6c>)
 800b7c0:	6013      	str	r3, [r2, #0]
 800b7c2:	e00f      	b.n	800b7e4 <CMD_GetChar+0x54>
  }
  else
  {
    circBuffer[widx++] = *rxChar;
 800b7c4:	4b0f      	ldr	r3, [pc, #60]	; (800b804 <CMD_GetChar+0x74>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	1c5a      	adds	r2, r3, #1
 800b7ca:	490e      	ldr	r1, [pc, #56]	; (800b804 <CMD_GetChar+0x74>)
 800b7cc:	600a      	str	r2, [r1, #0]
 800b7ce:	687a      	ldr	r2, [r7, #4]
 800b7d0:	7811      	ldrb	r1, [r2, #0]
 800b7d2:	4a0d      	ldr	r2, [pc, #52]	; (800b808 <CMD_GetChar+0x78>)
 800b7d4:	54d1      	strb	r1, [r2, r3]
    if (widx == CIRC_BUFF_SIZE)
 800b7d6:	4b0b      	ldr	r3, [pc, #44]	; (800b804 <CMD_GetChar+0x74>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	2b50      	cmp	r3, #80	; 0x50
 800b7dc:	d102      	bne.n	800b7e4 <CMD_GetChar+0x54>
    {
      widx = 0;
 800b7de:	4b09      	ldr	r3, [pc, #36]	; (800b804 <CMD_GetChar+0x74>)
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	601a      	str	r2, [r3, #0]
    }
  }

  if (NotifyCb != NULL)
 800b7e4:	4b09      	ldr	r3, [pc, #36]	; (800b80c <CMD_GetChar+0x7c>)
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d002      	beq.n	800b7f2 <CMD_GetChar+0x62>
  {
    NotifyCb();
 800b7ec:	4b07      	ldr	r3, [pc, #28]	; (800b80c <CMD_GetChar+0x7c>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	4798      	blx	r3
  }
  /* USER CODE BEGIN CMD_GetChar_2 */

  /* USER CODE END CMD_GetChar_2 */
}
 800b7f2:	bf00      	nop
 800b7f4:	3708      	adds	r7, #8
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}
 800b7fa:	bf00      	nop
 800b7fc:	20001000 	.word	0x20001000
 800b800:	20001004 	.word	0x20001004
 800b804:	20000ff8 	.word	0x20000ff8
 800b808:	20000d88 	.word	0x20000d88
 800b80c:	20001008 	.word	0x20001008

0800b810 <parse_cmd>:

static void parse_cmd(const char *cmd)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b088      	sub	sp, #32
 800b814:	af02      	add	r7, sp, #8
 800b816:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN parse_cmd_1 */

  /* USER CODE END parse_cmd_1 */
  ATEerror_t status = AT_OK;
 800b818:	2300      	movs	r3, #0
 800b81a:	75fb      	strb	r3, [r7, #23]
  const struct ATCommand_s *Current_ATCommand;
  int32_t i;
  AT_PPRINTF("%s\n", cmd);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	9300      	str	r3, [sp, #0]
 800b820:	4b62      	ldr	r3, [pc, #392]	; (800b9ac <parse_cmd+0x19c>)
 800b822:	2200      	movs	r2, #0
 800b824:	2100      	movs	r1, #0
 800b826:	2000      	movs	r0, #0
 800b828:	f013 f80c 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800b82c:	4603      	mov	r3, r0
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d1f4      	bne.n	800b81c <parse_cmd+0xc>
  if ((cmd[0] != 'A') || (cmd[1] != 'T'))
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	2b41      	cmp	r3, #65	; 0x41
 800b838:	d104      	bne.n	800b844 <parse_cmd+0x34>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	3301      	adds	r3, #1
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	2b54      	cmp	r3, #84	; 0x54
 800b842:	d002      	beq.n	800b84a <parse_cmd+0x3a>
  {
    status = AT_ERROR;
 800b844:	2301      	movs	r3, #1
 800b846:	75fb      	strb	r3, [r7, #23]
 800b848:	e0a7      	b.n	800b99a <parse_cmd+0x18a>
//    AT_PPRINTF(cmd);
  }
  else if (cmd[2] == '\0')
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	3302      	adds	r3, #2
 800b84e:	781b      	ldrb	r3, [r3, #0]
 800b850:	2b00      	cmp	r3, #0
 800b852:	f000 80a2 	beq.w	800b99a <parse_cmd+0x18a>
  {
//	  status = AT_OK;
    /* status = AT_OK; */
  }
  else if (cmd[2] == '?')
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	3302      	adds	r3, #2
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	2b3f      	cmp	r3, #63	; 0x3f
 800b85e:	d129      	bne.n	800b8b4 <parse_cmd+0xa4>
  {
#ifdef NO_HELP
#else
    AT_PPRINTF("AT+<CMD>?        : Help on <CMD>\r\n"
 800b860:	4b53      	ldr	r3, [pc, #332]	; (800b9b0 <parse_cmd+0x1a0>)
 800b862:	2200      	movs	r2, #0
 800b864:	2100      	movs	r1, #0
 800b866:	2000      	movs	r0, #0
 800b868:	f012 ffec 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800b86c:	4603      	mov	r3, r0
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d1f6      	bne.n	800b860 <parse_cmd+0x50>
               "AT+<CMD>         : Run <CMD>\r\n"
               "AT+<CMD>=<value> : Set the value\r\n"
               "AT+<CMD>=?       : Get the value\r\n");
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 800b872:	2300      	movs	r3, #0
 800b874:	613b      	str	r3, [r7, #16]
 800b876:	e013      	b.n	800b8a0 <parse_cmd+0x90>
    {
      AT_PPRINTF(ATCommand[i].help_string);
 800b878:	494e      	ldr	r1, [pc, #312]	; (800b9b4 <parse_cmd+0x1a4>)
 800b87a:	693a      	ldr	r2, [r7, #16]
 800b87c:	4613      	mov	r3, r2
 800b87e:	005b      	lsls	r3, r3, #1
 800b880:	4413      	add	r3, r2
 800b882:	00db      	lsls	r3, r3, #3
 800b884:	440b      	add	r3, r1
 800b886:	3314      	adds	r3, #20
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	2200      	movs	r2, #0
 800b88c:	2100      	movs	r1, #0
 800b88e:	2000      	movs	r0, #0
 800b890:	f012 ffd8 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800b894:	4603      	mov	r3, r0
 800b896:	2b00      	cmp	r3, #0
 800b898:	d1ee      	bne.n	800b878 <parse_cmd+0x68>
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	3301      	adds	r3, #1
 800b89e:	613b      	str	r3, [r7, #16]
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	2b24      	cmp	r3, #36	; 0x24
 800b8a4:	d9e8      	bls.n	800b878 <parse_cmd+0x68>
    }

    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800b8a6:	bf00      	nop
 800b8a8:	f012 ffaa 	bl	801e800 <UTIL_ADV_TRACE_IsBufferEmpty>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	2b01      	cmp	r3, #1
 800b8b0:	d1fa      	bne.n	800b8a8 <parse_cmd+0x98>
 800b8b2:	e072      	b.n	800b99a <parse_cmd+0x18a>
#endif /* !NO_HELP */
  }
  else
  {
    /* point to the start of the command, excluding AT */
    status = AT_ERROR;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	75fb      	strb	r3, [r7, #23]
    cmd += 2;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	3302      	adds	r3, #2
 800b8bc:	607b      	str	r3, [r7, #4]
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 800b8be:	2300      	movs	r3, #0
 800b8c0:	613b      	str	r3, [r7, #16]
 800b8c2:	e067      	b.n	800b994 <parse_cmd+0x184>
    {
      if (strncmp(cmd, ATCommand[i].string, ATCommand[i].size_string) == 0)
 800b8c4:	493b      	ldr	r1, [pc, #236]	; (800b9b4 <parse_cmd+0x1a4>)
 800b8c6:	693a      	ldr	r2, [r7, #16]
 800b8c8:	4613      	mov	r3, r2
 800b8ca:	005b      	lsls	r3, r3, #1
 800b8cc:	4413      	add	r3, r2
 800b8ce:	00db      	lsls	r3, r3, #3
 800b8d0:	440b      	add	r3, r1
 800b8d2:	6819      	ldr	r1, [r3, #0]
 800b8d4:	4837      	ldr	r0, [pc, #220]	; (800b9b4 <parse_cmd+0x1a4>)
 800b8d6:	693a      	ldr	r2, [r7, #16]
 800b8d8:	4613      	mov	r3, r2
 800b8da:	005b      	lsls	r3, r3, #1
 800b8dc:	4413      	add	r3, r2
 800b8de:	00db      	lsls	r3, r3, #3
 800b8e0:	4403      	add	r3, r0
 800b8e2:	3304      	adds	r3, #4
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	f015 f8b5 	bl	8020a58 <strncmp>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d14c      	bne.n	800b98e <parse_cmd+0x17e>
      {
        Current_ATCommand = &(ATCommand[i]);
 800b8f4:	693a      	ldr	r2, [r7, #16]
 800b8f6:	4613      	mov	r3, r2
 800b8f8:	005b      	lsls	r3, r3, #1
 800b8fa:	4413      	add	r3, r2
 800b8fc:	00db      	lsls	r3, r3, #3
 800b8fe:	4a2d      	ldr	r2, [pc, #180]	; (800b9b4 <parse_cmd+0x1a4>)
 800b900:	4413      	add	r3, r2
 800b902:	60fb      	str	r3, [r7, #12]
        /* point to the string after the command to parse it */
        cmd += Current_ATCommand->size_string;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	685b      	ldr	r3, [r3, #4]
 800b908:	461a      	mov	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	4413      	add	r3, r2
 800b90e:	607b      	str	r3, [r7, #4]

        /* parse after the command */
        switch (cmd[0])
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	781b      	ldrb	r3, [r3, #0]
 800b914:	2b3f      	cmp	r3, #63	; 0x3f
 800b916:	d02b      	beq.n	800b970 <parse_cmd+0x160>
 800b918:	2b3f      	cmp	r3, #63	; 0x3f
 800b91a:	dc36      	bgt.n	800b98a <parse_cmd+0x17a>
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d002      	beq.n	800b926 <parse_cmd+0x116>
 800b920:	2b3d      	cmp	r3, #61	; 0x3d
 800b922:	d007      	beq.n	800b934 <parse_cmd+0x124>
#endif /* !NO_HELP */
            status = AT_OK;
            break;
          default:
            /* not recognized */
            break;
 800b924:	e031      	b.n	800b98a <parse_cmd+0x17a>
            status = Current_ATCommand->run(cmd);
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	691b      	ldr	r3, [r3, #16]
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	4798      	blx	r3
 800b92e:	4603      	mov	r3, r0
 800b930:	75fb      	strb	r3, [r7, #23]
            break;
 800b932:	e02b      	b.n	800b98c <parse_cmd+0x17c>
            if ((cmd[1] == '?') && (cmd[2] == '\0'))
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	3301      	adds	r3, #1
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	2b3f      	cmp	r3, #63	; 0x3f
 800b93c:	d10e      	bne.n	800b95c <parse_cmd+0x14c>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	3302      	adds	r3, #2
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d109      	bne.n	800b95c <parse_cmd+0x14c>
              status = Current_ATCommand->get(cmd + 1);
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	689b      	ldr	r3, [r3, #8]
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	3201      	adds	r2, #1
 800b950:	4610      	mov	r0, r2
 800b952:	4798      	blx	r3
 800b954:	4603      	mov	r3, r0
 800b956:	75fb      	strb	r3, [r7, #23]
 800b958:	bf00      	nop
            break;
 800b95a:	e017      	b.n	800b98c <parse_cmd+0x17c>
              status = Current_ATCommand->set(cmd + 1);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	68db      	ldr	r3, [r3, #12]
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	3201      	adds	r2, #1
 800b964:	4610      	mov	r0, r2
 800b966:	4798      	blx	r3
 800b968:	4603      	mov	r3, r0
 800b96a:	75fb      	strb	r3, [r7, #23]
            break;
 800b96c:	e00e      	b.n	800b98c <parse_cmd+0x17c>
          case '?':
 800b96e:	bf00      	nop
            AT_PPRINTF(Current_ATCommand->help_string);
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	695b      	ldr	r3, [r3, #20]
 800b974:	2200      	movs	r2, #0
 800b976:	2100      	movs	r1, #0
 800b978:	2000      	movs	r0, #0
 800b97a:	f012 ff63 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800b97e:	4603      	mov	r3, r0
 800b980:	2b00      	cmp	r3, #0
 800b982:	d1f4      	bne.n	800b96e <parse_cmd+0x15e>
            status = AT_OK;
 800b984:	2300      	movs	r3, #0
 800b986:	75fb      	strb	r3, [r7, #23]
            break;
 800b988:	e000      	b.n	800b98c <parse_cmd+0x17c>
            break;
 800b98a:	bf00      	nop
        }

        /* we end the loop as the command was found */
        break;
 800b98c:	e005      	b.n	800b99a <parse_cmd+0x18a>
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	3301      	adds	r3, #1
 800b992:	613b      	str	r3, [r7, #16]
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	2b24      	cmp	r3, #36	; 0x24
 800b998:	d994      	bls.n	800b8c4 <parse_cmd+0xb4>
      }
    }
  }

  com_error(status);
 800b99a:	7dfb      	ldrb	r3, [r7, #23]
 800b99c:	4618      	mov	r0, r3
 800b99e:	f000 f80b 	bl	800b9b8 <com_error>
  /* USER CODE BEGIN parse_cmd_2 */

  /* USER CODE END parse_cmd_2 */
}
 800b9a2:	bf00      	nop
 800b9a4:	3718      	adds	r7, #24
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
 800b9aa:	bf00      	nop
 800b9ac:	080223d8 	.word	0x080223d8
 800b9b0:	080223dc 	.word	0x080223dc
 800b9b4:	08022bcc 	.word	0x08022bcc

0800b9b8 <com_error>:

static void com_error(ATEerror_t error_type)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b082      	sub	sp, #8
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	4603      	mov	r3, r0
 800b9c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN com_error_1 */

  /* USER CODE END com_error_1 */
  if (error_type > AT_MAX)
 800b9c2:	79fb      	ldrb	r3, [r7, #7]
 800b9c4:	2b0b      	cmp	r3, #11
 800b9c6:	d901      	bls.n	800b9cc <com_error+0x14>
  {
    error_type = AT_MAX;
 800b9c8:	230b      	movs	r3, #11
 800b9ca:	71fb      	strb	r3, [r7, #7]
  }
  AT_PPRINTF(ATError_description[error_type]);
 800b9cc:	79fb      	ldrb	r3, [r7, #7]
 800b9ce:	4a08      	ldr	r2, [pc, #32]	; (800b9f0 <com_error+0x38>)
 800b9d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	2100      	movs	r1, #0
 800b9d8:	2000      	movs	r0, #0
 800b9da:	f012 ff33 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d1f3      	bne.n	800b9cc <com_error+0x14>
  /* USER CODE BEGIN com_error_2 */

  /* USER CODE END com_error_2 */
}
 800b9e4:	bf00      	nop
 800b9e6:	bf00      	nop
 800b9e8:	3708      	adds	r7, #8
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}
 800b9ee:	bf00      	nop
 800b9f0:	08022ba0 	.word	0x08022ba0

0800b9f4 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800b9f8:	4b18      	ldr	r3, [pc, #96]	; (800ba5c <LoraInfo_Init+0x68>)
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800b9fe:	4b17      	ldr	r3, [pc, #92]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba00:	2200      	movs	r2, #0
 800ba02:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800ba04:	4b15      	ldr	r3, [pc, #84]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba06:	2200      	movs	r2, #0
 800ba08:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800ba0a:	4b14      	ldr	r3, [pc, #80]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 800ba10:	4b12      	ldr	r3, [pc, #72]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba12:	685b      	ldr	r3, [r3, #4]
 800ba14:	f043 0320 	orr.w	r3, r3, #32
 800ba18:	4a10      	ldr	r2, [pc, #64]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba1a:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 800ba1c:	4b0f      	ldr	r3, [pc, #60]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba24:	4a0d      	ldr	r2, [pc, #52]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba26:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800ba28:	4b0c      	ldr	r3, [pc, #48]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba2a:	685b      	ldr	r3, [r3, #4]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d10c      	bne.n	800ba4a <LoraInfo_Init+0x56>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800ba30:	4b0b      	ldr	r3, [pc, #44]	; (800ba60 <LoraInfo_Init+0x6c>)
 800ba32:	2200      	movs	r2, #0
 800ba34:	2100      	movs	r1, #0
 800ba36:	2000      	movs	r0, #0
 800ba38:	f012 ff04 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800ba3c:	bf00      	nop
 800ba3e:	f012 fedf 	bl	801e800 <UTIL_ADV_TRACE_IsBufferEmpty>
 800ba42:	4603      	mov	r3, r0
 800ba44:	2b01      	cmp	r3, #1
 800ba46:	d1fa      	bne.n	800ba3e <LoraInfo_Init+0x4a>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800ba48:	e7fe      	b.n	800ba48 <LoraInfo_Init+0x54>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800ba4a:	4b04      	ldr	r3, [pc, #16]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800ba50:	4b02      	ldr	r3, [pc, #8]	; (800ba5c <LoraInfo_Init+0x68>)
 800ba52:	2203      	movs	r2, #3
 800ba54:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800ba56:	bf00      	nop
 800ba58:	bd80      	pop	{r7, pc}
 800ba5a:	bf00      	nop
 800ba5c:	2000100c 	.word	0x2000100c
 800ba60:	08022464 	.word	0x08022464

0800ba64 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800ba64:	b480      	push	{r7}
 800ba66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800ba68:	4b02      	ldr	r3, [pc, #8]	; (800ba74 <LoraInfo_GetPtr+0x10>)
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bc80      	pop	{r7}
 800ba70:	4770      	bx	lr
 800ba72:	bf00      	nop
 800ba74:	2000100c 	.word	0x2000100c

0800ba78 <TST_TxTone>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t TST_TxTone(void)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TST_TxTone_1 */

  /* USER CODE END TST_TxTone_1 */
  if ((TestState & TX_TEST_TONE) != TX_TEST_TONE)
 800ba7c:	4b11      	ldr	r3, [pc, #68]	; (800bac4 <TST_TxTone+0x4c>)
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	f003 0301 	and.w	r3, r3, #1
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d118      	bne.n	800baba <TST_TxTone+0x42>
  {
    TestState |= TX_TEST_TONE;
 800ba88:	4b0e      	ldr	r3, [pc, #56]	; (800bac4 <TST_TxTone+0x4c>)
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	f043 0301 	orr.w	r3, r3, #1
 800ba90:	b2da      	uxtb	r2, r3
 800ba92:	4b0c      	ldr	r3, [pc, #48]	; (800bac4 <TST_TxTone+0x4c>)
 800ba94:	701a      	strb	r2, [r3, #0]

    APP_TPRINTF("Tx FSK Test\r\n");
 800ba96:	4b0c      	ldr	r3, [pc, #48]	; (800bac8 <TST_TxTone+0x50>)
 800ba98:	2201      	movs	r2, #1
 800ba9a:	2100      	movs	r1, #0
 800ba9c:	2000      	movs	r0, #0
 800ba9e:	f012 fed1 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

    Radio.SetTxContinuousWave(testParam.freq, testParam.power, CONTINUOUS_TIMEOUT);
 800baa2:	4b0a      	ldr	r3, [pc, #40]	; (800bacc <TST_TxTone+0x54>)
 800baa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baa6:	4a0a      	ldr	r2, [pc, #40]	; (800bad0 <TST_TxTone+0x58>)
 800baa8:	6850      	ldr	r0, [r2, #4]
 800baaa:	4a09      	ldr	r2, [pc, #36]	; (800bad0 <TST_TxTone+0x58>)
 800baac:	6892      	ldr	r2, [r2, #8]
 800baae:	b251      	sxtb	r1, r2
 800bab0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bab4:	4798      	blx	r3

    return 0;
 800bab6:	2300      	movs	r3, #0
 800bab8:	e001      	b.n	800babe <TST_TxTone+0x46>
  }
  else
  {
    return -1;
 800baba:	f04f 33ff 	mov.w	r3, #4294967295
  }
  /* USER CODE BEGIN TST_TxTone_2 */

  /* USER CODE END TST_TxTone_2 */
}
 800babe:	4618      	mov	r0, r3
 800bac0:	bd80      	pop	{r7, pc}
 800bac2:	bf00      	nop
 800bac4:	2000101c 	.word	0x2000101c
 800bac8:	080224b4 	.word	0x080224b4
 800bacc:	08023310 	.word	0x08023310
 800bad0:	2000005c 	.word	0x2000005c

0800bad4 <TST_RxRssi>:

int32_t TST_RxRssi(void)
{
 800bad4:	b590      	push	{r4, r7, lr}
 800bad6:	b097      	sub	sp, #92	; 0x5c
 800bad8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN TST_RxRssi_1 */

  /* USER CODE END TST_RxRssi_1 */
  uint32_t timeout = 0;
 800bada:	2300      	movs	r3, #0
 800badc:	64fb      	str	r3, [r7, #76]	; 0x4c
  int16_t rssiVal = 0;
 800bade:	2300      	movs	r3, #0
 800bae0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
  RxConfigGeneric_t RxConfig;
  /* Test with LNA */
  /* check that test is not already started*/
  if ((TestState & RX_TEST_RSSI) != RX_TEST_RSSI)
 800bae4:	4b43      	ldr	r3, [pc, #268]	; (800bbf4 <TST_RxRssi+0x120>)
 800bae6:	781b      	ldrb	r3, [r3, #0]
 800bae8:	f003 0302 	and.w	r3, r3, #2
 800baec:	2b00      	cmp	r3, #0
 800baee:	d17a      	bne.n	800bbe6 <TST_RxRssi+0x112>
  {
    TestState |= RX_TEST_RSSI;
 800baf0:	4b40      	ldr	r3, [pc, #256]	; (800bbf4 <TST_RxRssi+0x120>)
 800baf2:	781b      	ldrb	r3, [r3, #0]
 800baf4:	f043 0302 	orr.w	r3, r3, #2
 800baf8:	b2da      	uxtb	r2, r3
 800bafa:	4b3e      	ldr	r3, [pc, #248]	; (800bbf4 <TST_RxRssi+0x120>)
 800bafc:	701a      	strb	r2, [r3, #0]

    APP_TPRINTF("Rx FSK Test\r\n");
 800bafe:	4b3e      	ldr	r3, [pc, #248]	; (800bbf8 <TST_RxRssi+0x124>)
 800bb00:	2201      	movs	r2, #1
 800bb02:	2100      	movs	r1, #0
 800bb04:	2000      	movs	r0, #0
 800bb06:	f012 fe9d 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

    Radio.SetChannel(testParam.freq);
 800bb0a:	4b3c      	ldr	r3, [pc, #240]	; (800bbfc <TST_RxRssi+0x128>)
 800bb0c:	68db      	ldr	r3, [r3, #12]
 800bb0e:	4a3c      	ldr	r2, [pc, #240]	; (800bc00 <TST_RxRssi+0x12c>)
 800bb10:	6852      	ldr	r2, [r2, #4]
 800bb12:	4610      	mov	r0, r2
 800bb14:	4798      	blx	r3

    /* RX Continuous */
    uint8_t syncword[] = { 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800bb16:	4a3b      	ldr	r2, [pc, #236]	; (800bc04 <TST_RxRssi+0x130>)
 800bb18:	1d3b      	adds	r3, r7, #4
 800bb1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bb1e:	e883 0003 	stmia.w	r3, {r0, r1}
    RxConfig.fsk.ModulationShaping = (RADIO_FSK_ModShapings_t)((testParam.BTproduct == 0) ? 0 : testParam.BTproduct + 8);
 800bb22:	4b37      	ldr	r3, [pc, #220]	; (800bc00 <TST_RxRssi+0x12c>)
 800bb24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d004      	beq.n	800bb34 <TST_RxRssi+0x60>
 800bb2a:	4b35      	ldr	r3, [pc, #212]	; (800bc00 <TST_RxRssi+0x12c>)
 800bb2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb2e:	3308      	adds	r3, #8
 800bb30:	b2db      	uxtb	r3, r3
 800bb32:	e000      	b.n	800bb36 <TST_RxRssi+0x62>
 800bb34:	2300      	movs	r3, #0
 800bb36:	743b      	strb	r3, [r7, #16]
    RxConfig.fsk.Bandwidth = testParam.bandwidth;
 800bb38:	4b31      	ldr	r3, [pc, #196]	; (800bc00 <TST_RxRssi+0x12c>)
 800bb3a:	68db      	ldr	r3, [r3, #12]
 800bb3c:	617b      	str	r3, [r7, #20]
    RxConfig.fsk.BitRate = testParam.loraSf_datarate; /*BitRate*/
 800bb3e:	4b30      	ldr	r3, [pc, #192]	; (800bc00 <TST_RxRssi+0x12c>)
 800bb40:	691b      	ldr	r3, [r3, #16]
 800bb42:	61bb      	str	r3, [r7, #24]
    RxConfig.fsk.PreambleLen = 3;   /*in Byte*/
 800bb44:	2303      	movs	r3, #3
 800bb46:	61fb      	str	r3, [r7, #28]
    RxConfig.fsk.SyncWordLength = 3; /*in Byte*/
 800bb48:	2303      	movs	r3, #3
 800bb4a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    RxConfig.fsk.SyncWord = syncword; /*SyncWord Buffer*/
 800bb4e:	1d3b      	adds	r3, r7, #4
 800bb50:	627b      	str	r3, [r7, #36]	; 0x24
    RxConfig.fsk.whiteSeed = 0x01FF ; /*WhiteningSeed*/
 800bb52:	f240 13ff 	movw	r3, #511	; 0x1ff
 800bb56:	85bb      	strh	r3, [r7, #44]	; 0x2c
    RxConfig.fsk.LengthMode = RADIO_FSK_PACKET_VARIABLE_LENGTH; /* If the header is explicit, it will be transmitted in the GFSK packet. If the header is implicit, it will not be transmitted*/
 800bb58:	2301      	movs	r3, #1
 800bb5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    RxConfig.fsk.CrcLength = RADIO_FSK_CRC_2_BYTES_CCIT;       /* Size of the CRC block in the GFSK packet*/
 800bb5e:	23f2      	movs	r3, #242	; 0xf2
 800bb60:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    RxConfig.fsk.CrcPolynomial = 0x1021;
 800bb64:	f241 0321 	movw	r3, #4129	; 0x1021
 800bb68:	867b      	strh	r3, [r7, #50]	; 0x32
    RxConfig.fsk.Whitening = RADIO_FSK_DC_FREEWHITENING;
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    Radio.RadioSetRxGenericConfig(GENERIC_FSK, &RxConfig, RX_CONTINUOUS_ON, 0);
 800bb70:	4b22      	ldr	r3, [pc, #136]	; (800bbfc <TST_RxRssi+0x128>)
 800bb72:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800bb74:	f107 010c 	add.w	r1, r7, #12
 800bb78:	2300      	movs	r3, #0
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	2000      	movs	r0, #0
 800bb7e:	47a0      	blx	r4

    timeout = 0xFFFFFF; /* continuous Rx */
 800bb80:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800bb84:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (testParam.lna == 0)
 800bb86:	4b1e      	ldr	r3, [pc, #120]	; (800bc00 <TST_RxRssi+0x12c>)
 800bb88:	699b      	ldr	r3, [r3, #24]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d104      	bne.n	800bb98 <TST_RxRssi+0xc4>
    {
      Radio.Rx(timeout);
 800bb8e:	4b1b      	ldr	r3, [pc, #108]	; (800bbfc <TST_RxRssi+0x128>)
 800bb90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb92:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800bb94:	4798      	blx	r3
 800bb96:	e003      	b.n	800bba0 <TST_RxRssi+0xcc>
    }
    else
    {
      Radio.RxBoosted(timeout);
 800bb98:	4b18      	ldr	r3, [pc, #96]	; (800bbfc <TST_RxRssi+0x128>)
 800bb9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bb9c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800bb9e:	4798      	blx	r3
    }

    HAL_Delay(Radio.GetWakeupTime());   /* Wait for 50ms */
 800bba0:	4b16      	ldr	r3, [pc, #88]	; (800bbfc <TST_RxRssi+0x128>)
 800bba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bba4:	4798      	blx	r3
 800bba6:	4603      	mov	r3, r0
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7f5 fe9e 	bl	80018ea <HAL_Delay>

    rssiVal = Radio.Rssi(MODEM_FSK);
 800bbae:	4b13      	ldr	r3, [pc, #76]	; (800bbfc <TST_RxRssi+0x128>)
 800bbb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbb2:	2000      	movs	r0, #0
 800bbb4:	4798      	blx	r3
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    APP_TPRINTF(">>> RSSI Value= %d dBm\r\n", rssiVal);
 800bbbc:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	4b11      	ldr	r3, [pc, #68]	; (800bc08 <TST_RxRssi+0x134>)
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	2100      	movs	r1, #0
 800bbc8:	2000      	movs	r0, #0
 800bbca:	f012 fe3b 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

    Radio.Sleep();
 800bbce:	4b0b      	ldr	r3, [pc, #44]	; (800bbfc <TST_RxRssi+0x128>)
 800bbd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbd2:	4798      	blx	r3
    TestState &= ~RX_TEST_RSSI;
 800bbd4:	4b07      	ldr	r3, [pc, #28]	; (800bbf4 <TST_RxRssi+0x120>)
 800bbd6:	781b      	ldrb	r3, [r3, #0]
 800bbd8:	f023 0302 	bic.w	r3, r3, #2
 800bbdc:	b2da      	uxtb	r2, r3
 800bbde:	4b05      	ldr	r3, [pc, #20]	; (800bbf4 <TST_RxRssi+0x120>)
 800bbe0:	701a      	strb	r2, [r3, #0]
    return 0;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	e001      	b.n	800bbea <TST_RxRssi+0x116>
  }
  else
  {
    return -1;
 800bbe6:	f04f 33ff 	mov.w	r3, #4294967295
  }
  /* USER CODE BEGIN TST_RxRssi_2 */

  /* USER CODE END TST_RxRssi_2 */
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3754      	adds	r7, #84	; 0x54
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd90      	pop	{r4, r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	2000101c 	.word	0x2000101c
 800bbf8:	080224c4 	.word	0x080224c4
 800bbfc:	08023310 	.word	0x08023310
 800bc00:	2000005c 	.word	0x2000005c
 800bc04:	080224f0 	.word	0x080224f0
 800bc08:	080224d4 	.word	0x080224d4

0800bc0c <TST_set_config>:

int32_t  TST_set_config(testParameter_t *Param)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b082      	sub	sp, #8
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TST_set_config_1 */

  /* USER CODE END TST_set_config_1 */
  UTIL_MEM_cpy_8(&testParam, Param, sizeof(testParameter_t));
 800bc14:	2230      	movs	r2, #48	; 0x30
 800bc16:	6879      	ldr	r1, [r7, #4]
 800bc18:	4803      	ldr	r0, [pc, #12]	; (800bc28 <TST_set_config+0x1c>)
 800bc1a:	f013 f905 	bl	801ee28 <UTIL_MEM_cpy_8>

  return 0;
 800bc1e:	2300      	movs	r3, #0
  /* USER CODE BEGIN TST_set_config_2 */

  /* USER CODE END TST_set_config_2 */
}
 800bc20:	4618      	mov	r0, r3
 800bc22:	3708      	adds	r7, #8
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	2000005c 	.word	0x2000005c

0800bc2c <TST_get_config>:

int32_t TST_get_config(testParameter_t *Param)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b082      	sub	sp, #8
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TST_get_config_1 */

  /* USER CODE END TST_get_config_1 */
  UTIL_MEM_cpy_8(Param, &testParam, sizeof(testParameter_t));
 800bc34:	2230      	movs	r2, #48	; 0x30
 800bc36:	4904      	ldr	r1, [pc, #16]	; (800bc48 <TST_get_config+0x1c>)
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f013 f8f5 	bl	801ee28 <UTIL_MEM_cpy_8>
  return 0;
 800bc3e:	2300      	movs	r3, #0
  /* USER CODE BEGIN TST_get_config_2 */

  /* USER CODE END TST_get_config_2 */
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3708      	adds	r7, #8
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}
 800bc48:	2000005c 	.word	0x2000005c

0800bc4c <TST_stop>:

int32_t TST_stop(void)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TST_stop_1 */

  /* USER CODE END TST_stop_1 */
  TestState = 0;
 800bc50:	4b04      	ldr	r3, [pc, #16]	; (800bc64 <TST_stop+0x18>)
 800bc52:	2200      	movs	r2, #0
 800bc54:	701a      	strb	r2, [r3, #0]

  /* Set the radio in Sleep*/
  Radio.Sleep();
 800bc56:	4b04      	ldr	r3, [pc, #16]	; (800bc68 <TST_stop+0x1c>)
 800bc58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc5a:	4798      	blx	r3

  return 0;
 800bc5c:	2300      	movs	r3, #0
  /* USER CODE BEGIN TST_stop_2 */

  /* USER CODE END TST_stop_2 */
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	2000101c 	.word	0x2000101c
 800bc68:	08023310 	.word	0x08023310

0800bc6c <TST_TX_Start>:

int32_t TST_TX_Start(int32_t nb_packet)
{
 800bc6c:	b590      	push	{r4, r7, lr}
 800bc6e:	b097      	sub	sp, #92	; 0x5c
 800bc70:	af02      	add	r7, sp, #8
 800bc72:	6078      	str	r0, [r7, #4]

  /* USER CODE END TST_TX_Start_1 */
  int32_t i;
  TxConfigGeneric_t TxConfig;

  if ((TestState & TX_TEST_LORA) != TX_TEST_LORA)
 800bc74:	4b8c      	ldr	r3, [pc, #560]	; (800bea8 <TST_TX_Start+0x23c>)
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	f003 0304 	and.w	r3, r3, #4
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	f040 810c 	bne.w	800be9a <TST_TX_Start+0x22e>
  {
    TestState |= TX_TEST_LORA;
 800bc82:	4b89      	ldr	r3, [pc, #548]	; (800bea8 <TST_TX_Start+0x23c>)
 800bc84:	781b      	ldrb	r3, [r3, #0]
 800bc86:	f043 0304 	orr.w	r3, r3, #4
 800bc8a:	b2da      	uxtb	r2, r3
 800bc8c:	4b86      	ldr	r3, [pc, #536]	; (800bea8 <TST_TX_Start+0x23c>)
 800bc8e:	701a      	strb	r2, [r3, #0]

    APP_TPRINTF("Tx LoRa Test\r\n");
 800bc90:	4b86      	ldr	r3, [pc, #536]	; (800beac <TST_TX_Start+0x240>)
 800bc92:	2201      	movs	r2, #1
 800bc94:	2100      	movs	r1, #0
 800bc96:	2000      	movs	r0, #0
 800bc98:	f012 fdd4 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

    /* Radio initialization */
    RadioEvents.TxDone = OnTxDone;
 800bc9c:	4b84      	ldr	r3, [pc, #528]	; (800beb0 <TST_TX_Start+0x244>)
 800bc9e:	4a85      	ldr	r2, [pc, #532]	; (800beb4 <TST_TX_Start+0x248>)
 800bca0:	601a      	str	r2, [r3, #0]
    RadioEvents.RxDone = OnRxDone;
 800bca2:	4b83      	ldr	r3, [pc, #524]	; (800beb0 <TST_TX_Start+0x244>)
 800bca4:	4a84      	ldr	r2, [pc, #528]	; (800beb8 <TST_TX_Start+0x24c>)
 800bca6:	609a      	str	r2, [r3, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 800bca8:	4b81      	ldr	r3, [pc, #516]	; (800beb0 <TST_TX_Start+0x244>)
 800bcaa:	4a84      	ldr	r2, [pc, #528]	; (800bebc <TST_TX_Start+0x250>)
 800bcac:	605a      	str	r2, [r3, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 800bcae:	4b80      	ldr	r3, [pc, #512]	; (800beb0 <TST_TX_Start+0x244>)
 800bcb0:	4a83      	ldr	r2, [pc, #524]	; (800bec0 <TST_TX_Start+0x254>)
 800bcb2:	60da      	str	r2, [r3, #12]
    RadioEvents.RxError = OnRxError;
 800bcb4:	4b7e      	ldr	r3, [pc, #504]	; (800beb0 <TST_TX_Start+0x244>)
 800bcb6:	4a83      	ldr	r2, [pc, #524]	; (800bec4 <TST_TX_Start+0x258>)
 800bcb8:	611a      	str	r2, [r3, #16]
    Radio.Init(&RadioEvents);
 800bcba:	4b83      	ldr	r3, [pc, #524]	; (800bec8 <TST_TX_Start+0x25c>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	487c      	ldr	r0, [pc, #496]	; (800beb0 <TST_TX_Start+0x244>)
 800bcc0:	4798      	blx	r3
    /*Fill payload with PRBS9 data*/
    Prbs9_generator(payload, testParam.payloadLen);
 800bcc2:	4b82      	ldr	r3, [pc, #520]	; (800becc <TST_TX_Start+0x260>)
 800bcc4:	6a1b      	ldr	r3, [r3, #32]
 800bcc6:	b2db      	uxtb	r3, r3
 800bcc8:	4619      	mov	r1, r3
 800bcca:	4881      	ldr	r0, [pc, #516]	; (800bed0 <TST_TX_Start+0x264>)
 800bccc:	f000 fada 	bl	800c284 <Prbs9_generator>

    /* Launch several times payload: nb times given by user */
    for (i = 1; i <= nb_packet; i++)
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bcd4:	e0d3      	b.n	800be7e <TST_TX_Start+0x212>
    {
      APP_TPRINTF("Tx %d of %d\r\n", i, nb_packet);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	9301      	str	r3, [sp, #4]
 800bcda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bcdc:	9300      	str	r3, [sp, #0]
 800bcde:	4b7d      	ldr	r3, [pc, #500]	; (800bed4 <TST_TX_Start+0x268>)
 800bce0:	2201      	movs	r2, #1
 800bce2:	2100      	movs	r1, #0
 800bce4:	2000      	movs	r0, #0
 800bce6:	f012 fdad 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
      Radio.SetChannel(testParam.freq);
 800bcea:	4b77      	ldr	r3, [pc, #476]	; (800bec8 <TST_TX_Start+0x25c>)
 800bcec:	68db      	ldr	r3, [r3, #12]
 800bcee:	4a77      	ldr	r2, [pc, #476]	; (800becc <TST_TX_Start+0x260>)
 800bcf0:	6852      	ldr	r2, [r2, #4]
 800bcf2:	4610      	mov	r0, r2
 800bcf4:	4798      	blx	r3

      if (testParam.modulation == TEST_FSK)
 800bcf6:	4b75      	ldr	r3, [pc, #468]	; (800becc <TST_TX_Start+0x260>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d13d      	bne.n	800bd7a <TST_TX_Start+0x10e>
      {
        /*fsk modulation*/
        uint8_t syncword[] = { 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800bcfe:	4a76      	ldr	r2, [pc, #472]	; (800bed8 <TST_TX_Start+0x26c>)
 800bd00:	f107 030c 	add.w	r3, r7, #12
 800bd04:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bd08:	e883 0003 	stmia.w	r3, {r0, r1}
        TxConfig.fsk.ModulationShaping = (RADIO_FSK_ModShapings_t)((testParam.BTproduct == 0) ? 0 : testParam.BTproduct + 7);
 800bd0c:	4b6f      	ldr	r3, [pc, #444]	; (800becc <TST_TX_Start+0x260>)
 800bd0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d004      	beq.n	800bd1e <TST_TX_Start+0xb2>
 800bd14:	4b6d      	ldr	r3, [pc, #436]	; (800becc <TST_TX_Start+0x260>)
 800bd16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd18:	3307      	adds	r3, #7
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	e000      	b.n	800bd20 <TST_TX_Start+0xb4>
 800bd1e:	2300      	movs	r3, #0
 800bd20:	753b      	strb	r3, [r7, #20]
        TxConfig.fsk.Bandwidth = testParam.bandwidth;
 800bd22:	4b6a      	ldr	r3, [pc, #424]	; (800becc <TST_TX_Start+0x260>)
 800bd24:	68db      	ldr	r3, [r3, #12]
 800bd26:	61bb      	str	r3, [r7, #24]
        TxConfig.fsk.FrequencyDeviation = testParam.fskDev;
 800bd28:	4b68      	ldr	r3, [pc, #416]	; (800becc <TST_TX_Start+0x260>)
 800bd2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd2c:	623b      	str	r3, [r7, #32]
        TxConfig.fsk.BitRate = testParam.loraSf_datarate; /*BitRate*/
 800bd2e:	4b67      	ldr	r3, [pc, #412]	; (800becc <TST_TX_Start+0x260>)
 800bd30:	691b      	ldr	r3, [r3, #16]
 800bd32:	61fb      	str	r3, [r7, #28]
        TxConfig.fsk.PreambleLen = 3;   /*in Byte        */
 800bd34:	2303      	movs	r3, #3
 800bd36:	627b      	str	r3, [r7, #36]	; 0x24
        TxConfig.fsk.SyncWordLength = 3; /*in Byte        */
 800bd38:	2303      	movs	r3, #3
 800bd3a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        TxConfig.fsk.SyncWord = syncword; /*SyncWord Buffer*/
 800bd3e:	f107 030c 	add.w	r3, r7, #12
 800bd42:	62fb      	str	r3, [r7, #44]	; 0x2c
        TxConfig.fsk.whiteSeed = 0x01FF ; /*WhiteningSeed  */
 800bd44:	f240 13ff 	movw	r3, #511	; 0x1ff
 800bd48:	863b      	strh	r3, [r7, #48]	; 0x30
        TxConfig.fsk.HeaderType = RADIO_FSK_PACKET_VARIABLE_LENGTH; /* If the header is explicit, it will be transmitted in the GFSK packet. If the header is implicit, it will not be transmitted*/
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        TxConfig.fsk.CrcLength = RADIO_FSK_CRC_2_BYTES_CCIT;       /* Size of the CRC block in the GFSK packet*/
 800bd50:	23f2      	movs	r3, #242	; 0xf2
 800bd52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        TxConfig.fsk.CrcPolynomial = 0x1021;
 800bd56:	f241 0321 	movw	r3, #4129	; 0x1021
 800bd5a:	86bb      	strh	r3, [r7, #52]	; 0x34
        TxConfig.fsk.Whitening = RADIO_FSK_DC_FREE_OFF;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
        Radio.RadioSetTxGenericConfig(GENERIC_FSK, &TxConfig, testParam.power, TX_TIMEOUT_VALUE);
 800bd62:	4b59      	ldr	r3, [pc, #356]	; (800bec8 <TST_TX_Start+0x25c>)
 800bd64:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800bd66:	4b59      	ldr	r3, [pc, #356]	; (800becc <TST_TX_Start+0x260>)
 800bd68:	689b      	ldr	r3, [r3, #8]
 800bd6a:	b25a      	sxtb	r2, r3
 800bd6c:	f107 0114 	add.w	r1, r7, #20
 800bd70:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800bd74:	2000      	movs	r0, #0
 800bd76:	47a0      	blx	r4
 800bd78:	e045      	b.n	800be06 <TST_TX_Start+0x19a>
      }
      else if (testParam.modulation == TEST_LORA)
 800bd7a:	4b54      	ldr	r3, [pc, #336]	; (800becc <TST_TX_Start+0x260>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d12b      	bne.n	800bdda <TST_TX_Start+0x16e>
      {
        /*lora modulation*/
        TxConfig.lora.Bandwidth = (RADIO_LoRaBandwidths_t) testParam.bandwidth;
 800bd82:	4b52      	ldr	r3, [pc, #328]	; (800becc <TST_TX_Start+0x260>)
 800bd84:	68db      	ldr	r3, [r3, #12]
 800bd86:	b2db      	uxtb	r3, r3
 800bd88:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
        TxConfig.lora.SpreadingFactor = (RADIO_LoRaSpreadingFactors_t) testParam.loraSf_datarate; /*BitRate*/
 800bd8c:	4b4f      	ldr	r3, [pc, #316]	; (800becc <TST_TX_Start+0x260>)
 800bd8e:	691b      	ldr	r3, [r3, #16]
 800bd90:	b2db      	uxtb	r3, r3
 800bd92:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        TxConfig.lora.Coderate = (RADIO_LoRaCodingRates_t)testParam.codingRate;
 800bd96:	4b4d      	ldr	r3, [pc, #308]	; (800becc <TST_TX_Start+0x260>)
 800bd98:	695b      	ldr	r3, [r3, #20]
 800bd9a:	b2db      	uxtb	r3, r3
 800bd9c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        TxConfig.lora.LowDatarateOptimize = (RADIO_Ld_Opt_t)testParam.lowDrOpt; /*0 inactive, 1 active, 2: auto*/
 800bda0:	4b4a      	ldr	r3, [pc, #296]	; (800becc <TST_TX_Start+0x260>)
 800bda2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        TxConfig.lora.PreambleLen = LORA_PREAMBLE_LENGTH;
 800bdaa:	2308      	movs	r3, #8
 800bdac:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
        TxConfig.lora.LengthMode = RADIO_LORA_PACKET_VARIABLE_LENGTH;
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        TxConfig.lora.CrcMode = RADIO_LORA_CRC_ON;
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
        TxConfig.lora.IqInverted = RADIO_LORA_IQ_NORMAL;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
        Radio.RadioSetTxGenericConfig(GENERIC_LORA, &TxConfig, testParam.power, TX_TIMEOUT_VALUE);
 800bdc2:	4b41      	ldr	r3, [pc, #260]	; (800bec8 <TST_TX_Start+0x25c>)
 800bdc4:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800bdc6:	4b41      	ldr	r3, [pc, #260]	; (800becc <TST_TX_Start+0x260>)
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	b25a      	sxtb	r2, r3
 800bdcc:	f107 0114 	add.w	r1, r7, #20
 800bdd0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800bdd4:	2001      	movs	r0, #1
 800bdd6:	47a0      	blx	r4
 800bdd8:	e015      	b.n	800be06 <TST_TX_Start+0x19a>
      }
      else if (testParam.modulation == TEST_BPSK)
 800bdda:	4b3c      	ldr	r3, [pc, #240]	; (800becc <TST_TX_Start+0x260>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2b02      	cmp	r3, #2
 800bde0:	d10e      	bne.n	800be00 <TST_TX_Start+0x194>
      {
        TxConfig.bpsk.BitRate = testParam.loraSf_datarate; /*BitRate*/
 800bde2:	4b3a      	ldr	r3, [pc, #232]	; (800becc <TST_TX_Start+0x260>)
 800bde4:	691b      	ldr	r3, [r3, #16]
 800bde6:	64bb      	str	r3, [r7, #72]	; 0x48
        Radio.RadioSetTxGenericConfig(GENERIC_BPSK, &TxConfig, testParam.power, TX_TIMEOUT_VALUE);
 800bde8:	4b37      	ldr	r3, [pc, #220]	; (800bec8 <TST_TX_Start+0x25c>)
 800bdea:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800bdec:	4b37      	ldr	r3, [pc, #220]	; (800becc <TST_TX_Start+0x260>)
 800bdee:	689b      	ldr	r3, [r3, #8]
 800bdf0:	b25a      	sxtb	r2, r3
 800bdf2:	f107 0114 	add.w	r1, r7, #20
 800bdf6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800bdfa:	2002      	movs	r0, #2
 800bdfc:	47a0      	blx	r4
 800bdfe:	e002      	b.n	800be06 <TST_TX_Start+0x19a>
      }
      else
      {
        return -1; /*error*/
 800be00:	f04f 33ff 	mov.w	r3, #4294967295
 800be04:	e04b      	b.n	800be9e <TST_TX_Start+0x232>
      }
      /* Send payload once*/
      Radio.Send(payload, testParam.payloadLen);
 800be06:	4b30      	ldr	r3, [pc, #192]	; (800bec8 <TST_TX_Start+0x25c>)
 800be08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be0a:	4a30      	ldr	r2, [pc, #192]	; (800becc <TST_TX_Start+0x260>)
 800be0c:	6a12      	ldr	r2, [r2, #32]
 800be0e:	b2d2      	uxtb	r2, r2
 800be10:	4611      	mov	r1, r2
 800be12:	482f      	ldr	r0, [pc, #188]	; (800bed0 <TST_TX_Start+0x264>)
 800be14:	4798      	blx	r3
      /* Wait Tx done/timeout */
      UTIL_SEQ_WaitEvt(1 << CFG_SEQ_Evt_RadioOnTstRF);
 800be16:	2001      	movs	r0, #1
 800be18:	f013 f990 	bl	801f13c <UTIL_SEQ_WaitEvt>
      Radio.Sleep();
 800be1c:	4b2a      	ldr	r3, [pc, #168]	; (800bec8 <TST_TX_Start+0x25c>)
 800be1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be20:	4798      	blx	r3

      if (RadioTxDone_flag == 1)
 800be22:	4b2e      	ldr	r3, [pc, #184]	; (800bedc <TST_TX_Start+0x270>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	2b01      	cmp	r3, #1
 800be28:	d105      	bne.n	800be36 <TST_TX_Start+0x1ca>
      {
        APP_TPRINTF("OnTxDone\r\n");
 800be2a:	4b2d      	ldr	r3, [pc, #180]	; (800bee0 <TST_TX_Start+0x274>)
 800be2c:	2201      	movs	r2, #1
 800be2e:	2100      	movs	r1, #0
 800be30:	2000      	movs	r0, #0
 800be32:	f012 fd07 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
      }

      if (RadioTxTimeout_flag == 1)
 800be36:	4b2b      	ldr	r3, [pc, #172]	; (800bee4 <TST_TX_Start+0x278>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d105      	bne.n	800be4a <TST_TX_Start+0x1de>
      {
        APP_TPRINTF("OnTxTimeout\r\n");
 800be3e:	4b2a      	ldr	r3, [pc, #168]	; (800bee8 <TST_TX_Start+0x27c>)
 800be40:	2201      	movs	r2, #1
 800be42:	2100      	movs	r1, #0
 800be44:	2000      	movs	r0, #0
 800be46:	f012 fcfd 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
      }

      if (RadioError_flag == 1)
 800be4a:	4b28      	ldr	r3, [pc, #160]	; (800beec <TST_TX_Start+0x280>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d105      	bne.n	800be5e <TST_TX_Start+0x1f2>
      {
        APP_TPRINTF("OnRxError\r\n");
 800be52:	4b27      	ldr	r3, [pc, #156]	; (800bef0 <TST_TX_Start+0x284>)
 800be54:	2201      	movs	r2, #1
 800be56:	2100      	movs	r1, #0
 800be58:	2000      	movs	r0, #0
 800be5a:	f012 fcf3 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
      }

      /*Delay between 2 consecutive Tx*/
      HAL_Delay(500);
 800be5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800be62:	f7f5 fd42 	bl	80018ea <HAL_Delay>
      /* Reset TX Done or timeout flags */
      RadioTxDone_flag = 0;
 800be66:	4b1d      	ldr	r3, [pc, #116]	; (800bedc <TST_TX_Start+0x270>)
 800be68:	2200      	movs	r2, #0
 800be6a:	601a      	str	r2, [r3, #0]
      RadioTxTimeout_flag = 0;
 800be6c:	4b1d      	ldr	r3, [pc, #116]	; (800bee4 <TST_TX_Start+0x278>)
 800be6e:	2200      	movs	r2, #0
 800be70:	601a      	str	r2, [r3, #0]
      RadioError_flag = 0;
 800be72:	4b1e      	ldr	r3, [pc, #120]	; (800beec <TST_TX_Start+0x280>)
 800be74:	2200      	movs	r2, #0
 800be76:	601a      	str	r2, [r3, #0]
    for (i = 1; i <= nb_packet; i++)
 800be78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be7a:	3301      	adds	r3, #1
 800be7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800be7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	429a      	cmp	r2, r3
 800be84:	f77f af27 	ble.w	800bcd6 <TST_TX_Start+0x6a>
    }
    TestState &= ~TX_TEST_LORA;
 800be88:	4b07      	ldr	r3, [pc, #28]	; (800bea8 <TST_TX_Start+0x23c>)
 800be8a:	781b      	ldrb	r3, [r3, #0]
 800be8c:	f023 0304 	bic.w	r3, r3, #4
 800be90:	b2da      	uxtb	r2, r3
 800be92:	4b05      	ldr	r3, [pc, #20]	; (800bea8 <TST_TX_Start+0x23c>)
 800be94:	701a      	strb	r2, [r3, #0]
    return 0;
 800be96:	2300      	movs	r3, #0
 800be98:	e001      	b.n	800be9e <TST_TX_Start+0x232>
  }
  else
  {
    return -1;
 800be9a:	f04f 33ff 	mov.w	r3, #4294967295
  }
  /* USER CODE BEGIN TST_TX_Start_2 */

  /* USER CODE END TST_TX_Start_2 */
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	3754      	adds	r7, #84	; 0x54
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd90      	pop	{r4, r7, pc}
 800bea6:	bf00      	nop
 800bea8:	2000101c 	.word	0x2000101c
 800beac:	080224f8 	.word	0x080224f8
 800beb0:	20001038 	.word	0x20001038
 800beb4:	0800c1dd 	.word	0x0800c1dd
 800beb8:	0800c1f5 	.word	0x0800c1f5
 800bebc:	0800c23d 	.word	0x0800c23d
 800bec0:	0800c255 	.word	0x0800c255
 800bec4:	0800c26d 	.word	0x0800c26d
 800bec8:	08023310 	.word	0x08023310
 800becc:	2000005c 	.word	0x2000005c
 800bed0:	20001054 	.word	0x20001054
 800bed4:	08022508 	.word	0x08022508
 800bed8:	080224f0 	.word	0x080224f0
 800bedc:	20001020 	.word	0x20001020
 800bee0:	08022518 	.word	0x08022518
 800bee4:	20001024 	.word	0x20001024
 800bee8:	08022524 	.word	0x08022524
 800beec:	20001030 	.word	0x20001030
 800bef0:	08022534 	.word	0x08022534

0800bef4 <TST_RX_Start>:

int32_t TST_RX_Start(int32_t nb_packet)
{
 800bef4:	b590      	push	{r4, r7, lr}
 800bef6:	b09d      	sub	sp, #116	; 0x74
 800bef8:	af04      	add	r7, sp, #16
 800befa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TST_RX_Start_1 */

  /* USER CODE END TST_RX_Start_1 */
  int32_t i;
  /* init of PER counter */
  uint32_t count_RxOk = 0;
 800befc:	2300      	movs	r3, #0
 800befe:	65bb      	str	r3, [r7, #88]	; 0x58
  uint32_t count_RxKo = 0;
 800bf00:	2300      	movs	r3, #0
 800bf02:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t PER = 0;
 800bf04:	2300      	movs	r3, #0
 800bf06:	653b      	str	r3, [r7, #80]	; 0x50
  RxConfigGeneric_t RxConfig = {0};
 800bf08:	f107 0310 	add.w	r3, r7, #16
 800bf0c:	223c      	movs	r2, #60	; 0x3c
 800bf0e:	2100      	movs	r1, #0
 800bf10:	4618      	mov	r0, r3
 800bf12:	f014 fd99 	bl	8020a48 <memset>

  if (((TestState & RX_TEST_LORA) != RX_TEST_LORA) && (nb_packet > 0))
 800bf16:	4b9c      	ldr	r3, [pc, #624]	; (800c188 <TST_RX_Start+0x294>)
 800bf18:	781b      	ldrb	r3, [r3, #0]
 800bf1a:	f003 0308 	and.w	r3, r3, #8
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	f040 812b 	bne.w	800c17a <TST_RX_Start+0x286>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	f340 8127 	ble.w	800c17a <TST_RX_Start+0x286>
  {
    TestState |= RX_TEST_LORA;
 800bf2c:	4b96      	ldr	r3, [pc, #600]	; (800c188 <TST_RX_Start+0x294>)
 800bf2e:	781b      	ldrb	r3, [r3, #0]
 800bf30:	f043 0308 	orr.w	r3, r3, #8
 800bf34:	b2da      	uxtb	r2, r3
 800bf36:	4b94      	ldr	r3, [pc, #592]	; (800c188 <TST_RX_Start+0x294>)
 800bf38:	701a      	strb	r2, [r3, #0]

    /* Radio initialization */
    RadioEvents.TxDone = OnTxDone;
 800bf3a:	4b94      	ldr	r3, [pc, #592]	; (800c18c <TST_RX_Start+0x298>)
 800bf3c:	4a94      	ldr	r2, [pc, #592]	; (800c190 <TST_RX_Start+0x29c>)
 800bf3e:	601a      	str	r2, [r3, #0]
    RadioEvents.RxDone = OnRxDone;
 800bf40:	4b92      	ldr	r3, [pc, #584]	; (800c18c <TST_RX_Start+0x298>)
 800bf42:	4a94      	ldr	r2, [pc, #592]	; (800c194 <TST_RX_Start+0x2a0>)
 800bf44:	609a      	str	r2, [r3, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 800bf46:	4b91      	ldr	r3, [pc, #580]	; (800c18c <TST_RX_Start+0x298>)
 800bf48:	4a93      	ldr	r2, [pc, #588]	; (800c198 <TST_RX_Start+0x2a4>)
 800bf4a:	605a      	str	r2, [r3, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 800bf4c:	4b8f      	ldr	r3, [pc, #572]	; (800c18c <TST_RX_Start+0x298>)
 800bf4e:	4a93      	ldr	r2, [pc, #588]	; (800c19c <TST_RX_Start+0x2a8>)
 800bf50:	60da      	str	r2, [r3, #12]
    RadioEvents.RxError = OnRxError;
 800bf52:	4b8e      	ldr	r3, [pc, #568]	; (800c18c <TST_RX_Start+0x298>)
 800bf54:	4a92      	ldr	r2, [pc, #584]	; (800c1a0 <TST_RX_Start+0x2ac>)
 800bf56:	611a      	str	r2, [r3, #16]
    Radio.Init(&RadioEvents);
 800bf58:	4b92      	ldr	r3, [pc, #584]	; (800c1a4 <TST_RX_Start+0x2b0>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	488b      	ldr	r0, [pc, #556]	; (800c18c <TST_RX_Start+0x298>)
 800bf5e:	4798      	blx	r3

    for (i = 1; i <= nb_packet; i++)
 800bf60:	2301      	movs	r3, #1
 800bf62:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bf64:	e0fb      	b.n	800c15e <TST_RX_Start+0x26a>
    {
      /* Rx config */
      Radio.SetChannel(testParam.freq);
 800bf66:	4b8f      	ldr	r3, [pc, #572]	; (800c1a4 <TST_RX_Start+0x2b0>)
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	4a8f      	ldr	r2, [pc, #572]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800bf6c:	6852      	ldr	r2, [r2, #4]
 800bf6e:	4610      	mov	r0, r2
 800bf70:	4798      	blx	r3

      if (testParam.modulation == TEST_FSK)
 800bf72:	4b8d      	ldr	r3, [pc, #564]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d13f      	bne.n	800bffa <TST_RX_Start+0x106>
      {
        /*fsk modulation*/
        uint8_t syncword[] = { 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800bf7a:	4a8c      	ldr	r2, [pc, #560]	; (800c1ac <TST_RX_Start+0x2b8>)
 800bf7c:	f107 0308 	add.w	r3, r7, #8
 800bf80:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bf84:	e883 0003 	stmia.w	r3, {r0, r1}
        RxConfig.fsk.ModulationShaping = (RADIO_FSK_ModShapings_t)((testParam.BTproduct == 0) ? 0 : testParam.BTproduct + 8);
 800bf88:	4b87      	ldr	r3, [pc, #540]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800bf8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d004      	beq.n	800bf9a <TST_RX_Start+0xa6>
 800bf90:	4b85      	ldr	r3, [pc, #532]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800bf92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf94:	3308      	adds	r3, #8
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	e000      	b.n	800bf9c <TST_RX_Start+0xa8>
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	753b      	strb	r3, [r7, #20]
        RxConfig.fsk.Bandwidth = testParam.bandwidth;
 800bf9e:	4b82      	ldr	r3, [pc, #520]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800bfa0:	68db      	ldr	r3, [r3, #12]
 800bfa2:	61bb      	str	r3, [r7, #24]
        RxConfig.fsk.BitRate = testParam.loraSf_datarate; /*BitRate*/
 800bfa4:	4b80      	ldr	r3, [pc, #512]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800bfa6:	691b      	ldr	r3, [r3, #16]
 800bfa8:	61fb      	str	r3, [r7, #28]
        RxConfig.fsk.PreambleLen = 3; /*in Byte*/
 800bfaa:	2303      	movs	r3, #3
 800bfac:	623b      	str	r3, [r7, #32]
        RxConfig.fsk.SyncWordLength = 3; /*in Byte*/
 800bfae:	2303      	movs	r3, #3
 800bfb0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        RxConfig.fsk.SyncWord = syncword; /*SyncWord Buffer*/
 800bfb4:	f107 0308 	add.w	r3, r7, #8
 800bfb8:	62bb      	str	r3, [r7, #40]	; 0x28
        RxConfig.fsk.PreambleMinDetect = RADIO_FSK_PREAMBLE_DETECTOR_08_BITS;
 800bfba:	2304      	movs	r3, #4
 800bfbc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        RxConfig.fsk.whiteSeed = 0x01FF ; /*WhiteningSeed*/
 800bfc0:	f240 13ff 	movw	r3, #511	; 0x1ff
 800bfc4:	863b      	strh	r3, [r7, #48]	; 0x30
        RxConfig.fsk.LengthMode = RADIO_FSK_PACKET_VARIABLE_LENGTH; /* If the header is explicit, it will be transmitted in the GFSK packet. If the header is implicit, it will not be transmitted*/
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        RxConfig.fsk.CrcLength = RADIO_FSK_CRC_2_BYTES_CCIT;       /* Size of the CRC block in the GFSK packet*/
 800bfcc:	23f2      	movs	r3, #242	; 0xf2
 800bfce:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        RxConfig.fsk.CrcPolynomial = 0x1021;
 800bfd2:	f241 0321 	movw	r3, #4129	; 0x1021
 800bfd6:	86fb      	strh	r3, [r7, #54]	; 0x36
        RxConfig.fsk.Whitening = RADIO_FSK_DC_FREE_OFF;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        RxConfig.fsk.MaxPayloadLength = 255;
 800bfde:	23ff      	movs	r3, #255	; 0xff
 800bfe0:	62fb      	str	r3, [r7, #44]	; 0x2c
        RxConfig.fsk.AddrComp = RADIO_FSK_ADDRESSCOMP_FILT_OFF;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        Radio.RadioSetRxGenericConfig(GENERIC_FSK, &RxConfig, RX_CONTINUOUS_ON, 0);
 800bfe8:	4b6e      	ldr	r3, [pc, #440]	; (800c1a4 <TST_RX_Start+0x2b0>)
 800bfea:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800bfec:	f107 0110 	add.w	r1, r7, #16
 800bff0:	2300      	movs	r3, #0
 800bff2:	2201      	movs	r2, #1
 800bff4:	2000      	movs	r0, #0
 800bff6:	47a0      	blx	r4
 800bff8:	e02f      	b.n	800c05a <TST_RX_Start+0x166>
      }
      else if (testParam.modulation == TEST_LORA)
 800bffa:	4b6b      	ldr	r3, [pc, #428]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	2b01      	cmp	r3, #1
 800c000:	d128      	bne.n	800c054 <TST_RX_Start+0x160>
      {
        /*Lora*/
        RxConfig.lora.Bandwidth = (RADIO_LoRaBandwidths_t) testParam.bandwidth;
 800c002:	4b69      	ldr	r3, [pc, #420]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800c004:	68db      	ldr	r3, [r3, #12]
 800c006:	b2db      	uxtb	r3, r3
 800c008:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
        RxConfig.lora.SpreadingFactor = (RADIO_LoRaSpreadingFactors_t) testParam.loraSf_datarate; /*BitRate*/
 800c00c:	4b66      	ldr	r3, [pc, #408]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800c00e:	691b      	ldr	r3, [r3, #16]
 800c010:	b2db      	uxtb	r3, r3
 800c012:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
        RxConfig.lora.Coderate = (RADIO_LoRaCodingRates_t)testParam.codingRate;
 800c016:	4b64      	ldr	r3, [pc, #400]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800c018:	695b      	ldr	r3, [r3, #20]
 800c01a:	b2db      	uxtb	r3, r3
 800c01c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        RxConfig.lora.LowDatarateOptimize = (RADIO_Ld_Opt_t)testParam.lowDrOpt; /*0 inactive, 1 active, 2: auto*/
 800c020:	4b61      	ldr	r3, [pc, #388]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800c022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c024:	b2db      	uxtb	r3, r3
 800c026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
        RxConfig.lora.PreambleLen = LORA_PREAMBLE_LENGTH;
 800c02a:	2308      	movs	r3, #8
 800c02c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        RxConfig.lora.LengthMode = RADIO_LORA_PACKET_VARIABLE_LENGTH;
 800c030:	2300      	movs	r3, #0
 800c032:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
        RxConfig.lora.CrcMode = RADIO_LORA_CRC_ON;
 800c036:	2301      	movs	r3, #1
 800c038:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
        RxConfig.lora.IqInverted = RADIO_LORA_IQ_NORMAL;
 800c03c:	2300      	movs	r3, #0
 800c03e:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
        Radio.RadioSetRxGenericConfig(GENERIC_LORA, &RxConfig, RX_CONTINUOUS_ON, LORA_SYMBOL_TIMEOUT);
 800c042:	4b58      	ldr	r3, [pc, #352]	; (800c1a4 <TST_RX_Start+0x2b0>)
 800c044:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800c046:	f107 0110 	add.w	r1, r7, #16
 800c04a:	231e      	movs	r3, #30
 800c04c:	2201      	movs	r2, #1
 800c04e:	2001      	movs	r0, #1
 800c050:	47a0      	blx	r4
 800c052:	e002      	b.n	800c05a <TST_RX_Start+0x166>
      }
      else
      {
        return -1; /*error*/
 800c054:	f04f 33ff 	mov.w	r3, #4294967295
 800c058:	e091      	b.n	800c17e <TST_RX_Start+0x28a>
      }

      Radio.Rx(RX_TIMEOUT_VALUE);
 800c05a:	4b52      	ldr	r3, [pc, #328]	; (800c1a4 <TST_RX_Start+0x2b0>)
 800c05c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c05e:	f241 3088 	movw	r0, #5000	; 0x1388
 800c062:	4798      	blx	r3

      /* Wait Rx done/timeout */
      UTIL_SEQ_WaitEvt(1 << CFG_SEQ_Evt_RadioOnTstRF);
 800c064:	2001      	movs	r0, #1
 800c066:	f013 f869 	bl	801f13c <UTIL_SEQ_WaitEvt>
      Radio.Sleep();
 800c06a:	4b4e      	ldr	r3, [pc, #312]	; (800c1a4 <TST_RX_Start+0x2b0>)
 800c06c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c06e:	4798      	blx	r3

      if (RadioRxDone_flag == 1)
 800c070:	4b4f      	ldr	r3, [pc, #316]	; (800c1b0 <TST_RX_Start+0x2bc>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	2b01      	cmp	r3, #1
 800c076:	d12a      	bne.n	800c0ce <TST_RX_Start+0x1da>
      {
        int16_t rssi = last_rx_rssi;
 800c078:	4b4e      	ldr	r3, [pc, #312]	; (800c1b4 <TST_RX_Start+0x2c0>)
 800c07a:	881b      	ldrh	r3, [r3, #0]
 800c07c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        int8_t LoraSnr_FskCfo = last_rx_LoraSnr_FskCfo;
 800c080:	4b4d      	ldr	r3, [pc, #308]	; (800c1b8 <TST_RX_Start+0x2c4>)
 800c082:	781b      	ldrb	r3, [r3, #0]
 800c084:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
        APP_TPRINTF("OnRxDone\r\n");
 800c088:	4b4c      	ldr	r3, [pc, #304]	; (800c1bc <TST_RX_Start+0x2c8>)
 800c08a:	2201      	movs	r2, #1
 800c08c:	2100      	movs	r1, #0
 800c08e:	2000      	movs	r0, #0
 800c090:	f012 fbd8 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        if (testParam.modulation == TEST_FSK)
 800c094:	4b44      	ldr	r3, [pc, #272]	; (800c1a8 <TST_RX_Start+0x2b4>)
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d10c      	bne.n	800c0b6 <TST_RX_Start+0x1c2>
        {
          APP_TPRINTF("RssiValue=%d dBm, cfo=%dkHz\r\n", rssi, LoraSnr_FskCfo);
 800c09c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800c0a0:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800c0a4:	9201      	str	r2, [sp, #4]
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	4b45      	ldr	r3, [pc, #276]	; (800c1c0 <TST_RX_Start+0x2cc>)
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	2000      	movs	r0, #0
 800c0b0:	f012 fbc8 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800c0b4:	e00b      	b.n	800c0ce <TST_RX_Start+0x1da>
        }
        else
        {
          APP_TPRINTF("RssiValue=%d dBm, SnrValue=%ddB\r\n", rssi, LoraSnr_FskCfo);
 800c0b6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800c0ba:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800c0be:	9201      	str	r2, [sp, #4]
 800c0c0:	9300      	str	r3, [sp, #0]
 800c0c2:	4b40      	ldr	r3, [pc, #256]	; (800c1c4 <TST_RX_Start+0x2d0>)
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	2100      	movs	r1, #0
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	f012 fbbb 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        }
      }

      if (RadioRxTimeout_flag == 1)
 800c0ce:	4b3e      	ldr	r3, [pc, #248]	; (800c1c8 <TST_RX_Start+0x2d4>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2b01      	cmp	r3, #1
 800c0d4:	d105      	bne.n	800c0e2 <TST_RX_Start+0x1ee>
      {
        APP_TPRINTF("OnRxTimeout\r\n");
 800c0d6:	4b3d      	ldr	r3, [pc, #244]	; (800c1cc <TST_RX_Start+0x2d8>)
 800c0d8:	2201      	movs	r2, #1
 800c0da:	2100      	movs	r1, #0
 800c0dc:	2000      	movs	r0, #0
 800c0de:	f012 fbb1 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
      }

      if (RadioError_flag == 1)
 800c0e2:	4b3b      	ldr	r3, [pc, #236]	; (800c1d0 <TST_RX_Start+0x2dc>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	2b01      	cmp	r3, #1
 800c0e8:	d105      	bne.n	800c0f6 <TST_RX_Start+0x202>
      {
        APP_TPRINTF("OnRxError\r\n");
 800c0ea:	4b3a      	ldr	r3, [pc, #232]	; (800c1d4 <TST_RX_Start+0x2e0>)
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	2000      	movs	r0, #0
 800c0f2:	f012 fba7 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
      }

      /*check flag*/
      if ((RadioRxTimeout_flag == 1) || (RadioError_flag == 1))
 800c0f6:	4b34      	ldr	r3, [pc, #208]	; (800c1c8 <TST_RX_Start+0x2d4>)
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	2b01      	cmp	r3, #1
 800c0fc:	d003      	beq.n	800c106 <TST_RX_Start+0x212>
 800c0fe:	4b34      	ldr	r3, [pc, #208]	; (800c1d0 <TST_RX_Start+0x2dc>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	2b01      	cmp	r3, #1
 800c104:	d102      	bne.n	800c10c <TST_RX_Start+0x218>
      {
        count_RxKo++;
 800c106:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c108:	3301      	adds	r3, #1
 800c10a:	657b      	str	r3, [r7, #84]	; 0x54
      }
      if (RadioRxDone_flag == 1)
 800c10c:	4b28      	ldr	r3, [pc, #160]	; (800c1b0 <TST_RX_Start+0x2bc>)
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	2b01      	cmp	r3, #1
 800c112:	d102      	bne.n	800c11a <TST_RX_Start+0x226>
      {
        count_RxOk++;
 800c114:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c116:	3301      	adds	r3, #1
 800c118:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      /* Reset timeout flag */
      RadioRxDone_flag = 0;
 800c11a:	4b25      	ldr	r3, [pc, #148]	; (800c1b0 <TST_RX_Start+0x2bc>)
 800c11c:	2200      	movs	r2, #0
 800c11e:	601a      	str	r2, [r3, #0]
      RadioRxTimeout_flag = 0;
 800c120:	4b29      	ldr	r3, [pc, #164]	; (800c1c8 <TST_RX_Start+0x2d4>)
 800c122:	2200      	movs	r2, #0
 800c124:	601a      	str	r2, [r3, #0]
      RadioError_flag = 0;
 800c126:	4b2a      	ldr	r3, [pc, #168]	; (800c1d0 <TST_RX_Start+0x2dc>)
 800c128:	2200      	movs	r2, #0
 800c12a:	601a      	str	r2, [r3, #0]

      /* Compute PER */
      PER = (100 * (count_RxKo)) / (count_RxKo + count_RxOk);
 800c12c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c12e:	2264      	movs	r2, #100	; 0x64
 800c130:	fb03 f202 	mul.w	r2, r3, r2
 800c134:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c136:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c138:	440b      	add	r3, r1
 800c13a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c13e:	653b      	str	r3, [r7, #80]	; 0x50
      APP_TPRINTF("Rx %d of %d  >>> PER= %d %%\r\n", i, nb_packet, PER);
 800c140:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c142:	9302      	str	r3, [sp, #8]
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	9301      	str	r3, [sp, #4]
 800c148:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c14a:	9300      	str	r3, [sp, #0]
 800c14c:	4b22      	ldr	r3, [pc, #136]	; (800c1d8 <TST_RX_Start+0x2e4>)
 800c14e:	2201      	movs	r2, #1
 800c150:	2100      	movs	r1, #0
 800c152:	2000      	movs	r0, #0
 800c154:	f012 fb76 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    for (i = 1; i <= nb_packet; i++)
 800c158:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c15a:	3301      	adds	r3, #1
 800c15c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c15e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	429a      	cmp	r2, r3
 800c164:	f77f aeff 	ble.w	800bf66 <TST_RX_Start+0x72>
    }
    TestState &= ~RX_TEST_LORA;
 800c168:	4b07      	ldr	r3, [pc, #28]	; (800c188 <TST_RX_Start+0x294>)
 800c16a:	781b      	ldrb	r3, [r3, #0]
 800c16c:	f023 0308 	bic.w	r3, r3, #8
 800c170:	b2da      	uxtb	r2, r3
 800c172:	4b05      	ldr	r3, [pc, #20]	; (800c188 <TST_RX_Start+0x294>)
 800c174:	701a      	strb	r2, [r3, #0]
    return 0;
 800c176:	2300      	movs	r3, #0
 800c178:	e001      	b.n	800c17e <TST_RX_Start+0x28a>
  }
  else
  {
    return -1;
 800c17a:	f04f 33ff 	mov.w	r3, #4294967295
  }
  /* USER CODE BEGIN TST_RX_Start_2 */

  /* USER CODE END TST_RX_Start_2 */
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3764      	adds	r7, #100	; 0x64
 800c182:	46bd      	mov	sp, r7
 800c184:	bd90      	pop	{r4, r7, pc}
 800c186:	bf00      	nop
 800c188:	2000101c 	.word	0x2000101c
 800c18c:	20001038 	.word	0x20001038
 800c190:	0800c1dd 	.word	0x0800c1dd
 800c194:	0800c1f5 	.word	0x0800c1f5
 800c198:	0800c23d 	.word	0x0800c23d
 800c19c:	0800c255 	.word	0x0800c255
 800c1a0:	0800c26d 	.word	0x0800c26d
 800c1a4:	08023310 	.word	0x08023310
 800c1a8:	2000005c 	.word	0x2000005c
 800c1ac:	080224f0 	.word	0x080224f0
 800c1b0:	20001028 	.word	0x20001028
 800c1b4:	20001034 	.word	0x20001034
 800c1b8:	20001036 	.word	0x20001036
 800c1bc:	08022540 	.word	0x08022540
 800c1c0:	0802254c 	.word	0x0802254c
 800c1c4:	0802256c 	.word	0x0802256c
 800c1c8:	2000102c 	.word	0x2000102c
 800c1cc:	08022590 	.word	0x08022590
 800c1d0:	20001030 	.word	0x20001030
 800c1d4:	08022534 	.word	0x08022534
 800c1d8:	080225a0 	.word	0x080225a0

0800c1dc <OnTxDone>:
/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/

void OnTxDone(void)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone_1 */

  /* USER CODE END OnTxDone_1 */
  /* Set TxDone flag */
  RadioTxDone_flag = 1;
 800c1e0:	4b03      	ldr	r3, [pc, #12]	; (800c1f0 <OnTxDone+0x14>)
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_RadioOnTstRF);
 800c1e6:	2001      	movs	r0, #1
 800c1e8:	f012 ff8a 	bl	801f100 <UTIL_SEQ_SetEvt>
  /* USER CODE BEGIN OnTxDone_2 */

  /* USER CODE END OnTxDone_2 */
}
 800c1ec:	bf00      	nop
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	20001020 	.word	0x20001020

0800c1f4 <OnRxDone>:

void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	4608      	mov	r0, r1
 800c1fe:	4611      	mov	r1, r2
 800c200:	461a      	mov	r2, r3
 800c202:	4603      	mov	r3, r0
 800c204:	817b      	strh	r3, [r7, #10]
 800c206:	460b      	mov	r3, r1
 800c208:	813b      	strh	r3, [r7, #8]
 800c20a:	4613      	mov	r3, r2
 800c20c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone_1 */

  /* USER CODE END OnRxDone_1 */
  last_rx_rssi = rssi;
 800c20e:	4a08      	ldr	r2, [pc, #32]	; (800c230 <OnRxDone+0x3c>)
 800c210:	893b      	ldrh	r3, [r7, #8]
 800c212:	8013      	strh	r3, [r2, #0]
  last_rx_LoraSnr_FskCfo = LoraSnr_FskCfo;
 800c214:	4a07      	ldr	r2, [pc, #28]	; (800c234 <OnRxDone+0x40>)
 800c216:	79fb      	ldrb	r3, [r7, #7]
 800c218:	7013      	strb	r3, [r2, #0]

  /* Set Rxdone flag */
  RadioRxDone_flag = 1;
 800c21a:	4b07      	ldr	r3, [pc, #28]	; (800c238 <OnRxDone+0x44>)
 800c21c:	2201      	movs	r2, #1
 800c21e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_RadioOnTstRF);
 800c220:	2001      	movs	r0, #1
 800c222:	f012 ff6d 	bl	801f100 <UTIL_SEQ_SetEvt>
  /* USER CODE BEGIN OnRxDone_2 */

  /* USER CODE END OnRxDone_2 */
}
 800c226:	bf00      	nop
 800c228:	3710      	adds	r7, #16
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}
 800c22e:	bf00      	nop
 800c230:	20001034 	.word	0x20001034
 800c234:	20001036 	.word	0x20001036
 800c238:	20001028 	.word	0x20001028

0800c23c <OnTxTimeout>:

void OnTxTimeout(void)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout_1 */

  /* USER CODE END OnTxTimeout_1 */
  /* Set timeout flag */
  RadioTxTimeout_flag = 1;
 800c240:	4b03      	ldr	r3, [pc, #12]	; (800c250 <OnTxTimeout+0x14>)
 800c242:	2201      	movs	r2, #1
 800c244:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_RadioOnTstRF);
 800c246:	2001      	movs	r0, #1
 800c248:	f012 ff5a 	bl	801f100 <UTIL_SEQ_SetEvt>
  /* USER CODE BEGIN OnTxTimeout_2 */

  /* USER CODE END OnTxTimeout_2 */
}
 800c24c:	bf00      	nop
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	20001024 	.word	0x20001024

0800c254 <OnRxTimeout>:

void OnRxTimeout(void)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout_1 */

  /* USER CODE END OnRxTimeout_1 */
  /* Set timeout flag */
  RadioRxTimeout_flag = 1;
 800c258:	4b03      	ldr	r3, [pc, #12]	; (800c268 <OnRxTimeout+0x14>)
 800c25a:	2201      	movs	r2, #1
 800c25c:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_RadioOnTstRF);
 800c25e:	2001      	movs	r0, #1
 800c260:	f012 ff4e 	bl	801f100 <UTIL_SEQ_SetEvt>
  /* USER CODE BEGIN OnRxTimeout_2 */

  /* USER CODE END OnRxTimeout_2 */
}
 800c264:	bf00      	nop
 800c266:	bd80      	pop	{r7, pc}
 800c268:	2000102c 	.word	0x2000102c

0800c26c <OnRxError>:

void OnRxError(void)
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError_1 */

  /* USER CODE END OnRxError_1 */
  /* Set error flag */
  RadioError_flag = 1;
 800c270:	4b03      	ldr	r3, [pc, #12]	; (800c280 <OnRxError+0x14>)
 800c272:	2201      	movs	r2, #1
 800c274:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_SetEvt(1 << CFG_SEQ_Evt_RadioOnTstRF);
 800c276:	2001      	movs	r0, #1
 800c278:	f012 ff42 	bl	801f100 <UTIL_SEQ_SetEvt>
  /* USER CODE BEGIN OnRxError_2 */

  /* USER CODE END OnRxError_2 */
}
 800c27c:	bf00      	nop
 800c27e:	bd80      	pop	{r7, pc}
 800c280:	20001030 	.word	0x20001030

0800c284 <Prbs9_generator>:

static int32_t Prbs9_generator(uint8_t *payload, uint8_t len)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b086      	sub	sp, #24
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
 800c28c:	460b      	mov	r3, r1
 800c28e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN Prbs9_generator_1 */

  /* USER CODE END Prbs9_generator_1 */
  uint16_t prbs9_val = PRBS9_INIT;
 800c290:	2302      	movs	r3, #2
 800c292:	82fb      	strh	r3, [r7, #22]
  /*init payload to 0*/
  UTIL_MEM_set_8(payload, 0, len);
 800c294:	78fb      	ldrb	r3, [r7, #3]
 800c296:	b29b      	uxth	r3, r3
 800c298:	461a      	mov	r2, r3
 800c29a:	2100      	movs	r1, #0
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f012 fde2 	bl	801ee66 <UTIL_MEM_set_8>

  for (int32_t i = 0; i < len * 8; i++)
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	613b      	str	r3, [r7, #16]
 800c2a6:	e033      	b.n	800c310 <Prbs9_generator+0x8c>
  {
    /*fill buffer with prbs9 sequence*/
    int32_t newbit = (((prbs9_val >> 8) ^ (prbs9_val >> 4)) & 1);
 800c2a8:	8afb      	ldrh	r3, [r7, #22]
 800c2aa:	0a1b      	lsrs	r3, r3, #8
 800c2ac:	b29a      	uxth	r2, r3
 800c2ae:	8afb      	ldrh	r3, [r7, #22]
 800c2b0:	091b      	lsrs	r3, r3, #4
 800c2b2:	b29b      	uxth	r3, r3
 800c2b4:	4053      	eors	r3, r2
 800c2b6:	b29b      	uxth	r3, r3
 800c2b8:	f003 0301 	and.w	r3, r3, #1
 800c2bc:	60fb      	str	r3, [r7, #12]
    prbs9_val = ((prbs9_val << 1) | newbit) & 0x01ff;
 800c2be:	8afb      	ldrh	r3, [r7, #22]
 800c2c0:	005b      	lsls	r3, r3, #1
 800c2c2:	b21a      	sxth	r2, r3
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	b21b      	sxth	r3, r3
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	b21b      	sxth	r3, r3
 800c2cc:	b29b      	uxth	r3, r3
 800c2ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2d2:	82fb      	strh	r3, [r7, #22]
    payload[i / 8] |= ((prbs9_val & 0x1) << (i % 8));
 800c2d4:	693b      	ldr	r3, [r7, #16]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	da00      	bge.n	800c2dc <Prbs9_generator+0x58>
 800c2da:	3307      	adds	r3, #7
 800c2dc:	10db      	asrs	r3, r3, #3
 800c2de:	4618      	mov	r0, r3
 800c2e0:	4602      	mov	r2, r0
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	4413      	add	r3, r2
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	b25a      	sxtb	r2, r3
 800c2ea:	8afb      	ldrh	r3, [r7, #22]
 800c2ec:	f003 0101 	and.w	r1, r3, #1
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	f003 0307 	and.w	r3, r3, #7
 800c2f6:	fa01 f303 	lsl.w	r3, r1, r3
 800c2fa:	b25b      	sxtb	r3, r3
 800c2fc:	4313      	orrs	r3, r2
 800c2fe:	b25a      	sxtb	r2, r3
 800c300:	4601      	mov	r1, r0
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	440b      	add	r3, r1
 800c306:	b2d2      	uxtb	r2, r2
 800c308:	701a      	strb	r2, [r3, #0]
  for (int32_t i = 0; i < len * 8; i++)
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	3301      	adds	r3, #1
 800c30e:	613b      	str	r3, [r7, #16]
 800c310:	78fb      	ldrb	r3, [r7, #3]
 800c312:	00db      	lsls	r3, r3, #3
 800c314:	693a      	ldr	r2, [r7, #16]
 800c316:	429a      	cmp	r2, r3
 800c318:	dbc6      	blt.n	800c2a8 <Prbs9_generator+0x24>
  }
  return 0;
 800c31a:	2300      	movs	r3, #0
  /* USER CODE BEGIN Prbs9_generator_2 */

  /* USER CODE END Prbs9_generator_2 */
}
 800c31c:	4618      	mov	r0, r3
 800c31e:	3718      	adds	r7, #24
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_Init();
 800c328:	f7f6 f86e 	bl	8002408 <BSP_RADIO_Init>
 800c32c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c32e:	4618      	mov	r0, r3
 800c330:	bd80      	pop	{r7, pc}

0800c332 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800c332:	b580      	push	{r7, lr}
 800c334:	b082      	sub	sp, #8
 800c336:	af00      	add	r7, sp, #0
 800c338:	4603      	mov	r3, r0
 800c33a:	71fb      	strb	r3, [r7, #7]
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800c33c:	79fb      	ldrb	r3, [r7, #7]
 800c33e:	4618      	mov	r0, r3
 800c340:	f7f6 f896 	bl	8002470 <BSP_RADIO_ConfigRFSwitch>
 800c344:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800c346:	4618      	mov	r0, r3
 800c348:	3708      	adds	r7, #8
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_GetTxConfig();
 800c352:	f7f6 f8db 	bl	800250c <BSP_RADIO_GetTxConfig>
 800c356:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800c358:	4618      	mov	r0, r3
 800c35a:	bd80      	pop	{r7, pc}

0800c35c <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsTCXO();
 800c360:	f7f6 f8db 	bl	800251a <BSP_RADIO_IsTCXO>
 800c364:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c366:	4618      	mov	r0, r3
 800c368:	bd80      	pop	{r7, pc}

0800c36a <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800c36a:	b580      	push	{r7, lr}
 800c36c:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsDCDC();
 800c36e:	f7f6 f8db 	bl	8002528 <BSP_RADIO_IsDCDC>
 800c372:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c374:	4618      	mov	r0, r3
 800c376:	bd80      	pop	{r7, pc}

0800c378 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c378:	b480      	push	{r7}
 800c37a:	b085      	sub	sp, #20
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	4603      	mov	r3, r0
 800c380:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c382:	2300      	movs	r3, #0
 800c384:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c386:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c38a:	2b84      	cmp	r3, #132	; 0x84
 800c38c:	d005      	beq.n	800c39a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c38e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	4413      	add	r3, r2
 800c396:	3303      	adds	r3, #3
 800c398:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c39a:	68fb      	ldr	r3, [r7, #12]
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bc80      	pop	{r7}
 800c3a4:	4770      	bx	lr

0800c3a6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c3a6:	b580      	push	{r7, lr}
 800c3a8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c3aa:	f000 fad9 	bl	800c960 <vTaskStartScheduler>
  
  return osOK;
 800c3ae:	2300      	movs	r3, #0
}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	bd80      	pop	{r7, pc}

0800c3b4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c3b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3b6:	b089      	sub	sp, #36	; 0x24
 800c3b8:	af04      	add	r7, sp, #16
 800c3ba:	6078      	str	r0, [r7, #4]
 800c3bc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	695b      	ldr	r3, [r3, #20]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d020      	beq.n	800c408 <osThreadCreate+0x54>
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	699b      	ldr	r3, [r3, #24]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d01c      	beq.n	800c408 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	685c      	ldr	r4, [r3, #4]
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	691e      	ldr	r6, [r3, #16]
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	f7ff ffc9 	bl	800c378 <makeFreeRtosPriority>
 800c3e6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	695b      	ldr	r3, [r3, #20]
 800c3ec:	687a      	ldr	r2, [r7, #4]
 800c3ee:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c3f0:	9202      	str	r2, [sp, #8]
 800c3f2:	9301      	str	r3, [sp, #4]
 800c3f4:	9100      	str	r1, [sp, #0]
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	4632      	mov	r2, r6
 800c3fa:	4629      	mov	r1, r5
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	f000 f8e8 	bl	800c5d2 <xTaskCreateStatic>
 800c402:	4603      	mov	r3, r0
 800c404:	60fb      	str	r3, [r7, #12]
 800c406:	e01c      	b.n	800c442 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	685c      	ldr	r4, [r3, #4]
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c414:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c41c:	4618      	mov	r0, r3
 800c41e:	f7ff ffab 	bl	800c378 <makeFreeRtosPriority>
 800c422:	4602      	mov	r2, r0
 800c424:	f107 030c 	add.w	r3, r7, #12
 800c428:	9301      	str	r3, [sp, #4]
 800c42a:	9200      	str	r2, [sp, #0]
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	4632      	mov	r2, r6
 800c430:	4629      	mov	r1, r5
 800c432:	4620      	mov	r0, r4
 800c434:	f000 f92a 	bl	800c68c <xTaskCreate>
 800c438:	4603      	mov	r3, r0
 800c43a:	2b01      	cmp	r3, #1
 800c43c:	d001      	beq.n	800c442 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800c43e:	2300      	movs	r3, #0
 800c440:	e000      	b.n	800c444 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c442:	68fb      	ldr	r3, [r7, #12]
}
 800c444:	4618      	mov	r0, r3
 800c446:	3714      	adds	r7, #20
 800c448:	46bd      	mov	sp, r7
 800c44a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c44c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b084      	sub	sp, #16
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d001      	beq.n	800c462 <osDelay+0x16>
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	e000      	b.n	800c464 <osDelay+0x18>
 800c462:	2301      	movs	r3, #1
 800c464:	4618      	mov	r0, r3
 800c466:	f000 fa47 	bl	800c8f8 <vTaskDelay>
  
  return osOK;
 800c46a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3710      	adds	r7, #16
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c474:	b480      	push	{r7}
 800c476:	b083      	sub	sp, #12
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	f103 0208 	add.w	r2, r3, #8
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f04f 32ff 	mov.w	r2, #4294967295
 800c48c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f103 0208 	add.w	r2, r3, #8
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f103 0208 	add.w	r2, r3, #8
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	2200      	movs	r2, #0
 800c4a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bc80      	pop	{r7}
 800c4b0:	4770      	bx	lr

0800c4b2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c4b2:	b480      	push	{r7}
 800c4b4:	b083      	sub	sp, #12
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c4c0:	bf00      	nop
 800c4c2:	370c      	adds	r7, #12
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bc80      	pop	{r7}
 800c4c8:	4770      	bx	lr

0800c4ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c4ca:	b480      	push	{r7}
 800c4cc:	b085      	sub	sp, #20
 800c4ce:	af00      	add	r7, sp, #0
 800c4d0:	6078      	str	r0, [r7, #4]
 800c4d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	685b      	ldr	r3, [r3, #4]
 800c4d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	68fa      	ldr	r2, [r7, #12]
 800c4de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	689a      	ldr	r2, [r3, #8]
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	689b      	ldr	r3, [r3, #8]
 800c4ec:	683a      	ldr	r2, [r7, #0]
 800c4ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	683a      	ldr	r2, [r7, #0]
 800c4f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	687a      	ldr	r2, [r7, #4]
 800c4fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	1c5a      	adds	r2, r3, #1
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	601a      	str	r2, [r3, #0]
}
 800c506:	bf00      	nop
 800c508:	3714      	adds	r7, #20
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bc80      	pop	{r7}
 800c50e:	4770      	bx	lr

0800c510 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c510:	b480      	push	{r7}
 800c512:	b085      	sub	sp, #20
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c526:	d103      	bne.n	800c530 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	691b      	ldr	r3, [r3, #16]
 800c52c:	60fb      	str	r3, [r7, #12]
 800c52e:	e00c      	b.n	800c54a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	3308      	adds	r3, #8
 800c534:	60fb      	str	r3, [r7, #12]
 800c536:	e002      	b.n	800c53e <vListInsert+0x2e>
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	685b      	ldr	r3, [r3, #4]
 800c53c:	60fb      	str	r3, [r7, #12]
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	685b      	ldr	r3, [r3, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	429a      	cmp	r2, r3
 800c548:	d2f6      	bcs.n	800c538 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	685a      	ldr	r2, [r3, #4]
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	685b      	ldr	r3, [r3, #4]
 800c556:	683a      	ldr	r2, [r7, #0]
 800c558:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	68fa      	ldr	r2, [r7, #12]
 800c55e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	683a      	ldr	r2, [r7, #0]
 800c564:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	687a      	ldr	r2, [r7, #4]
 800c56a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	1c5a      	adds	r2, r3, #1
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	601a      	str	r2, [r3, #0]
}
 800c576:	bf00      	nop
 800c578:	3714      	adds	r7, #20
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bc80      	pop	{r7}
 800c57e:	4770      	bx	lr

0800c580 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c580:	b480      	push	{r7}
 800c582:	b085      	sub	sp, #20
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	691b      	ldr	r3, [r3, #16]
 800c58c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	685b      	ldr	r3, [r3, #4]
 800c592:	687a      	ldr	r2, [r7, #4]
 800c594:	6892      	ldr	r2, [r2, #8]
 800c596:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	689b      	ldr	r3, [r3, #8]
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	6852      	ldr	r2, [r2, #4]
 800c5a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	685b      	ldr	r3, [r3, #4]
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d103      	bne.n	800c5b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	689a      	ldr	r2, [r3, #8]
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	1e5a      	subs	r2, r3, #1
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	3714      	adds	r7, #20
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bc80      	pop	{r7}
 800c5d0:	4770      	bx	lr

0800c5d2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5d2:	b580      	push	{r7, lr}
 800c5d4:	b08e      	sub	sp, #56	; 0x38
 800c5d6:	af04      	add	r7, sp, #16
 800c5d8:	60f8      	str	r0, [r7, #12]
 800c5da:	60b9      	str	r1, [r7, #8]
 800c5dc:	607a      	str	r2, [r7, #4]
 800c5de:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c5e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d10a      	bne.n	800c5fc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c5e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ea:	f383 8811 	msr	BASEPRI, r3
 800c5ee:	f3bf 8f6f 	isb	sy
 800c5f2:	f3bf 8f4f 	dsb	sy
 800c5f6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c5f8:	bf00      	nop
 800c5fa:	e7fe      	b.n	800c5fa <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d10a      	bne.n	800c618 <xTaskCreateStatic+0x46>
	__asm volatile
 800c602:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c606:	f383 8811 	msr	BASEPRI, r3
 800c60a:	f3bf 8f6f 	isb	sy
 800c60e:	f3bf 8f4f 	dsb	sy
 800c612:	61fb      	str	r3, [r7, #28]
}
 800c614:	bf00      	nop
 800c616:	e7fe      	b.n	800c616 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c618:	2354      	movs	r3, #84	; 0x54
 800c61a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c61c:	693b      	ldr	r3, [r7, #16]
 800c61e:	2b54      	cmp	r3, #84	; 0x54
 800c620:	d00a      	beq.n	800c638 <xTaskCreateStatic+0x66>
	__asm volatile
 800c622:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c626:	f383 8811 	msr	BASEPRI, r3
 800c62a:	f3bf 8f6f 	isb	sy
 800c62e:	f3bf 8f4f 	dsb	sy
 800c632:	61bb      	str	r3, [r7, #24]
}
 800c634:	bf00      	nop
 800c636:	e7fe      	b.n	800c636 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c638:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c63a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d01e      	beq.n	800c67e <xTaskCreateStatic+0xac>
 800c640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c642:	2b00      	cmp	r3, #0
 800c644:	d01b      	beq.n	800c67e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c648:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c64c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c64e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c652:	2202      	movs	r2, #2
 800c654:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c658:	2300      	movs	r3, #0
 800c65a:	9303      	str	r3, [sp, #12]
 800c65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c65e:	9302      	str	r3, [sp, #8]
 800c660:	f107 0314 	add.w	r3, r7, #20
 800c664:	9301      	str	r3, [sp, #4]
 800c666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c668:	9300      	str	r3, [sp, #0]
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	687a      	ldr	r2, [r7, #4]
 800c66e:	68b9      	ldr	r1, [r7, #8]
 800c670:	68f8      	ldr	r0, [r7, #12]
 800c672:	f000 f850 	bl	800c716 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c676:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c678:	f000 f8d4 	bl	800c824 <prvAddNewTaskToReadyList>
 800c67c:	e001      	b.n	800c682 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c67e:	2300      	movs	r3, #0
 800c680:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c682:	697b      	ldr	r3, [r7, #20]
	}
 800c684:	4618      	mov	r0, r3
 800c686:	3728      	adds	r7, #40	; 0x28
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b08c      	sub	sp, #48	; 0x30
 800c690:	af04      	add	r7, sp, #16
 800c692:	60f8      	str	r0, [r7, #12]
 800c694:	60b9      	str	r1, [r7, #8]
 800c696:	603b      	str	r3, [r7, #0]
 800c698:	4613      	mov	r3, r2
 800c69a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c69c:	88fb      	ldrh	r3, [r7, #6]
 800c69e:	009b      	lsls	r3, r3, #2
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	f001 f823 	bl	800d6ec <pvPortMalloc>
 800c6a6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d00e      	beq.n	800c6cc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c6ae:	2054      	movs	r0, #84	; 0x54
 800c6b0:	f001 f81c 	bl	800d6ec <pvPortMalloc>
 800c6b4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d003      	beq.n	800c6c4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	697a      	ldr	r2, [r7, #20]
 800c6c0:	631a      	str	r2, [r3, #48]	; 0x30
 800c6c2:	e005      	b.n	800c6d0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6c4:	6978      	ldr	r0, [r7, #20]
 800c6c6:	f001 f8d5 	bl	800d874 <vPortFree>
 800c6ca:	e001      	b.n	800c6d0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6d0:	69fb      	ldr	r3, [r7, #28]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d017      	beq.n	800c706 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6d6:	69fb      	ldr	r3, [r7, #28]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c6de:	88fa      	ldrh	r2, [r7, #6]
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	9303      	str	r3, [sp, #12]
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	9302      	str	r3, [sp, #8]
 800c6e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6ea:	9301      	str	r3, [sp, #4]
 800c6ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	68b9      	ldr	r1, [r7, #8]
 800c6f4:	68f8      	ldr	r0, [r7, #12]
 800c6f6:	f000 f80e 	bl	800c716 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c6fa:	69f8      	ldr	r0, [r7, #28]
 800c6fc:	f000 f892 	bl	800c824 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c700:	2301      	movs	r3, #1
 800c702:	61bb      	str	r3, [r7, #24]
 800c704:	e002      	b.n	800c70c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c706:	f04f 33ff 	mov.w	r3, #4294967295
 800c70a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c70c:	69bb      	ldr	r3, [r7, #24]
	}
 800c70e:	4618      	mov	r0, r3
 800c710:	3720      	adds	r7, #32
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}

0800c716 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c716:	b580      	push	{r7, lr}
 800c718:	b088      	sub	sp, #32
 800c71a:	af00      	add	r7, sp, #0
 800c71c:	60f8      	str	r0, [r7, #12]
 800c71e:	60b9      	str	r1, [r7, #8]
 800c720:	607a      	str	r2, [r7, #4]
 800c722:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c72e:	3b01      	subs	r3, #1
 800c730:	009b      	lsls	r3, r3, #2
 800c732:	4413      	add	r3, r2
 800c734:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	f023 0307 	bic.w	r3, r3, #7
 800c73c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c73e:	69bb      	ldr	r3, [r7, #24]
 800c740:	f003 0307 	and.w	r3, r3, #7
 800c744:	2b00      	cmp	r3, #0
 800c746:	d00a      	beq.n	800c75e <prvInitialiseNewTask+0x48>
	__asm volatile
 800c748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c74c:	f383 8811 	msr	BASEPRI, r3
 800c750:	f3bf 8f6f 	isb	sy
 800c754:	f3bf 8f4f 	dsb	sy
 800c758:	617b      	str	r3, [r7, #20]
}
 800c75a:	bf00      	nop
 800c75c:	e7fe      	b.n	800c75c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d01f      	beq.n	800c7a4 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c764:	2300      	movs	r3, #0
 800c766:	61fb      	str	r3, [r7, #28]
 800c768:	e012      	b.n	800c790 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c76a:	68ba      	ldr	r2, [r7, #8]
 800c76c:	69fb      	ldr	r3, [r7, #28]
 800c76e:	4413      	add	r3, r2
 800c770:	7819      	ldrb	r1, [r3, #0]
 800c772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	4413      	add	r3, r2
 800c778:	3334      	adds	r3, #52	; 0x34
 800c77a:	460a      	mov	r2, r1
 800c77c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c77e:	68ba      	ldr	r2, [r7, #8]
 800c780:	69fb      	ldr	r3, [r7, #28]
 800c782:	4413      	add	r3, r2
 800c784:	781b      	ldrb	r3, [r3, #0]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d006      	beq.n	800c798 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c78a:	69fb      	ldr	r3, [r7, #28]
 800c78c:	3301      	adds	r3, #1
 800c78e:	61fb      	str	r3, [r7, #28]
 800c790:	69fb      	ldr	r3, [r7, #28]
 800c792:	2b0f      	cmp	r3, #15
 800c794:	d9e9      	bls.n	800c76a <prvInitialiseNewTask+0x54>
 800c796:	e000      	b.n	800c79a <prvInitialiseNewTask+0x84>
			{
				break;
 800c798:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c79c:	2200      	movs	r2, #0
 800c79e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c7a2:	e003      	b.n	800c7ac <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7ae:	2b06      	cmp	r3, #6
 800c7b0:	d901      	bls.n	800c7b6 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7b2:	2306      	movs	r3, #6
 800c7b4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c7b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7ba:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c7bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7c0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ca:	3304      	adds	r3, #4
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f7ff fe70 	bl	800c4b2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7d4:	3318      	adds	r3, #24
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7ff fe6b 	bl	800c4b2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7e4:	f1c3 0207 	rsb	r2, r3, #7
 800c7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c7ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7f0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c7f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c800:	683a      	ldr	r2, [r7, #0]
 800c802:	68f9      	ldr	r1, [r7, #12]
 800c804:	69b8      	ldr	r0, [r7, #24]
 800c806:	f000 fcd7 	bl	800d1b8 <pxPortInitialiseStack>
 800c80a:	4602      	mov	r2, r0
 800c80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c80e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c812:	2b00      	cmp	r3, #0
 800c814:	d002      	beq.n	800c81c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c81a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c81c:	bf00      	nop
 800c81e:	3720      	adds	r7, #32
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}

0800c824 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b082      	sub	sp, #8
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c82c:	f000 fdb6 	bl	800d39c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c830:	4b2a      	ldr	r3, [pc, #168]	; (800c8dc <prvAddNewTaskToReadyList+0xb8>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	3301      	adds	r3, #1
 800c836:	4a29      	ldr	r2, [pc, #164]	; (800c8dc <prvAddNewTaskToReadyList+0xb8>)
 800c838:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c83a:	4b29      	ldr	r3, [pc, #164]	; (800c8e0 <prvAddNewTaskToReadyList+0xbc>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d109      	bne.n	800c856 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c842:	4a27      	ldr	r2, [pc, #156]	; (800c8e0 <prvAddNewTaskToReadyList+0xbc>)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c848:	4b24      	ldr	r3, [pc, #144]	; (800c8dc <prvAddNewTaskToReadyList+0xb8>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d110      	bne.n	800c872 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c850:	f000 fb70 	bl	800cf34 <prvInitialiseTaskLists>
 800c854:	e00d      	b.n	800c872 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c856:	4b23      	ldr	r3, [pc, #140]	; (800c8e4 <prvAddNewTaskToReadyList+0xc0>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d109      	bne.n	800c872 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c85e:	4b20      	ldr	r3, [pc, #128]	; (800c8e0 <prvAddNewTaskToReadyList+0xbc>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c868:	429a      	cmp	r2, r3
 800c86a:	d802      	bhi.n	800c872 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c86c:	4a1c      	ldr	r2, [pc, #112]	; (800c8e0 <prvAddNewTaskToReadyList+0xbc>)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c872:	4b1d      	ldr	r3, [pc, #116]	; (800c8e8 <prvAddNewTaskToReadyList+0xc4>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	3301      	adds	r3, #1
 800c878:	4a1b      	ldr	r2, [pc, #108]	; (800c8e8 <prvAddNewTaskToReadyList+0xc4>)
 800c87a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c880:	2201      	movs	r2, #1
 800c882:	409a      	lsls	r2, r3
 800c884:	4b19      	ldr	r3, [pc, #100]	; (800c8ec <prvAddNewTaskToReadyList+0xc8>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	4313      	orrs	r3, r2
 800c88a:	4a18      	ldr	r2, [pc, #96]	; (800c8ec <prvAddNewTaskToReadyList+0xc8>)
 800c88c:	6013      	str	r3, [r2, #0]
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c892:	4613      	mov	r3, r2
 800c894:	009b      	lsls	r3, r3, #2
 800c896:	4413      	add	r3, r2
 800c898:	009b      	lsls	r3, r3, #2
 800c89a:	4a15      	ldr	r2, [pc, #84]	; (800c8f0 <prvAddNewTaskToReadyList+0xcc>)
 800c89c:	441a      	add	r2, r3
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	3304      	adds	r3, #4
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	4610      	mov	r0, r2
 800c8a6:	f7ff fe10 	bl	800c4ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c8aa:	f000 fda7 	bl	800d3fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c8ae:	4b0d      	ldr	r3, [pc, #52]	; (800c8e4 <prvAddNewTaskToReadyList+0xc0>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d00e      	beq.n	800c8d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c8b6:	4b0a      	ldr	r3, [pc, #40]	; (800c8e0 <prvAddNewTaskToReadyList+0xbc>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8c0:	429a      	cmp	r2, r3
 800c8c2:	d207      	bcs.n	800c8d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c8c4:	4b0b      	ldr	r3, [pc, #44]	; (800c8f4 <prvAddNewTaskToReadyList+0xd0>)
 800c8c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8ca:	601a      	str	r2, [r3, #0]
 800c8cc:	f3bf 8f4f 	dsb	sy
 800c8d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8d4:	bf00      	nop
 800c8d6:	3708      	adds	r7, #8
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd80      	pop	{r7, pc}
 800c8dc:	20001254 	.word	0x20001254
 800c8e0:	20001154 	.word	0x20001154
 800c8e4:	20001260 	.word	0x20001260
 800c8e8:	20001270 	.word	0x20001270
 800c8ec:	2000125c 	.word	0x2000125c
 800c8f0:	20001158 	.word	0x20001158
 800c8f4:	e000ed04 	.word	0xe000ed04

0800c8f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b084      	sub	sp, #16
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c900:	2300      	movs	r3, #0
 800c902:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d017      	beq.n	800c93a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c90a:	4b13      	ldr	r3, [pc, #76]	; (800c958 <vTaskDelay+0x60>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d00a      	beq.n	800c928 <vTaskDelay+0x30>
	__asm volatile
 800c912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c916:	f383 8811 	msr	BASEPRI, r3
 800c91a:	f3bf 8f6f 	isb	sy
 800c91e:	f3bf 8f4f 	dsb	sy
 800c922:	60bb      	str	r3, [r7, #8]
}
 800c924:	bf00      	nop
 800c926:	e7fe      	b.n	800c926 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c928:	f000 f87a 	bl	800ca20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c92c:	2100      	movs	r1, #0
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	f000 fbdc 	bl	800d0ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c934:	f000 f8bc 	bl	800cab0 <xTaskResumeAll>
 800c938:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d107      	bne.n	800c950 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c940:	4b06      	ldr	r3, [pc, #24]	; (800c95c <vTaskDelay+0x64>)
 800c942:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c946:	601a      	str	r2, [r3, #0]
 800c948:	f3bf 8f4f 	dsb	sy
 800c94c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c950:	bf00      	nop
 800c952:	3710      	adds	r7, #16
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}
 800c958:	2000127c 	.word	0x2000127c
 800c95c:	e000ed04 	.word	0xe000ed04

0800c960 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b08a      	sub	sp, #40	; 0x28
 800c964:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c966:	2300      	movs	r3, #0
 800c968:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c96a:	2300      	movs	r3, #0
 800c96c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c96e:	463a      	mov	r2, r7
 800c970:	1d39      	adds	r1, r7, #4
 800c972:	f107 0308 	add.w	r3, r7, #8
 800c976:	4618      	mov	r0, r3
 800c978:	f7f4 fad2 	bl	8000f20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c97c:	6839      	ldr	r1, [r7, #0]
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	68ba      	ldr	r2, [r7, #8]
 800c982:	9202      	str	r2, [sp, #8]
 800c984:	9301      	str	r3, [sp, #4]
 800c986:	2300      	movs	r3, #0
 800c988:	9300      	str	r3, [sp, #0]
 800c98a:	2300      	movs	r3, #0
 800c98c:	460a      	mov	r2, r1
 800c98e:	491e      	ldr	r1, [pc, #120]	; (800ca08 <vTaskStartScheduler+0xa8>)
 800c990:	481e      	ldr	r0, [pc, #120]	; (800ca0c <vTaskStartScheduler+0xac>)
 800c992:	f7ff fe1e 	bl	800c5d2 <xTaskCreateStatic>
 800c996:	4603      	mov	r3, r0
 800c998:	4a1d      	ldr	r2, [pc, #116]	; (800ca10 <vTaskStartScheduler+0xb0>)
 800c99a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c99c:	4b1c      	ldr	r3, [pc, #112]	; (800ca10 <vTaskStartScheduler+0xb0>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d002      	beq.n	800c9aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	617b      	str	r3, [r7, #20]
 800c9a8:	e001      	b.n	800c9ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	d116      	bne.n	800c9e2 <vTaskStartScheduler+0x82>
	__asm volatile
 800c9b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9b8:	f383 8811 	msr	BASEPRI, r3
 800c9bc:	f3bf 8f6f 	isb	sy
 800c9c0:	f3bf 8f4f 	dsb	sy
 800c9c4:	613b      	str	r3, [r7, #16]
}
 800c9c6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c9c8:	4b12      	ldr	r3, [pc, #72]	; (800ca14 <vTaskStartScheduler+0xb4>)
 800c9ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c9ce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c9d0:	4b11      	ldr	r3, [pc, #68]	; (800ca18 <vTaskStartScheduler+0xb8>)
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c9d6:	4b11      	ldr	r3, [pc, #68]	; (800ca1c <vTaskStartScheduler+0xbc>)
 800c9d8:	2200      	movs	r2, #0
 800c9da:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c9dc:	f000 fc6c 	bl	800d2b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c9e0:	e00e      	b.n	800ca00 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9e8:	d10a      	bne.n	800ca00 <vTaskStartScheduler+0xa0>
	__asm volatile
 800c9ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9ee:	f383 8811 	msr	BASEPRI, r3
 800c9f2:	f3bf 8f6f 	isb	sy
 800c9f6:	f3bf 8f4f 	dsb	sy
 800c9fa:	60fb      	str	r3, [r7, #12]
}
 800c9fc:	bf00      	nop
 800c9fe:	e7fe      	b.n	800c9fe <vTaskStartScheduler+0x9e>
}
 800ca00:	bf00      	nop
 800ca02:	3718      	adds	r7, #24
 800ca04:	46bd      	mov	sp, r7
 800ca06:	bd80      	pop	{r7, pc}
 800ca08:	080225c0 	.word	0x080225c0
 800ca0c:	0800ce59 	.word	0x0800ce59
 800ca10:	20001278 	.word	0x20001278
 800ca14:	20001274 	.word	0x20001274
 800ca18:	20001260 	.word	0x20001260
 800ca1c:	20001258 	.word	0x20001258

0800ca20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ca20:	b480      	push	{r7}
 800ca22:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ca24:	4b04      	ldr	r3, [pc, #16]	; (800ca38 <vTaskSuspendAll+0x18>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	3301      	adds	r3, #1
 800ca2a:	4a03      	ldr	r2, [pc, #12]	; (800ca38 <vTaskSuspendAll+0x18>)
 800ca2c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ca2e:	bf00      	nop
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bc80      	pop	{r7}
 800ca34:	4770      	bx	lr
 800ca36:	bf00      	nop
 800ca38:	2000127c 	.word	0x2000127c

0800ca3c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800ca3c:	b480      	push	{r7}
 800ca3e:	b085      	sub	sp, #20
 800ca40:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800ca42:	2300      	movs	r3, #0
 800ca44:	60bb      	str	r3, [r7, #8]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#else
		{
			const UBaseType_t uxLeastSignificantBit = ( UBaseType_t ) 0x01;
 800ca46:	2301      	movs	r3, #1
 800ca48:	607b      	str	r3, [r7, #4]
			/* When port optimised task selection is used the uxTopReadyPriority
			variable is used as a bit map.  If bits other than the least
			significant bit are set then there are tasks that have a priority
			above the idle priority that are in the Ready state.  This takes
			care of the case where the co-operative scheduler is in use. */
			if( uxTopReadyPriority > uxLeastSignificantBit )
 800ca4a:	4b14      	ldr	r3, [pc, #80]	; (800ca9c <prvGetExpectedIdleTime+0x60>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	687a      	ldr	r2, [r7, #4]
 800ca50:	429a      	cmp	r2, r3
 800ca52:	d201      	bcs.n	800ca58 <prvGetExpectedIdleTime+0x1c>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800ca54:	2301      	movs	r3, #1
 800ca56:	60bb      	str	r3, [r7, #8]
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800ca58:	4b11      	ldr	r3, [pc, #68]	; (800caa0 <prvGetExpectedIdleTime+0x64>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d002      	beq.n	800ca68 <prvGetExpectedIdleTime+0x2c>
		{
			xReturn = 0;
 800ca62:	2300      	movs	r3, #0
 800ca64:	60fb      	str	r3, [r7, #12]
 800ca66:	e012      	b.n	800ca8e <prvGetExpectedIdleTime+0x52>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800ca68:	4b0e      	ldr	r3, [pc, #56]	; (800caa4 <prvGetExpectedIdleTime+0x68>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d902      	bls.n	800ca76 <prvGetExpectedIdleTime+0x3a>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800ca70:	2300      	movs	r3, #0
 800ca72:	60fb      	str	r3, [r7, #12]
 800ca74:	e00b      	b.n	800ca8e <prvGetExpectedIdleTime+0x52>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d002      	beq.n	800ca82 <prvGetExpectedIdleTime+0x46>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	60fb      	str	r3, [r7, #12]
 800ca80:	e005      	b.n	800ca8e <prvGetExpectedIdleTime+0x52>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800ca82:	4b09      	ldr	r3, [pc, #36]	; (800caa8 <prvGetExpectedIdleTime+0x6c>)
 800ca84:	681a      	ldr	r2, [r3, #0]
 800ca86:	4b09      	ldr	r3, [pc, #36]	; (800caac <prvGetExpectedIdleTime+0x70>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	1ad3      	subs	r3, r2, r3
 800ca8c:	60fb      	str	r3, [r7, #12]
		}

		return xReturn;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
	}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3714      	adds	r7, #20
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bc80      	pop	{r7}
 800ca98:	4770      	bx	lr
 800ca9a:	bf00      	nop
 800ca9c:	2000125c 	.word	0x2000125c
 800caa0:	20001154 	.word	0x20001154
 800caa4:	20001158 	.word	0x20001158
 800caa8:	20001274 	.word	0x20001274
 800caac:	20001258 	.word	0x20001258

0800cab0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b084      	sub	sp, #16
 800cab4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cab6:	2300      	movs	r3, #0
 800cab8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800caba:	2300      	movs	r3, #0
 800cabc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cabe:	4b41      	ldr	r3, [pc, #260]	; (800cbc4 <xTaskResumeAll+0x114>)
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d10a      	bne.n	800cadc <xTaskResumeAll+0x2c>
	__asm volatile
 800cac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caca:	f383 8811 	msr	BASEPRI, r3
 800cace:	f3bf 8f6f 	isb	sy
 800cad2:	f3bf 8f4f 	dsb	sy
 800cad6:	603b      	str	r3, [r7, #0]
}
 800cad8:	bf00      	nop
 800cada:	e7fe      	b.n	800cada <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cadc:	f000 fc5e 	bl	800d39c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cae0:	4b38      	ldr	r3, [pc, #224]	; (800cbc4 <xTaskResumeAll+0x114>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	3b01      	subs	r3, #1
 800cae6:	4a37      	ldr	r2, [pc, #220]	; (800cbc4 <xTaskResumeAll+0x114>)
 800cae8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800caea:	4b36      	ldr	r3, [pc, #216]	; (800cbc4 <xTaskResumeAll+0x114>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d161      	bne.n	800cbb6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800caf2:	4b35      	ldr	r3, [pc, #212]	; (800cbc8 <xTaskResumeAll+0x118>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d05d      	beq.n	800cbb6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cafa:	e02e      	b.n	800cb5a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cafc:	4b33      	ldr	r3, [pc, #204]	; (800cbcc <xTaskResumeAll+0x11c>)
 800cafe:	68db      	ldr	r3, [r3, #12]
 800cb00:	68db      	ldr	r3, [r3, #12]
 800cb02:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	3318      	adds	r3, #24
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f7ff fd39 	bl	800c580 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	3304      	adds	r3, #4
 800cb12:	4618      	mov	r0, r3
 800cb14:	f7ff fd34 	bl	800c580 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb1c:	2201      	movs	r2, #1
 800cb1e:	409a      	lsls	r2, r3
 800cb20:	4b2b      	ldr	r3, [pc, #172]	; (800cbd0 <xTaskResumeAll+0x120>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4313      	orrs	r3, r2
 800cb26:	4a2a      	ldr	r2, [pc, #168]	; (800cbd0 <xTaskResumeAll+0x120>)
 800cb28:	6013      	str	r3, [r2, #0]
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb2e:	4613      	mov	r3, r2
 800cb30:	009b      	lsls	r3, r3, #2
 800cb32:	4413      	add	r3, r2
 800cb34:	009b      	lsls	r3, r3, #2
 800cb36:	4a27      	ldr	r2, [pc, #156]	; (800cbd4 <xTaskResumeAll+0x124>)
 800cb38:	441a      	add	r2, r3
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	3304      	adds	r3, #4
 800cb3e:	4619      	mov	r1, r3
 800cb40:	4610      	mov	r0, r2
 800cb42:	f7ff fcc2 	bl	800c4ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb4a:	4b23      	ldr	r3, [pc, #140]	; (800cbd8 <xTaskResumeAll+0x128>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb50:	429a      	cmp	r2, r3
 800cb52:	d302      	bcc.n	800cb5a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800cb54:	4b21      	ldr	r3, [pc, #132]	; (800cbdc <xTaskResumeAll+0x12c>)
 800cb56:	2201      	movs	r2, #1
 800cb58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb5a:	4b1c      	ldr	r3, [pc, #112]	; (800cbcc <xTaskResumeAll+0x11c>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d1cc      	bne.n	800cafc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d001      	beq.n	800cb6c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cb68:	f000 fa82 	bl	800d070 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800cb6c:	4b1c      	ldr	r3, [pc, #112]	; (800cbe0 <xTaskResumeAll+0x130>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d010      	beq.n	800cb9a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cb78:	f000 f85c 	bl	800cc34 <xTaskIncrementTick>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d002      	beq.n	800cb88 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800cb82:	4b16      	ldr	r3, [pc, #88]	; (800cbdc <xTaskResumeAll+0x12c>)
 800cb84:	2201      	movs	r2, #1
 800cb86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	3b01      	subs	r3, #1
 800cb8c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d1f1      	bne.n	800cb78 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800cb94:	4b12      	ldr	r3, [pc, #72]	; (800cbe0 <xTaskResumeAll+0x130>)
 800cb96:	2200      	movs	r2, #0
 800cb98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cb9a:	4b10      	ldr	r3, [pc, #64]	; (800cbdc <xTaskResumeAll+0x12c>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d009      	beq.n	800cbb6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cba2:	2301      	movs	r3, #1
 800cba4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cba6:	4b0f      	ldr	r3, [pc, #60]	; (800cbe4 <xTaskResumeAll+0x134>)
 800cba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cbac:	601a      	str	r2, [r3, #0]
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cbb6:	f000 fc21 	bl	800d3fc <vPortExitCritical>

	return xAlreadyYielded;
 800cbba:	68bb      	ldr	r3, [r7, #8]
}
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	3710      	adds	r7, #16
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bd80      	pop	{r7, pc}
 800cbc4:	2000127c 	.word	0x2000127c
 800cbc8:	20001254 	.word	0x20001254
 800cbcc:	20001214 	.word	0x20001214
 800cbd0:	2000125c 	.word	0x2000125c
 800cbd4:	20001158 	.word	0x20001158
 800cbd8:	20001154 	.word	0x20001154
 800cbdc:	20001268 	.word	0x20001268
 800cbe0:	20001264 	.word	0x20001264
 800cbe4:	e000ed04 	.word	0xe000ed04

0800cbe8 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 800cbe8:	b480      	push	{r7}
 800cbea:	b085      	sub	sp, #20
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800cbf0:	4b0e      	ldr	r3, [pc, #56]	; (800cc2c <vTaskStepTick+0x44>)
 800cbf2:	681a      	ldr	r2, [r3, #0]
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	441a      	add	r2, r3
 800cbf8:	4b0d      	ldr	r3, [pc, #52]	; (800cc30 <vTaskStepTick+0x48>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	d90a      	bls.n	800cc16 <vTaskStepTick+0x2e>
	__asm volatile
 800cc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc04:	f383 8811 	msr	BASEPRI, r3
 800cc08:	f3bf 8f6f 	isb	sy
 800cc0c:	f3bf 8f4f 	dsb	sy
 800cc10:	60fb      	str	r3, [r7, #12]
}
 800cc12:	bf00      	nop
 800cc14:	e7fe      	b.n	800cc14 <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 800cc16:	4b05      	ldr	r3, [pc, #20]	; (800cc2c <vTaskStepTick+0x44>)
 800cc18:	681a      	ldr	r2, [r3, #0]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	4413      	add	r3, r2
 800cc1e:	4a03      	ldr	r2, [pc, #12]	; (800cc2c <vTaskStepTick+0x44>)
 800cc20:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 800cc22:	bf00      	nop
 800cc24:	3714      	adds	r7, #20
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bc80      	pop	{r7}
 800cc2a:	4770      	bx	lr
 800cc2c:	20001258 	.word	0x20001258
 800cc30:	20001274 	.word	0x20001274

0800cc34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b086      	sub	sp, #24
 800cc38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc3e:	4b4e      	ldr	r3, [pc, #312]	; (800cd78 <xTaskIncrementTick+0x144>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	f040 8088 	bne.w	800cd58 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cc48:	4b4c      	ldr	r3, [pc, #304]	; (800cd7c <xTaskIncrementTick+0x148>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	3301      	adds	r3, #1
 800cc4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cc50:	4a4a      	ldr	r2, [pc, #296]	; (800cd7c <xTaskIncrementTick+0x148>)
 800cc52:	693b      	ldr	r3, [r7, #16]
 800cc54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d120      	bne.n	800cc9e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800cc5c:	4b48      	ldr	r3, [pc, #288]	; (800cd80 <xTaskIncrementTick+0x14c>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d00a      	beq.n	800cc7c <xTaskIncrementTick+0x48>
	__asm volatile
 800cc66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc6a:	f383 8811 	msr	BASEPRI, r3
 800cc6e:	f3bf 8f6f 	isb	sy
 800cc72:	f3bf 8f4f 	dsb	sy
 800cc76:	603b      	str	r3, [r7, #0]
}
 800cc78:	bf00      	nop
 800cc7a:	e7fe      	b.n	800cc7a <xTaskIncrementTick+0x46>
 800cc7c:	4b40      	ldr	r3, [pc, #256]	; (800cd80 <xTaskIncrementTick+0x14c>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	60fb      	str	r3, [r7, #12]
 800cc82:	4b40      	ldr	r3, [pc, #256]	; (800cd84 <xTaskIncrementTick+0x150>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	4a3e      	ldr	r2, [pc, #248]	; (800cd80 <xTaskIncrementTick+0x14c>)
 800cc88:	6013      	str	r3, [r2, #0]
 800cc8a:	4a3e      	ldr	r2, [pc, #248]	; (800cd84 <xTaskIncrementTick+0x150>)
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	6013      	str	r3, [r2, #0]
 800cc90:	4b3d      	ldr	r3, [pc, #244]	; (800cd88 <xTaskIncrementTick+0x154>)
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	3301      	adds	r3, #1
 800cc96:	4a3c      	ldr	r2, [pc, #240]	; (800cd88 <xTaskIncrementTick+0x154>)
 800cc98:	6013      	str	r3, [r2, #0]
 800cc9a:	f000 f9e9 	bl	800d070 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cc9e:	4b3b      	ldr	r3, [pc, #236]	; (800cd8c <xTaskIncrementTick+0x158>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	693a      	ldr	r2, [r7, #16]
 800cca4:	429a      	cmp	r2, r3
 800cca6:	d348      	bcc.n	800cd3a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cca8:	4b35      	ldr	r3, [pc, #212]	; (800cd80 <xTaskIncrementTick+0x14c>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d104      	bne.n	800ccbc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccb2:	4b36      	ldr	r3, [pc, #216]	; (800cd8c <xTaskIncrementTick+0x158>)
 800ccb4:	f04f 32ff 	mov.w	r2, #4294967295
 800ccb8:	601a      	str	r2, [r3, #0]
					break;
 800ccba:	e03e      	b.n	800cd3a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccbc:	4b30      	ldr	r3, [pc, #192]	; (800cd80 <xTaskIncrementTick+0x14c>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	68db      	ldr	r3, [r3, #12]
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ccc6:	68bb      	ldr	r3, [r7, #8]
 800ccc8:	685b      	ldr	r3, [r3, #4]
 800ccca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cccc:	693a      	ldr	r2, [r7, #16]
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d203      	bcs.n	800ccdc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ccd4:	4a2d      	ldr	r2, [pc, #180]	; (800cd8c <xTaskIncrementTick+0x158>)
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ccda:	e02e      	b.n	800cd3a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	3304      	adds	r3, #4
 800cce0:	4618      	mov	r0, r3
 800cce2:	f7ff fc4d 	bl	800c580 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d004      	beq.n	800ccf8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	3318      	adds	r3, #24
 800ccf2:	4618      	mov	r0, r3
 800ccf4:	f7ff fc44 	bl	800c580 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	409a      	lsls	r2, r3
 800cd00:	4b23      	ldr	r3, [pc, #140]	; (800cd90 <xTaskIncrementTick+0x15c>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	4313      	orrs	r3, r2
 800cd06:	4a22      	ldr	r2, [pc, #136]	; (800cd90 <xTaskIncrementTick+0x15c>)
 800cd08:	6013      	str	r3, [r2, #0]
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd0e:	4613      	mov	r3, r2
 800cd10:	009b      	lsls	r3, r3, #2
 800cd12:	4413      	add	r3, r2
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	4a1f      	ldr	r2, [pc, #124]	; (800cd94 <xTaskIncrementTick+0x160>)
 800cd18:	441a      	add	r2, r3
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	3304      	adds	r3, #4
 800cd1e:	4619      	mov	r1, r3
 800cd20:	4610      	mov	r0, r2
 800cd22:	f7ff fbd2 	bl	800c4ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd2a:	4b1b      	ldr	r3, [pc, #108]	; (800cd98 <xTaskIncrementTick+0x164>)
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d3b9      	bcc.n	800cca8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cd34:	2301      	movs	r3, #1
 800cd36:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd38:	e7b6      	b.n	800cca8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cd3a:	4b17      	ldr	r3, [pc, #92]	; (800cd98 <xTaskIncrementTick+0x164>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd40:	4914      	ldr	r1, [pc, #80]	; (800cd94 <xTaskIncrementTick+0x160>)
 800cd42:	4613      	mov	r3, r2
 800cd44:	009b      	lsls	r3, r3, #2
 800cd46:	4413      	add	r3, r2
 800cd48:	009b      	lsls	r3, r3, #2
 800cd4a:	440b      	add	r3, r1
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	2b01      	cmp	r3, #1
 800cd50:	d907      	bls.n	800cd62 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800cd52:	2301      	movs	r3, #1
 800cd54:	617b      	str	r3, [r7, #20]
 800cd56:	e004      	b.n	800cd62 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800cd58:	4b10      	ldr	r3, [pc, #64]	; (800cd9c <xTaskIncrementTick+0x168>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	3301      	adds	r3, #1
 800cd5e:	4a0f      	ldr	r2, [pc, #60]	; (800cd9c <xTaskIncrementTick+0x168>)
 800cd60:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800cd62:	4b0f      	ldr	r3, [pc, #60]	; (800cda0 <xTaskIncrementTick+0x16c>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d001      	beq.n	800cd6e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cd6e:	697b      	ldr	r3, [r7, #20]
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3718      	adds	r7, #24
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	2000127c 	.word	0x2000127c
 800cd7c:	20001258 	.word	0x20001258
 800cd80:	2000120c 	.word	0x2000120c
 800cd84:	20001210 	.word	0x20001210
 800cd88:	2000126c 	.word	0x2000126c
 800cd8c:	20001274 	.word	0x20001274
 800cd90:	2000125c 	.word	0x2000125c
 800cd94:	20001158 	.word	0x20001158
 800cd98:	20001154 	.word	0x20001154
 800cd9c:	20001264 	.word	0x20001264
 800cda0:	20001268 	.word	0x20001268

0800cda4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cda4:	b480      	push	{r7}
 800cda6:	b087      	sub	sp, #28
 800cda8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cdaa:	4b26      	ldr	r3, [pc, #152]	; (800ce44 <vTaskSwitchContext+0xa0>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d003      	beq.n	800cdba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cdb2:	4b25      	ldr	r3, [pc, #148]	; (800ce48 <vTaskSwitchContext+0xa4>)
 800cdb4:	2201      	movs	r2, #1
 800cdb6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cdb8:	e03f      	b.n	800ce3a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800cdba:	4b23      	ldr	r3, [pc, #140]	; (800ce48 <vTaskSwitchContext+0xa4>)
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdc0:	4b22      	ldr	r3, [pc, #136]	; (800ce4c <vTaskSwitchContext+0xa8>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	fab3 f383 	clz	r3, r3
 800cdcc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cdce:	7afb      	ldrb	r3, [r7, #11]
 800cdd0:	f1c3 031f 	rsb	r3, r3, #31
 800cdd4:	617b      	str	r3, [r7, #20]
 800cdd6:	491e      	ldr	r1, [pc, #120]	; (800ce50 <vTaskSwitchContext+0xac>)
 800cdd8:	697a      	ldr	r2, [r7, #20]
 800cdda:	4613      	mov	r3, r2
 800cddc:	009b      	lsls	r3, r3, #2
 800cdde:	4413      	add	r3, r2
 800cde0:	009b      	lsls	r3, r3, #2
 800cde2:	440b      	add	r3, r1
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d10a      	bne.n	800ce00 <vTaskSwitchContext+0x5c>
	__asm volatile
 800cdea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdee:	f383 8811 	msr	BASEPRI, r3
 800cdf2:	f3bf 8f6f 	isb	sy
 800cdf6:	f3bf 8f4f 	dsb	sy
 800cdfa:	607b      	str	r3, [r7, #4]
}
 800cdfc:	bf00      	nop
 800cdfe:	e7fe      	b.n	800cdfe <vTaskSwitchContext+0x5a>
 800ce00:	697a      	ldr	r2, [r7, #20]
 800ce02:	4613      	mov	r3, r2
 800ce04:	009b      	lsls	r3, r3, #2
 800ce06:	4413      	add	r3, r2
 800ce08:	009b      	lsls	r3, r3, #2
 800ce0a:	4a11      	ldr	r2, [pc, #68]	; (800ce50 <vTaskSwitchContext+0xac>)
 800ce0c:	4413      	add	r3, r2
 800ce0e:	613b      	str	r3, [r7, #16]
 800ce10:	693b      	ldr	r3, [r7, #16]
 800ce12:	685b      	ldr	r3, [r3, #4]
 800ce14:	685a      	ldr	r2, [r3, #4]
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	605a      	str	r2, [r3, #4]
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	685a      	ldr	r2, [r3, #4]
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	3308      	adds	r3, #8
 800ce22:	429a      	cmp	r2, r3
 800ce24:	d104      	bne.n	800ce30 <vTaskSwitchContext+0x8c>
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	685b      	ldr	r3, [r3, #4]
 800ce2a:	685a      	ldr	r2, [r3, #4]
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	605a      	str	r2, [r3, #4]
 800ce30:	693b      	ldr	r3, [r7, #16]
 800ce32:	685b      	ldr	r3, [r3, #4]
 800ce34:	68db      	ldr	r3, [r3, #12]
 800ce36:	4a07      	ldr	r2, [pc, #28]	; (800ce54 <vTaskSwitchContext+0xb0>)
 800ce38:	6013      	str	r3, [r2, #0]
}
 800ce3a:	bf00      	nop
 800ce3c:	371c      	adds	r7, #28
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bc80      	pop	{r7}
 800ce42:	4770      	bx	lr
 800ce44:	2000127c 	.word	0x2000127c
 800ce48:	20001268 	.word	0x20001268
 800ce4c:	2000125c 	.word	0x2000125c
 800ce50:	20001158 	.word	0x20001158
 800ce54:	20001154 	.word	0x20001154

0800ce58 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b084      	sub	sp, #16
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ce60:	f000 f8a8 	bl	800cfb4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ce64:	4b18      	ldr	r3, [pc, #96]	; (800cec8 <prvIdleTask+0x70>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d907      	bls.n	800ce7c <prvIdleTask+0x24>
			{
				taskYIELD();
 800ce6c:	4b17      	ldr	r3, [pc, #92]	; (800cecc <prvIdleTask+0x74>)
 800ce6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce72:	601a      	str	r2, [r3, #0]
 800ce74:	f3bf 8f4f 	dsb	sy
 800ce78:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800ce7c:	f7ff fdde 	bl	800ca3c <prvGetExpectedIdleTime>
 800ce80:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	2b01      	cmp	r3, #1
 800ce86:	d9eb      	bls.n	800ce60 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800ce88:	f7ff fdca 	bl	800ca20 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800ce8c:	4b10      	ldr	r3, [pc, #64]	; (800ced0 <prvIdleTask+0x78>)
 800ce8e:	681a      	ldr	r2, [r3, #0]
 800ce90:	4b10      	ldr	r3, [pc, #64]	; (800ced4 <prvIdleTask+0x7c>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	429a      	cmp	r2, r3
 800ce96:	d20a      	bcs.n	800ceae <prvIdleTask+0x56>
	__asm volatile
 800ce98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce9c:	f383 8811 	msr	BASEPRI, r3
 800cea0:	f3bf 8f6f 	isb	sy
 800cea4:	f3bf 8f4f 	dsb	sy
 800cea8:	60bb      	str	r3, [r7, #8]
}
 800ceaa:	bf00      	nop
 800ceac:	e7fe      	b.n	800ceac <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800ceae:	f7ff fdc5 	bl	800ca3c <prvGetExpectedIdleTime>
 800ceb2:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	2b01      	cmp	r3, #1
 800ceb8:	d902      	bls.n	800cec0 <prvIdleTask+0x68>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800ceba:	68f8      	ldr	r0, [r7, #12]
 800cebc:	f000 fb0e 	bl	800d4dc <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800cec0:	f7ff fdf6 	bl	800cab0 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800cec4:	e7cc      	b.n	800ce60 <prvIdleTask+0x8>
 800cec6:	bf00      	nop
 800cec8:	20001158 	.word	0x20001158
 800cecc:	e000ed04 	.word	0xe000ed04
 800ced0:	20001274 	.word	0x20001274
 800ced4:	20001258 	.word	0x20001258

0800ced8 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800ced8:	b480      	push	{r7}
 800ceda:	b083      	sub	sp, #12
 800cedc:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 800cede:	2301      	movs	r3, #1
 800cee0:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800cee2:	2301      	movs	r3, #1
 800cee4:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800cee6:	4b0f      	ldr	r3, [pc, #60]	; (800cf24 <eTaskConfirmSleepModeStatus+0x4c>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d002      	beq.n	800cef4 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800ceee:	2300      	movs	r3, #0
 800cef0:	71fb      	strb	r3, [r7, #7]
 800cef2:	e010      	b.n	800cf16 <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800cef4:	4b0c      	ldr	r3, [pc, #48]	; (800cf28 <eTaskConfirmSleepModeStatus+0x50>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d002      	beq.n	800cf02 <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800cefc:	2300      	movs	r3, #0
 800cefe:	71fb      	strb	r3, [r7, #7]
 800cf00:	e009      	b.n	800cf16 <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800cf02:	4b0a      	ldr	r3, [pc, #40]	; (800cf2c <eTaskConfirmSleepModeStatus+0x54>)
 800cf04:	681a      	ldr	r2, [r3, #0]
 800cf06:	4b0a      	ldr	r3, [pc, #40]	; (800cf30 <eTaskConfirmSleepModeStatus+0x58>)
 800cf08:	6819      	ldr	r1, [r3, #0]
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	1acb      	subs	r3, r1, r3
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d101      	bne.n	800cf16 <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800cf12:	2302      	movs	r3, #2
 800cf14:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800cf16:	79fb      	ldrb	r3, [r7, #7]
	}
 800cf18:	4618      	mov	r0, r3
 800cf1a:	370c      	adds	r7, #12
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bc80      	pop	{r7}
 800cf20:	4770      	bx	lr
 800cf22:	bf00      	nop
 800cf24:	20001214 	.word	0x20001214
 800cf28:	20001268 	.word	0x20001268
 800cf2c:	20001240 	.word	0x20001240
 800cf30:	20001254 	.word	0x20001254

0800cf34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b082      	sub	sp, #8
 800cf38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	607b      	str	r3, [r7, #4]
 800cf3e:	e00c      	b.n	800cf5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cf40:	687a      	ldr	r2, [r7, #4]
 800cf42:	4613      	mov	r3, r2
 800cf44:	009b      	lsls	r3, r3, #2
 800cf46:	4413      	add	r3, r2
 800cf48:	009b      	lsls	r3, r3, #2
 800cf4a:	4a12      	ldr	r2, [pc, #72]	; (800cf94 <prvInitialiseTaskLists+0x60>)
 800cf4c:	4413      	add	r3, r2
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f7ff fa90 	bl	800c474 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	3301      	adds	r3, #1
 800cf58:	607b      	str	r3, [r7, #4]
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2b06      	cmp	r3, #6
 800cf5e:	d9ef      	bls.n	800cf40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cf60:	480d      	ldr	r0, [pc, #52]	; (800cf98 <prvInitialiseTaskLists+0x64>)
 800cf62:	f7ff fa87 	bl	800c474 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cf66:	480d      	ldr	r0, [pc, #52]	; (800cf9c <prvInitialiseTaskLists+0x68>)
 800cf68:	f7ff fa84 	bl	800c474 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cf6c:	480c      	ldr	r0, [pc, #48]	; (800cfa0 <prvInitialiseTaskLists+0x6c>)
 800cf6e:	f7ff fa81 	bl	800c474 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cf72:	480c      	ldr	r0, [pc, #48]	; (800cfa4 <prvInitialiseTaskLists+0x70>)
 800cf74:	f7ff fa7e 	bl	800c474 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cf78:	480b      	ldr	r0, [pc, #44]	; (800cfa8 <prvInitialiseTaskLists+0x74>)
 800cf7a:	f7ff fa7b 	bl	800c474 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cf7e:	4b0b      	ldr	r3, [pc, #44]	; (800cfac <prvInitialiseTaskLists+0x78>)
 800cf80:	4a05      	ldr	r2, [pc, #20]	; (800cf98 <prvInitialiseTaskLists+0x64>)
 800cf82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cf84:	4b0a      	ldr	r3, [pc, #40]	; (800cfb0 <prvInitialiseTaskLists+0x7c>)
 800cf86:	4a05      	ldr	r2, [pc, #20]	; (800cf9c <prvInitialiseTaskLists+0x68>)
 800cf88:	601a      	str	r2, [r3, #0]
}
 800cf8a:	bf00      	nop
 800cf8c:	3708      	adds	r7, #8
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	20001158 	.word	0x20001158
 800cf98:	200011e4 	.word	0x200011e4
 800cf9c:	200011f8 	.word	0x200011f8
 800cfa0:	20001214 	.word	0x20001214
 800cfa4:	20001228 	.word	0x20001228
 800cfa8:	20001240 	.word	0x20001240
 800cfac:	2000120c 	.word	0x2000120c
 800cfb0:	20001210 	.word	0x20001210

0800cfb4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b082      	sub	sp, #8
 800cfb8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cfba:	e019      	b.n	800cff0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cfbc:	f000 f9ee 	bl	800d39c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfc0:	4b10      	ldr	r3, [pc, #64]	; (800d004 <prvCheckTasksWaitingTermination+0x50>)
 800cfc2:	68db      	ldr	r3, [r3, #12]
 800cfc4:	68db      	ldr	r3, [r3, #12]
 800cfc6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	3304      	adds	r3, #4
 800cfcc:	4618      	mov	r0, r3
 800cfce:	f7ff fad7 	bl	800c580 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cfd2:	4b0d      	ldr	r3, [pc, #52]	; (800d008 <prvCheckTasksWaitingTermination+0x54>)
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	3b01      	subs	r3, #1
 800cfd8:	4a0b      	ldr	r2, [pc, #44]	; (800d008 <prvCheckTasksWaitingTermination+0x54>)
 800cfda:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cfdc:	4b0b      	ldr	r3, [pc, #44]	; (800d00c <prvCheckTasksWaitingTermination+0x58>)
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	3b01      	subs	r3, #1
 800cfe2:	4a0a      	ldr	r2, [pc, #40]	; (800d00c <prvCheckTasksWaitingTermination+0x58>)
 800cfe4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cfe6:	f000 fa09 	bl	800d3fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f000 f810 	bl	800d010 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cff0:	4b06      	ldr	r3, [pc, #24]	; (800d00c <prvCheckTasksWaitingTermination+0x58>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d1e1      	bne.n	800cfbc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cff8:	bf00      	nop
 800cffa:	bf00      	nop
 800cffc:	3708      	adds	r7, #8
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	20001228 	.word	0x20001228
 800d008:	20001254 	.word	0x20001254
 800d00c:	2000123c 	.word	0x2000123c

0800d010 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d010:	b580      	push	{r7, lr}
 800d012:	b084      	sub	sp, #16
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d108      	bne.n	800d034 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d026:	4618      	mov	r0, r3
 800d028:	f000 fc24 	bl	800d874 <vPortFree>
				vPortFree( pxTCB );
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f000 fc21 	bl	800d874 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d032:	e018      	b.n	800d066 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d03a:	2b01      	cmp	r3, #1
 800d03c:	d103      	bne.n	800d046 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f000 fc18 	bl	800d874 <vPortFree>
	}
 800d044:	e00f      	b.n	800d066 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d04c:	2b02      	cmp	r3, #2
 800d04e:	d00a      	beq.n	800d066 <prvDeleteTCB+0x56>
	__asm volatile
 800d050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d054:	f383 8811 	msr	BASEPRI, r3
 800d058:	f3bf 8f6f 	isb	sy
 800d05c:	f3bf 8f4f 	dsb	sy
 800d060:	60fb      	str	r3, [r7, #12]
}
 800d062:	bf00      	nop
 800d064:	e7fe      	b.n	800d064 <prvDeleteTCB+0x54>
	}
 800d066:	bf00      	nop
 800d068:	3710      	adds	r7, #16
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
	...

0800d070 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d070:	b480      	push	{r7}
 800d072:	b083      	sub	sp, #12
 800d074:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d076:	4b0c      	ldr	r3, [pc, #48]	; (800d0a8 <prvResetNextTaskUnblockTime+0x38>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d104      	bne.n	800d08a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d080:	4b0a      	ldr	r3, [pc, #40]	; (800d0ac <prvResetNextTaskUnblockTime+0x3c>)
 800d082:	f04f 32ff 	mov.w	r2, #4294967295
 800d086:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d088:	e008      	b.n	800d09c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d08a:	4b07      	ldr	r3, [pc, #28]	; (800d0a8 <prvResetNextTaskUnblockTime+0x38>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	68db      	ldr	r3, [r3, #12]
 800d090:	68db      	ldr	r3, [r3, #12]
 800d092:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	4a04      	ldr	r2, [pc, #16]	; (800d0ac <prvResetNextTaskUnblockTime+0x3c>)
 800d09a:	6013      	str	r3, [r2, #0]
}
 800d09c:	bf00      	nop
 800d09e:	370c      	adds	r7, #12
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bc80      	pop	{r7}
 800d0a4:	4770      	bx	lr
 800d0a6:	bf00      	nop
 800d0a8:	2000120c 	.word	0x2000120c
 800d0ac:	20001274 	.word	0x20001274

0800d0b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b083      	sub	sp, #12
 800d0b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d0b6:	4b0b      	ldr	r3, [pc, #44]	; (800d0e4 <xTaskGetSchedulerState+0x34>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d102      	bne.n	800d0c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	607b      	str	r3, [r7, #4]
 800d0c2:	e008      	b.n	800d0d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0c4:	4b08      	ldr	r3, [pc, #32]	; (800d0e8 <xTaskGetSchedulerState+0x38>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d102      	bne.n	800d0d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d0cc:	2302      	movs	r3, #2
 800d0ce:	607b      	str	r3, [r7, #4]
 800d0d0:	e001      	b.n	800d0d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d0d6:	687b      	ldr	r3, [r7, #4]
	}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	370c      	adds	r7, #12
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bc80      	pop	{r7}
 800d0e0:	4770      	bx	lr
 800d0e2:	bf00      	nop
 800d0e4:	20001260 	.word	0x20001260
 800d0e8:	2000127c 	.word	0x2000127c

0800d0ec <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b084      	sub	sp, #16
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
 800d0f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d0f6:	4b29      	ldr	r3, [pc, #164]	; (800d19c <prvAddCurrentTaskToDelayedList+0xb0>)
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0fc:	4b28      	ldr	r3, [pc, #160]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	3304      	adds	r3, #4
 800d102:	4618      	mov	r0, r3
 800d104:	f7ff fa3c 	bl	800c580 <uxListRemove>
 800d108:	4603      	mov	r3, r0
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d10b      	bne.n	800d126 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d10e:	4b24      	ldr	r3, [pc, #144]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d114:	2201      	movs	r2, #1
 800d116:	fa02 f303 	lsl.w	r3, r2, r3
 800d11a:	43da      	mvns	r2, r3
 800d11c:	4b21      	ldr	r3, [pc, #132]	; (800d1a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	4013      	ands	r3, r2
 800d122:	4a20      	ldr	r2, [pc, #128]	; (800d1a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d124:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d12c:	d10a      	bne.n	800d144 <prvAddCurrentTaskToDelayedList+0x58>
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d007      	beq.n	800d144 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d134:	4b1a      	ldr	r3, [pc, #104]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	3304      	adds	r3, #4
 800d13a:	4619      	mov	r1, r3
 800d13c:	481a      	ldr	r0, [pc, #104]	; (800d1a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d13e:	f7ff f9c4 	bl	800c4ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d142:	e026      	b.n	800d192 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d144:	68fa      	ldr	r2, [r7, #12]
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	4413      	add	r3, r2
 800d14a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d14c:	4b14      	ldr	r3, [pc, #80]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	68ba      	ldr	r2, [r7, #8]
 800d152:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d154:	68ba      	ldr	r2, [r7, #8]
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d209      	bcs.n	800d170 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d15c:	4b13      	ldr	r3, [pc, #76]	; (800d1ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800d15e:	681a      	ldr	r2, [r3, #0]
 800d160:	4b0f      	ldr	r3, [pc, #60]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	3304      	adds	r3, #4
 800d166:	4619      	mov	r1, r3
 800d168:	4610      	mov	r0, r2
 800d16a:	f7ff f9d1 	bl	800c510 <vListInsert>
}
 800d16e:	e010      	b.n	800d192 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d170:	4b0f      	ldr	r3, [pc, #60]	; (800d1b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d172:	681a      	ldr	r2, [r3, #0]
 800d174:	4b0a      	ldr	r3, [pc, #40]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	3304      	adds	r3, #4
 800d17a:	4619      	mov	r1, r3
 800d17c:	4610      	mov	r0, r2
 800d17e:	f7ff f9c7 	bl	800c510 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d182:	4b0c      	ldr	r3, [pc, #48]	; (800d1b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	68ba      	ldr	r2, [r7, #8]
 800d188:	429a      	cmp	r2, r3
 800d18a:	d202      	bcs.n	800d192 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d18c:	4a09      	ldr	r2, [pc, #36]	; (800d1b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d18e:	68bb      	ldr	r3, [r7, #8]
 800d190:	6013      	str	r3, [r2, #0]
}
 800d192:	bf00      	nop
 800d194:	3710      	adds	r7, #16
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}
 800d19a:	bf00      	nop
 800d19c:	20001258 	.word	0x20001258
 800d1a0:	20001154 	.word	0x20001154
 800d1a4:	2000125c 	.word	0x2000125c
 800d1a8:	20001240 	.word	0x20001240
 800d1ac:	20001210 	.word	0x20001210
 800d1b0:	2000120c 	.word	0x2000120c
 800d1b4:	20001274 	.word	0x20001274

0800d1b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	60f8      	str	r0, [r7, #12]
 800d1c0:	60b9      	str	r1, [r7, #8]
 800d1c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	3b04      	subs	r3, #4
 800d1c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d1d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	3b04      	subs	r3, #4
 800d1d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	f023 0201 	bic.w	r2, r3, #1
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	3b04      	subs	r3, #4
 800d1e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d1e8:	4a08      	ldr	r2, [pc, #32]	; (800d20c <pxPortInitialiseStack+0x54>)
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	3b14      	subs	r3, #20
 800d1f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	3b20      	subs	r3, #32
 800d1fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d200:	68fb      	ldr	r3, [r7, #12]
}
 800d202:	4618      	mov	r0, r3
 800d204:	3714      	adds	r7, #20
 800d206:	46bd      	mov	sp, r7
 800d208:	bc80      	pop	{r7}
 800d20a:	4770      	bx	lr
 800d20c:	0800d211 	.word	0x0800d211

0800d210 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d210:	b480      	push	{r7}
 800d212:	b085      	sub	sp, #20
 800d214:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800d216:	2300      	movs	r3, #0
 800d218:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d21a:	4b12      	ldr	r3, [pc, #72]	; (800d264 <prvTaskExitError+0x54>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d222:	d00a      	beq.n	800d23a <prvTaskExitError+0x2a>
	__asm volatile
 800d224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d228:	f383 8811 	msr	BASEPRI, r3
 800d22c:	f3bf 8f6f 	isb	sy
 800d230:	f3bf 8f4f 	dsb	sy
 800d234:	60fb      	str	r3, [r7, #12]
}
 800d236:	bf00      	nop
 800d238:	e7fe      	b.n	800d238 <prvTaskExitError+0x28>
	__asm volatile
 800d23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d23e:	f383 8811 	msr	BASEPRI, r3
 800d242:	f3bf 8f6f 	isb	sy
 800d246:	f3bf 8f4f 	dsb	sy
 800d24a:	60bb      	str	r3, [r7, #8]
}
 800d24c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d24e:	bf00      	nop
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d0fc      	beq.n	800d250 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d256:	bf00      	nop
 800d258:	bf00      	nop
 800d25a:	3714      	adds	r7, #20
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bc80      	pop	{r7}
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	2000008c 	.word	0x2000008c
	...

0800d270 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d270:	4b07      	ldr	r3, [pc, #28]	; (800d290 <pxCurrentTCBConst2>)
 800d272:	6819      	ldr	r1, [r3, #0]
 800d274:	6808      	ldr	r0, [r1, #0]
 800d276:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d27a:	f380 8809 	msr	PSP, r0
 800d27e:	f3bf 8f6f 	isb	sy
 800d282:	f04f 0000 	mov.w	r0, #0
 800d286:	f380 8811 	msr	BASEPRI, r0
 800d28a:	f04e 0e0d 	orr.w	lr, lr, #13
 800d28e:	4770      	bx	lr

0800d290 <pxCurrentTCBConst2>:
 800d290:	20001154 	.word	0x20001154
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d294:	bf00      	nop
 800d296:	bf00      	nop

0800d298 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800d298:	4806      	ldr	r0, [pc, #24]	; (800d2b4 <prvPortStartFirstTask+0x1c>)
 800d29a:	6800      	ldr	r0, [r0, #0]
 800d29c:	6800      	ldr	r0, [r0, #0]
 800d29e:	f380 8808 	msr	MSP, r0
 800d2a2:	b662      	cpsie	i
 800d2a4:	b661      	cpsie	f
 800d2a6:	f3bf 8f4f 	dsb	sy
 800d2aa:	f3bf 8f6f 	isb	sy
 800d2ae:	df00      	svc	0
 800d2b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d2b2:	bf00      	nop
 800d2b4:	e000ed08 	.word	0xe000ed08

0800d2b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b084      	sub	sp, #16
 800d2bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d2be:	4b32      	ldr	r3, [pc, #200]	; (800d388 <xPortStartScheduler+0xd0>)
 800d2c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	b2db      	uxtb	r3, r3
 800d2c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	22ff      	movs	r2, #255	; 0xff
 800d2ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	781b      	ldrb	r3, [r3, #0]
 800d2d4:	b2db      	uxtb	r3, r3
 800d2d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d2d8:	78fb      	ldrb	r3, [r7, #3]
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d2e0:	b2da      	uxtb	r2, r3
 800d2e2:	4b2a      	ldr	r3, [pc, #168]	; (800d38c <xPortStartScheduler+0xd4>)
 800d2e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d2e6:	4b2a      	ldr	r3, [pc, #168]	; (800d390 <xPortStartScheduler+0xd8>)
 800d2e8:	2207      	movs	r2, #7
 800d2ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2ec:	e009      	b.n	800d302 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d2ee:	4b28      	ldr	r3, [pc, #160]	; (800d390 <xPortStartScheduler+0xd8>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	3b01      	subs	r3, #1
 800d2f4:	4a26      	ldr	r2, [pc, #152]	; (800d390 <xPortStartScheduler+0xd8>)
 800d2f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d2f8:	78fb      	ldrb	r3, [r7, #3]
 800d2fa:	b2db      	uxtb	r3, r3
 800d2fc:	005b      	lsls	r3, r3, #1
 800d2fe:	b2db      	uxtb	r3, r3
 800d300:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d302:	78fb      	ldrb	r3, [r7, #3]
 800d304:	b2db      	uxtb	r3, r3
 800d306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d30a:	2b80      	cmp	r3, #128	; 0x80
 800d30c:	d0ef      	beq.n	800d2ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d30e:	4b20      	ldr	r3, [pc, #128]	; (800d390 <xPortStartScheduler+0xd8>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f1c3 0307 	rsb	r3, r3, #7
 800d316:	2b04      	cmp	r3, #4
 800d318:	d00a      	beq.n	800d330 <xPortStartScheduler+0x78>
	__asm volatile
 800d31a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d31e:	f383 8811 	msr	BASEPRI, r3
 800d322:	f3bf 8f6f 	isb	sy
 800d326:	f3bf 8f4f 	dsb	sy
 800d32a:	60bb      	str	r3, [r7, #8]
}
 800d32c:	bf00      	nop
 800d32e:	e7fe      	b.n	800d32e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d330:	4b17      	ldr	r3, [pc, #92]	; (800d390 <xPortStartScheduler+0xd8>)
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	021b      	lsls	r3, r3, #8
 800d336:	4a16      	ldr	r2, [pc, #88]	; (800d390 <xPortStartScheduler+0xd8>)
 800d338:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d33a:	4b15      	ldr	r3, [pc, #84]	; (800d390 <xPortStartScheduler+0xd8>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d342:	4a13      	ldr	r2, [pc, #76]	; (800d390 <xPortStartScheduler+0xd8>)
 800d344:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	b2da      	uxtb	r2, r3
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d34e:	4b11      	ldr	r3, [pc, #68]	; (800d394 <xPortStartScheduler+0xdc>)
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	4a10      	ldr	r2, [pc, #64]	; (800d394 <xPortStartScheduler+0xdc>)
 800d354:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d358:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d35a:	4b0e      	ldr	r3, [pc, #56]	; (800d394 <xPortStartScheduler+0xdc>)
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	4a0d      	ldr	r2, [pc, #52]	; (800d394 <xPortStartScheduler+0xdc>)
 800d360:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d364:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d366:	f000 f985 	bl	800d674 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d36a:	4b0b      	ldr	r3, [pc, #44]	; (800d398 <xPortStartScheduler+0xe0>)
 800d36c:	2200      	movs	r2, #0
 800d36e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d370:	f7ff ff92 	bl	800d298 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d374:	f7ff fd16 	bl	800cda4 <vTaskSwitchContext>
	prvTaskExitError();
 800d378:	f7ff ff4a 	bl	800d210 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d37c:	2300      	movs	r3, #0
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3710      	adds	r7, #16
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}
 800d386:	bf00      	nop
 800d388:	e000e400 	.word	0xe000e400
 800d38c:	2000128c 	.word	0x2000128c
 800d390:	20001290 	.word	0x20001290
 800d394:	e000ed20 	.word	0xe000ed20
 800d398:	2000008c 	.word	0x2000008c

0800d39c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d39c:	b480      	push	{r7}
 800d39e:	b083      	sub	sp, #12
 800d3a0:	af00      	add	r7, sp, #0
	__asm volatile
 800d3a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3a6:	f383 8811 	msr	BASEPRI, r3
 800d3aa:	f3bf 8f6f 	isb	sy
 800d3ae:	f3bf 8f4f 	dsb	sy
 800d3b2:	607b      	str	r3, [r7, #4]
}
 800d3b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d3b6:	4b0f      	ldr	r3, [pc, #60]	; (800d3f4 <vPortEnterCritical+0x58>)
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	4a0d      	ldr	r2, [pc, #52]	; (800d3f4 <vPortEnterCritical+0x58>)
 800d3be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d3c0:	4b0c      	ldr	r3, [pc, #48]	; (800d3f4 <vPortEnterCritical+0x58>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	d10f      	bne.n	800d3e8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d3c8:	4b0b      	ldr	r3, [pc, #44]	; (800d3f8 <vPortEnterCritical+0x5c>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	b2db      	uxtb	r3, r3
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d00a      	beq.n	800d3e8 <vPortEnterCritical+0x4c>
	__asm volatile
 800d3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d6:	f383 8811 	msr	BASEPRI, r3
 800d3da:	f3bf 8f6f 	isb	sy
 800d3de:	f3bf 8f4f 	dsb	sy
 800d3e2:	603b      	str	r3, [r7, #0]
}
 800d3e4:	bf00      	nop
 800d3e6:	e7fe      	b.n	800d3e6 <vPortEnterCritical+0x4a>
	}
}
 800d3e8:	bf00      	nop
 800d3ea:	370c      	adds	r7, #12
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bc80      	pop	{r7}
 800d3f0:	4770      	bx	lr
 800d3f2:	bf00      	nop
 800d3f4:	2000008c 	.word	0x2000008c
 800d3f8:	e000ed04 	.word	0xe000ed04

0800d3fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b083      	sub	sp, #12
 800d400:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d402:	4b11      	ldr	r3, [pc, #68]	; (800d448 <vPortExitCritical+0x4c>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d10a      	bne.n	800d420 <vPortExitCritical+0x24>
	__asm volatile
 800d40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d40e:	f383 8811 	msr	BASEPRI, r3
 800d412:	f3bf 8f6f 	isb	sy
 800d416:	f3bf 8f4f 	dsb	sy
 800d41a:	607b      	str	r3, [r7, #4]
}
 800d41c:	bf00      	nop
 800d41e:	e7fe      	b.n	800d41e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d420:	4b09      	ldr	r3, [pc, #36]	; (800d448 <vPortExitCritical+0x4c>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	3b01      	subs	r3, #1
 800d426:	4a08      	ldr	r2, [pc, #32]	; (800d448 <vPortExitCritical+0x4c>)
 800d428:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d42a:	4b07      	ldr	r3, [pc, #28]	; (800d448 <vPortExitCritical+0x4c>)
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d105      	bne.n	800d43e <vPortExitCritical+0x42>
 800d432:	2300      	movs	r3, #0
 800d434:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d43c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d43e:	bf00      	nop
 800d440:	370c      	adds	r7, #12
 800d442:	46bd      	mov	sp, r7
 800d444:	bc80      	pop	{r7}
 800d446:	4770      	bx	lr
 800d448:	2000008c 	.word	0x2000008c
 800d44c:	00000000 	.word	0x00000000

0800d450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d450:	f3ef 8009 	mrs	r0, PSP
 800d454:	f3bf 8f6f 	isb	sy
 800d458:	4b0d      	ldr	r3, [pc, #52]	; (800d490 <pxCurrentTCBConst>)
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d460:	6010      	str	r0, [r2, #0]
 800d462:	e92d 4008 	stmdb	sp!, {r3, lr}
 800d466:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d46a:	f380 8811 	msr	BASEPRI, r0
 800d46e:	f7ff fc99 	bl	800cda4 <vTaskSwitchContext>
 800d472:	f04f 0000 	mov.w	r0, #0
 800d476:	f380 8811 	msr	BASEPRI, r0
 800d47a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d47e:	6819      	ldr	r1, [r3, #0]
 800d480:	6808      	ldr	r0, [r1, #0]
 800d482:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d486:	f380 8809 	msr	PSP, r0
 800d48a:	f3bf 8f6f 	isb	sy
 800d48e:	4770      	bx	lr

0800d490 <pxCurrentTCBConst>:
 800d490:	20001154 	.word	0x20001154
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d494:	bf00      	nop
 800d496:	bf00      	nop

0800d498 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b082      	sub	sp, #8
 800d49c:	af00      	add	r7, sp, #0
	__asm volatile
 800d49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4a2:	f383 8811 	msr	BASEPRI, r3
 800d4a6:	f3bf 8f6f 	isb	sy
 800d4aa:	f3bf 8f4f 	dsb	sy
 800d4ae:	607b      	str	r3, [r7, #4]
}
 800d4b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d4b2:	f7ff fbbf 	bl	800cc34 <xTaskIncrementTick>
 800d4b6:	4603      	mov	r3, r0
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d003      	beq.n	800d4c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d4bc:	4b06      	ldr	r3, [pc, #24]	; (800d4d8 <xPortSysTickHandler+0x40>)
 800d4be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4c2:	601a      	str	r2, [r3, #0]
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	f383 8811 	msr	BASEPRI, r3
}
 800d4ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d4d0:	bf00      	nop
 800d4d2:	3708      	adds	r7, #8
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	bd80      	pop	{r7, pc}
 800d4d8:	e000ed04 	.word	0xe000ed04

0800d4dc <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b088      	sub	sp, #32
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800d4e4:	687a      	ldr	r2, [r7, #4]
 800d4e6:	4b5d      	ldr	r3, [pc, #372]	; (800d65c <vPortSuppressTicksAndSleep+0x180>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	d902      	bls.n	800d4f4 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800d4ee:	4b5b      	ldr	r3, [pc, #364]	; (800d65c <vPortSuppressTicksAndSleep+0x180>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800d4f4:	4b5a      	ldr	r3, [pc, #360]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	4a59      	ldr	r2, [pc, #356]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d4fa:	f023 0301 	bic.w	r3, r3, #1
 800d4fe:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800d500:	4b58      	ldr	r3, [pc, #352]	; (800d664 <vPortSuppressTicksAndSleep+0x188>)
 800d502:	681a      	ldr	r2, [r3, #0]
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	3b01      	subs	r3, #1
 800d508:	4957      	ldr	r1, [pc, #348]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d50a:	6809      	ldr	r1, [r1, #0]
 800d50c:	fb01 f303 	mul.w	r3, r1, r3
 800d510:	4413      	add	r3, r2
 800d512:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800d514:	4b55      	ldr	r3, [pc, #340]	; (800d66c <vPortSuppressTicksAndSleep+0x190>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	69fa      	ldr	r2, [r7, #28]
 800d51a:	429a      	cmp	r2, r3
 800d51c:	d904      	bls.n	800d528 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800d51e:	4b53      	ldr	r3, [pc, #332]	; (800d66c <vPortSuppressTicksAndSleep+0x190>)
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	69fa      	ldr	r2, [r7, #28]
 800d524:	1ad3      	subs	r3, r2, r3
 800d526:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800d528:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800d52a:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800d52e:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800d532:	f7ff fcd1 	bl	800ced8 <eTaskConfirmSleepModeStatus>
 800d536:	4603      	mov	r3, r0
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d110      	bne.n	800d55e <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800d53c:	4b49      	ldr	r3, [pc, #292]	; (800d664 <vPortSuppressTicksAndSleep+0x188>)
 800d53e:	4a4c      	ldr	r2, [pc, #304]	; (800d670 <vPortSuppressTicksAndSleep+0x194>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800d544:	4b46      	ldr	r3, [pc, #280]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	4a45      	ldr	r2, [pc, #276]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d54a:	f043 0301 	orr.w	r3, r3, #1
 800d54e:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800d550:	4b45      	ldr	r3, [pc, #276]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4a46      	ldr	r2, [pc, #280]	; (800d670 <vPortSuppressTicksAndSleep+0x194>)
 800d556:	3b01      	subs	r3, #1
 800d558:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800d55a:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrpts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800d55c:	e07a      	b.n	800d654 <vPortSuppressTicksAndSleep+0x178>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800d55e:	4a44      	ldr	r2, [pc, #272]	; (800d670 <vPortSuppressTicksAndSleep+0x194>)
 800d560:	69fb      	ldr	r3, [r7, #28]
 800d562:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d564:	4b3f      	ldr	r3, [pc, #252]	; (800d664 <vPortSuppressTicksAndSleep+0x188>)
 800d566:	2200      	movs	r2, #0
 800d568:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800d56a:	4b3d      	ldr	r3, [pc, #244]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	4a3c      	ldr	r2, [pc, #240]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d570:	f043 0301 	orr.w	r3, r3, #1
 800d574:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	60fb      	str	r3, [r7, #12]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 800d57a:	f107 030c 	add.w	r3, r7, #12
 800d57e:	4618      	mov	r0, r3
 800d580:	f7f3 fca0 	bl	8000ec4 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d004      	beq.n	800d594 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800d58a:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800d58e:	bf30      	wfi
				__asm volatile( "isb" );
 800d590:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 800d594:	1d3b      	adds	r3, r7, #4
 800d596:	4618      	mov	r0, r3
 800d598:	f7f3 fcb2 	bl	8000f00 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800d59c:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800d59e:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800d5a2:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800d5a6:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800d5a8:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800d5ac:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800d5b0:	4b2b      	ldr	r3, [pc, #172]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d5b2:	2206      	movs	r2, #6
 800d5b4:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800d5b6:	4b2a      	ldr	r3, [pc, #168]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d01d      	beq.n	800d5fe <vPortSuppressTicksAndSleep+0x122>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800d5c2:	4b29      	ldr	r3, [pc, #164]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d5c4:	681a      	ldr	r2, [r3, #0]
 800d5c6:	4b27      	ldr	r3, [pc, #156]	; (800d664 <vPortSuppressTicksAndSleep+0x188>)
 800d5c8:	6819      	ldr	r1, [r3, #0]
 800d5ca:	69fb      	ldr	r3, [r7, #28]
 800d5cc:	1acb      	subs	r3, r1, r3
 800d5ce:	4413      	add	r3, r2
 800d5d0:	3b01      	subs	r3, #1
 800d5d2:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800d5d4:	4b25      	ldr	r3, [pc, #148]	; (800d66c <vPortSuppressTicksAndSleep+0x190>)
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	697a      	ldr	r2, [r7, #20]
 800d5da:	429a      	cmp	r2, r3
 800d5dc:	d304      	bcc.n	800d5e8 <vPortSuppressTicksAndSleep+0x10c>
 800d5de:	4b22      	ldr	r3, [pc, #136]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	697a      	ldr	r2, [r7, #20]
 800d5e4:	429a      	cmp	r2, r3
 800d5e6:	d903      	bls.n	800d5f0 <vPortSuppressTicksAndSleep+0x114>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800d5e8:	4b1f      	ldr	r3, [pc, #124]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	3b01      	subs	r3, #1
 800d5ee:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800d5f0:	4a1f      	ldr	r2, [pc, #124]	; (800d670 <vPortSuppressTicksAndSleep+0x194>)
 800d5f2:	697b      	ldr	r3, [r7, #20]
 800d5f4:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	3b01      	subs	r3, #1
 800d5fa:	61bb      	str	r3, [r7, #24]
 800d5fc:	e018      	b.n	800d630 <vPortSuppressTicksAndSleep+0x154>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	4a19      	ldr	r2, [pc, #100]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d602:	6812      	ldr	r2, [r2, #0]
 800d604:	fb03 f202 	mul.w	r2, r3, r2
 800d608:	4b16      	ldr	r3, [pc, #88]	; (800d664 <vPortSuppressTicksAndSleep+0x188>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	1ad3      	subs	r3, r2, r3
 800d60e:	613b      	str	r3, [r7, #16]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800d610:	4b15      	ldr	r3, [pc, #84]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	693a      	ldr	r2, [r7, #16]
 800d616:	fbb2 f3f3 	udiv	r3, r2, r3
 800d61a:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800d61c:	69bb      	ldr	r3, [r7, #24]
 800d61e:	3301      	adds	r3, #1
 800d620:	4a11      	ldr	r2, [pc, #68]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d622:	6812      	ldr	r2, [r2, #0]
 800d624:	fb03 f202 	mul.w	r2, r3, r2
 800d628:	4911      	ldr	r1, [pc, #68]	; (800d670 <vPortSuppressTicksAndSleep+0x194>)
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	1ad3      	subs	r3, r2, r3
 800d62e:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d630:	4b0c      	ldr	r3, [pc, #48]	; (800d664 <vPortSuppressTicksAndSleep+0x188>)
 800d632:	2200      	movs	r2, #0
 800d634:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800d636:	4b0a      	ldr	r3, [pc, #40]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	4a09      	ldr	r2, [pc, #36]	; (800d660 <vPortSuppressTicksAndSleep+0x184>)
 800d63c:	f043 0301 	orr.w	r3, r3, #1
 800d640:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800d642:	69b8      	ldr	r0, [r7, #24]
 800d644:	f7ff fad0 	bl	800cbe8 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800d648:	4b07      	ldr	r3, [pc, #28]	; (800d668 <vPortSuppressTicksAndSleep+0x18c>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	4a08      	ldr	r2, [pc, #32]	; (800d670 <vPortSuppressTicksAndSleep+0x194>)
 800d64e:	3b01      	subs	r3, #1
 800d650:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800d652:	b662      	cpsie	i
	}
 800d654:	bf00      	nop
 800d656:	3720      	adds	r7, #32
 800d658:	46bd      	mov	sp, r7
 800d65a:	bd80      	pop	{r7, pc}
 800d65c:	20001284 	.word	0x20001284
 800d660:	e000e010 	.word	0xe000e010
 800d664:	e000e018 	.word	0xe000e018
 800d668:	20001280 	.word	0x20001280
 800d66c:	20001288 	.word	0x20001288
 800d670:	e000e014 	.word	0xe000e014

0800d674 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d674:	b480      	push	{r7}
 800d676:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800d678:	4b14      	ldr	r3, [pc, #80]	; (800d6cc <vPortSetupTimerInterrupt+0x58>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	4a14      	ldr	r2, [pc, #80]	; (800d6d0 <vPortSetupTimerInterrupt+0x5c>)
 800d67e:	fba2 2303 	umull	r2, r3, r2, r3
 800d682:	099b      	lsrs	r3, r3, #6
 800d684:	4a13      	ldr	r2, [pc, #76]	; (800d6d4 <vPortSetupTimerInterrupt+0x60>)
 800d686:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800d688:	4b12      	ldr	r3, [pc, #72]	; (800d6d4 <vPortSetupTimerInterrupt+0x60>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800d690:	fbb2 f3f3 	udiv	r3, r2, r3
 800d694:	4a10      	ldr	r2, [pc, #64]	; (800d6d8 <vPortSetupTimerInterrupt+0x64>)
 800d696:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800d698:	4b10      	ldr	r3, [pc, #64]	; (800d6dc <vPortSetupTimerInterrupt+0x68>)
 800d69a:	222d      	movs	r2, #45	; 0x2d
 800d69c:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d69e:	4b10      	ldr	r3, [pc, #64]	; (800d6e0 <vPortSetupTimerInterrupt+0x6c>)
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d6a4:	4b0f      	ldr	r3, [pc, #60]	; (800d6e4 <vPortSetupTimerInterrupt+0x70>)
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d6aa:	4b08      	ldr	r3, [pc, #32]	; (800d6cc <vPortSetupTimerInterrupt+0x58>)
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	4a08      	ldr	r2, [pc, #32]	; (800d6d0 <vPortSetupTimerInterrupt+0x5c>)
 800d6b0:	fba2 2303 	umull	r2, r3, r2, r3
 800d6b4:	099b      	lsrs	r3, r3, #6
 800d6b6:	4a0c      	ldr	r2, [pc, #48]	; (800d6e8 <vPortSetupTimerInterrupt+0x74>)
 800d6b8:	3b01      	subs	r3, #1
 800d6ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d6bc:	4b08      	ldr	r3, [pc, #32]	; (800d6e0 <vPortSetupTimerInterrupt+0x6c>)
 800d6be:	2207      	movs	r2, #7
 800d6c0:	601a      	str	r2, [r3, #0]
}
 800d6c2:	bf00      	nop
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bc80      	pop	{r7}
 800d6c8:	4770      	bx	lr
 800d6ca:	bf00      	nop
 800d6cc:	20000000 	.word	0x20000000
 800d6d0:	10624dd3 	.word	0x10624dd3
 800d6d4:	20001280 	.word	0x20001280
 800d6d8:	20001284 	.word	0x20001284
 800d6dc:	20001288 	.word	0x20001288
 800d6e0:	e000e010 	.word	0xe000e010
 800d6e4:	e000e018 	.word	0xe000e018
 800d6e8:	e000e014 	.word	0xe000e014

0800d6ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b08a      	sub	sp, #40	; 0x28
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d6f8:	f7ff f992 	bl	800ca20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d6fc:	4b58      	ldr	r3, [pc, #352]	; (800d860 <pvPortMalloc+0x174>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d101      	bne.n	800d708 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d704:	f000 f910 	bl	800d928 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d708:	4b56      	ldr	r3, [pc, #344]	; (800d864 <pvPortMalloc+0x178>)
 800d70a:	681a      	ldr	r2, [r3, #0]
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	4013      	ands	r3, r2
 800d710:	2b00      	cmp	r3, #0
 800d712:	f040 808e 	bne.w	800d832 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d01d      	beq.n	800d758 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d71c:	2208      	movs	r2, #8
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	4413      	add	r3, r2
 800d722:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f003 0307 	and.w	r3, r3, #7
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d014      	beq.n	800d758 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	f023 0307 	bic.w	r3, r3, #7
 800d734:	3308      	adds	r3, #8
 800d736:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f003 0307 	and.w	r3, r3, #7
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d00a      	beq.n	800d758 <pvPortMalloc+0x6c>
	__asm volatile
 800d742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d746:	f383 8811 	msr	BASEPRI, r3
 800d74a:	f3bf 8f6f 	isb	sy
 800d74e:	f3bf 8f4f 	dsb	sy
 800d752:	617b      	str	r3, [r7, #20]
}
 800d754:	bf00      	nop
 800d756:	e7fe      	b.n	800d756 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d069      	beq.n	800d832 <pvPortMalloc+0x146>
 800d75e:	4b42      	ldr	r3, [pc, #264]	; (800d868 <pvPortMalloc+0x17c>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	687a      	ldr	r2, [r7, #4]
 800d764:	429a      	cmp	r2, r3
 800d766:	d864      	bhi.n	800d832 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d768:	4b40      	ldr	r3, [pc, #256]	; (800d86c <pvPortMalloc+0x180>)
 800d76a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d76c:	4b3f      	ldr	r3, [pc, #252]	; (800d86c <pvPortMalloc+0x180>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d772:	e004      	b.n	800d77e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d776:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d780:	685b      	ldr	r3, [r3, #4]
 800d782:	687a      	ldr	r2, [r7, #4]
 800d784:	429a      	cmp	r2, r3
 800d786:	d903      	bls.n	800d790 <pvPortMalloc+0xa4>
 800d788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d1f1      	bne.n	800d774 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d790:	4b33      	ldr	r3, [pc, #204]	; (800d860 <pvPortMalloc+0x174>)
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d796:	429a      	cmp	r2, r3
 800d798:	d04b      	beq.n	800d832 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d79a:	6a3b      	ldr	r3, [r7, #32]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	2208      	movs	r2, #8
 800d7a0:	4413      	add	r3, r2
 800d7a2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d7a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7a6:	681a      	ldr	r2, [r3, #0]
 800d7a8:	6a3b      	ldr	r3, [r7, #32]
 800d7aa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d7ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ae:	685a      	ldr	r2, [r3, #4]
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	1ad2      	subs	r2, r2, r3
 800d7b4:	2308      	movs	r3, #8
 800d7b6:	005b      	lsls	r3, r3, #1
 800d7b8:	429a      	cmp	r2, r3
 800d7ba:	d91f      	bls.n	800d7fc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d7bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	4413      	add	r3, r2
 800d7c2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d7c4:	69bb      	ldr	r3, [r7, #24]
 800d7c6:	f003 0307 	and.w	r3, r3, #7
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d00a      	beq.n	800d7e4 <pvPortMalloc+0xf8>
	__asm volatile
 800d7ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7d2:	f383 8811 	msr	BASEPRI, r3
 800d7d6:	f3bf 8f6f 	isb	sy
 800d7da:	f3bf 8f4f 	dsb	sy
 800d7de:	613b      	str	r3, [r7, #16]
}
 800d7e0:	bf00      	nop
 800d7e2:	e7fe      	b.n	800d7e2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d7e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7e6:	685a      	ldr	r2, [r3, #4]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	1ad2      	subs	r2, r2, r3
 800d7ec:	69bb      	ldr	r3, [r7, #24]
 800d7ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7f2:	687a      	ldr	r2, [r7, #4]
 800d7f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d7f6:	69b8      	ldr	r0, [r7, #24]
 800d7f8:	f000 f8f8 	bl	800d9ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d7fc:	4b1a      	ldr	r3, [pc, #104]	; (800d868 <pvPortMalloc+0x17c>)
 800d7fe:	681a      	ldr	r2, [r3, #0]
 800d800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	1ad3      	subs	r3, r2, r3
 800d806:	4a18      	ldr	r2, [pc, #96]	; (800d868 <pvPortMalloc+0x17c>)
 800d808:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d80a:	4b17      	ldr	r3, [pc, #92]	; (800d868 <pvPortMalloc+0x17c>)
 800d80c:	681a      	ldr	r2, [r3, #0]
 800d80e:	4b18      	ldr	r3, [pc, #96]	; (800d870 <pvPortMalloc+0x184>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	429a      	cmp	r2, r3
 800d814:	d203      	bcs.n	800d81e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d816:	4b14      	ldr	r3, [pc, #80]	; (800d868 <pvPortMalloc+0x17c>)
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	4a15      	ldr	r2, [pc, #84]	; (800d870 <pvPortMalloc+0x184>)
 800d81c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d820:	685a      	ldr	r2, [r3, #4]
 800d822:	4b10      	ldr	r3, [pc, #64]	; (800d864 <pvPortMalloc+0x178>)
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	431a      	orrs	r2, r3
 800d828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d82a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d82e:	2200      	movs	r2, #0
 800d830:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d832:	f7ff f93d 	bl	800cab0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d836:	69fb      	ldr	r3, [r7, #28]
 800d838:	f003 0307 	and.w	r3, r3, #7
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d00a      	beq.n	800d856 <pvPortMalloc+0x16a>
	__asm volatile
 800d840:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d844:	f383 8811 	msr	BASEPRI, r3
 800d848:	f3bf 8f6f 	isb	sy
 800d84c:	f3bf 8f4f 	dsb	sy
 800d850:	60fb      	str	r3, [r7, #12]
}
 800d852:	bf00      	nop
 800d854:	e7fe      	b.n	800d854 <pvPortMalloc+0x168>
	return pvReturn;
 800d856:	69fb      	ldr	r3, [r7, #28]
}
 800d858:	4618      	mov	r0, r3
 800d85a:	3728      	adds	r7, #40	; 0x28
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bd80      	pop	{r7, pc}
 800d860:	20003254 	.word	0x20003254
 800d864:	20003260 	.word	0x20003260
 800d868:	20003258 	.word	0x20003258
 800d86c:	2000324c 	.word	0x2000324c
 800d870:	2000325c 	.word	0x2000325c

0800d874 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b086      	sub	sp, #24
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d048      	beq.n	800d918 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d886:	2308      	movs	r3, #8
 800d888:	425b      	negs	r3, r3
 800d88a:	697a      	ldr	r2, [r7, #20]
 800d88c:	4413      	add	r3, r2
 800d88e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	685a      	ldr	r2, [r3, #4]
 800d898:	4b21      	ldr	r3, [pc, #132]	; (800d920 <vPortFree+0xac>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	4013      	ands	r3, r2
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d10a      	bne.n	800d8b8 <vPortFree+0x44>
	__asm volatile
 800d8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8a6:	f383 8811 	msr	BASEPRI, r3
 800d8aa:	f3bf 8f6f 	isb	sy
 800d8ae:	f3bf 8f4f 	dsb	sy
 800d8b2:	60fb      	str	r3, [r7, #12]
}
 800d8b4:	bf00      	nop
 800d8b6:	e7fe      	b.n	800d8b6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d8b8:	693b      	ldr	r3, [r7, #16]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d00a      	beq.n	800d8d6 <vPortFree+0x62>
	__asm volatile
 800d8c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8c4:	f383 8811 	msr	BASEPRI, r3
 800d8c8:	f3bf 8f6f 	isb	sy
 800d8cc:	f3bf 8f4f 	dsb	sy
 800d8d0:	60bb      	str	r3, [r7, #8]
}
 800d8d2:	bf00      	nop
 800d8d4:	e7fe      	b.n	800d8d4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d8d6:	693b      	ldr	r3, [r7, #16]
 800d8d8:	685a      	ldr	r2, [r3, #4]
 800d8da:	4b11      	ldr	r3, [pc, #68]	; (800d920 <vPortFree+0xac>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	4013      	ands	r3, r2
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d019      	beq.n	800d918 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d8e4:	693b      	ldr	r3, [r7, #16]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d115      	bne.n	800d918 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	685a      	ldr	r2, [r3, #4]
 800d8f0:	4b0b      	ldr	r3, [pc, #44]	; (800d920 <vPortFree+0xac>)
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	43db      	mvns	r3, r3
 800d8f6:	401a      	ands	r2, r3
 800d8f8:	693b      	ldr	r3, [r7, #16]
 800d8fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d8fc:	f7ff f890 	bl	800ca20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d900:	693b      	ldr	r3, [r7, #16]
 800d902:	685a      	ldr	r2, [r3, #4]
 800d904:	4b07      	ldr	r3, [pc, #28]	; (800d924 <vPortFree+0xb0>)
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	4413      	add	r3, r2
 800d90a:	4a06      	ldr	r2, [pc, #24]	; (800d924 <vPortFree+0xb0>)
 800d90c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d90e:	6938      	ldr	r0, [r7, #16]
 800d910:	f000 f86c 	bl	800d9ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d914:	f7ff f8cc 	bl	800cab0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d918:	bf00      	nop
 800d91a:	3718      	adds	r7, #24
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}
 800d920:	20003260 	.word	0x20003260
 800d924:	20003258 	.word	0x20003258

0800d928 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d928:	b480      	push	{r7}
 800d92a:	b085      	sub	sp, #20
 800d92c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d92e:	f641 73b8 	movw	r3, #8120	; 0x1fb8
 800d932:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d934:	4b27      	ldr	r3, [pc, #156]	; (800d9d4 <prvHeapInit+0xac>)
 800d936:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	f003 0307 	and.w	r3, r3, #7
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d00c      	beq.n	800d95c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	3307      	adds	r3, #7
 800d946:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f023 0307 	bic.w	r3, r3, #7
 800d94e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d950:	68ba      	ldr	r2, [r7, #8]
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	1ad3      	subs	r3, r2, r3
 800d956:	4a1f      	ldr	r2, [pc, #124]	; (800d9d4 <prvHeapInit+0xac>)
 800d958:	4413      	add	r3, r2
 800d95a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d960:	4a1d      	ldr	r2, [pc, #116]	; (800d9d8 <prvHeapInit+0xb0>)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d966:	4b1c      	ldr	r3, [pc, #112]	; (800d9d8 <prvHeapInit+0xb0>)
 800d968:	2200      	movs	r2, #0
 800d96a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	68ba      	ldr	r2, [r7, #8]
 800d970:	4413      	add	r3, r2
 800d972:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d974:	2208      	movs	r2, #8
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	1a9b      	subs	r3, r3, r2
 800d97a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	f023 0307 	bic.w	r3, r3, #7
 800d982:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	4a15      	ldr	r2, [pc, #84]	; (800d9dc <prvHeapInit+0xb4>)
 800d988:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d98a:	4b14      	ldr	r3, [pc, #80]	; (800d9dc <prvHeapInit+0xb4>)
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	2200      	movs	r2, #0
 800d990:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d992:	4b12      	ldr	r3, [pc, #72]	; (800d9dc <prvHeapInit+0xb4>)
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	2200      	movs	r2, #0
 800d998:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	68fa      	ldr	r2, [r7, #12]
 800d9a2:	1ad2      	subs	r2, r2, r3
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d9a8:	4b0c      	ldr	r3, [pc, #48]	; (800d9dc <prvHeapInit+0xb4>)
 800d9aa:	681a      	ldr	r2, [r3, #0]
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	685b      	ldr	r3, [r3, #4]
 800d9b4:	4a0a      	ldr	r2, [pc, #40]	; (800d9e0 <prvHeapInit+0xb8>)
 800d9b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	685b      	ldr	r3, [r3, #4]
 800d9bc:	4a09      	ldr	r2, [pc, #36]	; (800d9e4 <prvHeapInit+0xbc>)
 800d9be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d9c0:	4b09      	ldr	r3, [pc, #36]	; (800d9e8 <prvHeapInit+0xc0>)
 800d9c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d9c6:	601a      	str	r2, [r3, #0]
}
 800d9c8:	bf00      	nop
 800d9ca:	3714      	adds	r7, #20
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bc80      	pop	{r7}
 800d9d0:	4770      	bx	lr
 800d9d2:	bf00      	nop
 800d9d4:	20001294 	.word	0x20001294
 800d9d8:	2000324c 	.word	0x2000324c
 800d9dc:	20003254 	.word	0x20003254
 800d9e0:	2000325c 	.word	0x2000325c
 800d9e4:	20003258 	.word	0x20003258
 800d9e8:	20003260 	.word	0x20003260

0800d9ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b085      	sub	sp, #20
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d9f4:	4b27      	ldr	r3, [pc, #156]	; (800da94 <prvInsertBlockIntoFreeList+0xa8>)
 800d9f6:	60fb      	str	r3, [r7, #12]
 800d9f8:	e002      	b.n	800da00 <prvInsertBlockIntoFreeList+0x14>
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	60fb      	str	r3, [r7, #12]
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	687a      	ldr	r2, [r7, #4]
 800da06:	429a      	cmp	r2, r3
 800da08:	d8f7      	bhi.n	800d9fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	685b      	ldr	r3, [r3, #4]
 800da12:	68ba      	ldr	r2, [r7, #8]
 800da14:	4413      	add	r3, r2
 800da16:	687a      	ldr	r2, [r7, #4]
 800da18:	429a      	cmp	r2, r3
 800da1a:	d108      	bne.n	800da2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	685a      	ldr	r2, [r3, #4]
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	685b      	ldr	r3, [r3, #4]
 800da24:	441a      	add	r2, r3
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	68ba      	ldr	r2, [r7, #8]
 800da38:	441a      	add	r2, r3
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	429a      	cmp	r2, r3
 800da40:	d118      	bne.n	800da74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	681a      	ldr	r2, [r3, #0]
 800da46:	4b14      	ldr	r3, [pc, #80]	; (800da98 <prvInsertBlockIntoFreeList+0xac>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	429a      	cmp	r2, r3
 800da4c:	d00d      	beq.n	800da6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	685a      	ldr	r2, [r3, #4]
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	441a      	add	r2, r3
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	681a      	ldr	r2, [r3, #0]
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	601a      	str	r2, [r3, #0]
 800da68:	e008      	b.n	800da7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800da6a:	4b0b      	ldr	r3, [pc, #44]	; (800da98 <prvInsertBlockIntoFreeList+0xac>)
 800da6c:	681a      	ldr	r2, [r3, #0]
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	601a      	str	r2, [r3, #0]
 800da72:	e003      	b.n	800da7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	681a      	ldr	r2, [r3, #0]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800da7c:	68fa      	ldr	r2, [r7, #12]
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	429a      	cmp	r2, r3
 800da82:	d002      	beq.n	800da8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	687a      	ldr	r2, [r7, #4]
 800da88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800da8a:	bf00      	nop
 800da8c:	3714      	adds	r7, #20
 800da8e:	46bd      	mov	sp, r7
 800da90:	bc80      	pop	{r7}
 800da92:	4770      	bx	lr
 800da94:	2000324c 	.word	0x2000324c
 800da98:	20003254 	.word	0x20003254

0800da9c <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b082      	sub	sp, #8
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	33f1      	adds	r3, #241	; 0xf1
 800daa8:	2210      	movs	r2, #16
 800daaa:	2100      	movs	r1, #0
 800daac:	4618      	mov	r0, r3
 800daae:	f00d fd9d 	bl	801b5ec <memset1>
    ctx->M_n = 0;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	2200      	movs	r2, #0
 800dab6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	22f0      	movs	r2, #240	; 0xf0
 800dabe:	2100      	movs	r1, #0
 800dac0:	4618      	mov	r0, r3
 800dac2:	f00d fd93 	bl	801b5ec <memset1>
}
 800dac6:	bf00      	nop
 800dac8:	3708      	adds	r7, #8
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}

0800dace <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800dace:	b580      	push	{r7, lr}
 800dad0:	b082      	sub	sp, #8
 800dad2:	af00      	add	r7, sp, #0
 800dad4:	6078      	str	r0, [r7, #4]
 800dad6:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	461a      	mov	r2, r3
 800dadc:	2110      	movs	r1, #16
 800dade:	6838      	ldr	r0, [r7, #0]
 800dae0:	f000 fe5c 	bl	800e79c <lorawan_aes_set_key>
}
 800dae4:	bf00      	nop
 800dae6:	3708      	adds	r7, #8
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}

0800daec <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b08c      	sub	sp, #48	; 0x30
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	60f8      	str	r0, [r7, #12]
 800daf4:	60b9      	str	r1, [r7, #8]
 800daf6:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800dafe:	2b00      	cmp	r3, #0
 800db00:	f000 80a1 	beq.w	800dc46 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800db0a:	f1c3 0310 	rsb	r3, r3, #16
 800db0e:	687a      	ldr	r2, [r7, #4]
 800db10:	4293      	cmp	r3, r2
 800db12:	bf28      	it	cs
 800db14:	4613      	movcs	r3, r2
 800db16:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	f203 1201 	addw	r2, r3, #257	; 0x101
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800db24:	4413      	add	r3, r2
 800db26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db28:	b292      	uxth	r2, r2
 800db2a:	68b9      	ldr	r1, [r7, #8]
 800db2c:	4618      	mov	r0, r3
 800db2e:	f00d fd22 	bl	801b576 <memcpy1>
        ctx->M_n += mlen;
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800db38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3a:	441a      	add	r2, r3
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800db48:	2b0f      	cmp	r3, #15
 800db4a:	f240 808d 	bls.w	800dc68 <AES_CMAC_Update+0x17c>
 800db4e:	687a      	ldr	r2, [r7, #4]
 800db50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db52:	429a      	cmp	r2, r3
 800db54:	f000 8088 	beq.w	800dc68 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800db58:	2300      	movs	r3, #0
 800db5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db5c:	e015      	b.n	800db8a <AES_CMAC_Update+0x9e>
 800db5e:	68fa      	ldr	r2, [r7, #12]
 800db60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db62:	4413      	add	r3, r2
 800db64:	33f1      	adds	r3, #241	; 0xf1
 800db66:	781a      	ldrb	r2, [r3, #0]
 800db68:	68f9      	ldr	r1, [r7, #12]
 800db6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db6c:	440b      	add	r3, r1
 800db6e:	f203 1301 	addw	r3, r3, #257	; 0x101
 800db72:	781b      	ldrb	r3, [r3, #0]
 800db74:	4053      	eors	r3, r2
 800db76:	b2d9      	uxtb	r1, r3
 800db78:	68fa      	ldr	r2, [r7, #12]
 800db7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db7c:	4413      	add	r3, r2
 800db7e:	33f1      	adds	r3, #241	; 0xf1
 800db80:	460a      	mov	r2, r1
 800db82:	701a      	strb	r2, [r3, #0]
 800db84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db86:	3301      	adds	r3, #1
 800db88:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db8c:	2b0f      	cmp	r3, #15
 800db8e:	dde6      	ble.n	800db5e <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800db96:	f107 0314 	add.w	r3, r7, #20
 800db9a:	2210      	movs	r2, #16
 800db9c:	4618      	mov	r0, r3
 800db9e:	f00d fcea 	bl	801b576 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800dba2:	68fa      	ldr	r2, [r7, #12]
 800dba4:	f107 0114 	add.w	r1, r7, #20
 800dba8:	f107 0314 	add.w	r3, r7, #20
 800dbac:	4618      	mov	r0, r3
 800dbae:	f000 fed3 	bl	800e958 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	33f1      	adds	r3, #241	; 0xf1
 800dbb6:	f107 0114 	add.w	r1, r7, #20
 800dbba:	2210      	movs	r2, #16
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f00d fcda 	bl	801b576 <memcpy1>

        data += mlen;
 800dbc2:	68ba      	ldr	r2, [r7, #8]
 800dbc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc6:	4413      	add	r3, r2
 800dbc8:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800dbca:	687a      	ldr	r2, [r7, #4]
 800dbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbce:	1ad3      	subs	r3, r2, r3
 800dbd0:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800dbd2:	e038      	b.n	800dc46 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	62bb      	str	r3, [r7, #40]	; 0x28
 800dbd8:	e013      	b.n	800dc02 <AES_CMAC_Update+0x116>
 800dbda:	68fa      	ldr	r2, [r7, #12]
 800dbdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbde:	4413      	add	r3, r2
 800dbe0:	33f1      	adds	r3, #241	; 0xf1
 800dbe2:	781a      	ldrb	r2, [r3, #0]
 800dbe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbe6:	68b9      	ldr	r1, [r7, #8]
 800dbe8:	440b      	add	r3, r1
 800dbea:	781b      	ldrb	r3, [r3, #0]
 800dbec:	4053      	eors	r3, r2
 800dbee:	b2d9      	uxtb	r1, r3
 800dbf0:	68fa      	ldr	r2, [r7, #12]
 800dbf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbf4:	4413      	add	r3, r2
 800dbf6:	33f1      	adds	r3, #241	; 0xf1
 800dbf8:	460a      	mov	r2, r1
 800dbfa:	701a      	strb	r2, [r3, #0]
 800dbfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbfe:	3301      	adds	r3, #1
 800dc00:	62bb      	str	r3, [r7, #40]	; 0x28
 800dc02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc04:	2b0f      	cmp	r3, #15
 800dc06:	dde8      	ble.n	800dbda <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800dc0e:	f107 0314 	add.w	r3, r7, #20
 800dc12:	2210      	movs	r2, #16
 800dc14:	4618      	mov	r0, r3
 800dc16:	f00d fcae 	bl	801b576 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800dc1a:	68fa      	ldr	r2, [r7, #12]
 800dc1c:	f107 0114 	add.w	r1, r7, #20
 800dc20:	f107 0314 	add.w	r3, r7, #20
 800dc24:	4618      	mov	r0, r3
 800dc26:	f000 fe97 	bl	800e958 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	33f1      	adds	r3, #241	; 0xf1
 800dc2e:	f107 0114 	add.w	r1, r7, #20
 800dc32:	2210      	movs	r2, #16
 800dc34:	4618      	mov	r0, r3
 800dc36:	f00d fc9e 	bl	801b576 <memcpy1>

        data += 16;
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	3310      	adds	r3, #16
 800dc3e:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	3b10      	subs	r3, #16
 800dc44:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2b10      	cmp	r3, #16
 800dc4a:	d8c3      	bhi.n	800dbd4 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	f203 1301 	addw	r3, r3, #257	; 0x101
 800dc52:	687a      	ldr	r2, [r7, #4]
 800dc54:	b292      	uxth	r2, r2
 800dc56:	68b9      	ldr	r1, [r7, #8]
 800dc58:	4618      	mov	r0, r3
 800dc5a:	f00d fc8c 	bl	801b576 <memcpy1>
    ctx->M_n = len;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	687a      	ldr	r2, [r7, #4]
 800dc62:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800dc66:	e000      	b.n	800dc6a <AES_CMAC_Update+0x17e>
            return;
 800dc68:	bf00      	nop
}
 800dc6a:	3730      	adds	r7, #48	; 0x30
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}

0800dc70 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b092      	sub	sp, #72	; 0x48
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
 800dc78:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800dc7a:	f107 031c 	add.w	r3, r7, #28
 800dc7e:	2210      	movs	r2, #16
 800dc80:	2100      	movs	r1, #0
 800dc82:	4618      	mov	r0, r3
 800dc84:	f00d fcb2 	bl	801b5ec <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800dc88:	683a      	ldr	r2, [r7, #0]
 800dc8a:	f107 011c 	add.w	r1, r7, #28
 800dc8e:	f107 031c 	add.w	r3, r7, #28
 800dc92:	4618      	mov	r0, r3
 800dc94:	f000 fe60 	bl	800e958 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800dc98:	7f3b      	ldrb	r3, [r7, #28]
 800dc9a:	b25b      	sxtb	r3, r3
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	da30      	bge.n	800dd02 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800dca0:	2300      	movs	r3, #0
 800dca2:	647b      	str	r3, [r7, #68]	; 0x44
 800dca4:	e01b      	b.n	800dcde <AES_CMAC_Final+0x6e>
 800dca6:	f107 021c 	add.w	r2, r7, #28
 800dcaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcac:	4413      	add	r3, r2
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	005b      	lsls	r3, r3, #1
 800dcb2:	b25a      	sxtb	r2, r3
 800dcb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	3348      	adds	r3, #72	; 0x48
 800dcba:	443b      	add	r3, r7
 800dcbc:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800dcc0:	09db      	lsrs	r3, r3, #7
 800dcc2:	b2db      	uxtb	r3, r3
 800dcc4:	b25b      	sxtb	r3, r3
 800dcc6:	4313      	orrs	r3, r2
 800dcc8:	b25b      	sxtb	r3, r3
 800dcca:	b2d9      	uxtb	r1, r3
 800dccc:	f107 021c 	add.w	r2, r7, #28
 800dcd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcd2:	4413      	add	r3, r2
 800dcd4:	460a      	mov	r2, r1
 800dcd6:	701a      	strb	r2, [r3, #0]
 800dcd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcda:	3301      	adds	r3, #1
 800dcdc:	647b      	str	r3, [r7, #68]	; 0x44
 800dcde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dce0:	2b0e      	cmp	r3, #14
 800dce2:	dde0      	ble.n	800dca6 <AES_CMAC_Final+0x36>
 800dce4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dce8:	005b      	lsls	r3, r3, #1
 800dcea:	b2db      	uxtb	r3, r3
 800dcec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800dcf0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dcf4:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800dcf8:	43db      	mvns	r3, r3
 800dcfa:	b2db      	uxtb	r3, r3
 800dcfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800dd00:	e027      	b.n	800dd52 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800dd02:	2300      	movs	r3, #0
 800dd04:	643b      	str	r3, [r7, #64]	; 0x40
 800dd06:	e01b      	b.n	800dd40 <AES_CMAC_Final+0xd0>
 800dd08:	f107 021c 	add.w	r2, r7, #28
 800dd0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd0e:	4413      	add	r3, r2
 800dd10:	781b      	ldrb	r3, [r3, #0]
 800dd12:	005b      	lsls	r3, r3, #1
 800dd14:	b25a      	sxtb	r2, r3
 800dd16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd18:	3301      	adds	r3, #1
 800dd1a:	3348      	adds	r3, #72	; 0x48
 800dd1c:	443b      	add	r3, r7
 800dd1e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800dd22:	09db      	lsrs	r3, r3, #7
 800dd24:	b2db      	uxtb	r3, r3
 800dd26:	b25b      	sxtb	r3, r3
 800dd28:	4313      	orrs	r3, r2
 800dd2a:	b25b      	sxtb	r3, r3
 800dd2c:	b2d9      	uxtb	r1, r3
 800dd2e:	f107 021c 	add.w	r2, r7, #28
 800dd32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd34:	4413      	add	r3, r2
 800dd36:	460a      	mov	r2, r1
 800dd38:	701a      	strb	r2, [r3, #0]
 800dd3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	643b      	str	r3, [r7, #64]	; 0x40
 800dd40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd42:	2b0e      	cmp	r3, #14
 800dd44:	dde0      	ble.n	800dd08 <AES_CMAC_Final+0x98>
 800dd46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dd4a:	005b      	lsls	r3, r3, #1
 800dd4c:	b2db      	uxtb	r3, r3
 800dd4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800dd58:	2b10      	cmp	r3, #16
 800dd5a:	d11d      	bne.n	800dd98 <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dd60:	e016      	b.n	800dd90 <AES_CMAC_Final+0x120>
 800dd62:	683a      	ldr	r2, [r7, #0]
 800dd64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd66:	4413      	add	r3, r2
 800dd68:	f203 1301 	addw	r3, r3, #257	; 0x101
 800dd6c:	781a      	ldrb	r2, [r3, #0]
 800dd6e:	f107 011c 	add.w	r1, r7, #28
 800dd72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd74:	440b      	add	r3, r1
 800dd76:	781b      	ldrb	r3, [r3, #0]
 800dd78:	4053      	eors	r3, r2
 800dd7a:	b2d9      	uxtb	r1, r3
 800dd7c:	683a      	ldr	r2, [r7, #0]
 800dd7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd80:	4413      	add	r3, r2
 800dd82:	f203 1301 	addw	r3, r3, #257	; 0x101
 800dd86:	460a      	mov	r2, r1
 800dd88:	701a      	strb	r2, [r3, #0]
 800dd8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd8c:	3301      	adds	r3, #1
 800dd8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dd90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd92:	2b0f      	cmp	r3, #15
 800dd94:	dde5      	ble.n	800dd62 <AES_CMAC_Final+0xf2>
 800dd96:	e096      	b.n	800dec6 <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800dd98:	7f3b      	ldrb	r3, [r7, #28]
 800dd9a:	b25b      	sxtb	r3, r3
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	da30      	bge.n	800de02 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800dda0:	2300      	movs	r3, #0
 800dda2:	63bb      	str	r3, [r7, #56]	; 0x38
 800dda4:	e01b      	b.n	800ddde <AES_CMAC_Final+0x16e>
 800dda6:	f107 021c 	add.w	r2, r7, #28
 800ddaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddac:	4413      	add	r3, r2
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	005b      	lsls	r3, r3, #1
 800ddb2:	b25a      	sxtb	r2, r3
 800ddb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddb6:	3301      	adds	r3, #1
 800ddb8:	3348      	adds	r3, #72	; 0x48
 800ddba:	443b      	add	r3, r7
 800ddbc:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ddc0:	09db      	lsrs	r3, r3, #7
 800ddc2:	b2db      	uxtb	r3, r3
 800ddc4:	b25b      	sxtb	r3, r3
 800ddc6:	4313      	orrs	r3, r2
 800ddc8:	b25b      	sxtb	r3, r3
 800ddca:	b2d9      	uxtb	r1, r3
 800ddcc:	f107 021c 	add.w	r2, r7, #28
 800ddd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddd2:	4413      	add	r3, r2
 800ddd4:	460a      	mov	r2, r1
 800ddd6:	701a      	strb	r2, [r3, #0]
 800ddd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddda:	3301      	adds	r3, #1
 800dddc:	63bb      	str	r3, [r7, #56]	; 0x38
 800ddde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dde0:	2b0e      	cmp	r3, #14
 800dde2:	dde0      	ble.n	800dda6 <AES_CMAC_Final+0x136>
 800dde4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800dde8:	005b      	lsls	r3, r3, #1
 800ddea:	b2db      	uxtb	r3, r3
 800ddec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800ddf0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ddf4:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800ddf8:	43db      	mvns	r3, r3
 800ddfa:	b2db      	uxtb	r3, r3
 800ddfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800de00:	e027      	b.n	800de52 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800de02:	2300      	movs	r3, #0
 800de04:	637b      	str	r3, [r7, #52]	; 0x34
 800de06:	e01b      	b.n	800de40 <AES_CMAC_Final+0x1d0>
 800de08:	f107 021c 	add.w	r2, r7, #28
 800de0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de0e:	4413      	add	r3, r2
 800de10:	781b      	ldrb	r3, [r3, #0]
 800de12:	005b      	lsls	r3, r3, #1
 800de14:	b25a      	sxtb	r2, r3
 800de16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de18:	3301      	adds	r3, #1
 800de1a:	3348      	adds	r3, #72	; 0x48
 800de1c:	443b      	add	r3, r7
 800de1e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800de22:	09db      	lsrs	r3, r3, #7
 800de24:	b2db      	uxtb	r3, r3
 800de26:	b25b      	sxtb	r3, r3
 800de28:	4313      	orrs	r3, r2
 800de2a:	b25b      	sxtb	r3, r3
 800de2c:	b2d9      	uxtb	r1, r3
 800de2e:	f107 021c 	add.w	r2, r7, #28
 800de32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de34:	4413      	add	r3, r2
 800de36:	460a      	mov	r2, r1
 800de38:	701a      	strb	r2, [r3, #0]
 800de3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de3c:	3301      	adds	r3, #1
 800de3e:	637b      	str	r3, [r7, #52]	; 0x34
 800de40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de42:	2b0e      	cmp	r3, #14
 800de44:	dde0      	ble.n	800de08 <AES_CMAC_Final+0x198>
 800de46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800de4a:	005b      	lsls	r3, r3, #1
 800de4c:	b2db      	uxtb	r3, r3
 800de4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800de58:	683a      	ldr	r2, [r7, #0]
 800de5a:	4413      	add	r3, r2
 800de5c:	2280      	movs	r2, #128	; 0x80
 800de5e:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800de62:	e007      	b.n	800de74 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800de6a:	683a      	ldr	r2, [r7, #0]
 800de6c:	4413      	add	r3, r2
 800de6e:	2200      	movs	r2, #0
 800de70:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800de7a:	1c5a      	adds	r2, r3, #1
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800de88:	2b0f      	cmp	r3, #15
 800de8a:	d9eb      	bls.n	800de64 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800de8c:	2300      	movs	r3, #0
 800de8e:	633b      	str	r3, [r7, #48]	; 0x30
 800de90:	e016      	b.n	800dec0 <AES_CMAC_Final+0x250>
 800de92:	683a      	ldr	r2, [r7, #0]
 800de94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de96:	4413      	add	r3, r2
 800de98:	f203 1301 	addw	r3, r3, #257	; 0x101
 800de9c:	781a      	ldrb	r2, [r3, #0]
 800de9e:	f107 011c 	add.w	r1, r7, #28
 800dea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea4:	440b      	add	r3, r1
 800dea6:	781b      	ldrb	r3, [r3, #0]
 800dea8:	4053      	eors	r3, r2
 800deaa:	b2d9      	uxtb	r1, r3
 800deac:	683a      	ldr	r2, [r7, #0]
 800deae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb0:	4413      	add	r3, r2
 800deb2:	f203 1301 	addw	r3, r3, #257	; 0x101
 800deb6:	460a      	mov	r2, r1
 800deb8:	701a      	strb	r2, [r3, #0]
 800deba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800debc:	3301      	adds	r3, #1
 800debe:	633b      	str	r3, [r7, #48]	; 0x30
 800dec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dec2:	2b0f      	cmp	r3, #15
 800dec4:	dde5      	ble.n	800de92 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800dec6:	2300      	movs	r3, #0
 800dec8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800deca:	e015      	b.n	800def8 <AES_CMAC_Final+0x288>
 800decc:	683a      	ldr	r2, [r7, #0]
 800dece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ded0:	4413      	add	r3, r2
 800ded2:	33f1      	adds	r3, #241	; 0xf1
 800ded4:	781a      	ldrb	r2, [r3, #0]
 800ded6:	6839      	ldr	r1, [r7, #0]
 800ded8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deda:	440b      	add	r3, r1
 800dedc:	f203 1301 	addw	r3, r3, #257	; 0x101
 800dee0:	781b      	ldrb	r3, [r3, #0]
 800dee2:	4053      	eors	r3, r2
 800dee4:	b2d9      	uxtb	r1, r3
 800dee6:	683a      	ldr	r2, [r7, #0]
 800dee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deea:	4413      	add	r3, r2
 800deec:	33f1      	adds	r3, #241	; 0xf1
 800deee:	460a      	mov	r2, r1
 800def0:	701a      	strb	r2, [r3, #0]
 800def2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800def4:	3301      	adds	r3, #1
 800def6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800def8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800defa:	2b0f      	cmp	r3, #15
 800defc:	dde6      	ble.n	800decc <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800defe:	683b      	ldr	r3, [r7, #0]
 800df00:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800df04:	f107 030c 	add.w	r3, r7, #12
 800df08:	2210      	movs	r2, #16
 800df0a:	4618      	mov	r0, r3
 800df0c:	f00d fb33 	bl	801b576 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800df10:	683a      	ldr	r2, [r7, #0]
 800df12:	f107 030c 	add.w	r3, r7, #12
 800df16:	6879      	ldr	r1, [r7, #4]
 800df18:	4618      	mov	r0, r3
 800df1a:	f000 fd1d 	bl	800e958 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800df1e:	f107 031c 	add.w	r3, r7, #28
 800df22:	2210      	movs	r2, #16
 800df24:	2100      	movs	r1, #0
 800df26:	4618      	mov	r0, r3
 800df28:	f00d fb60 	bl	801b5ec <memset1>
}
 800df2c:	bf00      	nop
 800df2e:	3748      	adds	r7, #72	; 0x48
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}

0800df34 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800df34:	b480      	push	{r7}
 800df36:	b083      	sub	sp, #12
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800df3e:	683b      	ldr	r3, [r7, #0]
 800df40:	781a      	ldrb	r2, [r3, #0]
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	3301      	adds	r3, #1
 800df4a:	683a      	ldr	r2, [r7, #0]
 800df4c:	7852      	ldrb	r2, [r2, #1]
 800df4e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	3302      	adds	r3, #2
 800df54:	683a      	ldr	r2, [r7, #0]
 800df56:	7892      	ldrb	r2, [r2, #2]
 800df58:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	3303      	adds	r3, #3
 800df5e:	683a      	ldr	r2, [r7, #0]
 800df60:	78d2      	ldrb	r2, [r2, #3]
 800df62:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	3304      	adds	r3, #4
 800df68:	683a      	ldr	r2, [r7, #0]
 800df6a:	7912      	ldrb	r2, [r2, #4]
 800df6c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	3305      	adds	r3, #5
 800df72:	683a      	ldr	r2, [r7, #0]
 800df74:	7952      	ldrb	r2, [r2, #5]
 800df76:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	3306      	adds	r3, #6
 800df7c:	683a      	ldr	r2, [r7, #0]
 800df7e:	7992      	ldrb	r2, [r2, #6]
 800df80:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	3307      	adds	r3, #7
 800df86:	683a      	ldr	r2, [r7, #0]
 800df88:	79d2      	ldrb	r2, [r2, #7]
 800df8a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	3308      	adds	r3, #8
 800df90:	683a      	ldr	r2, [r7, #0]
 800df92:	7a12      	ldrb	r2, [r2, #8]
 800df94:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	3309      	adds	r3, #9
 800df9a:	683a      	ldr	r2, [r7, #0]
 800df9c:	7a52      	ldrb	r2, [r2, #9]
 800df9e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	330a      	adds	r3, #10
 800dfa4:	683a      	ldr	r2, [r7, #0]
 800dfa6:	7a92      	ldrb	r2, [r2, #10]
 800dfa8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	330b      	adds	r3, #11
 800dfae:	683a      	ldr	r2, [r7, #0]
 800dfb0:	7ad2      	ldrb	r2, [r2, #11]
 800dfb2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	330c      	adds	r3, #12
 800dfb8:	683a      	ldr	r2, [r7, #0]
 800dfba:	7b12      	ldrb	r2, [r2, #12]
 800dfbc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	330d      	adds	r3, #13
 800dfc2:	683a      	ldr	r2, [r7, #0]
 800dfc4:	7b52      	ldrb	r2, [r2, #13]
 800dfc6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	330e      	adds	r3, #14
 800dfcc:	683a      	ldr	r2, [r7, #0]
 800dfce:	7b92      	ldrb	r2, [r2, #14]
 800dfd0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	330f      	adds	r3, #15
 800dfd6:	683a      	ldr	r2, [r7, #0]
 800dfd8:	7bd2      	ldrb	r2, [r2, #15]
 800dfda:	701a      	strb	r2, [r3, #0]
#endif
}
 800dfdc:	bf00      	nop
 800dfde:	370c      	adds	r7, #12
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bc80      	pop	{r7}
 800dfe4:	4770      	bx	lr

0800dfe6 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800dfe6:	b480      	push	{r7}
 800dfe8:	b085      	sub	sp, #20
 800dfea:	af00      	add	r7, sp, #0
 800dfec:	60f8      	str	r0, [r7, #12]
 800dfee:	60b9      	str	r1, [r7, #8]
 800dff0:	4613      	mov	r3, r2
 800dff2:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800dff4:	e007      	b.n	800e006 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800dff6:	68ba      	ldr	r2, [r7, #8]
 800dff8:	1c53      	adds	r3, r2, #1
 800dffa:	60bb      	str	r3, [r7, #8]
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	1c59      	adds	r1, r3, #1
 800e000:	60f9      	str	r1, [r7, #12]
 800e002:	7812      	ldrb	r2, [r2, #0]
 800e004:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800e006:	79fb      	ldrb	r3, [r7, #7]
 800e008:	1e5a      	subs	r2, r3, #1
 800e00a:	71fa      	strb	r2, [r7, #7]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d1f2      	bne.n	800dff6 <copy_block_nn+0x10>
}
 800e010:	bf00      	nop
 800e012:	bf00      	nop
 800e014:	3714      	adds	r7, #20
 800e016:	46bd      	mov	sp, r7
 800e018:	bc80      	pop	{r7}
 800e01a:	4770      	bx	lr

0800e01c <xor_block>:

static void xor_block( void *d, const void *s )
{
 800e01c:	b480      	push	{r7}
 800e01e:	b083      	sub	sp, #12
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
 800e024:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	781a      	ldrb	r2, [r3, #0]
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	781b      	ldrb	r3, [r3, #0]
 800e02e:	4053      	eors	r3, r2
 800e030:	b2da      	uxtb	r2, r3
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	3301      	adds	r3, #1
 800e03a:	7819      	ldrb	r1, [r3, #0]
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	3301      	adds	r3, #1
 800e040:	781a      	ldrb	r2, [r3, #0]
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	3301      	adds	r3, #1
 800e046:	404a      	eors	r2, r1
 800e048:	b2d2      	uxtb	r2, r2
 800e04a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	3302      	adds	r3, #2
 800e050:	7819      	ldrb	r1, [r3, #0]
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	3302      	adds	r3, #2
 800e056:	781a      	ldrb	r2, [r3, #0]
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	3302      	adds	r3, #2
 800e05c:	404a      	eors	r2, r1
 800e05e:	b2d2      	uxtb	r2, r2
 800e060:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	3303      	adds	r3, #3
 800e066:	7819      	ldrb	r1, [r3, #0]
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	3303      	adds	r3, #3
 800e06c:	781a      	ldrb	r2, [r3, #0]
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	3303      	adds	r3, #3
 800e072:	404a      	eors	r2, r1
 800e074:	b2d2      	uxtb	r2, r2
 800e076:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	3304      	adds	r3, #4
 800e07c:	7819      	ldrb	r1, [r3, #0]
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	3304      	adds	r3, #4
 800e082:	781a      	ldrb	r2, [r3, #0]
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	3304      	adds	r3, #4
 800e088:	404a      	eors	r2, r1
 800e08a:	b2d2      	uxtb	r2, r2
 800e08c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	3305      	adds	r3, #5
 800e092:	7819      	ldrb	r1, [r3, #0]
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	3305      	adds	r3, #5
 800e098:	781a      	ldrb	r2, [r3, #0]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	3305      	adds	r3, #5
 800e09e:	404a      	eors	r2, r1
 800e0a0:	b2d2      	uxtb	r2, r2
 800e0a2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	3306      	adds	r3, #6
 800e0a8:	7819      	ldrb	r1, [r3, #0]
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	3306      	adds	r3, #6
 800e0ae:	781a      	ldrb	r2, [r3, #0]
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	3306      	adds	r3, #6
 800e0b4:	404a      	eors	r2, r1
 800e0b6:	b2d2      	uxtb	r2, r2
 800e0b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	3307      	adds	r3, #7
 800e0be:	7819      	ldrb	r1, [r3, #0]
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	3307      	adds	r3, #7
 800e0c4:	781a      	ldrb	r2, [r3, #0]
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	3307      	adds	r3, #7
 800e0ca:	404a      	eors	r2, r1
 800e0cc:	b2d2      	uxtb	r2, r2
 800e0ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	3308      	adds	r3, #8
 800e0d4:	7819      	ldrb	r1, [r3, #0]
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	3308      	adds	r3, #8
 800e0da:	781a      	ldrb	r2, [r3, #0]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	3308      	adds	r3, #8
 800e0e0:	404a      	eors	r2, r1
 800e0e2:	b2d2      	uxtb	r2, r2
 800e0e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	3309      	adds	r3, #9
 800e0ea:	7819      	ldrb	r1, [r3, #0]
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	3309      	adds	r3, #9
 800e0f0:	781a      	ldrb	r2, [r3, #0]
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	3309      	adds	r3, #9
 800e0f6:	404a      	eors	r2, r1
 800e0f8:	b2d2      	uxtb	r2, r2
 800e0fa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	330a      	adds	r3, #10
 800e100:	7819      	ldrb	r1, [r3, #0]
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	330a      	adds	r3, #10
 800e106:	781a      	ldrb	r2, [r3, #0]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	330a      	adds	r3, #10
 800e10c:	404a      	eors	r2, r1
 800e10e:	b2d2      	uxtb	r2, r2
 800e110:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	330b      	adds	r3, #11
 800e116:	7819      	ldrb	r1, [r3, #0]
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	330b      	adds	r3, #11
 800e11c:	781a      	ldrb	r2, [r3, #0]
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	330b      	adds	r3, #11
 800e122:	404a      	eors	r2, r1
 800e124:	b2d2      	uxtb	r2, r2
 800e126:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	330c      	adds	r3, #12
 800e12c:	7819      	ldrb	r1, [r3, #0]
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	330c      	adds	r3, #12
 800e132:	781a      	ldrb	r2, [r3, #0]
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	330c      	adds	r3, #12
 800e138:	404a      	eors	r2, r1
 800e13a:	b2d2      	uxtb	r2, r2
 800e13c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	330d      	adds	r3, #13
 800e142:	7819      	ldrb	r1, [r3, #0]
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	330d      	adds	r3, #13
 800e148:	781a      	ldrb	r2, [r3, #0]
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	330d      	adds	r3, #13
 800e14e:	404a      	eors	r2, r1
 800e150:	b2d2      	uxtb	r2, r2
 800e152:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	330e      	adds	r3, #14
 800e158:	7819      	ldrb	r1, [r3, #0]
 800e15a:	683b      	ldr	r3, [r7, #0]
 800e15c:	330e      	adds	r3, #14
 800e15e:	781a      	ldrb	r2, [r3, #0]
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	330e      	adds	r3, #14
 800e164:	404a      	eors	r2, r1
 800e166:	b2d2      	uxtb	r2, r2
 800e168:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	330f      	adds	r3, #15
 800e16e:	7819      	ldrb	r1, [r3, #0]
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	330f      	adds	r3, #15
 800e174:	781a      	ldrb	r2, [r3, #0]
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	330f      	adds	r3, #15
 800e17a:	404a      	eors	r2, r1
 800e17c:	b2d2      	uxtb	r2, r2
 800e17e:	701a      	strb	r2, [r3, #0]
#endif
}
 800e180:	bf00      	nop
 800e182:	370c      	adds	r7, #12
 800e184:	46bd      	mov	sp, r7
 800e186:	bc80      	pop	{r7}
 800e188:	4770      	bx	lr

0800e18a <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800e18a:	b480      	push	{r7}
 800e18c:	b085      	sub	sp, #20
 800e18e:	af00      	add	r7, sp, #0
 800e190:	60f8      	str	r0, [r7, #12]
 800e192:	60b9      	str	r1, [r7, #8]
 800e194:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	781a      	ldrb	r2, [r3, #0]
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	4053      	eors	r3, r2
 800e1a0:	b2da      	uxtb	r2, r3
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800e1a6:	68bb      	ldr	r3, [r7, #8]
 800e1a8:	3301      	adds	r3, #1
 800e1aa:	7819      	ldrb	r1, [r3, #0]
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	3301      	adds	r3, #1
 800e1b0:	781a      	ldrb	r2, [r3, #0]
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	3301      	adds	r3, #1
 800e1b6:	404a      	eors	r2, r1
 800e1b8:	b2d2      	uxtb	r2, r2
 800e1ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	3302      	adds	r3, #2
 800e1c0:	7819      	ldrb	r1, [r3, #0]
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	3302      	adds	r3, #2
 800e1c6:	781a      	ldrb	r2, [r3, #0]
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	3302      	adds	r3, #2
 800e1cc:	404a      	eors	r2, r1
 800e1ce:	b2d2      	uxtb	r2, r2
 800e1d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	3303      	adds	r3, #3
 800e1d6:	7819      	ldrb	r1, [r3, #0]
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	3303      	adds	r3, #3
 800e1dc:	781a      	ldrb	r2, [r3, #0]
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	3303      	adds	r3, #3
 800e1e2:	404a      	eors	r2, r1
 800e1e4:	b2d2      	uxtb	r2, r2
 800e1e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800e1e8:	68bb      	ldr	r3, [r7, #8]
 800e1ea:	3304      	adds	r3, #4
 800e1ec:	7819      	ldrb	r1, [r3, #0]
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	3304      	adds	r3, #4
 800e1f2:	781a      	ldrb	r2, [r3, #0]
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	3304      	adds	r3, #4
 800e1f8:	404a      	eors	r2, r1
 800e1fa:	b2d2      	uxtb	r2, r2
 800e1fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800e1fe:	68bb      	ldr	r3, [r7, #8]
 800e200:	3305      	adds	r3, #5
 800e202:	7819      	ldrb	r1, [r3, #0]
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	3305      	adds	r3, #5
 800e208:	781a      	ldrb	r2, [r3, #0]
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	3305      	adds	r3, #5
 800e20e:	404a      	eors	r2, r1
 800e210:	b2d2      	uxtb	r2, r2
 800e212:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	3306      	adds	r3, #6
 800e218:	7819      	ldrb	r1, [r3, #0]
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	3306      	adds	r3, #6
 800e21e:	781a      	ldrb	r2, [r3, #0]
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	3306      	adds	r3, #6
 800e224:	404a      	eors	r2, r1
 800e226:	b2d2      	uxtb	r2, r2
 800e228:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800e22a:	68bb      	ldr	r3, [r7, #8]
 800e22c:	3307      	adds	r3, #7
 800e22e:	7819      	ldrb	r1, [r3, #0]
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	3307      	adds	r3, #7
 800e234:	781a      	ldrb	r2, [r3, #0]
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	3307      	adds	r3, #7
 800e23a:	404a      	eors	r2, r1
 800e23c:	b2d2      	uxtb	r2, r2
 800e23e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800e240:	68bb      	ldr	r3, [r7, #8]
 800e242:	3308      	adds	r3, #8
 800e244:	7819      	ldrb	r1, [r3, #0]
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	3308      	adds	r3, #8
 800e24a:	781a      	ldrb	r2, [r3, #0]
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	3308      	adds	r3, #8
 800e250:	404a      	eors	r2, r1
 800e252:	b2d2      	uxtb	r2, r2
 800e254:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800e256:	68bb      	ldr	r3, [r7, #8]
 800e258:	3309      	adds	r3, #9
 800e25a:	7819      	ldrb	r1, [r3, #0]
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	3309      	adds	r3, #9
 800e260:	781a      	ldrb	r2, [r3, #0]
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	3309      	adds	r3, #9
 800e266:	404a      	eors	r2, r1
 800e268:	b2d2      	uxtb	r2, r2
 800e26a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800e26c:	68bb      	ldr	r3, [r7, #8]
 800e26e:	330a      	adds	r3, #10
 800e270:	7819      	ldrb	r1, [r3, #0]
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	330a      	adds	r3, #10
 800e276:	781a      	ldrb	r2, [r3, #0]
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	330a      	adds	r3, #10
 800e27c:	404a      	eors	r2, r1
 800e27e:	b2d2      	uxtb	r2, r2
 800e280:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800e282:	68bb      	ldr	r3, [r7, #8]
 800e284:	330b      	adds	r3, #11
 800e286:	7819      	ldrb	r1, [r3, #0]
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	330b      	adds	r3, #11
 800e28c:	781a      	ldrb	r2, [r3, #0]
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	330b      	adds	r3, #11
 800e292:	404a      	eors	r2, r1
 800e294:	b2d2      	uxtb	r2, r2
 800e296:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	330c      	adds	r3, #12
 800e29c:	7819      	ldrb	r1, [r3, #0]
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	330c      	adds	r3, #12
 800e2a2:	781a      	ldrb	r2, [r3, #0]
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	330c      	adds	r3, #12
 800e2a8:	404a      	eors	r2, r1
 800e2aa:	b2d2      	uxtb	r2, r2
 800e2ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	330d      	adds	r3, #13
 800e2b2:	7819      	ldrb	r1, [r3, #0]
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	330d      	adds	r3, #13
 800e2b8:	781a      	ldrb	r2, [r3, #0]
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	330d      	adds	r3, #13
 800e2be:	404a      	eors	r2, r1
 800e2c0:	b2d2      	uxtb	r2, r2
 800e2c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800e2c4:	68bb      	ldr	r3, [r7, #8]
 800e2c6:	330e      	adds	r3, #14
 800e2c8:	7819      	ldrb	r1, [r3, #0]
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	330e      	adds	r3, #14
 800e2ce:	781a      	ldrb	r2, [r3, #0]
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	330e      	adds	r3, #14
 800e2d4:	404a      	eors	r2, r1
 800e2d6:	b2d2      	uxtb	r2, r2
 800e2d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800e2da:	68bb      	ldr	r3, [r7, #8]
 800e2dc:	330f      	adds	r3, #15
 800e2de:	7819      	ldrb	r1, [r3, #0]
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	330f      	adds	r3, #15
 800e2e4:	781a      	ldrb	r2, [r3, #0]
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	330f      	adds	r3, #15
 800e2ea:	404a      	eors	r2, r1
 800e2ec:	b2d2      	uxtb	r2, r2
 800e2ee:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800e2f0:	bf00      	nop
 800e2f2:	3714      	adds	r7, #20
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	bc80      	pop	{r7}
 800e2f8:	4770      	bx	lr

0800e2fa <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b082      	sub	sp, #8
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	6078      	str	r0, [r7, #4]
 800e302:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800e304:	6839      	ldr	r1, [r7, #0]
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f7ff fe88 	bl	800e01c <xor_block>
}
 800e30c:	bf00      	nop
 800e30e:	3708      	adds	r7, #8
 800e310:	46bd      	mov	sp, r7
 800e312:	bd80      	pop	{r7, pc}

0800e314 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800e314:	b480      	push	{r7}
 800e316:	b085      	sub	sp, #20
 800e318:	af00      	add	r7, sp, #0
 800e31a:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	461a      	mov	r2, r3
 800e322:	4b48      	ldr	r3, [pc, #288]	; (800e444 <shift_sub_rows+0x130>)
 800e324:	5c9a      	ldrb	r2, [r3, r2]
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	701a      	strb	r2, [r3, #0]
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	3304      	adds	r3, #4
 800e32e:	781b      	ldrb	r3, [r3, #0]
 800e330:	4619      	mov	r1, r3
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	3304      	adds	r3, #4
 800e336:	4a43      	ldr	r2, [pc, #268]	; (800e444 <shift_sub_rows+0x130>)
 800e338:	5c52      	ldrb	r2, [r2, r1]
 800e33a:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	3308      	adds	r3, #8
 800e340:	781b      	ldrb	r3, [r3, #0]
 800e342:	4619      	mov	r1, r3
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	3308      	adds	r3, #8
 800e348:	4a3e      	ldr	r2, [pc, #248]	; (800e444 <shift_sub_rows+0x130>)
 800e34a:	5c52      	ldrb	r2, [r2, r1]
 800e34c:	701a      	strb	r2, [r3, #0]
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	330c      	adds	r3, #12
 800e352:	781b      	ldrb	r3, [r3, #0]
 800e354:	4619      	mov	r1, r3
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	330c      	adds	r3, #12
 800e35a:	4a3a      	ldr	r2, [pc, #232]	; (800e444 <shift_sub_rows+0x130>)
 800e35c:	5c52      	ldrb	r2, [r2, r1]
 800e35e:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	785b      	ldrb	r3, [r3, #1]
 800e364:	73fb      	strb	r3, [r7, #15]
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	3305      	adds	r3, #5
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	4619      	mov	r1, r3
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	3301      	adds	r3, #1
 800e372:	4a34      	ldr	r2, [pc, #208]	; (800e444 <shift_sub_rows+0x130>)
 800e374:	5c52      	ldrb	r2, [r2, r1]
 800e376:	701a      	strb	r2, [r3, #0]
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	3309      	adds	r3, #9
 800e37c:	781b      	ldrb	r3, [r3, #0]
 800e37e:	4619      	mov	r1, r3
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	3305      	adds	r3, #5
 800e384:	4a2f      	ldr	r2, [pc, #188]	; (800e444 <shift_sub_rows+0x130>)
 800e386:	5c52      	ldrb	r2, [r2, r1]
 800e388:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	330d      	adds	r3, #13
 800e38e:	781b      	ldrb	r3, [r3, #0]
 800e390:	4619      	mov	r1, r3
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	3309      	adds	r3, #9
 800e396:	4a2b      	ldr	r2, [pc, #172]	; (800e444 <shift_sub_rows+0x130>)
 800e398:	5c52      	ldrb	r2, [r2, r1]
 800e39a:	701a      	strb	r2, [r3, #0]
 800e39c:	7bfa      	ldrb	r2, [r7, #15]
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	330d      	adds	r3, #13
 800e3a2:	4928      	ldr	r1, [pc, #160]	; (800e444 <shift_sub_rows+0x130>)
 800e3a4:	5c8a      	ldrb	r2, [r1, r2]
 800e3a6:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	789b      	ldrb	r3, [r3, #2]
 800e3ac:	73fb      	strb	r3, [r7, #15]
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	330a      	adds	r3, #10
 800e3b2:	781b      	ldrb	r3, [r3, #0]
 800e3b4:	4619      	mov	r1, r3
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	3302      	adds	r3, #2
 800e3ba:	4a22      	ldr	r2, [pc, #136]	; (800e444 <shift_sub_rows+0x130>)
 800e3bc:	5c52      	ldrb	r2, [r2, r1]
 800e3be:	701a      	strb	r2, [r3, #0]
 800e3c0:	7bfa      	ldrb	r2, [r7, #15]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	330a      	adds	r3, #10
 800e3c6:	491f      	ldr	r1, [pc, #124]	; (800e444 <shift_sub_rows+0x130>)
 800e3c8:	5c8a      	ldrb	r2, [r1, r2]
 800e3ca:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	799b      	ldrb	r3, [r3, #6]
 800e3d0:	73fb      	strb	r3, [r7, #15]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	330e      	adds	r3, #14
 800e3d6:	781b      	ldrb	r3, [r3, #0]
 800e3d8:	4619      	mov	r1, r3
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	3306      	adds	r3, #6
 800e3de:	4a19      	ldr	r2, [pc, #100]	; (800e444 <shift_sub_rows+0x130>)
 800e3e0:	5c52      	ldrb	r2, [r2, r1]
 800e3e2:	701a      	strb	r2, [r3, #0]
 800e3e4:	7bfa      	ldrb	r2, [r7, #15]
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	330e      	adds	r3, #14
 800e3ea:	4916      	ldr	r1, [pc, #88]	; (800e444 <shift_sub_rows+0x130>)
 800e3ec:	5c8a      	ldrb	r2, [r1, r2]
 800e3ee:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	7bdb      	ldrb	r3, [r3, #15]
 800e3f4:	73fb      	strb	r3, [r7, #15]
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	330b      	adds	r3, #11
 800e3fa:	781b      	ldrb	r3, [r3, #0]
 800e3fc:	4619      	mov	r1, r3
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	330f      	adds	r3, #15
 800e402:	4a10      	ldr	r2, [pc, #64]	; (800e444 <shift_sub_rows+0x130>)
 800e404:	5c52      	ldrb	r2, [r2, r1]
 800e406:	701a      	strb	r2, [r3, #0]
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	3307      	adds	r3, #7
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	4619      	mov	r1, r3
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	330b      	adds	r3, #11
 800e414:	4a0b      	ldr	r2, [pc, #44]	; (800e444 <shift_sub_rows+0x130>)
 800e416:	5c52      	ldrb	r2, [r2, r1]
 800e418:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	3303      	adds	r3, #3
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	4619      	mov	r1, r3
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	3307      	adds	r3, #7
 800e426:	4a07      	ldr	r2, [pc, #28]	; (800e444 <shift_sub_rows+0x130>)
 800e428:	5c52      	ldrb	r2, [r2, r1]
 800e42a:	701a      	strb	r2, [r3, #0]
 800e42c:	7bfa      	ldrb	r2, [r7, #15]
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	3303      	adds	r3, #3
 800e432:	4904      	ldr	r1, [pc, #16]	; (800e444 <shift_sub_rows+0x130>)
 800e434:	5c8a      	ldrb	r2, [r1, r2]
 800e436:	701a      	strb	r2, [r3, #0]
}
 800e438:	bf00      	nop
 800e43a:	3714      	adds	r7, #20
 800e43c:	46bd      	mov	sp, r7
 800e43e:	bc80      	pop	{r7}
 800e440:	4770      	bx	lr
 800e442:	bf00      	nop
 800e444:	08022f44 	.word	0x08022f44

0800e448 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800e448:	b580      	push	{r7, lr}
 800e44a:	b086      	sub	sp, #24
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800e450:	f107 0308 	add.w	r3, r7, #8
 800e454:	6879      	ldr	r1, [r7, #4]
 800e456:	4618      	mov	r0, r3
 800e458:	f7ff fd6c 	bl	800df34 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800e45c:	7a3b      	ldrb	r3, [r7, #8]
 800e45e:	461a      	mov	r2, r3
 800e460:	4b9a      	ldr	r3, [pc, #616]	; (800e6cc <mix_sub_columns+0x284>)
 800e462:	5c9a      	ldrb	r2, [r3, r2]
 800e464:	7b7b      	ldrb	r3, [r7, #13]
 800e466:	4619      	mov	r1, r3
 800e468:	4b99      	ldr	r3, [pc, #612]	; (800e6d0 <mix_sub_columns+0x288>)
 800e46a:	5c5b      	ldrb	r3, [r3, r1]
 800e46c:	4053      	eors	r3, r2
 800e46e:	b2da      	uxtb	r2, r3
 800e470:	7cbb      	ldrb	r3, [r7, #18]
 800e472:	4619      	mov	r1, r3
 800e474:	4b97      	ldr	r3, [pc, #604]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e476:	5c5b      	ldrb	r3, [r3, r1]
 800e478:	4053      	eors	r3, r2
 800e47a:	b2da      	uxtb	r2, r3
 800e47c:	7dfb      	ldrb	r3, [r7, #23]
 800e47e:	4619      	mov	r1, r3
 800e480:	4b94      	ldr	r3, [pc, #592]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e482:	5c5b      	ldrb	r3, [r3, r1]
 800e484:	4053      	eors	r3, r2
 800e486:	b2da      	uxtb	r2, r3
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800e48c:	7a3b      	ldrb	r3, [r7, #8]
 800e48e:	461a      	mov	r2, r3
 800e490:	4b90      	ldr	r3, [pc, #576]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e492:	5c9a      	ldrb	r2, [r3, r2]
 800e494:	7b7b      	ldrb	r3, [r7, #13]
 800e496:	4619      	mov	r1, r3
 800e498:	4b8c      	ldr	r3, [pc, #560]	; (800e6cc <mix_sub_columns+0x284>)
 800e49a:	5c5b      	ldrb	r3, [r3, r1]
 800e49c:	4053      	eors	r3, r2
 800e49e:	b2da      	uxtb	r2, r3
 800e4a0:	7cbb      	ldrb	r3, [r7, #18]
 800e4a2:	4619      	mov	r1, r3
 800e4a4:	4b8a      	ldr	r3, [pc, #552]	; (800e6d0 <mix_sub_columns+0x288>)
 800e4a6:	5c5b      	ldrb	r3, [r3, r1]
 800e4a8:	4053      	eors	r3, r2
 800e4aa:	b2d9      	uxtb	r1, r3
 800e4ac:	7dfb      	ldrb	r3, [r7, #23]
 800e4ae:	461a      	mov	r2, r3
 800e4b0:	4b88      	ldr	r3, [pc, #544]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e4b2:	5c9a      	ldrb	r2, [r3, r2]
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	3301      	adds	r3, #1
 800e4b8:	404a      	eors	r2, r1
 800e4ba:	b2d2      	uxtb	r2, r2
 800e4bc:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800e4be:	7a3b      	ldrb	r3, [r7, #8]
 800e4c0:	461a      	mov	r2, r3
 800e4c2:	4b84      	ldr	r3, [pc, #528]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e4c4:	5c9a      	ldrb	r2, [r3, r2]
 800e4c6:	7b7b      	ldrb	r3, [r7, #13]
 800e4c8:	4619      	mov	r1, r3
 800e4ca:	4b82      	ldr	r3, [pc, #520]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e4cc:	5c5b      	ldrb	r3, [r3, r1]
 800e4ce:	4053      	eors	r3, r2
 800e4d0:	b2da      	uxtb	r2, r3
 800e4d2:	7cbb      	ldrb	r3, [r7, #18]
 800e4d4:	4619      	mov	r1, r3
 800e4d6:	4b7d      	ldr	r3, [pc, #500]	; (800e6cc <mix_sub_columns+0x284>)
 800e4d8:	5c5b      	ldrb	r3, [r3, r1]
 800e4da:	4053      	eors	r3, r2
 800e4dc:	b2d9      	uxtb	r1, r3
 800e4de:	7dfb      	ldrb	r3, [r7, #23]
 800e4e0:	461a      	mov	r2, r3
 800e4e2:	4b7b      	ldr	r3, [pc, #492]	; (800e6d0 <mix_sub_columns+0x288>)
 800e4e4:	5c9a      	ldrb	r2, [r3, r2]
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	3302      	adds	r3, #2
 800e4ea:	404a      	eors	r2, r1
 800e4ec:	b2d2      	uxtb	r2, r2
 800e4ee:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800e4f0:	7a3b      	ldrb	r3, [r7, #8]
 800e4f2:	461a      	mov	r2, r3
 800e4f4:	4b76      	ldr	r3, [pc, #472]	; (800e6d0 <mix_sub_columns+0x288>)
 800e4f6:	5c9a      	ldrb	r2, [r3, r2]
 800e4f8:	7b7b      	ldrb	r3, [r7, #13]
 800e4fa:	4619      	mov	r1, r3
 800e4fc:	4b75      	ldr	r3, [pc, #468]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e4fe:	5c5b      	ldrb	r3, [r3, r1]
 800e500:	4053      	eors	r3, r2
 800e502:	b2da      	uxtb	r2, r3
 800e504:	7cbb      	ldrb	r3, [r7, #18]
 800e506:	4619      	mov	r1, r3
 800e508:	4b72      	ldr	r3, [pc, #456]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e50a:	5c5b      	ldrb	r3, [r3, r1]
 800e50c:	4053      	eors	r3, r2
 800e50e:	b2d9      	uxtb	r1, r3
 800e510:	7dfb      	ldrb	r3, [r7, #23]
 800e512:	461a      	mov	r2, r3
 800e514:	4b6d      	ldr	r3, [pc, #436]	; (800e6cc <mix_sub_columns+0x284>)
 800e516:	5c9a      	ldrb	r2, [r3, r2]
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	3303      	adds	r3, #3
 800e51c:	404a      	eors	r2, r1
 800e51e:	b2d2      	uxtb	r2, r2
 800e520:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800e522:	7b3b      	ldrb	r3, [r7, #12]
 800e524:	461a      	mov	r2, r3
 800e526:	4b69      	ldr	r3, [pc, #420]	; (800e6cc <mix_sub_columns+0x284>)
 800e528:	5c9a      	ldrb	r2, [r3, r2]
 800e52a:	7c7b      	ldrb	r3, [r7, #17]
 800e52c:	4619      	mov	r1, r3
 800e52e:	4b68      	ldr	r3, [pc, #416]	; (800e6d0 <mix_sub_columns+0x288>)
 800e530:	5c5b      	ldrb	r3, [r3, r1]
 800e532:	4053      	eors	r3, r2
 800e534:	b2da      	uxtb	r2, r3
 800e536:	7dbb      	ldrb	r3, [r7, #22]
 800e538:	4619      	mov	r1, r3
 800e53a:	4b66      	ldr	r3, [pc, #408]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e53c:	5c5b      	ldrb	r3, [r3, r1]
 800e53e:	4053      	eors	r3, r2
 800e540:	b2d9      	uxtb	r1, r3
 800e542:	7afb      	ldrb	r3, [r7, #11]
 800e544:	461a      	mov	r2, r3
 800e546:	4b63      	ldr	r3, [pc, #396]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e548:	5c9a      	ldrb	r2, [r3, r2]
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	3304      	adds	r3, #4
 800e54e:	404a      	eors	r2, r1
 800e550:	b2d2      	uxtb	r2, r2
 800e552:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800e554:	7b3b      	ldrb	r3, [r7, #12]
 800e556:	461a      	mov	r2, r3
 800e558:	4b5e      	ldr	r3, [pc, #376]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e55a:	5c9a      	ldrb	r2, [r3, r2]
 800e55c:	7c7b      	ldrb	r3, [r7, #17]
 800e55e:	4619      	mov	r1, r3
 800e560:	4b5a      	ldr	r3, [pc, #360]	; (800e6cc <mix_sub_columns+0x284>)
 800e562:	5c5b      	ldrb	r3, [r3, r1]
 800e564:	4053      	eors	r3, r2
 800e566:	b2da      	uxtb	r2, r3
 800e568:	7dbb      	ldrb	r3, [r7, #22]
 800e56a:	4619      	mov	r1, r3
 800e56c:	4b58      	ldr	r3, [pc, #352]	; (800e6d0 <mix_sub_columns+0x288>)
 800e56e:	5c5b      	ldrb	r3, [r3, r1]
 800e570:	4053      	eors	r3, r2
 800e572:	b2d9      	uxtb	r1, r3
 800e574:	7afb      	ldrb	r3, [r7, #11]
 800e576:	461a      	mov	r2, r3
 800e578:	4b56      	ldr	r3, [pc, #344]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e57a:	5c9a      	ldrb	r2, [r3, r2]
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	3305      	adds	r3, #5
 800e580:	404a      	eors	r2, r1
 800e582:	b2d2      	uxtb	r2, r2
 800e584:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800e586:	7b3b      	ldrb	r3, [r7, #12]
 800e588:	461a      	mov	r2, r3
 800e58a:	4b52      	ldr	r3, [pc, #328]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e58c:	5c9a      	ldrb	r2, [r3, r2]
 800e58e:	7c7b      	ldrb	r3, [r7, #17]
 800e590:	4619      	mov	r1, r3
 800e592:	4b50      	ldr	r3, [pc, #320]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e594:	5c5b      	ldrb	r3, [r3, r1]
 800e596:	4053      	eors	r3, r2
 800e598:	b2da      	uxtb	r2, r3
 800e59a:	7dbb      	ldrb	r3, [r7, #22]
 800e59c:	4619      	mov	r1, r3
 800e59e:	4b4b      	ldr	r3, [pc, #300]	; (800e6cc <mix_sub_columns+0x284>)
 800e5a0:	5c5b      	ldrb	r3, [r3, r1]
 800e5a2:	4053      	eors	r3, r2
 800e5a4:	b2d9      	uxtb	r1, r3
 800e5a6:	7afb      	ldrb	r3, [r7, #11]
 800e5a8:	461a      	mov	r2, r3
 800e5aa:	4b49      	ldr	r3, [pc, #292]	; (800e6d0 <mix_sub_columns+0x288>)
 800e5ac:	5c9a      	ldrb	r2, [r3, r2]
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	3306      	adds	r3, #6
 800e5b2:	404a      	eors	r2, r1
 800e5b4:	b2d2      	uxtb	r2, r2
 800e5b6:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800e5b8:	7b3b      	ldrb	r3, [r7, #12]
 800e5ba:	461a      	mov	r2, r3
 800e5bc:	4b44      	ldr	r3, [pc, #272]	; (800e6d0 <mix_sub_columns+0x288>)
 800e5be:	5c9a      	ldrb	r2, [r3, r2]
 800e5c0:	7c7b      	ldrb	r3, [r7, #17]
 800e5c2:	4619      	mov	r1, r3
 800e5c4:	4b43      	ldr	r3, [pc, #268]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e5c6:	5c5b      	ldrb	r3, [r3, r1]
 800e5c8:	4053      	eors	r3, r2
 800e5ca:	b2da      	uxtb	r2, r3
 800e5cc:	7dbb      	ldrb	r3, [r7, #22]
 800e5ce:	4619      	mov	r1, r3
 800e5d0:	4b40      	ldr	r3, [pc, #256]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e5d2:	5c5b      	ldrb	r3, [r3, r1]
 800e5d4:	4053      	eors	r3, r2
 800e5d6:	b2d9      	uxtb	r1, r3
 800e5d8:	7afb      	ldrb	r3, [r7, #11]
 800e5da:	461a      	mov	r2, r3
 800e5dc:	4b3b      	ldr	r3, [pc, #236]	; (800e6cc <mix_sub_columns+0x284>)
 800e5de:	5c9a      	ldrb	r2, [r3, r2]
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	3307      	adds	r3, #7
 800e5e4:	404a      	eors	r2, r1
 800e5e6:	b2d2      	uxtb	r2, r2
 800e5e8:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800e5ea:	7c3b      	ldrb	r3, [r7, #16]
 800e5ec:	461a      	mov	r2, r3
 800e5ee:	4b37      	ldr	r3, [pc, #220]	; (800e6cc <mix_sub_columns+0x284>)
 800e5f0:	5c9a      	ldrb	r2, [r3, r2]
 800e5f2:	7d7b      	ldrb	r3, [r7, #21]
 800e5f4:	4619      	mov	r1, r3
 800e5f6:	4b36      	ldr	r3, [pc, #216]	; (800e6d0 <mix_sub_columns+0x288>)
 800e5f8:	5c5b      	ldrb	r3, [r3, r1]
 800e5fa:	4053      	eors	r3, r2
 800e5fc:	b2da      	uxtb	r2, r3
 800e5fe:	7abb      	ldrb	r3, [r7, #10]
 800e600:	4619      	mov	r1, r3
 800e602:	4b34      	ldr	r3, [pc, #208]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e604:	5c5b      	ldrb	r3, [r3, r1]
 800e606:	4053      	eors	r3, r2
 800e608:	b2d9      	uxtb	r1, r3
 800e60a:	7bfb      	ldrb	r3, [r7, #15]
 800e60c:	461a      	mov	r2, r3
 800e60e:	4b31      	ldr	r3, [pc, #196]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e610:	5c9a      	ldrb	r2, [r3, r2]
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	3308      	adds	r3, #8
 800e616:	404a      	eors	r2, r1
 800e618:	b2d2      	uxtb	r2, r2
 800e61a:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800e61c:	7c3b      	ldrb	r3, [r7, #16]
 800e61e:	461a      	mov	r2, r3
 800e620:	4b2c      	ldr	r3, [pc, #176]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e622:	5c9a      	ldrb	r2, [r3, r2]
 800e624:	7d7b      	ldrb	r3, [r7, #21]
 800e626:	4619      	mov	r1, r3
 800e628:	4b28      	ldr	r3, [pc, #160]	; (800e6cc <mix_sub_columns+0x284>)
 800e62a:	5c5b      	ldrb	r3, [r3, r1]
 800e62c:	4053      	eors	r3, r2
 800e62e:	b2da      	uxtb	r2, r3
 800e630:	7abb      	ldrb	r3, [r7, #10]
 800e632:	4619      	mov	r1, r3
 800e634:	4b26      	ldr	r3, [pc, #152]	; (800e6d0 <mix_sub_columns+0x288>)
 800e636:	5c5b      	ldrb	r3, [r3, r1]
 800e638:	4053      	eors	r3, r2
 800e63a:	b2d9      	uxtb	r1, r3
 800e63c:	7bfb      	ldrb	r3, [r7, #15]
 800e63e:	461a      	mov	r2, r3
 800e640:	4b24      	ldr	r3, [pc, #144]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e642:	5c9a      	ldrb	r2, [r3, r2]
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	3309      	adds	r3, #9
 800e648:	404a      	eors	r2, r1
 800e64a:	b2d2      	uxtb	r2, r2
 800e64c:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800e64e:	7c3b      	ldrb	r3, [r7, #16]
 800e650:	461a      	mov	r2, r3
 800e652:	4b20      	ldr	r3, [pc, #128]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e654:	5c9a      	ldrb	r2, [r3, r2]
 800e656:	7d7b      	ldrb	r3, [r7, #21]
 800e658:	4619      	mov	r1, r3
 800e65a:	4b1e      	ldr	r3, [pc, #120]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e65c:	5c5b      	ldrb	r3, [r3, r1]
 800e65e:	4053      	eors	r3, r2
 800e660:	b2da      	uxtb	r2, r3
 800e662:	7abb      	ldrb	r3, [r7, #10]
 800e664:	4619      	mov	r1, r3
 800e666:	4b19      	ldr	r3, [pc, #100]	; (800e6cc <mix_sub_columns+0x284>)
 800e668:	5c5b      	ldrb	r3, [r3, r1]
 800e66a:	4053      	eors	r3, r2
 800e66c:	b2d9      	uxtb	r1, r3
 800e66e:	7bfb      	ldrb	r3, [r7, #15]
 800e670:	461a      	mov	r2, r3
 800e672:	4b17      	ldr	r3, [pc, #92]	; (800e6d0 <mix_sub_columns+0x288>)
 800e674:	5c9a      	ldrb	r2, [r3, r2]
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	330a      	adds	r3, #10
 800e67a:	404a      	eors	r2, r1
 800e67c:	b2d2      	uxtb	r2, r2
 800e67e:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800e680:	7c3b      	ldrb	r3, [r7, #16]
 800e682:	461a      	mov	r2, r3
 800e684:	4b12      	ldr	r3, [pc, #72]	; (800e6d0 <mix_sub_columns+0x288>)
 800e686:	5c9a      	ldrb	r2, [r3, r2]
 800e688:	7d7b      	ldrb	r3, [r7, #21]
 800e68a:	4619      	mov	r1, r3
 800e68c:	4b11      	ldr	r3, [pc, #68]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e68e:	5c5b      	ldrb	r3, [r3, r1]
 800e690:	4053      	eors	r3, r2
 800e692:	b2da      	uxtb	r2, r3
 800e694:	7abb      	ldrb	r3, [r7, #10]
 800e696:	4619      	mov	r1, r3
 800e698:	4b0e      	ldr	r3, [pc, #56]	; (800e6d4 <mix_sub_columns+0x28c>)
 800e69a:	5c5b      	ldrb	r3, [r3, r1]
 800e69c:	4053      	eors	r3, r2
 800e69e:	b2d9      	uxtb	r1, r3
 800e6a0:	7bfb      	ldrb	r3, [r7, #15]
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	4b09      	ldr	r3, [pc, #36]	; (800e6cc <mix_sub_columns+0x284>)
 800e6a6:	5c9a      	ldrb	r2, [r3, r2]
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	330b      	adds	r3, #11
 800e6ac:	404a      	eors	r2, r1
 800e6ae:	b2d2      	uxtb	r2, r2
 800e6b0:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800e6b2:	7d3b      	ldrb	r3, [r7, #20]
 800e6b4:	461a      	mov	r2, r3
 800e6b6:	4b05      	ldr	r3, [pc, #20]	; (800e6cc <mix_sub_columns+0x284>)
 800e6b8:	5c9a      	ldrb	r2, [r3, r2]
 800e6ba:	7a7b      	ldrb	r3, [r7, #9]
 800e6bc:	4619      	mov	r1, r3
 800e6be:	4b04      	ldr	r3, [pc, #16]	; (800e6d0 <mix_sub_columns+0x288>)
 800e6c0:	5c5b      	ldrb	r3, [r3, r1]
 800e6c2:	4053      	eors	r3, r2
 800e6c4:	b2da      	uxtb	r2, r3
 800e6c6:	7bbb      	ldrb	r3, [r7, #14]
 800e6c8:	4619      	mov	r1, r3
 800e6ca:	e005      	b.n	800e6d8 <mix_sub_columns+0x290>
 800e6cc:	08023044 	.word	0x08023044
 800e6d0:	08023144 	.word	0x08023144
 800e6d4:	08022f44 	.word	0x08022f44
 800e6d8:	4b2d      	ldr	r3, [pc, #180]	; (800e790 <mix_sub_columns+0x348>)
 800e6da:	5c5b      	ldrb	r3, [r3, r1]
 800e6dc:	4053      	eors	r3, r2
 800e6de:	b2d9      	uxtb	r1, r3
 800e6e0:	7cfb      	ldrb	r3, [r7, #19]
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	4b2a      	ldr	r3, [pc, #168]	; (800e790 <mix_sub_columns+0x348>)
 800e6e6:	5c9a      	ldrb	r2, [r3, r2]
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	330c      	adds	r3, #12
 800e6ec:	404a      	eors	r2, r1
 800e6ee:	b2d2      	uxtb	r2, r2
 800e6f0:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800e6f2:	7d3b      	ldrb	r3, [r7, #20]
 800e6f4:	461a      	mov	r2, r3
 800e6f6:	4b26      	ldr	r3, [pc, #152]	; (800e790 <mix_sub_columns+0x348>)
 800e6f8:	5c9a      	ldrb	r2, [r3, r2]
 800e6fa:	7a7b      	ldrb	r3, [r7, #9]
 800e6fc:	4619      	mov	r1, r3
 800e6fe:	4b25      	ldr	r3, [pc, #148]	; (800e794 <mix_sub_columns+0x34c>)
 800e700:	5c5b      	ldrb	r3, [r3, r1]
 800e702:	4053      	eors	r3, r2
 800e704:	b2da      	uxtb	r2, r3
 800e706:	7bbb      	ldrb	r3, [r7, #14]
 800e708:	4619      	mov	r1, r3
 800e70a:	4b23      	ldr	r3, [pc, #140]	; (800e798 <mix_sub_columns+0x350>)
 800e70c:	5c5b      	ldrb	r3, [r3, r1]
 800e70e:	4053      	eors	r3, r2
 800e710:	b2d9      	uxtb	r1, r3
 800e712:	7cfb      	ldrb	r3, [r7, #19]
 800e714:	461a      	mov	r2, r3
 800e716:	4b1e      	ldr	r3, [pc, #120]	; (800e790 <mix_sub_columns+0x348>)
 800e718:	5c9a      	ldrb	r2, [r3, r2]
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	330d      	adds	r3, #13
 800e71e:	404a      	eors	r2, r1
 800e720:	b2d2      	uxtb	r2, r2
 800e722:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800e724:	7d3b      	ldrb	r3, [r7, #20]
 800e726:	461a      	mov	r2, r3
 800e728:	4b19      	ldr	r3, [pc, #100]	; (800e790 <mix_sub_columns+0x348>)
 800e72a:	5c9a      	ldrb	r2, [r3, r2]
 800e72c:	7a7b      	ldrb	r3, [r7, #9]
 800e72e:	4619      	mov	r1, r3
 800e730:	4b17      	ldr	r3, [pc, #92]	; (800e790 <mix_sub_columns+0x348>)
 800e732:	5c5b      	ldrb	r3, [r3, r1]
 800e734:	4053      	eors	r3, r2
 800e736:	b2da      	uxtb	r2, r3
 800e738:	7bbb      	ldrb	r3, [r7, #14]
 800e73a:	4619      	mov	r1, r3
 800e73c:	4b15      	ldr	r3, [pc, #84]	; (800e794 <mix_sub_columns+0x34c>)
 800e73e:	5c5b      	ldrb	r3, [r3, r1]
 800e740:	4053      	eors	r3, r2
 800e742:	b2d9      	uxtb	r1, r3
 800e744:	7cfb      	ldrb	r3, [r7, #19]
 800e746:	461a      	mov	r2, r3
 800e748:	4b13      	ldr	r3, [pc, #76]	; (800e798 <mix_sub_columns+0x350>)
 800e74a:	5c9a      	ldrb	r2, [r3, r2]
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	330e      	adds	r3, #14
 800e750:	404a      	eors	r2, r1
 800e752:	b2d2      	uxtb	r2, r2
 800e754:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800e756:	7d3b      	ldrb	r3, [r7, #20]
 800e758:	461a      	mov	r2, r3
 800e75a:	4b0f      	ldr	r3, [pc, #60]	; (800e798 <mix_sub_columns+0x350>)
 800e75c:	5c9a      	ldrb	r2, [r3, r2]
 800e75e:	7a7b      	ldrb	r3, [r7, #9]
 800e760:	4619      	mov	r1, r3
 800e762:	4b0b      	ldr	r3, [pc, #44]	; (800e790 <mix_sub_columns+0x348>)
 800e764:	5c5b      	ldrb	r3, [r3, r1]
 800e766:	4053      	eors	r3, r2
 800e768:	b2da      	uxtb	r2, r3
 800e76a:	7bbb      	ldrb	r3, [r7, #14]
 800e76c:	4619      	mov	r1, r3
 800e76e:	4b08      	ldr	r3, [pc, #32]	; (800e790 <mix_sub_columns+0x348>)
 800e770:	5c5b      	ldrb	r3, [r3, r1]
 800e772:	4053      	eors	r3, r2
 800e774:	b2d9      	uxtb	r1, r3
 800e776:	7cfb      	ldrb	r3, [r7, #19]
 800e778:	461a      	mov	r2, r3
 800e77a:	4b06      	ldr	r3, [pc, #24]	; (800e794 <mix_sub_columns+0x34c>)
 800e77c:	5c9a      	ldrb	r2, [r3, r2]
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	330f      	adds	r3, #15
 800e782:	404a      	eors	r2, r1
 800e784:	b2d2      	uxtb	r2, r2
 800e786:	701a      	strb	r2, [r3, #0]
  }
 800e788:	bf00      	nop
 800e78a:	3718      	adds	r7, #24
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}
 800e790:	08022f44 	.word	0x08022f44
 800e794:	08023044 	.word	0x08023044
 800e798:	08023144 	.word	0x08023144

0800e79c <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b086      	sub	sp, #24
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	60f8      	str	r0, [r7, #12]
 800e7a4:	460b      	mov	r3, r1
 800e7a6:	607a      	str	r2, [r7, #4]
 800e7a8:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800e7aa:	7afb      	ldrb	r3, [r7, #11]
 800e7ac:	3b10      	subs	r3, #16
 800e7ae:	2b10      	cmp	r3, #16
 800e7b0:	bf8c      	ite	hi
 800e7b2:	2201      	movhi	r2, #1
 800e7b4:	2200      	movls	r2, #0
 800e7b6:	b2d2      	uxtb	r2, r2
 800e7b8:	2a00      	cmp	r2, #0
 800e7ba:	d10b      	bne.n	800e7d4 <lorawan_aes_set_key+0x38>
 800e7bc:	4a64      	ldr	r2, [pc, #400]	; (800e950 <lorawan_aes_set_key+0x1b4>)
 800e7be:	fa22 f303 	lsr.w	r3, r2, r3
 800e7c2:	f003 0301 	and.w	r3, r3, #1
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	bf14      	ite	ne
 800e7ca:	2301      	movne	r3, #1
 800e7cc:	2300      	moveq	r3, #0
 800e7ce:	b2db      	uxtb	r3, r3
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d105      	bne.n	800e7e0 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800e7dc:	23ff      	movs	r3, #255	; 0xff
 800e7de:	e0b2      	b.n	800e946 <lorawan_aes_set_key+0x1aa>
        break;
 800e7e0:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	7afa      	ldrb	r2, [r7, #11]
 800e7e6:	68f9      	ldr	r1, [r7, #12]
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f7ff fbfc 	bl	800dfe6 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800e7ee:	7afb      	ldrb	r3, [r7, #11]
 800e7f0:	331c      	adds	r3, #28
 800e7f2:	b2db      	uxtb	r3, r3
 800e7f4:	009b      	lsls	r3, r3, #2
 800e7f6:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800e7f8:	7c7b      	ldrb	r3, [r7, #17]
 800e7fa:	091b      	lsrs	r3, r3, #4
 800e7fc:	b2db      	uxtb	r3, r3
 800e7fe:	3b01      	subs	r3, #1
 800e800:	b2da      	uxtb	r2, r3
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800e808:	7afb      	ldrb	r3, [r7, #11]
 800e80a:	75fb      	strb	r3, [r7, #23]
 800e80c:	2301      	movs	r3, #1
 800e80e:	75bb      	strb	r3, [r7, #22]
 800e810:	e093      	b.n	800e93a <lorawan_aes_set_key+0x19e>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800e812:	7dfb      	ldrb	r3, [r7, #23]
 800e814:	3b04      	subs	r3, #4
 800e816:	687a      	ldr	r2, [r7, #4]
 800e818:	5cd3      	ldrb	r3, [r2, r3]
 800e81a:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800e81c:	7dfb      	ldrb	r3, [r7, #23]
 800e81e:	3b03      	subs	r3, #3
 800e820:	687a      	ldr	r2, [r7, #4]
 800e822:	5cd3      	ldrb	r3, [r2, r3]
 800e824:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800e826:	7dfb      	ldrb	r3, [r7, #23]
 800e828:	3b02      	subs	r3, #2
 800e82a:	687a      	ldr	r2, [r7, #4]
 800e82c:	5cd3      	ldrb	r3, [r2, r3]
 800e82e:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800e830:	7dfb      	ldrb	r3, [r7, #23]
 800e832:	3b01      	subs	r3, #1
 800e834:	687a      	ldr	r2, [r7, #4]
 800e836:	5cd3      	ldrb	r3, [r2, r3]
 800e838:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800e83a:	7dfb      	ldrb	r3, [r7, #23]
 800e83c:	7afa      	ldrb	r2, [r7, #11]
 800e83e:	fbb3 f1f2 	udiv	r1, r3, r2
 800e842:	fb01 f202 	mul.w	r2, r1, r2
 800e846:	1a9b      	subs	r3, r3, r2
 800e848:	b2db      	uxtb	r3, r3
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d127      	bne.n	800e89e <lorawan_aes_set_key+0x102>
        {
            tt = t0;
 800e84e:	7d7b      	ldrb	r3, [r7, #21]
 800e850:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800e852:	7d3b      	ldrb	r3, [r7, #20]
 800e854:	4a3f      	ldr	r2, [pc, #252]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e856:	5cd2      	ldrb	r2, [r2, r3]
 800e858:	7dbb      	ldrb	r3, [r7, #22]
 800e85a:	4053      	eors	r3, r2
 800e85c:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800e85e:	7cfb      	ldrb	r3, [r7, #19]
 800e860:	4a3c      	ldr	r2, [pc, #240]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e862:	5cd3      	ldrb	r3, [r2, r3]
 800e864:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800e866:	7cbb      	ldrb	r3, [r7, #18]
 800e868:	4a3a      	ldr	r2, [pc, #232]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e86a:	5cd3      	ldrb	r3, [r2, r3]
 800e86c:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800e86e:	7c3b      	ldrb	r3, [r7, #16]
 800e870:	4a38      	ldr	r2, [pc, #224]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e872:	5cd3      	ldrb	r3, [r2, r3]
 800e874:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800e876:	7dbb      	ldrb	r3, [r7, #22]
 800e878:	005b      	lsls	r3, r3, #1
 800e87a:	b25a      	sxtb	r2, r3
 800e87c:	7dbb      	ldrb	r3, [r7, #22]
 800e87e:	09db      	lsrs	r3, r3, #7
 800e880:	b2db      	uxtb	r3, r3
 800e882:	4619      	mov	r1, r3
 800e884:	0049      	lsls	r1, r1, #1
 800e886:	440b      	add	r3, r1
 800e888:	4619      	mov	r1, r3
 800e88a:	00c8      	lsls	r0, r1, #3
 800e88c:	4619      	mov	r1, r3
 800e88e:	4603      	mov	r3, r0
 800e890:	440b      	add	r3, r1
 800e892:	b2db      	uxtb	r3, r3
 800e894:	b25b      	sxtb	r3, r3
 800e896:	4053      	eors	r3, r2
 800e898:	b25b      	sxtb	r3, r3
 800e89a:	75bb      	strb	r3, [r7, #22]
 800e89c:	e01c      	b.n	800e8d8 <lorawan_aes_set_key+0x13c>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800e89e:	7afb      	ldrb	r3, [r7, #11]
 800e8a0:	2b18      	cmp	r3, #24
 800e8a2:	d919      	bls.n	800e8d8 <lorawan_aes_set_key+0x13c>
 800e8a4:	7dfb      	ldrb	r3, [r7, #23]
 800e8a6:	7afa      	ldrb	r2, [r7, #11]
 800e8a8:	fbb3 f1f2 	udiv	r1, r3, r2
 800e8ac:	fb01 f202 	mul.w	r2, r1, r2
 800e8b0:	1a9b      	subs	r3, r3, r2
 800e8b2:	b2db      	uxtb	r3, r3
 800e8b4:	2b10      	cmp	r3, #16
 800e8b6:	d10f      	bne.n	800e8d8 <lorawan_aes_set_key+0x13c>
        {
            t0 = s_box(t0);
 800e8b8:	7d7b      	ldrb	r3, [r7, #21]
 800e8ba:	4a26      	ldr	r2, [pc, #152]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e8bc:	5cd3      	ldrb	r3, [r2, r3]
 800e8be:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800e8c0:	7d3b      	ldrb	r3, [r7, #20]
 800e8c2:	4a24      	ldr	r2, [pc, #144]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e8c4:	5cd3      	ldrb	r3, [r2, r3]
 800e8c6:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800e8c8:	7cfb      	ldrb	r3, [r7, #19]
 800e8ca:	4a22      	ldr	r2, [pc, #136]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e8cc:	5cd3      	ldrb	r3, [r2, r3]
 800e8ce:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800e8d0:	7cbb      	ldrb	r3, [r7, #18]
 800e8d2:	4a20      	ldr	r2, [pc, #128]	; (800e954 <lorawan_aes_set_key+0x1b8>)
 800e8d4:	5cd3      	ldrb	r3, [r2, r3]
 800e8d6:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800e8d8:	7dfa      	ldrb	r2, [r7, #23]
 800e8da:	7afb      	ldrb	r3, [r7, #11]
 800e8dc:	1ad3      	subs	r3, r2, r3
 800e8de:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800e8e0:	7c3b      	ldrb	r3, [r7, #16]
 800e8e2:	687a      	ldr	r2, [r7, #4]
 800e8e4:	5cd1      	ldrb	r1, [r2, r3]
 800e8e6:	7dfb      	ldrb	r3, [r7, #23]
 800e8e8:	7d7a      	ldrb	r2, [r7, #21]
 800e8ea:	404a      	eors	r2, r1
 800e8ec:	b2d1      	uxtb	r1, r2
 800e8ee:	687a      	ldr	r2, [r7, #4]
 800e8f0:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800e8f2:	7c3b      	ldrb	r3, [r7, #16]
 800e8f4:	3301      	adds	r3, #1
 800e8f6:	687a      	ldr	r2, [r7, #4]
 800e8f8:	5cd1      	ldrb	r1, [r2, r3]
 800e8fa:	7dfb      	ldrb	r3, [r7, #23]
 800e8fc:	3301      	adds	r3, #1
 800e8fe:	7d3a      	ldrb	r2, [r7, #20]
 800e900:	404a      	eors	r2, r1
 800e902:	b2d1      	uxtb	r1, r2
 800e904:	687a      	ldr	r2, [r7, #4]
 800e906:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800e908:	7c3b      	ldrb	r3, [r7, #16]
 800e90a:	3302      	adds	r3, #2
 800e90c:	687a      	ldr	r2, [r7, #4]
 800e90e:	5cd1      	ldrb	r1, [r2, r3]
 800e910:	7dfb      	ldrb	r3, [r7, #23]
 800e912:	3302      	adds	r3, #2
 800e914:	7cfa      	ldrb	r2, [r7, #19]
 800e916:	404a      	eors	r2, r1
 800e918:	b2d1      	uxtb	r1, r2
 800e91a:	687a      	ldr	r2, [r7, #4]
 800e91c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800e91e:	7c3b      	ldrb	r3, [r7, #16]
 800e920:	3303      	adds	r3, #3
 800e922:	687a      	ldr	r2, [r7, #4]
 800e924:	5cd1      	ldrb	r1, [r2, r3]
 800e926:	7dfb      	ldrb	r3, [r7, #23]
 800e928:	3303      	adds	r3, #3
 800e92a:	7cba      	ldrb	r2, [r7, #18]
 800e92c:	404a      	eors	r2, r1
 800e92e:	b2d1      	uxtb	r1, r2
 800e930:	687a      	ldr	r2, [r7, #4]
 800e932:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800e934:	7dfb      	ldrb	r3, [r7, #23]
 800e936:	3304      	adds	r3, #4
 800e938:	75fb      	strb	r3, [r7, #23]
 800e93a:	7dfa      	ldrb	r2, [r7, #23]
 800e93c:	7c7b      	ldrb	r3, [r7, #17]
 800e93e:	429a      	cmp	r2, r3
 800e940:	f4ff af67 	bcc.w	800e812 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	3718      	adds	r7, #24
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	00010101 	.word	0x00010101
 800e954:	08022f44 	.word	0x08022f44

0800e958 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b08a      	sub	sp, #40	; 0x28
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	60f8      	str	r0, [r7, #12]
 800e960:	60b9      	str	r1, [r7, #8]
 800e962:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d038      	beq.n	800e9e0 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800e96e:	687a      	ldr	r2, [r7, #4]
 800e970:	f107 0314 	add.w	r3, r7, #20
 800e974:	68f9      	ldr	r1, [r7, #12]
 800e976:	4618      	mov	r0, r3
 800e978:	f7ff fc07 	bl	800e18a <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800e97c:	2301      	movs	r3, #1
 800e97e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e982:	e014      	b.n	800e9ae <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800e984:	f107 0314 	add.w	r3, r7, #20
 800e988:	4618      	mov	r0, r3
 800e98a:	f7ff fd5d 	bl	800e448 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e994:	0112      	lsls	r2, r2, #4
 800e996:	441a      	add	r2, r3
 800e998:	f107 0314 	add.w	r3, r7, #20
 800e99c:	4611      	mov	r1, r2
 800e99e:	4618      	mov	r0, r3
 800e9a0:	f7ff fcab 	bl	800e2fa <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800e9a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e9a8:	3301      	adds	r3, #1
 800e9aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800e9b4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d3e3      	bcc.n	800e984 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800e9bc:	f107 0314 	add.w	r3, r7, #20
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	f7ff fca7 	bl	800e314 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e9cc:	0112      	lsls	r2, r2, #4
 800e9ce:	441a      	add	r2, r3
 800e9d0:	f107 0314 	add.w	r3, r7, #20
 800e9d4:	4619      	mov	r1, r3
 800e9d6:	68b8      	ldr	r0, [r7, #8]
 800e9d8:	f7ff fbd7 	bl	800e18a <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800e9dc:	2300      	movs	r3, #0
 800e9de:	e000      	b.n	800e9e2 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800e9e0:	23ff      	movs	r3, #255	; 0xff
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3728      	adds	r7, #40	; 0x28
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
	...

0800e9ec <PrintKey>:


/* Private functions ---------------------------------------------------------*/
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
static void PrintKey( KeyIdentifier_t key )
{
 800e9ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e9ee:	b09d      	sub	sp, #116	; 0x74
 800e9f0:	af10      	add	r7, sp, #64	; 0x40
 800e9f2:	4603      	mov	r3, r0
 800e9f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800e9f8:	2306      	movs	r3, #6
 800e9fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 800e9fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ea02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea06:	4611      	mov	r1, r2
 800ea08:	4618      	mov	r0, r3
 800ea0a:	f000 fa1b 	bl	800ee44 <SecureElementGetKeyByID>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (retval == SECURE_ELEMENT_SUCCESS)
 800ea14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	f040 80b0 	bne.w	800eb7e <PrintKey+0x192>
    {
        if (key == APP_KEY)
 800ea1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d106      	bne.n	800ea34 <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 800ea26:	4b58      	ldr	r3, [pc, #352]	; (800eb88 <PrintKey+0x19c>)
 800ea28:	2200      	movs	r2, #0
 800ea2a:	2100      	movs	r1, #0
 800ea2c:	2002      	movs	r0, #2
 800ea2e:	f00f ff09 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800ea32:	e056      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 800ea34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea38:	2b01      	cmp	r3, #1
 800ea3a:	d106      	bne.n	800ea4a <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 800ea3c:	4b53      	ldr	r3, [pc, #332]	; (800eb8c <PrintKey+0x1a0>)
 800ea3e:	2200      	movs	r2, #0
 800ea40:	2100      	movs	r1, #0
 800ea42:	2002      	movs	r0, #2
 800ea44:	f00f fefe 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800ea48:	e04b      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 800ea4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea4e:	2b03      	cmp	r3, #3
 800ea50:	d106      	bne.n	800ea60 <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 800ea52:	4b4f      	ldr	r3, [pc, #316]	; (800eb90 <PrintKey+0x1a4>)
 800ea54:	2200      	movs	r2, #0
 800ea56:	2100      	movs	r1, #0
 800ea58:	2002      	movs	r0, #2
 800ea5a:	f00f fef3 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800ea5e:	e040      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 800ea60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea64:	2b02      	cmp	r3, #2
 800ea66:	d106      	bne.n	800ea76 <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 800ea68:	4b4a      	ldr	r3, [pc, #296]	; (800eb94 <PrintKey+0x1a8>)
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	2100      	movs	r1, #0
 800ea6e:	2002      	movs	r0, #2
 800ea70:	f00f fee8 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800ea74:	e035      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 800ea76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea7a:	2b04      	cmp	r3, #4
 800ea7c:	d106      	bne.n	800ea8c <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 800ea7e:	4b46      	ldr	r3, [pc, #280]	; (800eb98 <PrintKey+0x1ac>)
 800ea80:	2200      	movs	r2, #0
 800ea82:	2100      	movs	r1, #0
 800ea84:	2002      	movs	r0, #2
 800ea86:	f00f fedd 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800ea8a:	e02a      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 800ea8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea90:	2b7f      	cmp	r3, #127	; 0x7f
 800ea92:	d106      	bne.n	800eaa2 <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 800ea94:	4b41      	ldr	r3, [pc, #260]	; (800eb9c <PrintKey+0x1b0>)
 800ea96:	2200      	movs	r2, #0
 800ea98:	2100      	movs	r1, #0
 800ea9a:	2002      	movs	r0, #2
 800ea9c:	f00f fed2 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800eaa0:	e01f      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 800eaa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eaa6:	2b80      	cmp	r3, #128	; 0x80
 800eaa8:	d106      	bne.n	800eab8 <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 800eaaa:	4b3d      	ldr	r3, [pc, #244]	; (800eba0 <PrintKey+0x1b4>)
 800eaac:	2200      	movs	r2, #0
 800eaae:	2100      	movs	r1, #0
 800eab0:	2002      	movs	r0, #2
 800eab2:	f00f fec7 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800eab6:	e014      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 800eab8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eabc:	2b81      	cmp	r3, #129	; 0x81
 800eabe:	d106      	bne.n	800eace <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 800eac0:	4b38      	ldr	r3, [pc, #224]	; (800eba4 <PrintKey+0x1b8>)
 800eac2:	2200      	movs	r2, #0
 800eac4:	2100      	movs	r1, #0
 800eac6:	2002      	movs	r0, #2
 800eac8:	f00f febc 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 800eacc:	e009      	b.n	800eae2 <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 800eace:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ead2:	2b82      	cmp	r3, #130	; 0x82
 800ead4:	d105      	bne.n	800eae2 <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 800ead6:	4b34      	ldr	r3, [pc, #208]	; (800eba8 <PrintKey+0x1bc>)
 800ead8:	2200      	movs	r2, #0
 800eada:	2100      	movs	r1, #0
 800eadc:	2002      	movs	r0, #2
 800eade:	f00f feb1 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        }
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800eae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eae4:	785b      	ldrb	r3, [r3, #1]
 800eae6:	4618      	mov	r0, r3
 800eae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaea:	789b      	ldrb	r3, [r3, #2]
 800eaec:	461c      	mov	r4, r3
 800eaee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaf0:	78db      	ldrb	r3, [r3, #3]
 800eaf2:	461d      	mov	r5, r3
 800eaf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaf6:	791b      	ldrb	r3, [r3, #4]
 800eaf8:	461e      	mov	r6, r3
 800eafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eafc:	795b      	ldrb	r3, [r3, #5]
 800eafe:	623b      	str	r3, [r7, #32]
 800eb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb02:	799b      	ldrb	r3, [r3, #6]
 800eb04:	61fb      	str	r3, [r7, #28]
 800eb06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb08:	79db      	ldrb	r3, [r3, #7]
 800eb0a:	61bb      	str	r3, [r7, #24]
 800eb0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb0e:	7a1b      	ldrb	r3, [r3, #8]
 800eb10:	617b      	str	r3, [r7, #20]
 800eb12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb14:	7a5b      	ldrb	r3, [r3, #9]
 800eb16:	613b      	str	r3, [r7, #16]
 800eb18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb1a:	7a9b      	ldrb	r3, [r3, #10]
 800eb1c:	60fb      	str	r3, [r7, #12]
 800eb1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb20:	7adb      	ldrb	r3, [r3, #11]
 800eb22:	60bb      	str	r3, [r7, #8]
 800eb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb26:	7b1b      	ldrb	r3, [r3, #12]
 800eb28:	607b      	str	r3, [r7, #4]
 800eb2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb2c:	7b5b      	ldrb	r3, [r3, #13]
 800eb2e:	603b      	str	r3, [r7, #0]
 800eb30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb32:	7b9b      	ldrb	r3, [r3, #14]
 800eb34:	4619      	mov	r1, r3
 800eb36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb38:	7bdb      	ldrb	r3, [r3, #15]
 800eb3a:	461a      	mov	r2, r3
 800eb3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb3e:	7c1b      	ldrb	r3, [r3, #16]
 800eb40:	930f      	str	r3, [sp, #60]	; 0x3c
 800eb42:	920e      	str	r2, [sp, #56]	; 0x38
 800eb44:	910d      	str	r1, [sp, #52]	; 0x34
 800eb46:	683a      	ldr	r2, [r7, #0]
 800eb48:	920c      	str	r2, [sp, #48]	; 0x30
 800eb4a:	687a      	ldr	r2, [r7, #4]
 800eb4c:	920b      	str	r2, [sp, #44]	; 0x2c
 800eb4e:	68ba      	ldr	r2, [r7, #8]
 800eb50:	920a      	str	r2, [sp, #40]	; 0x28
 800eb52:	68fa      	ldr	r2, [r7, #12]
 800eb54:	9209      	str	r2, [sp, #36]	; 0x24
 800eb56:	693a      	ldr	r2, [r7, #16]
 800eb58:	9208      	str	r2, [sp, #32]
 800eb5a:	697a      	ldr	r2, [r7, #20]
 800eb5c:	9207      	str	r2, [sp, #28]
 800eb5e:	69ba      	ldr	r2, [r7, #24]
 800eb60:	9206      	str	r2, [sp, #24]
 800eb62:	69fa      	ldr	r2, [r7, #28]
 800eb64:	9205      	str	r2, [sp, #20]
 800eb66:	6a3b      	ldr	r3, [r7, #32]
 800eb68:	9304      	str	r3, [sp, #16]
 800eb6a:	9603      	str	r6, [sp, #12]
 800eb6c:	9502      	str	r5, [sp, #8]
 800eb6e:	9401      	str	r4, [sp, #4]
 800eb70:	9000      	str	r0, [sp, #0]
 800eb72:	4b0e      	ldr	r3, [pc, #56]	; (800ebac <PrintKey+0x1c0>)
 800eb74:	2200      	movs	r2, #0
 800eb76:	2100      	movs	r1, #0
 800eb78:	2002      	movs	r0, #2
 800eb7a:	f00f fe63 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
               HEX16(keyItem->KeyValue));
    }
}
 800eb7e:	bf00      	nop
 800eb80:	3734      	adds	r7, #52	; 0x34
 800eb82:	46bd      	mov	sp, r7
 800eb84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb86:	bf00      	nop
 800eb88:	080225c8 	.word	0x080225c8
 800eb8c:	080225e0 	.word	0x080225e0
 800eb90:	080225f8 	.word	0x080225f8
 800eb94:	08022610 	.word	0x08022610
 800eb98:	08022628 	.word	0x08022628
 800eb9c:	08022640 	.word	0x08022640
 800eba0:	08022658 	.word	0x08022658
 800eba4:	08022670 	.word	0x08022670
 800eba8:	08022688 	.word	0x08022688
 800ebac:	080226a0 	.word	0x080226a0

0800ebb0 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 800ebb0:	b480      	push	{r7}
 800ebb2:	b085      	sub	sp, #20
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	6039      	str	r1, [r7, #0]
 800ebba:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	73fb      	strb	r3, [r7, #15]
 800ebc0:	e01a      	b.n	800ebf8 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800ebc2:	4b12      	ldr	r3, [pc, #72]	; (800ec0c <GetKeyByID+0x5c>)
 800ebc4:	6819      	ldr	r1, [r3, #0]
 800ebc6:	7bfa      	ldrb	r2, [r7, #15]
 800ebc8:	4613      	mov	r3, r2
 800ebca:	011b      	lsls	r3, r3, #4
 800ebcc:	4413      	add	r3, r2
 800ebce:	440b      	add	r3, r1
 800ebd0:	3310      	adds	r3, #16
 800ebd2:	781b      	ldrb	r3, [r3, #0]
 800ebd4:	79fa      	ldrb	r2, [r7, #7]
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	d10b      	bne.n	800ebf2 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800ebda:	4b0c      	ldr	r3, [pc, #48]	; (800ec0c <GetKeyByID+0x5c>)
 800ebdc:	6819      	ldr	r1, [r3, #0]
 800ebde:	7bfa      	ldrb	r2, [r7, #15]
 800ebe0:	4613      	mov	r3, r2
 800ebe2:	011b      	lsls	r3, r3, #4
 800ebe4:	4413      	add	r3, r2
 800ebe6:	3310      	adds	r3, #16
 800ebe8:	18ca      	adds	r2, r1, r3
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	e006      	b.n	800ec00 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ebf2:	7bfb      	ldrb	r3, [r7, #15]
 800ebf4:	3301      	adds	r3, #1
 800ebf6:	73fb      	strb	r3, [r7, #15]
 800ebf8:	7bfb      	ldrb	r3, [r7, #15]
 800ebfa:	2b09      	cmp	r3, #9
 800ebfc:	d9e1      	bls.n	800ebc2 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800ebfe:	2303      	movs	r3, #3
}
 800ec00:	4618      	mov	r0, r3
 800ec02:	3714      	adds	r7, #20
 800ec04:	46bd      	mov	sp, r7
 800ec06:	bc80      	pop	{r7}
 800ec08:	4770      	bx	lr
 800ec0a:	bf00      	nop
 800ec0c:	20003264 	.word	0x20003264

0800ec10 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 800ec10:	b590      	push	{r4, r7, lr}
 800ec12:	b0d1      	sub	sp, #324	; 0x144
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 800ec1a:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 800ec1e:	6020      	str	r0, [r4, #0]
 800ec20:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800ec24:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800ec28:	6001      	str	r1, [r0, #0]
 800ec2a:	4619      	mov	r1, r3
 800ec2c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ec30:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800ec34:	801a      	strh	r2, [r3, #0]
 800ec36:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ec3a:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800ec3e:	460a      	mov	r2, r1
 800ec40:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800ec42:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ec46:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d003      	beq.n	800ec58 <ComputeCmac+0x48>
 800ec50:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d101      	bne.n	800ec5c <ComputeCmac+0x4c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800ec58:	2302      	movs	r3, #2
 800ec5a:	e05c      	b.n	800ed16 <ComputeCmac+0x106>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800ec5c:	f107 0314 	add.w	r3, r7, #20
 800ec60:	4618      	mov	r0, r3
 800ec62:	f7fe ff1b 	bl	800da9c <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800ec66:	f107 0210 	add.w	r2, r7, #16
 800ec6a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ec6e:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	4611      	mov	r1, r2
 800ec76:	4618      	mov	r0, r3
 800ec78:	f7ff ff9a 	bl	800ebb0 <GetKeyByID>
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800ec82:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d143      	bne.n	800ed12 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800ec8a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ec8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	1c5a      	adds	r2, r3, #1
 800ec96:	f107 0314 	add.w	r3, r7, #20
 800ec9a:	4611      	mov	r1, r2
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7fe ff16 	bl	800dace <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800eca2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800eca6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d009      	beq.n	800ecc4 <ComputeCmac+0xb4>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800ecb0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ecb4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800ecb8:	f107 0014 	add.w	r0, r7, #20
 800ecbc:	2210      	movs	r2, #16
 800ecbe:	6819      	ldr	r1, [r3, #0]
 800ecc0:	f7fe ff14 	bl	800daec <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800ecc4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ecc8:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800eccc:	881a      	ldrh	r2, [r3, #0]
 800ecce:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ecd2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800ecd6:	f107 0014 	add.w	r0, r7, #20
 800ecda:	6819      	ldr	r1, [r3, #0]
 800ecdc:	f7fe ff06 	bl	800daec <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800ece0:	f107 0214 	add.w	r2, r7, #20
 800ece4:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800ece8:	4611      	mov	r1, r2
 800ecea:	4618      	mov	r0, r3
 800ecec:	f7fe ffc0 	bl	800dc70 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800ecf0:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800ecf4:	061a      	lsls	r2, r3, #24
 800ecf6:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800ecfa:	041b      	lsls	r3, r3, #16
 800ecfc:	431a      	orrs	r2, r3
 800ecfe:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800ed02:	021b      	lsls	r3, r3, #8
 800ed04:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800ed06:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800ed0a:	431a      	orrs	r2, r3
 800ed0c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800ed10:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800ed12:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800ed16:	4618      	mov	r0, r3
 800ed18:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	bd90      	pop	{r4, r7, pc}

0800ed20 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800ed20:	b5b0      	push	{r4, r5, r7, lr}
 800ed22:	b0b2      	sub	sp, #200	; 0xc8
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
 800ed28:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    SecureElementNvmData_t seNvmInit =
 800ed2a:	f107 0308 	add.w	r3, r7, #8
 800ed2e:	22c0      	movs	r2, #192	; 0xc0
 800ed30:	2100      	movs	r1, #0
 800ed32:	4618      	mov	r0, r3
 800ed34:	f011 fe88 	bl	8020a48 <memset>
 800ed38:	4a3b      	ldr	r2, [pc, #236]	; (800ee28 <SecureElementInit+0x108>)
 800ed3a:	f107 0308 	add.w	r3, r7, #8
 800ed3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ed42:	e883 0003 	stmia.w	r3, {r0, r1}
 800ed46:	4a39      	ldr	r2, [pc, #228]	; (800ee2c <SecureElementInit+0x10c>)
 800ed48:	f107 0310 	add.w	r3, r7, #16
 800ed4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ed50:	e883 0003 	stmia.w	r3, {r0, r1}
 800ed54:	4b36      	ldr	r3, [pc, #216]	; (800ee30 <SecureElementInit+0x110>)
 800ed56:	f107 0419 	add.w	r4, r7, #25
 800ed5a:	461d      	mov	r5, r3
 800ed5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ed5e:	6020      	str	r0, [r4, #0]
 800ed60:	6061      	str	r1, [r4, #4]
 800ed62:	60a2      	str	r2, [r4, #8]
 800ed64:	60e3      	str	r3, [r4, #12]
 800ed66:	2301      	movs	r3, #1
 800ed68:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800ed6c:	4b30      	ldr	r3, [pc, #192]	; (800ee30 <SecureElementInit+0x110>)
 800ed6e:	f107 042a 	add.w	r4, r7, #42	; 0x2a
 800ed72:	461d      	mov	r5, r3
 800ed74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ed76:	6020      	str	r0, [r4, #0]
 800ed78:	6061      	str	r1, [r4, #4]
 800ed7a:	60a2      	str	r2, [r4, #8]
 800ed7c:	60e3      	str	r3, [r4, #12]
 800ed7e:	2302      	movs	r3, #2
 800ed80:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 800ed84:	4b2b      	ldr	r3, [pc, #172]	; (800ee34 <SecureElementInit+0x114>)
 800ed86:	f107 043b 	add.w	r4, r7, #59	; 0x3b
 800ed8a:	461d      	mov	r5, r3
 800ed8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ed8e:	6020      	str	r0, [r4, #0]
 800ed90:	6061      	str	r1, [r4, #4]
 800ed92:	60a2      	str	r2, [r4, #8]
 800ed94:	60e3      	str	r3, [r4, #12]
 800ed96:	2303      	movs	r3, #3
 800ed98:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800ed9c:	4b25      	ldr	r3, [pc, #148]	; (800ee34 <SecureElementInit+0x114>)
 800ed9e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800eda2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800eda4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800eda8:	2304      	movs	r3, #4
 800edaa:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 800edae:	237f      	movs	r3, #127	; 0x7f
 800edb0:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 800edb4:	2380      	movs	r3, #128	; 0x80
 800edb6:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800edba:	2381      	movs	r3, #129	; 0x81
 800edbc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800edc0:	2382      	movs	r3, #130	; 0x82
 800edc2:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
 800edc6:	2383      	movs	r3, #131	; 0x83
 800edc8:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
        */
        .KeyList = SOFT_SE_KEY_LIST
    };


    if( nvm == NULL )
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d101      	bne.n	800edd6 <SecureElementInit+0xb6>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800edd2:	2302      	movs	r3, #2
 800edd4:	e023      	b.n	800ee1e <SecureElementInit+0xfe>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800edd6:	4a18      	ldr	r2, [pc, #96]	; (800ee38 <SecureElementInit+0x118>)
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800eddc:	4b16      	ldr	r3, [pc, #88]	; (800ee38 <SecureElementInit+0x118>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	f107 0108 	add.w	r1, r7, #8
 800ede4:	22c0      	movs	r2, #192	; 0xc0
 800ede6:	4618      	mov	r0, r3
 800ede8:	f00c fbc5 	bl	801b576 <memcpy1>
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS */

#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800edec:	4b13      	ldr	r3, [pc, #76]	; (800ee3c <SecureElementInit+0x11c>)
 800edee:	2200      	movs	r2, #0
 800edf0:	2100      	movs	r1, #0
 800edf2:	2002      	movs	r0, #2
 800edf4:	f00f fd26 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800edf8:	2000      	movs	r0, #0
 800edfa:	f7ff fdf7 	bl	800e9ec <PrintKey>
    PrintKey(NWK_KEY);
 800edfe:	2001      	movs	r0, #1
 800ee00:	f7ff fdf4 	bl	800e9ec <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800ee04:	4b0e      	ldr	r3, [pc, #56]	; (800ee40 <SecureElementInit+0x120>)
 800ee06:	2200      	movs	r2, #0
 800ee08:	2100      	movs	r1, #0
 800ee0a:	2002      	movs	r0, #2
 800ee0c:	f00f fd1a 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800ee10:	2003      	movs	r0, #3
 800ee12:	f7ff fdeb 	bl	800e9ec <PrintKey>
    PrintKey(NWK_S_KEY);
 800ee16:	2002      	movs	r0, #2
 800ee18:	f7ff fde8 	bl	800e9ec <PrintKey>
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800ee1c:	2300      	movs	r3, #0
}
 800ee1e:	4618      	mov	r0, r3
 800ee20:	37c8      	adds	r7, #200	; 0xc8
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bdb0      	pop	{r4, r5, r7, pc}
 800ee26:	bf00      	nop
 800ee28:	08022724 	.word	0x08022724
 800ee2c:	0802272c 	.word	0x0802272c
 800ee30:	08022734 	.word	0x08022734
 800ee34:	08022744 	.word	0x08022744
 800ee38:	20003264 	.word	0x20003264
 800ee3c:	080226f4 	.word	0x080226f4
 800ee40:	0802270c 	.word	0x0802270c

0800ee44 <SecureElementGetKeyByID>:

/* ST_WORKAROUND_BEGIN: Add KMS specific functions */
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800ee44:	b480      	push	{r7}
 800ee46:	b085      	sub	sp, #20
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	6039      	str	r1, [r7, #0]
 800ee4e:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800ee50:	2300      	movs	r3, #0
 800ee52:	73fb      	strb	r3, [r7, #15]
 800ee54:	e01a      	b.n	800ee8c <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800ee56:	4b12      	ldr	r3, [pc, #72]	; (800eea0 <SecureElementGetKeyByID+0x5c>)
 800ee58:	6819      	ldr	r1, [r3, #0]
 800ee5a:	7bfa      	ldrb	r2, [r7, #15]
 800ee5c:	4613      	mov	r3, r2
 800ee5e:	011b      	lsls	r3, r3, #4
 800ee60:	4413      	add	r3, r2
 800ee62:	440b      	add	r3, r1
 800ee64:	3310      	adds	r3, #16
 800ee66:	781b      	ldrb	r3, [r3, #0]
 800ee68:	79fa      	ldrb	r2, [r7, #7]
 800ee6a:	429a      	cmp	r2, r3
 800ee6c:	d10b      	bne.n	800ee86 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800ee6e:	4b0c      	ldr	r3, [pc, #48]	; (800eea0 <SecureElementGetKeyByID+0x5c>)
 800ee70:	6819      	ldr	r1, [r3, #0]
 800ee72:	7bfa      	ldrb	r2, [r7, #15]
 800ee74:	4613      	mov	r3, r2
 800ee76:	011b      	lsls	r3, r3, #4
 800ee78:	4413      	add	r3, r2
 800ee7a:	3310      	adds	r3, #16
 800ee7c:	18ca      	adds	r2, r1, r3
 800ee7e:	683b      	ldr	r3, [r7, #0]
 800ee80:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800ee82:	2300      	movs	r3, #0
 800ee84:	e006      	b.n	800ee94 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800ee86:	7bfb      	ldrb	r3, [r7, #15]
 800ee88:	3301      	adds	r3, #1
 800ee8a:	73fb      	strb	r3, [r7, #15]
 800ee8c:	7bfb      	ldrb	r3, [r7, #15]
 800ee8e:	2b09      	cmp	r3, #9
 800ee90:	d9e1      	bls.n	800ee56 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800ee92:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800ee94:	4618      	mov	r0, r3
 800ee96:	3714      	adds	r7, #20
 800ee98:	46bd      	mov	sp, r7
 800ee9a:	bc80      	pop	{r7}
 800ee9c:	4770      	bx	lr
 800ee9e:	bf00      	nop
 800eea0:	20003264 	.word	0x20003264

0800eea4 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800eea4:	b580      	push	{r7, lr}
 800eea6:	b088      	sub	sp, #32
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	4603      	mov	r3, r0
 800eeac:	6039      	str	r1, [r7, #0]
 800eeae:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800eeb0:	683b      	ldr	r3, [r7, #0]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d101      	bne.n	800eeba <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800eeb6:	2302      	movs	r3, #2
 800eeb8:	e04c      	b.n	800ef54 <SecureElementSetKey+0xb0>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800eeba:	2300      	movs	r3, #0
 800eebc:	77fb      	strb	r3, [r7, #31]
 800eebe:	e045      	b.n	800ef4c <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800eec0:	4b26      	ldr	r3, [pc, #152]	; (800ef5c <SecureElementSetKey+0xb8>)
 800eec2:	6819      	ldr	r1, [r3, #0]
 800eec4:	7ffa      	ldrb	r2, [r7, #31]
 800eec6:	4613      	mov	r3, r2
 800eec8:	011b      	lsls	r3, r3, #4
 800eeca:	4413      	add	r3, r2
 800eecc:	440b      	add	r3, r1
 800eece:	3310      	adds	r3, #16
 800eed0:	781b      	ldrb	r3, [r3, #0]
 800eed2:	79fa      	ldrb	r2, [r7, #7]
 800eed4:	429a      	cmp	r2, r3
 800eed6:	d136      	bne.n	800ef46 <SecureElementSetKey+0xa2>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800eed8:	79fb      	ldrb	r3, [r7, #7]
 800eeda:	2b80      	cmp	r3, #128	; 0x80
 800eedc:	d123      	bne.n	800ef26 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800eede:	2306      	movs	r3, #6
 800eee0:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800eee2:	2300      	movs	r3, #0
 800eee4:	60fb      	str	r3, [r7, #12]
 800eee6:	f107 0310 	add.w	r3, r7, #16
 800eeea:	2200      	movs	r2, #0
 800eeec:	601a      	str	r2, [r3, #0]
 800eeee:	605a      	str	r2, [r3, #4]
 800eef0:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800eef2:	f107 030c 	add.w	r3, r7, #12
 800eef6:	227f      	movs	r2, #127	; 0x7f
 800eef8:	2110      	movs	r1, #16
 800eefa:	6838      	ldr	r0, [r7, #0]
 800eefc:	f000 f87d 	bl	800effa <SecureElementAesEncrypt>
 800ef00:	4603      	mov	r3, r0
 800ef02:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800ef04:	4b15      	ldr	r3, [pc, #84]	; (800ef5c <SecureElementSetKey+0xb8>)
 800ef06:	6819      	ldr	r1, [r3, #0]
 800ef08:	7ffa      	ldrb	r2, [r7, #31]
 800ef0a:	4613      	mov	r3, r2
 800ef0c:	011b      	lsls	r3, r3, #4
 800ef0e:	4413      	add	r3, r2
 800ef10:	3310      	adds	r3, #16
 800ef12:	440b      	add	r3, r1
 800ef14:	3301      	adds	r3, #1
 800ef16:	f107 010c 	add.w	r1, r7, #12
 800ef1a:	2210      	movs	r2, #16
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f00c fb2a 	bl	801b576 <memcpy1>
                return retval;
 800ef22:	7fbb      	ldrb	r3, [r7, #30]
 800ef24:	e016      	b.n	800ef54 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800ef26:	4b0d      	ldr	r3, [pc, #52]	; (800ef5c <SecureElementSetKey+0xb8>)
 800ef28:	6819      	ldr	r1, [r3, #0]
 800ef2a:	7ffa      	ldrb	r2, [r7, #31]
 800ef2c:	4613      	mov	r3, r2
 800ef2e:	011b      	lsls	r3, r3, #4
 800ef30:	4413      	add	r3, r2
 800ef32:	3310      	adds	r3, #16
 800ef34:	440b      	add	r3, r1
 800ef36:	3301      	adds	r3, #1
 800ef38:	2210      	movs	r2, #16
 800ef3a:	6839      	ldr	r1, [r7, #0]
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f00c fb1a 	bl	801b576 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800ef42:	2300      	movs	r3, #0
 800ef44:	e006      	b.n	800ef54 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ef46:	7ffb      	ldrb	r3, [r7, #31]
 800ef48:	3301      	adds	r3, #1
 800ef4a:	77fb      	strb	r3, [r7, #31]
 800ef4c:	7ffb      	ldrb	r3, [r7, #31]
 800ef4e:	2b09      	cmp	r3, #9
 800ef50:	d9b6      	bls.n	800eec0 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800ef52:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3720      	adds	r7, #32
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}
 800ef5c:	20003264 	.word	0x20003264

0800ef60 <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b086      	sub	sp, #24
 800ef64:	af02      	add	r7, sp, #8
 800ef66:	60f8      	str	r0, [r7, #12]
 800ef68:	60b9      	str	r1, [r7, #8]
 800ef6a:	4611      	mov	r1, r2
 800ef6c:	461a      	mov	r2, r3
 800ef6e:	460b      	mov	r3, r1
 800ef70:	80fb      	strh	r3, [r7, #6]
 800ef72:	4613      	mov	r3, r2
 800ef74:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800ef76:	797b      	ldrb	r3, [r7, #5]
 800ef78:	2b7e      	cmp	r3, #126	; 0x7e
 800ef7a:	d901      	bls.n	800ef80 <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800ef7c:	2303      	movs	r3, #3
 800ef7e:	e009      	b.n	800ef94 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800ef80:	7979      	ldrb	r1, [r7, #5]
 800ef82:	88fa      	ldrh	r2, [r7, #6]
 800ef84:	69bb      	ldr	r3, [r7, #24]
 800ef86:	9300      	str	r3, [sp, #0]
 800ef88:	460b      	mov	r3, r1
 800ef8a:	68b9      	ldr	r1, [r7, #8]
 800ef8c:	68f8      	ldr	r0, [r7, #12]
 800ef8e:	f7ff fe3f 	bl	800ec10 <ComputeCmac>
 800ef92:	4603      	mov	r3, r0
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3710      	adds	r7, #16
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}

0800ef9c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b088      	sub	sp, #32
 800efa0:	af02      	add	r7, sp, #8
 800efa2:	60f8      	str	r0, [r7, #12]
 800efa4:	607a      	str	r2, [r7, #4]
 800efa6:	461a      	mov	r2, r3
 800efa8:	460b      	mov	r3, r1
 800efaa:	817b      	strh	r3, [r7, #10]
 800efac:	4613      	mov	r3, r2
 800efae:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d101      	bne.n	800efba <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800efb6:	2302      	movs	r3, #2
 800efb8:	e01b      	b.n	800eff2 <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800efba:	2306      	movs	r3, #6
 800efbc:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800efbe:	2300      	movs	r3, #0
 800efc0:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800efc2:	7a79      	ldrb	r1, [r7, #9]
 800efc4:	897a      	ldrh	r2, [r7, #10]
 800efc6:	f107 0310 	add.w	r3, r7, #16
 800efca:	9300      	str	r3, [sp, #0]
 800efcc:	460b      	mov	r3, r1
 800efce:	68f9      	ldr	r1, [r7, #12]
 800efd0:	2000      	movs	r0, #0
 800efd2:	f7ff fe1d 	bl	800ec10 <ComputeCmac>
 800efd6:	4603      	mov	r3, r0
 800efd8:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800efda:	7dfb      	ldrb	r3, [r7, #23]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d001      	beq.n	800efe4 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800efe0:	7dfb      	ldrb	r3, [r7, #23]
 800efe2:	e006      	b.n	800eff2 <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800efe4:	693b      	ldr	r3, [r7, #16]
 800efe6:	687a      	ldr	r2, [r7, #4]
 800efe8:	429a      	cmp	r2, r3
 800efea:	d001      	beq.n	800eff0 <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800efec:	2301      	movs	r3, #1
 800efee:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800eff0:	7dfb      	ldrb	r3, [r7, #23]
}
 800eff2:	4618      	mov	r0, r3
 800eff4:	3718      	adds	r7, #24
 800eff6:	46bd      	mov	sp, r7
 800eff8:	bd80      	pop	{r7, pc}

0800effa <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800effa:	b580      	push	{r7, lr}
 800effc:	b0c2      	sub	sp, #264	; 0x108
 800effe:	af00      	add	r7, sp, #0
 800f000:	60f8      	str	r0, [r7, #12]
 800f002:	4608      	mov	r0, r1
 800f004:	4611      	mov	r1, r2
 800f006:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800f00a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800f00e:	6013      	str	r3, [r2, #0]
 800f010:	4603      	mov	r3, r0
 800f012:	817b      	strh	r3, [r7, #10]
 800f014:	460b      	mov	r3, r1
 800f016:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d006      	beq.n	800f02c <SecureElementAesEncrypt+0x32>
 800f01e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f022:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d101      	bne.n	800f030 <SecureElementAesEncrypt+0x36>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800f02c:	2302      	movs	r3, #2
 800f02e:	e046      	b.n	800f0be <SecureElementAesEncrypt+0xc4>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800f030:	897b      	ldrh	r3, [r7, #10]
 800f032:	f003 030f 	and.w	r3, r3, #15
 800f036:	b29b      	uxth	r3, r3
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d001      	beq.n	800f040 <SecureElementAesEncrypt+0x46>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800f03c:	2305      	movs	r3, #5
 800f03e:	e03e      	b.n	800f0be <SecureElementAesEncrypt+0xc4>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800f040:	f107 0314 	add.w	r3, r7, #20
 800f044:	22f0      	movs	r2, #240	; 0xf0
 800f046:	2100      	movs	r1, #0
 800f048:	4618      	mov	r0, r3
 800f04a:	f00c facf 	bl	801b5ec <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800f04e:	f107 0210 	add.w	r2, r7, #16
 800f052:	7a7b      	ldrb	r3, [r7, #9]
 800f054:	4611      	mov	r1, r2
 800f056:	4618      	mov	r0, r3
 800f058:	f7ff fdaa 	bl	800ebb0 <GetKeyByID>
 800f05c:	4603      	mov	r3, r0
 800f05e:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800f062:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800f066:	2b00      	cmp	r3, #0
 800f068:	d127      	bne.n	800f0ba <SecureElementAesEncrypt+0xc0>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800f06a:	693b      	ldr	r3, [r7, #16]
 800f06c:	3301      	adds	r3, #1
 800f06e:	f107 0214 	add.w	r2, r7, #20
 800f072:	2110      	movs	r1, #16
 800f074:	4618      	mov	r0, r3
 800f076:	f7ff fb91 	bl	800e79c <lorawan_aes_set_key>

        uint8_t block = 0;
 800f07a:	2300      	movs	r3, #0
 800f07c:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        while( size != 0 )
 800f080:	e018      	b.n	800f0b4 <SecureElementAesEncrypt+0xba>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800f082:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800f086:	68fa      	ldr	r2, [r7, #12]
 800f088:	18d0      	adds	r0, r2, r3
 800f08a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800f08e:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800f092:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800f096:	6812      	ldr	r2, [r2, #0]
 800f098:	4413      	add	r3, r2
 800f09a:	f107 0214 	add.w	r2, r7, #20
 800f09e:	4619      	mov	r1, r3
 800f0a0:	f7ff fc5a 	bl	800e958 <lorawan_aes_encrypt>
            block = block + 16;
 800f0a4:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800f0a8:	3310      	adds	r3, #16
 800f0aa:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
            size  = size - 16;
 800f0ae:	897b      	ldrh	r3, [r7, #10]
 800f0b0:	3b10      	subs	r3, #16
 800f0b2:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800f0b4:	897b      	ldrh	r3, [r7, #10]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d1e3      	bne.n	800f082 <SecureElementAesEncrypt+0x88>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800f0ba:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	bd80      	pop	{r7, pc}

0800f0c8 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b088      	sub	sp, #32
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
 800f0d0:	460b      	mov	r3, r1
 800f0d2:	70fb      	strb	r3, [r7, #3]
 800f0d4:	4613      	mov	r3, r2
 800f0d6:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d101      	bne.n	800f0e2 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800f0de:	2302      	movs	r3, #2
 800f0e0:	e02e      	b.n	800f140 <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800f0e2:	2306      	movs	r3, #6
 800f0e4:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800f0e6:	78bb      	ldrb	r3, [r7, #2]
 800f0e8:	2b7f      	cmp	r3, #127	; 0x7f
 800f0ea:	d104      	bne.n	800f0f6 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800f0ec:	78fb      	ldrb	r3, [r7, #3]
 800f0ee:	2b04      	cmp	r3, #4
 800f0f0:	d001      	beq.n	800f0f6 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800f0f2:	2303      	movs	r3, #3
 800f0f4:	e024      	b.n	800f140 <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	60fb      	str	r3, [r7, #12]
 800f0fa:	f107 0310 	add.w	r3, r7, #16
 800f0fe:	2200      	movs	r2, #0
 800f100:	601a      	str	r2, [r3, #0]
 800f102:	605a      	str	r2, [r3, #4]
 800f104:	609a      	str	r2, [r3, #8]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800f106:	f107 030c 	add.w	r3, r7, #12
 800f10a:	78fa      	ldrb	r2, [r7, #3]
 800f10c:	2110      	movs	r1, #16
 800f10e:	6878      	ldr	r0, [r7, #4]
 800f110:	f7ff ff73 	bl	800effa <SecureElementAesEncrypt>
 800f114:	4603      	mov	r3, r0
 800f116:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800f118:	7ffb      	ldrb	r3, [r7, #31]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d001      	beq.n	800f122 <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800f11e:	7ffb      	ldrb	r3, [r7, #31]
 800f120:	e00e      	b.n	800f140 <SecureElementDeriveAndStoreKey+0x78>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800f122:	f107 020c 	add.w	r2, r7, #12
 800f126:	78bb      	ldrb	r3, [r7, #2]
 800f128:	4611      	mov	r1, r2
 800f12a:	4618      	mov	r0, r3
 800f12c:	f7ff feba 	bl	800eea4 <SecureElementSetKey>
 800f130:	4603      	mov	r3, r0
 800f132:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800f134:	7ffb      	ldrb	r3, [r7, #31]
 800f136:	2b00      	cmp	r3, #0
 800f138:	d001      	beq.n	800f13e <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800f13a:	7ffb      	ldrb	r3, [r7, #31]
 800f13c:	e000      	b.n	800f140 <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800f13e:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800f140:	4618      	mov	r0, r3
 800f142:	3720      	adds	r7, #32
 800f144:	46bd      	mov	sp, r7
 800f146:	bd80      	pop	{r7, pc}

0800f148 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800f148:	b580      	push	{r7, lr}
 800f14a:	b086      	sub	sp, #24
 800f14c:	af00      	add	r7, sp, #0
 800f14e:	60b9      	str	r1, [r7, #8]
 800f150:	607b      	str	r3, [r7, #4]
 800f152:	4603      	mov	r3, r0
 800f154:	73fb      	strb	r3, [r7, #15]
 800f156:	4613      	mov	r3, r2
 800f158:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d005      	beq.n	800f16c <SecureElementProcessJoinAccept+0x24>
 800f160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f162:	2b00      	cmp	r3, #0
 800f164:	d002      	beq.n	800f16c <SecureElementProcessJoinAccept+0x24>
 800f166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d101      	bne.n	800f170 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800f16c:	2302      	movs	r3, #2
 800f16e:	e064      	b.n	800f23a <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800f170:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f174:	2b21      	cmp	r3, #33	; 0x21
 800f176:	d901      	bls.n	800f17c <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800f178:	2305      	movs	r3, #5
 800f17a:	e05e      	b.n	800f23a <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800f17c:	2301      	movs	r3, #1
 800f17e:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800f180:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f184:	b29b      	uxth	r3, r3
 800f186:	461a      	mov	r2, r3
 800f188:	6879      	ldr	r1, [r7, #4]
 800f18a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f18c:	f00c f9f3 	bl	801b576 <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	1c58      	adds	r0, r3, #1
 800f194:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f198:	b29b      	uxth	r3, r3
 800f19a:	3b01      	subs	r3, #1
 800f19c:	b299      	uxth	r1, r3
 800f19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1a0:	3301      	adds	r3, #1
 800f1a2:	7dfa      	ldrb	r2, [r7, #23]
 800f1a4:	f7ff ff29 	bl	800effa <SecureElementAesEncrypt>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d001      	beq.n	800f1b2 <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800f1ae:	2307      	movs	r3, #7
 800f1b0:	e043      	b.n	800f23a <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800f1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1b4:	330b      	adds	r3, #11
 800f1b6:	781b      	ldrb	r3, [r3, #0]
 800f1b8:	09db      	lsrs	r3, r3, #7
 800f1ba:	b2da      	uxtb	r2, r3
 800f1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1be:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800f1c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f1c8:	3b04      	subs	r3, #4
 800f1ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1cc:	4413      	add	r3, r2
 800f1ce:	781b      	ldrb	r3, [r3, #0]
 800f1d0:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800f1d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f1d6:	3b03      	subs	r3, #3
 800f1d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1da:	4413      	add	r3, r2
 800f1dc:	781b      	ldrb	r3, [r3, #0]
 800f1de:	021b      	lsls	r3, r3, #8
 800f1e0:	693a      	ldr	r2, [r7, #16]
 800f1e2:	4313      	orrs	r3, r2
 800f1e4:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800f1e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f1ea:	3b02      	subs	r3, #2
 800f1ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1ee:	4413      	add	r3, r2
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	041b      	lsls	r3, r3, #16
 800f1f4:	693a      	ldr	r2, [r7, #16]
 800f1f6:	4313      	orrs	r3, r2
 800f1f8:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800f1fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f1fe:	3b01      	subs	r3, #1
 800f200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f202:	4413      	add	r3, r2
 800f204:	781b      	ldrb	r3, [r3, #0]
 800f206:	061b      	lsls	r3, r3, #24
 800f208:	693a      	ldr	r2, [r7, #16]
 800f20a:	4313      	orrs	r3, r2
 800f20c:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800f20e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f210:	781b      	ldrb	r3, [r3, #0]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d10e      	bne.n	800f234 <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800f216:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f21a:	b29b      	uxth	r3, r3
 800f21c:	3b04      	subs	r3, #4
 800f21e:	b299      	uxth	r1, r3
 800f220:	2301      	movs	r3, #1
 800f222:	693a      	ldr	r2, [r7, #16]
 800f224:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f226:	f7ff feb9 	bl	800ef9c <SecureElementVerifyAesCmac>
 800f22a:	4603      	mov	r3, r0
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d003      	beq.n	800f238 <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800f230:	2301      	movs	r3, #1
 800f232:	e002      	b.n	800f23a <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800f234:	2304      	movs	r3, #4
 800f236:	e000      	b.n	800f23a <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800f238:	2300      	movs	r3, #0
}
 800f23a:	4618      	mov	r0, r3
 800f23c:	3718      	adds	r7, #24
 800f23e:	46bd      	mov	sp, r7
 800f240:	bd80      	pop	{r7, pc}
	...

0800f244 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 800f244:	b580      	push	{r7, lr}
 800f246:	b082      	sub	sp, #8
 800f248:	af00      	add	r7, sp, #0
 800f24a:	6078      	str	r0, [r7, #4]
    if( randomNum == NULL )
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d101      	bne.n	800f256 <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800f252:	2302      	movs	r3, #2
 800f254:	e006      	b.n	800f264 <SecureElementRandomNumber+0x20>
    }
    *randomNum = Radio.Random();
 800f256:	4b05      	ldr	r3, [pc, #20]	; (800f26c <SecureElementRandomNumber+0x28>)
 800f258:	695b      	ldr	r3, [r3, #20]
 800f25a:	4798      	blx	r3
 800f25c:	4602      	mov	r2, r0
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	601a      	str	r2, [r3, #0]
    return SECURE_ELEMENT_SUCCESS;
 800f262:	2300      	movs	r3, #0
}
 800f264:	4618      	mov	r0, r3
 800f266:	3708      	adds	r7, #8
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}
 800f26c:	08023310 	.word	0x08023310

0800f270 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800f270:	b580      	push	{r7, lr}
 800f272:	b082      	sub	sp, #8
 800f274:	af00      	add	r7, sp, #0
 800f276:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d101      	bne.n	800f282 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800f27e:	2302      	movs	r3, #2
 800f280:	e007      	b.n	800f292 <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800f282:	4b06      	ldr	r3, [pc, #24]	; (800f29c <SecureElementSetDevEui+0x2c>)
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	2208      	movs	r2, #8
 800f288:	6879      	ldr	r1, [r7, #4]
 800f28a:	4618      	mov	r0, r3
 800f28c:	f00c f973 	bl	801b576 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800f290:	2300      	movs	r3, #0
}
 800f292:	4618      	mov	r0, r3
 800f294:	3708      	adds	r7, #8
 800f296:	46bd      	mov	sp, r7
 800f298:	bd80      	pop	{r7, pc}
 800f29a:	bf00      	nop
 800f29c:	20003264 	.word	0x20003264

0800f2a0 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800f2a0:	b480      	push	{r7}
 800f2a2:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800f2a4:	4b02      	ldr	r3, [pc, #8]	; (800f2b0 <SecureElementGetDevEui+0x10>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bc80      	pop	{r7}
 800f2ae:	4770      	bx	lr
 800f2b0:	20003264 	.word	0x20003264

0800f2b4 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b082      	sub	sp, #8
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d101      	bne.n	800f2c6 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800f2c2:	2302      	movs	r3, #2
 800f2c4:	e008      	b.n	800f2d8 <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800f2c6:	4b06      	ldr	r3, [pc, #24]	; (800f2e0 <SecureElementSetJoinEui+0x2c>)
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	3308      	adds	r3, #8
 800f2cc:	2208      	movs	r2, #8
 800f2ce:	6879      	ldr	r1, [r7, #4]
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	f00c f950 	bl	801b576 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800f2d6:	2300      	movs	r3, #0
}
 800f2d8:	4618      	mov	r0, r3
 800f2da:	3708      	adds	r7, #8
 800f2dc:	46bd      	mov	sp, r7
 800f2de:	bd80      	pop	{r7, pc}
 800f2e0:	20003264 	.word	0x20003264

0800f2e4 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800f2e4:	b480      	push	{r7}
 800f2e6:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800f2e8:	4b03      	ldr	r3, [pc, #12]	; (800f2f8 <SecureElementGetJoinEui+0x14>)
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	3308      	adds	r3, #8
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bc80      	pop	{r7}
 800f2f4:	4770      	bx	lr
 800f2f6:	bf00      	nop
 800f2f8:	20003264 	.word	0x20003264

0800f2fc <LmHandlerInit>:

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs );

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks )
{
 800f2fc:	b580      	push	{r7, lr}
 800f2fe:	b082      	sub	sp, #8
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
    LmHandlerCallbacks = handlerCallbacks;
 800f304:	4a1a      	ldr	r2, [pc, #104]	; (800f370 <LmHandlerInit+0x74>)
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800f30a:	4b1a      	ldr	r3, [pc, #104]	; (800f374 <LmHandlerInit+0x78>)
 800f30c:	4a1a      	ldr	r2, [pc, #104]	; (800f378 <LmHandlerInit+0x7c>)
 800f30e:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800f310:	4b18      	ldr	r3, [pc, #96]	; (800f374 <LmHandlerInit+0x78>)
 800f312:	4a1a      	ldr	r2, [pc, #104]	; (800f37c <LmHandlerInit+0x80>)
 800f314:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800f316:	4b17      	ldr	r3, [pc, #92]	; (800f374 <LmHandlerInit+0x78>)
 800f318:	4a19      	ldr	r2, [pc, #100]	; (800f380 <LmHandlerInit+0x84>)
 800f31a:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800f31c:	4b15      	ldr	r3, [pc, #84]	; (800f374 <LmHandlerInit+0x78>)
 800f31e:	4a19      	ldr	r2, [pc, #100]	; (800f384 <LmHandlerInit+0x88>)
 800f320:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800f322:	4b13      	ldr	r3, [pc, #76]	; (800f370 <LmHandlerInit+0x74>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	4a17      	ldr	r2, [pc, #92]	; (800f388 <LmHandlerInit+0x8c>)
 800f32a:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800f32c:	4b10      	ldr	r3, [pc, #64]	; (800f370 <LmHandlerInit+0x74>)
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	685b      	ldr	r3, [r3, #4]
 800f332:	4a15      	ldr	r2, [pc, #84]	; (800f388 <LmHandlerInit+0x8c>)
 800f334:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800f336:	4b0e      	ldr	r3, [pc, #56]	; (800f370 <LmHandlerInit+0x74>)
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	689b      	ldr	r3, [r3, #8]
 800f33c:	4a12      	ldr	r2, [pc, #72]	; (800f388 <LmHandlerInit+0x8c>)
 800f33e:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800f340:	4b11      	ldr	r3, [pc, #68]	; (800f388 <LmHandlerInit+0x8c>)
 800f342:	4a12      	ldr	r2, [pc, #72]	; (800f38c <LmHandlerInit+0x90>)
 800f344:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800f346:	4b0a      	ldr	r3, [pc, #40]	; (800f370 <LmHandlerInit+0x74>)
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	691b      	ldr	r3, [r3, #16]
 800f34c:	4a0e      	ldr	r2, [pc, #56]	; (800f388 <LmHandlerInit+0x8c>)
 800f34e:	6113      	str	r3, [r2, #16]

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800f350:	490f      	ldr	r1, [pc, #60]	; (800f390 <LmHandlerInit+0x94>)
 800f352:	2000      	movs	r0, #0
 800f354:	f000 fd28 	bl	800fda8 <LmHandlerPackageRegister>
 800f358:	4603      	mov	r3, r0
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d002      	beq.n	800f364 <LmHandlerInit+0x68>
    {
        return LORAMAC_HANDLER_ERROR;
 800f35e:	f04f 33ff 	mov.w	r3, #4294967295
 800f362:	e000      	b.n	800f366 <LmHandlerInit+0x6a>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800f364:	2300      	movs	r3, #0
}
 800f366:	4618      	mov	r0, r3
 800f368:	3708      	adds	r7, #8
 800f36a:	46bd      	mov	sp, r7
 800f36c:	bd80      	pop	{r7, pc}
 800f36e:	bf00      	nop
 800f370:	2000328c 	.word	0x2000328c
 800f374:	20003290 	.word	0x20003290
 800f378:	0800fafd 	.word	0x0800fafd
 800f37c:	0800fb65 	.word	0x0800fb65
 800f380:	0800fc45 	.word	0x0800fc45
 800f384:	0800fd09 	.word	0x0800fd09
 800f388:	200032a0 	.word	0x200032a0
 800f38c:	08010829 	.word	0x08010829
 800f390:	200000a8 	.word	0x200000a8

0800f394 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800f394:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f396:	b099      	sub	sp, #100	; 0x64
 800f398:	af08      	add	r7, sp, #32
 800f39a:	6078      	str	r0, [r7, #4]
    uint16_t nbNvmData = 0;
 800f39c:	2300      	movs	r3, #0
 800f39e:	87fb      	strh	r3, [r7, #62]	; 0x3e
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800f3a0:	2210      	movs	r2, #16
 800f3a2:	6879      	ldr	r1, [r7, #4]
 800f3a4:	4882      	ldr	r0, [pc, #520]	; (800f5b0 <LmHandlerConfigure+0x21c>)
 800f3a6:	f00f fd3f 	bl	801ee28 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

    loraInfo = LoraInfo_GetPtr();
 800f3aa:	f7fc fb5b 	bl	800ba64 <LoraInfo_GetPtr>
 800f3ae:	63b8      	str	r0, [r7, #56]	; 0x38

    if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800f3b0:	4b7f      	ldr	r3, [pc, #508]	; (800f5b0 <LmHandlerConfigure+0x21c>)
 800f3b2:	781b      	ldrb	r3, [r3, #0]
 800f3b4:	461a      	mov	r2, r3
 800f3b6:	2301      	movs	r3, #1
 800f3b8:	4093      	lsls	r3, r2
 800f3ba:	461a      	mov	r2, r3
 800f3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3be:	685b      	ldr	r3, [r3, #4]
 800f3c0:	4013      	ands	r3, r2
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d00c      	beq.n	800f3e0 <LmHandlerConfigure+0x4c>
    {
        if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800f3c6:	4b7a      	ldr	r3, [pc, #488]	; (800f5b0 <LmHandlerConfigure+0x21c>)
 800f3c8:	781b      	ldrb	r3, [r3, #0]
 800f3ca:	461a      	mov	r2, r3
 800f3cc:	4979      	ldr	r1, [pc, #484]	; (800f5b4 <LmHandlerConfigure+0x220>)
 800f3ce:	487a      	ldr	r0, [pc, #488]	; (800f5b8 <LmHandlerConfigure+0x224>)
 800f3d0:	f004 ff4c 	bl	801426c <LoRaMacInitialization>
 800f3d4:	4603      	mov	r3, r0
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d009      	beq.n	800f3ee <LmHandlerConfigure+0x5a>
        {
            return LORAMAC_HANDLER_ERROR;
 800f3da:	f04f 33ff 	mov.w	r3, #4294967295
 800f3de:	e0e2      	b.n	800f5a6 <LmHandlerConfigure+0x212>
        }
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800f3e0:	4b76      	ldr	r3, [pc, #472]	; (800f5bc <LmHandlerConfigure+0x228>)
 800f3e2:	2201      	movs	r2, #1
 800f3e4:	2100      	movs	r1, #0
 800f3e6:	2000      	movs	r0, #0
 800f3e8:	f00f fa2c 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800f3ec:	e7fe      	b.n	800f3ec <LmHandlerConfigure+0x58>
    }

    // Restore data if required
    nbNvmData = NvmDataMgmtRestore( );
 800f3ee:	f001 fa2c 	bl	801084a <NvmDataMgmtRestore>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	87fb      	strh	r3, [r7, #62]	; 0x3e

    // Try to restore from NVM and query the mac if possible.
    if( nbNvmData > 0 )
 800f3f6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d003      	beq.n	800f404 <LmHandlerConfigure+0x70>
    {
        CtxRestoreDone = true;
 800f3fc:	4b70      	ldr	r3, [pc, #448]	; (800f5c0 <LmHandlerConfigure+0x22c>)
 800f3fe:	2201      	movs	r2, #1
 800f400:	701a      	strb	r2, [r3, #0]
 800f402:	e002      	b.n	800f40a <LmHandlerConfigure+0x76>
    }
    else
    {
        CtxRestoreDone = false;
 800f404:	4b6e      	ldr	r3, [pc, #440]	; (800f5c0 <LmHandlerConfigure+0x22c>)
 800f406:	2200      	movs	r2, #0
 800f408:	701a      	strb	r2, [r3, #0]
    }

    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800f40a:	2302      	movs	r3, #2
 800f40c:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800f40e:	f107 0314 	add.w	r3, r7, #20
 800f412:	4618      	mov	r0, r3
 800f414:	f005 fa74 	bl	8014900 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800f418:	69bb      	ldr	r3, [r7, #24]
 800f41a:	2208      	movs	r2, #8
 800f41c:	4619      	mov	r1, r3
 800f41e:	4869      	ldr	r0, [pc, #420]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f420:	f00c f8a9 	bl	801b576 <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800f424:	2303      	movs	r3, #3
 800f426:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800f428:	f107 0314 	add.w	r3, r7, #20
 800f42c:	4618      	mov	r0, r3
 800f42e:	f005 fa67 	bl	8014900 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800f432:	69bb      	ldr	r3, [r7, #24]
 800f434:	2208      	movs	r2, #8
 800f436:	4619      	mov	r1, r3
 800f438:	4863      	ldr	r0, [pc, #396]	; (800f5c8 <LmHandlerConfigure+0x234>)
 800f43a:	f00c f89c 	bl	801b576 <memcpy1>

#if ( STATIC_DEVICE_ADDRESS != 1 )
    CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800f43e:	4b63      	ldr	r3, [pc, #396]	; (800f5cc <LmHandlerConfigure+0x238>)
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	68db      	ldr	r3, [r3, #12]
 800f444:	4798      	blx	r3
 800f446:	4603      	mov	r3, r0
 800f448:	4a5e      	ldr	r2, [pc, #376]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f44a:	6153      	str	r3, [r2, #20]
#endif /* STATIC_DEVICE_ADDRESS != 1 */

    mibReq.Type = MIB_DEV_ADDR;
 800f44c:	2306      	movs	r3, #6
 800f44e:	753b      	strb	r3, [r7, #20]
    mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800f450:	4b5c      	ldr	r3, [pc, #368]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f452:	695b      	ldr	r3, [r3, #20]
 800f454:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800f456:	f107 0314 	add.w	r3, r7, #20
 800f45a:	4618      	mov	r0, r3
 800f45c:	f005 fbae 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800f460:	4b58      	ldr	r3, [pc, #352]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f462:	781b      	ldrb	r3, [r3, #0]
 800f464:	461a      	mov	r2, r3
 800f466:	4b57      	ldr	r3, [pc, #348]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f468:	785b      	ldrb	r3, [r3, #1]
 800f46a:	4619      	mov	r1, r3
 800f46c:	4b55      	ldr	r3, [pc, #340]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f46e:	789b      	ldrb	r3, [r3, #2]
 800f470:	4618      	mov	r0, r3
 800f472:	4b54      	ldr	r3, [pc, #336]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f474:	78db      	ldrb	r3, [r3, #3]
 800f476:	461c      	mov	r4, r3
 800f478:	4b52      	ldr	r3, [pc, #328]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f47a:	791b      	ldrb	r3, [r3, #4]
 800f47c:	461d      	mov	r5, r3
 800f47e:	4b51      	ldr	r3, [pc, #324]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f480:	795b      	ldrb	r3, [r3, #5]
 800f482:	461e      	mov	r6, r3
 800f484:	4b4f      	ldr	r3, [pc, #316]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f486:	799b      	ldrb	r3, [r3, #6]
 800f488:	603b      	str	r3, [r7, #0]
 800f48a:	4b4e      	ldr	r3, [pc, #312]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f48c:	79db      	ldrb	r3, [r3, #7]
 800f48e:	9307      	str	r3, [sp, #28]
 800f490:	683b      	ldr	r3, [r7, #0]
 800f492:	9306      	str	r3, [sp, #24]
 800f494:	9605      	str	r6, [sp, #20]
 800f496:	9504      	str	r5, [sp, #16]
 800f498:	9403      	str	r4, [sp, #12]
 800f49a:	9002      	str	r0, [sp, #8]
 800f49c:	9101      	str	r1, [sp, #4]
 800f49e:	9200      	str	r2, [sp, #0]
 800f4a0:	4b4b      	ldr	r3, [pc, #300]	; (800f5d0 <LmHandlerConfigure+0x23c>)
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	2100      	movs	r1, #0
 800f4a6:	2002      	movs	r0, #2
 800f4a8:	f00f f9cc 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800f4ac:	4b45      	ldr	r3, [pc, #276]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4ae:	7a1b      	ldrb	r3, [r3, #8]
 800f4b0:	461a      	mov	r2, r3
 800f4b2:	4b44      	ldr	r3, [pc, #272]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4b4:	7a5b      	ldrb	r3, [r3, #9]
 800f4b6:	4619      	mov	r1, r3
 800f4b8:	4b42      	ldr	r3, [pc, #264]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4ba:	7a9b      	ldrb	r3, [r3, #10]
 800f4bc:	4618      	mov	r0, r3
 800f4be:	4b41      	ldr	r3, [pc, #260]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4c0:	7adb      	ldrb	r3, [r3, #11]
 800f4c2:	461c      	mov	r4, r3
 800f4c4:	4b3f      	ldr	r3, [pc, #252]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4c6:	7b1b      	ldrb	r3, [r3, #12]
 800f4c8:	461d      	mov	r5, r3
 800f4ca:	4b3e      	ldr	r3, [pc, #248]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4cc:	7b5b      	ldrb	r3, [r3, #13]
 800f4ce:	461e      	mov	r6, r3
 800f4d0:	4b3c      	ldr	r3, [pc, #240]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4d2:	7b9b      	ldrb	r3, [r3, #14]
 800f4d4:	603b      	str	r3, [r7, #0]
 800f4d6:	4b3b      	ldr	r3, [pc, #236]	; (800f5c4 <LmHandlerConfigure+0x230>)
 800f4d8:	7bdb      	ldrb	r3, [r3, #15]
 800f4da:	9307      	str	r3, [sp, #28]
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	9306      	str	r3, [sp, #24]
 800f4e0:	9605      	str	r6, [sp, #20]
 800f4e2:	9504      	str	r5, [sp, #16]
 800f4e4:	9403      	str	r4, [sp, #12]
 800f4e6:	9002      	str	r0, [sp, #8]
 800f4e8:	9101      	str	r1, [sp, #4]
 800f4ea:	9200      	str	r2, [sp, #0]
 800f4ec:	4b39      	ldr	r3, [pc, #228]	; (800f5d4 <LmHandlerConfigure+0x240>)
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	2100      	movs	r1, #0
 800f4f2:	2002      	movs	r0, #2
 800f4f4:	f00f f9a6 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.JoinEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr: %02X:%02X:%02X:%02X\r\n",
 800f4f8:	4b37      	ldr	r3, [pc, #220]	; (800f5d8 <LmHandlerConfigure+0x244>)
 800f4fa:	781b      	ldrb	r3, [r3, #0]
 800f4fc:	461a      	mov	r2, r3
 800f4fe:	4b37      	ldr	r3, [pc, #220]	; (800f5dc <LmHandlerConfigure+0x248>)
 800f500:	781b      	ldrb	r3, [r3, #0]
 800f502:	4619      	mov	r1, r3
 800f504:	4b36      	ldr	r3, [pc, #216]	; (800f5e0 <LmHandlerConfigure+0x24c>)
 800f506:	781b      	ldrb	r3, [r3, #0]
 800f508:	4618      	mov	r0, r3
 800f50a:	4b36      	ldr	r3, [pc, #216]	; (800f5e4 <LmHandlerConfigure+0x250>)
 800f50c:	781b      	ldrb	r3, [r3, #0]
 800f50e:	9303      	str	r3, [sp, #12]
 800f510:	9002      	str	r0, [sp, #8]
 800f512:	9101      	str	r1, [sp, #4]
 800f514:	9200      	str	r2, [sp, #0]
 800f516:	4b34      	ldr	r3, [pc, #208]	; (800f5e8 <LmHandlerConfigure+0x254>)
 800f518:	2200      	movs	r2, #0
 800f51a:	2100      	movs	r1, #0
 800f51c:	2002      	movs	r0, #2
 800f51e:	f00f f991 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800f522:	230f      	movs	r3, #15
 800f524:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800f526:	2301      	movs	r3, #1
 800f528:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800f52a:	f107 0314 	add.w	r3, r7, #20
 800f52e:	4618      	mov	r0, r3
 800f530:	f005 fb44 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_NET_ID;
 800f534:	2305      	movs	r3, #5
 800f536:	753b      	strb	r3, [r7, #20]
    mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800f538:	2300      	movs	r3, #0
 800f53a:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800f53c:	f107 0314 	add.w	r3, r7, #20
 800f540:	4618      	mov	r0, r3
 800f542:	f005 fb3b 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800f546:	2310      	movs	r3, #16
 800f548:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800f54a:	2300      	movs	r3, #0
 800f54c:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800f54e:	f107 0314 	add.w	r3, r7, #20
 800f552:	4618      	mov	r0, r3
 800f554:	f005 fb32 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800f558:	2304      	movs	r3, #4
 800f55a:	753b      	strb	r3, [r7, #20]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800f55c:	4b14      	ldr	r3, [pc, #80]	; (800f5b0 <LmHandlerConfigure+0x21c>)
 800f55e:	789b      	ldrb	r3, [r3, #2]
 800f560:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800f562:	f107 0314 	add.w	r3, r7, #20
 800f566:	4618      	mov	r0, r3
 800f568:	f005 fb28 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800f56c:	230f      	movs	r3, #15
 800f56e:	733b      	strb	r3, [r7, #12]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800f570:	4b0f      	ldr	r3, [pc, #60]	; (800f5b0 <LmHandlerConfigure+0x21c>)
 800f572:	781b      	ldrb	r3, [r3, #0]
 800f574:	f107 020c 	add.w	r2, r7, #12
 800f578:	4611      	mov	r1, r2
 800f57a:	4618      	mov	r0, r3
 800f57c:	f008 f92f 	bl	80177de <RegionGetPhyParam>
 800f580:	4603      	mov	r3, r0
 800f582:	60bb      	str	r3, [r7, #8]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800f584:	68bb      	ldr	r3, [r7, #8]
 800f586:	2b00      	cmp	r3, #0
 800f588:	bf14      	ite	ne
 800f58a:	2301      	movne	r3, #1
 800f58c:	2300      	moveq	r3, #0
 800f58e:	b2da      	uxtb	r2, r3
 800f590:	4b07      	ldr	r3, [pc, #28]	; (800f5b0 <LmHandlerConfigure+0x21c>)
 800f592:	715a      	strb	r2, [r3, #5]

    LmHandlerSetSystemMaxRxError( 20 );
 800f594:	2014      	movs	r0, #20
 800f596:	f000 fa99 	bl	800facc <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800f59a:	4b05      	ldr	r3, [pc, #20]	; (800f5b0 <LmHandlerConfigure+0x21c>)
 800f59c:	795b      	ldrb	r3, [r3, #5]
 800f59e:	4618      	mov	r0, r3
 800f5a0:	f006 f880 	bl	80156a4 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800f5a4:	2300      	movs	r3, #0
}
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	3744      	adds	r7, #68	; 0x44
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5ae:	bf00      	nop
 800f5b0:	2000327c 	.word	0x2000327c
 800f5b4:	200032a0 	.word	0x200032a0
 800f5b8:	20003290 	.word	0x20003290
 800f5bc:	08022754 	.word	0x08022754
 800f5c0:	200033be 	.word	0x200033be
 800f5c4:	20000090 	.word	0x20000090
 800f5c8:	20000098 	.word	0x20000098
 800f5cc:	2000328c 	.word	0x2000328c
 800f5d0:	080227a0 	.word	0x080227a0
 800f5d4:	080227dc 	.word	0x080227dc
 800f5d8:	200000a7 	.word	0x200000a7
 800f5dc:	200000a6 	.word	0x200000a6
 800f5e0:	200000a5 	.word	0x200000a5
 800f5e4:	200000a4 	.word	0x200000a4
 800f5e8:	08022818 	.word	0x08022818

0800f5ec <LmHandlerProcess>:
    }
    return false;
}

void LmHandlerProcess( void )
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800f5f0:	f002 fdea 	bl	80121c8 <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800f5f4:	f000 fcc2 	bl	800ff7c <LmHandlerPackagesProcess>

    // Store to NVM if required
    NvmDataMgmtStore( );
 800f5f8:	f001 f920 	bl	801083c <NvmDataMgmtStore>
}
 800f5fc:	bf00      	nop
 800f5fe:	bd80      	pop	{r7, pc}

0800f600 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode )
{
 800f600:	b580      	push	{r7, lr}
 800f602:	b090      	sub	sp, #64	; 0x40
 800f604:	af00      	add	r7, sp, #0
 800f606:	4603      	mov	r3, r0
 800f608:	71fb      	strb	r3, [r7, #7]
        while (1);
    }
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    if ( mode == ACTIVATION_TYPE_OTAA )
 800f60a:	79fb      	ldrb	r3, [r7, #7]
 800f60c:	2b02      	cmp	r3, #2
 800f60e:	d111      	bne.n	800f634 <LmHandlerJoin+0x34>
    {
        MlmeReq_t mlmeReq;
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800f610:	4b23      	ldr	r3, [pc, #140]	; (800f6a0 <LmHandlerJoin+0xa0>)
 800f612:	2202      	movs	r2, #2
 800f614:	709a      	strb	r2, [r3, #2]

        LoRaMacStart();
 800f616:	f005 f8dd 	bl	80147d4 <LoRaMacStart>

        mlmeReq.Type = MLME_JOIN;
 800f61a:	2301      	movs	r3, #1
 800f61c:	723b      	strb	r3, [r7, #8]
        mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800f61e:	4b21      	ldr	r3, [pc, #132]	; (800f6a4 <LmHandlerJoin+0xa4>)
 800f620:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800f624:	b2db      	uxtb	r3, r3
 800f626:	733b      	strb	r3, [r7, #12]

        // Starts the OTAA join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800f628:	f107 0308 	add.w	r3, r7, #8
 800f62c:	4618      	mov	r0, r3
 800f62e:	f005 fe03 	bl	8015238 <LoRaMacMlmeRequest>

        // Notify upper layer
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
    }
}
 800f632:	e030      	b.n	800f696 <LmHandlerJoin+0x96>
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800f634:	4b1a      	ldr	r3, [pc, #104]	; (800f6a0 <LmHandlerJoin+0xa0>)
 800f636:	2201      	movs	r2, #1
 800f638:	709a      	strb	r2, [r3, #2]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800f63a:	4b1a      	ldr	r3, [pc, #104]	; (800f6a4 <LmHandlerJoin+0xa4>)
 800f63c:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800f640:	4b17      	ldr	r3, [pc, #92]	; (800f6a0 <LmHandlerJoin+0xa0>)
 800f642:	701a      	strb	r2, [r3, #0]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800f644:	4b16      	ldr	r3, [pc, #88]	; (800f6a0 <LmHandlerJoin+0xa0>)
 800f646:	2200      	movs	r2, #0
 800f648:	705a      	strb	r2, [r3, #1]
        if (CtxRestoreDone == false)
 800f64a:	4b17      	ldr	r3, [pc, #92]	; (800f6a8 <LmHandlerJoin+0xa8>)
 800f64c:	781b      	ldrb	r3, [r3, #0]
 800f64e:	f083 0301 	eor.w	r3, r3, #1
 800f652:	b2db      	uxtb	r3, r3
 800f654:	2b00      	cmp	r3, #0
 800f656:	d008      	beq.n	800f66a <LmHandlerJoin+0x6a>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800f658:	2327      	movs	r3, #39	; 0x27
 800f65a:	773b      	strb	r3, [r7, #28]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800f65c:	4b13      	ldr	r3, [pc, #76]	; (800f6ac <LmHandlerJoin+0xac>)
 800f65e:	623b      	str	r3, [r7, #32]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800f660:	f107 031c 	add.w	r3, r7, #28
 800f664:	4618      	mov	r0, r3
 800f666:	f005 faa9 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
        LoRaMacStart();
 800f66a:	f005 f8b3 	bl	80147d4 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800f66e:	2301      	movs	r3, #1
 800f670:	773b      	strb	r3, [r7, #28]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800f672:	2301      	movs	r3, #1
 800f674:	f887 3020 	strb.w	r3, [r7, #32]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800f678:	f107 031c 	add.w	r3, r7, #28
 800f67c:	4618      	mov	r0, r3
 800f67e:	f005 fa9d 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800f682:	4b0b      	ldr	r3, [pc, #44]	; (800f6b0 <LmHandlerJoin+0xb0>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	69db      	ldr	r3, [r3, #28]
 800f688:	4805      	ldr	r0, [pc, #20]	; (800f6a0 <LmHandlerJoin+0xa0>)
 800f68a:	4798      	blx	r3
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800f68c:	4b05      	ldr	r3, [pc, #20]	; (800f6a4 <LmHandlerJoin+0xa4>)
 800f68e:	785b      	ldrb	r3, [r3, #1]
 800f690:	4618      	mov	r0, r3
 800f692:	f000 f92d 	bl	800f8f0 <LmHandlerRequestClass>
}
 800f696:	bf00      	nop
 800f698:	3740      	adds	r7, #64	; 0x40
 800f69a:	46bd      	mov	sp, r7
 800f69c:	bd80      	pop	{r7, pc}
 800f69e:	bf00      	nop
 800f6a0:	200000b4 	.word	0x200000b4
 800f6a4:	2000327c 	.word	0x2000327c
 800f6a8:	200033be 	.word	0x200033be
 800f6ac:	01000300 	.word	0x01000300
 800f6b0:	2000328c 	.word	0x2000328c

0800f6b4 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b08a      	sub	sp, #40	; 0x28
 800f6b8:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800f6ba:	2301      	movs	r3, #1
 800f6bc:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800f6be:	463b      	mov	r3, r7
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	f005 f91d 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 800f6c6:	4603      	mov	r3, r0
 800f6c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == LORAMAC_STATUS_OK )
 800f6cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d106      	bne.n	800f6e2 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f6d4:	793b      	ldrb	r3, [r7, #4]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d101      	bne.n	800f6de <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800f6da:	2300      	movs	r3, #0
 800f6dc:	e002      	b.n	800f6e4 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800f6de:	2301      	movs	r3, #1
 800f6e0:	e000      	b.n	800f6e4 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800f6e2:	2300      	movs	r3, #0
    }
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3728      	adds	r7, #40	; 0x28
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}

0800f6ec <LmHandlerSend>:
    }
}

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      TimerTime_t *nextTxIn, bool allowDelayedTx )
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b08c      	sub	sp, #48	; 0x30
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	60f8      	str	r0, [r7, #12]
 800f6f4:	607a      	str	r2, [r7, #4]
 800f6f6:	461a      	mov	r2, r3
 800f6f8:	460b      	mov	r3, r1
 800f6fa:	72fb      	strb	r3, [r7, #11]
 800f6fc:	4613      	mov	r3, r2
 800f6fe:	72bb      	strb	r3, [r7, #10]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800f700:	23ff      	movs	r3, #255	; 0xff
 800f702:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800f706:	f002 fac9 	bl	8011c9c <LoRaMacIsBusy>
 800f70a:	4603      	mov	r3, r0
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d002      	beq.n	800f716 <LmHandlerSend+0x2a>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800f710:	f06f 0301 	mvn.w	r3, #1
 800f714:	e0b4      	b.n	800f880 <LmHandlerSend+0x194>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800f716:	f7ff ffcd 	bl	800f6b4 <LmHandlerJoinStatus>
 800f71a:	4603      	mov	r3, r0
 800f71c:	2b01      	cmp	r3, #1
 800f71e:	d007      	beq.n	800f730 <LmHandlerSend+0x44>
    {
        // The network isn't joined, try again.
        LmHandlerJoin(JoinParams.Mode);
 800f720:	4b59      	ldr	r3, [pc, #356]	; (800f888 <LmHandlerSend+0x19c>)
 800f722:	789b      	ldrb	r3, [r3, #2]
 800f724:	4618      	mov	r0, r3
 800f726:	f7ff ff6b 	bl	800f600 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800f72a:	f06f 0302 	mvn.w	r3, #2
 800f72e:	e0a7      	b.n	800f880 <LmHandlerSend+0x194>
    }

    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true ) && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800f730:	4b56      	ldr	r3, [pc, #344]	; (800f88c <LmHandlerSend+0x1a0>)
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	68db      	ldr	r3, [r3, #12]
 800f736:	4798      	blx	r3
 800f738:	4603      	mov	r3, r0
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d00d      	beq.n	800f75a <LmHandlerSend+0x6e>
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	781a      	ldrb	r2, [r3, #0]
 800f742:	4b52      	ldr	r3, [pc, #328]	; (800f88c <LmHandlerSend+0x1a0>)
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	781b      	ldrb	r3, [r3, #0]
 800f748:	429a      	cmp	r2, r3
 800f74a:	d006      	beq.n	800f75a <LmHandlerSend+0x6e>
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	781b      	ldrb	r3, [r3, #0]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d002      	beq.n	800f75a <LmHandlerSend+0x6e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800f754:	f06f 0303 	mvn.w	r3, #3
 800f758:	e092      	b.n	800f880 <LmHandlerSend+0x194>
    }

    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800f75a:	4b4d      	ldr	r3, [pc, #308]	; (800f890 <LmHandlerSend+0x1a4>)
 800f75c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800f760:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	785b      	ldrb	r3, [r3, #1]
 800f768:	f107 0214 	add.w	r2, r7, #20
 800f76c:	4611      	mov	r1, r2
 800f76e:	4618      	mov	r0, r3
 800f770:	f005 f83e 	bl	80147f0 <LoRaMacQueryTxPossible>
 800f774:	4603      	mov	r3, r0
 800f776:	2b00      	cmp	r3, #0
 800f778:	d009      	beq.n	800f78e <LmHandlerSend+0xa2>
    {
        // Send empty frame in order to flush MAC commands
        TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800f77a:	4b46      	ldr	r3, [pc, #280]	; (800f894 <LmHandlerSend+0x1a8>)
 800f77c:	2200      	movs	r2, #0
 800f77e:	709a      	strb	r2, [r3, #2]
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800f780:	2300      	movs	r3, #0
 800f782:	763b      	strb	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800f784:	2300      	movs	r3, #0
 800f786:	623b      	str	r3, [r7, #32]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800f788:	2300      	movs	r3, #0
 800f78a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f78c:	e017      	b.n	800f7be <LmHandlerSend+0xd2>
    }
    else
    {
        TxParams.MsgType = isTxConfirmed;
 800f78e:	4a41      	ldr	r2, [pc, #260]	; (800f894 <LmHandlerSend+0x1a8>)
 800f790:	7afb      	ldrb	r3, [r7, #11]
 800f792:	7093      	strb	r3, [r2, #2]
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	781b      	ldrb	r3, [r3, #0]
 800f798:	773b      	strb	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	785b      	ldrb	r3, [r3, #1]
 800f79e:	b29b      	uxth	r3, r3
 800f7a0:	84bb      	strh	r3, [r7, #36]	; 0x24
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	685b      	ldr	r3, [r3, #4]
 800f7a6:	623b      	str	r3, [r7, #32]
        if( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG )
 800f7a8:	7afb      	ldrb	r3, [r7, #11]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d102      	bne.n	800f7b4 <LmHandlerSend+0xc8>
        {
            mcpsReq.Type = MCPS_UNCONFIRMED;
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	763b      	strb	r3, [r7, #24]
 800f7b2:	e004      	b.n	800f7be <LmHandlerSend+0xd2>
        }
        else
        {
            mcpsReq.Type = MCPS_CONFIRMED;
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	763b      	strb	r3, [r7, #24]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 800f7b8:	2308      	movs	r3, #8
 800f7ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    TxParams.AppData = *appData;
 800f7be:	4b35      	ldr	r3, [pc, #212]	; (800f894 <LmHandlerSend+0x1a8>)
 800f7c0:	68fa      	ldr	r2, [r7, #12]
 800f7c2:	330c      	adds	r3, #12
 800f7c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f7c8:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800f7cc:	4b30      	ldr	r3, [pc, #192]	; (800f890 <LmHandlerSend+0x1a4>)
 800f7ce:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800f7d2:	4b30      	ldr	r3, [pc, #192]	; (800f894 <LmHandlerSend+0x1a8>)
 800f7d4:	711a      	strb	r2, [r3, #4]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800f7d6:	7aba      	ldrb	r2, [r7, #10]
 800f7d8:	f107 0318 	add.w	r3, r7, #24
 800f7dc:	4611      	mov	r1, r2
 800f7de:	4618      	mov	r0, r3
 800f7e0:	f005 fe6a 	bl	80154b8 <LoRaMacMcpsRequest>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if (nextTxIn != NULL)
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d002      	beq.n	800f7f6 <LmHandlerSend+0x10a>
    {
        *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800f7f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	601a      	str	r2, [r3, #0]
    }

    switch (status)
 800f7f6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800f7fa:	2b11      	cmp	r3, #17
 800f7fc:	d83a      	bhi.n	800f874 <LmHandlerSend+0x188>
 800f7fe:	a201      	add	r2, pc, #4	; (adr r2, 800f804 <LmHandlerSend+0x118>)
 800f800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f804:	0800f84d 	.word	0x0800f84d
 800f808:	0800f855 	.word	0x0800f855
 800f80c:	0800f875 	.word	0x0800f875
 800f810:	0800f875 	.word	0x0800f875
 800f814:	0800f875 	.word	0x0800f875
 800f818:	0800f875 	.word	0x0800f875
 800f81c:	0800f875 	.word	0x0800f875
 800f820:	0800f85d 	.word	0x0800f85d
 800f824:	0800f875 	.word	0x0800f875
 800f828:	0800f875 	.word	0x0800f875
 800f82c:	0800f875 	.word	0x0800f875
 800f830:	0800f86d 	.word	0x0800f86d
 800f834:	0800f875 	.word	0x0800f875
 800f838:	0800f875 	.word	0x0800f875
 800f83c:	0800f855 	.word	0x0800f855
 800f840:	0800f855 	.word	0x0800f855
 800f844:	0800f855 	.word	0x0800f855
 800f848:	0800f865 	.word	0x0800f865
    {
        case LORAMAC_STATUS_OK:
            lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800f84c:	2300      	movs	r3, #0
 800f84e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f852:	e013      	b.n	800f87c <LmHandlerSend+0x190>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800f854:	23fe      	movs	r3, #254	; 0xfe
 800f856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f85a:	e00f      	b.n	800f87c <LmHandlerSend+0x190>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800f85c:	23fd      	movs	r3, #253	; 0xfd
 800f85e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f862:	e00b      	b.n	800f87c <LmHandlerSend+0x190>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800f864:	23fb      	movs	r3, #251	; 0xfb
 800f866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f86a:	e007      	b.n	800f87c <LmHandlerSend+0x190>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800f86c:	23fa      	movs	r3, #250	; 0xfa
 800f86e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f872:	e003      	b.n	800f87c <LmHandlerSend+0x190>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800f874:	23ff      	movs	r3, #255	; 0xff
 800f876:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f87a:	bf00      	nop
    }

    return lmhStatus;
 800f87c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800f880:	4618      	mov	r0, r3
 800f882:	3730      	adds	r7, #48	; 0x30
 800f884:	46bd      	mov	sp, r7
 800f886:	bd80      	pop	{r7, pc}
 800f888:	200000b4 	.word	0x200000b4
 800f88c:	20003268 	.word	0x20003268
 800f890:	2000327c 	.word	0x2000327c
 800f894:	200032b4 	.word	0x200032b4

0800f898 <LmHandlerLinkCheckReq>:

LmHandlerErrorStatus_t LmHandlerLinkCheckReq( void )
{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b086      	sub	sp, #24
 800f89c:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_LINK_CHECK;
 800f89e:	2304      	movs	r3, #4
 800f8a0:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800f8a2:	463b      	mov	r3, r7
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f005 fcc7 	bl	8015238 <LoRaMacMlmeRequest>
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	75fb      	strb	r3, [r7, #23]

    if( status == LORAMAC_STATUS_OK )
 800f8ae:	7dfb      	ldrb	r3, [r7, #23]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d101      	bne.n	800f8b8 <LmHandlerLinkCheckReq+0x20>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	e001      	b.n	800f8bc <LmHandlerLinkCheckReq+0x24>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800f8b8:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800f8bc:	4618      	mov	r0, r3
 800f8be:	3718      	adds	r7, #24
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	bd80      	pop	{r7, pc}

0800f8c4 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b086      	sub	sp, #24
 800f8c8:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800f8ca:	230a      	movs	r3, #10
 800f8cc:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800f8ce:	463b      	mov	r3, r7
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	f005 fcb1 	bl	8015238 <LoRaMacMlmeRequest>
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	75fb      	strb	r3, [r7, #23]

    if( status == LORAMAC_STATUS_OK )
 800f8da:	7dfb      	ldrb	r3, [r7, #23]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d101      	bne.n	800f8e4 <LmHandlerDeviceTimeReq+0x20>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	e001      	b.n	800f8e8 <LmHandlerDeviceTimeReq+0x24>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800f8e4:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3718      	adds	r7, #24
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <LmHandlerRequestClass>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b08c      	sub	sp, #48	; 0x30
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	4603      	mov	r3, r0
 800f8f8:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800f8fa:	2300      	movs	r3, #0
 800f8fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if (LoRaMacIsBusy() == true)
 800f900:	f002 f9cc 	bl	8011c9c <LoRaMacIsBusy>
 800f904:	4603      	mov	r3, r0
 800f906:	2b00      	cmp	r3, #0
 800f908:	d002      	beq.n	800f910 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800f90a:	f06f 0301 	mvn.w	r3, #1
 800f90e:	e079      	b.n	800fa04 <LmHandlerRequestClass+0x114>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800f910:	f7ff fed0 	bl	800f6b4 <LmHandlerJoinStatus>
 800f914:	4603      	mov	r3, r0
 800f916:	2b01      	cmp	r3, #1
 800f918:	d002      	beq.n	800f920 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800f91a:	f06f 0302 	mvn.w	r3, #2
 800f91e:	e071      	b.n	800fa04 <LmHandlerRequestClass+0x114>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800f920:	2300      	movs	r3, #0
 800f922:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800f924:	f107 0308 	add.w	r3, r7, #8
 800f928:	4618      	mov	r0, r3
 800f92a:	f004 ffe9 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 800f92e:	4603      	mov	r3, r0
 800f930:	2b00      	cmp	r3, #0
 800f932:	d002      	beq.n	800f93a <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800f934:	f04f 33ff 	mov.w	r3, #4294967295
 800f938:	e064      	b.n	800fa04 <LmHandlerRequestClass+0x114>
    }
    currentClass = mibReq.Param.Class;
 800f93a:	7b3b      	ldrb	r3, [r7, #12]
 800f93c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800f940:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800f944:	79fb      	ldrb	r3, [r7, #7]
 800f946:	429a      	cmp	r2, r3
 800f948:	d05a      	beq.n	800fa00 <LmHandlerRequestClass+0x110>
    {
        switch( newClass )
 800f94a:	79fb      	ldrb	r3, [r7, #7]
 800f94c:	2b02      	cmp	r3, #2
 800f94e:	d02c      	beq.n	800f9aa <LmHandlerRequestClass+0xba>
 800f950:	2b02      	cmp	r3, #2
 800f952:	dc50      	bgt.n	800f9f6 <LmHandlerRequestClass+0x106>
 800f954:	2b00      	cmp	r3, #0
 800f956:	d002      	beq.n	800f95e <LmHandlerRequestClass+0x6e>
 800f958:	2b01      	cmp	r3, #1
 800f95a:	d022      	beq.n	800f9a2 <LmHandlerRequestClass+0xb2>
                    }
                }
            }
            break;
        default:
            break;
 800f95c:	e04b      	b.n	800f9f6 <LmHandlerRequestClass+0x106>
                if( currentClass != CLASS_A )
 800f95e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800f962:	2b00      	cmp	r3, #0
 800f964:	d049      	beq.n	800f9fa <LmHandlerRequestClass+0x10a>
                    mibReq.Param.Class = newClass;
 800f966:	79fb      	ldrb	r3, [r7, #7]
 800f968:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800f96a:	f107 0308 	add.w	r3, r7, #8
 800f96e:	4618      	mov	r0, r3
 800f970:	f005 f924 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 800f974:	4603      	mov	r3, r0
 800f976:	2b00      	cmp	r3, #0
 800f978:	d10f      	bne.n	800f99a <LmHandlerRequestClass+0xaa>
                        DisplayClassUpdate(newClass);
 800f97a:	79fb      	ldrb	r3, [r7, #7]
 800f97c:	4618      	mov	r0, r3
 800f97e:	f000 ff3b 	bl	80107f8 <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800f982:	4b22      	ldr	r3, [pc, #136]	; (800fa0c <LmHandlerRequestClass+0x11c>)
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d036      	beq.n	800f9fa <LmHandlerRequestClass+0x10a>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800f98c:	4b1f      	ldr	r3, [pc, #124]	; (800fa0c <LmHandlerRequestClass+0x11c>)
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f992:	79fa      	ldrb	r2, [r7, #7]
 800f994:	4610      	mov	r0, r2
 800f996:	4798      	blx	r3
            break;
 800f998:	e02f      	b.n	800f9fa <LmHandlerRequestClass+0x10a>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800f99a:	23ff      	movs	r3, #255	; 0xff
 800f99c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f9a0:	e02b      	b.n	800f9fa <LmHandlerRequestClass+0x10a>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800f9a2:	23ff      	movs	r3, #255	; 0xff
 800f9a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f9a8:	e02a      	b.n	800fa00 <LmHandlerRequestClass+0x110>
                if( currentClass != CLASS_A )
 800f9aa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d003      	beq.n	800f9ba <LmHandlerRequestClass+0xca>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800f9b2:	23ff      	movs	r3, #255	; 0xff
 800f9b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f9b8:	e021      	b.n	800f9fe <LmHandlerRequestClass+0x10e>
                    mibReq.Param.Class = newClass;
 800f9ba:	79fb      	ldrb	r3, [r7, #7]
 800f9bc:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800f9be:	f107 0308 	add.w	r3, r7, #8
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f005 f8fa 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d10f      	bne.n	800f9ee <LmHandlerRequestClass+0xfe>
                        DisplayClassUpdate(newClass);
 800f9ce:	79fb      	ldrb	r3, [r7, #7]
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	f000 ff11 	bl	80107f8 <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800f9d6:	4b0d      	ldr	r3, [pc, #52]	; (800fa0c <LmHandlerRequestClass+0x11c>)
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d00e      	beq.n	800f9fe <LmHandlerRequestClass+0x10e>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800f9e0:	4b0a      	ldr	r3, [pc, #40]	; (800fa0c <LmHandlerRequestClass+0x11c>)
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f9e6:	79fa      	ldrb	r2, [r7, #7]
 800f9e8:	4610      	mov	r0, r2
 800f9ea:	4798      	blx	r3
            break;
 800f9ec:	e007      	b.n	800f9fe <LmHandlerRequestClass+0x10e>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800f9ee:	23ff      	movs	r3, #255	; 0xff
 800f9f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800f9f4:	e003      	b.n	800f9fe <LmHandlerRequestClass+0x10e>
            break;
 800f9f6:	bf00      	nop
 800f9f8:	e002      	b.n	800fa00 <LmHandlerRequestClass+0x110>
            break;
 800f9fa:	bf00      	nop
 800f9fc:	e000      	b.n	800fa00 <LmHandlerRequestClass+0x110>
            break;
 800f9fe:	bf00      	nop
        }
    }
    return errorStatus;
 800fa00:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800fa04:	4618      	mov	r0, r3
 800fa06:	3730      	adds	r7, #48	; 0x30
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	bd80      	pop	{r7, pc}
 800fa0c:	2000328c 	.word	0x2000328c

0800fa10 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b08c      	sub	sp, #48	; 0x30
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d102      	bne.n	800fa24 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800fa1e:	f04f 33ff 	mov.w	r3, #4294967295
 800fa22:	e010      	b.n	800fa46 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800fa24:	2300      	movs	r3, #0
 800fa26:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800fa28:	f107 030c 	add.w	r3, r7, #12
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f004 ff67 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 800fa32:	4603      	mov	r3, r0
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d002      	beq.n	800fa3e <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800fa38:	f04f 33ff 	mov.w	r3, #4294967295
 800fa3c:	e003      	b.n	800fa46 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800fa3e:	7c3a      	ldrb	r2, [r7, #16]
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800fa44:	2300      	movs	r3, #0
}
 800fa46:	4618      	mov	r0, r3
 800fa48:	3730      	adds	r7, #48	; 0x30
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	bd80      	pop	{r7, pc}
	...

0800fa50 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b08c      	sub	sp, #48	; 0x30
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d102      	bne.n	800fa64 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800fa5e:	f04f 33ff 	mov.w	r3, #4294967295
 800fa62:	e016      	b.n	800fa92 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800fa64:	231f      	movs	r3, #31
 800fa66:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800fa68:	f107 030c 	add.w	r3, r7, #12
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	f004 ff47 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 800fa72:	4603      	mov	r3, r0
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d002      	beq.n	800fa7e <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800fa78:	f04f 33ff 	mov.w	r3, #4294967295
 800fa7c:	e009      	b.n	800fa92 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800fa7e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	f993 2000 	ldrsb.w	r2, [r3]
 800fa8c:	4b03      	ldr	r3, [pc, #12]	; (800fa9c <LmHandlerGetTxDatarate+0x4c>)
 800fa8e:	70da      	strb	r2, [r3, #3]
    return LORAMAC_HANDLER_SUCCESS;
 800fa90:	2300      	movs	r3, #0
}
 800fa92:	4618      	mov	r0, r3
 800fa94:	3730      	adds	r7, #48	; 0x30
 800fa96:	46bd      	mov	sp, r7
 800fa98:	bd80      	pop	{r7, pc}
 800fa9a:	bf00      	nop
 800fa9c:	2000327c 	.word	0x2000327c

0800faa0 <LmHandlerGetActiveRegion>:

LmHandlerErrorStatus_t LmHandlerGetActiveRegion( LoRaMacRegion_t *region )
{
 800faa0:	b480      	push	{r7}
 800faa2:	b083      	sub	sp, #12
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
    if (region == NULL)
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d102      	bne.n	800fab4 <LmHandlerGetActiveRegion+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800faae:	f04f 33ff 	mov.w	r3, #4294967295
 800fab2:	e004      	b.n	800fabe <LmHandlerGetActiveRegion+0x1e>
    }

    *region = LmHandlerParams.ActiveRegion;
 800fab4:	4b04      	ldr	r3, [pc, #16]	; (800fac8 <LmHandlerGetActiveRegion+0x28>)
 800fab6:	781a      	ldrb	r2, [r3, #0]
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800fabc:	2300      	movs	r3, #0
}
 800fabe:	4618      	mov	r0, r3
 800fac0:	370c      	adds	r7, #12
 800fac2:	46bd      	mov	sp, r7
 800fac4:	bc80      	pop	{r7}
 800fac6:	4770      	bx	lr
 800fac8:	2000327c 	.word	0x2000327c

0800facc <LmHandlerSetSystemMaxRxError>:

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800facc:	b580      	push	{r7, lr}
 800face:	b08c      	sub	sp, #48	; 0x30
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800fad4:	2322      	movs	r3, #34	; 0x22
 800fad6:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800fadc:	f107 030c 	add.w	r3, r7, #12
 800fae0:	4618      	mov	r0, r3
 800fae2:	f005 f86b 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 800fae6:	4603      	mov	r3, r0
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d002      	beq.n	800faf2 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800faec:	f04f 33ff 	mov.w	r3, #4294967295
 800faf0:	e000      	b.n	800faf4 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800faf2:	2300      	movs	r3, #0
}
 800faf4:	4618      	mov	r0, r3
 800faf6:	3730      	adds	r7, #48	; 0x30
 800faf8:	46bd      	mov	sp, r7
 800fafa:	bd80      	pop	{r7, pc}

0800fafc <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b082      	sub	sp, #8
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800fb04:	4b15      	ldr	r3, [pc, #84]	; (800fb5c <McpsConfirm+0x60>)
 800fb06:	2201      	movs	r2, #1
 800fb08:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	785a      	ldrb	r2, [r3, #1]
 800fb0e:	4b13      	ldr	r3, [pc, #76]	; (800fb5c <McpsConfirm+0x60>)
 800fb10:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	789b      	ldrb	r3, [r3, #2]
 800fb16:	b25a      	sxtb	r2, r3
 800fb18:	4b10      	ldr	r3, [pc, #64]	; (800fb5c <McpsConfirm+0x60>)
 800fb1a:	711a      	strb	r2, [r3, #4]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	68db      	ldr	r3, [r3, #12]
 800fb20:	4a0e      	ldr	r2, [pc, #56]	; (800fb5c <McpsConfirm+0x60>)
 800fb22:	6093      	str	r3, [r2, #8]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800fb2a:	4b0c      	ldr	r3, [pc, #48]	; (800fb5c <McpsConfirm+0x60>)
 800fb2c:	751a      	strb	r2, [r3, #20]
    TxParams.Channel = mcpsConfirm->Channel;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	691b      	ldr	r3, [r3, #16]
 800fb32:	b2da      	uxtb	r2, r3
 800fb34:	4b09      	ldr	r3, [pc, #36]	; (800fb5c <McpsConfirm+0x60>)
 800fb36:	755a      	strb	r2, [r3, #21]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	791b      	ldrb	r3, [r3, #4]
 800fb3c:	461a      	mov	r2, r3
 800fb3e:	4b07      	ldr	r3, [pc, #28]	; (800fb5c <McpsConfirm+0x60>)
 800fb40:	70da      	strb	r2, [r3, #3]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800fb42:	4b07      	ldr	r3, [pc, #28]	; (800fb60 <McpsConfirm+0x64>)
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	6a1b      	ldr	r3, [r3, #32]
 800fb48:	4804      	ldr	r0, [pc, #16]	; (800fb5c <McpsConfirm+0x60>)
 800fb4a:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800fb4c:	6879      	ldr	r1, [r7, #4]
 800fb4e:	2000      	movs	r0, #0
 800fb50:	f000 f99a 	bl	800fe88 <LmHandlerPackagesNotify>
}
 800fb54:	bf00      	nop
 800fb56:	3708      	adds	r7, #8
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}
 800fb5c:	200032b4 	.word	0x200032b4
 800fb60:	2000328c 	.word	0x2000328c

0800fb64 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *RxStatus )
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b088      	sub	sp, #32
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
 800fb6c:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800fb6e:	2300      	movs	r3, #0
 800fb70:	75fb      	strb	r3, [r7, #23]
    RxParams.IsMcpsIndication = 1;
 800fb72:	4b32      	ldr	r3, [pc, #200]	; (800fc3c <McpsIndication+0xd8>)
 800fb74:	2201      	movs	r2, #1
 800fb76:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	785a      	ldrb	r2, [r3, #1]
 800fb7c:	4b2f      	ldr	r3, [pc, #188]	; (800fc3c <McpsIndication+0xd8>)
 800fb7e:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800fb80:	4b2e      	ldr	r3, [pc, #184]	; (800fc3c <McpsIndication+0xd8>)
 800fb82:	785b      	ldrb	r3, [r3, #1]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d154      	bne.n	800fc32 <McpsIndication+0xce>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	791b      	ldrb	r3, [r3, #4]
 800fb8c:	b25a      	sxtb	r2, r3
 800fb8e:	4b2b      	ldr	r3, [pc, #172]	; (800fc3c <McpsIndication+0xd8>)
 800fb90:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = RxStatus->Rssi;
 800fb92:	683b      	ldr	r3, [r7, #0]
 800fb94:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fb98:	b25a      	sxtb	r2, r3
 800fb9a:	4b28      	ldr	r3, [pc, #160]	; (800fc3c <McpsIndication+0xd8>)
 800fb9c:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800fba4:	4b25      	ldr	r3, [pc, #148]	; (800fc3c <McpsIndication+0xd8>)
 800fba6:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800fba8:	683b      	ldr	r3, [r7, #0]
 800fbaa:	78db      	ldrb	r3, [r3, #3]
 800fbac:	b25a      	sxtb	r2, r3
 800fbae:	4b23      	ldr	r3, [pc, #140]	; (800fc3c <McpsIndication+0xd8>)
 800fbb0:	731a      	strb	r2, [r3, #12]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	691b      	ldr	r3, [r3, #16]
 800fbb6:	4a21      	ldr	r2, [pc, #132]	; (800fc3c <McpsIndication+0xd8>)
 800fbb8:	6093      	str	r3, [r2, #8]

    appData.Port = mcpsIndication->Port;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	78db      	ldrb	r3, [r3, #3]
 800fbbe:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	7b1b      	ldrb	r3, [r3, #12]
 800fbc4:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	689b      	ldr	r3, [r3, #8]
 800fbca:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks->OnRxData(&appData, &RxParams);
 800fbcc:	4b1c      	ldr	r3, [pc, #112]	; (800fc40 <McpsIndication+0xdc>)
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbd2:	f107 0218 	add.w	r2, r7, #24
 800fbd6:	4919      	ldr	r1, [pc, #100]	; (800fc3c <McpsIndication+0xd8>)
 800fbd8:	4610      	mov	r0, r2
 800fbda:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800fbdc:	4b18      	ldr	r3, [pc, #96]	; (800fc40 <McpsIndication+0xdc>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d007      	beq.n	800fbf6 <McpsIndication+0x92>
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	7e1b      	ldrb	r3, [r3, #24]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d003      	beq.n	800fbf6 <McpsIndication+0x92>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800fbee:	4b14      	ldr	r3, [pc, #80]	; (800fc40 <McpsIndication+0xdc>)
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbf4:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800fbf6:	6879      	ldr	r1, [r7, #4]
 800fbf8:	2001      	movs	r0, #1
 800fbfa:	f000 f945 	bl	800fe88 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass(&deviceClass);
 800fbfe:	f107 0317 	add.w	r3, r7, #23
 800fc02:	4618      	mov	r0, r3
 800fc04:	f7ff ff04 	bl	800fa10 <LmHandlerGetCurrentClass>
    if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	795b      	ldrb	r3, [r3, #5]
 800fc0c:	2b01      	cmp	r3, #1
 800fc0e:	d111      	bne.n	800fc34 <McpsIndication+0xd0>
 800fc10:	7dfb      	ldrb	r3, [r7, #23]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d10e      	bne.n	800fc34 <McpsIndication+0xd0>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.

        // Send an empty message
        LmHandlerAppData_t appData =
 800fc16:	2300      	movs	r3, #0
 800fc18:	733b      	strb	r3, [r7, #12]
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	737b      	strb	r3, [r7, #13]
 800fc1e:	2300      	movs	r3, #0
 800fc20:	613b      	str	r3, [r7, #16]
        {
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800fc22:	f107 000c 	add.w	r0, r7, #12
 800fc26:	2301      	movs	r3, #1
 800fc28:	2200      	movs	r2, #0
 800fc2a:	2100      	movs	r1, #0
 800fc2c:	f7ff fd5e 	bl	800f6ec <LmHandlerSend>
 800fc30:	e000      	b.n	800fc34 <McpsIndication+0xd0>
        return;
 800fc32:	bf00      	nop
    }
}
 800fc34:	3720      	adds	r7, #32
 800fc36:	46bd      	mov	sp, r7
 800fc38:	bd80      	pop	{r7, pc}
 800fc3a:	bf00      	nop
 800fc3c:	200000b8 	.word	0x200000b8
 800fc40:	2000328c 	.word	0x2000328c

0800fc44 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b08c      	sub	sp, #48	; 0x30
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800fc4c:	4b28      	ldr	r3, [pc, #160]	; (800fcf0 <MlmeConfirm+0xac>)
 800fc4e:	2200      	movs	r2, #0
 800fc50:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	785a      	ldrb	r2, [r3, #1]
 800fc56:	4b26      	ldr	r3, [pc, #152]	; (800fcf0 <MlmeConfirm+0xac>)
 800fc58:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800fc5a:	4b26      	ldr	r3, [pc, #152]	; (800fcf4 <MlmeConfirm+0xb0>)
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	6a1b      	ldr	r3, [r3, #32]
 800fc60:	4823      	ldr	r0, [pc, #140]	; (800fcf0 <MlmeConfirm+0xac>)
 800fc62:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800fc64:	6879      	ldr	r1, [r7, #4]
 800fc66:	2002      	movs	r0, #2
 800fc68:	f000 f90e 	bl	800fe88 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	781b      	ldrb	r3, [r3, #0]
 800fc70:	2b0a      	cmp	r3, #10
 800fc72:	d035      	beq.n	800fce0 <MlmeConfirm+0x9c>
 800fc74:	2b0a      	cmp	r3, #10
 800fc76:	dc35      	bgt.n	800fce4 <MlmeConfirm+0xa0>
 800fc78:	2b01      	cmp	r3, #1
 800fc7a:	d002      	beq.n	800fc82 <MlmeConfirm+0x3e>
 800fc7c:	2b04      	cmp	r3, #4
 800fc7e:	d023      	beq.n	800fcc8 <MlmeConfirm+0x84>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800fc80:	e030      	b.n	800fce4 <MlmeConfirm+0xa0>
            mibReq.Type = MIB_DEV_ADDR;
 800fc82:	2306      	movs	r3, #6
 800fc84:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800fc86:	f107 030c 	add.w	r3, r7, #12
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	f004 fe38 	bl	8014900 <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800fc90:	693b      	ldr	r3, [r7, #16]
 800fc92:	4a19      	ldr	r2, [pc, #100]	; (800fcf8 <MlmeConfirm+0xb4>)
 800fc94:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800fc96:	4819      	ldr	r0, [pc, #100]	; (800fcfc <MlmeConfirm+0xb8>)
 800fc98:	f7ff feda 	bl	800fa50 <LmHandlerGetTxDatarate>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	785b      	ldrb	r3, [r3, #1]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d108      	bne.n	800fcb6 <MlmeConfirm+0x72>
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800fca4:	4b15      	ldr	r3, [pc, #84]	; (800fcfc <MlmeConfirm+0xb8>)
 800fca6:	2200      	movs	r2, #0
 800fca8:	705a      	strb	r2, [r3, #1]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800fcaa:	4b15      	ldr	r3, [pc, #84]	; (800fd00 <MlmeConfirm+0xbc>)
 800fcac:	785b      	ldrb	r3, [r3, #1]
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f7ff fe1e 	bl	800f8f0 <LmHandlerRequestClass>
 800fcb4:	e002      	b.n	800fcbc <MlmeConfirm+0x78>
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800fcb6:	4b11      	ldr	r3, [pc, #68]	; (800fcfc <MlmeConfirm+0xb8>)
 800fcb8:	22ff      	movs	r2, #255	; 0xff
 800fcba:	705a      	strb	r2, [r3, #1]
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800fcbc:	4b0d      	ldr	r3, [pc, #52]	; (800fcf4 <MlmeConfirm+0xb0>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	69db      	ldr	r3, [r3, #28]
 800fcc2:	480e      	ldr	r0, [pc, #56]	; (800fcfc <MlmeConfirm+0xb8>)
 800fcc4:	4798      	blx	r3
        break;
 800fcc6:	e00e      	b.n	800fce6 <MlmeConfirm+0xa2>
            RxParams.LinkCheck = true;
 800fcc8:	4b0e      	ldr	r3, [pc, #56]	; (800fd04 <MlmeConfirm+0xc0>)
 800fcca:	2201      	movs	r2, #1
 800fccc:	735a      	strb	r2, [r3, #13]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	7a1a      	ldrb	r2, [r3, #8]
 800fcd2:	4b0c      	ldr	r3, [pc, #48]	; (800fd04 <MlmeConfirm+0xc0>)
 800fcd4:	739a      	strb	r2, [r3, #14]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	7a5a      	ldrb	r2, [r3, #9]
 800fcda:	4b0a      	ldr	r3, [pc, #40]	; (800fd04 <MlmeConfirm+0xc0>)
 800fcdc:	73da      	strb	r2, [r3, #15]
        break;
 800fcde:	e002      	b.n	800fce6 <MlmeConfirm+0xa2>
        break;
 800fce0:	bf00      	nop
 800fce2:	e000      	b.n	800fce6 <MlmeConfirm+0xa2>
        break;
 800fce4:	bf00      	nop
    }
}
 800fce6:	bf00      	nop
 800fce8:	3730      	adds	r7, #48	; 0x30
 800fcea:	46bd      	mov	sp, r7
 800fcec:	bd80      	pop	{r7, pc}
 800fcee:	bf00      	nop
 800fcf0:	200032b4 	.word	0x200032b4
 800fcf4:	2000328c 	.word	0x2000328c
 800fcf8:	20000090 	.word	0x20000090
 800fcfc:	200000b4 	.word	0x200000b4
 800fd00:	2000327c 	.word	0x2000327c
 800fd04:	200000b8 	.word	0x200000b8

0800fd08 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *RxStatus )
{
 800fd08:	b580      	push	{r7, lr}
 800fd0a:	b084      	sub	sp, #16
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
 800fd10:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800fd12:	4b22      	ldr	r3, [pc, #136]	; (800fd9c <MlmeIndication+0x94>)
 800fd14:	2200      	movs	r2, #0
 800fd16:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	785a      	ldrb	r2, [r3, #1]
 800fd1c:	4b1f      	ldr	r3, [pc, #124]	; (800fd9c <MlmeIndication+0x94>)
 800fd1e:	705a      	strb	r2, [r3, #1]
    RxParams.Rssi = RxStatus->Rssi;
 800fd20:	683b      	ldr	r3, [r7, #0]
 800fd22:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fd26:	b25a      	sxtb	r2, r3
 800fd28:	4b1c      	ldr	r3, [pc, #112]	; (800fd9c <MlmeIndication+0x94>)
 800fd2a:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800fd2c:	683b      	ldr	r3, [r7, #0]
 800fd2e:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800fd32:	4b1a      	ldr	r3, [pc, #104]	; (800fd9c <MlmeIndication+0x94>)
 800fd34:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800fd36:	683b      	ldr	r3, [r7, #0]
 800fd38:	78db      	ldrb	r3, [r3, #3]
 800fd3a:	b25a      	sxtb	r2, r3
 800fd3c:	4b17      	ldr	r3, [pc, #92]	; (800fd9c <MlmeIndication+0x94>)
 800fd3e:	731a      	strb	r2, [r3, #12]
    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_BEACON_LOCKED )
 800fd40:	4b16      	ldr	r3, [pc, #88]	; (800fd9c <MlmeIndication+0x94>)
 800fd42:	785b      	ldrb	r3, [r3, #1]
 800fd44:	2b0e      	cmp	r3, #14
 800fd46:	d005      	beq.n	800fd54 <MlmeIndication+0x4c>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800fd48:	4b15      	ldr	r3, [pc, #84]	; (800fda0 <MlmeIndication+0x98>)
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd4e:	4913      	ldr	r1, [pc, #76]	; (800fd9c <MlmeIndication+0x94>)
 800fd50:	2000      	movs	r0, #0
 800fd52:	4798      	blx	r3
    }

    switch( mlmeIndication->MlmeIndication )
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	781b      	ldrb	r3, [r3, #0]
 800fd58:	2b07      	cmp	r3, #7
 800fd5a:	d117      	bne.n	800fd8c <MlmeIndication+0x84>
    {
    case MLME_SCHEDULE_UPLINK:
        {// The MAC signals that we shall provide an uplink as soon as possible
            // Send an empty message
            LmHandlerAppData_t appData =
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	723b      	strb	r3, [r7, #8]
 800fd60:	2300      	movs	r3, #0
 800fd62:	727b      	strb	r3, [r7, #9]
 800fd64:	2300      	movs	r3, #0
 800fd66:	60fb      	str	r3, [r7, #12]
                .Buffer = NULL,
                .BufferSize = 0,
                .Port = 0
            };

            if( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == false )
 800fd68:	4b0e      	ldr	r3, [pc, #56]	; (800fda4 <MlmeIndication+0x9c>)
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	68db      	ldr	r3, [r3, #12]
 800fd6e:	4798      	blx	r3
 800fd70:	4603      	mov	r3, r0
 800fd72:	f083 0301 	eor.w	r3, r3, #1
 800fd76:	b2db      	uxtb	r3, r3
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d009      	beq.n	800fd90 <MlmeIndication+0x88>
            {
                LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true );
 800fd7c:	f107 0008 	add.w	r0, r7, #8
 800fd80:	2301      	movs	r3, #1
 800fd82:	2200      	movs	r2, #0
 800fd84:	2100      	movs	r1, #0
 800fd86:	f7ff fcb1 	bl	800f6ec <LmHandlerSend>
            }
        }
        break;
 800fd8a:	e001      	b.n	800fd90 <MlmeIndication+0x88>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800fd8c:	bf00      	nop
 800fd8e:	e000      	b.n	800fd92 <MlmeIndication+0x8a>
        break;
 800fd90:	bf00      	nop
    }
}
 800fd92:	bf00      	nop
 800fd94:	3710      	adds	r7, #16
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}
 800fd9a:	bf00      	nop
 800fd9c:	200000b8 	.word	0x200000b8
 800fda0:	2000328c 	.word	0x2000328c
 800fda4:	20003268 	.word	0x20003268

0800fda8 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b084      	sub	sp, #16
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	4603      	mov	r3, r0
 800fdb0:	6039      	str	r1, [r7, #0]
 800fdb2:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	60fb      	str	r3, [r7, #12]
    switch( id )
 800fdb8:	79fb      	ldrb	r3, [r7, #7]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d103      	bne.n	800fdc6 <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800fdbe:	f000 fd4b 	bl	8010858 <LmhpCompliancePackageFactory>
 800fdc2:	60f8      	str	r0, [r7, #12]
            break;
 800fdc4:	e000      	b.n	800fdc8 <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800fdc6:	bf00      	nop
        }
    }
    if( package != NULL )
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d02b      	beq.n	800fe26 <LmHandlerPackageRegister+0x7e>
    {
        LmHandlerPackages[id] = package;
 800fdce:	79fb      	ldrb	r3, [r7, #7]
 800fdd0:	4918      	ldr	r1, [pc, #96]	; (800fe34 <LmHandlerPackageRegister+0x8c>)
 800fdd2:	68fa      	ldr	r2, [r7, #12]
 800fdd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800fdd8:	79fb      	ldrb	r3, [r7, #7]
 800fdda:	4a16      	ldr	r2, [pc, #88]	; (800fe34 <LmHandlerPackageRegister+0x8c>)
 800fddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fde0:	4a15      	ldr	r2, [pc, #84]	; (800fe38 <LmHandlerPackageRegister+0x90>)
 800fde2:	625a      	str	r2, [r3, #36]	; 0x24
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800fde4:	79fb      	ldrb	r3, [r7, #7]
 800fde6:	4a13      	ldr	r2, [pc, #76]	; (800fe34 <LmHandlerPackageRegister+0x8c>)
 800fde8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fdec:	4a13      	ldr	r2, [pc, #76]	; (800fe3c <LmHandlerPackageRegister+0x94>)
 800fdee:	629a      	str	r2, [r3, #40]	; 0x28
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800fdf0:	79fb      	ldrb	r3, [r7, #7]
 800fdf2:	4a10      	ldr	r2, [pc, #64]	; (800fe34 <LmHandlerPackageRegister+0x8c>)
 800fdf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fdf8:	4a11      	ldr	r2, [pc, #68]	; (800fe40 <LmHandlerPackageRegister+0x98>)
 800fdfa:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800fdfc:	4b11      	ldr	r3, [pc, #68]	; (800fe44 <LmHandlerPackageRegister+0x9c>)
 800fdfe:	681a      	ldr	r2, [r3, #0]
 800fe00:	79fb      	ldrb	r3, [r7, #7]
 800fe02:	490c      	ldr	r1, [pc, #48]	; (800fe34 <LmHandlerPackageRegister+0x8c>)
 800fe04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800fe08:	6912      	ldr	r2, [r2, #16]
 800fe0a:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800fe0c:	79fb      	ldrb	r3, [r7, #7]
 800fe0e:	4a09      	ldr	r2, [pc, #36]	; (800fe34 <LmHandlerPackageRegister+0x8c>)
 800fe10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe14:	685b      	ldr	r3, [r3, #4]
 800fe16:	4a0c      	ldr	r2, [pc, #48]	; (800fe48 <LmHandlerPackageRegister+0xa0>)
 800fe18:	6851      	ldr	r1, [r2, #4]
 800fe1a:	4a0b      	ldr	r2, [pc, #44]	; (800fe48 <LmHandlerPackageRegister+0xa0>)
 800fe1c:	7852      	ldrb	r2, [r2, #1]
 800fe1e:	6838      	ldr	r0, [r7, #0]
 800fe20:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800fe22:	2300      	movs	r3, #0
 800fe24:	e001      	b.n	800fe2a <LmHandlerPackageRegister+0x82>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800fe26:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800fe2a:	4618      	mov	r0, r3
 800fe2c:	3710      	adds	r7, #16
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	bd80      	pop	{r7, pc}
 800fe32:	bf00      	nop
 800fe34:	20003268 	.word	0x20003268
 800fe38:	0800f601 	.word	0x0800f601
 800fe3c:	0800f6ed 	.word	0x0800f6ed
 800fe40:	0800f8c5 	.word	0x0800f8c5
 800fe44:	2000328c 	.word	0x2000328c
 800fe48:	200000c8 	.word	0x200000c8

0800fe4c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	4603      	mov	r3, r0
 800fe54:	71fb      	strb	r3, [r7, #7]
    if (( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ))
 800fe56:	79fb      	ldrb	r3, [r7, #7]
 800fe58:	2b04      	cmp	r3, #4
 800fe5a:	d80e      	bhi.n	800fe7a <LmHandlerPackageIsInitialized+0x2e>
 800fe5c:	79fb      	ldrb	r3, [r7, #7]
 800fe5e:	4a09      	ldr	r2, [pc, #36]	; (800fe84 <LmHandlerPackageIsInitialized+0x38>)
 800fe60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe64:	689b      	ldr	r3, [r3, #8]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d007      	beq.n	800fe7a <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800fe6a:	79fb      	ldrb	r3, [r7, #7]
 800fe6c:	4a05      	ldr	r2, [pc, #20]	; (800fe84 <LmHandlerPackageIsInitialized+0x38>)
 800fe6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe72:	689b      	ldr	r3, [r3, #8]
 800fe74:	4798      	blx	r3
 800fe76:	4603      	mov	r3, r0
 800fe78:	e000      	b.n	800fe7c <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800fe7a:	2300      	movs	r3, #0
    }
}
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	3708      	adds	r7, #8
 800fe80:	46bd      	mov	sp, r7
 800fe82:	bd80      	pop	{r7, pc}
 800fe84:	20003268 	.word	0x20003268

0800fe88 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800fe88:	b580      	push	{r7, lr}
 800fe8a:	b084      	sub	sp, #16
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	4603      	mov	r3, r0
 800fe90:	6039      	str	r1, [r7, #0]
 800fe92:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800fe94:	2300      	movs	r3, #0
 800fe96:	73fb      	strb	r3, [r7, #15]
 800fe98:	e065      	b.n	800ff66 <LmHandlerPackagesNotify+0xde>
    {
        if( LmHandlerPackages[i] != NULL )
 800fe9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe9e:	4a36      	ldr	r2, [pc, #216]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800fea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d058      	beq.n	800ff5a <LmHandlerPackagesNotify+0xd2>
        {
            switch( notifyType )
 800fea8:	79fb      	ldrb	r3, [r7, #7]
 800feaa:	2b02      	cmp	r3, #2
 800feac:	d03d      	beq.n	800ff2a <LmHandlerPackagesNotify+0xa2>
 800feae:	2b02      	cmp	r3, #2
 800feb0:	dc4c      	bgt.n	800ff4c <LmHandlerPackagesNotify+0xc4>
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d002      	beq.n	800febc <LmHandlerPackagesNotify+0x34>
 800feb6:	2b01      	cmp	r3, #1
 800feb8:	d011      	beq.n	800fede <LmHandlerPackagesNotify+0x56>
                    }
                    break;
                }
                default:
                {
                    break;
 800feba:	e047      	b.n	800ff4c <LmHandlerPackagesNotify+0xc4>
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800febc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fec0:	4a2d      	ldr	r2, [pc, #180]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800fec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fec6:	699b      	ldr	r3, [r3, #24]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d041      	beq.n	800ff50 <LmHandlerPackagesNotify+0xc8>
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800fecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fed0:	4a29      	ldr	r2, [pc, #164]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800fed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fed6:	699b      	ldr	r3, [r3, #24]
 800fed8:	6838      	ldr	r0, [r7, #0]
 800feda:	4798      	blx	r3
                    break;
 800fedc:	e038      	b.n	800ff50 <LmHandlerPackagesNotify+0xc8>
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800fede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fee2:	4a25      	ldr	r2, [pc, #148]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800fee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fee8:	69db      	ldr	r3, [r3, #28]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d032      	beq.n	800ff54 <LmHandlerPackagesNotify+0xcc>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800feee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fef2:	4a21      	ldr	r2, [pc, #132]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800fef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fef8:	781a      	ldrb	r2, [r3, #0]
 800fefa:	683b      	ldr	r3, [r7, #0]
 800fefc:	78db      	ldrb	r3, [r3, #3]
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800fefe:	429a      	cmp	r2, r3
 800ff00:	d00a      	beq.n	800ff18 <LmHandlerPackagesNotify+0x90>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800ff02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d124      	bne.n	800ff54 <LmHandlerPackagesNotify+0xcc>
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
 800ff0a:	4b1b      	ldr	r3, [pc, #108]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	68db      	ldr	r3, [r3, #12]
 800ff10:	4798      	blx	r3
 800ff12:	4603      	mov	r3, r0
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d01d      	beq.n	800ff54 <LmHandlerPackagesNotify+0xcc>
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800ff18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff1c:	4a16      	ldr	r2, [pc, #88]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800ff1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ff22:	69db      	ldr	r3, [r3, #28]
 800ff24:	6838      	ldr	r0, [r7, #0]
 800ff26:	4798      	blx	r3
                    break;
 800ff28:	e014      	b.n	800ff54 <LmHandlerPackagesNotify+0xcc>
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800ff2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff2e:	4a12      	ldr	r2, [pc, #72]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800ff30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ff34:	6a1b      	ldr	r3, [r3, #32]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d00e      	beq.n	800ff58 <LmHandlerPackagesNotify+0xd0>
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800ff3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff3e:	4a0e      	ldr	r2, [pc, #56]	; (800ff78 <LmHandlerPackagesNotify+0xf0>)
 800ff40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ff44:	6a1b      	ldr	r3, [r3, #32]
 800ff46:	6838      	ldr	r0, [r7, #0]
 800ff48:	4798      	blx	r3
                    break;
 800ff4a:	e005      	b.n	800ff58 <LmHandlerPackagesNotify+0xd0>
                    break;
 800ff4c:	bf00      	nop
 800ff4e:	e004      	b.n	800ff5a <LmHandlerPackagesNotify+0xd2>
                    break;
 800ff50:	bf00      	nop
 800ff52:	e002      	b.n	800ff5a <LmHandlerPackagesNotify+0xd2>
                    break;
 800ff54:	bf00      	nop
 800ff56:	e000      	b.n	800ff5a <LmHandlerPackagesNotify+0xd2>
                    break;
 800ff58:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800ff5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff5e:	b2db      	uxtb	r3, r3
 800ff60:	3301      	adds	r3, #1
 800ff62:	b2db      	uxtb	r3, r3
 800ff64:	73fb      	strb	r3, [r7, #15]
 800ff66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff6a:	2b04      	cmp	r3, #4
 800ff6c:	dd95      	ble.n	800fe9a <LmHandlerPackagesNotify+0x12>
                }
            }
        }
    }
}
 800ff6e:	bf00      	nop
 800ff70:	bf00      	nop
 800ff72:	3710      	adds	r7, #16
 800ff74:	46bd      	mov	sp, r7
 800ff76:	bd80      	pop	{r7, pc}
 800ff78:	20003268 	.word	0x20003268

0800ff7c <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b082      	sub	sp, #8
 800ff80:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800ff82:	2300      	movs	r3, #0
 800ff84:	71fb      	strb	r3, [r7, #7]
 800ff86:	e022      	b.n	800ffce <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800ff88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff8c:	4a14      	ldr	r2, [pc, #80]	; (800ffe0 <LmHandlerPackagesProcess+0x64>)
 800ff8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d015      	beq.n	800ffc2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800ff96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff9a:	4a11      	ldr	r2, [pc, #68]	; (800ffe0 <LmHandlerPackagesProcess+0x64>)
 800ff9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ffa0:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d00d      	beq.n	800ffc2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800ffa6:	79fb      	ldrb	r3, [r7, #7]
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	f7ff ff4f 	bl	800fe4c <LmHandlerPackageIsInitialized>
 800ffae:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d006      	beq.n	800ffc2 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800ffb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ffb8:	4a09      	ldr	r2, [pc, #36]	; (800ffe0 <LmHandlerPackagesProcess+0x64>)
 800ffba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ffbe:	691b      	ldr	r3, [r3, #16]
 800ffc0:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800ffc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ffc6:	b2db      	uxtb	r3, r3
 800ffc8:	3301      	adds	r3, #1
 800ffca:	b2db      	uxtb	r3, r3
 800ffcc:	71fb      	strb	r3, [r7, #7]
 800ffce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ffd2:	2b04      	cmp	r3, #4
 800ffd4:	ddd8      	ble.n	800ff88 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800ffd6:	bf00      	nop
 800ffd8:	bf00      	nop
 800ffda:	3708      	adds	r7, #8
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	bd80      	pop	{r7, pc}
 800ffe0:	20003268 	.word	0x20003268

0800ffe4 <LmHandlerGetDevEUI>:

LmHandlerErrorStatus_t LmHandlerGetDevEUI(uint8_t *devEUI)
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b08c      	sub	sp, #48	; 0x30
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (devEUI == NULL)
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d102      	bne.n	800fff8 <LmHandlerGetDevEUI+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800fff2:	f04f 33ff 	mov.w	r3, #4294967295
 800fff6:	e013      	b.n	8010020 <LmHandlerGetDevEUI+0x3c>
    }

    mibReq.Type = MIB_DEV_EUI;
 800fff8:	2302      	movs	r3, #2
 800fffa:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800fffc:	f107 030c 	add.w	r3, r7, #12
 8010000:	4618      	mov	r0, r3
 8010002:	f004 fc7d 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 8010006:	4603      	mov	r3, r0
 8010008:	2b00      	cmp	r3, #0
 801000a:	d002      	beq.n	8010012 <LmHandlerGetDevEUI+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 801000c:	f04f 33ff 	mov.w	r3, #4294967295
 8010010:	e006      	b.n	8010020 <LmHandlerGetDevEUI+0x3c>
    }
    UTIL_MEM_cpy_8(devEUI, mibReq.Param.DevEui, SE_EUI_SIZE);
 8010012:	693b      	ldr	r3, [r7, #16]
 8010014:	2208      	movs	r2, #8
 8010016:	4619      	mov	r1, r3
 8010018:	6878      	ldr	r0, [r7, #4]
 801001a:	f00e ff05 	bl	801ee28 <UTIL_MEM_cpy_8>
    return LORAMAC_HANDLER_SUCCESS;
 801001e:	2300      	movs	r3, #0
}
 8010020:	4618      	mov	r0, r3
 8010022:	3730      	adds	r7, #48	; 0x30
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}

08010028 <LmHandlerSetDevEUI>:

LmHandlerErrorStatus_t LmHandlerSetDevEUI(uint8_t *devEUI)
{
 8010028:	b480      	push	{r7}
 801002a:	b083      	sub	sp, #12
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
    {
        /* Cannot change Keys in running state */
        return LORAMAC_HANDLER_ERROR;
    }
#else /* STATIC_DEVICE_EUI == 1 */
    return LORAMAC_HANDLER_ERROR;
 8010030:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* STATIC_DEVICE_EUI */
}
 8010034:	4618      	mov	r0, r3
 8010036:	370c      	adds	r7, #12
 8010038:	46bd      	mov	sp, r7
 801003a:	bc80      	pop	{r7}
 801003c:	4770      	bx	lr

0801003e <LmHandlerGetAppEUI>:

LmHandlerErrorStatus_t LmHandlerGetAppEUI(uint8_t *appEUI)
{
 801003e:	b580      	push	{r7, lr}
 8010040:	b08c      	sub	sp, #48	; 0x30
 8010042:	af00      	add	r7, sp, #0
 8010044:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    if (appEUI == NULL)
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d102      	bne.n	8010052 <LmHandlerGetAppEUI+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 801004c:	f04f 33ff 	mov.w	r3, #4294967295
 8010050:	e013      	b.n	801007a <LmHandlerGetAppEUI+0x3c>
    }

    mibReq.Type = MIB_JOIN_EUI;
 8010052:	2303      	movs	r3, #3
 8010054:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010056:	f107 030c 	add.w	r3, r7, #12
 801005a:	4618      	mov	r0, r3
 801005c:	f004 fc50 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 8010060:	4603      	mov	r3, r0
 8010062:	2b00      	cmp	r3, #0
 8010064:	d002      	beq.n	801006c <LmHandlerGetAppEUI+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010066:	f04f 33ff 	mov.w	r3, #4294967295
 801006a:	e006      	b.n	801007a <LmHandlerGetAppEUI+0x3c>
    }
    UTIL_MEM_cpy_8(appEUI, mibReq.Param.JoinEui, SE_EUI_SIZE);
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	2208      	movs	r2, #8
 8010070:	4619      	mov	r1, r3
 8010072:	6878      	ldr	r0, [r7, #4]
 8010074:	f00e fed8 	bl	801ee28 <UTIL_MEM_cpy_8>
    return LORAMAC_HANDLER_SUCCESS;
 8010078:	2300      	movs	r3, #0
}
 801007a:	4618      	mov	r0, r3
 801007c:	3730      	adds	r7, #48	; 0x30
 801007e:	46bd      	mov	sp, r7
 8010080:	bd80      	pop	{r7, pc}

08010082 <LmHandlerSetAppEUI>:

LmHandlerErrorStatus_t LmHandlerSetAppEUI(uint8_t *appEUI)
{
 8010082:	b580      	push	{r7, lr}
 8010084:	b08c      	sub	sp, #48	; 0x30
 8010086:	af00      	add	r7, sp, #0
 8010088:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    /* Not yet joined */
    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 801008a:	f7ff fb13 	bl	800f6b4 <LmHandlerJoinStatus>
 801008e:	4603      	mov	r3, r0
 8010090:	2b01      	cmp	r3, #1
 8010092:	d010      	beq.n	80100b6 <LmHandlerSetAppEUI+0x34>
    {
        mibReq.Type = MIB_JOIN_EUI;
 8010094:	2303      	movs	r3, #3
 8010096:	733b      	strb	r3, [r7, #12]
        mibReq.Param.JoinEui = appEUI;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	613b      	str	r3, [r7, #16]
        if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 801009c:	f107 030c 	add.w	r3, r7, #12
 80100a0:	4618      	mov	r0, r3
 80100a2:	f004 fd8b 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 80100a6:	4603      	mov	r3, r0
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d002      	beq.n	80100b2 <LmHandlerSetAppEUI+0x30>
        {
            return LORAMAC_HANDLER_ERROR;
 80100ac:	f04f 33ff 	mov.w	r3, #4294967295
 80100b0:	e003      	b.n	80100ba <LmHandlerSetAppEUI+0x38>
        }
        return LORAMAC_HANDLER_SUCCESS;
 80100b2:	2300      	movs	r3, #0
 80100b4:	e001      	b.n	80100ba <LmHandlerSetAppEUI+0x38>
    }
    else
    {
        /* Cannot change Keys in running state */
        return LORAMAC_HANDLER_ERROR;
 80100b6:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80100ba:	4618      	mov	r0, r3
 80100bc:	3730      	adds	r7, #48	; 0x30
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}

080100c2 <LmHandlerGetNetworkID>:

LmHandlerErrorStatus_t LmHandlerGetNetworkID(uint32_t *networkId)
{
 80100c2:	b580      	push	{r7, lr}
 80100c4:	b08c      	sub	sp, #48	; 0x30
 80100c6:	af00      	add	r7, sp, #0
 80100c8:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    if (networkId == NULL)
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d102      	bne.n	80100d6 <LmHandlerGetNetworkID+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 80100d0:	f04f 33ff 	mov.w	r3, #4294967295
 80100d4:	e010      	b.n	80100f8 <LmHandlerGetNetworkID+0x36>
    }

    mibReq.Type = MIB_NET_ID;
 80100d6:	2305      	movs	r3, #5
 80100d8:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80100da:	f107 030c 	add.w	r3, r7, #12
 80100de:	4618      	mov	r0, r3
 80100e0:	f004 fc0e 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 80100e4:	4603      	mov	r3, r0
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d002      	beq.n	80100f0 <LmHandlerGetNetworkID+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 80100ea:	f04f 33ff 	mov.w	r3, #4294967295
 80100ee:	e003      	b.n	80100f8 <LmHandlerGetNetworkID+0x36>
    }
    *networkId = mibReq.Param.NetID;
 80100f0:	693a      	ldr	r2, [r7, #16]
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	601a      	str	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 80100f6:	2300      	movs	r3, #0
}
 80100f8:	4618      	mov	r0, r3
 80100fa:	3730      	adds	r7, #48	; 0x30
 80100fc:	46bd      	mov	sp, r7
 80100fe:	bd80      	pop	{r7, pc}

08010100 <LmHandlerSetNetworkID>:

LmHandlerErrorStatus_t LmHandlerSetNetworkID(uint32_t networkId)
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b08c      	sub	sp, #48	; 0x30
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    /* Not yet joined */
    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 8010108:	f7ff fad4 	bl	800f6b4 <LmHandlerJoinStatus>
 801010c:	4603      	mov	r3, r0
 801010e:	2b01      	cmp	r3, #1
 8010110:	d010      	beq.n	8010134 <LmHandlerSetNetworkID+0x34>
    {
        mibReq.Type = MIB_NET_ID;
 8010112:	2305      	movs	r3, #5
 8010114:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetID = networkId;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	613b      	str	r3, [r7, #16]
        if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 801011a:	f107 030c 	add.w	r3, r7, #12
 801011e:	4618      	mov	r0, r3
 8010120:	f004 fd4c 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 8010124:	4603      	mov	r3, r0
 8010126:	2b00      	cmp	r3, #0
 8010128:	d002      	beq.n	8010130 <LmHandlerSetNetworkID+0x30>
        {
            return LORAMAC_HANDLER_ERROR;
 801012a:	f04f 33ff 	mov.w	r3, #4294967295
 801012e:	e003      	b.n	8010138 <LmHandlerSetNetworkID+0x38>
        }
        return LORAMAC_HANDLER_SUCCESS;
 8010130:	2300      	movs	r3, #0
 8010132:	e001      	b.n	8010138 <LmHandlerSetNetworkID+0x38>
    }
    else
    {
        /* Cannot change NetworkID in running state */
        return LORAMAC_HANDLER_ERROR;
 8010134:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8010138:	4618      	mov	r0, r3
 801013a:	3730      	adds	r7, #48	; 0x30
 801013c:	46bd      	mov	sp, r7
 801013e:	bd80      	pop	{r7, pc}

08010140 <LmHandlerGetDevAddr>:

LmHandlerErrorStatus_t LmHandlerGetDevAddr(uint32_t *devAddr)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b08c      	sub	sp, #48	; 0x30
 8010144:	af00      	add	r7, sp, #0
 8010146:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    if (devAddr == NULL)
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d102      	bne.n	8010154 <LmHandlerGetDevAddr+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 801014e:	f04f 33ff 	mov.w	r3, #4294967295
 8010152:	e010      	b.n	8010176 <LmHandlerGetDevAddr+0x36>
    }

    mibReq.Type = MIB_DEV_ADDR;
 8010154:	2306      	movs	r3, #6
 8010156:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010158:	f107 030c 	add.w	r3, r7, #12
 801015c:	4618      	mov	r0, r3
 801015e:	f004 fbcf 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 8010162:	4603      	mov	r3, r0
 8010164:	2b00      	cmp	r3, #0
 8010166:	d002      	beq.n	801016e <LmHandlerGetDevAddr+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010168:	f04f 33ff 	mov.w	r3, #4294967295
 801016c:	e003      	b.n	8010176 <LmHandlerGetDevAddr+0x36>
    }
    *devAddr = mibReq.Param.DevAddr;
 801016e:	693a      	ldr	r2, [r7, #16]
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	601a      	str	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 8010174:	2300      	movs	r3, #0
}
 8010176:	4618      	mov	r0, r3
 8010178:	3730      	adds	r7, #48	; 0x30
 801017a:	46bd      	mov	sp, r7
 801017c:	bd80      	pop	{r7, pc}

0801017e <LmHandlerSetDevAddr>:

LmHandlerErrorStatus_t LmHandlerSetDevAddr(uint32_t devAddr)
{
 801017e:	b580      	push	{r7, lr}
 8010180:	b08c      	sub	sp, #48	; 0x30
 8010182:	af00      	add	r7, sp, #0
 8010184:	6078      	str	r0, [r7, #4]
#if ( STATIC_DEVICE_ADDRESS != 1 )
    MibRequestConfirm_t mibReq;

    /* Not yet joined */
    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 8010186:	f7ff fa95 	bl	800f6b4 <LmHandlerJoinStatus>
 801018a:	4603      	mov	r3, r0
 801018c:	2b01      	cmp	r3, #1
 801018e:	d010      	beq.n	80101b2 <LmHandlerSetDevAddr+0x34>
    {
        mibReq.Type = MIB_DEV_ADDR;
 8010190:	2306      	movs	r3, #6
 8010192:	733b      	strb	r3, [r7, #12]
        mibReq.Param.DevAddr = devAddr;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	613b      	str	r3, [r7, #16]
        if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010198:	f107 030c 	add.w	r3, r7, #12
 801019c:	4618      	mov	r0, r3
 801019e:	f004 fd0d 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 80101a2:	4603      	mov	r3, r0
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d002      	beq.n	80101ae <LmHandlerSetDevAddr+0x30>
        {
            return LORAMAC_HANDLER_ERROR;
 80101a8:	f04f 33ff 	mov.w	r3, #4294967295
 80101ac:	e003      	b.n	80101b6 <LmHandlerSetDevAddr+0x38>
        }
        return LORAMAC_HANDLER_SUCCESS;
 80101ae:	2300      	movs	r3, #0
 80101b0:	e001      	b.n	80101b6 <LmHandlerSetDevAddr+0x38>
    }
    else
    {
        /* Cannot change DevAddr in running state */
        return LORAMAC_HANDLER_ERROR;
 80101b2:	f04f 33ff 	mov.w	r3, #4294967295
    }
#else /* STATIC_DEVICE_ADDRESS == 1 */
    return LORAMAC_HANDLER_ERROR;
#endif /* STATIC_DEVICE_ADDRESS */
}
 80101b6:	4618      	mov	r0, r3
 80101b8:	3730      	adds	r7, #48	; 0x30
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}
	...

080101c0 <LmHandlerSetActiveRegion>:

LmHandlerErrorStatus_t LmHandlerSetActiveRegion(LoRaMacRegion_t region)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b082      	sub	sp, #8
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	4603      	mov	r3, r0
 80101c8:	71fb      	strb	r3, [r7, #7]
    /* Not yet joined */
    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 80101ca:	f7ff fa73 	bl	800f6b4 <LmHandlerJoinStatus>
 80101ce:	4603      	mov	r3, r0
 80101d0:	2b01      	cmp	r3, #1
 80101d2:	d007      	beq.n	80101e4 <LmHandlerSetActiveRegion+0x24>
    {
        LmHandlerParams.ActiveRegion = region;
 80101d4:	4a06      	ldr	r2, [pc, #24]	; (80101f0 <LmHandlerSetActiveRegion+0x30>)
 80101d6:	79fb      	ldrb	r3, [r7, #7]
 80101d8:	7013      	strb	r3, [r2, #0]
        return LmHandlerConfigure( &LmHandlerParams );
 80101da:	4805      	ldr	r0, [pc, #20]	; (80101f0 <LmHandlerSetActiveRegion+0x30>)
 80101dc:	f7ff f8da 	bl	800f394 <LmHandlerConfigure>
 80101e0:	4603      	mov	r3, r0
 80101e2:	e001      	b.n	80101e8 <LmHandlerSetActiveRegion+0x28>
    }
    else
    {
        /* Cannot change Region in running state */
        return LORAMAC_HANDLER_ERROR;
 80101e4:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80101e8:	4618      	mov	r0, r3
 80101ea:	3708      	adds	r7, #8
 80101ec:	46bd      	mov	sp, r7
 80101ee:	bd80      	pop	{r7, pc}
 80101f0:	2000327c 	.word	0x2000327c

080101f4 <LmHandlerGetAdrEnable>:

LmHandlerErrorStatus_t LmHandlerGetAdrEnable(bool *adrEnable)
{
 80101f4:	b480      	push	{r7}
 80101f6:	b083      	sub	sp, #12
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]
    if (adrEnable == NULL)
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d102      	bne.n	8010208 <LmHandlerGetAdrEnable+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 8010202:	f04f 33ff 	mov.w	r3, #4294967295
 8010206:	e004      	b.n	8010212 <LmHandlerGetAdrEnable+0x1e>
    }

    *adrEnable = LmHandlerParams.AdrEnable;
 8010208:	4b04      	ldr	r3, [pc, #16]	; (801021c <LmHandlerGetAdrEnable+0x28>)
 801020a:	789a      	ldrb	r2, [r3, #2]
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 8010210:	2300      	movs	r3, #0
}
 8010212:	4618      	mov	r0, r3
 8010214:	370c      	adds	r7, #12
 8010216:	46bd      	mov	sp, r7
 8010218:	bc80      	pop	{r7}
 801021a:	4770      	bx	lr
 801021c:	2000327c 	.word	0x2000327c

08010220 <LmHandlerSetAdrEnable>:

LmHandlerErrorStatus_t LmHandlerSetAdrEnable(bool adrEnable)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b08c      	sub	sp, #48	; 0x30
 8010224:	af00      	add	r7, sp, #0
 8010226:	4603      	mov	r3, r0
 8010228:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    mibReq.Type = MIB_ADR;
 801022a:	2304      	movs	r3, #4
 801022c:	733b      	strb	r3, [r7, #12]
    mibReq.Param.AdrEnable = adrEnable;
 801022e:	79fb      	ldrb	r3, [r7, #7]
 8010230:	743b      	strb	r3, [r7, #16]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010232:	f107 030c 	add.w	r3, r7, #12
 8010236:	4618      	mov	r0, r3
 8010238:	f004 fcc0 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 801023c:	4603      	mov	r3, r0
 801023e:	2b00      	cmp	r3, #0
 8010240:	d002      	beq.n	8010248 <LmHandlerSetAdrEnable+0x28>
    {
        return LORAMAC_HANDLER_ERROR;
 8010242:	f04f 33ff 	mov.w	r3, #4294967295
 8010246:	e003      	b.n	8010250 <LmHandlerSetAdrEnable+0x30>
    }
    LmHandlerParams.AdrEnable = adrEnable;
 8010248:	4a03      	ldr	r2, [pc, #12]	; (8010258 <LmHandlerSetAdrEnable+0x38>)
 801024a:	79fb      	ldrb	r3, [r7, #7]
 801024c:	7093      	strb	r3, [r2, #2]

    return LORAMAC_HANDLER_SUCCESS;
 801024e:	2300      	movs	r3, #0
}
 8010250:	4618      	mov	r0, r3
 8010252:	3730      	adds	r7, #48	; 0x30
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}
 8010258:	2000327c 	.word	0x2000327c

0801025c <LmHandlerSetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerSetTxDatarate(int8_t txDatarate)
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b08c      	sub	sp, #48	; 0x30
 8010260:	af00      	add	r7, sp, #0
 8010262:	4603      	mov	r3, r0
 8010264:	71fb      	strb	r3, [r7, #7]
    if (LmHandlerParams.AdrEnable == true)
 8010266:	4b0f      	ldr	r3, [pc, #60]	; (80102a4 <LmHandlerSetTxDatarate+0x48>)
 8010268:	789b      	ldrb	r3, [r3, #2]
 801026a:	2b00      	cmp	r3, #0
 801026c:	d002      	beq.n	8010274 <LmHandlerSetTxDatarate+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 801026e:	f04f 33ff 	mov.w	r3, #4294967295
 8010272:	e012      	b.n	801029a <LmHandlerSetTxDatarate+0x3e>
    }

    MibRequestConfirm_t mibReq;
    mibReq.Type = MIB_CHANNELS_DATARATE;
 8010274:	231f      	movs	r3, #31
 8010276:	733b      	strb	r3, [r7, #12]
    mibReq.Param.ChannelsDatarate = txDatarate;
 8010278:	79fb      	ldrb	r3, [r7, #7]
 801027a:	743b      	strb	r3, [r7, #16]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 801027c:	f107 030c 	add.w	r3, r7, #12
 8010280:	4618      	mov	r0, r3
 8010282:	f004 fc9b 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 8010286:	4603      	mov	r3, r0
 8010288:	2b00      	cmp	r3, #0
 801028a:	d002      	beq.n	8010292 <LmHandlerSetTxDatarate+0x36>
    {
        return LORAMAC_HANDLER_ERROR;
 801028c:	f04f 33ff 	mov.w	r3, #4294967295
 8010290:	e003      	b.n	801029a <LmHandlerSetTxDatarate+0x3e>
    }

    LmHandlerParams.TxDatarate = txDatarate;
 8010292:	4a04      	ldr	r2, [pc, #16]	; (80102a4 <LmHandlerSetTxDatarate+0x48>)
 8010294:	79fb      	ldrb	r3, [r7, #7]
 8010296:	70d3      	strb	r3, [r2, #3]

    return LORAMAC_HANDLER_SUCCESS;
 8010298:	2300      	movs	r3, #0
}
 801029a:	4618      	mov	r0, r3
 801029c:	3730      	adds	r7, #48	; 0x30
 801029e:	46bd      	mov	sp, r7
 80102a0:	bd80      	pop	{r7, pc}
 80102a2:	bf00      	nop
 80102a4:	2000327c 	.word	0x2000327c

080102a8 <LmHandlerGetDutyCycleEnable>:

LmHandlerErrorStatus_t LmHandlerGetDutyCycleEnable(bool *dutyCycleEnable)
{
 80102a8:	b480      	push	{r7}
 80102aa:	b083      	sub	sp, #12
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
    if (dutyCycleEnable == NULL)
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d102      	bne.n	80102bc <LmHandlerGetDutyCycleEnable+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 80102b6:	f04f 33ff 	mov.w	r3, #4294967295
 80102ba:	e004      	b.n	80102c6 <LmHandlerGetDutyCycleEnable+0x1e>
    }

    *dutyCycleEnable = LmHandlerParams.DutyCycleEnabled;
 80102bc:	4b04      	ldr	r3, [pc, #16]	; (80102d0 <LmHandlerGetDutyCycleEnable+0x28>)
 80102be:	795a      	ldrb	r2, [r3, #5]
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 80102c4:	2300      	movs	r3, #0
}
 80102c6:	4618      	mov	r0, r3
 80102c8:	370c      	adds	r7, #12
 80102ca:	46bd      	mov	sp, r7
 80102cc:	bc80      	pop	{r7}
 80102ce:	4770      	bx	lr
 80102d0:	2000327c 	.word	0x2000327c

080102d4 <LmHandlerSetDutyCycleEnable>:

LmHandlerErrorStatus_t LmHandlerSetDutyCycleEnable(bool dutyCycleEnable)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b082      	sub	sp, #8
 80102d8:	af00      	add	r7, sp, #0
 80102da:	4603      	mov	r3, r0
 80102dc:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.DutyCycleEnabled = dutyCycleEnable;
 80102de:	4a06      	ldr	r2, [pc, #24]	; (80102f8 <LmHandlerSetDutyCycleEnable+0x24>)
 80102e0:	79fb      	ldrb	r3, [r7, #7]
 80102e2:	7153      	strb	r3, [r2, #5]
    LoRaMacTestSetDutyCycleOn(dutyCycleEnable);
 80102e4:	79fb      	ldrb	r3, [r7, #7]
 80102e6:	4618      	mov	r0, r3
 80102e8:	f005 f9dc 	bl	80156a4 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 80102ec:	2300      	movs	r3, #0
}
 80102ee:	4618      	mov	r0, r3
 80102f0:	3708      	adds	r7, #8
 80102f2:	46bd      	mov	sp, r7
 80102f4:	bd80      	pop	{r7, pc}
 80102f6:	bf00      	nop
 80102f8:	2000327c 	.word	0x2000327c

080102fc <LmHandlerGetRX2Params>:

LmHandlerErrorStatus_t LmHandlerGetRX2Params(RxChannelParams_t *rxParams)
{
 80102fc:	b580      	push	{r7, lr}
 80102fe:	b08c      	sub	sp, #48	; 0x30
 8010300:	af00      	add	r7, sp, #0
 8010302:	6078      	str	r0, [r7, #4]
    if (rxParams == NULL)
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d102      	bne.n	8010310 <LmHandlerGetRX2Params+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 801030a:	f04f 33ff 	mov.w	r3, #4294967295
 801030e:	e013      	b.n	8010338 <LmHandlerGetRX2Params+0x3c>
    }

    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_RX2_CHANNEL;
 8010310:	2312      	movs	r3, #18
 8010312:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010314:	f107 030c 	add.w	r3, r7, #12
 8010318:	4618      	mov	r0, r3
 801031a:	f004 faf1 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 801031e:	4603      	mov	r3, r0
 8010320:	2b00      	cmp	r3, #0
 8010322:	d002      	beq.n	801032a <LmHandlerGetRX2Params+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010324:	f04f 33ff 	mov.w	r3, #4294967295
 8010328:	e006      	b.n	8010338 <LmHandlerGetRX2Params+0x3c>
    }

    rxParams->Frequency = mibReq.Param.Rx2Channel.Frequency;
 801032a:	693a      	ldr	r2, [r7, #16]
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	601a      	str	r2, [r3, #0]
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
 8010330:	7d3a      	ldrb	r2, [r7, #20]
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 8010336:	2300      	movs	r3, #0
}
 8010338:	4618      	mov	r0, r3
 801033a:	3730      	adds	r7, #48	; 0x30
 801033c:	46bd      	mov	sp, r7
 801033e:	bd80      	pop	{r7, pc}

08010340 <LmHandlerGetTxPower>:

LmHandlerErrorStatus_t LmHandlerGetTxPower(int8_t *txPower)
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b08c      	sub	sp, #48	; 0x30
 8010344:	af00      	add	r7, sp, #0
 8010346:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (txPower == NULL)
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d102      	bne.n	8010354 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 801034e:	f04f 33ff 	mov.w	r3, #4294967295
 8010352:	e011      	b.n	8010378 <LmHandlerGetTxPower+0x38>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 8010354:	2320      	movs	r3, #32
 8010356:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010358:	f107 030c 	add.w	r3, r7, #12
 801035c:	4618      	mov	r0, r3
 801035e:	f004 facf 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 8010362:	4603      	mov	r3, r0
 8010364:	2b00      	cmp	r3, #0
 8010366:	d002      	beq.n	801036e <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010368:	f04f 33ff 	mov.w	r3, #4294967295
 801036c:	e004      	b.n	8010378 <LmHandlerGetTxPower+0x38>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 801036e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 8010376:	2300      	movs	r3, #0
}
 8010378:	4618      	mov	r0, r3
 801037a:	3730      	adds	r7, #48	; 0x30
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <LmHandlerGetRx1Delay>:

LmHandlerErrorStatus_t LmHandlerGetRx1Delay(uint32_t *rxDelay)
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b08c      	sub	sp, #48	; 0x30
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (rxDelay == NULL)
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d102      	bne.n	8010394 <LmHandlerGetRx1Delay+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 801038e:	f04f 33ff 	mov.w	r3, #4294967295
 8010392:	e010      	b.n	80103b6 <LmHandlerGetRx1Delay+0x36>
    }

    mibReq.Type = MIB_RECEIVE_DELAY_1;
 8010394:	231a      	movs	r3, #26
 8010396:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010398:	f107 030c 	add.w	r3, r7, #12
 801039c:	4618      	mov	r0, r3
 801039e:	f004 faaf 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 80103a2:	4603      	mov	r3, r0
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d002      	beq.n	80103ae <LmHandlerGetRx1Delay+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 80103a8:	f04f 33ff 	mov.w	r3, #4294967295
 80103ac:	e003      	b.n	80103b6 <LmHandlerGetRx1Delay+0x36>
    }

    *rxDelay = mibReq.Param.ReceiveDelay1;
 80103ae:	693a      	ldr	r2, [r7, #16]
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	601a      	str	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 80103b4:	2300      	movs	r3, #0
}
 80103b6:	4618      	mov	r0, r3
 80103b8:	3730      	adds	r7, #48	; 0x30
 80103ba:	46bd      	mov	sp, r7
 80103bc:	bd80      	pop	{r7, pc}

080103be <LmHandlerGetRx2Delay>:

LmHandlerErrorStatus_t LmHandlerGetRx2Delay(uint32_t *rxDelay)
{
 80103be:	b580      	push	{r7, lr}
 80103c0:	b08c      	sub	sp, #48	; 0x30
 80103c2:	af00      	add	r7, sp, #0
 80103c4:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (rxDelay == NULL)
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d102      	bne.n	80103d2 <LmHandlerGetRx2Delay+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 80103cc:	f04f 33ff 	mov.w	r3, #4294967295
 80103d0:	e010      	b.n	80103f4 <LmHandlerGetRx2Delay+0x36>
    }

    mibReq.Type = MIB_RECEIVE_DELAY_2;
 80103d2:	231b      	movs	r3, #27
 80103d4:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80103d6:	f107 030c 	add.w	r3, r7, #12
 80103da:	4618      	mov	r0, r3
 80103dc:	f004 fa90 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 80103e0:	4603      	mov	r3, r0
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d002      	beq.n	80103ec <LmHandlerGetRx2Delay+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 80103e6:	f04f 33ff 	mov.w	r3, #4294967295
 80103ea:	e003      	b.n	80103f4 <LmHandlerGetRx2Delay+0x36>
    }

    *rxDelay = mibReq.Param.ReceiveDelay2;
 80103ec:	693a      	ldr	r2, [r7, #16]
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	601a      	str	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 80103f2:	2300      	movs	r3, #0
}
 80103f4:	4618      	mov	r0, r3
 80103f6:	3730      	adds	r7, #48	; 0x30
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}

080103fc <LmHandlerGetJoinRx1Delay>:

LmHandlerErrorStatus_t LmHandlerGetJoinRx1Delay(uint32_t *rxDelay)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b08c      	sub	sp, #48	; 0x30
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (rxDelay == NULL)
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d102      	bne.n	8010410 <LmHandlerGetJoinRx1Delay+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 801040a:	f04f 33ff 	mov.w	r3, #4294967295
 801040e:	e010      	b.n	8010432 <LmHandlerGetJoinRx1Delay+0x36>
    }

    mibReq.Type = MIB_JOIN_ACCEPT_DELAY_1;
 8010410:	231c      	movs	r3, #28
 8010412:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010414:	f107 030c 	add.w	r3, r7, #12
 8010418:	4618      	mov	r0, r3
 801041a:	f004 fa71 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 801041e:	4603      	mov	r3, r0
 8010420:	2b00      	cmp	r3, #0
 8010422:	d002      	beq.n	801042a <LmHandlerGetJoinRx1Delay+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010424:	f04f 33ff 	mov.w	r3, #4294967295
 8010428:	e003      	b.n	8010432 <LmHandlerGetJoinRx1Delay+0x36>
    }

    *rxDelay = mibReq.Param.JoinAcceptDelay1;
 801042a:	693a      	ldr	r2, [r7, #16]
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	601a      	str	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 8010430:	2300      	movs	r3, #0
}
 8010432:	4618      	mov	r0, r3
 8010434:	3730      	adds	r7, #48	; 0x30
 8010436:	46bd      	mov	sp, r7
 8010438:	bd80      	pop	{r7, pc}

0801043a <LmHandlerGetJoinRx2Delay>:

LmHandlerErrorStatus_t LmHandlerGetJoinRx2Delay(uint32_t *rxDelay)
{
 801043a:	b580      	push	{r7, lr}
 801043c:	b08c      	sub	sp, #48	; 0x30
 801043e:	af00      	add	r7, sp, #0
 8010440:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (rxDelay == NULL)
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d102      	bne.n	801044e <LmHandlerGetJoinRx2Delay+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 8010448:	f04f 33ff 	mov.w	r3, #4294967295
 801044c:	e010      	b.n	8010470 <LmHandlerGetJoinRx2Delay+0x36>
    }

    mibReq.Type = MIB_JOIN_ACCEPT_DELAY_2;
 801044e:	231d      	movs	r3, #29
 8010450:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010452:	f107 030c 	add.w	r3, r7, #12
 8010456:	4618      	mov	r0, r3
 8010458:	f004 fa52 	bl	8014900 <LoRaMacMibGetRequestConfirm>
 801045c:	4603      	mov	r3, r0
 801045e:	2b00      	cmp	r3, #0
 8010460:	d002      	beq.n	8010468 <LmHandlerGetJoinRx2Delay+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010462:	f04f 33ff 	mov.w	r3, #4294967295
 8010466:	e003      	b.n	8010470 <LmHandlerGetJoinRx2Delay+0x36>
    }

    *rxDelay = mibReq.Param.JoinAcceptDelay2;
 8010468:	693a      	ldr	r2, [r7, #16]
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	601a      	str	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 801046e:	2300      	movs	r3, #0
}
 8010470:	4618      	mov	r0, r3
 8010472:	3730      	adds	r7, #48	; 0x30
 8010474:	46bd      	mov	sp, r7
 8010476:	bd80      	pop	{r7, pc}

08010478 <LmHandlerSetTxPower>:

LmHandlerErrorStatus_t LmHandlerSetTxPower(int8_t txPower)
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b08c      	sub	sp, #48	; 0x30
 801047c:	af00      	add	r7, sp, #0
 801047e:	4603      	mov	r3, r0
 8010480:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 8010482:	2320      	movs	r3, #32
 8010484:	733b      	strb	r3, [r7, #12]
    mibReq.Param.ChannelsTxPower = txPower;
 8010486:	79fb      	ldrb	r3, [r7, #7]
 8010488:	743b      	strb	r3, [r7, #16]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 801048a:	f107 030c 	add.w	r3, r7, #12
 801048e:	4618      	mov	r0, r3
 8010490:	f004 fb94 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 8010494:	4603      	mov	r3, r0
 8010496:	2b00      	cmp	r3, #0
 8010498:	d002      	beq.n	80104a0 <LmHandlerSetTxPower+0x28>
    {
        return LORAMAC_HANDLER_ERROR;
 801049a:	f04f 33ff 	mov.w	r3, #4294967295
 801049e:	e000      	b.n	80104a2 <LmHandlerSetTxPower+0x2a>
    }

    return LORAMAC_HANDLER_SUCCESS;
 80104a0:	2300      	movs	r3, #0
}
 80104a2:	4618      	mov	r0, r3
 80104a4:	3730      	adds	r7, #48	; 0x30
 80104a6:	46bd      	mov	sp, r7
 80104a8:	bd80      	pop	{r7, pc}

080104aa <LmHandlerSetRX2Params>:

LmHandlerErrorStatus_t LmHandlerSetRX2Params(RxChannelParams_t *rxParams)
{
 80104aa:	b580      	push	{r7, lr}
 80104ac:	b08c      	sub	sp, #48	; 0x30
 80104ae:	af00      	add	r7, sp, #0
 80104b0:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_RX2_CHANNEL;
 80104b2:	2312      	movs	r3, #18
 80104b4:	733b      	strb	r3, [r7, #12]
    mibReq.Param.Rx2Channel.Frequency = rxParams->Frequency;
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	613b      	str	r3, [r7, #16]
    mibReq.Param.Rx2Channel.Datarate = rxParams->Datarate;
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	791b      	ldrb	r3, [r3, #4]
 80104c0:	753b      	strb	r3, [r7, #20]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80104c2:	f107 030c 	add.w	r3, r7, #12
 80104c6:	4618      	mov	r0, r3
 80104c8:	f004 fb78 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 80104cc:	4603      	mov	r3, r0
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d002      	beq.n	80104d8 <LmHandlerSetRX2Params+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 80104d2:	f04f 33ff 	mov.w	r3, #4294967295
 80104d6:	e000      	b.n	80104da <LmHandlerSetRX2Params+0x30>
    }

    return LORAMAC_HANDLER_SUCCESS;
 80104d8:	2300      	movs	r3, #0
}
 80104da:	4618      	mov	r0, r3
 80104dc:	3730      	adds	r7, #48	; 0x30
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}

080104e2 <LmHandlerSetRx1Delay>:

LmHandlerErrorStatus_t LmHandlerSetRx1Delay(uint32_t rxDelay)
{
 80104e2:	b580      	push	{r7, lr}
 80104e4:	b08c      	sub	sp, #48	; 0x30
 80104e6:	af00      	add	r7, sp, #0
 80104e8:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    mibReq.Type = MIB_RECEIVE_DELAY_1;
 80104ea:	231a      	movs	r3, #26
 80104ec:	733b      	strb	r3, [r7, #12]
    mibReq.Param.ReceiveDelay1 = rxDelay;
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	613b      	str	r3, [r7, #16]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80104f2:	f107 030c 	add.w	r3, r7, #12
 80104f6:	4618      	mov	r0, r3
 80104f8:	f004 fb60 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 80104fc:	4603      	mov	r3, r0
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d002      	beq.n	8010508 <LmHandlerSetRx1Delay+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 8010502:	f04f 33ff 	mov.w	r3, #4294967295
 8010506:	e000      	b.n	801050a <LmHandlerSetRx1Delay+0x28>
    }

    return LORAMAC_HANDLER_SUCCESS;
 8010508:	2300      	movs	r3, #0
}
 801050a:	4618      	mov	r0, r3
 801050c:	3730      	adds	r7, #48	; 0x30
 801050e:	46bd      	mov	sp, r7
 8010510:	bd80      	pop	{r7, pc}

08010512 <LmHandlerSetRx2Delay>:

LmHandlerErrorStatus_t LmHandlerSetRx2Delay(uint32_t rxDelay)
{
 8010512:	b580      	push	{r7, lr}
 8010514:	b08c      	sub	sp, #48	; 0x30
 8010516:	af00      	add	r7, sp, #0
 8010518:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    mibReq.Type = MIB_RECEIVE_DELAY_2;
 801051a:	231b      	movs	r3, #27
 801051c:	733b      	strb	r3, [r7, #12]
    mibReq.Param.ReceiveDelay2 = rxDelay;
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	613b      	str	r3, [r7, #16]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010522:	f107 030c 	add.w	r3, r7, #12
 8010526:	4618      	mov	r0, r3
 8010528:	f004 fb48 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 801052c:	4603      	mov	r3, r0
 801052e:	2b00      	cmp	r3, #0
 8010530:	d002      	beq.n	8010538 <LmHandlerSetRx2Delay+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 8010532:	f04f 33ff 	mov.w	r3, #4294967295
 8010536:	e000      	b.n	801053a <LmHandlerSetRx2Delay+0x28>
    }

    return LORAMAC_HANDLER_SUCCESS;
 8010538:	2300      	movs	r3, #0
}
 801053a:	4618      	mov	r0, r3
 801053c:	3730      	adds	r7, #48	; 0x30
 801053e:	46bd      	mov	sp, r7
 8010540:	bd80      	pop	{r7, pc}

08010542 <LmHandlerSetJoinRx1Delay>:

LmHandlerErrorStatus_t LmHandlerSetJoinRx1Delay(uint32_t rxDelay)
{
 8010542:	b580      	push	{r7, lr}
 8010544:	b08c      	sub	sp, #48	; 0x30
 8010546:	af00      	add	r7, sp, #0
 8010548:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    mibReq.Type = MIB_JOIN_ACCEPT_DELAY_1;
 801054a:	231c      	movs	r3, #28
 801054c:	733b      	strb	r3, [r7, #12]
    mibReq.Param.JoinAcceptDelay1 = rxDelay;
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	613b      	str	r3, [r7, #16]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010552:	f107 030c 	add.w	r3, r7, #12
 8010556:	4618      	mov	r0, r3
 8010558:	f004 fb30 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 801055c:	4603      	mov	r3, r0
 801055e:	2b00      	cmp	r3, #0
 8010560:	d002      	beq.n	8010568 <LmHandlerSetJoinRx1Delay+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 8010562:	f04f 33ff 	mov.w	r3, #4294967295
 8010566:	e000      	b.n	801056a <LmHandlerSetJoinRx1Delay+0x28>
    }

    return LORAMAC_HANDLER_SUCCESS;
 8010568:	2300      	movs	r3, #0
}
 801056a:	4618      	mov	r0, r3
 801056c:	3730      	adds	r7, #48	; 0x30
 801056e:	46bd      	mov	sp, r7
 8010570:	bd80      	pop	{r7, pc}

08010572 <LmHandlerSetJoinRx2Delay>:

LmHandlerErrorStatus_t LmHandlerSetJoinRx2Delay(uint32_t rxDelay)
{
 8010572:	b580      	push	{r7, lr}
 8010574:	b08c      	sub	sp, #48	; 0x30
 8010576:	af00      	add	r7, sp, #0
 8010578:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    mibReq.Type = MIB_JOIN_ACCEPT_DELAY_2;
 801057a:	231d      	movs	r3, #29
 801057c:	733b      	strb	r3, [r7, #12]
    mibReq.Param.JoinAcceptDelay2 = rxDelay;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	613b      	str	r3, [r7, #16]
    if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010582:	f107 030c 	add.w	r3, r7, #12
 8010586:	4618      	mov	r0, r3
 8010588:	f004 fb18 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 801058c:	4603      	mov	r3, r0
 801058e:	2b00      	cmp	r3, #0
 8010590:	d002      	beq.n	8010598 <LmHandlerSetJoinRx2Delay+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 8010592:	f04f 33ff 	mov.w	r3, #4294967295
 8010596:	e000      	b.n	801059a <LmHandlerSetJoinRx2Delay+0x28>
    }

    return LORAMAC_HANDLER_SUCCESS;
 8010598:	2300      	movs	r3, #0
}
 801059a:	4618      	mov	r0, r3
 801059c:	3730      	adds	r7, #48	; 0x30
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}

080105a2 <LmHandlerGetPingPeriodicity>:

LmHandlerErrorStatus_t LmHandlerGetPingPeriodicity(uint8_t *pingPeriodicity)
{
 80105a2:	b480      	push	{r7}
 80105a4:	b083      	sub	sp, #12
 80105a6:	af00      	add	r7, sp, #0
 80105a8:	6078      	str	r0, [r7, #4]
    }

    *pingPeriodicity = LmHandlerParams.PingPeriodicity;
    return LORAMAC_HANDLER_SUCCESS;
#else /* LORAMAC_CLASSB_ENABLED == 0 */
    return LORAMAC_HANDLER_ERROR;
 80105aa:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80105ae:	4618      	mov	r0, r3
 80105b0:	370c      	adds	r7, #12
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bc80      	pop	{r7}
 80105b6:	4770      	bx	lr

080105b8 <LmHandlerSetPingPeriodicity>:

LmHandlerErrorStatus_t LmHandlerSetPingPeriodicity(uint8_t pingPeriodicity)
{
 80105b8:	b480      	push	{r7}
 80105ba:	b083      	sub	sp, #12
 80105bc:	af00      	add	r7, sp, #0
 80105be:	4603      	mov	r3, r0
 80105c0:	71fb      	strb	r3, [r7, #7]
    {
        /* Cannot change Region in running state */
        return LmHandlerPingSlotReq(pingPeriodicity);
    }
#else /* LORAMAC_CLASSB_ENABLED == 0 */
    return LORAMAC_HANDLER_ERROR;
 80105c2:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80105c6:	4618      	mov	r0, r3
 80105c8:	370c      	adds	r7, #12
 80105ca:	46bd      	mov	sp, r7
 80105cc:	bc80      	pop	{r7}
 80105ce:	4770      	bx	lr

080105d0 <LmHandlerGetBeaconState>:

LmHandlerErrorStatus_t LmHandlerGetBeaconState(BeaconState_t *beaconState)
{
 80105d0:	b480      	push	{r7}
 80105d2:	b083      	sub	sp, #12
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
    *beaconState =  mibReq.Param.BeaconState;
    return LORAMAC_HANDLER_SUCCESS;
#else /* LORAMAC_CLASSB_ENABLED == 0 */
    return LORAMAC_HANDLER_ERROR;
 80105d8:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80105dc:	4618      	mov	r0, r3
 80105de:	370c      	adds	r7, #12
 80105e0:	46bd      	mov	sp, r7
 80105e2:	bc80      	pop	{r7}
 80105e4:	4770      	bx	lr

080105e6 <LmHandlerGetNwkKey>:

LmHandlerErrorStatus_t LmHandlerGetNwkKey( uint8_t *nwkKey )
{
 80105e6:	b580      	push	{r7, lr}
 80105e8:	b084      	sub	sp, #16
 80105ea:	af00      	add	r7, sp, #0
 80105ec:	6078      	str	r0, [r7, #4]
    Key_t *keyItem;
    if (nwkKey == NULL)
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d102      	bne.n	80105fa <LmHandlerGetNwkKey+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 80105f4:	f04f 33ff 	mov.w	r3, #4294967295
 80105f8:	e013      	b.n	8010622 <LmHandlerGetNwkKey+0x3c>
    }

    if (SECURE_ELEMENT_SUCCESS != SecureElementGetKeyByID(NWK_KEY, &keyItem))
 80105fa:	f107 030c 	add.w	r3, r7, #12
 80105fe:	4619      	mov	r1, r3
 8010600:	2001      	movs	r0, #1
 8010602:	f7fe fc1f 	bl	800ee44 <SecureElementGetKeyByID>
 8010606:	4603      	mov	r3, r0
 8010608:	2b00      	cmp	r3, #0
 801060a:	d002      	beq.n	8010612 <LmHandlerGetNwkKey+0x2c>
    {
        return LORAMAC_HANDLER_ERROR;
 801060c:	f04f 33ff 	mov.w	r3, #4294967295
 8010610:	e007      	b.n	8010622 <LmHandlerGetNwkKey+0x3c>
    }
    UTIL_MEM_cpy_8( nwkKey, keyItem->KeyValue, 16 );
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	3301      	adds	r3, #1
 8010616:	2210      	movs	r2, #16
 8010618:	4619      	mov	r1, r3
 801061a:	6878      	ldr	r0, [r7, #4]
 801061c:	f00e fc04 	bl	801ee28 <UTIL_MEM_cpy_8>
    return LORAMAC_HANDLER_SUCCESS;
 8010620:	2300      	movs	r3, #0
}
 8010622:	4618      	mov	r0, r3
 8010624:	3710      	adds	r7, #16
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}

0801062a <LmHandlerSetNwkKey>:

LmHandlerErrorStatus_t LmHandlerSetNwkKey( uint8_t *nwkKey )
{
 801062a:	b580      	push	{r7, lr}
 801062c:	b08c      	sub	sp, #48	; 0x30
 801062e:	af00      	add	r7, sp, #0
 8010630:	6078      	str	r0, [r7, #4]
    /* Not yet joined */
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 8010632:	f7ff f83f 	bl	800f6b4 <LmHandlerJoinStatus>
 8010636:	4603      	mov	r3, r0
 8010638:	2b01      	cmp	r3, #1
 801063a:	d010      	beq.n	801065e <LmHandlerSetNwkKey+0x34>
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type = MIB_NWK_KEY;
 801063c:	2308      	movs	r3, #8
 801063e:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NwkKey = nwkKey;
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	613b      	str	r3, [r7, #16]
        if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 8010644:	f107 030c 	add.w	r3, r7, #12
 8010648:	4618      	mov	r0, r3
 801064a:	f004 fab7 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 801064e:	4603      	mov	r3, r0
 8010650:	2b00      	cmp	r3, #0
 8010652:	d002      	beq.n	801065a <LmHandlerSetNwkKey+0x30>
        {
            return LORAMAC_HANDLER_ERROR;
 8010654:	f04f 33ff 	mov.w	r3, #4294967295
 8010658:	e003      	b.n	8010662 <LmHandlerSetNwkKey+0x38>
        }
        return LORAMAC_HANDLER_SUCCESS;
 801065a:	2300      	movs	r3, #0
 801065c:	e001      	b.n	8010662 <LmHandlerSetNwkKey+0x38>
    }
    else
    {
        /* Cannot change Keys in running state */
        return LORAMAC_HANDLER_ERROR;
 801065e:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8010662:	4618      	mov	r0, r3
 8010664:	3730      	adds	r7, #48	; 0x30
 8010666:	46bd      	mov	sp, r7
 8010668:	bd80      	pop	{r7, pc}

0801066a <LmHandlerGetAppKey>:

LmHandlerErrorStatus_t LmHandlerGetAppKey( uint8_t *appKey )
{
 801066a:	b580      	push	{r7, lr}
 801066c:	b084      	sub	sp, #16
 801066e:	af00      	add	r7, sp, #0
 8010670:	6078      	str	r0, [r7, #4]
    Key_t *keyItem;
    if (appKey == NULL)
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d102      	bne.n	801067e <LmHandlerGetAppKey+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 8010678:	f04f 33ff 	mov.w	r3, #4294967295
 801067c:	e013      	b.n	80106a6 <LmHandlerGetAppKey+0x3c>
    }

    if (SECURE_ELEMENT_SUCCESS != SecureElementGetKeyByID(APP_KEY, &keyItem))
 801067e:	f107 030c 	add.w	r3, r7, #12
 8010682:	4619      	mov	r1, r3
 8010684:	2000      	movs	r0, #0
 8010686:	f7fe fbdd 	bl	800ee44 <SecureElementGetKeyByID>
 801068a:	4603      	mov	r3, r0
 801068c:	2b00      	cmp	r3, #0
 801068e:	d002      	beq.n	8010696 <LmHandlerGetAppKey+0x2c>
    {
        return LORAMAC_HANDLER_ERROR;
 8010690:	f04f 33ff 	mov.w	r3, #4294967295
 8010694:	e007      	b.n	80106a6 <LmHandlerGetAppKey+0x3c>
    }
    UTIL_MEM_cpy_8( appKey, keyItem->KeyValue, 16 );
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	3301      	adds	r3, #1
 801069a:	2210      	movs	r2, #16
 801069c:	4619      	mov	r1, r3
 801069e:	6878      	ldr	r0, [r7, #4]
 80106a0:	f00e fbc2 	bl	801ee28 <UTIL_MEM_cpy_8>
    return LORAMAC_HANDLER_SUCCESS;
 80106a4:	2300      	movs	r3, #0
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	3710      	adds	r7, #16
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}

080106ae <LmHandlerSetAppKey>:

LmHandlerErrorStatus_t LmHandlerSetAppKey( uint8_t *appKey )
{
 80106ae:	b580      	push	{r7, lr}
 80106b0:	b08c      	sub	sp, #48	; 0x30
 80106b2:	af00      	add	r7, sp, #0
 80106b4:	6078      	str	r0, [r7, #4]
    /* Not yet joined */
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 80106b6:	f7fe fffd 	bl	800f6b4 <LmHandlerJoinStatus>
 80106ba:	4603      	mov	r3, r0
 80106bc:	2b01      	cmp	r3, #1
 80106be:	d010      	beq.n	80106e2 <LmHandlerSetAppKey+0x34>
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type = MIB_APP_KEY;
 80106c0:	2307      	movs	r3, #7
 80106c2:	733b      	strb	r3, [r7, #12]
        mibReq.Param.AppKey = appKey;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	613b      	str	r3, [r7, #16]
        if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80106c8:	f107 030c 	add.w	r3, r7, #12
 80106cc:	4618      	mov	r0, r3
 80106ce:	f004 fa75 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 80106d2:	4603      	mov	r3, r0
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d002      	beq.n	80106de <LmHandlerSetAppKey+0x30>
        {
            return LORAMAC_HANDLER_ERROR;
 80106d8:	f04f 33ff 	mov.w	r3, #4294967295
 80106dc:	e003      	b.n	80106e6 <LmHandlerSetAppKey+0x38>
        }
        return LORAMAC_HANDLER_SUCCESS;
 80106de:	2300      	movs	r3, #0
 80106e0:	e001      	b.n	80106e6 <LmHandlerSetAppKey+0x38>
    }
    else
    {
        /* Cannot change Keys in running state */
        return LORAMAC_HANDLER_ERROR;
 80106e2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80106e6:	4618      	mov	r0, r3
 80106e8:	3730      	adds	r7, #48	; 0x30
 80106ea:	46bd      	mov	sp, r7
 80106ec:	bd80      	pop	{r7, pc}

080106ee <LmHandlerGetNwkSKey>:

LmHandlerErrorStatus_t LmHandlerGetNwkSKey( uint8_t *nwkSKey )
{
 80106ee:	b580      	push	{r7, lr}
 80106f0:	b084      	sub	sp, #16
 80106f2:	af00      	add	r7, sp, #0
 80106f4:	6078      	str	r0, [r7, #4]
    Key_t *keyItem;
    if (nwkSKey == NULL)
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d102      	bne.n	8010702 <LmHandlerGetNwkSKey+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 80106fc:	f04f 33ff 	mov.w	r3, #4294967295
 8010700:	e013      	b.n	801072a <LmHandlerGetNwkSKey+0x3c>
    }

    if (SECURE_ELEMENT_SUCCESS != SecureElementGetKeyByID(NWK_S_KEY, &keyItem))
 8010702:	f107 030c 	add.w	r3, r7, #12
 8010706:	4619      	mov	r1, r3
 8010708:	2002      	movs	r0, #2
 801070a:	f7fe fb9b 	bl	800ee44 <SecureElementGetKeyByID>
 801070e:	4603      	mov	r3, r0
 8010710:	2b00      	cmp	r3, #0
 8010712:	d002      	beq.n	801071a <LmHandlerGetNwkSKey+0x2c>
    {
        return LORAMAC_HANDLER_ERROR;
 8010714:	f04f 33ff 	mov.w	r3, #4294967295
 8010718:	e007      	b.n	801072a <LmHandlerGetNwkSKey+0x3c>
    }
    UTIL_MEM_cpy_8( nwkSKey, keyItem->KeyValue, 16 );
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	3301      	adds	r3, #1
 801071e:	2210      	movs	r2, #16
 8010720:	4619      	mov	r1, r3
 8010722:	6878      	ldr	r0, [r7, #4]
 8010724:	f00e fb80 	bl	801ee28 <UTIL_MEM_cpy_8>
    return LORAMAC_HANDLER_SUCCESS;
 8010728:	2300      	movs	r3, #0
}
 801072a:	4618      	mov	r0, r3
 801072c:	3710      	adds	r7, #16
 801072e:	46bd      	mov	sp, r7
 8010730:	bd80      	pop	{r7, pc}

08010732 <LmHandlerSetNwkSKey>:

LmHandlerErrorStatus_t LmHandlerSetNwkSKey( uint8_t *nwkSKey )
{
 8010732:	b580      	push	{r7, lr}
 8010734:	b08c      	sub	sp, #48	; 0x30
 8010736:	af00      	add	r7, sp, #0
 8010738:	6078      	str	r0, [r7, #4]
    /* Not yet joined */
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 801073a:	f7fe ffbb 	bl	800f6b4 <LmHandlerJoinStatus>
 801073e:	4603      	mov	r3, r0
 8010740:	2b01      	cmp	r3, #1
 8010742:	d010      	beq.n	8010766 <LmHandlerSetNwkSKey+0x34>
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type = MIB_NWK_S_KEY;
 8010744:	2309      	movs	r3, #9
 8010746:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NwkSKey = nwkSKey;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	613b      	str	r3, [r7, #16]
        if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 801074c:	f107 030c 	add.w	r3, r7, #12
 8010750:	4618      	mov	r0, r3
 8010752:	f004 fa33 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 8010756:	4603      	mov	r3, r0
 8010758:	2b00      	cmp	r3, #0
 801075a:	d002      	beq.n	8010762 <LmHandlerSetNwkSKey+0x30>
        {
            return LORAMAC_HANDLER_ERROR;
 801075c:	f04f 33ff 	mov.w	r3, #4294967295
 8010760:	e003      	b.n	801076a <LmHandlerSetNwkSKey+0x38>
        }

        return LORAMAC_HANDLER_SUCCESS;
 8010762:	2300      	movs	r3, #0
 8010764:	e001      	b.n	801076a <LmHandlerSetNwkSKey+0x38>
    }
    else
    {
        /* Cannot change Keys in running state */
        return LORAMAC_HANDLER_ERROR;
 8010766:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 801076a:	4618      	mov	r0, r3
 801076c:	3730      	adds	r7, #48	; 0x30
 801076e:	46bd      	mov	sp, r7
 8010770:	bd80      	pop	{r7, pc}

08010772 <LmHandlerGetAppSKey>:

LmHandlerErrorStatus_t LmHandlerGetAppSKey( uint8_t *appSKey )
{
 8010772:	b580      	push	{r7, lr}
 8010774:	b084      	sub	sp, #16
 8010776:	af00      	add	r7, sp, #0
 8010778:	6078      	str	r0, [r7, #4]
    Key_t *keyItem;
    if (appSKey == NULL)
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d102      	bne.n	8010786 <LmHandlerGetAppSKey+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 8010780:	f04f 33ff 	mov.w	r3, #4294967295
 8010784:	e013      	b.n	80107ae <LmHandlerGetAppSKey+0x3c>
    }

    if (SECURE_ELEMENT_SUCCESS != SecureElementGetKeyByID(APP_S_KEY, &keyItem))
 8010786:	f107 030c 	add.w	r3, r7, #12
 801078a:	4619      	mov	r1, r3
 801078c:	2003      	movs	r0, #3
 801078e:	f7fe fb59 	bl	800ee44 <SecureElementGetKeyByID>
 8010792:	4603      	mov	r3, r0
 8010794:	2b00      	cmp	r3, #0
 8010796:	d002      	beq.n	801079e <LmHandlerGetAppSKey+0x2c>
    {
        return LORAMAC_HANDLER_ERROR;
 8010798:	f04f 33ff 	mov.w	r3, #4294967295
 801079c:	e007      	b.n	80107ae <LmHandlerGetAppSKey+0x3c>
    }
    UTIL_MEM_cpy_8( appSKey, keyItem->KeyValue, 16 );
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	3301      	adds	r3, #1
 80107a2:	2210      	movs	r2, #16
 80107a4:	4619      	mov	r1, r3
 80107a6:	6878      	ldr	r0, [r7, #4]
 80107a8:	f00e fb3e 	bl	801ee28 <UTIL_MEM_cpy_8>
    return LORAMAC_HANDLER_SUCCESS;
 80107ac:	2300      	movs	r3, #0
}
 80107ae:	4618      	mov	r0, r3
 80107b0:	3710      	adds	r7, #16
 80107b2:	46bd      	mov	sp, r7
 80107b4:	bd80      	pop	{r7, pc}

080107b6 <LmHandlerSetAppSKey>:

LmHandlerErrorStatus_t LmHandlerSetAppSKey( uint8_t *appSKey )
{
 80107b6:	b580      	push	{r7, lr}
 80107b8:	b08c      	sub	sp, #48	; 0x30
 80107ba:	af00      	add	r7, sp, #0
 80107bc:	6078      	str	r0, [r7, #4]
    /* Not yet joined */
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 80107be:	f7fe ff79 	bl	800f6b4 <LmHandlerJoinStatus>
 80107c2:	4603      	mov	r3, r0
 80107c4:	2b01      	cmp	r3, #1
 80107c6:	d010      	beq.n	80107ea <LmHandlerSetAppSKey+0x34>
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type = MIB_APP_S_KEY;
 80107c8:	230a      	movs	r3, #10
 80107ca:	733b      	strb	r3, [r7, #12]
        mibReq.Param.AppSKey = appSKey;
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	613b      	str	r3, [r7, #16]
        if (LoRaMacMibSetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80107d0:	f107 030c 	add.w	r3, r7, #12
 80107d4:	4618      	mov	r0, r3
 80107d6:	f004 f9f1 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
 80107da:	4603      	mov	r3, r0
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d002      	beq.n	80107e6 <LmHandlerSetAppSKey+0x30>
        {
            return LORAMAC_HANDLER_ERROR;
 80107e0:	f04f 33ff 	mov.w	r3, #4294967295
 80107e4:	e003      	b.n	80107ee <LmHandlerSetAppSKey+0x38>
        }

        return LORAMAC_HANDLER_SUCCESS;
 80107e6:	2300      	movs	r3, #0
 80107e8:	e001      	b.n	80107ee <LmHandlerSetAppSKey+0x38>
    }
    else
    {
        /* Cannot change Keys in running state */
        return LORAMAC_HANDLER_ERROR;
 80107ea:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80107ee:	4618      	mov	r0, r3
 80107f0:	3730      	adds	r7, #48	; 0x30
 80107f2:	46bd      	mov	sp, r7
 80107f4:	bd80      	pop	{r7, pc}
	...

080107f8 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b084      	sub	sp, #16
 80107fc:	af02      	add	r7, sp, #8
 80107fe:	4603      	mov	r3, r0
 8010800:	71fb      	strb	r3, [r7, #7]
    MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 8010802:	79fb      	ldrb	r3, [r7, #7]
 8010804:	4a06      	ldr	r2, [pc, #24]	; (8010820 <DisplayClassUpdate+0x28>)
 8010806:	5cd3      	ldrb	r3, [r2, r3]
 8010808:	9300      	str	r3, [sp, #0]
 801080a:	4b06      	ldr	r3, [pc, #24]	; (8010824 <DisplayClassUpdate+0x2c>)
 801080c:	2200      	movs	r2, #0
 801080e:	2100      	movs	r1, #0
 8010810:	2002      	movs	r0, #2
 8010812:	f00e f817 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 8010816:	bf00      	nop
 8010818:	3708      	adds	r7, #8
 801081a:	46bd      	mov	sp, r7
 801081c:	bd80      	pop	{r7, pc}
 801081e:	bf00      	nop
 8010820:	0802285c 	.word	0x0802285c
 8010824:	08022840 	.word	0x08022840

08010828 <NvmDataMgmtEvent>:

static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 8010828:	b480      	push	{r7}
 801082a:	b083      	sub	sp, #12
 801082c:	af00      	add	r7, sp, #0
 801082e:	4603      	mov	r3, r0
 8010830:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags = notifyFlags;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 8010832:	bf00      	nop
 8010834:	370c      	adds	r7, #12
 8010836:	46bd      	mov	sp, r7
 8010838:	bc80      	pop	{r7}
 801083a:	4770      	bx	lr

0801083c <NvmDataMgmtStore>:

uint16_t NvmDataMgmtStore( void )
{
 801083c:	b480      	push	{r7}
 801083e:	af00      	add	r7, sp, #0

    // Resume LoRaMac
    LoRaMacStart( );
    return dataSize;
#else
    return 0;
 8010840:	2300      	movs	r3, #0
#endif
}
 8010842:	4618      	mov	r0, r3
 8010844:	46bd      	mov	sp, r7
 8010846:	bc80      	pop	{r7}
 8010848:	4770      	bx	lr

0801084a <NvmDataMgmtRestore>:

uint16_t NvmDataMgmtRestore( void )
{
 801084a:	b480      	push	{r7}
 801084c:	af00      	add	r7, sp, #0
                  sizeof( LoRaMacNvmData_t ) )
    {
        return sizeof( LoRaMacNvmData_t );
    }
#endif
    return 0;
 801084e:	2300      	movs	r3, #0
}
 8010850:	4618      	mov	r0, r3
 8010852:	46bd      	mov	sp, r7
 8010854:	bc80      	pop	{r7}
 8010856:	4770      	bx	lr

08010858 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate = NULL,                                   // To be initialized by LmHandler
    .OnPackageProcessEvent = NULL,                             // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 8010858:	b480      	push	{r7}
 801085a:	af00      	add	r7, sp, #0
    return &LmhpCompliancePackage;
 801085c:	4b02      	ldr	r3, [pc, #8]	; (8010868 <LmhpCompliancePackageFactory+0x10>)
}
 801085e:	4618      	mov	r0, r3
 8010860:	46bd      	mov	sp, r7
 8010862:	bc80      	pop	{r7}
 8010864:	4770      	bx	lr
 8010866:	bf00      	nop
 8010868:	200000d0 	.word	0x200000d0

0801086c <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 801086c:	b480      	push	{r7}
 801086e:	b085      	sub	sp, #20
 8010870:	af00      	add	r7, sp, #0
 8010872:	60f8      	str	r0, [r7, #12]
 8010874:	60b9      	str	r1, [r7, #8]
 8010876:	4613      	mov	r3, r2
 8010878:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d00f      	beq.n	80108a0 <LmhpComplianceInit+0x34>
 8010880:	68bb      	ldr	r3, [r7, #8]
 8010882:	2b00      	cmp	r3, #0
 8010884:	d00c      	beq.n	80108a0 <LmhpComplianceInit+0x34>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t* )params;
 8010886:	4a0c      	ldr	r2, [pc, #48]	; (80108b8 <LmhpComplianceInit+0x4c>)
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 801088c:	4a0b      	ldr	r2, [pc, #44]	; (80108bc <LmhpComplianceInit+0x50>)
 801088e:	68bb      	ldr	r3, [r7, #8]
 8010890:	6093      	str	r3, [r2, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 8010892:	4a0a      	ldr	r2, [pc, #40]	; (80108bc <LmhpComplianceInit+0x50>)
 8010894:	79fb      	ldrb	r3, [r7, #7]
 8010896:	7153      	strb	r3, [r2, #5]
        ComplianceTestState.Initialized = true;
 8010898:	4b08      	ldr	r3, [pc, #32]	; (80108bc <LmhpComplianceInit+0x50>)
 801089a:	2201      	movs	r2, #1
 801089c:	701a      	strb	r2, [r3, #0]
 801089e:	e006      	b.n	80108ae <LmhpComplianceInit+0x42>
    }
    else
    {
        LmhpComplianceParams = NULL;
 80108a0:	4b05      	ldr	r3, [pc, #20]	; (80108b8 <LmhpComplianceInit+0x4c>)
 80108a2:	2200      	movs	r2, #0
 80108a4:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 80108a6:	4b05      	ldr	r3, [pc, #20]	; (80108bc <LmhpComplianceInit+0x50>)
 80108a8:	2200      	movs	r2, #0
 80108aa:	701a      	strb	r2, [r3, #0]
    }
}
 80108ac:	bf00      	nop
 80108ae:	bf00      	nop
 80108b0:	3714      	adds	r7, #20
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bc80      	pop	{r7}
 80108b6:	4770      	bx	lr
 80108b8:	200033ec 	.word	0x200033ec
 80108bc:	200033d8 	.word	0x200033d8

080108c0 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 80108c0:	b480      	push	{r7}
 80108c2:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 80108c4:	4b02      	ldr	r3, [pc, #8]	; (80108d0 <LmhpComplianceIsInitialized+0x10>)
 80108c6:	781b      	ldrb	r3, [r3, #0]
}
 80108c8:	4618      	mov	r0, r3
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bc80      	pop	{r7}
 80108ce:	4770      	bx	lr
 80108d0:	200033d8 	.word	0x200033d8

080108d4 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
 80108d4:	b480      	push	{r7}
 80108d6:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 80108d8:	4b07      	ldr	r3, [pc, #28]	; (80108f8 <LmhpComplianceIsRunning+0x24>)
 80108da:	781b      	ldrb	r3, [r3, #0]
 80108dc:	f083 0301 	eor.w	r3, r3, #1
 80108e0:	b2db      	uxtb	r3, r3
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d001      	beq.n	80108ea <LmhpComplianceIsRunning+0x16>
    {
        return false;
 80108e6:	2300      	movs	r3, #0
 80108e8:	e001      	b.n	80108ee <LmhpComplianceIsRunning+0x1a>
    }

    return ComplianceTestState.IsRunning;
 80108ea:	4b03      	ldr	r3, [pc, #12]	; (80108f8 <LmhpComplianceIsRunning+0x24>)
 80108ec:	785b      	ldrb	r3, [r3, #1]
}
 80108ee:	4618      	mov	r0, r3
 80108f0:	46bd      	mov	sp, r7
 80108f2:	bc80      	pop	{r7}
 80108f4:	4770      	bx	lr
 80108f6:	bf00      	nop
 80108f8:	200033d8 	.word	0x200033d8

080108fc <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 80108fc:	b480      	push	{r7}
 80108fe:	b083      	sub	sp, #12
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
    if (ComplianceTestState.Initialized == false)
 8010904:	4b0f      	ldr	r3, [pc, #60]	; (8010944 <LmhpComplianceOnMcpsConfirm+0x48>)
 8010906:	781b      	ldrb	r3, [r3, #0]
 8010908:	f083 0301 	eor.w	r3, r3, #1
 801090c:	b2db      	uxtb	r3, r3
 801090e:	2b00      	cmp	r3, #0
 8010910:	d112      	bne.n	8010938 <LmhpComplianceOnMcpsConfirm+0x3c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 8010912:	4b0c      	ldr	r3, [pc, #48]	; (8010944 <LmhpComplianceOnMcpsConfirm+0x48>)
 8010914:	785b      	ldrb	r3, [r3, #1]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d00f      	beq.n	801093a <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	781b      	ldrb	r3, [r3, #0]
    if ((ComplianceTestState.IsRunning == true) &&
 801091e:	2b01      	cmp	r3, #1
 8010920:	d10b      	bne.n	801093a <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->AckReceived != 0))
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	791b      	ldrb	r3, [r3, #4]
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 8010926:	2b00      	cmp	r3, #0
 8010928:	d007      	beq.n	801093a <LmhpComplianceOnMcpsConfirm+0x3e>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 801092a:	4b06      	ldr	r3, [pc, #24]	; (8010944 <LmhpComplianceOnMcpsConfirm+0x48>)
 801092c:	899b      	ldrh	r3, [r3, #12]
 801092e:	3301      	adds	r3, #1
 8010930:	b29a      	uxth	r2, r3
 8010932:	4b04      	ldr	r3, [pc, #16]	; (8010944 <LmhpComplianceOnMcpsConfirm+0x48>)
 8010934:	819a      	strh	r2, [r3, #12]
 8010936:	e000      	b.n	801093a <LmhpComplianceOnMcpsConfirm+0x3e>
        return;
 8010938:	bf00      	nop
    }
}
 801093a:	370c      	adds	r7, #12
 801093c:	46bd      	mov	sp, r7
 801093e:	bc80      	pop	{r7}
 8010940:	4770      	bx	lr
 8010942:	bf00      	nop
 8010944:	200033d8 	.word	0x200033d8

08010948 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 8010948:	b480      	push	{r7}
 801094a:	b083      	sub	sp, #12
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 8010950:	4b12      	ldr	r3, [pc, #72]	; (801099c <LmhpComplianceOnMlmeConfirm+0x54>)
 8010952:	781b      	ldrb	r3, [r3, #0]
 8010954:	f083 0301 	eor.w	r3, r3, #1
 8010958:	b2db      	uxtb	r3, r3
 801095a:	2b00      	cmp	r3, #0
 801095c:	d116      	bne.n	801098c <LmhpComplianceOnMlmeConfirm+0x44>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 801095e:	4b0f      	ldr	r3, [pc, #60]	; (801099c <LmhpComplianceOnMlmeConfirm+0x54>)
 8010960:	785b      	ldrb	r3, [r3, #1]
 8010962:	f083 0301 	eor.w	r3, r3, #1
 8010966:	b2db      	uxtb	r3, r3
 8010968:	2b00      	cmp	r3, #0
 801096a:	d111      	bne.n	8010990 <LmhpComplianceOnMlmeConfirm+0x48>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	781b      	ldrb	r3, [r3, #0]
 8010970:	2b04      	cmp	r3, #4
 8010972:	d10e      	bne.n	8010992 <LmhpComplianceOnMlmeConfirm+0x4a>
    {
        ComplianceTestState.LinkCheck = true;
 8010974:	4b09      	ldr	r3, [pc, #36]	; (801099c <LmhpComplianceOnMlmeConfirm+0x54>)
 8010976:	2201      	movs	r2, #1
 8010978:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	7a1a      	ldrb	r2, [r3, #8]
 801097e:	4b07      	ldr	r3, [pc, #28]	; (801099c <LmhpComplianceOnMlmeConfirm+0x54>)
 8010980:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	7a5a      	ldrb	r2, [r3, #9]
 8010986:	4b05      	ldr	r3, [pc, #20]	; (801099c <LmhpComplianceOnMlmeConfirm+0x54>)
 8010988:	741a      	strb	r2, [r3, #16]
 801098a:	e002      	b.n	8010992 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 801098c:	bf00      	nop
 801098e:	e000      	b.n	8010992 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 8010990:	bf00      	nop
    }
}
 8010992:	370c      	adds	r7, #12
 8010994:	46bd      	mov	sp, r7
 8010996:	bc80      	pop	{r7}
 8010998:	4770      	bx	lr
 801099a:	bf00      	nop
 801099c:	200033d8 	.word	0x200033d8

080109a0 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess( void )
{
 80109a0:	b590      	push	{r4, r7, lr}
 80109a2:	b083      	sub	sp, #12
 80109a4:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 80109a6:	4b33      	ldr	r3, [pc, #204]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109a8:	781b      	ldrb	r3, [r3, #0]
 80109aa:	f083 0301 	eor.w	r3, r3, #1
 80109ae:	b2db      	uxtb	r3, r3
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d002      	beq.n	80109ba <LmhpComplianceTxProcess+0x1a>
    {
        return LORAMAC_HANDLER_ERROR;
 80109b4:	f04f 33ff 	mov.w	r3, #4294967295
 80109b8:	e058      	b.n	8010a6c <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.IsRunning == false )
 80109ba:	4b2e      	ldr	r3, [pc, #184]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109bc:	785b      	ldrb	r3, [r3, #1]
 80109be:	f083 0301 	eor.w	r3, r3, #1
 80109c2:	b2db      	uxtb	r3, r3
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d001      	beq.n	80109cc <LmhpComplianceTxProcess+0x2c>
    {
        return LORAMAC_HANDLER_SUCCESS;
 80109c8:	2300      	movs	r3, #0
 80109ca:	e04f      	b.n	8010a6c <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.LinkCheck == true )
 80109cc:	4b29      	ldr	r3, [pc, #164]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109ce:	7b9b      	ldrb	r3, [r3, #14]
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d019      	beq.n	8010a08 <LmhpComplianceTxProcess+0x68>
    {
        ComplianceTestState.LinkCheck = false;
 80109d4:	4b27      	ldr	r3, [pc, #156]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109d6:	2200      	movs	r2, #0
 80109d8:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 80109da:	4b26      	ldr	r3, [pc, #152]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109dc:	2203      	movs	r2, #3
 80109de:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 80109e0:	4b24      	ldr	r3, [pc, #144]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109e2:	689b      	ldr	r3, [r3, #8]
 80109e4:	2205      	movs	r2, #5
 80109e6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 80109e8:	4b22      	ldr	r3, [pc, #136]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109ea:	689b      	ldr	r3, [r3, #8]
 80109ec:	3301      	adds	r3, #1
 80109ee:	4a21      	ldr	r2, [pc, #132]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109f0:	7bd2      	ldrb	r2, [r2, #15]
 80109f2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 80109f4:	4b1f      	ldr	r3, [pc, #124]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109f6:	689b      	ldr	r3, [r3, #8]
 80109f8:	3302      	adds	r3, #2
 80109fa:	4a1e      	ldr	r2, [pc, #120]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 80109fc:	7c12      	ldrb	r2, [r2, #16]
 80109fe:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.State = 1;
 8010a00:	4b1c      	ldr	r3, [pc, #112]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a02:	2201      	movs	r2, #1
 8010a04:	709a      	strb	r2, [r3, #2]
 8010a06:	e01c      	b.n	8010a42 <LmhpComplianceTxProcess+0xa2>
    }
    else
    {
        switch( ComplianceTestState.State )
 8010a08:	4b1a      	ldr	r3, [pc, #104]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a0a:	789b      	ldrb	r3, [r3, #2]
 8010a0c:	2b01      	cmp	r3, #1
 8010a0e:	d005      	beq.n	8010a1c <LmhpComplianceTxProcess+0x7c>
 8010a10:	2b04      	cmp	r3, #4
 8010a12:	d116      	bne.n	8010a42 <LmhpComplianceTxProcess+0xa2>
        {
        case 4:
            ComplianceTestState.State = 1;
 8010a14:	4b17      	ldr	r3, [pc, #92]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a16:	2201      	movs	r2, #1
 8010a18:	709a      	strb	r2, [r3, #2]
            break;
 8010a1a:	e012      	b.n	8010a42 <LmhpComplianceTxProcess+0xa2>
        case 1:
            ComplianceTestState.DataBufferSize = 2;
 8010a1c:	4b15      	ldr	r3, [pc, #84]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a1e:	2202      	movs	r2, #2
 8010a20:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 8010a22:	4b14      	ldr	r3, [pc, #80]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a24:	899b      	ldrh	r3, [r3, #12]
 8010a26:	0a1b      	lsrs	r3, r3, #8
 8010a28:	b29a      	uxth	r2, r3
 8010a2a:	4b12      	ldr	r3, [pc, #72]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a2c:	689b      	ldr	r3, [r3, #8]
 8010a2e:	b2d2      	uxtb	r2, r2
 8010a30:	701a      	strb	r2, [r3, #0]
            ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 8010a32:	4b10      	ldr	r3, [pc, #64]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a34:	899a      	ldrh	r2, [r3, #12]
 8010a36:	4b0f      	ldr	r3, [pc, #60]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a38:	689b      	ldr	r3, [r3, #8]
 8010a3a:	3301      	adds	r3, #1
 8010a3c:	b2d2      	uxtb	r2, r2
 8010a3e:	701a      	strb	r2, [r3, #0]
            break;
 8010a40:	bf00      	nop
        }
    }

    LmHandlerAppData_t appData =
 8010a42:	23e0      	movs	r3, #224	; 0xe0
 8010a44:	703b      	strb	r3, [r7, #0]
    {
        .Buffer = ComplianceTestState.DataBuffer,
        .BufferSize = ComplianceTestState.DataBufferSize,
 8010a46:	4b0b      	ldr	r3, [pc, #44]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a48:	799b      	ldrb	r3, [r3, #6]
    LmHandlerAppData_t appData =
 8010a4a:	707b      	strb	r3, [r7, #1]
        .Buffer = ComplianceTestState.DataBuffer,
 8010a4c:	4b09      	ldr	r3, [pc, #36]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a4e:	689b      	ldr	r3, [r3, #8]
    LmHandlerAppData_t appData =
 8010a50:	607b      	str	r3, [r7, #4]
        .Port = COMPLIANCE_PORT
    };

    // Schedule next transmission
    TimerStart( &ComplianceTxNextPacketTimer );
 8010a52:	4809      	ldr	r0, [pc, #36]	; (8010a78 <LmhpComplianceTxProcess+0xd8>)
 8010a54:	f00e ff60 	bl	801f918 <UTIL_TIMER_Start>

    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, NULL, true );
 8010a58:	4b08      	ldr	r3, [pc, #32]	; (8010a7c <LmhpComplianceTxProcess+0xdc>)
 8010a5a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8010a5c:	4b05      	ldr	r3, [pc, #20]	; (8010a74 <LmhpComplianceTxProcess+0xd4>)
 8010a5e:	78db      	ldrb	r3, [r3, #3]
 8010a60:	4619      	mov	r1, r3
 8010a62:	4638      	mov	r0, r7
 8010a64:	2301      	movs	r3, #1
 8010a66:	2200      	movs	r2, #0
 8010a68:	47a0      	blx	r4
 8010a6a:	4603      	mov	r3, r0
}
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	370c      	adds	r7, #12
 8010a70:	46bd      	mov	sp, r7
 8010a72:	bd90      	pop	{r4, r7, pc}
 8010a74:	200033d8 	.word	0x200033d8
 8010a78:	200033c0 	.word	0x200033c0
 8010a7c:	200000d0 	.word	0x200000d0

08010a80 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b0a2      	sub	sp, #136	; 0x88
 8010a84:	af02      	add	r7, sp, #8
 8010a86:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 8010a88:	4ba2      	ldr	r3, [pc, #648]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010a8a:	781b      	ldrb	r3, [r3, #0]
 8010a8c:	f083 0301 	eor.w	r3, r3, #1
 8010a90:	b2db      	uxtb	r3, r3
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	f040 81c0 	bne.w	8010e18 <LmhpComplianceOnMcpsIndication+0x398>
    {
        return;
    }

    if( mcpsIndication->RxData == false )
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	7b5b      	ldrb	r3, [r3, #13]
 8010a9c:	f083 0301 	eor.w	r3, r3, #1
 8010aa0:	b2db      	uxtb	r3, r3
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f040 81ba 	bne.w	8010e1c <LmhpComplianceOnMcpsIndication+0x39c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 8010aa8:	4b9a      	ldr	r3, [pc, #616]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010aaa:	785b      	ldrb	r3, [r3, #1]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d00c      	beq.n	8010aca <LmhpComplianceOnMcpsIndication+0x4a>
        (mcpsIndication->AckReceived == 0))
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	7b9b      	ldrb	r3, [r3, #14]
 8010ab4:	f083 0301 	eor.w	r3, r3, #1
 8010ab8:	b2db      	uxtb	r3, r3
    if ((ComplianceTestState.IsRunning == true) &&
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d005      	beq.n	8010aca <LmhpComplianceOnMcpsIndication+0x4a>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 8010abe:	4b95      	ldr	r3, [pc, #596]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010ac0:	899b      	ldrh	r3, [r3, #12]
 8010ac2:	3301      	adds	r3, #1
 8010ac4:	b29a      	uxth	r2, r3
 8010ac6:	4b93      	ldr	r3, [pc, #588]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010ac8:	819a      	strh	r2, [r3, #12]
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	78db      	ldrb	r3, [r3, #3]
 8010ace:	2be0      	cmp	r3, #224	; 0xe0
 8010ad0:	f040 81a6 	bne.w	8010e20 <LmhpComplianceOnMcpsIndication+0x3a0>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 8010ad4:	4b8f      	ldr	r3, [pc, #572]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010ad6:	785b      	ldrb	r3, [r3, #1]
 8010ad8:	f083 0301 	eor.w	r3, r3, #1
 8010adc:	b2db      	uxtb	r3, r3
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d060      	beq.n	8010ba4 <LmhpComplianceOnMcpsIndication+0x124>
    {
        // Check compliance test enable command (i)
        if( ( mcpsIndication->BufferSize == 4 ) &&
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	7b1b      	ldrb	r3, [r3, #12]
 8010ae6:	2b04      	cmp	r3, #4
 8010ae8:	f040 819f 	bne.w	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	689b      	ldr	r3, [r3, #8]
 8010af0:	781b      	ldrb	r3, [r3, #0]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 8010af2:	2b01      	cmp	r3, #1
 8010af4:	f040 8199 	bne.w	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	689b      	ldr	r3, [r3, #8]
 8010afc:	3301      	adds	r3, #1
 8010afe:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 8010b00:	2b01      	cmp	r3, #1
 8010b02:	f040 8192 	bne.w	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	689b      	ldr	r3, [r3, #8]
 8010b0a:	3302      	adds	r3, #2
 8010b0c:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 8010b0e:	2b01      	cmp	r3, #1
 8010b10:	f040 818b 	bne.w	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[3] == 0x01 ) )
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	689b      	ldr	r3, [r3, #8]
 8010b18:	3303      	adds	r3, #3
 8010b1a:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 8010b1c:	2b01      	cmp	r3, #1
 8010b1e:	f040 8184 	bne.w	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        {
            MibRequestConfirm_t mibReq;

            // Initialize compliance test mode context
            ComplianceTestState.IsTxConfirmed = false;
 8010b22:	4b7c      	ldr	r3, [pc, #496]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b24:	2200      	movs	r2, #0
 8010b26:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.Port = 224;
 8010b28:	4b7a      	ldr	r3, [pc, #488]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b2a:	22e0      	movs	r2, #224	; 0xe0
 8010b2c:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 8010b2e:	4b79      	ldr	r3, [pc, #484]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b30:	2202      	movs	r2, #2
 8010b32:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 8010b34:	4b77      	ldr	r3, [pc, #476]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b36:	2200      	movs	r2, #0
 8010b38:	819a      	strh	r2, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 8010b3a:	4b76      	ldr	r3, [pc, #472]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	739a      	strb	r2, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 8010b40:	4b74      	ldr	r3, [pc, #464]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b42:	2200      	movs	r2, #0
 8010b44:	73da      	strb	r2, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 8010b46:	4b73      	ldr	r3, [pc, #460]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b48:	2200      	movs	r2, #0
 8010b4a:	741a      	strb	r2, [r3, #16]
            ComplianceTestState.IsRunning = true;
 8010b4c:	4b71      	ldr	r3, [pc, #452]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b4e:	2201      	movs	r2, #1
 8010b50:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 8010b52:	4b70      	ldr	r3, [pc, #448]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010b54:	2201      	movs	r2, #1
 8010b56:	709a      	strb	r2, [r3, #2]

            // Enable ADR while in compliance test mode
            mibReq.Type = MIB_ADR;
 8010b58:	2304      	movs	r3, #4
 8010b5a:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AdrEnable = true;
 8010b5c:	2301      	movs	r3, #1
 8010b5e:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 8010b60:	f107 0308 	add.w	r3, r7, #8
 8010b64:	4618      	mov	r0, r3
 8010b66:	f004 f829 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

            // Disable duty cycle enforcement while in compliance test mode
            LoRaMacTestSetDutyCycleOn( false );
 8010b6a:	2000      	movs	r0, #0
 8010b6c:	f004 fd9a 	bl	80156a4 <LoRaMacTestSetDutyCycleOn>

            // Stop peripherals
            if( LmhpComplianceParams->StopPeripherals != NULL )
 8010b70:	4b69      	ldr	r3, [pc, #420]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	685b      	ldr	r3, [r3, #4]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d003      	beq.n	8010b82 <LmhpComplianceOnMcpsIndication+0x102>
            {
                LmhpComplianceParams->StopPeripherals( );
 8010b7a:	4b67      	ldr	r3, [pc, #412]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	685b      	ldr	r3, [r3, #4]
 8010b80:	4798      	blx	r3
            }
            // Initialize compliance protocol transmission timer
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 8010b82:	2300      	movs	r3, #0
 8010b84:	9300      	str	r3, [sp, #0]
 8010b86:	4b65      	ldr	r3, [pc, #404]	; (8010d1c <LmhpComplianceOnMcpsIndication+0x29c>)
 8010b88:	2200      	movs	r2, #0
 8010b8a:	f04f 31ff 	mov.w	r1, #4294967295
 8010b8e:	4864      	ldr	r0, [pc, #400]	; (8010d20 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8010b90:	f00e fe8c 	bl	801f8ac <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 8010b94:	f241 3188 	movw	r1, #5000	; 0x1388
 8010b98:	4861      	ldr	r0, [pc, #388]	; (8010d20 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8010b9a:	f00e ff9b 	bl	801fad4 <UTIL_TIMER_SetPeriod>

            // Confirm compliance test protocol activation
            LmhpComplianceTxProcess( );
 8010b9e:	f7ff feff 	bl	80109a0 <LmhpComplianceTxProcess>
 8010ba2:	e142      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
    }
    else
    {

        // Parse compliance test protocol
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	689b      	ldr	r3, [r3, #8]
 8010ba8:	781a      	ldrb	r2, [r3, #0]
 8010baa:	4b5a      	ldr	r3, [pc, #360]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010bac:	709a      	strb	r2, [r3, #2]
        switch( ComplianceTestState.State )
 8010bae:	4b59      	ldr	r3, [pc, #356]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010bb0:	789b      	ldrb	r3, [r3, #2]
 8010bb2:	2b0a      	cmp	r3, #10
 8010bb4:	f200 8136 	bhi.w	8010e24 <LmhpComplianceOnMcpsIndication+0x3a4>
 8010bb8:	a201      	add	r2, pc, #4	; (adr r2, 8010bc0 <LmhpComplianceOnMcpsIndication+0x140>)
 8010bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bbe:	bf00      	nop
 8010bc0:	08010bed 	.word	0x08010bed
 8010bc4:	08010c37 	.word	0x08010c37
 8010bc8:	08010c3f 	.word	0x08010c3f
 8010bcc:	08010c4d 	.word	0x08010c4d
 8010bd0:	08010c5b 	.word	0x08010c5b
 8010bd4:	08010cb3 	.word	0x08010cb3
 8010bd8:	08010cc5 	.word	0x08010cc5
 8010bdc:	08010d29 	.word	0x08010d29
 8010be0:	08010dd1 	.word	0x08010dd1
 8010be4:	08010de3 	.word	0x08010de3
 8010be8:	08010dfd 	.word	0x08010dfd
        {
        case 0: // Check compliance test disable command (ii)
            {
                MibRequestConfirm_t mibReq;

                TimerStop( &ComplianceTxNextPacketTimer );
 8010bec:	484c      	ldr	r0, [pc, #304]	; (8010d20 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8010bee:	f00e ff01 	bl	801f9f4 <UTIL_TIMER_Stop>

                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 8010bf2:	4b48      	ldr	r3, [pc, #288]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010bf4:	2200      	movs	r2, #0
 8010bf6:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 8010bf8:	4b46      	ldr	r3, [pc, #280]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010bfa:	2200      	movs	r2, #0
 8010bfc:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 8010bfe:	2304      	movs	r3, #4
 8010c00:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8010c02:	4b45      	ldr	r3, [pc, #276]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	781b      	ldrb	r3, [r3, #0]
 8010c08:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 8010c0a:	f107 0308 	add.w	r3, r7, #8
 8010c0e:	4618      	mov	r0, r3
 8010c10:	f003 ffd4 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 8010c14:	4b40      	ldr	r3, [pc, #256]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	785b      	ldrb	r3, [r3, #1]
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	f004 fd42 	bl	80156a4 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 8010c20:	4b3d      	ldr	r3, [pc, #244]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	689b      	ldr	r3, [r3, #8]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	f000 80fe 	beq.w	8010e28 <LmhpComplianceOnMcpsIndication+0x3a8>
                {
                    LmhpComplianceParams->StartPeripherals( );
 8010c2c:	4b3a      	ldr	r3, [pc, #232]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	689b      	ldr	r3, [r3, #8]
 8010c32:	4798      	blx	r3
                }
            }
            break;
 8010c34:	e0f8      	b.n	8010e28 <LmhpComplianceOnMcpsIndication+0x3a8>
        case 1: // (iii, iv)
            ComplianceTestState.DataBufferSize = 2;
 8010c36:	4b37      	ldr	r3, [pc, #220]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c38:	2202      	movs	r2, #2
 8010c3a:	719a      	strb	r2, [r3, #6]
            break;
 8010c3c:	e0f5      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 2: // Enable confirmed messages (v)
            ComplianceTestState.IsTxConfirmed = true;
 8010c3e:	4b35      	ldr	r3, [pc, #212]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c40:	2201      	movs	r2, #1
 8010c42:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 8010c44:	4b33      	ldr	r3, [pc, #204]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c46:	2201      	movs	r2, #1
 8010c48:	709a      	strb	r2, [r3, #2]
            break;
 8010c4a:	e0ee      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 3:  // Disable confirmed messages (vi)
            ComplianceTestState.IsTxConfirmed = false;
 8010c4c:	4b31      	ldr	r3, [pc, #196]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c4e:	2200      	movs	r2, #0
 8010c50:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 8010c52:	4b30      	ldr	r3, [pc, #192]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c54:	2201      	movs	r2, #1
 8010c56:	709a      	strb	r2, [r3, #2]
            break;
 8010c58:	e0e7      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 4: // (vii)
            ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	7b1a      	ldrb	r2, [r3, #12]
 8010c5e:	4b2d      	ldr	r3, [pc, #180]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c60:	719a      	strb	r2, [r3, #6]

            ComplianceTestState.DataBuffer[0] = 4;
 8010c62:	4b2c      	ldr	r3, [pc, #176]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c64:	689b      	ldr	r3, [r3, #8]
 8010c66:	2204      	movs	r2, #4
 8010c68:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 8010c6a:	2301      	movs	r3, #1
 8010c6c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8010c70:	e012      	b.n	8010c98 <LmhpComplianceOnMcpsIndication+0x218>
            {
                ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	689a      	ldr	r2, [r3, #8]
 8010c76:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8010c7a:	4413      	add	r3, r2
 8010c7c:	781a      	ldrb	r2, [r3, #0]
 8010c7e:	4b25      	ldr	r3, [pc, #148]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c80:	6899      	ldr	r1, [r3, #8]
 8010c82:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8010c86:	440b      	add	r3, r1
 8010c88:	3201      	adds	r2, #1
 8010c8a:	b2d2      	uxtb	r2, r2
 8010c8c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 8010c8e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8010c92:	3301      	adds	r3, #1
 8010c94:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8010c98:	4b1e      	ldr	r3, [pc, #120]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c9a:	795a      	ldrb	r2, [r3, #5]
 8010c9c:	4b1d      	ldr	r3, [pc, #116]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010c9e:	799b      	ldrb	r3, [r3, #6]
 8010ca0:	4293      	cmp	r3, r2
 8010ca2:	bf28      	it	cs
 8010ca4:	4613      	movcs	r3, r2
 8010ca6:	b2db      	uxtb	r3, r3
 8010ca8:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8010cac:	429a      	cmp	r2, r3
 8010cae:	d3e0      	bcc.n	8010c72 <LmhpComplianceOnMcpsIndication+0x1f2>
            }
            break;
 8010cb0:	e0bb      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 5: // (viii)
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_LINK_CHECK;
 8010cb2:	2304      	movs	r3, #4
 8010cb4:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

                LoRaMacMlmeRequest( &mlmeReq );
 8010cb8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	f004 fabb 	bl	8015238 <LoRaMacMlmeRequest>
            }
            break;
 8010cc2:	e0b2      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 6: // (ix)
            {
                MibRequestConfirm_t mibReq;

                TimerStop(&ComplianceTxNextPacketTimer);
 8010cc4:	4816      	ldr	r0, [pc, #88]	; (8010d20 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8010cc6:	f00e fe95 	bl	801f9f4 <UTIL_TIMER_Stop>

                // Disable TestMode and revert back to normal operation
                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 8010cca:	4b12      	ldr	r3, [pc, #72]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010ccc:	2200      	movs	r2, #0
 8010cce:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 8010cd0:	4b10      	ldr	r3, [pc, #64]	; (8010d14 <LmhpComplianceOnMcpsIndication+0x294>)
 8010cd2:	2200      	movs	r2, #0
 8010cd4:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 8010cd6:	2304      	movs	r3, #4
 8010cd8:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8010cda:	4b0f      	ldr	r3, [pc, #60]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	781b      	ldrb	r3, [r3, #0]
 8010ce0:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 8010ce2:	f107 0308 	add.w	r3, r7, #8
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	f003 ff68 	bl	8014bbc <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 8010cec:	4b0a      	ldr	r3, [pc, #40]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	785b      	ldrb	r3, [r3, #1]
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	f004 fcd6 	bl	80156a4 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 8010cf8:	4b07      	ldr	r3, [pc, #28]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	689b      	ldr	r3, [r3, #8]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d003      	beq.n	8010d0a <LmhpComplianceOnMcpsIndication+0x28a>
                {
                    LmhpComplianceParams->StartPeripherals( );
 8010d02:	4b05      	ldr	r3, [pc, #20]	; (8010d18 <LmhpComplianceOnMcpsIndication+0x298>)
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	689b      	ldr	r3, [r3, #8]
 8010d08:	4798      	blx	r3
                }

                LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA );
 8010d0a:	4b06      	ldr	r3, [pc, #24]	; (8010d24 <LmhpComplianceOnMcpsIndication+0x2a4>)
 8010d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d0e:	2002      	movs	r0, #2
 8010d10:	4798      	blx	r3
            }
            break;
 8010d12:	e08a      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
 8010d14:	200033d8 	.word	0x200033d8
 8010d18:	200033ec 	.word	0x200033ec
 8010d1c:	08010e41 	.word	0x08010e41
 8010d20:	200033c0 	.word	0x200033c0
 8010d24:	200000d0 	.word	0x200000d0
        case 7: // (x)
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 3 )
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	7b1b      	ldrb	r3, [r3, #12]
 8010d2c:	2b03      	cmp	r3, #3
 8010d2e:	d113      	bne.n	8010d58 <LmhpComplianceOnMcpsIndication+0x2d8>
                {
                    mlmeReq.Type = MLME_TXCW;
 8010d30:	2305      	movs	r3, #5
 8010d32:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	689b      	ldr	r3, [r3, #8]
 8010d3a:	3301      	adds	r3, #1
 8010d3c:	781b      	ldrb	r3, [r3, #0]
 8010d3e:	021b      	lsls	r3, r3, #8
 8010d40:	b21a      	sxth	r2, r3
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	689b      	ldr	r3, [r3, #8]
 8010d46:	3302      	adds	r3, #2
 8010d48:	781b      	ldrb	r3, [r3, #0]
 8010d4a:	b21b      	sxth	r3, r3
 8010d4c:	4313      	orrs	r3, r2
 8010d4e:	b21b      	sxth	r3, r3
 8010d50:	b29b      	uxth	r3, r3
 8010d52:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8010d56:	e032      	b.n	8010dbe <LmhpComplianceOnMcpsIndication+0x33e>
                }
                else if( mcpsIndication->BufferSize == 7 )
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	7b1b      	ldrb	r3, [r3, #12]
 8010d5c:	2b07      	cmp	r3, #7
 8010d5e:	d12e      	bne.n	8010dbe <LmhpComplianceOnMcpsIndication+0x33e>
                {
                    mlmeReq.Type = MLME_TXCW_1;
 8010d60:	2306      	movs	r3, #6
 8010d62:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	689b      	ldr	r3, [r3, #8]
 8010d6a:	3301      	adds	r3, #1
 8010d6c:	781b      	ldrb	r3, [r3, #0]
 8010d6e:	021b      	lsls	r3, r3, #8
 8010d70:	b21a      	sxth	r2, r3
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	689b      	ldr	r3, [r3, #8]
 8010d76:	3302      	adds	r3, #2
 8010d78:	781b      	ldrb	r3, [r3, #0]
 8010d7a:	b21b      	sxth	r3, r3
 8010d7c:	4313      	orrs	r3, r2
 8010d7e:	b21b      	sxth	r3, r3
 8010d80:	b29b      	uxth	r3, r3
 8010d82:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
                    mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	689b      	ldr	r3, [r3, #8]
 8010d8a:	3303      	adds	r3, #3
 8010d8c:	781b      	ldrb	r3, [r3, #0]
 8010d8e:	041a      	lsls	r2, r3, #16
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	689b      	ldr	r3, [r3, #8]
 8010d94:	3304      	adds	r3, #4
 8010d96:	781b      	ldrb	r3, [r3, #0]
 8010d98:	021b      	lsls	r3, r3, #8
 8010d9a:	4313      	orrs	r3, r2
 8010d9c:	687a      	ldr	r2, [r7, #4]
 8010d9e:	6892      	ldr	r2, [r2, #8]
 8010da0:	3205      	adds	r2, #5
 8010da2:	7812      	ldrb	r2, [r2, #0]
 8010da4:	4313      	orrs	r3, r2
 8010da6:	461a      	mov	r2, r3
 8010da8:	2364      	movs	r3, #100	; 0x64
 8010daa:	fb02 f303 	mul.w	r3, r2, r3
 8010dae:	65fb      	str	r3, [r7, #92]	; 0x5c
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	689b      	ldr	r3, [r3, #8]
 8010db4:	3306      	adds	r3, #6
 8010db6:	781b      	ldrb	r3, [r3, #0]
 8010db8:	b25b      	sxtb	r3, r3
 8010dba:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                }
                LoRaMacMlmeRequest( &mlmeReq );
 8010dbe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f004 fa38 	bl	8015238 <LoRaMacMlmeRequest>
                ComplianceTestState.State = 1;
 8010dc8:	4b19      	ldr	r3, [pc, #100]	; (8010e30 <LmhpComplianceOnMcpsIndication+0x3b0>)
 8010dca:	2201      	movs	r2, #1
 8010dcc:	709a      	strb	r2, [r3, #2]
            }
            break;
 8010dce:	e02c      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 8: // Send DeviceTimeReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_DEVICE_TIME;
 8010dd0:	230a      	movs	r3, #10
 8010dd2:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                LoRaMacMlmeRequest( &mlmeReq );
 8010dd6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010dda:	4618      	mov	r0, r3
 8010ddc:	f004 fa2c 	bl	8015238 <LoRaMacMlmeRequest>
            }
            break;
 8010de0:	e023      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 9: // Switch end device Class
            {
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_DEVICE_CLASS;
 8010de2:	2300      	movs	r3, #0
 8010de4:	723b      	strb	r3, [r7, #8]
                // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
                mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	689b      	ldr	r3, [r3, #8]
 8010dea:	3301      	adds	r3, #1
 8010dec:	781b      	ldrb	r3, [r3, #0]
 8010dee:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 8010df0:	f107 0308 	add.w	r3, r7, #8
 8010df4:	4618      	mov	r0, r3
 8010df6:	f003 fee1 	bl	8014bbc <LoRaMacMibSetRequestConfirm>
            }
            break;
 8010dfa:	e016      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        case 10: // Send PingSlotInfoReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_PING_SLOT_INFO;
 8010dfc:	230d      	movs	r3, #13
 8010dfe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	689b      	ldr	r3, [r3, #8]
 8010e06:	785b      	ldrb	r3, [r3, #1]
 8010e08:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

                LoRaMacMlmeRequest( &mlmeReq );
 8010e0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010e10:	4618      	mov	r0, r3
 8010e12:	f004 fa11 	bl	8015238 <LoRaMacMlmeRequest>
            }
            break;
 8010e16:	e008      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 8010e18:	bf00      	nop
 8010e1a:	e006      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 8010e1c:	bf00      	nop
 8010e1e:	e004      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 8010e20:	bf00      	nop
 8010e22:	e002      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
        default:
            break;
 8010e24:	bf00      	nop
 8010e26:	e000      	b.n	8010e2a <LmhpComplianceOnMcpsIndication+0x3aa>
            break;
 8010e28:	bf00      	nop
        }
    }
}
 8010e2a:	3780      	adds	r7, #128	; 0x80
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	bd80      	pop	{r7, pc}
 8010e30:	200033d8 	.word	0x200033d8

08010e34 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 8010e34:	b480      	push	{r7}
 8010e36:	af00      	add	r7, sp, #0
    /* Nothing to process */
}
 8010e38:	bf00      	nop
 8010e3a:	46bd      	mov	sp, r7
 8010e3c:	bc80      	pop	{r7}
 8010e3e:	4770      	bx	lr

08010e40 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void* context )
{
 8010e40:	b580      	push	{r7, lr}
 8010e42:	b082      	sub	sp, #8
 8010e44:	af00      	add	r7, sp, #0
 8010e46:	6078      	str	r0, [r7, #4]
    LmhpComplianceTxProcess( );
 8010e48:	f7ff fdaa 	bl	80109a0 <LmhpComplianceTxProcess>
}
 8010e4c:	bf00      	nop
 8010e4e:	3708      	adds	r7, #8
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}

08010e54 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 8010e54:	b590      	push	{r4, r7, lr}
 8010e56:	b083      	sub	sp, #12
 8010e58:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8010e5a:	f00e fee5 	bl	801fc28 <UTIL_TIMER_GetCurrentTime>
 8010e5e:	4603      	mov	r3, r0
 8010e60:	4a16      	ldr	r2, [pc, #88]	; (8010ebc <OnRadioTxDone+0x68>)
 8010e62:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8010e64:	4c16      	ldr	r4, [pc, #88]	; (8010ec0 <OnRadioTxDone+0x6c>)
 8010e66:	463b      	mov	r3, r7
 8010e68:	4618      	mov	r0, r3
 8010e6a:	f00e fa9b 	bl	801f3a4 <SysTimeGet>
 8010e6e:	f504 734e 	add.w	r3, r4, #824	; 0x338
 8010e72:	463a      	mov	r2, r7
 8010e74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010e78:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 8010e7c:	4a11      	ldr	r2, [pc, #68]	; (8010ec4 <OnRadioTxDone+0x70>)
 8010e7e:	7813      	ldrb	r3, [r2, #0]
 8010e80:	f043 0310 	orr.w	r3, r3, #16
 8010e84:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8010e86:	4b0e      	ldr	r3, [pc, #56]	; (8010ec0 <OnRadioTxDone+0x6c>)
 8010e88:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d00a      	beq.n	8010ea6 <OnRadioTxDone+0x52>
 8010e90:	4b0b      	ldr	r3, [pc, #44]	; (8010ec0 <OnRadioTxDone+0x6c>)
 8010e92:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010e96:	691b      	ldr	r3, [r3, #16]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d004      	beq.n	8010ea6 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8010e9c:	4b08      	ldr	r3, [pc, #32]	; (8010ec0 <OnRadioTxDone+0x6c>)
 8010e9e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010ea2:	691b      	ldr	r3, [r3, #16]
 8010ea4:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 8010ea6:	4b08      	ldr	r3, [pc, #32]	; (8010ec8 <OnRadioTxDone+0x74>)
 8010ea8:	2201      	movs	r2, #1
 8010eaa:	2100      	movs	r1, #0
 8010eac:	2002      	movs	r0, #2
 8010eae:	f00d fcc9 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 8010eb2:	bf00      	nop
 8010eb4:	370c      	adds	r7, #12
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd90      	pop	{r4, r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	20003f0c 	.word	0x20003f0c
 8010ec0:	200033f0 	.word	0x200033f0
 8010ec4:	20003f08 	.word	0x20003f08
 8010ec8:	08022860 	.word	0x08022860

08010ecc <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8010ecc:	b580      	push	{r7, lr}
 8010ece:	b084      	sub	sp, #16
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	60f8      	str	r0, [r7, #12]
 8010ed4:	4608      	mov	r0, r1
 8010ed6:	4611      	mov	r1, r2
 8010ed8:	461a      	mov	r2, r3
 8010eda:	4603      	mov	r3, r0
 8010edc:	817b      	strh	r3, [r7, #10]
 8010ede:	460b      	mov	r3, r1
 8010ee0:	813b      	strh	r3, [r7, #8]
 8010ee2:	4613      	mov	r3, r2
 8010ee4:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 8010ee6:	f00e fe9f 	bl	801fc28 <UTIL_TIMER_GetCurrentTime>
 8010eea:	4603      	mov	r3, r0
 8010eec:	4a16      	ldr	r2, [pc, #88]	; (8010f48 <OnRadioRxDone+0x7c>)
 8010eee:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 8010ef0:	4a15      	ldr	r2, [pc, #84]	; (8010f48 <OnRadioRxDone+0x7c>)
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 8010ef6:	4a14      	ldr	r2, [pc, #80]	; (8010f48 <OnRadioRxDone+0x7c>)
 8010ef8:	897b      	ldrh	r3, [r7, #10]
 8010efa:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 8010efc:	4a12      	ldr	r2, [pc, #72]	; (8010f48 <OnRadioRxDone+0x7c>)
 8010efe:	893b      	ldrh	r3, [r7, #8]
 8010f00:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 8010f02:	4a11      	ldr	r2, [pc, #68]	; (8010f48 <OnRadioRxDone+0x7c>)
 8010f04:	79fb      	ldrb	r3, [r7, #7]
 8010f06:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 8010f08:	4a10      	ldr	r2, [pc, #64]	; (8010f4c <OnRadioRxDone+0x80>)
 8010f0a:	7813      	ldrb	r3, [r2, #0]
 8010f0c:	f043 0308 	orr.w	r3, r3, #8
 8010f10:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8010f12:	4b0f      	ldr	r3, [pc, #60]	; (8010f50 <OnRadioRxDone+0x84>)
 8010f14:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d00a      	beq.n	8010f32 <OnRadioRxDone+0x66>
 8010f1c:	4b0c      	ldr	r3, [pc, #48]	; (8010f50 <OnRadioRxDone+0x84>)
 8010f1e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010f22:	691b      	ldr	r3, [r3, #16]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d004      	beq.n	8010f32 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8010f28:	4b09      	ldr	r3, [pc, #36]	; (8010f50 <OnRadioRxDone+0x84>)
 8010f2a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010f2e:	691b      	ldr	r3, [r3, #16]
 8010f30:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 8010f32:	4b08      	ldr	r3, [pc, #32]	; (8010f54 <OnRadioRxDone+0x88>)
 8010f34:	2201      	movs	r2, #1
 8010f36:	2100      	movs	r1, #0
 8010f38:	2002      	movs	r0, #2
 8010f3a:	f00d fc83 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 8010f3e:	bf00      	nop
 8010f40:	3710      	adds	r7, #16
 8010f42:	46bd      	mov	sp, r7
 8010f44:	bd80      	pop	{r7, pc}
 8010f46:	bf00      	nop
 8010f48:	20003f10 	.word	0x20003f10
 8010f4c:	20003f08 	.word	0x20003f08
 8010f50:	200033f0 	.word	0x200033f0
 8010f54:	08022870 	.word	0x08022870

08010f58 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 8010f5c:	4a0e      	ldr	r2, [pc, #56]	; (8010f98 <OnRadioTxTimeout+0x40>)
 8010f5e:	7813      	ldrb	r3, [r2, #0]
 8010f60:	f043 0304 	orr.w	r3, r3, #4
 8010f64:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8010f66:	4b0d      	ldr	r3, [pc, #52]	; (8010f9c <OnRadioTxTimeout+0x44>)
 8010f68:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d00a      	beq.n	8010f86 <OnRadioTxTimeout+0x2e>
 8010f70:	4b0a      	ldr	r3, [pc, #40]	; (8010f9c <OnRadioTxTimeout+0x44>)
 8010f72:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010f76:	691b      	ldr	r3, [r3, #16]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d004      	beq.n	8010f86 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8010f7c:	4b07      	ldr	r3, [pc, #28]	; (8010f9c <OnRadioTxTimeout+0x44>)
 8010f7e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010f82:	691b      	ldr	r3, [r3, #16]
 8010f84:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 8010f86:	4b06      	ldr	r3, [pc, #24]	; (8010fa0 <OnRadioTxTimeout+0x48>)
 8010f88:	2201      	movs	r2, #1
 8010f8a:	2100      	movs	r1, #0
 8010f8c:	2002      	movs	r0, #2
 8010f8e:	f00d fc59 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 8010f92:	bf00      	nop
 8010f94:	bd80      	pop	{r7, pc}
 8010f96:	bf00      	nop
 8010f98:	20003f08 	.word	0x20003f08
 8010f9c:	200033f0 	.word	0x200033f0
 8010fa0:	08022880 	.word	0x08022880

08010fa4 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 8010fa8:	4a0b      	ldr	r2, [pc, #44]	; (8010fd8 <OnRadioRxError+0x34>)
 8010faa:	7813      	ldrb	r3, [r2, #0]
 8010fac:	f043 0302 	orr.w	r3, r3, #2
 8010fb0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8010fb2:	4b0a      	ldr	r3, [pc, #40]	; (8010fdc <OnRadioRxError+0x38>)
 8010fb4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d00a      	beq.n	8010fd2 <OnRadioRxError+0x2e>
 8010fbc:	4b07      	ldr	r3, [pc, #28]	; (8010fdc <OnRadioRxError+0x38>)
 8010fbe:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010fc2:	691b      	ldr	r3, [r3, #16]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d004      	beq.n	8010fd2 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8010fc8:	4b04      	ldr	r3, [pc, #16]	; (8010fdc <OnRadioRxError+0x38>)
 8010fca:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010fce:	691b      	ldr	r3, [r3, #16]
 8010fd0:	4798      	blx	r3
    }
}
 8010fd2:	bf00      	nop
 8010fd4:	bd80      	pop	{r7, pc}
 8010fd6:	bf00      	nop
 8010fd8:	20003f08 	.word	0x20003f08
 8010fdc:	200033f0 	.word	0x200033f0

08010fe0 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8010fe4:	4a0e      	ldr	r2, [pc, #56]	; (8011020 <OnRadioRxTimeout+0x40>)
 8010fe6:	7813      	ldrb	r3, [r2, #0]
 8010fe8:	f043 0301 	orr.w	r3, r3, #1
 8010fec:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8010fee:	4b0d      	ldr	r3, [pc, #52]	; (8011024 <OnRadioRxTimeout+0x44>)
 8010ff0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d00a      	beq.n	801100e <OnRadioRxTimeout+0x2e>
 8010ff8:	4b0a      	ldr	r3, [pc, #40]	; (8011024 <OnRadioRxTimeout+0x44>)
 8010ffa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010ffe:	691b      	ldr	r3, [r3, #16]
 8011000:	2b00      	cmp	r3, #0
 8011002:	d004      	beq.n	801100e <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011004:	4b07      	ldr	r3, [pc, #28]	; (8011024 <OnRadioRxTimeout+0x44>)
 8011006:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801100a:	691b      	ldr	r3, [r3, #16]
 801100c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 801100e:	4b06      	ldr	r3, [pc, #24]	; (8011028 <OnRadioRxTimeout+0x48>)
 8011010:	2201      	movs	r2, #1
 8011012:	2100      	movs	r1, #0
 8011014:	2002      	movs	r0, #2
 8011016:	f00d fc15 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 801101a:	bf00      	nop
 801101c:	bd80      	pop	{r7, pc}
 801101e:	bf00      	nop
 8011020:	20003f08 	.word	0x20003f08
 8011024:	200033f0 	.word	0x200033f0
 8011028:	08022890 	.word	0x08022890

0801102c <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 801102c:	b480      	push	{r7}
 801102e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8011030:	4b08      	ldr	r3, [pc, #32]	; (8011054 <UpdateRxSlotIdleState+0x28>)
 8011032:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011036:	2b02      	cmp	r3, #2
 8011038:	d004      	beq.n	8011044 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 801103a:	4b07      	ldr	r3, [pc, #28]	; (8011058 <UpdateRxSlotIdleState+0x2c>)
 801103c:	2206      	movs	r2, #6
 801103e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 8011042:	e003      	b.n	801104c <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011044:	4b04      	ldr	r3, [pc, #16]	; (8011058 <UpdateRxSlotIdleState+0x2c>)
 8011046:	2202      	movs	r2, #2
 8011048:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 801104c:	bf00      	nop
 801104e:	46bd      	mov	sp, r7
 8011050:	bc80      	pop	{r7}
 8011052:	4770      	bx	lr
 8011054:	200038f8 	.word	0x200038f8
 8011058:	200033f0 	.word	0x200033f0

0801105c <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b08e      	sub	sp, #56	; 0x38
 8011060:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8011062:	4b44      	ldr	r3, [pc, #272]	; (8011174 <ProcessRadioTxDone+0x118>)
 8011064:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011068:	2b02      	cmp	r3, #2
 801106a:	d002      	beq.n	8011072 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 801106c:	4b42      	ldr	r3, [pc, #264]	; (8011178 <ProcessRadioTxDone+0x11c>)
 801106e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011070:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 8011072:	4b42      	ldr	r3, [pc, #264]	; (801117c <ProcessRadioTxDone+0x120>)
 8011074:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 8011078:	4619      	mov	r1, r3
 801107a:	4841      	ldr	r0, [pc, #260]	; (8011180 <ProcessRadioTxDone+0x124>)
 801107c:	f00e fd2a 	bl	801fad4 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8011080:	483f      	ldr	r0, [pc, #252]	; (8011180 <ProcessRadioTxDone+0x124>)
 8011082:	f00e fc49 	bl	801f918 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 8011086:	4b3d      	ldr	r3, [pc, #244]	; (801117c <ProcessRadioTxDone+0x120>)
 8011088:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 801108c:	4619      	mov	r1, r3
 801108e:	483d      	ldr	r0, [pc, #244]	; (8011184 <ProcessRadioTxDone+0x128>)
 8011090:	f00e fd20 	bl	801fad4 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 8011094:	483b      	ldr	r0, [pc, #236]	; (8011184 <ProcessRadioTxDone+0x128>)
 8011096:	f00e fc3f 	bl	801f918 <UTIL_TIMER_Start>

    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 801109a:	4b36      	ldr	r3, [pc, #216]	; (8011174 <ProcessRadioTxDone+0x118>)
 801109c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80110a0:	2b02      	cmp	r3, #2
 80110a2:	d004      	beq.n	80110ae <ProcessRadioTxDone+0x52>
 80110a4:	4b35      	ldr	r3, [pc, #212]	; (801117c <ProcessRadioTxDone+0x120>)
 80110a6:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d019      	beq.n	80110e2 <ProcessRadioTxDone+0x86>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 80110ae:	2316      	movs	r3, #22
 80110b0:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80110b4:	4b2f      	ldr	r3, [pc, #188]	; (8011174 <ProcessRadioTxDone+0x118>)
 80110b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80110ba:	f107 0220 	add.w	r2, r7, #32
 80110be:	4611      	mov	r1, r2
 80110c0:	4618      	mov	r0, r3
 80110c2:	f006 fb8c 	bl	80177de <RegionGetPhyParam>
 80110c6:	4603      	mov	r3, r0
 80110c8:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 80110ca:	4b2c      	ldr	r3, [pc, #176]	; (801117c <ProcessRadioTxDone+0x120>)
 80110cc:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 80110d0:	69fb      	ldr	r3, [r7, #28]
 80110d2:	4413      	add	r3, r2
 80110d4:	4619      	mov	r1, r3
 80110d6:	482c      	ldr	r0, [pc, #176]	; (8011188 <ProcessRadioTxDone+0x12c>)
 80110d8:	f00e fcfc 	bl	801fad4 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 80110dc:	482a      	ldr	r0, [pc, #168]	; (8011188 <ProcessRadioTxDone+0x12c>)
 80110de:	f00e fc1b 	bl	801f918 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 80110e2:	4b2a      	ldr	r3, [pc, #168]	; (801118c <ProcessRadioTxDone+0x130>)
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	4a23      	ldr	r2, [pc, #140]	; (8011174 <ProcessRadioTxDone+0x118>)
 80110e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 80110ea:	4b24      	ldr	r3, [pc, #144]	; (801117c <ProcessRadioTxDone+0x120>)
 80110ec:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 80110f0:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 80110f2:	4b26      	ldr	r3, [pc, #152]	; (801118c <ProcessRadioTxDone+0x130>)
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 80110f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80110fc:	4618      	mov	r0, r3
 80110fe:	f00e f989 	bl	801f414 <SysTimeGetMcuTime>
 8011102:	4638      	mov	r0, r7
 8011104:	4b1b      	ldr	r3, [pc, #108]	; (8011174 <ProcessRadioTxDone+0x118>)
 8011106:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 801110a:	9200      	str	r2, [sp, #0]
 801110c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8011110:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011114:	ca06      	ldmia	r2, {r1, r2}
 8011116:	f00e f8de 	bl	801f2d6 <SysTimeSub>
 801111a:	f107 0314 	add.w	r3, r7, #20
 801111e:	463a      	mov	r2, r7
 8011120:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011124:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 8011128:	4b14      	ldr	r3, [pc, #80]	; (801117c <ProcessRadioTxDone+0x120>)
 801112a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 801112e:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 8011130:	2301      	movs	r3, #1
 8011132:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011134:	4b0f      	ldr	r3, [pc, #60]	; (8011174 <ProcessRadioTxDone+0x118>)
 8011136:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 801113a:	2b00      	cmp	r3, #0
 801113c:	d101      	bne.n	8011142 <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 801113e:	2300      	movs	r3, #0
 8011140:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 8011142:	4b0c      	ldr	r3, [pc, #48]	; (8011174 <ProcessRadioTxDone+0x118>)
 8011144:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011148:	f107 0208 	add.w	r2, r7, #8
 801114c:	4611      	mov	r1, r2
 801114e:	4618      	mov	r0, r3
 8011150:	f006 fb66 	bl	8017820 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 8011154:	4b09      	ldr	r3, [pc, #36]	; (801117c <ProcessRadioTxDone+0x120>)
 8011156:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 801115a:	f083 0301 	eor.w	r3, r3, #1
 801115e:	b2db      	uxtb	r3, r3
 8011160:	2b00      	cmp	r3, #0
 8011162:	d003      	beq.n	801116c <ProcessRadioTxDone+0x110>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8011164:	4b05      	ldr	r3, [pc, #20]	; (801117c <ProcessRadioTxDone+0x120>)
 8011166:	2200      	movs	r2, #0
 8011168:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    }
}
 801116c:	bf00      	nop
 801116e:	3730      	adds	r7, #48	; 0x30
 8011170:	46bd      	mov	sp, r7
 8011172:	bd80      	pop	{r7, pc}
 8011174:	200038f8 	.word	0x200038f8
 8011178:	08023310 	.word	0x08023310
 801117c:	200033f0 	.word	0x200033f0
 8011180:	20003770 	.word	0x20003770
 8011184:	20003788 	.word	0x20003788
 8011188:	200037e8 	.word	0x200037e8
 801118c:	20003f0c 	.word	0x20003f0c

08011190 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 8011190:	b580      	push	{r7, lr}
 8011192:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8011194:	4b10      	ldr	r3, [pc, #64]	; (80111d8 <PrepareRxDoneAbort+0x48>)
 8011196:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801119a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801119e:	4a0e      	ldr	r2, [pc, #56]	; (80111d8 <PrepareRxDoneAbort+0x48>)
 80111a0:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 80111a4:	4b0c      	ldr	r3, [pc, #48]	; (80111d8 <PrepareRxDoneAbort+0x48>)
 80111a6:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d002      	beq.n	80111b4 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 80111ae:	2000      	movs	r0, #0
 80111b0:	f001 f8f8 	bl	80123a4 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 80111b4:	4a08      	ldr	r2, [pc, #32]	; (80111d8 <PrepareRxDoneAbort+0x48>)
 80111b6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80111ba:	f043 0302 	orr.w	r3, r3, #2
 80111be:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 80111c2:	4a05      	ldr	r2, [pc, #20]	; (80111d8 <PrepareRxDoneAbort+0x48>)
 80111c4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80111c8:	f043 0320 	orr.w	r3, r3, #32
 80111cc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 80111d0:	f7ff ff2c 	bl	801102c <UpdateRxSlotIdleState>
}
 80111d4:	bf00      	nop
 80111d6:	bd80      	pop	{r7, pc}
 80111d8:	200033f0 	.word	0x200033f0

080111dc <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 80111dc:	b5b0      	push	{r4, r5, r7, lr}
 80111de:	b0a6      	sub	sp, #152	; 0x98
 80111e0:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80111e2:	2313      	movs	r3, #19
 80111e4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 80111e8:	4bb9      	ldr	r3, [pc, #740]	; (80114d0 <ProcessRadioRxDone+0x2f4>)
 80111ea:	685b      	ldr	r3, [r3, #4]
 80111ec:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 80111ee:	4bb8      	ldr	r3, [pc, #736]	; (80114d0 <ProcessRadioRxDone+0x2f4>)
 80111f0:	891b      	ldrh	r3, [r3, #8]
 80111f2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 80111f6:	4bb6      	ldr	r3, [pc, #728]	; (80114d0 <ProcessRadioRxDone+0x2f4>)
 80111f8:	895b      	ldrh	r3, [r3, #10]
 80111fa:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 80111fe:	4bb4      	ldr	r3, [pc, #720]	; (80114d0 <ProcessRadioRxDone+0x2f4>)
 8011200:	7b1b      	ldrb	r3, [r3, #12]
 8011202:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 8011206:	2300      	movs	r3, #0
 8011208:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 801120c:	2300      	movs	r3, #0
 801120e:	607b      	str	r3, [r7, #4]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 8011210:	4bb0      	ldr	r3, [pc, #704]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011212:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011216:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 801121a:	2300      	movs	r3, #0
 801121c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 8011220:	2301      	movs	r3, #1
 8011222:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 8011226:	4bac      	ldr	r3, [pc, #688]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011228:	2200      	movs	r2, #0
 801122a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    MacCtx.RxStatus.Rssi = rssi;
 801122e:	4aaa      	ldr	r2, [pc, #680]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011230:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8011234:	f8a2 347c 	strh.w	r3, [r2, #1148]	; 0x47c
    MacCtx.RxStatus.Snr = snr;
 8011238:	4aa7      	ldr	r2, [pc, #668]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 801123a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801123e:	f882 347e 	strb.w	r3, [r2, #1150]	; 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 8011242:	4ba5      	ldr	r3, [pc, #660]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011244:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 8011248:	4ba3      	ldr	r3, [pc, #652]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 801124a:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
    MacCtx.McpsIndication.Port = 0;
 801124e:	4ba2      	ldr	r3, [pc, #648]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011250:	2200      	movs	r2, #0
 8011252:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 8011256:	4ba0      	ldr	r3, [pc, #640]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011258:	2200      	movs	r2, #0
 801125a:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 801125e:	4b9e      	ldr	r3, [pc, #632]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011260:	2200      	movs	r2, #0
 8011262:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 8011266:	4b9c      	ldr	r3, [pc, #624]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011268:	2200      	movs	r2, #0
 801126a:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 801126e:	4b9a      	ldr	r3, [pc, #616]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011270:	2200      	movs	r2, #0
 8011272:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 8011276:	4b98      	ldr	r3, [pc, #608]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011278:	2200      	movs	r2, #0
 801127a:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 801127e:	4b96      	ldr	r3, [pc, #600]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011280:	2200      	movs	r2, #0
 8011282:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
    MacCtx.McpsIndication.DownLinkCounter = 0;
 8011286:	4b94      	ldr	r3, [pc, #592]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011288:	2200      	movs	r2, #0
 801128a:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 801128e:	4b92      	ldr	r3, [pc, #584]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011290:	2200      	movs	r2, #0
 8011292:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 8011296:	4b90      	ldr	r3, [pc, #576]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011298:	2200      	movs	r2, #0
 801129a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 801129e:	4b8e      	ldr	r3, [pc, #568]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 80112a0:	2200      	movs	r2, #0
 80112a2:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434

    Radio.Sleep( );
 80112a6:	4b8d      	ldr	r3, [pc, #564]	; (80114dc <ProcessRadioRxDone+0x300>)
 80112a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112aa:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 80112ac:	488c      	ldr	r0, [pc, #560]	; (80114e0 <ProcessRadioRxDone+0x304>)
 80112ae:	f00e fba1 	bl	801f9f4 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 80112b2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80112b6:	4619      	mov	r1, r3
 80112b8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80112ba:	f004 fb28 	bl	801590e <LoRaMacClassBRxBeacon>
 80112be:	4603      	mov	r3, r0
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d00a      	beq.n	80112da <ProcessRadioRxDone+0xfe>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 80112c4:	4a84      	ldr	r2, [pc, #528]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 80112c6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80112ca:	f8a2 3472 	strh.w	r3, [r2, #1138]	; 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 80112ce:	4a82      	ldr	r2, [pc, #520]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 80112d0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80112d4:	f882 3474 	strb.w	r3, [r2, #1140]	; 0x474
        return;
 80112d8:	e3bf      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80112da:	4b7e      	ldr	r3, [pc, #504]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 80112dc:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80112e0:	2b01      	cmp	r3, #1
 80112e2:	d11e      	bne.n	8011322 <ProcessRadioRxDone+0x146>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80112e4:	f004 fb26 	bl	8015934 <LoRaMacClassBIsPingExpected>
 80112e8:	4603      	mov	r3, r0
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d00a      	beq.n	8011304 <ProcessRadioRxDone+0x128>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80112ee:	2000      	movs	r0, #0
 80112f0:	f004 fad7 	bl	80158a2 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80112f4:	2000      	movs	r0, #0
 80112f6:	f004 faf8 	bl	80158ea <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 80112fa:	4b77      	ldr	r3, [pc, #476]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 80112fc:	2204      	movs	r2, #4
 80112fe:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8011302:	e00e      	b.n	8011322 <ProcessRadioRxDone+0x146>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8011304:	f004 fb1d 	bl	8015942 <LoRaMacClassBIsMulticastExpected>
 8011308:	4603      	mov	r3, r0
 801130a:	2b00      	cmp	r3, #0
 801130c:	d009      	beq.n	8011322 <ProcessRadioRxDone+0x146>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801130e:	2000      	movs	r0, #0
 8011310:	f004 fad1 	bl	80158b6 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8011314:	2000      	movs	r0, #0
 8011316:	f004 faf1 	bl	80158fc <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 801131a:	4b6f      	ldr	r3, [pc, #444]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 801131c:	2205      	movs	r2, #5
 801131e:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 8011322:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8011326:	1c5a      	adds	r2, r3, #1
 8011328:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 801132c:	461a      	mov	r2, r3
 801132e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8011330:	4413      	add	r3, r2
 8011332:	781b      	ldrb	r3, [r3, #0]
 8011334:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 8011338:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 801133c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8011340:	b2db      	uxtb	r3, r3
 8011342:	3b01      	subs	r3, #1
 8011344:	2b06      	cmp	r3, #6
 8011346:	f200 8362 	bhi.w	8011a0e <ProcessRadioRxDone+0x832>
 801134a:	a201      	add	r2, pc, #4	; (adr r2, 8011350 <ProcessRadioRxDone+0x174>)
 801134c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011350:	0801136d 	.word	0x0801136d
 8011354:	08011a0f 	.word	0x08011a0f
 8011358:	080114ed 	.word	0x080114ed
 801135c:	08011a0f 	.word	0x08011a0f
 8011360:	080114e5 	.word	0x080114e5
 8011364:	08011a0f 	.word	0x08011a0f
 8011368:	080119b5 	.word	0x080119b5
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 801136c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8011370:	2b10      	cmp	r3, #16
 8011372:	d806      	bhi.n	8011382 <ProcessRadioRxDone+0x1a6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011374:	4b58      	ldr	r3, [pc, #352]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 8011376:	2201      	movs	r2, #1
 8011378:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 801137c:	f7ff ff08 	bl	8011190 <PrepareRxDoneAbort>
                return;
 8011380:	e36b      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
            }
            macMsgJoinAccept.Buffer = payload;
 8011382:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8011384:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 8011386:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801138a:	b2db      	uxtb	r3, r3
 801138c:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 801138e:	4b51      	ldr	r3, [pc, #324]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011390:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8011394:	2b00      	cmp	r3, #0
 8011396:	d006      	beq.n	80113a6 <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011398:	4b4f      	ldr	r3, [pc, #316]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 801139a:	2201      	movs	r2, #1
 801139c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80113a0:	f7ff fef6 	bl	8011190 <PrepareRxDoneAbort>
                return;
 80113a4:	e359      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 80113a6:	f7fd ff9d 	bl	800f2e4 <SecureElementGetJoinEui>
 80113aa:	4601      	mov	r1, r0
 80113ac:	f107 0308 	add.w	r3, r7, #8
 80113b0:	461a      	mov	r2, r3
 80113b2:	20ff      	movs	r0, #255	; 0xff
 80113b4:	f005 fc92 	bl	8016cdc <LoRaMacCryptoHandleJoinAccept>
 80113b8:	4603      	mov	r3, r0
 80113ba:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 80113be:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d172      	bne.n	80114ac <ProcessRadioRxDone+0x2d0>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 80113c6:	7c7b      	ldrb	r3, [r7, #17]
 80113c8:	461a      	mov	r2, r3
 80113ca:	4b42      	ldr	r3, [pc, #264]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 80113cc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 80113d0:	4b40      	ldr	r3, [pc, #256]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 80113d2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80113d6:	7cbb      	ldrb	r3, [r7, #18]
 80113d8:	021b      	lsls	r3, r3, #8
 80113da:	4313      	orrs	r3, r2
 80113dc:	4a3d      	ldr	r2, [pc, #244]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 80113de:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 80113e2:	4b3c      	ldr	r3, [pc, #240]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 80113e4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80113e8:	7cfb      	ldrb	r3, [r7, #19]
 80113ea:	041b      	lsls	r3, r3, #16
 80113ec:	4313      	orrs	r3, r2
 80113ee:	4a39      	ldr	r2, [pc, #228]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 80113f0:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 80113f4:	697b      	ldr	r3, [r7, #20]
 80113f6:	4a37      	ldr	r2, [pc, #220]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 80113f8:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 80113fc:	7e3b      	ldrb	r3, [r7, #24]
 80113fe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8011402:	b2db      	uxtb	r3, r3
 8011404:	461a      	mov	r2, r3
 8011406:	4b33      	ldr	r3, [pc, #204]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011408:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 801140c:	7e3b      	ldrb	r3, [r7, #24]
 801140e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011412:	b2db      	uxtb	r3, r3
 8011414:	461a      	mov	r2, r3
 8011416:	4b2f      	ldr	r3, [pc, #188]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011418:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 801141c:	7e3b      	ldrb	r3, [r7, #24]
 801141e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8011422:	b2db      	uxtb	r3, r3
 8011424:	461a      	mov	r2, r3
 8011426:	4b2b      	ldr	r3, [pc, #172]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011428:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 801142c:	7e7b      	ldrb	r3, [r7, #25]
 801142e:	461a      	mov	r2, r3
 8011430:	4b28      	ldr	r3, [pc, #160]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011432:	651a      	str	r2, [r3, #80]	; 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 8011434:	4b27      	ldr	r3, [pc, #156]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011438:	2b00      	cmp	r3, #0
 801143a:	d102      	bne.n	8011442 <ProcessRadioRxDone+0x266>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 801143c:	4b25      	ldr	r3, [pc, #148]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 801143e:	2201      	movs	r2, #1
 8011440:	651a      	str	r2, [r3, #80]	; 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 8011442:	4b24      	ldr	r3, [pc, #144]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011446:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801144a:	fb02 f303 	mul.w	r3, r2, r3
 801144e:	4a21      	ldr	r2, [pc, #132]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011450:	6513      	str	r3, [r2, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8011452:	4b20      	ldr	r3, [pc, #128]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011456:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801145a:	4a1e      	ldr	r2, [pc, #120]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 801145c:	6553      	str	r3, [r2, #84]	; 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 801145e:	4b1d      	ldr	r3, [pc, #116]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011460:	2200      	movs	r2, #0
 8011462:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 8011466:	f107 0308 	add.w	r3, r7, #8
 801146a:	3312      	adds	r3, #18
 801146c:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 801146e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8011472:	b2db      	uxtb	r3, r3
 8011474:	3b11      	subs	r3, #17
 8011476:	b2db      	uxtb	r3, r3
 8011478:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 801147c:	4b15      	ldr	r3, [pc, #84]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 801147e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011482:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8011486:	4611      	mov	r1, r2
 8011488:	4618      	mov	r0, r3
 801148a:	f006 fa17 	bl	80178bc <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 801148e:	4b11      	ldr	r3, [pc, #68]	; (80114d4 <ProcessRadioRxDone+0x2f8>)
 8011490:	2202      	movs	r2, #2
 8011492:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8011496:	2001      	movs	r0, #1
 8011498:	f004 ff18 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 801149c:	4603      	mov	r3, r0
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d00e      	beq.n	80114c0 <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 80114a2:	2101      	movs	r1, #1
 80114a4:	2000      	movs	r0, #0
 80114a6:	f004 fe85 	bl	80161b4 <LoRaMacConfirmQueueSetStatus>
 80114aa:	e009      	b.n	80114c0 <ProcessRadioRxDone+0x2e4>
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80114ac:	2001      	movs	r0, #1
 80114ae:	f004 ff0d 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 80114b2:	4603      	mov	r3, r0
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d003      	beq.n	80114c0 <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 80114b8:	2101      	movs	r1, #1
 80114ba:	2007      	movs	r0, #7
 80114bc:	f004 fe7a 	bl	80161b4 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 80114c0:	4a05      	ldr	r2, [pc, #20]	; (80114d8 <ProcessRadioRxDone+0x2fc>)
 80114c2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80114c6:	f043 0308 	orr.w	r3, r3, #8
 80114ca:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 80114ce:	e2a5      	b.n	8011a1c <ProcessRadioRxDone+0x840>
 80114d0:	20003f10 	.word	0x20003f10
 80114d4:	200038f8 	.word	0x200038f8
 80114d8:	200033f0 	.word	0x200033f0
 80114dc:	08023310 	.word	0x08023310
 80114e0:	20003788 	.word	0x20003788
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 80114e4:	4bae      	ldr	r3, [pc, #696]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 80114e6:	2201      	movs	r2, #1
 80114e8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80114ec:	4bad      	ldr	r3, [pc, #692]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 80114ee:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80114f2:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 80114f6:	4baa      	ldr	r3, [pc, #680]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 80114f8:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 80114fc:	b25b      	sxtb	r3, r3
 80114fe:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 8011502:	230d      	movs	r3, #13
 8011504:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 8011508:	4ba6      	ldr	r3, [pc, #664]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 801150a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801150e:	2b00      	cmp	r3, #0
 8011510:	d002      	beq.n	8011518 <ProcessRadioRxDone+0x33c>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8011512:	230e      	movs	r3, #14
 8011514:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011518:	4ba2      	ldr	r3, [pc, #648]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 801151a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801151e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8011522:	4611      	mov	r1, r2
 8011524:	4618      	mov	r0, r3
 8011526:	f006 f95a 	bl	80177de <RegionGetPhyParam>
 801152a:	4603      	mov	r3, r0
 801152c:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 801152e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8011532:	3b0d      	subs	r3, #13
 8011534:	b29b      	uxth	r3, r3
 8011536:	b21b      	sxth	r3, r3
 8011538:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801153c:	b21a      	sxth	r2, r3
 801153e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011540:	b21b      	sxth	r3, r3
 8011542:	429a      	cmp	r2, r3
 8011544:	dc03      	bgt.n	801154e <ProcessRadioRxDone+0x372>
 8011546:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801154a:	2b0b      	cmp	r3, #11
 801154c:	d806      	bhi.n	801155c <ProcessRadioRxDone+0x380>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801154e:	4b94      	ldr	r3, [pc, #592]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 8011550:	2201      	movs	r2, #1
 8011552:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8011556:	f7ff fe1b 	bl	8011190 <PrepareRxDoneAbort>
                return;
 801155a:	e27e      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
            }
            macMsgData.Buffer = payload;
 801155c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801155e:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 8011560:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8011564:	b2db      	uxtb	r3, r3
 8011566:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 801156a:	4b8f      	ldr	r3, [pc, #572]	; (80117a8 <ProcessRadioRxDone+0x5cc>)
 801156c:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 801156e:	23ff      	movs	r3, #255	; 0xff
 8011570:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8011574:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011578:	4618      	mov	r0, r3
 801157a:	f005 feae 	bl	80172da <LoRaMacParserData>
 801157e:	4603      	mov	r3, r0
 8011580:	2b00      	cmp	r3, #0
 8011582:	d006      	beq.n	8011592 <ProcessRadioRxDone+0x3b6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011584:	4b86      	ldr	r3, [pc, #536]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 8011586:	2201      	movs	r2, #1
 8011588:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 801158c:	f7ff fe00 	bl	8011190 <PrepareRxDoneAbort>
                return;
 8011590:	e263      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 8011592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011594:	4a82      	ldr	r2, [pc, #520]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 8011596:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 801159a:	1cba      	adds	r2, r7, #2
 801159c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80115a0:	4611      	mov	r1, r2
 80115a2:	4618      	mov	r0, r3
 80115a4:	f002 fcde 	bl	8013f64 <DetermineFrameType>
 80115a8:	4603      	mov	r3, r0
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d006      	beq.n	80115bc <ProcessRadioRxDone+0x3e0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80115ae:	4b7c      	ldr	r3, [pc, #496]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 80115b0:	2201      	movs	r2, #1
 80115b2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80115b6:	f7ff fdeb 	bl	8011190 <PrepareRxDoneAbort>
                return;
 80115ba:	e24e      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
            }

            //Check if it is a multicast message
            multicast = 0;
 80115bc:	2300      	movs	r3, #0
 80115be:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 80115c2:	2300      	movs	r3, #0
 80115c4:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80115c6:	2300      	movs	r3, #0
 80115c8:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 80115cc:	e049      	b.n	8011662 <ProcessRadioRxDone+0x486>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80115ce:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80115d2:	4a74      	ldr	r2, [pc, #464]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 80115d4:	212c      	movs	r1, #44	; 0x2c
 80115d6:	fb01 f303 	mul.w	r3, r1, r3
 80115da:	4413      	add	r3, r2
 80115dc:	33d4      	adds	r3, #212	; 0xd4
 80115de:	681a      	ldr	r2, [r3, #0]
 80115e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115e2:	429a      	cmp	r2, r3
 80115e4:	d138      	bne.n	8011658 <ProcessRadioRxDone+0x47c>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 80115e6:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80115ea:	4a6e      	ldr	r2, [pc, #440]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 80115ec:	212c      	movs	r1, #44	; 0x2c
 80115ee:	fb01 f303 	mul.w	r3, r1, r3
 80115f2:	4413      	add	r3, r2
 80115f4:	33d2      	adds	r3, #210	; 0xd2
 80115f6:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d02d      	beq.n	8011658 <ProcessRadioRxDone+0x47c>
                {
                    multicast = 1;
 80115fc:	2301      	movs	r3, #1
 80115fe:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 8011602:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8011606:	4a67      	ldr	r2, [pc, #412]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 8011608:	212c      	movs	r1, #44	; 0x2c
 801160a:	fb01 f303 	mul.w	r3, r1, r3
 801160e:	4413      	add	r3, r2
 8011610:	33d3      	adds	r3, #211	; 0xd3
 8011612:	781b      	ldrb	r3, [r3, #0]
 8011614:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 8011618:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801161c:	4a61      	ldr	r2, [pc, #388]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 801161e:	212c      	movs	r1, #44	; 0x2c
 8011620:	fb01 f303 	mul.w	r3, r1, r3
 8011624:	4413      	add	r3, r2
 8011626:	33f0      	adds	r3, #240	; 0xf0
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	607b      	str	r3, [r7, #4]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 801162e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8011632:	4a5c      	ldr	r2, [pc, #368]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 8011634:	212c      	movs	r1, #44	; 0x2c
 8011636:	fb01 f303 	mul.w	r3, r1, r3
 801163a:	4413      	add	r3, r2
 801163c:	33d4      	adds	r3, #212	; 0xd4
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8011644:	4b57      	ldr	r3, [pc, #348]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 8011646:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 801164a:	2b02      	cmp	r3, #2
 801164c:	d10e      	bne.n	801166c <ProcessRadioRxDone+0x490>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 801164e:	4b54      	ldr	r3, [pc, #336]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 8011650:	2203      	movs	r2, #3
 8011652:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
                    }
                    break;
 8011656:	e009      	b.n	801166c <ProcessRadioRxDone+0x490>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8011658:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801165c:	3301      	adds	r3, #1
 801165e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8011662:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8011666:	2b00      	cmp	r3, #0
 8011668:	d0b1      	beq.n	80115ce <ProcessRadioRxDone+0x3f2>
 801166a:	e000      	b.n	801166e <ProcessRadioRxDone+0x492>
                    break;
 801166c:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 801166e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8011672:	2b01      	cmp	r3, #1
 8011674:	d117      	bne.n	80116a6 <ProcessRadioRxDone+0x4ca>
 8011676:	78bb      	ldrb	r3, [r7, #2]
 8011678:	2b03      	cmp	r3, #3
 801167a:	d10d      	bne.n	8011698 <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 801167c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8011680:	f003 0320 	and.w	r3, r3, #32
 8011684:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8011686:	2b00      	cmp	r3, #0
 8011688:	d106      	bne.n	8011698 <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 801168a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801168e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011692:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8011694:	2b00      	cmp	r3, #0
 8011696:	d006      	beq.n	80116a6 <ProcessRadioRxDone+0x4ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011698:	4b41      	ldr	r3, [pc, #260]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 801169a:	2201      	movs	r2, #1
 801169c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80116a0:	f7ff fd76 	bl	8011190 <PrepareRxDoneAbort>
                return;
 80116a4:	e1d9      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 80116a6:	2315      	movs	r3, #21
 80116a8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80116ac:	4b3d      	ldr	r3, [pc, #244]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 80116ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80116b2:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80116b6:	4611      	mov	r1, r2
 80116b8:	4618      	mov	r0, r3
 80116ba:	f006 f890 	bl	80177de <RegionGetPhyParam>
 80116be:	4603      	mov	r3, r0
 80116c0:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 80116c2:	78b9      	ldrb	r1, [r7, #2]
 80116c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80116c6:	b29b      	uxth	r3, r3
 80116c8:	4d36      	ldr	r5, [pc, #216]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 80116ca:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80116ce:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 80116d2:	1d3a      	adds	r2, r7, #4
 80116d4:	9202      	str	r2, [sp, #8]
 80116d6:	1cfa      	adds	r2, r7, #3
 80116d8:	9201      	str	r2, [sp, #4]
 80116da:	9300      	str	r3, [sp, #0]
 80116dc:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 80116e0:	4622      	mov	r2, r4
 80116e2:	f000 fe95 	bl	8012410 <GetFCntDown>
 80116e6:	4603      	mov	r3, r0
 80116e8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80116ec:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d031      	beq.n	8011758 <ProcessRadioRxDone+0x57c>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 80116f4:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80116f8:	2b07      	cmp	r3, #7
 80116fa:	d119      	bne.n	8011730 <ProcessRadioRxDone+0x554>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 80116fc:	4b28      	ldr	r3, [pc, #160]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 80116fe:	2208      	movs	r2, #8
 8011700:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 8011704:	4b27      	ldr	r3, [pc, #156]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 8011706:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 801170a:	2b00      	cmp	r3, #0
 801170c:	d11d      	bne.n	801174a <ProcessRadioRxDone+0x56e>
 801170e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8011712:	f023 031f 	bic.w	r3, r3, #31
 8011716:	b2db      	uxtb	r3, r3
 8011718:	2ba0      	cmp	r3, #160	; 0xa0
 801171a:	d116      	bne.n	801174a <ProcessRadioRxDone+0x56e>
 801171c:	4b21      	ldr	r3, [pc, #132]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 801171e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011720:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011722:	429a      	cmp	r2, r3
 8011724:	d111      	bne.n	801174a <ProcessRadioRxDone+0x56e>
                    {
                        Nvm.MacGroup1.SrvAckRequested = true;
 8011726:	4b1f      	ldr	r3, [pc, #124]	; (80117a4 <ProcessRadioRxDone+0x5c8>)
 8011728:	2201      	movs	r2, #1
 801172a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 801172e:	e00c      	b.n	801174a <ProcessRadioRxDone+0x56e>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 8011730:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8011734:	2b08      	cmp	r3, #8
 8011736:	d104      	bne.n	8011742 <ProcessRadioRxDone+0x566>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 8011738:	4b19      	ldr	r3, [pc, #100]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 801173a:	220a      	movs	r2, #10
 801173c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 8011740:	e003      	b.n	801174a <ProcessRadioRxDone+0x56e>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011742:	4b17      	ldr	r3, [pc, #92]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 8011744:	2201      	movs	r2, #1
 8011746:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	4a14      	ldr	r2, [pc, #80]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 801174e:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                PrepareRxDoneAbort( );
 8011752:	f7ff fd1d 	bl	8011190 <PrepareRxDoneAbort>
                return;
 8011756:	e180      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8011758:	78fa      	ldrb	r2, [r7, #3]
 801175a:	6879      	ldr	r1, [r7, #4]
 801175c:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 8011760:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011764:	9300      	str	r3, [sp, #0]
 8011766:	460b      	mov	r3, r1
 8011768:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 801176c:	f005 fc02 	bl	8016f74 <LoRaMacCryptoUnsecureMessage>
 8011770:	4603      	mov	r3, r0
 8011772:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8011776:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801177a:	2b00      	cmp	r3, #0
 801177c:	d016      	beq.n	80117ac <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 801177e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8011782:	2b02      	cmp	r3, #2
 8011784:	d104      	bne.n	8011790 <ProcessRadioRxDone+0x5b4>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 8011786:	4b06      	ldr	r3, [pc, #24]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 8011788:	220b      	movs	r2, #11
 801178a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 801178e:	e003      	b.n	8011798 <ProcessRadioRxDone+0x5bc>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8011790:	4b03      	ldr	r3, [pc, #12]	; (80117a0 <ProcessRadioRxDone+0x5c4>)
 8011792:	220c      	movs	r2, #12
 8011794:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 8011798:	f7ff fcfa 	bl	8011190 <PrepareRxDoneAbort>
                return;
 801179c:	e15d      	b.n	8011a5a <ProcessRadioRxDone+0x87e>
 801179e:	bf00      	nop
 80117a0:	200033f0 	.word	0x200033f0
 80117a4:	200038f8 	.word	0x200038f8
 80117a8:	20003628 	.word	0x20003628
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80117ac:	4bac      	ldr	r3, [pc, #688]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80117ae:	2200      	movs	r2, #0
 80117b0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 80117b4:	4aaa      	ldr	r2, [pc, #680]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80117b6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80117ba:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80117be:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80117c2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80117c6:	b2db      	uxtb	r3, r3
 80117c8:	461a      	mov	r2, r3
 80117ca:	4ba5      	ldr	r3, [pc, #660]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80117cc:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 80117d0:	4ba3      	ldr	r3, [pc, #652]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80117d2:	2200      	movs	r2, #0
 80117d4:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 80117d8:	4ba1      	ldr	r3, [pc, #644]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80117da:	2200      	movs	r2, #0
 80117dc:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	4a9f      	ldr	r2, [pc, #636]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80117e4:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80117e8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80117ec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80117f0:	b2db      	uxtb	r3, r3
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	bf14      	ite	ne
 80117f6:	2301      	movne	r3, #1
 80117f8:	2300      	moveq	r3, #0
 80117fa:	b2da      	uxtb	r2, r3
 80117fc:	4b98      	ldr	r3, [pc, #608]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80117fe:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8011802:	4b97      	ldr	r3, [pc, #604]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011804:	2200      	movs	r2, #0
 8011806:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 801180a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801180e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8011812:	b2db      	uxtb	r3, r3
 8011814:	2b00      	cmp	r3, #0
 8011816:	bf14      	ite	ne
 8011818:	2301      	movne	r3, #1
 801181a:	2300      	moveq	r3, #0
 801181c:	b2da      	uxtb	r2, r3
 801181e:	4b90      	ldr	r3, [pc, #576]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011820:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8011824:	4b8e      	ldr	r3, [pc, #568]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011826:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 801182a:	2b00      	cmp	r3, #0
 801182c:	d004      	beq.n	8011838 <ProcessRadioRxDone+0x65c>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 801182e:	4b8c      	ldr	r3, [pc, #560]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011830:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8011834:	2b01      	cmp	r3, #1
 8011836:	d102      	bne.n	801183e <ProcessRadioRxDone+0x662>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 8011838:	4b8a      	ldr	r3, [pc, #552]	; (8011a64 <ProcessRadioRxDone+0x888>)
 801183a:	2200      	movs	r2, #0
 801183c:	629a      	str	r2, [r3, #40]	; 0x28
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 801183e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8011842:	2b01      	cmp	r3, #1
 8011844:	d104      	bne.n	8011850 <ProcessRadioRxDone+0x674>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8011846:	4b86      	ldr	r3, [pc, #536]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011848:	2202      	movs	r2, #2
 801184a:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 801184e:	e01f      	b.n	8011890 <ProcessRadioRxDone+0x6b4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 8011850:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8011854:	f023 031f 	bic.w	r3, r3, #31
 8011858:	b2db      	uxtb	r3, r3
 801185a:	2ba0      	cmp	r3, #160	; 0xa0
 801185c:	d110      	bne.n	8011880 <ProcessRadioRxDone+0x6a4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 801185e:	4b81      	ldr	r3, [pc, #516]	; (8011a64 <ProcessRadioRxDone+0x888>)
 8011860:	2201      	movs	r2, #1
 8011862:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 8011866:	4b7f      	ldr	r3, [pc, #508]	; (8011a64 <ProcessRadioRxDone+0x888>)
 8011868:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 801186c:	2b00      	cmp	r3, #0
 801186e:	d102      	bne.n	8011876 <ProcessRadioRxDone+0x69a>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 8011870:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011872:	4a7c      	ldr	r2, [pc, #496]	; (8011a64 <ProcessRadioRxDone+0x888>)
 8011874:	6353      	str	r3, [r2, #52]	; 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8011876:	4b7a      	ldr	r3, [pc, #488]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011878:	2201      	movs	r2, #1
 801187a:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 801187e:	e007      	b.n	8011890 <ProcessRadioRxDone+0x6b4>
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 8011880:	4b78      	ldr	r3, [pc, #480]	; (8011a64 <ProcessRadioRxDone+0x888>)
 8011882:	2200      	movs	r2, #0
 8011884:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8011888:	4b75      	ldr	r3, [pc, #468]	; (8011a60 <ProcessRadioRxDone+0x884>)
 801188a:	2200      	movs	r2, #0
 801188c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 8011890:	4b73      	ldr	r3, [pc, #460]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011892:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 8011896:	4a72      	ldr	r2, [pc, #456]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011898:	f892 2438 	ldrb.w	r2, [r2, #1080]	; 0x438
 801189c:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 80118a0:	4618      	mov	r0, r3
 80118a2:	f001 ff0d 	bl	80136c0 <RemoveMacCommands>

            switch( fType )
 80118a6:	78bb      	ldrb	r3, [r7, #2]
 80118a8:	2b03      	cmp	r3, #3
 80118aa:	d874      	bhi.n	8011996 <ProcessRadioRxDone+0x7ba>
 80118ac:	a201      	add	r2, pc, #4	; (adr r2, 80118b4 <ProcessRadioRxDone+0x6d8>)
 80118ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118b2:	bf00      	nop
 80118b4:	080118c5 	.word	0x080118c5
 80118b8:	08011915 	.word	0x08011915
 80118bc:	0801194b 	.word	0x0801194b
 80118c0:	08011971 	.word	0x08011971
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 80118c4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80118c8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80118cc:	b2db      	uxtb	r3, r3
 80118ce:	461c      	mov	r4, r3
 80118d0:	4b63      	ldr	r3, [pc, #396]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80118d2:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 80118d6:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 80118da:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80118de:	f102 0010 	add.w	r0, r2, #16
 80118e2:	9300      	str	r3, [sp, #0]
 80118e4:	460b      	mov	r3, r1
 80118e6:	4622      	mov	r2, r4
 80118e8:	2100      	movs	r1, #0
 80118ea:	f000 ff03 	bl	80126f4 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80118ee:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80118f2:	4b5b      	ldr	r3, [pc, #364]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80118f4:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 80118f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80118fa:	4a59      	ldr	r2, [pc, #356]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80118fc:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8011900:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8011904:	4b56      	ldr	r3, [pc, #344]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011906:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 801190a:	4b55      	ldr	r3, [pc, #340]	; (8011a60 <ProcessRadioRxDone+0x884>)
 801190c:	2201      	movs	r2, #1
 801190e:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8011912:	e047      	b.n	80119a4 <ProcessRadioRxDone+0x7c8>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 8011914:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8011918:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801191c:	b2db      	uxtb	r3, r3
 801191e:	461c      	mov	r4, r3
 8011920:	4b4f      	ldr	r3, [pc, #316]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011922:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 8011926:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 801192a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801192e:	f102 0010 	add.w	r0, r2, #16
 8011932:	9300      	str	r3, [sp, #0]
 8011934:	460b      	mov	r3, r1
 8011936:	4622      	mov	r2, r4
 8011938:	2100      	movs	r1, #0
 801193a:	f000 fedb 	bl	80126f4 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 801193e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8011942:	4b47      	ldr	r3, [pc, #284]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011944:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8011948:	e02c      	b.n	80119a4 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 801194a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801194c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8011950:	4b43      	ldr	r3, [pc, #268]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011952:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 8011956:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 801195a:	9300      	str	r3, [sp, #0]
 801195c:	460b      	mov	r3, r1
 801195e:	2100      	movs	r1, #0
 8011960:	f000 fec8 	bl	80126f4 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8011964:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8011968:	4b3d      	ldr	r3, [pc, #244]	; (8011a60 <ProcessRadioRxDone+0x884>)
 801196a:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 801196e:	e019      	b.n	80119a4 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8011970:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8011974:	4b3a      	ldr	r3, [pc, #232]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011976:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 801197a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801197c:	4a38      	ldr	r2, [pc, #224]	; (8011a60 <ProcessRadioRxDone+0x884>)
 801197e:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8011982:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8011986:	4b36      	ldr	r3, [pc, #216]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011988:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 801198c:	4b34      	ldr	r3, [pc, #208]	; (8011a60 <ProcessRadioRxDone+0x884>)
 801198e:	2201      	movs	r2, #1
 8011990:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8011994:	e006      	b.n	80119a4 <ProcessRadioRxDone+0x7c8>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011996:	4b32      	ldr	r3, [pc, #200]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011998:	2201      	movs	r2, #1
 801199a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 801199e:	f7ff fbf7 	bl	8011190 <PrepareRxDoneAbort>
                    break;
 80119a2:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 80119a4:	4a2e      	ldr	r2, [pc, #184]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80119a6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80119aa:	f043 0302 	orr.w	r3, r3, #2
 80119ae:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 80119b2:	e033      	b.n	8011a1c <ProcessRadioRxDone+0x840>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 80119b4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80119b8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80119ba:	18d1      	adds	r1, r2, r3
 80119bc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80119c0:	b29b      	uxth	r3, r3
 80119c2:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 80119c6:	1ad3      	subs	r3, r2, r3
 80119c8:	b29b      	uxth	r3, r3
 80119ca:	461a      	mov	r2, r3
 80119cc:	4826      	ldr	r0, [pc, #152]	; (8011a68 <ProcessRadioRxDone+0x88c>)
 80119ce:	f009 fdd2 	bl	801b576 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 80119d2:	4b23      	ldr	r3, [pc, #140]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80119d4:	2203      	movs	r2, #3
 80119d6:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80119da:	4b21      	ldr	r3, [pc, #132]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80119dc:	2200      	movs	r2, #0
 80119de:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 80119e2:	4b1f      	ldr	r3, [pc, #124]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80119e4:	4a20      	ldr	r2, [pc, #128]	; (8011a68 <ProcessRadioRxDone+0x88c>)
 80119e6:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 80119ea:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80119ee:	b2da      	uxtb	r2, r3
 80119f0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80119f4:	1ad3      	subs	r3, r2, r3
 80119f6:	b2da      	uxtb	r2, r3
 80119f8:	4b19      	ldr	r3, [pc, #100]	; (8011a60 <ProcessRadioRxDone+0x884>)
 80119fa:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 80119fe:	4a18      	ldr	r2, [pc, #96]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011a00:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011a04:	f043 0302 	orr.w	r3, r3, #2
 8011a08:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 8011a0c:	e006      	b.n	8011a1c <ProcessRadioRxDone+0x840>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011a0e:	4b14      	ldr	r3, [pc, #80]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011a10:	2201      	movs	r2, #1
 8011a12:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 8011a16:	f7ff fbbb 	bl	8011190 <PrepareRxDoneAbort>
            break;
 8011a1a:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 8011a1c:	4b10      	ldr	r3, [pc, #64]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011a1e:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d008      	beq.n	8011a38 <ProcessRadioRxDone+0x85c>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8011a26:	4b0e      	ldr	r3, [pc, #56]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011a28:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d00b      	beq.n	8011a48 <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 8011a30:	2000      	movs	r0, #0
 8011a32:	f000 fcb7 	bl	80123a4 <OnAckTimeoutTimerEvent>
 8011a36:	e007      	b.n	8011a48 <ProcessRadioRxDone+0x86c>
        }
    }
    else
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8011a38:	4b0a      	ldr	r3, [pc, #40]	; (8011a64 <ProcessRadioRxDone+0x888>)
 8011a3a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011a3e:	2b02      	cmp	r3, #2
 8011a40:	d102      	bne.n	8011a48 <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 8011a42:	2000      	movs	r0, #0
 8011a44:	f000 fcae 	bl	80123a4 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8011a48:	4a05      	ldr	r2, [pc, #20]	; (8011a60 <ProcessRadioRxDone+0x884>)
 8011a4a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011a4e:	f043 0320 	orr.w	r3, r3, #32
 8011a52:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 8011a56:	f7ff fae9 	bl	801102c <UpdateRxSlotIdleState>
}
 8011a5a:	3788      	adds	r7, #136	; 0x88
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bdb0      	pop	{r4, r5, r7, pc}
 8011a60:	200033f0 	.word	0x200033f0
 8011a64:	200038f8 	.word	0x200038f8
 8011a68:	20003628 	.word	0x20003628

08011a6c <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 8011a6c:	b580      	push	{r7, lr}
 8011a6e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8011a70:	4b11      	ldr	r3, [pc, #68]	; (8011ab8 <ProcessRadioTxTimeout+0x4c>)
 8011a72:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011a76:	2b02      	cmp	r3, #2
 8011a78:	d002      	beq.n	8011a80 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 8011a7a:	4b10      	ldr	r3, [pc, #64]	; (8011abc <ProcessRadioTxTimeout+0x50>)
 8011a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a7e:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 8011a80:	f7ff fad4 	bl	801102c <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8011a84:	4b0e      	ldr	r3, [pc, #56]	; (8011ac0 <ProcessRadioTxTimeout+0x54>)
 8011a86:	2202      	movs	r2, #2
 8011a88:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8011a8c:	2002      	movs	r0, #2
 8011a8e:	f004 fbe9 	bl	8016264 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8011a92:	4b0b      	ldr	r3, [pc, #44]	; (8011ac0 <ProcessRadioTxTimeout+0x54>)
 8011a94:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d003      	beq.n	8011aa4 <ProcessRadioTxTimeout+0x38>
    {
        MacCtx.AckTimeoutRetry = true;
 8011a9c:	4b08      	ldr	r3, [pc, #32]	; (8011ac0 <ProcessRadioTxTimeout+0x54>)
 8011a9e:	2201      	movs	r2, #1
 8011aa0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8011aa4:	4a06      	ldr	r2, [pc, #24]	; (8011ac0 <ProcessRadioTxTimeout+0x54>)
 8011aa6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011aaa:	f043 0320 	orr.w	r3, r3, #32
 8011aae:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8011ab2:	bf00      	nop
 8011ab4:	bd80      	pop	{r7, pc}
 8011ab6:	bf00      	nop
 8011ab8:	200038f8 	.word	0x200038f8
 8011abc:	08023310 	.word	0x08023310
 8011ac0:	200033f0 	.word	0x200033f0

08011ac4 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8011ac4:	b580      	push	{r7, lr}
 8011ac6:	b084      	sub	sp, #16
 8011ac8:	af00      	add	r7, sp, #0
 8011aca:	4603      	mov	r3, r0
 8011acc:	460a      	mov	r2, r1
 8011ace:	71fb      	strb	r3, [r7, #7]
 8011ad0:	4613      	mov	r3, r2
 8011ad2:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8011ad8:	4b40      	ldr	r3, [pc, #256]	; (8011bdc <HandleRadioRxErrorTimeout+0x118>)
 8011ada:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011ade:	2b02      	cmp	r3, #2
 8011ae0:	d002      	beq.n	8011ae8 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 8011ae2:	4b3f      	ldr	r3, [pc, #252]	; (8011be0 <HandleRadioRxErrorTimeout+0x11c>)
 8011ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ae6:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8011ae8:	f003 ff1d 	bl	8015926 <LoRaMacClassBIsBeaconExpected>
 8011aec:	4603      	mov	r3, r0
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d007      	beq.n	8011b02 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8011af2:	2002      	movs	r0, #2
 8011af4:	f003 fecb 	bl	801588e <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8011af8:	2000      	movs	r0, #0
 8011afa:	f003 feed 	bl	80158d8 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 8011afe:	2301      	movs	r3, #1
 8011b00:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011b02:	4b36      	ldr	r3, [pc, #216]	; (8011bdc <HandleRadioRxErrorTimeout+0x118>)
 8011b04:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011b08:	2b01      	cmp	r3, #1
 8011b0a:	d119      	bne.n	8011b40 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8011b0c:	f003 ff12 	bl	8015934 <LoRaMacClassBIsPingExpected>
 8011b10:	4603      	mov	r3, r0
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d007      	beq.n	8011b26 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8011b16:	2000      	movs	r0, #0
 8011b18:	f003 fec3 	bl	80158a2 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8011b1c:	2000      	movs	r0, #0
 8011b1e:	f003 fee4 	bl	80158ea <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8011b22:	2301      	movs	r3, #1
 8011b24:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8011b26:	f003 ff0c 	bl	8015942 <LoRaMacClassBIsMulticastExpected>
 8011b2a:	4603      	mov	r3, r0
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d007      	beq.n	8011b40 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8011b30:	2000      	movs	r0, #0
 8011b32:	f003 fec0 	bl	80158b6 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8011b36:	2000      	movs	r0, #0
 8011b38:	f003 fee0 	bl	80158fc <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8011b3c:	2301      	movs	r3, #1
 8011b3e:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 8011b40:	7bfb      	ldrb	r3, [r7, #15]
 8011b42:	f083 0301 	eor.w	r3, r3, #1
 8011b46:	b2db      	uxtb	r3, r3
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d040      	beq.n	8011bce <HandleRadioRxErrorTimeout+0x10a>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8011b4c:	4b25      	ldr	r3, [pc, #148]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011b4e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d122      	bne.n	8011b9c <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 8011b56:	4b23      	ldr	r3, [pc, #140]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011b58:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d003      	beq.n	8011b68 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8011b60:	4a20      	ldr	r2, [pc, #128]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011b62:	79fb      	ldrb	r3, [r7, #7]
 8011b64:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8011b68:	79fb      	ldrb	r3, [r7, #7]
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	f004 fb7a 	bl	8016264 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 8011b70:	4b1a      	ldr	r3, [pc, #104]	; (8011bdc <HandleRadioRxErrorTimeout+0x118>)
 8011b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b74:	4618      	mov	r0, r3
 8011b76:	f00e f869 	bl	801fc4c <UTIL_TIMER_GetElapsedTime>
 8011b7a:	4602      	mov	r2, r0
 8011b7c:	4b19      	ldr	r3, [pc, #100]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011b7e:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8011b82:	429a      	cmp	r2, r3
 8011b84:	d323      	bcc.n	8011bce <HandleRadioRxErrorTimeout+0x10a>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8011b86:	4818      	ldr	r0, [pc, #96]	; (8011be8 <HandleRadioRxErrorTimeout+0x124>)
 8011b88:	f00d ff34 	bl	801f9f4 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8011b8c:	4a15      	ldr	r2, [pc, #84]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011b8e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011b92:	f043 0320 	orr.w	r3, r3, #32
 8011b96:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8011b9a:	e018      	b.n	8011bce <HandleRadioRxErrorTimeout+0x10a>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8011b9c:	4b11      	ldr	r3, [pc, #68]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011b9e:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d003      	beq.n	8011bae <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8011ba6:	4a0f      	ldr	r2, [pc, #60]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011ba8:	79bb      	ldrb	r3, [r7, #6]
 8011baa:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8011bae:	79bb      	ldrb	r3, [r7, #6]
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f004 fb57 	bl	8016264 <LoRaMacConfirmQueueSetStatusCmn>

            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8011bb6:	4b09      	ldr	r3, [pc, #36]	; (8011bdc <HandleRadioRxErrorTimeout+0x118>)
 8011bb8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011bbc:	2b02      	cmp	r3, #2
 8011bbe:	d006      	beq.n	8011bce <HandleRadioRxErrorTimeout+0x10a>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 8011bc0:	4a08      	ldr	r2, [pc, #32]	; (8011be4 <HandleRadioRxErrorTimeout+0x120>)
 8011bc2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011bc6:	f043 0320 	orr.w	r3, r3, #32
 8011bca:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 8011bce:	f7ff fa2d 	bl	801102c <UpdateRxSlotIdleState>
}
 8011bd2:	bf00      	nop
 8011bd4:	3710      	adds	r7, #16
 8011bd6:	46bd      	mov	sp, r7
 8011bd8:	bd80      	pop	{r7, pc}
 8011bda:	bf00      	nop
 8011bdc:	200038f8 	.word	0x200038f8
 8011be0:	08023310 	.word	0x08023310
 8011be4:	200033f0 	.word	0x200033f0
 8011be8:	20003788 	.word	0x20003788

08011bec <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8011bf0:	2106      	movs	r1, #6
 8011bf2:	2005      	movs	r0, #5
 8011bf4:	f7ff ff66 	bl	8011ac4 <HandleRadioRxErrorTimeout>
}
 8011bf8:	bf00      	nop
 8011bfa:	bd80      	pop	{r7, pc}

08011bfc <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8011bfc:	b580      	push	{r7, lr}
 8011bfe:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8011c00:	2104      	movs	r1, #4
 8011c02:	2003      	movs	r0, #3
 8011c04:	f7ff ff5e 	bl	8011ac4 <HandleRadioRxErrorTimeout>
}
 8011c08:	bf00      	nop
 8011c0a:	bd80      	pop	{r7, pc}

08011c0c <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b084      	sub	sp, #16
 8011c10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011c12:	f3ef 8310 	mrs	r3, PRIMASK
 8011c16:	607b      	str	r3, [r7, #4]
  return(result);
 8011c18:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 8011c1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8011c1c:	b672      	cpsid	i
}
 8011c1e:	bf00      	nop
    events = LoRaMacRadioEvents;
 8011c20:	4b1d      	ldr	r3, [pc, #116]	; (8011c98 <LoRaMacHandleIrqEvents+0x8c>)
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8011c26:	4b1c      	ldr	r3, [pc, #112]	; (8011c98 <LoRaMacHandleIrqEvents+0x8c>)
 8011c28:	2200      	movs	r2, #0
 8011c2a:	601a      	str	r2, [r3, #0]
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c30:	68bb      	ldr	r3, [r7, #8]
 8011c32:	f383 8810 	msr	PRIMASK, r3
}
 8011c36:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8011c38:	683b      	ldr	r3, [r7, #0]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d027      	beq.n	8011c8e <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 8011c3e:	783b      	ldrb	r3, [r7, #0]
 8011c40:	f003 0310 	and.w	r3, r3, #16
 8011c44:	b2db      	uxtb	r3, r3
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d001      	beq.n	8011c4e <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 8011c4a:	f7ff fa07 	bl	801105c <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 8011c4e:	783b      	ldrb	r3, [r7, #0]
 8011c50:	f003 0308 	and.w	r3, r3, #8
 8011c54:	b2db      	uxtb	r3, r3
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d001      	beq.n	8011c5e <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 8011c5a:	f7ff fabf 	bl	80111dc <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 8011c5e:	783b      	ldrb	r3, [r7, #0]
 8011c60:	f003 0304 	and.w	r3, r3, #4
 8011c64:	b2db      	uxtb	r3, r3
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d001      	beq.n	8011c6e <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 8011c6a:	f7ff feff 	bl	8011a6c <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 8011c6e:	783b      	ldrb	r3, [r7, #0]
 8011c70:	f003 0302 	and.w	r3, r3, #2
 8011c74:	b2db      	uxtb	r3, r3
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d001      	beq.n	8011c7e <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 8011c7a:	f7ff ffb7 	bl	8011bec <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8011c7e:	783b      	ldrb	r3, [r7, #0]
 8011c80:	f003 0301 	and.w	r3, r3, #1
 8011c84:	b2db      	uxtb	r3, r3
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d001      	beq.n	8011c8e <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 8011c8a:	f7ff ffb7 	bl	8011bfc <ProcessRadioRxTimeout>
        }
    }
}
 8011c8e:	bf00      	nop
 8011c90:	3710      	adds	r7, #16
 8011c92:	46bd      	mov	sp, r7
 8011c94:	bd80      	pop	{r7, pc}
 8011c96:	bf00      	nop
 8011c98:	20003f08 	.word	0x20003f08

08011c9c <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 8011c9c:	b480      	push	{r7}
 8011c9e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8011ca0:	4b08      	ldr	r3, [pc, #32]	; (8011cc4 <LoRaMacIsBusy+0x28>)
 8011ca2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d106      	bne.n	8011cb8 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 8011caa:	4b06      	ldr	r3, [pc, #24]	; (8011cc4 <LoRaMacIsBusy+0x28>)
 8011cac:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8011cb0:	2b01      	cmp	r3, #1
 8011cb2:	d101      	bne.n	8011cb8 <LoRaMacIsBusy+0x1c>
    {
        return false;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	e000      	b.n	8011cba <LoRaMacIsBusy+0x1e>
    }
    return true;
 8011cb8:	2301      	movs	r3, #1
}
 8011cba:	4618      	mov	r0, r3
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bc80      	pop	{r7}
 8011cc0:	4770      	bx	lr
 8011cc2:	bf00      	nop
 8011cc4:	200033f0 	.word	0x200033f0

08011cc8 <LoRaMacEnableRequests>:


static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 8011cc8:	b480      	push	{r7}
 8011cca:	b083      	sub	sp, #12
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	4603      	mov	r3, r0
 8011cd0:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8011cd2:	4a04      	ldr	r2, [pc, #16]	; (8011ce4 <LoRaMacEnableRequests+0x1c>)
 8011cd4:	79fb      	ldrb	r3, [r7, #7]
 8011cd6:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 8011cda:	bf00      	nop
 8011cdc:	370c      	adds	r7, #12
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	bc80      	pop	{r7}
 8011ce2:	4770      	bx	lr
 8011ce4:	200033f0 	.word	0x200033f0

08011ce8 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 8011ce8:	b580      	push	{r7, lr}
 8011cea:	b082      	sub	sp, #8
 8011cec:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8011cee:	4b2c      	ldr	r3, [pc, #176]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011cf0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011cf4:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 8011cf6:	4b2a      	ldr	r3, [pc, #168]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011cf8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d14a      	bne.n	8011d96 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8011d00:	4b27      	ldr	r3, [pc, #156]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011d02:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011d06:	f003 0301 	and.w	r3, r3, #1
 8011d0a:	b2db      	uxtb	r3, r3
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d006      	beq.n	8011d1e <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8011d10:	4a23      	ldr	r2, [pc, #140]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011d12:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011d16:	f36f 0300 	bfc	r3, #0, #1
 8011d1a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8011d1e:	4b20      	ldr	r3, [pc, #128]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011d20:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011d24:	f003 0304 	and.w	r3, r3, #4
 8011d28:	b2db      	uxtb	r3, r3
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d006      	beq.n	8011d3c <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8011d2e:	4a1c      	ldr	r2, [pc, #112]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011d30:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011d34:	f36f 0382 	bfc	r3, #2, #1
 8011d38:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8011d3c:	2001      	movs	r0, #1
 8011d3e:	f7ff ffc3 	bl	8011cc8 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8011d42:	793b      	ldrb	r3, [r7, #4]
 8011d44:	f003 0301 	and.w	r3, r3, #1
 8011d48:	b2db      	uxtb	r3, r3
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d005      	beq.n	8011d5a <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8011d4e:	4b14      	ldr	r3, [pc, #80]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011d50:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	4813      	ldr	r0, [pc, #76]	; (8011da4 <LoRaMacHandleRequestEvents+0xbc>)
 8011d58:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 8011d5a:	793b      	ldrb	r3, [r7, #4]
 8011d5c:	f003 0304 	and.w	r3, r3, #4
 8011d60:	b2db      	uxtb	r3, r3
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d00e      	beq.n	8011d84 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 8011d66:	4810      	ldr	r0, [pc, #64]	; (8011da8 <LoRaMacHandleRequestEvents+0xc0>)
 8011d68:	f004 faca 	bl	8016300 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8011d6c:	f004 fb14 	bl	8016398 <LoRaMacConfirmQueueGetCnt>
 8011d70:	4603      	mov	r3, r0
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d006      	beq.n	8011d84 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8011d76:	4a0a      	ldr	r2, [pc, #40]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011d78:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011d7c:	f043 0304 	orr.w	r3, r3, #4
 8011d80:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8011d84:	f003 fdfb 	bl	801597e <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 8011d88:	4a05      	ldr	r2, [pc, #20]	; (8011da0 <LoRaMacHandleRequestEvents+0xb8>)
 8011d8a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011d8e:	f36f 1345 	bfc	r3, #5, #1
 8011d92:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 8011d96:	bf00      	nop
 8011d98:	3708      	adds	r7, #8
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	bd80      	pop	{r7, pc}
 8011d9e:	bf00      	nop
 8011da0:	200033f0 	.word	0x200033f0
 8011da4:	20003828 	.word	0x20003828
 8011da8:	2000383c 	.word	0x2000383c

08011dac <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 8011dac:	b580      	push	{r7, lr}
 8011dae:	b082      	sub	sp, #8
 8011db0:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 8011db2:	4b0a      	ldr	r3, [pc, #40]	; (8011ddc <LoRaMacHandleScheduleUplinkEvent+0x30>)
 8011db4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d10a      	bne.n	8011dd2 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8011dc0:	1dfb      	adds	r3, r7, #7
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	f004 f882 	bl	8015ecc <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8011dc8:	79fb      	ldrb	r3, [r7, #7]
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d001      	beq.n	8011dd2 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 8011dce:	f000 fc81 	bl	80126d4 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 8011dd2:	bf00      	nop
 8011dd4:	3708      	adds	r7, #8
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd80      	pop	{r7, pc}
 8011dda:	bf00      	nop
 8011ddc:	200033f0 	.word	0x200033f0

08011de0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b088      	sub	sp, #32
 8011de4:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8011de6:	4b25      	ldr	r3, [pc, #148]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011de8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011dec:	f003 0308 	and.w	r3, r3, #8
 8011df0:	b2db      	uxtb	r3, r3
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d00d      	beq.n	8011e12 <LoRaMacHandleIndicationEvents+0x32>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8011df6:	4a21      	ldr	r2, [pc, #132]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011df8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011dfc:	f36f 03c3 	bfc	r3, #3, #1
 8011e00:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 8011e04:	4b1d      	ldr	r3, [pc, #116]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011e06:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8011e0a:	68db      	ldr	r3, [r3, #12]
 8011e0c:	491c      	ldr	r1, [pc, #112]	; (8011e80 <LoRaMacHandleIndicationEvents+0xa0>)
 8011e0e:	481d      	ldr	r0, [pc, #116]	; (8011e84 <LoRaMacHandleIndicationEvents+0xa4>)
 8011e10:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8011e12:	4b1a      	ldr	r3, [pc, #104]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011e14:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011e18:	f003 0310 	and.w	r3, r3, #16
 8011e1c:	b2db      	uxtb	r3, r3
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d012      	beq.n	8011e48 <LoRaMacHandleIndicationEvents+0x68>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8011e22:	2307      	movs	r3, #7
 8011e24:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8011e26:	2300      	movs	r3, #0
 8011e28:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication, &MacCtx.RxStatus );
 8011e2a:	4b14      	ldr	r3, [pc, #80]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011e2c:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8011e30:	68db      	ldr	r3, [r3, #12]
 8011e32:	1d3a      	adds	r2, r7, #4
 8011e34:	4912      	ldr	r1, [pc, #72]	; (8011e80 <LoRaMacHandleIndicationEvents+0xa0>)
 8011e36:	4610      	mov	r0, r2
 8011e38:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 8011e3a:	4a10      	ldr	r2, [pc, #64]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011e3c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011e40:	f36f 1304 	bfc	r3, #4, #1
 8011e44:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011e48:	4b0c      	ldr	r3, [pc, #48]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011e4a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011e4e:	f003 0302 	and.w	r3, r3, #2
 8011e52:	b2db      	uxtb	r3, r3
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d00d      	beq.n	8011e74 <LoRaMacHandleIndicationEvents+0x94>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8011e58:	4a08      	ldr	r2, [pc, #32]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011e5a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011e5e:	f36f 0341 	bfc	r3, #1, #1
 8011e62:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 8011e66:	4b05      	ldr	r3, [pc, #20]	; (8011e7c <LoRaMacHandleIndicationEvents+0x9c>)
 8011e68:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8011e6c:	685b      	ldr	r3, [r3, #4]
 8011e6e:	4904      	ldr	r1, [pc, #16]	; (8011e80 <LoRaMacHandleIndicationEvents+0xa0>)
 8011e70:	4805      	ldr	r0, [pc, #20]	; (8011e88 <LoRaMacHandleIndicationEvents+0xa8>)
 8011e72:	4798      	blx	r3
    }
}
 8011e74:	bf00      	nop
 8011e76:	3720      	adds	r7, #32
 8011e78:	46bd      	mov	sp, r7
 8011e7a:	bd80      	pop	{r7, pc}
 8011e7c:	200033f0 	.word	0x200033f0
 8011e80:	2000386c 	.word	0x2000386c
 8011e84:	20003850 	.word	0x20003850
 8011e88:	2000380c 	.word	0x2000380c

08011e8c <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	b082      	sub	sp, #8
 8011e90:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8011e92:	4b32      	ldr	r3, [pc, #200]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011e94:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011e98:	f003 0301 	and.w	r3, r3, #1
 8011e9c:	b2db      	uxtb	r3, r3
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d058      	beq.n	8011f54 <LoRaMacHandleMcpsRequest+0xc8>
    {
        bool stopRetransmission = false;
 8011ea2:	2300      	movs	r3, #0
 8011ea4:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8011eaa:	4b2c      	ldr	r3, [pc, #176]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011eac:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d004      	beq.n	8011ebe <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8011eb4:	4b29      	ldr	r3, [pc, #164]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011eb6:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8011eba:	2b03      	cmp	r3, #3
 8011ebc:	d104      	bne.n	8011ec8 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8011ebe:	f002 f89f 	bl	8014000 <CheckRetransUnconfirmedUplink>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	71fb      	strb	r3, [r7, #7]
 8011ec6:	e020      	b.n	8011f0a <LoRaMacHandleMcpsRequest+0x7e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8011ec8:	4b24      	ldr	r3, [pc, #144]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011eca:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 8011ece:	2b01      	cmp	r3, #1
 8011ed0:	d11b      	bne.n	8011f0a <LoRaMacHandleMcpsRequest+0x7e>
        {
            if( MacCtx.AckTimeoutRetry == true )
 8011ed2:	4b22      	ldr	r3, [pc, #136]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011ed4:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d014      	beq.n	8011f06 <LoRaMacHandleMcpsRequest+0x7a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8011edc:	f002 f8bc 	bl	8014058 <CheckRetransConfirmedUplink>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	71fb      	strb	r3, [r7, #7]

                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 8011ee4:	4b1e      	ldr	r3, [pc, #120]	; (8011f60 <LoRaMacHandleMcpsRequest+0xd4>)
 8011ee6:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d10d      	bne.n	8011f0a <LoRaMacHandleMcpsRequest+0x7e>
                {
                    if( stopRetransmission == false )
 8011eee:	79fb      	ldrb	r3, [r7, #7]
 8011ef0:	f083 0301 	eor.w	r3, r3, #1
 8011ef4:	b2db      	uxtb	r3, r3
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d002      	beq.n	8011f00 <LoRaMacHandleMcpsRequest+0x74>
                    {
                        AckTimeoutRetriesProcess( );
 8011efa:	f002 f929 	bl	8014150 <AckTimeoutRetriesProcess>
 8011efe:	e004      	b.n	8011f0a <LoRaMacHandleMcpsRequest+0x7e>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 8011f00:	f002 f964 	bl	80141cc <AckTimeoutRetriesFinalize>
 8011f04:	e001      	b.n	8011f0a <LoRaMacHandleMcpsRequest+0x7e>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 8011f06:	2301      	movs	r3, #1
 8011f08:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 8011f0a:	79fb      	ldrb	r3, [r7, #7]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d00d      	beq.n	8011f2c <LoRaMacHandleMcpsRequest+0xa0>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8011f10:	4814      	ldr	r0, [pc, #80]	; (8011f64 <LoRaMacHandleMcpsRequest+0xd8>)
 8011f12:	f00d fd6f 	bl	801f9f4 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8011f16:	4b11      	ldr	r3, [pc, #68]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011f18:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011f1c:	f023 0320 	bic.w	r3, r3, #32
 8011f20:	4a0e      	ldr	r2, [pc, #56]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011f22:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 8011f26:	f002 f8b9 	bl	801409c <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 8011f2a:	e013      	b.n	8011f54 <LoRaMacHandleMcpsRequest+0xc8>
        else if( waitForRetransmission == false )
 8011f2c:	79bb      	ldrb	r3, [r7, #6]
 8011f2e:	f083 0301 	eor.w	r3, r3, #1
 8011f32:	b2db      	uxtb	r3, r3
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d00d      	beq.n	8011f54 <LoRaMacHandleMcpsRequest+0xc8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8011f38:	4a08      	ldr	r2, [pc, #32]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011f3a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011f3e:	f36f 1345 	bfc	r3, #5, #1
 8011f42:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 8011f46:	4b05      	ldr	r3, [pc, #20]	; (8011f5c <LoRaMacHandleMcpsRequest+0xd0>)
 8011f48:	2200      	movs	r2, #0
 8011f4a:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 8011f4e:	2000      	movs	r0, #0
 8011f50:	f000 f97e 	bl	8012250 <OnTxDelayedTimerEvent>
}
 8011f54:	bf00      	nop
 8011f56:	3708      	adds	r7, #8
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}
 8011f5c:	200033f0 	.word	0x200033f0
 8011f60:	200038f8 	.word	0x200038f8
 8011f64:	20003758 	.word	0x20003758

08011f68 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8011f6c:	4b1b      	ldr	r3, [pc, #108]	; (8011fdc <LoRaMacHandleMlmeRequest+0x74>)
 8011f6e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011f72:	f003 0304 	and.w	r3, r3, #4
 8011f76:	b2db      	uxtb	r3, r3
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d02c      	beq.n	8011fd6 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8011f7c:	2001      	movs	r0, #1
 8011f7e:	f004 f9a5 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 8011f82:	4603      	mov	r3, r0
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d012      	beq.n	8011fae <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8011f88:	2001      	movs	r0, #1
 8011f8a:	f004 f941 	bl	8016210 <LoRaMacConfirmQueueGetStatus>
 8011f8e:	4603      	mov	r3, r0
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d103      	bne.n	8011f9c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8011f94:	4b11      	ldr	r3, [pc, #68]	; (8011fdc <LoRaMacHandleMlmeRequest+0x74>)
 8011f96:	2200      	movs	r2, #0
 8011f98:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8011f9c:	4b0f      	ldr	r3, [pc, #60]	; (8011fdc <LoRaMacHandleMlmeRequest+0x74>)
 8011f9e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011fa2:	f023 0302 	bic.w	r3, r3, #2
 8011fa6:	4a0d      	ldr	r2, [pc, #52]	; (8011fdc <LoRaMacHandleMlmeRequest+0x74>)
 8011fa8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 8011fac:	e013      	b.n	8011fd6 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8011fae:	2005      	movs	r0, #5
 8011fb0:	f004 f98c 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d105      	bne.n	8011fc6 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 8011fba:	2006      	movs	r0, #6
 8011fbc:	f004 f986 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 8011fc0:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d007      	beq.n	8011fd6 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8011fc6:	4b05      	ldr	r3, [pc, #20]	; (8011fdc <LoRaMacHandleMlmeRequest+0x74>)
 8011fc8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011fcc:	f023 0302 	bic.w	r3, r3, #2
 8011fd0:	4a02      	ldr	r2, [pc, #8]	; (8011fdc <LoRaMacHandleMlmeRequest+0x74>)
 8011fd2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 8011fd6:	bf00      	nop
 8011fd8:	bd80      	pop	{r7, pc}
 8011fda:	bf00      	nop
 8011fdc:	200033f0 	.word	0x200033f0

08011fe0 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8011fe4:	200c      	movs	r0, #12
 8011fe6:	f004 f971 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 8011fea:	4603      	mov	r3, r0
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d019      	beq.n	8012024 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8011ff0:	4b0e      	ldr	r3, [pc, #56]	; (801202c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8011ff2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011ff6:	f003 0301 	and.w	r3, r3, #1
 8011ffa:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d111      	bne.n	8012024 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8012000:	4b0a      	ldr	r3, [pc, #40]	; (801202c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012002:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8012006:	f003 0304 	and.w	r3, r3, #4
 801200a:	b2db      	uxtb	r3, r3
 801200c:	2b00      	cmp	r3, #0
 801200e:	d009      	beq.n	8012024 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012010:	4b06      	ldr	r3, [pc, #24]	; (801202c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8012012:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012016:	f023 0302 	bic.w	r3, r3, #2
 801201a:	4a04      	ldr	r2, [pc, #16]	; (801202c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801201c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 8012020:	2301      	movs	r3, #1
 8012022:	e000      	b.n	8012026 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8012024:	2300      	movs	r3, #0
}
 8012026:	4618      	mov	r0, r3
 8012028:	bd80      	pop	{r7, pc}
 801202a:	bf00      	nop
 801202c:	200033f0 	.word	0x200033f0

08012030 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 8012030:	b480      	push	{r7}
 8012032:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8012034:	4b0d      	ldr	r3, [pc, #52]	; (801206c <LoRaMacCheckForRxAbort+0x3c>)
 8012036:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801203a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801203e:	2b00      	cmp	r3, #0
 8012040:	d00f      	beq.n	8012062 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8012042:	4b0a      	ldr	r3, [pc, #40]	; (801206c <LoRaMacCheckForRxAbort+0x3c>)
 8012044:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012048:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801204c:	4a07      	ldr	r2, [pc, #28]	; (801206c <LoRaMacCheckForRxAbort+0x3c>)
 801204e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012052:	4b06      	ldr	r3, [pc, #24]	; (801206c <LoRaMacCheckForRxAbort+0x3c>)
 8012054:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012058:	f023 0302 	bic.w	r3, r3, #2
 801205c:	4a03      	ldr	r2, [pc, #12]	; (801206c <LoRaMacCheckForRxAbort+0x3c>)
 801205e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 8012062:	bf00      	nop
 8012064:	46bd      	mov	sp, r7
 8012066:	bc80      	pop	{r7}
 8012068:	4770      	bx	lr
 801206a:	bf00      	nop
 801206c:	200033f0 	.word	0x200033f0

08012070 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 8012070:	b580      	push	{r7, lr}
 8012072:	b084      	sub	sp, #16
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8012078:	2300      	movs	r3, #0
 801207a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 801207c:	2300      	movs	r3, #0
 801207e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 8012080:	4b50      	ldr	r3, [pc, #320]	; (80121c4 <LoRaMacHandleNvm+0x154>)
 8012082:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012086:	2b00      	cmp	r3, #0
 8012088:	f040 8098 	bne.w	80121bc <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	2124      	movs	r1, #36	; 0x24
 8012090:	4618      	mov	r0, r3
 8012092:	f009 fac5 	bl	801b620 <Crc32>
 8012096:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801209c:	68ba      	ldr	r2, [r7, #8]
 801209e:	429a      	cmp	r2, r3
 80120a0:	d006      	beq.n	80120b0 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	68ba      	ldr	r2, [r7, #8]
 80120a6:	625a      	str	r2, [r3, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 80120a8:	89fb      	ldrh	r3, [r7, #14]
 80120aa:	f043 0301 	orr.w	r3, r3, #1
 80120ae:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	3328      	adds	r3, #40	; 0x28
 80120b4:	2114      	movs	r1, #20
 80120b6:	4618      	mov	r0, r3
 80120b8:	f009 fab2 	bl	801b620 <Crc32>
 80120bc:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80120c2:	68ba      	ldr	r2, [r7, #8]
 80120c4:	429a      	cmp	r2, r3
 80120c6:	d006      	beq.n	80120d6 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	68ba      	ldr	r2, [r7, #8]
 80120cc:	63da      	str	r2, [r3, #60]	; 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 80120ce:	89fb      	ldrh	r3, [r7, #14]
 80120d0:	f043 0302 	orr.w	r3, r3, #2
 80120d4:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	3340      	adds	r3, #64	; 0x40
 80120da:	21d4      	movs	r1, #212	; 0xd4
 80120dc:	4618      	mov	r0, r3
 80120de:	f009 fa9f 	bl	801b620 <Crc32>
 80120e2:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80120ea:	68ba      	ldr	r2, [r7, #8]
 80120ec:	429a      	cmp	r2, r3
 80120ee:	d007      	beq.n	8012100 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	68ba      	ldr	r2, [r7, #8]
 80120f4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 80120f8:	89fb      	ldrh	r3, [r7, #14]
 80120fa:	f043 0304 	orr.w	r3, r3, #4
 80120fe:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8012106:	21bc      	movs	r1, #188	; 0xbc
 8012108:	4618      	mov	r0, r3
 801210a:	f009 fa89 	bl	801b620 <Crc32>
 801210e:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 8012116:	68ba      	ldr	r2, [r7, #8]
 8012118:	429a      	cmp	r2, r3
 801211a:	d007      	beq.n	801212c <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	68ba      	ldr	r2, [r7, #8]
 8012120:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 8012124:	89fb      	ldrh	r3, [r7, #14]
 8012126:	f043 0308 	orr.w	r3, r3, #8
 801212a:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8012132:	21a0      	movs	r1, #160	; 0xa0
 8012134:	4618      	mov	r0, r3
 8012136:	f009 fa73 	bl	801b620 <Crc32>
 801213a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
 8012142:	68ba      	ldr	r2, [r7, #8]
 8012144:	429a      	cmp	r2, r3
 8012146:	d007      	beq.n	8012158 <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	68ba      	ldr	r2, [r7, #8]
 801214c:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 8012150:	89fb      	ldrh	r3, [r7, #14]
 8012152:	f043 0310 	orr.w	r3, r3, #16
 8012156:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 801215e:	f44f 715e 	mov.w	r1, #888	; 0x378
 8012162:	4618      	mov	r0, r3
 8012164:	f009 fa5c 	bl	801b620 <Crc32>
 8012168:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	f8d3 35f4 	ldr.w	r3, [r3, #1524]	; 0x5f4
 8012170:	68ba      	ldr	r2, [r7, #8]
 8012172:	429a      	cmp	r2, r3
 8012174:	d007      	beq.n	8012186 <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	68ba      	ldr	r2, [r7, #8]
 801217a:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 801217e:	89fb      	ldrh	r3, [r7, #14]
 8012180:	f043 0320 	orr.w	r3, r3, #32
 8012184:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	f503 63bf 	add.w	r3, r3, #1528	; 0x5f8
 801218c:	2114      	movs	r1, #20
 801218e:	4618      	mov	r0, r3
 8012190:	f009 fa46 	bl	801b620 <Crc32>
 8012194:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 801219c:	68ba      	ldr	r2, [r7, #8]
 801219e:	429a      	cmp	r2, r3
 80121a0:	d007      	beq.n	80121b2 <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	68ba      	ldr	r2, [r7, #8]
 80121a6:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 80121aa:	89fb      	ldrh	r3, [r7, #14]
 80121ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121b0:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 80121b2:	89fb      	ldrh	r3, [r7, #14]
 80121b4:	4618      	mov	r0, r3
 80121b6:	f001 ffad 	bl	8014114 <CallNvmDataChangeCallback>
 80121ba:	e000      	b.n	80121be <LoRaMacHandleNvm+0x14e>
        return;
 80121bc:	bf00      	nop
}
 80121be:	3710      	adds	r7, #16
 80121c0:	46bd      	mov	sp, r7
 80121c2:	bd80      	pop	{r7, pc}
 80121c4:	200033f0 	.word	0x200033f0

080121c8 <LoRaMacProcess>:


void LoRaMacProcess( void )
{
 80121c8:	b580      	push	{r7, lr}
 80121ca:	b082      	sub	sp, #8
 80121cc:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 80121ce:	2300      	movs	r3, #0
 80121d0:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 80121d2:	f7ff fd1b 	bl	8011c0c <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 80121d6:	f003 fc36 	bl	8015a46 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 80121da:	4b1b      	ldr	r3, [pc, #108]	; (8012248 <LoRaMacProcess+0x80>)
 80121dc:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80121e0:	f003 0320 	and.w	r3, r3, #32
 80121e4:	b2db      	uxtb	r3, r3
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d021      	beq.n	801222e <LoRaMacProcess+0x66>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 80121ea:	2000      	movs	r0, #0
 80121ec:	f7ff fd6c 	bl	8011cc8 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 80121f0:	f7ff ff1e 	bl	8012030 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 80121f4:	f002 f81e 	bl	8014234 <IsRequestPending>
 80121f8:	4603      	mov	r3, r0
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d006      	beq.n	801220c <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 80121fe:	f7ff feef 	bl	8011fe0 <LoRaMacCheckForBeaconAcquisition>
 8012202:	4603      	mov	r3, r0
 8012204:	461a      	mov	r2, r3
 8012206:	79fb      	ldrb	r3, [r7, #7]
 8012208:	4313      	orrs	r3, r2
 801220a:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 801220c:	79fb      	ldrb	r3, [r7, #7]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d103      	bne.n	801221a <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 8012212:	f7ff fea9 	bl	8011f68 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 8012216:	f7ff fe39 	bl	8011e8c <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 801221a:	f7ff fd65 	bl	8011ce8 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 801221e:	f7ff fdc5 	bl	8011dac <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacHandleNvm( &Nvm );
 8012222:	480a      	ldr	r0, [pc, #40]	; (801224c <LoRaMacProcess+0x84>)
 8012224:	f7ff ff24 	bl	8012070 <LoRaMacHandleNvm>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012228:	2001      	movs	r0, #1
 801222a:	f7ff fd4d 	bl	8011cc8 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 801222e:	f7ff fdd7 	bl	8011de0 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8012232:	4b05      	ldr	r3, [pc, #20]	; (8012248 <LoRaMacProcess+0x80>)
 8012234:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8012238:	2b02      	cmp	r3, #2
 801223a:	d101      	bne.n	8012240 <LoRaMacProcess+0x78>
    {
        OpenContinuousRxCWindow( );
 801223c:	f001 fb7c 	bl	8013938 <OpenContinuousRxCWindow>
    }
}
 8012240:	bf00      	nop
 8012242:	3708      	adds	r7, #8
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}
 8012248:	200033f0 	.word	0x200033f0
 801224c:	200038f8 	.word	0x200038f8

08012250 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8012250:	b580      	push	{r7, lr}
 8012252:	b082      	sub	sp, #8
 8012254:	af00      	add	r7, sp, #0
 8012256:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8012258:	4817      	ldr	r0, [pc, #92]	; (80122b8 <OnTxDelayedTimerEvent+0x68>)
 801225a:	f00d fbcb 	bl	801f9f4 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801225e:	4b17      	ldr	r3, [pc, #92]	; (80122bc <OnTxDelayedTimerEvent+0x6c>)
 8012260:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012264:	f023 0320 	bic.w	r3, r3, #32
 8012268:	4a14      	ldr	r2, [pc, #80]	; (80122bc <OnTxDelayedTimerEvent+0x6c>)
 801226a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 801226e:	2001      	movs	r0, #1
 8012270:	f001 f8fc 	bl	801346c <ScheduleTx>
 8012274:	4603      	mov	r3, r0
 8012276:	2b00      	cmp	r3, #0
 8012278:	d018      	beq.n	80122ac <OnTxDelayedTimerEvent+0x5c>
 801227a:	2b0b      	cmp	r3, #11
 801227c:	d016      	beq.n	80122ac <OnTxDelayedTimerEvent+0x5c>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801227e:	4b10      	ldr	r3, [pc, #64]	; (80122c0 <OnTxDelayedTimerEvent+0x70>)
 8012280:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8012284:	b2da      	uxtb	r2, r3
 8012286:	4b0d      	ldr	r3, [pc, #52]	; (80122bc <OnTxDelayedTimerEvent+0x6c>)
 8012288:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 801228c:	4b0b      	ldr	r3, [pc, #44]	; (80122bc <OnTxDelayedTimerEvent+0x6c>)
 801228e:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8012292:	4b0a      	ldr	r3, [pc, #40]	; (80122bc <OnTxDelayedTimerEvent+0x6c>)
 8012294:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8012298:	4b08      	ldr	r3, [pc, #32]	; (80122bc <OnTxDelayedTimerEvent+0x6c>)
 801229a:	2209      	movs	r2, #9
 801229c:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 80122a0:	2009      	movs	r0, #9
 80122a2:	f003 ffdf 	bl	8016264 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 80122a6:	f001 fef9 	bl	801409c <StopRetransmission>
            break;
 80122aa:	e000      	b.n	80122ae <OnTxDelayedTimerEvent+0x5e>
            break;
 80122ac:	bf00      	nop
        }
    }
}
 80122ae:	bf00      	nop
 80122b0:	3708      	adds	r7, #8
 80122b2:	46bd      	mov	sp, r7
 80122b4:	bd80      	pop	{r7, pc}
 80122b6:	bf00      	nop
 80122b8:	20003758 	.word	0x20003758
 80122bc:	200033f0 	.word	0x200033f0
 80122c0:	200038f8 	.word	0x200038f8

080122c4 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b082      	sub	sp, #8
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 80122cc:	4b14      	ldr	r3, [pc, #80]	; (8012320 <OnRxWindow1TimerEvent+0x5c>)
 80122ce:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 80122d2:	4b13      	ldr	r3, [pc, #76]	; (8012320 <OnRxWindow1TimerEvent+0x5c>)
 80122d4:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 80122d8:	4b12      	ldr	r3, [pc, #72]	; (8012324 <OnRxWindow1TimerEvent+0x60>)
 80122da:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80122de:	b25a      	sxtb	r2, r3
 80122e0:	4b0f      	ldr	r3, [pc, #60]	; (8012320 <OnRxWindow1TimerEvent+0x5c>)
 80122e2:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80122e6:	4b0f      	ldr	r3, [pc, #60]	; (8012324 <OnRxWindow1TimerEvent+0x60>)
 80122e8:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 80122ec:	4b0c      	ldr	r3, [pc, #48]	; (8012320 <OnRxWindow1TimerEvent+0x5c>)
 80122ee:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 80122f2:	4b0c      	ldr	r3, [pc, #48]	; (8012324 <OnRxWindow1TimerEvent+0x60>)
 80122f4:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 80122f8:	4b09      	ldr	r3, [pc, #36]	; (8012320 <OnRxWindow1TimerEvent+0x5c>)
 80122fa:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 80122fe:	4b08      	ldr	r3, [pc, #32]	; (8012320 <OnRxWindow1TimerEvent+0x5c>)
 8012300:	2200      	movs	r2, #0
 8012302:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 8012306:	4b06      	ldr	r3, [pc, #24]	; (8012320 <OnRxWindow1TimerEvent+0x5c>)
 8012308:	2200      	movs	r2, #0
 801230a:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 801230e:	4906      	ldr	r1, [pc, #24]	; (8012328 <OnRxWindow1TimerEvent+0x64>)
 8012310:	4806      	ldr	r0, [pc, #24]	; (801232c <OnRxWindow1TimerEvent+0x68>)
 8012312:	f001 fae3 	bl	80138dc <RxWindowSetup>
}
 8012316:	bf00      	nop
 8012318:	3708      	adds	r7, #8
 801231a:	46bd      	mov	sp, r7
 801231c:	bd80      	pop	{r7, pc}
 801231e:	bf00      	nop
 8012320:	200033f0 	.word	0x200033f0
 8012324:	200038f8 	.word	0x200038f8
 8012328:	200037a8 	.word	0x200037a8
 801232c:	20003770 	.word	0x20003770

08012330 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8012330:	b580      	push	{r7, lr}
 8012332:	b082      	sub	sp, #8
 8012334:	af00      	add	r7, sp, #0
 8012336:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8012338:	4b16      	ldr	r3, [pc, #88]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 801233a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801233e:	2b00      	cmp	r3, #0
 8012340:	d023      	beq.n	801238a <OnRxWindow2TimerEvent+0x5a>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8012342:	4b14      	ldr	r3, [pc, #80]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 8012344:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8012348:	4b12      	ldr	r3, [pc, #72]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 801234a:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 801234e:	4b12      	ldr	r3, [pc, #72]	; (8012398 <OnRxWindow2TimerEvent+0x68>)
 8012350:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012352:	4a10      	ldr	r2, [pc, #64]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 8012354:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012358:	4b0f      	ldr	r3, [pc, #60]	; (8012398 <OnRxWindow2TimerEvent+0x68>)
 801235a:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 801235e:	4b0d      	ldr	r3, [pc, #52]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 8012360:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 8012364:	4b0c      	ldr	r3, [pc, #48]	; (8012398 <OnRxWindow2TimerEvent+0x68>)
 8012366:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 801236a:	4b0a      	ldr	r3, [pc, #40]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 801236c:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8012370:	4b08      	ldr	r3, [pc, #32]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 8012372:	2200      	movs	r2, #0
 8012374:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8012378:	4b06      	ldr	r3, [pc, #24]	; (8012394 <OnRxWindow2TimerEvent+0x64>)
 801237a:	2201      	movs	r2, #1
 801237c:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8012380:	4906      	ldr	r1, [pc, #24]	; (801239c <OnRxWindow2TimerEvent+0x6c>)
 8012382:	4807      	ldr	r0, [pc, #28]	; (80123a0 <OnRxWindow2TimerEvent+0x70>)
 8012384:	f001 faaa 	bl	80138dc <RxWindowSetup>
 8012388:	e000      	b.n	801238c <OnRxWindow2TimerEvent+0x5c>
        return;
 801238a:	bf00      	nop
}
 801238c:	3708      	adds	r7, #8
 801238e:	46bd      	mov	sp, r7
 8012390:	bd80      	pop	{r7, pc}
 8012392:	bf00      	nop
 8012394:	200033f0 	.word	0x200033f0
 8012398:	200038f8 	.word	0x200038f8
 801239c:	200037bc 	.word	0x200037bc
 80123a0:	20003788 	.word	0x20003788

080123a4 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b082      	sub	sp, #8
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 80123ac:	4815      	ldr	r0, [pc, #84]	; (8012404 <OnAckTimeoutTimerEvent+0x60>)
 80123ae:	f00d fb21 	bl	801f9f4 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 80123b2:	4b15      	ldr	r3, [pc, #84]	; (8012408 <OnAckTimeoutTimerEvent+0x64>)
 80123b4:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	d003      	beq.n	80123c4 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 80123bc:	4b12      	ldr	r3, [pc, #72]	; (8012408 <OnAckTimeoutTimerEvent+0x64>)
 80123be:	2201      	movs	r2, #1
 80123c0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 80123c4:	4b11      	ldr	r3, [pc, #68]	; (801240c <OnAckTimeoutTimerEvent+0x68>)
 80123c6:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80123ca:	2b02      	cmp	r3, #2
 80123cc:	d106      	bne.n	80123dc <OnAckTimeoutTimerEvent+0x38>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 80123ce:	4a0e      	ldr	r2, [pc, #56]	; (8012408 <OnAckTimeoutTimerEvent+0x64>)
 80123d0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80123d4:	f043 0320 	orr.w	r3, r3, #32
 80123d8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 80123dc:	4b0a      	ldr	r3, [pc, #40]	; (8012408 <OnAckTimeoutTimerEvent+0x64>)
 80123de:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d00a      	beq.n	80123fc <OnAckTimeoutTimerEvent+0x58>
 80123e6:	4b08      	ldr	r3, [pc, #32]	; (8012408 <OnAckTimeoutTimerEvent+0x64>)
 80123e8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80123ec:	691b      	ldr	r3, [r3, #16]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d004      	beq.n	80123fc <OnAckTimeoutTimerEvent+0x58>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80123f2:	4b05      	ldr	r3, [pc, #20]	; (8012408 <OnAckTimeoutTimerEvent+0x64>)
 80123f4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80123f8:	691b      	ldr	r3, [r3, #16]
 80123fa:	4798      	blx	r3
    }
}
 80123fc:	bf00      	nop
 80123fe:	3708      	adds	r7, #8
 8012400:	46bd      	mov	sp, r7
 8012402:	bd80      	pop	{r7, pc}
 8012404:	200037e8 	.word	0x200037e8
 8012408:	200033f0 	.word	0x200033f0
 801240c:	200038f8 	.word	0x200038f8

08012410 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8012410:	b580      	push	{r7, lr}
 8012412:	b084      	sub	sp, #16
 8012414:	af00      	add	r7, sp, #0
 8012416:	60ba      	str	r2, [r7, #8]
 8012418:	607b      	str	r3, [r7, #4]
 801241a:	4603      	mov	r3, r0
 801241c:	73fb      	strb	r3, [r7, #15]
 801241e:	460b      	mov	r3, r1
 8012420:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8012422:	68bb      	ldr	r3, [r7, #8]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d005      	beq.n	8012434 <GetFCntDown+0x24>
 8012428:	69fb      	ldr	r3, [r7, #28]
 801242a:	2b00      	cmp	r3, #0
 801242c:	d002      	beq.n	8012434 <GetFCntDown+0x24>
 801242e:	6a3b      	ldr	r3, [r7, #32]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d101      	bne.n	8012438 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012434:	230a      	movs	r3, #10
 8012436:	e029      	b.n	801248c <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8012438:	7bfb      	ldrb	r3, [r7, #15]
 801243a:	2b00      	cmp	r3, #0
 801243c:	d016      	beq.n	801246c <GetFCntDown+0x5c>
 801243e:	2b01      	cmp	r3, #1
 8012440:	d118      	bne.n	8012474 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8012442:	79bb      	ldrb	r3, [r7, #6]
 8012444:	2b01      	cmp	r3, #1
 8012446:	d10d      	bne.n	8012464 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8012448:	7bbb      	ldrb	r3, [r7, #14]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d002      	beq.n	8012454 <GetFCntDown+0x44>
 801244e:	7bbb      	ldrb	r3, [r7, #14]
 8012450:	2b03      	cmp	r3, #3
 8012452:	d103      	bne.n	801245c <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8012454:	69fb      	ldr	r3, [r7, #28]
 8012456:	2202      	movs	r2, #2
 8012458:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 801245a:	e00d      	b.n	8012478 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 801245c:	69fb      	ldr	r3, [r7, #28]
 801245e:	2201      	movs	r2, #1
 8012460:	701a      	strb	r2, [r3, #0]
            break;
 8012462:	e009      	b.n	8012478 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8012464:	69fb      	ldr	r3, [r7, #28]
 8012466:	2203      	movs	r2, #3
 8012468:	701a      	strb	r2, [r3, #0]
            break;
 801246a:	e005      	b.n	8012478 <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 801246c:	69fb      	ldr	r3, [r7, #28]
 801246e:	2204      	movs	r2, #4
 8012470:	701a      	strb	r2, [r3, #0]
            break;
 8012472:	e001      	b.n	8012478 <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8012474:	2305      	movs	r3, #5
 8012476:	e009      	b.n	801248c <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 8012478:	69fb      	ldr	r3, [r7, #28]
 801247a:	7818      	ldrb	r0, [r3, #0]
 801247c:	68bb      	ldr	r3, [r7, #8]
 801247e:	89db      	ldrh	r3, [r3, #14]
 8012480:	461a      	mov	r2, r3
 8012482:	8b39      	ldrh	r1, [r7, #24]
 8012484:	6a3b      	ldr	r3, [r7, #32]
 8012486:	f004 fb17 	bl	8016ab8 <LoRaMacCryptoGetFCntDown>
 801248a:	4603      	mov	r3, r0
}
 801248c:	4618      	mov	r0, r3
 801248e:	3710      	adds	r7, #16
 8012490:	46bd      	mov	sp, r7
 8012492:	bd80      	pop	{r7, pc}

08012494 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8012494:	b5b0      	push	{r4, r5, r7, lr}
 8012496:	b084      	sub	sp, #16
 8012498:	af00      	add	r7, sp, #0
 801249a:	4603      	mov	r3, r0
 801249c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801249e:	2303      	movs	r3, #3
 80124a0:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 80124a2:	4b61      	ldr	r3, [pc, #388]	; (8012628 <SwitchClass+0x194>)
 80124a4:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80124a8:	2b02      	cmp	r3, #2
 80124aa:	f000 80a5 	beq.w	80125f8 <SwitchClass+0x164>
 80124ae:	2b02      	cmp	r3, #2
 80124b0:	f300 80b4 	bgt.w	801261c <SwitchClass+0x188>
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d003      	beq.n	80124c0 <SwitchClass+0x2c>
 80124b8:	2b01      	cmp	r3, #1
 80124ba:	f000 808f 	beq.w	80125dc <SwitchClass+0x148>
 80124be:	e0ad      	b.n	801261c <SwitchClass+0x188>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 80124c0:	79fb      	ldrb	r3, [r7, #7]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d107      	bne.n	80124d6 <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 80124c6:	4b58      	ldr	r3, [pc, #352]	; (8012628 <SwitchClass+0x194>)
 80124c8:	4a57      	ldr	r2, [pc, #348]	; (8012628 <SwitchClass+0x194>)
 80124ca:	336c      	adds	r3, #108	; 0x6c
 80124cc:	3264      	adds	r2, #100	; 0x64
 80124ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80124d2:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 80124d6:	79fb      	ldrb	r3, [r7, #7]
 80124d8:	2b01      	cmp	r3, #1
 80124da:	d10c      	bne.n	80124f6 <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 80124dc:	79fb      	ldrb	r3, [r7, #7]
 80124de:	4618      	mov	r0, r3
 80124e0:	f003 fa53 	bl	801598a <LoRaMacClassBSwitchClass>
 80124e4:	4603      	mov	r3, r0
 80124e6:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 80124e8:	7bfb      	ldrb	r3, [r7, #15]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d103      	bne.n	80124f6 <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 80124ee:	4a4e      	ldr	r2, [pc, #312]	; (8012628 <SwitchClass+0x194>)
 80124f0:	79fb      	ldrb	r3, [r7, #7]
 80124f2:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
                }
            }

            if( deviceClass == CLASS_C )
 80124f6:	79fb      	ldrb	r3, [r7, #7]
 80124f8:	2b02      	cmp	r3, #2
 80124fa:	f040 808a 	bne.w	8012612 <SwitchClass+0x17e>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80124fe:	4a4a      	ldr	r2, [pc, #296]	; (8012628 <SwitchClass+0x194>)
 8012500:	79fb      	ldrb	r3, [r7, #7]
 8012502:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8012506:	4a49      	ldr	r2, [pc, #292]	; (801262c <SwitchClass+0x198>)
 8012508:	4b48      	ldr	r3, [pc, #288]	; (801262c <SwitchClass+0x198>)
 801250a:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 801250e:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 8012512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012514:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012516:	682b      	ldr	r3, [r5, #0]
 8012518:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801251a:	4b44      	ldr	r3, [pc, #272]	; (801262c <SwitchClass+0x198>)
 801251c:	2202      	movs	r2, #2
 801251e:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8012522:	2300      	movs	r3, #0
 8012524:	73bb      	strb	r3, [r7, #14]
 8012526:	e049      	b.n	80125bc <SwitchClass+0x128>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8012528:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801252c:	4a3e      	ldr	r2, [pc, #248]	; (8012628 <SwitchClass+0x194>)
 801252e:	212c      	movs	r1, #44	; 0x2c
 8012530:	fb01 f303 	mul.w	r3, r1, r3
 8012534:	4413      	add	r3, r2
 8012536:	33d2      	adds	r3, #210	; 0xd2
 8012538:	781b      	ldrb	r3, [r3, #0]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d038      	beq.n	80125b0 <SwitchClass+0x11c>
                    // TODO: Check multicast channel device class.
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 801253e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012542:	4a39      	ldr	r2, [pc, #228]	; (8012628 <SwitchClass+0x194>)
 8012544:	212c      	movs	r1, #44	; 0x2c
 8012546:	fb01 f303 	mul.w	r3, r1, r3
 801254a:	4413      	add	r3, r2
 801254c:	33e8      	adds	r3, #232	; 0xe8
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	4a35      	ldr	r2, [pc, #212]	; (8012628 <SwitchClass+0x194>)
 8012552:	66d3      	str	r3, [r2, #108]	; 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 8012554:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012558:	4a33      	ldr	r2, [pc, #204]	; (8012628 <SwitchClass+0x194>)
 801255a:	212c      	movs	r1, #44	; 0x2c
 801255c:	fb01 f303 	mul.w	r3, r1, r3
 8012560:	4413      	add	r3, r2
 8012562:	33ec      	adds	r3, #236	; 0xec
 8012564:	f993 3000 	ldrsb.w	r3, [r3]
 8012568:	b2da      	uxtb	r2, r3
 801256a:	4b2f      	ldr	r3, [pc, #188]	; (8012628 <SwitchClass+0x194>)
 801256c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8012570:	4b2e      	ldr	r3, [pc, #184]	; (801262c <SwitchClass+0x198>)
 8012572:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8012576:	4b2d      	ldr	r3, [pc, #180]	; (801262c <SwitchClass+0x198>)
 8012578:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 801257c:	4b2a      	ldr	r3, [pc, #168]	; (8012628 <SwitchClass+0x194>)
 801257e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012580:	4a2a      	ldr	r2, [pc, #168]	; (801262c <SwitchClass+0x198>)
 8012582:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012586:	4b28      	ldr	r3, [pc, #160]	; (8012628 <SwitchClass+0x194>)
 8012588:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 801258c:	4b27      	ldr	r3, [pc, #156]	; (801262c <SwitchClass+0x198>)
 801258e:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 8012592:	4b25      	ldr	r3, [pc, #148]	; (8012628 <SwitchClass+0x194>)
 8012594:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8012598:	4b24      	ldr	r3, [pc, #144]	; (801262c <SwitchClass+0x198>)
 801259a:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 801259e:	4b23      	ldr	r3, [pc, #140]	; (801262c <SwitchClass+0x198>)
 80125a0:	2203      	movs	r2, #3
 80125a2:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 80125a6:	4b21      	ldr	r3, [pc, #132]	; (801262c <SwitchClass+0x198>)
 80125a8:	2201      	movs	r2, #1
 80125aa:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 80125ae:	e009      	b.n	80125c4 <SwitchClass+0x130>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80125b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80125b4:	b2db      	uxtb	r3, r3
 80125b6:	3301      	adds	r3, #1
 80125b8:	b2db      	uxtb	r3, r3
 80125ba:	73bb      	strb	r3, [r7, #14]
 80125bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	ddb1      	ble.n	8012528 <SwitchClass+0x94>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 80125c4:	4b19      	ldr	r3, [pc, #100]	; (801262c <SwitchClass+0x198>)
 80125c6:	2200      	movs	r2, #0
 80125c8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 80125cc:	4b18      	ldr	r3, [pc, #96]	; (8012630 <SwitchClass+0x19c>)
 80125ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125d0:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 80125d2:	f001 f9b1 	bl	8013938 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 80125d6:	2300      	movs	r3, #0
 80125d8:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80125da:	e01a      	b.n	8012612 <SwitchClass+0x17e>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 80125dc:	79fb      	ldrb	r3, [r7, #7]
 80125de:	4618      	mov	r0, r3
 80125e0:	f003 f9d3 	bl	801598a <LoRaMacClassBSwitchClass>
 80125e4:	4603      	mov	r3, r0
 80125e6:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 80125e8:	7bfb      	ldrb	r3, [r7, #15]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d113      	bne.n	8012616 <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80125ee:	4a0e      	ldr	r2, [pc, #56]	; (8012628 <SwitchClass+0x194>)
 80125f0:	79fb      	ldrb	r3, [r7, #7]
 80125f2:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
            }
            break;
 80125f6:	e00e      	b.n	8012616 <SwitchClass+0x182>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 80125f8:	79fb      	ldrb	r3, [r7, #7]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d10d      	bne.n	801261a <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80125fe:	4a0a      	ldr	r2, [pc, #40]	; (8012628 <SwitchClass+0x194>)
 8012600:	79fb      	ldrb	r3, [r7, #7]
 8012602:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8012606:	4b0a      	ldr	r3, [pc, #40]	; (8012630 <SwitchClass+0x19c>)
 8012608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801260a:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 801260c:	2300      	movs	r3, #0
 801260e:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8012610:	e003      	b.n	801261a <SwitchClass+0x186>
            break;
 8012612:	bf00      	nop
 8012614:	e002      	b.n	801261c <SwitchClass+0x188>
            break;
 8012616:	bf00      	nop
 8012618:	e000      	b.n	801261c <SwitchClass+0x188>
            break;
 801261a:	bf00      	nop
        }
    }

    return status;
 801261c:	7bfb      	ldrb	r3, [r7, #15]
}
 801261e:	4618      	mov	r0, r3
 8012620:	3710      	adds	r7, #16
 8012622:	46bd      	mov	sp, r7
 8012624:	bdb0      	pop	{r4, r5, r7, pc}
 8012626:	bf00      	nop
 8012628:	200038f8 	.word	0x200038f8
 801262c:	200033f0 	.word	0x200033f0
 8012630:	08023310 	.word	0x08023310

08012634 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b086      	sub	sp, #24
 8012638:	af00      	add	r7, sp, #0
 801263a:	4603      	mov	r3, r0
 801263c:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801263e:	4b10      	ldr	r3, [pc, #64]	; (8012680 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8012640:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012644:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8012646:	79fb      	ldrb	r3, [r7, #7]
 8012648:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 801264a:	230d      	movs	r3, #13
 801264c:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 801264e:	4b0c      	ldr	r3, [pc, #48]	; (8012680 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8012650:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8012654:	2b00      	cmp	r3, #0
 8012656:	d001      	beq.n	801265c <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8012658:	230e      	movs	r3, #14
 801265a:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801265c:	4b08      	ldr	r3, [pc, #32]	; (8012680 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 801265e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012662:	f107 0210 	add.w	r2, r7, #16
 8012666:	4611      	mov	r1, r2
 8012668:	4618      	mov	r0, r3
 801266a:	f005 f8b8 	bl	80177de <RegionGetPhyParam>
 801266e:	4603      	mov	r3, r0
 8012670:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	b2db      	uxtb	r3, r3
}
 8012676:	4618      	mov	r0, r3
 8012678:	3718      	adds	r7, #24
 801267a:	46bd      	mov	sp, r7
 801267c:	bd80      	pop	{r7, pc}
 801267e:	bf00      	nop
 8012680:	200038f8 	.word	0x200038f8

08012684 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8012684:	b580      	push	{r7, lr}
 8012686:	b084      	sub	sp, #16
 8012688:	af00      	add	r7, sp, #0
 801268a:	4603      	mov	r3, r0
 801268c:	71fb      	strb	r3, [r7, #7]
 801268e:	460b      	mov	r3, r1
 8012690:	71bb      	strb	r3, [r7, #6]
 8012692:	4613      	mov	r3, r2
 8012694:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8012696:	2300      	movs	r3, #0
 8012698:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 801269a:	2300      	movs	r3, #0
 801269c:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801269e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80126a2:	4618      	mov	r0, r3
 80126a4:	f7ff ffc6 	bl	8012634 <GetMaxAppPayloadWithoutFOptsLength>
 80126a8:	4603      	mov	r3, r0
 80126aa:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 80126ac:	79fb      	ldrb	r3, [r7, #7]
 80126ae:	b29a      	uxth	r2, r3
 80126b0:	797b      	ldrb	r3, [r7, #5]
 80126b2:	b29b      	uxth	r3, r3
 80126b4:	4413      	add	r3, r2
 80126b6:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 80126b8:	89ba      	ldrh	r2, [r7, #12]
 80126ba:	89fb      	ldrh	r3, [r7, #14]
 80126bc:	429a      	cmp	r2, r3
 80126be:	d804      	bhi.n	80126ca <ValidatePayloadLength+0x46>
 80126c0:	89bb      	ldrh	r3, [r7, #12]
 80126c2:	2bff      	cmp	r3, #255	; 0xff
 80126c4:	d801      	bhi.n	80126ca <ValidatePayloadLength+0x46>
    {
        return true;
 80126c6:	2301      	movs	r3, #1
 80126c8:	e000      	b.n	80126cc <ValidatePayloadLength+0x48>
    }
    return false;
 80126ca:	2300      	movs	r3, #0
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3710      	adds	r7, #16
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}

080126d4 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 80126d4:	b480      	push	{r7}
 80126d6:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 80126d8:	4a05      	ldr	r2, [pc, #20]	; (80126f0 <SetMlmeScheduleUplinkIndication+0x1c>)
 80126da:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 80126de:	f043 0310 	orr.w	r3, r3, #16
 80126e2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 80126e6:	bf00      	nop
 80126e8:	46bd      	mov	sp, r7
 80126ea:	bc80      	pop	{r7}
 80126ec:	4770      	bx	lr
 80126ee:	bf00      	nop
 80126f0:	200033f0 	.word	0x200033f0

080126f4 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 80126f4:	b590      	push	{r4, r7, lr}
 80126f6:	b0a5      	sub	sp, #148	; 0x94
 80126f8:	af02      	add	r7, sp, #8
 80126fa:	6078      	str	r0, [r7, #4]
 80126fc:	4608      	mov	r0, r1
 80126fe:	4611      	mov	r1, r2
 8012700:	461a      	mov	r2, r3
 8012702:	4603      	mov	r3, r0
 8012704:	70fb      	strb	r3, [r7, #3]
 8012706:	460b      	mov	r3, r1
 8012708:	70bb      	strb	r3, [r7, #2]
 801270a:	4613      	mov	r3, r2
 801270c:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 801270e:	2300      	movs	r3, #0
 8012710:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 8012714:	2300      	movs	r3, #0
 8012716:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801271a:	2300      	movs	r3, #0
 801271c:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 8012720:	f000 bc73 	b.w	801300a <ProcessMacCommands+0x916>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8012724:	78fb      	ldrb	r3, [r7, #3]
 8012726:	687a      	ldr	r2, [r7, #4]
 8012728:	4413      	add	r3, r2
 801272a:	781b      	ldrb	r3, [r3, #0]
 801272c:	4618      	mov	r0, r3
 801272e:	f003 fbf5 	bl	8015f1c <LoRaMacCommandsGetCmdSize>
 8012732:	4603      	mov	r3, r0
 8012734:	461a      	mov	r2, r3
 8012736:	78fb      	ldrb	r3, [r7, #3]
 8012738:	441a      	add	r2, r3
 801273a:	78bb      	ldrb	r3, [r7, #2]
 801273c:	429a      	cmp	r2, r3
 801273e:	f300 846a 	bgt.w	8013016 <ProcessMacCommands+0x922>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8012742:	78fb      	ldrb	r3, [r7, #3]
 8012744:	1c5a      	adds	r2, r3, #1
 8012746:	70fa      	strb	r2, [r7, #3]
 8012748:	461a      	mov	r2, r3
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	4413      	add	r3, r2
 801274e:	781b      	ldrb	r3, [r3, #0]
 8012750:	3b02      	subs	r3, #2
 8012752:	2b11      	cmp	r3, #17
 8012754:	f200 8461 	bhi.w	801301a <ProcessMacCommands+0x926>
 8012758:	a201      	add	r2, pc, #4	; (adr r2, 8012760 <ProcessMacCommands+0x6c>)
 801275a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801275e:	bf00      	nop
 8012760:	080127a9 	.word	0x080127a9
 8012764:	080127eb 	.word	0x080127eb
 8012768:	08012907 	.word	0x08012907
 801276c:	08012945 	.word	0x08012945
 8012770:	08012a35 	.word	0x08012a35
 8012774:	08012a91 	.word	0x08012a91
 8012778:	08012b4d 	.word	0x08012b4d
 801277c:	08012ba7 	.word	0x08012ba7
 8012780:	08012c8b 	.word	0x08012c8b
 8012784:	0801301b 	.word	0x0801301b
 8012788:	0801301b 	.word	0x0801301b
 801278c:	08012d35 	.word	0x08012d35
 8012790:	0801301b 	.word	0x0801301b
 8012794:	0801301b 	.word	0x0801301b
 8012798:	08012e4b 	.word	0x08012e4b
 801279c:	08012e7f 	.word	0x08012e7f
 80127a0:	08012f0f 	.word	0x08012f0f
 80127a4:	08012f85 	.word	0x08012f85
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80127a8:	2004      	movs	r0, #4
 80127aa:	f003 fd8f 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 80127ae:	4603      	mov	r3, r0
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	f000 842a 	beq.w	801300a <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80127b6:	2104      	movs	r1, #4
 80127b8:	2000      	movs	r0, #0
 80127ba:	f003 fcfb 	bl	80161b4 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 80127be:	78fb      	ldrb	r3, [r7, #3]
 80127c0:	1c5a      	adds	r2, r3, #1
 80127c2:	70fa      	strb	r2, [r7, #3]
 80127c4:	461a      	mov	r2, r3
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	4413      	add	r3, r2
 80127ca:	781a      	ldrb	r2, [r3, #0]
 80127cc:	4bad      	ldr	r3, [pc, #692]	; (8012a84 <ProcessMacCommands+0x390>)
 80127ce:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 80127d2:	78fb      	ldrb	r3, [r7, #3]
 80127d4:	1c5a      	adds	r2, r3, #1
 80127d6:	70fa      	strb	r2, [r7, #3]
 80127d8:	461a      	mov	r2, r3
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	4413      	add	r3, r2
 80127de:	781a      	ldrb	r2, [r3, #0]
 80127e0:	4ba8      	ldr	r3, [pc, #672]	; (8012a84 <ProcessMacCommands+0x390>)
 80127e2:	f883 2455 	strb.w	r2, [r3, #1109]	; 0x455
                }
                break;
 80127e6:	f000 bc10 	b.w	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 80127ea:	2300      	movs	r3, #0
 80127ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 80127f0:	2300      	movs	r3, #0
 80127f2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 80127f6:	2300      	movs	r3, #0
 80127f8:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 80127fc:	2300      	movs	r3, #0
 80127fe:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 8012802:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8012806:	f083 0301 	eor.w	r3, r3, #1
 801280a:	b2db      	uxtb	r3, r3
 801280c:	2b00      	cmp	r3, #0
 801280e:	d078      	beq.n	8012902 <ProcessMacCommands+0x20e>
                {
                    adrBlockFound = true;
 8012810:	2301      	movs	r3, #1
 8012812:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 8012816:	78fb      	ldrb	r3, [r7, #3]
 8012818:	3b01      	subs	r3, #1
 801281a:	687a      	ldr	r2, [r7, #4]
 801281c:	4413      	add	r3, r2
 801281e:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8012820:	78ba      	ldrb	r2, [r7, #2]
 8012822:	78fb      	ldrb	r3, [r7, #3]
 8012824:	1ad3      	subs	r3, r2, r3
 8012826:	b2db      	uxtb	r3, r3
 8012828:	3301      	adds	r3, #1
 801282a:	b2db      	uxtb	r3, r3
 801282c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8012830:	4b95      	ldr	r3, [pc, #596]	; (8012a88 <ProcessMacCommands+0x394>)
 8012832:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8012836:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801283a:	4b93      	ldr	r3, [pc, #588]	; (8012a88 <ProcessMacCommands+0x394>)
 801283c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012840:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012844:	4b90      	ldr	r3, [pc, #576]	; (8012a88 <ProcessMacCommands+0x394>)
 8012846:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801284a:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 801284e:	4b8e      	ldr	r3, [pc, #568]	; (8012a88 <ProcessMacCommands+0x394>)
 8012850:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8012854:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8012858:	4b8b      	ldr	r3, [pc, #556]	; (8012a88 <ProcessMacCommands+0x394>)
 801285a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 801285e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 8012862:	4b89      	ldr	r3, [pc, #548]	; (8012a88 <ProcessMacCommands+0x394>)
 8012864:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8012868:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 801286a:	4b87      	ldr	r3, [pc, #540]	; (8012a88 <ProcessMacCommands+0x394>)
 801286c:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8012870:	f107 0456 	add.w	r4, r7, #86	; 0x56
 8012874:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8012878:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801287c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8012880:	9301      	str	r3, [sp, #4]
 8012882:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8012886:	9300      	str	r3, [sp, #0]
 8012888:	4623      	mov	r3, r4
 801288a:	f005 f8ab 	bl	80179e4 <RegionLinkAdrReq>
 801288e:	4603      	mov	r3, r0
 8012890:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 8012894:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8012898:	f003 0307 	and.w	r3, r3, #7
 801289c:	2b07      	cmp	r3, #7
 801289e:	d10e      	bne.n	80128be <ProcessMacCommands+0x1ca>
                    {
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 80128a0:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 80128a4:	4b78      	ldr	r3, [pc, #480]	; (8012a88 <ProcessMacCommands+0x394>)
 80128a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 80128aa:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 80128ae:	4b76      	ldr	r3, [pc, #472]	; (8012a88 <ProcessMacCommands+0x394>)
 80128b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 80128b4:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 80128b8:	4b73      	ldr	r3, [pc, #460]	; (8012a88 <ProcessMacCommands+0x394>)
 80128ba:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80128be:	2300      	movs	r3, #0
 80128c0:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 80128c4:	e00b      	b.n	80128de <ProcessMacCommands+0x1ea>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 80128c6:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 80128ca:	2201      	movs	r2, #1
 80128cc:	4619      	mov	r1, r3
 80128ce:	2003      	movs	r0, #3
 80128d0:	f003 f9d4 	bl	8015c7c <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80128d4:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80128d8:	3301      	adds	r3, #1
 80128da:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 80128de:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80128e2:	4a6a      	ldr	r2, [pc, #424]	; (8012a8c <ProcessMacCommands+0x398>)
 80128e4:	fba2 2303 	umull	r2, r3, r2, r3
 80128e8:	089b      	lsrs	r3, r3, #2
 80128ea:	b2db      	uxtb	r3, r3
 80128ec:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 80128f0:	429a      	cmp	r2, r3
 80128f2:	d3e8      	bcc.n	80128c6 <ProcessMacCommands+0x1d2>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 80128f4:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 80128f8:	78fb      	ldrb	r3, [r7, #3]
 80128fa:	4413      	add	r3, r2
 80128fc:	b2db      	uxtb	r3, r3
 80128fe:	3b01      	subs	r3, #1
 8012900:	70fb      	strb	r3, [r7, #3]
                }
                break;
 8012902:	bf00      	nop
 8012904:	e381      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8012906:	78fb      	ldrb	r3, [r7, #3]
 8012908:	1c5a      	adds	r2, r3, #1
 801290a:	70fa      	strb	r2, [r7, #3]
 801290c:	461a      	mov	r2, r3
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	4413      	add	r3, r2
 8012912:	781b      	ldrb	r3, [r3, #0]
 8012914:	f003 030f 	and.w	r3, r3, #15
 8012918:	b2da      	uxtb	r2, r3
 801291a:	4b5b      	ldr	r3, [pc, #364]	; (8012a88 <ProcessMacCommands+0x394>)
 801291c:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8012920:	4b59      	ldr	r3, [pc, #356]	; (8012a88 <ProcessMacCommands+0x394>)
 8012922:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 8012926:	461a      	mov	r2, r3
 8012928:	2301      	movs	r3, #1
 801292a:	4093      	lsls	r3, r2
 801292c:	b29a      	uxth	r2, r3
 801292e:	4b56      	ldr	r3, [pc, #344]	; (8012a88 <ProcessMacCommands+0x394>)
 8012930:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8012934:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012938:	2200      	movs	r2, #0
 801293a:	4619      	mov	r1, r3
 801293c:	2004      	movs	r0, #4
 801293e:	f003 f99d 	bl	8015c7c <LoRaMacCommandsAddCmd>
                break;
 8012942:	e362      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8012944:	2307      	movs	r3, #7
 8012946:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 801294a:	78fb      	ldrb	r3, [r7, #3]
 801294c:	687a      	ldr	r2, [r7, #4]
 801294e:	4413      	add	r3, r2
 8012950:	781b      	ldrb	r3, [r3, #0]
 8012952:	091b      	lsrs	r3, r3, #4
 8012954:	b2db      	uxtb	r3, r3
 8012956:	b25b      	sxtb	r3, r3
 8012958:	f003 0307 	and.w	r3, r3, #7
 801295c:	b25b      	sxtb	r3, r3
 801295e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8012962:	78fb      	ldrb	r3, [r7, #3]
 8012964:	687a      	ldr	r2, [r7, #4]
 8012966:	4413      	add	r3, r2
 8012968:	781b      	ldrb	r3, [r3, #0]
 801296a:	b25b      	sxtb	r3, r3
 801296c:	f003 030f 	and.w	r3, r3, #15
 8012970:	b25b      	sxtb	r3, r3
 8012972:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 8012976:	78fb      	ldrb	r3, [r7, #3]
 8012978:	3301      	adds	r3, #1
 801297a:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 801297c:	78fb      	ldrb	r3, [r7, #3]
 801297e:	1c5a      	adds	r2, r3, #1
 8012980:	70fa      	strb	r2, [r7, #3]
 8012982:	461a      	mov	r2, r3
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	4413      	add	r3, r2
 8012988:	781b      	ldrb	r3, [r3, #0]
 801298a:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801298c:	78fb      	ldrb	r3, [r7, #3]
 801298e:	1c5a      	adds	r2, r3, #1
 8012990:	70fa      	strb	r2, [r7, #3]
 8012992:	461a      	mov	r2, r3
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	4413      	add	r3, r2
 8012998:	781b      	ldrb	r3, [r3, #0]
 801299a:	021a      	lsls	r2, r3, #8
 801299c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801299e:	4313      	orrs	r3, r2
 80129a0:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80129a2:	78fb      	ldrb	r3, [r7, #3]
 80129a4:	1c5a      	adds	r2, r3, #1
 80129a6:	70fa      	strb	r2, [r7, #3]
 80129a8:	461a      	mov	r2, r3
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	4413      	add	r3, r2
 80129ae:	781b      	ldrb	r3, [r3, #0]
 80129b0:	041a      	lsls	r2, r3, #16
 80129b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80129b4:	4313      	orrs	r3, r2
 80129b6:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 80129b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80129ba:	2264      	movs	r2, #100	; 0x64
 80129bc:	fb02 f303 	mul.w	r3, r2, r3
 80129c0:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 80129c2:	4b31      	ldr	r3, [pc, #196]	; (8012a88 <ProcessMacCommands+0x394>)
 80129c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80129c8:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80129cc:	4611      	mov	r1, r2
 80129ce:	4618      	mov	r0, r3
 80129d0:	f005 f82f 	bl	8017a32 <RegionRxParamSetupReq>
 80129d4:	4603      	mov	r3, r0
 80129d6:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80129da:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80129de:	f003 0307 	and.w	r3, r3, #7
 80129e2:	2b07      	cmp	r3, #7
 80129e4:	d117      	bne.n	8012a16 <ProcessMacCommands+0x322>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80129e6:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80129ea:	b2da      	uxtb	r2, r3
 80129ec:	4b26      	ldr	r3, [pc, #152]	; (8012a88 <ProcessMacCommands+0x394>)
 80129ee:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80129f2:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80129f6:	b2da      	uxtb	r2, r3
 80129f8:	4b23      	ldr	r3, [pc, #140]	; (8012a88 <ProcessMacCommands+0x394>)
 80129fa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80129fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012a00:	4a21      	ldr	r2, [pc, #132]	; (8012a88 <ProcessMacCommands+0x394>)
 8012a02:	6653      	str	r3, [r2, #100]	; 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8012a04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012a06:	4a20      	ldr	r2, [pc, #128]	; (8012a88 <ProcessMacCommands+0x394>)
 8012a08:	66d3      	str	r3, [r2, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8012a0a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8012a0e:	b2da      	uxtb	r2, r3
 8012a10:	4b1d      	ldr	r3, [pc, #116]	; (8012a88 <ProcessMacCommands+0x394>)
 8012a12:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                }
                macCmdPayload[0] = status;
 8012a16:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8012a1a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8012a1e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012a22:	2201      	movs	r2, #1
 8012a24:	4619      	mov	r1, r3
 8012a26:	2005      	movs	r0, #5
 8012a28:	f003 f928 	bl	8015c7c <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8012a2c:	f7ff fe52 	bl	80126d4 <SetMlmeScheduleUplinkIndication>
                break;
 8012a30:	bf00      	nop
 8012a32:	e2ea      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8012a34:	23ff      	movs	r3, #255	; 0xff
 8012a36:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8012a3a:	4b12      	ldr	r3, [pc, #72]	; (8012a84 <ProcessMacCommands+0x390>)
 8012a3c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d00d      	beq.n	8012a60 <ProcessMacCommands+0x36c>
 8012a44:	4b0f      	ldr	r3, [pc, #60]	; (8012a84 <ProcessMacCommands+0x390>)
 8012a46:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d007      	beq.n	8012a60 <ProcessMacCommands+0x36c>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8012a50:	4b0c      	ldr	r3, [pc, #48]	; (8012a84 <ProcessMacCommands+0x390>)
 8012a52:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	4798      	blx	r3
 8012a5a:	4603      	mov	r3, r0
 8012a5c:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8012a60:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8012a64:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8012a68:	787b      	ldrb	r3, [r7, #1]
 8012a6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012a6e:	b2db      	uxtb	r3, r3
 8012a70:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8012a74:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012a78:	2202      	movs	r2, #2
 8012a7a:	4619      	mov	r1, r3
 8012a7c:	2006      	movs	r0, #6
 8012a7e:	f003 f8fd 	bl	8015c7c <LoRaMacCommandsAddCmd>
                break;
 8012a82:	e2c2      	b.n	801300a <ProcessMacCommands+0x916>
 8012a84:	200033f0 	.word	0x200033f0
 8012a88:	200038f8 	.word	0x200038f8
 8012a8c:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8012a90:	2303      	movs	r3, #3
 8012a92:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8012a96:	78fb      	ldrb	r3, [r7, #3]
 8012a98:	1c5a      	adds	r2, r3, #1
 8012a9a:	70fa      	strb	r2, [r7, #3]
 8012a9c:	461a      	mov	r2, r3
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	4413      	add	r3, r2
 8012aa2:	781b      	ldrb	r3, [r3, #0]
 8012aa4:	b25b      	sxtb	r3, r3
 8012aa6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 8012aaa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8012aae:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8012ab0:	78fb      	ldrb	r3, [r7, #3]
 8012ab2:	1c5a      	adds	r2, r3, #1
 8012ab4:	70fa      	strb	r2, [r7, #3]
 8012ab6:	461a      	mov	r2, r3
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	4413      	add	r3, r2
 8012abc:	781b      	ldrb	r3, [r3, #0]
 8012abe:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8012ac0:	78fb      	ldrb	r3, [r7, #3]
 8012ac2:	1c5a      	adds	r2, r3, #1
 8012ac4:	70fa      	strb	r2, [r7, #3]
 8012ac6:	461a      	mov	r2, r3
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	4413      	add	r3, r2
 8012acc:	781b      	ldrb	r3, [r3, #0]
 8012ace:	021a      	lsls	r2, r3, #8
 8012ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ad2:	4313      	orrs	r3, r2
 8012ad4:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8012ad6:	78fb      	ldrb	r3, [r7, #3]
 8012ad8:	1c5a      	adds	r2, r3, #1
 8012ada:	70fa      	strb	r2, [r7, #3]
 8012adc:	461a      	mov	r2, r3
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	4413      	add	r3, r2
 8012ae2:	781b      	ldrb	r3, [r3, #0]
 8012ae4:	041a      	lsls	r2, r3, #16
 8012ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ae8:	4313      	orrs	r3, r2
 8012aea:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 8012aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012aee:	2264      	movs	r2, #100	; 0x64
 8012af0:	fb02 f303 	mul.w	r3, r2, r3
 8012af4:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 8012af6:	2300      	movs	r3, #0
 8012af8:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8012afa:	78fb      	ldrb	r3, [r7, #3]
 8012afc:	1c5a      	adds	r2, r3, #1
 8012afe:	70fa      	strb	r2, [r7, #3]
 8012b00:	461a      	mov	r2, r3
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	4413      	add	r3, r2
 8012b06:	781b      	ldrb	r3, [r3, #0]
 8012b08:	b25b      	sxtb	r3, r3
 8012b0a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 8012b0e:	4b87      	ldr	r3, [pc, #540]	; (8012d2c <ProcessMacCommands+0x638>)
 8012b10:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012b14:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8012b18:	4611      	mov	r1, r2
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	f004 ffa4 	bl	8017a68 <RegionNewChannelReq>
 8012b20:	4603      	mov	r3, r0
 8012b22:	b2db      	uxtb	r3, r3
 8012b24:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 8012b28:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8012b2c:	b25b      	sxtb	r3, r3
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	db0a      	blt.n	8012b48 <ProcessMacCommands+0x454>
                {
                    macCmdPayload[0] = status;
 8012b32:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8012b36:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8012b3a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012b3e:	2201      	movs	r2, #1
 8012b40:	4619      	mov	r1, r3
 8012b42:	2007      	movs	r0, #7
 8012b44:	f003 f89a 	bl	8015c7c <LoRaMacCommandsAddCmd>
                }
                break;
 8012b48:	bf00      	nop
 8012b4a:	e25e      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8012b4c:	78fb      	ldrb	r3, [r7, #3]
 8012b4e:	1c5a      	adds	r2, r3, #1
 8012b50:	70fa      	strb	r2, [r7, #3]
 8012b52:	461a      	mov	r2, r3
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	4413      	add	r3, r2
 8012b58:	781b      	ldrb	r3, [r3, #0]
 8012b5a:	f003 030f 	and.w	r3, r3, #15
 8012b5e:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 8012b62:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8012b66:	2b00      	cmp	r3, #0
 8012b68:	d104      	bne.n	8012b74 <ProcessMacCommands+0x480>
                {
                    delay++;
 8012b6a:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8012b6e:	3301      	adds	r3, #1
 8012b70:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8012b74:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8012b78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8012b7c:	fb02 f303 	mul.w	r3, r2, r3
 8012b80:	461a      	mov	r2, r3
 8012b82:	4b6a      	ldr	r3, [pc, #424]	; (8012d2c <ProcessMacCommands+0x638>)
 8012b84:	651a      	str	r2, [r3, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8012b86:	4b69      	ldr	r3, [pc, #420]	; (8012d2c <ProcessMacCommands+0x638>)
 8012b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012b8a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8012b8e:	4a67      	ldr	r2, [pc, #412]	; (8012d2c <ProcessMacCommands+0x638>)
 8012b90:	6553      	str	r3, [r2, #84]	; 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8012b92:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012b96:	2200      	movs	r2, #0
 8012b98:	4619      	mov	r1, r3
 8012b9a:	2008      	movs	r0, #8
 8012b9c:	f003 f86e 	bl	8015c7c <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8012ba0:	f7ff fd98 	bl	80126d4 <SetMlmeScheduleUplinkIndication>
                break;
 8012ba4:	e231      	b.n	801300a <ProcessMacCommands+0x916>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8012ba6:	78fb      	ldrb	r3, [r7, #3]
 8012ba8:	1c5a      	adds	r2, r3, #1
 8012baa:	70fa      	strb	r2, [r7, #3]
 8012bac:	461a      	mov	r2, r3
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	4413      	add	r3, r2
 8012bb2:	781b      	ldrb	r3, [r3, #0]
 8012bb4:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8012bb8:	2300      	movs	r3, #0
 8012bba:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8012bc4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012bc8:	f003 0320 	and.w	r3, r3, #32
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d002      	beq.n	8012bd6 <ProcessMacCommands+0x4e2>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8012bd0:	2301      	movs	r3, #1
 8012bd2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8012bd6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012bda:	f003 0310 	and.w	r3, r3, #16
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d002      	beq.n	8012be8 <ProcessMacCommands+0x4f4>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8012be2:	2301      	movs	r3, #1
 8012be4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8012be8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8012bec:	f003 030f 	and.w	r3, r3, #15
 8012bf0:	b2db      	uxtb	r3, r3
 8012bf2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 8012bf6:	4b4d      	ldr	r3, [pc, #308]	; (8012d2c <ProcessMacCommands+0x638>)
 8012bf8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012bfc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8012c00:	4611      	mov	r1, r2
 8012c02:	4618      	mov	r0, r3
 8012c04:	f004 ff4b 	bl	8017a9e <RegionTxParamSetupReq>
 8012c08:	4603      	mov	r3, r0
 8012c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c0e:	d03a      	beq.n	8012c86 <ProcessMacCommands+0x592>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8012c10:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8012c14:	4b45      	ldr	r3, [pc, #276]	; (8012d2c <ProcessMacCommands+0x638>)
 8012c16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8012c1a:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8012c1e:	4b43      	ldr	r3, [pc, #268]	; (8012d2c <ProcessMacCommands+0x638>)
 8012c20:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8012c24:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8012c28:	461a      	mov	r2, r3
 8012c2a:	4b41      	ldr	r3, [pc, #260]	; (8012d30 <ProcessMacCommands+0x63c>)
 8012c2c:	5c9b      	ldrb	r3, [r3, r2]
 8012c2e:	4618      	mov	r0, r3
 8012c30:	f7ed fdd0 	bl	80007d4 <__aeabi_ui2f>
 8012c34:	4603      	mov	r3, r0
 8012c36:	4a3d      	ldr	r2, [pc, #244]	; (8012d2c <ProcessMacCommands+0x638>)
 8012c38:	6793      	str	r3, [r2, #120]	; 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8012c3a:	2302      	movs	r3, #2
 8012c3c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012c40:	4b3a      	ldr	r3, [pc, #232]	; (8012d2c <ProcessMacCommands+0x638>)
 8012c42:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012c46:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c4a:	4b38      	ldr	r3, [pc, #224]	; (8012d2c <ProcessMacCommands+0x638>)
 8012c4c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012c50:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8012c54:	4611      	mov	r1, r2
 8012c56:	4618      	mov	r0, r3
 8012c58:	f004 fdc1 	bl	80177de <RegionGetPhyParam>
 8012c5c:	4603      	mov	r3, r0
 8012c5e:	62bb      	str	r3, [r7, #40]	; 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8012c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c62:	b25a      	sxtb	r2, r3
 8012c64:	4b31      	ldr	r3, [pc, #196]	; (8012d2c <ProcessMacCommands+0x638>)
 8012c66:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8012c6a:	4293      	cmp	r3, r2
 8012c6c:	bfb8      	it	lt
 8012c6e:	4613      	movlt	r3, r2
 8012c70:	b25a      	sxtb	r2, r3
 8012c72:	4b2e      	ldr	r3, [pc, #184]	; (8012d2c <ProcessMacCommands+0x638>)
 8012c74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8012c78:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012c7c:	2200      	movs	r2, #0
 8012c7e:	4619      	mov	r1, r3
 8012c80:	2009      	movs	r0, #9
 8012c82:	f002 fffb 	bl	8015c7c <LoRaMacCommandsAddCmd>
                }
                break;
 8012c86:	bf00      	nop
 8012c88:	e1bf      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8012c8a:	2303      	movs	r3, #3
 8012c8c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8012c90:	78fb      	ldrb	r3, [r7, #3]
 8012c92:	1c5a      	adds	r2, r3, #1
 8012c94:	70fa      	strb	r2, [r7, #3]
 8012c96:	461a      	mov	r2, r3
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	4413      	add	r3, r2
 8012c9c:	781b      	ldrb	r3, [r3, #0]
 8012c9e:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8012ca2:	78fb      	ldrb	r3, [r7, #3]
 8012ca4:	1c5a      	adds	r2, r3, #1
 8012ca6:	70fa      	strb	r2, [r7, #3]
 8012ca8:	461a      	mov	r2, r3
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	4413      	add	r3, r2
 8012cae:	781b      	ldrb	r3, [r3, #0]
 8012cb0:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8012cb2:	78fb      	ldrb	r3, [r7, #3]
 8012cb4:	1c5a      	adds	r2, r3, #1
 8012cb6:	70fa      	strb	r2, [r7, #3]
 8012cb8:	461a      	mov	r2, r3
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	4413      	add	r3, r2
 8012cbe:	781b      	ldrb	r3, [r3, #0]
 8012cc0:	021a      	lsls	r2, r3, #8
 8012cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012cc4:	4313      	orrs	r3, r2
 8012cc6:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8012cc8:	78fb      	ldrb	r3, [r7, #3]
 8012cca:	1c5a      	adds	r2, r3, #1
 8012ccc:	70fa      	strb	r2, [r7, #3]
 8012cce:	461a      	mov	r2, r3
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	4413      	add	r3, r2
 8012cd4:	781b      	ldrb	r3, [r3, #0]
 8012cd6:	041a      	lsls	r2, r3, #16
 8012cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012cda:	4313      	orrs	r3, r2
 8012cdc:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8012cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ce0:	2264      	movs	r2, #100	; 0x64
 8012ce2:	fb02 f303 	mul.w	r3, r2, r3
 8012ce6:	627b      	str	r3, [r7, #36]	; 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 8012ce8:	4b10      	ldr	r3, [pc, #64]	; (8012d2c <ProcessMacCommands+0x638>)
 8012cea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012cee:	f107 0220 	add.w	r2, r7, #32
 8012cf2:	4611      	mov	r1, r2
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	f004 feed 	bl	8017ad4 <RegionDlChannelReq>
 8012cfa:	4603      	mov	r3, r0
 8012cfc:	b2db      	uxtb	r3, r3
 8012cfe:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 8012d02:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8012d06:	b25b      	sxtb	r3, r3
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	db0c      	blt.n	8012d26 <ProcessMacCommands+0x632>
                {
                    macCmdPayload[0] = status;
 8012d0c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8012d10:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8012d14:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012d18:	2201      	movs	r2, #1
 8012d1a:	4619      	mov	r1, r3
 8012d1c:	200a      	movs	r0, #10
 8012d1e:	f002 ffad 	bl	8015c7c <LoRaMacCommandsAddCmd>
                    // Setup indication to inform the application
                    SetMlmeScheduleUplinkIndication( );
 8012d22:	f7ff fcd7 	bl	80126d4 <SetMlmeScheduleUplinkIndication>
                }
                break;
 8012d26:	bf00      	nop
 8012d28:	e16f      	b.n	801300a <ProcessMacCommands+0x916>
 8012d2a:	bf00      	nop
 8012d2c:	200038f8 	.word	0x200038f8
 8012d30:	08023244 	.word	0x08023244
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8012d34:	200a      	movs	r0, #10
 8012d36:	f003 fac9 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 8012d3a:	4603      	mov	r3, r0
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	f000 8164 	beq.w	801300a <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8012d42:	210a      	movs	r1, #10
 8012d44:	2000      	movs	r0, #0
 8012d46:	f003 fa35 	bl	80161b4 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 8012d4a:	f107 0318 	add.w	r3, r7, #24
 8012d4e:	2200      	movs	r2, #0
 8012d50:	601a      	str	r2, [r3, #0]
 8012d52:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8012d54:	f107 0310 	add.w	r3, r7, #16
 8012d58:	2200      	movs	r2, #0
 8012d5a:	601a      	str	r2, [r3, #0]
 8012d5c:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8012d5e:	f107 0308 	add.w	r3, r7, #8
 8012d62:	2200      	movs	r2, #0
 8012d64:	601a      	str	r2, [r3, #0]
 8012d66:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8012d68:	78fb      	ldrb	r3, [r7, #3]
 8012d6a:	1c5a      	adds	r2, r3, #1
 8012d6c:	70fa      	strb	r2, [r7, #3]
 8012d6e:	461a      	mov	r2, r3
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	4413      	add	r3, r2
 8012d74:	781b      	ldrb	r3, [r3, #0]
 8012d76:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8012d78:	78fb      	ldrb	r3, [r7, #3]
 8012d7a:	1c5a      	adds	r2, r3, #1
 8012d7c:	70fa      	strb	r2, [r7, #3]
 8012d7e:	461a      	mov	r2, r3
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	4413      	add	r3, r2
 8012d84:	781b      	ldrb	r3, [r3, #0]
 8012d86:	021a      	lsls	r2, r3, #8
 8012d88:	69bb      	ldr	r3, [r7, #24]
 8012d8a:	4313      	orrs	r3, r2
 8012d8c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8012d8e:	78fb      	ldrb	r3, [r7, #3]
 8012d90:	1c5a      	adds	r2, r3, #1
 8012d92:	70fa      	strb	r2, [r7, #3]
 8012d94:	461a      	mov	r2, r3
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	4413      	add	r3, r2
 8012d9a:	781b      	ldrb	r3, [r3, #0]
 8012d9c:	041a      	lsls	r2, r3, #16
 8012d9e:	69bb      	ldr	r3, [r7, #24]
 8012da0:	4313      	orrs	r3, r2
 8012da2:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8012da4:	78fb      	ldrb	r3, [r7, #3]
 8012da6:	1c5a      	adds	r2, r3, #1
 8012da8:	70fa      	strb	r2, [r7, #3]
 8012daa:	461a      	mov	r2, r3
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	4413      	add	r3, r2
 8012db0:	781b      	ldrb	r3, [r3, #0]
 8012db2:	061a      	lsls	r2, r3, #24
 8012db4:	69bb      	ldr	r3, [r7, #24]
 8012db6:	4313      	orrs	r3, r2
 8012db8:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8012dba:	78fb      	ldrb	r3, [r7, #3]
 8012dbc:	1c5a      	adds	r2, r3, #1
 8012dbe:	70fa      	strb	r2, [r7, #3]
 8012dc0:	461a      	mov	r2, r3
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	4413      	add	r3, r2
 8012dc6:	781b      	ldrb	r3, [r3, #0]
 8012dc8:	b21b      	sxth	r3, r3
 8012dca:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8012dcc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8012dd0:	461a      	mov	r2, r3
 8012dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012dd6:	fb02 f303 	mul.w	r3, r2, r3
 8012dda:	121b      	asrs	r3, r3, #8
 8012ddc:	b21b      	sxth	r3, r3
 8012dde:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8012de0:	f107 0310 	add.w	r3, r7, #16
 8012de4:	f107 0218 	add.w	r2, r7, #24
 8012de8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012dec:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8012df0:	693a      	ldr	r2, [r7, #16]
 8012df2:	4b8c      	ldr	r3, [pc, #560]	; (8013024 <ProcessMacCommands+0x930>)
 8012df4:	4413      	add	r3, r2
 8012df6:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8012df8:	f107 0308 	add.w	r3, r7, #8
 8012dfc:	4618      	mov	r0, r3
 8012dfe:	f00c fad1 	bl	801f3a4 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8012e02:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8012e06:	4b88      	ldr	r3, [pc, #544]	; (8013028 <ProcessMacCommands+0x934>)
 8012e08:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8012e0c:	9200      	str	r2, [sp, #0]
 8012e0e:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8012e12:	f107 0210 	add.w	r2, r7, #16
 8012e16:	ca06      	ldmia	r2, {r1, r2}
 8012e18:	f00c fa5d 	bl	801f2d6 <SysTimeSub>
 8012e1c:	f107 0010 	add.w	r0, r7, #16
 8012e20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012e22:	9300      	str	r3, [sp, #0]
 8012e24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012e26:	f107 0208 	add.w	r2, r7, #8
 8012e2a:	ca06      	ldmia	r2, {r1, r2}
 8012e2c:	f00c fa1a 	bl	801f264 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8012e30:	f107 0310 	add.w	r3, r7, #16
 8012e34:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012e38:	f00c fa86 	bl	801f348 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8012e3c:	f002 fde3 	bl	8015a06 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8012e40:	4b79      	ldr	r3, [pc, #484]	; (8013028 <ProcessMacCommands+0x934>)
 8012e42:	2201      	movs	r2, #1
 8012e44:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
                }
                break;
 8012e48:	e0df      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8012e4a:	200d      	movs	r0, #13
 8012e4c:	f003 fa3e 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 8012e50:	4603      	mov	r3, r0
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	f000 80d9 	beq.w	801300a <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8012e58:	210d      	movs	r1, #13
 8012e5a:	2000      	movs	r0, #0
 8012e5c:	f003 f9aa 	bl	80161b4 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8012e60:	4b71      	ldr	r3, [pc, #452]	; (8013028 <ProcessMacCommands+0x934>)
 8012e62:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8012e66:	2b04      	cmp	r3, #4
 8012e68:	f000 80cf 	beq.w	801300a <ProcessMacCommands+0x916>
 8012e6c:	4b6e      	ldr	r3, [pc, #440]	; (8013028 <ProcessMacCommands+0x934>)
 8012e6e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8012e72:	2b05      	cmp	r3, #5
 8012e74:	f000 80c9 	beq.w	801300a <ProcessMacCommands+0x916>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8012e78:	f002 fda6 	bl	80159c8 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8012e7c:	e0c5      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8012e7e:	2303      	movs	r3, #3
 8012e80:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 8012e84:	2300      	movs	r3, #0
 8012e86:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8012e88:	78fb      	ldrb	r3, [r7, #3]
 8012e8a:	1c5a      	adds	r2, r3, #1
 8012e8c:	70fa      	strb	r2, [r7, #3]
 8012e8e:	461a      	mov	r2, r3
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	4413      	add	r3, r2
 8012e94:	781b      	ldrb	r3, [r3, #0]
 8012e96:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8012e98:	78fb      	ldrb	r3, [r7, #3]
 8012e9a:	1c5a      	adds	r2, r3, #1
 8012e9c:	70fa      	strb	r2, [r7, #3]
 8012e9e:	461a      	mov	r2, r3
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	4413      	add	r3, r2
 8012ea4:	781b      	ldrb	r3, [r3, #0]
 8012ea6:	021b      	lsls	r3, r3, #8
 8012ea8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8012eaa:	4313      	orrs	r3, r2
 8012eac:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8012eae:	78fb      	ldrb	r3, [r7, #3]
 8012eb0:	1c5a      	adds	r2, r3, #1
 8012eb2:	70fa      	strb	r2, [r7, #3]
 8012eb4:	461a      	mov	r2, r3
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	4413      	add	r3, r2
 8012eba:	781b      	ldrb	r3, [r3, #0]
 8012ebc:	041b      	lsls	r3, r3, #16
 8012ebe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8012ec0:	4313      	orrs	r3, r2
 8012ec2:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 8012ec4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012ec6:	2264      	movs	r2, #100	; 0x64
 8012ec8:	fb02 f303 	mul.w	r3, r2, r3
 8012ecc:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 8012ece:	78fb      	ldrb	r3, [r7, #3]
 8012ed0:	1c5a      	adds	r2, r3, #1
 8012ed2:	70fa      	strb	r2, [r7, #3]
 8012ed4:	461a      	mov	r2, r3
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	4413      	add	r3, r2
 8012eda:	781b      	ldrb	r3, [r3, #0]
 8012edc:	f003 030f 	and.w	r3, r3, #15
 8012ee0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8012ee4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012ee8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8012eea:	4618      	mov	r0, r3
 8012eec:	f002 fd72 	bl	80159d4 <LoRaMacClassBPingSlotChannelReq>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 8012ef6:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8012efa:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8012efe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012f02:	2201      	movs	r2, #1
 8012f04:	4619      	mov	r1, r3
 8012f06:	2011      	movs	r0, #17
 8012f08:	f002 feb8 	bl	8015c7c <LoRaMacCommandsAddCmd>
                break;
 8012f0c:	e07d      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8012f0e:	200e      	movs	r0, #14
 8012f10:	f003 f9dc 	bl	80162cc <LoRaMacConfirmQueueIsCmdActive>
 8012f14:	4603      	mov	r3, r0
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d077      	beq.n	801300a <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8012f1a:	210e      	movs	r1, #14
 8012f1c:	2000      	movs	r0, #0
 8012f1e:	f003 f949 	bl	80161b4 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8012f22:	2300      	movs	r3, #0
 8012f24:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 8012f28:	2300      	movs	r3, #0
 8012f2a:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8012f2e:	78fb      	ldrb	r3, [r7, #3]
 8012f30:	1c5a      	adds	r2, r3, #1
 8012f32:	70fa      	strb	r2, [r7, #3]
 8012f34:	461a      	mov	r2, r3
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	4413      	add	r3, r2
 8012f3a:	781b      	ldrb	r3, [r3, #0]
 8012f3c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8012f40:	78fb      	ldrb	r3, [r7, #3]
 8012f42:	1c5a      	adds	r2, r3, #1
 8012f44:	70fa      	strb	r2, [r7, #3]
 8012f46:	461a      	mov	r2, r3
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	4413      	add	r3, r2
 8012f4c:	781b      	ldrb	r3, [r3, #0]
 8012f4e:	021b      	lsls	r3, r3, #8
 8012f50:	b21a      	sxth	r2, r3
 8012f52:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 8012f56:	4313      	orrs	r3, r2
 8012f58:	b21b      	sxth	r3, r3
 8012f5a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8012f5e:	78fb      	ldrb	r3, [r7, #3]
 8012f60:	1c5a      	adds	r2, r3, #1
 8012f62:	70fa      	strb	r2, [r7, #3]
 8012f64:	461a      	mov	r2, r3
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	4413      	add	r3, r2
 8012f6a:	781b      	ldrb	r3, [r3, #0]
 8012f6c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8012f70:	4b2e      	ldr	r3, [pc, #184]	; (801302c <ProcessMacCommands+0x938>)
 8012f72:	681a      	ldr	r2, [r3, #0]
 8012f74:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 8012f78:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	f002 fd35 	bl	80159ec <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8012f82:	e042      	b.n	801300a <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8012f84:	2300      	movs	r3, #0
 8012f86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8012f8a:	78fb      	ldrb	r3, [r7, #3]
 8012f8c:	1c5a      	adds	r2, r3, #1
 8012f8e:	70fa      	strb	r2, [r7, #3]
 8012f90:	461a      	mov	r2, r3
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	4413      	add	r3, r2
 8012f96:	781b      	ldrb	r3, [r3, #0]
 8012f98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8012f9c:	78fb      	ldrb	r3, [r7, #3]
 8012f9e:	1c5a      	adds	r2, r3, #1
 8012fa0:	70fa      	strb	r2, [r7, #3]
 8012fa2:	461a      	mov	r2, r3
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	4413      	add	r3, r2
 8012fa8:	781b      	ldrb	r3, [r3, #0]
 8012faa:	021b      	lsls	r3, r3, #8
 8012fac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8012fb0:	4313      	orrs	r3, r2
 8012fb2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8012fb6:	78fb      	ldrb	r3, [r7, #3]
 8012fb8:	1c5a      	adds	r2, r3, #1
 8012fba:	70fa      	strb	r2, [r7, #3]
 8012fbc:	461a      	mov	r2, r3
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	4413      	add	r3, r2
 8012fc2:	781b      	ldrb	r3, [r3, #0]
 8012fc4:	041b      	lsls	r3, r3, #16
 8012fc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8012fca:	4313      	orrs	r3, r2
 8012fcc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 8012fd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012fd4:	2264      	movs	r2, #100	; 0x64
 8012fd6:	fb02 f303 	mul.w	r3, r2, r3
 8012fda:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8012fde:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8012fe2:	f002 fd16 	bl	8015a12 <LoRaMacClassBBeaconFreqReq>
 8012fe6:	4603      	mov	r3, r0
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d003      	beq.n	8012ff4 <ProcessMacCommands+0x900>
                    {
                        macCmdPayload[0] = 1;
 8012fec:	2301      	movs	r3, #1
 8012fee:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8012ff2:	e002      	b.n	8012ffa <ProcessMacCommands+0x906>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8012ff4:	2300      	movs	r3, #0
 8012ff6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8012ffa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8012ffe:	2201      	movs	r2, #1
 8013000:	4619      	mov	r1, r3
 8013002:	2013      	movs	r0, #19
 8013004:	f002 fe3a 	bl	8015c7c <LoRaMacCommandsAddCmd>
                }
                break;
 8013008:	bf00      	nop
    while( macIndex < commandsSize )
 801300a:	78fa      	ldrb	r2, [r7, #3]
 801300c:	78bb      	ldrb	r3, [r7, #2]
 801300e:	429a      	cmp	r2, r3
 8013010:	f4ff ab88 	bcc.w	8012724 <ProcessMacCommands+0x30>
 8013014:	e002      	b.n	801301c <ProcessMacCommands+0x928>
            return;
 8013016:	bf00      	nop
 8013018:	e000      	b.n	801301c <ProcessMacCommands+0x928>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 801301a:	bf00      	nop
        }
    }
}
 801301c:	378c      	adds	r7, #140	; 0x8c
 801301e:	46bd      	mov	sp, r7
 8013020:	bd90      	pop	{r4, r7, pc}
 8013022:	bf00      	nop
 8013024:	12d53d80 	.word	0x12d53d80
 8013028:	200033f0 	.word	0x200033f0
 801302c:	20003f10 	.word	0x20003f10

08013030 <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b08e      	sub	sp, #56	; 0x38
 8013034:	af02      	add	r7, sp, #8
 8013036:	60f8      	str	r0, [r7, #12]
 8013038:	607a      	str	r2, [r7, #4]
 801303a:	461a      	mov	r2, r3
 801303c:	460b      	mov	r3, r1
 801303e:	72fb      	strb	r3, [r7, #11]
 8013040:	4613      	mov	r3, r2
 8013042:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013044:	2303      	movs	r3, #3
 8013046:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 801304a:	4b65      	ldr	r3, [pc, #404]	; (80131e0 <Send+0x1b0>)
 801304c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013050:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8013054:	4b62      	ldr	r3, [pc, #392]	; (80131e0 <Send+0x1b0>)
 8013056:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801305a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801305e:	4b60      	ldr	r3, [pc, #384]	; (80131e0 <Send+0x1b0>)
 8013060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013062:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8013064:	4b5e      	ldr	r3, [pc, #376]	; (80131e0 <Send+0x1b0>)
 8013066:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 801306a:	2b00      	cmp	r3, #0
 801306c:	d101      	bne.n	8013072 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 801306e:	2307      	movs	r3, #7
 8013070:	e0b1      	b.n	80131d6 <Send+0x1a6>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8013072:	4b5b      	ldr	r3, [pc, #364]	; (80131e0 <Send+0x1b0>)
 8013074:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 8013078:	2b00      	cmp	r3, #0
 801307a:	d102      	bne.n	8013082 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 801307c:	4b58      	ldr	r3, [pc, #352]	; (80131e0 <Send+0x1b0>)
 801307e:	2200      	movs	r2, #0
 8013080:	631a      	str	r2, [r3, #48]	; 0x30
    }

    fCtrl.Value = 0;
 8013082:	2300      	movs	r3, #0
 8013084:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8013088:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801308c:	f36f 0303 	bfc	r3, #0, #4
 8013090:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8013094:	4b52      	ldr	r3, [pc, #328]	; (80131e0 <Send+0x1b0>)
 8013096:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 801309a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801309e:	f362 13c7 	bfi	r3, r2, #7, #1
 80130a2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80130a6:	4b4e      	ldr	r3, [pc, #312]	; (80131e0 <Send+0x1b0>)
 80130a8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80130ac:	2b01      	cmp	r3, #1
 80130ae:	d106      	bne.n	80130be <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80130b0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80130b4:	f043 0310 	orr.w	r3, r3, #16
 80130b8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80130bc:	e005      	b.n	80130ca <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80130be:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80130c2:	f36f 1304 	bfc	r3, #4, #1
 80130c6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 80130ca:	4b45      	ldr	r3, [pc, #276]	; (80131e0 <Send+0x1b0>)
 80130cc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d005      	beq.n	80130e0 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 80130d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80130d8:	f043 0320 	orr.w	r3, r3, #32
 80130dc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = Nvm.MacGroup2.Version;
 80130e0:	4b3f      	ldr	r3, [pc, #252]	; (80131e0 <Send+0x1b0>)
 80130e2:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80130e6:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 80130e8:	2301      	movs	r3, #1
 80130ea:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 80130ec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80130f0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80130f4:	b2db      	uxtb	r3, r3
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	bf14      	ite	ne
 80130fa:	2301      	movne	r3, #1
 80130fc:	2300      	moveq	r3, #0
 80130fe:	b2db      	uxtb	r3, r3
 8013100:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8013102:	4b37      	ldr	r3, [pc, #220]	; (80131e0 <Send+0x1b0>)
 8013104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013106:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8013108:	4b36      	ldr	r3, [pc, #216]	; (80131e4 <Send+0x1b4>)
 801310a:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 801310e:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8013110:	4b34      	ldr	r3, [pc, #208]	; (80131e4 <Send+0x1b4>)
 8013112:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8013116:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8013118:	4b31      	ldr	r3, [pc, #196]	; (80131e0 <Send+0x1b0>)
 801311a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801311e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013122:	4b2f      	ldr	r3, [pc, #188]	; (80131e0 <Send+0x1b0>)
 8013124:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8013128:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801312c:	4b2c      	ldr	r3, [pc, #176]	; (80131e0 <Send+0x1b0>)
 801312e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8013132:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 8013136:	4b2a      	ldr	r3, [pc, #168]	; (80131e0 <Send+0x1b0>)
 8013138:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801313c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8013140:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013144:	f107 0014 	add.w	r0, r7, #20
 8013148:	4a27      	ldr	r2, [pc, #156]	; (80131e8 <Send+0x1b8>)
 801314a:	4928      	ldr	r1, [pc, #160]	; (80131ec <Send+0x1bc>)
 801314c:	f002 fb7c 	bl	8015848 <LoRaMacAdrCalcNext>
 8013150:	4603      	mov	r3, r0
 8013152:	461a      	mov	r2, r3
 8013154:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013158:	f362 1386 	bfi	r3, r2, #6, #1
 801315c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8013160:	7afa      	ldrb	r2, [r7, #11]
 8013162:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8013166:	893b      	ldrh	r3, [r7, #8]
 8013168:	9300      	str	r3, [sp, #0]
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	68f8      	ldr	r0, [r7, #12]
 801316e:	f000 fc21 	bl	80139b4 <PrepareFrame>
 8013172:	4603      	mov	r3, r0
 8013174:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8013178:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801317c:	2b00      	cmp	r3, #0
 801317e:	d003      	beq.n	8013188 <Send+0x158>
 8013180:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013184:	2b0a      	cmp	r3, #10
 8013186:	d107      	bne.n	8013198 <Send+0x168>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8013188:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 801318c:	4618      	mov	r0, r3
 801318e:	f000 f96d 	bl	801346c <ScheduleTx>
 8013192:	4603      	mov	r3, r0
 8013194:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8013198:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801319c:	2b00      	cmp	r3, #0
 801319e:	d00a      	beq.n	80131b6 <Send+0x186>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 80131a0:	4a0f      	ldr	r2, [pc, #60]	; (80131e0 <Send+0x1b0>)
 80131a2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80131a6:	f882 3039 	strb.w	r3, [r2, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 80131aa:	4a0d      	ldr	r2, [pc, #52]	; (80131e0 <Send+0x1b0>)
 80131ac:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80131b0:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 80131b4:	e00d      	b.n	80131d2 <Send+0x1a2>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 80131b6:	4b0a      	ldr	r3, [pc, #40]	; (80131e0 <Send+0x1b0>)
 80131b8:	2200      	movs	r2, #0
 80131ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 80131be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131c0:	4a07      	ldr	r2, [pc, #28]	; (80131e0 <Send+0x1b0>)
 80131c2:	6293      	str	r3, [r2, #40]	; 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 80131c4:	f002 fdd2 	bl	8015d6c <LoRaMacCommandsRemoveNoneStickyCmds>
 80131c8:	4603      	mov	r3, r0
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d001      	beq.n	80131d2 <Send+0x1a2>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80131ce:	2313      	movs	r3, #19
 80131d0:	e001      	b.n	80131d6 <Send+0x1a6>
        }
    }
    return status;
 80131d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80131d6:	4618      	mov	r0, r3
 80131d8:	3730      	adds	r7, #48	; 0x30
 80131da:	46bd      	mov	sp, r7
 80131dc:	bd80      	pop	{r7, pc}
 80131de:	bf00      	nop
 80131e0:	200038f8 	.word	0x200038f8
 80131e4:	200033f0 	.word	0x200033f0
 80131e8:	20003930 	.word	0x20003930
 80131ec:	20003931 	.word	0x20003931

080131f0 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b084      	sub	sp, #16
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	4603      	mov	r3, r0
 80131f8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80131fa:	2300      	movs	r3, #0
 80131fc:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80131fe:	2300      	movs	r3, #0
 8013200:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8013202:	2301      	movs	r3, #1
 8013204:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8013206:	79fb      	ldrb	r3, [r7, #7]
 8013208:	2bff      	cmp	r3, #255	; 0xff
 801320a:	d129      	bne.n	8013260 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 801320c:	2000      	movs	r0, #0
 801320e:	f7ff f941 	bl	8012494 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8013212:	4b1a      	ldr	r3, [pc, #104]	; (801327c <SendReJoinReq+0x8c>)
 8013214:	2200      	movs	r2, #0
 8013216:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 801321a:	4b18      	ldr	r3, [pc, #96]	; (801327c <SendReJoinReq+0x8c>)
 801321c:	4a18      	ldr	r2, [pc, #96]	; (8013280 <SendReJoinReq+0x90>)
 801321e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8013222:	4b16      	ldr	r3, [pc, #88]	; (801327c <SendReJoinReq+0x8c>)
 8013224:	22ff      	movs	r2, #255	; 0xff
 8013226:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 801322a:	7b3b      	ldrb	r3, [r7, #12]
 801322c:	f36f 1347 	bfc	r3, #5, #3
 8013230:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8013232:	7b3a      	ldrb	r2, [r7, #12]
 8013234:	4b11      	ldr	r3, [pc, #68]	; (801327c <SendReJoinReq+0x8c>)
 8013236:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 801323a:	f7fc f853 	bl	800f2e4 <SecureElementGetJoinEui>
 801323e:	4603      	mov	r3, r0
 8013240:	2208      	movs	r2, #8
 8013242:	4619      	mov	r1, r3
 8013244:	480f      	ldr	r0, [pc, #60]	; (8013284 <SendReJoinReq+0x94>)
 8013246:	f008 f996 	bl	801b576 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 801324a:	f7fc f829 	bl	800f2a0 <SecureElementGetDevEui>
 801324e:	4603      	mov	r3, r0
 8013250:	2208      	movs	r2, #8
 8013252:	4619      	mov	r1, r3
 8013254:	480c      	ldr	r0, [pc, #48]	; (8013288 <SendReJoinReq+0x98>)
 8013256:	f008 f98e 	bl	801b576 <memcpy1>

            allowDelayedTx = false;
 801325a:	2300      	movs	r3, #0
 801325c:	73fb      	strb	r3, [r7, #15]

            break;
 801325e:	e002      	b.n	8013266 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013260:	2302      	movs	r3, #2
 8013262:	73bb      	strb	r3, [r7, #14]
            break;
 8013264:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8013266:	7bfb      	ldrb	r3, [r7, #15]
 8013268:	4618      	mov	r0, r3
 801326a:	f000 f8ff 	bl	801346c <ScheduleTx>
 801326e:	4603      	mov	r3, r0
 8013270:	73bb      	strb	r3, [r7, #14]
    return status;
 8013272:	7bbb      	ldrb	r3, [r7, #14]
}
 8013274:	4618      	mov	r0, r3
 8013276:	3710      	adds	r7, #16
 8013278:	46bd      	mov	sp, r7
 801327a:	bd80      	pop	{r7, pc}
 801327c:	200033f0 	.word	0x200033f0
 8013280:	200033f2 	.word	0x200033f2
 8013284:	200034fe 	.word	0x200034fe
 8013288:	20003506 	.word	0x20003506

0801328c <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 801328c:	b580      	push	{r7, lr}
 801328e:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8013290:	f002 fb49 	bl	8015926 <LoRaMacClassBIsBeaconExpected>
 8013294:	4603      	mov	r3, r0
 8013296:	2b00      	cmp	r3, #0
 8013298:	d001      	beq.n	801329e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 801329a:	230e      	movs	r3, #14
 801329c:	e013      	b.n	80132c6 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801329e:	4b0b      	ldr	r3, [pc, #44]	; (80132cc <CheckForClassBCollision+0x40>)
 80132a0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80132a4:	2b01      	cmp	r3, #1
 80132a6:	d10d      	bne.n	80132c4 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80132a8:	f002 fb44 	bl	8015934 <LoRaMacClassBIsPingExpected>
 80132ac:	4603      	mov	r3, r0
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d001      	beq.n	80132b6 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80132b2:	230f      	movs	r3, #15
 80132b4:	e007      	b.n	80132c6 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80132b6:	f002 fb44 	bl	8015942 <LoRaMacClassBIsMulticastExpected>
 80132ba:	4603      	mov	r3, r0
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d001      	beq.n	80132c4 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80132c0:	230f      	movs	r3, #15
 80132c2:	e000      	b.n	80132c6 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 80132c4:	2300      	movs	r3, #0
}
 80132c6:	4618      	mov	r0, r3
 80132c8:	bd80      	pop	{r7, pc}
 80132ca:	bf00      	nop
 80132cc:	200038f8 	.word	0x200038f8

080132d0 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 80132d0:	b590      	push	{r4, r7, lr}
 80132d2:	b083      	sub	sp, #12
 80132d4:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80132d6:	4b2d      	ldr	r3, [pc, #180]	; (801338c <ComputeRxWindowParameters+0xbc>)
 80132d8:	f893 4040 	ldrb.w	r4, [r3, #64]	; 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80132dc:	4b2b      	ldr	r3, [pc, #172]	; (801338c <ComputeRxWindowParameters+0xbc>)
 80132de:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 80132e2:	4b2a      	ldr	r3, [pc, #168]	; (801338c <ComputeRxWindowParameters+0xbc>)
 80132e4:	f893 1075 	ldrb.w	r1, [r3, #117]	; 0x75
 80132e8:	4b28      	ldr	r3, [pc, #160]	; (801338c <ComputeRxWindowParameters+0xbc>)
 80132ea:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 80132ee:	4b27      	ldr	r3, [pc, #156]	; (801338c <ComputeRxWindowParameters+0xbc>)
 80132f0:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80132f4:	b25b      	sxtb	r3, r3
 80132f6:	f004 fc68 	bl	8017bca <RegionApplyDrOffset>
 80132fa:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80132fc:	b259      	sxtb	r1, r3
 80132fe:	4b23      	ldr	r3, [pc, #140]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013300:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8013304:	4b21      	ldr	r3, [pc, #132]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013308:	4821      	ldr	r0, [pc, #132]	; (8013390 <ComputeRxWindowParameters+0xc0>)
 801330a:	9000      	str	r0, [sp, #0]
 801330c:	4620      	mov	r0, r4
 801330e:	f004 fb07 	bl	8017920 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8013312:	4b1e      	ldr	r3, [pc, #120]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013314:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8013318:	4b1c      	ldr	r3, [pc, #112]	; (801338c <ComputeRxWindowParameters+0xbc>)
 801331a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801331e:	b259      	sxtb	r1, r3
 8013320:	4b1a      	ldr	r3, [pc, #104]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013322:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8013326:	4b19      	ldr	r3, [pc, #100]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801332a:	4c1a      	ldr	r4, [pc, #104]	; (8013394 <ComputeRxWindowParameters+0xc4>)
 801332c:	9400      	str	r4, [sp, #0]
 801332e:	f004 faf7 	bl	8017920 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8013332:	4b16      	ldr	r3, [pc, #88]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013334:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013336:	4a18      	ldr	r2, [pc, #96]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 8013338:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 801333c:	4413      	add	r3, r2
 801333e:	4a16      	ldr	r2, [pc, #88]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 8013340:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8013344:	4b11      	ldr	r3, [pc, #68]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013348:	4a13      	ldr	r2, [pc, #76]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 801334a:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 801334e:	4413      	add	r3, r2
 8013350:	4a11      	ldr	r2, [pc, #68]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 8013352:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8013356:	4b0d      	ldr	r3, [pc, #52]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013358:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 801335c:	2b00      	cmp	r3, #0
 801335e:	d111      	bne.n	8013384 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8013360:	4b0a      	ldr	r3, [pc, #40]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013364:	4a0c      	ldr	r2, [pc, #48]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 8013366:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 801336a:	4413      	add	r3, r2
 801336c:	4a0a      	ldr	r2, [pc, #40]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 801336e:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8013372:	4b06      	ldr	r3, [pc, #24]	; (801338c <ComputeRxWindowParameters+0xbc>)
 8013374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013376:	4a08      	ldr	r2, [pc, #32]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 8013378:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 801337c:	4413      	add	r3, r2
 801337e:	4a06      	ldr	r2, [pc, #24]	; (8013398 <ComputeRxWindowParameters+0xc8>)
 8013380:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 8013384:	bf00      	nop
 8013386:	3704      	adds	r7, #4
 8013388:	46bd      	mov	sp, r7
 801338a:	bd90      	pop	{r4, r7, pc}
 801338c:	200038f8 	.word	0x200038f8
 8013390:	200037a8 	.word	0x200037a8
 8013394:	200037bc 	.word	0x200037bc
 8013398:	200033f0 	.word	0x200033f0

0801339c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 801339c:	b580      	push	{r7, lr}
 801339e:	b082      	sub	sp, #8
 80133a0:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 80133a2:	2300      	movs	r3, #0
 80133a4:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 80133a6:	4b13      	ldr	r3, [pc, #76]	; (80133f4 <VerifyTxFrame+0x58>)
 80133a8:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d01b      	beq.n	80133e8 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80133b0:	1d3b      	adds	r3, r7, #4
 80133b2:	4618      	mov	r0, r3
 80133b4:	f002 fd20 	bl	8015df8 <LoRaMacCommandsGetSizeSerializedCmds>
 80133b8:	4603      	mov	r3, r0
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d001      	beq.n	80133c2 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80133be:	2313      	movs	r3, #19
 80133c0:	e013      	b.n	80133ea <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 80133c2:	4b0d      	ldr	r3, [pc, #52]	; (80133f8 <VerifyTxFrame+0x5c>)
 80133c4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80133c8:	4a0a      	ldr	r2, [pc, #40]	; (80133f4 <VerifyTxFrame+0x58>)
 80133ca:	f992 1039 	ldrsb.w	r1, [r2, #57]	; 0x39
 80133ce:	687a      	ldr	r2, [r7, #4]
 80133d0:	b2d2      	uxtb	r2, r2
 80133d2:	4618      	mov	r0, r3
 80133d4:	f7ff f956 	bl	8012684 <ValidatePayloadLength>
 80133d8:	4603      	mov	r3, r0
 80133da:	f083 0301 	eor.w	r3, r3, #1
 80133de:	b2db      	uxtb	r3, r3
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d001      	beq.n	80133e8 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 80133e4:	2308      	movs	r3, #8
 80133e6:	e000      	b.n	80133ea <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 80133e8:	2300      	movs	r3, #0
}
 80133ea:	4618      	mov	r0, r3
 80133ec:	3708      	adds	r7, #8
 80133ee:	46bd      	mov	sp, r7
 80133f0:	bd80      	pop	{r7, pc}
 80133f2:	bf00      	nop
 80133f4:	200038f8 	.word	0x200038f8
 80133f8:	200033f0 	.word	0x200033f0

080133fc <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 80133fc:	b580      	push	{r7, lr}
 80133fe:	b082      	sub	sp, #8
 8013400:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8013402:	4b18      	ldr	r3, [pc, #96]	; (8013464 <SerializeTxFrame+0x68>)
 8013404:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8013408:	2b00      	cmp	r3, #0
 801340a:	d002      	beq.n	8013412 <SerializeTxFrame+0x16>
 801340c:	2b04      	cmp	r3, #4
 801340e:	d011      	beq.n	8013434 <SerializeTxFrame+0x38>
 8013410:	e021      	b.n	8013456 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8013412:	4815      	ldr	r0, [pc, #84]	; (8013468 <SerializeTxFrame+0x6c>)
 8013414:	f004 f855 	bl	80174c2 <LoRaMacSerializerJoinRequest>
 8013418:	4603      	mov	r3, r0
 801341a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801341c:	79fb      	ldrb	r3, [r7, #7]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d001      	beq.n	8013426 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8013422:	2311      	movs	r3, #17
 8013424:	e01a      	b.n	801345c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8013426:	4b0f      	ldr	r3, [pc, #60]	; (8013464 <SerializeTxFrame+0x68>)
 8013428:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801342c:	b29a      	uxth	r2, r3
 801342e:	4b0d      	ldr	r3, [pc, #52]	; (8013464 <SerializeTxFrame+0x68>)
 8013430:	801a      	strh	r2, [r3, #0]
            break;
 8013432:	e012      	b.n	801345a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8013434:	480c      	ldr	r0, [pc, #48]	; (8013468 <SerializeTxFrame+0x6c>)
 8013436:	f004 f8c6 	bl	80175c6 <LoRaMacSerializerData>
 801343a:	4603      	mov	r3, r0
 801343c:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801343e:	79fb      	ldrb	r3, [r7, #7]
 8013440:	2b00      	cmp	r3, #0
 8013442:	d001      	beq.n	8013448 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8013444:	2311      	movs	r3, #17
 8013446:	e009      	b.n	801345c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8013448:	4b06      	ldr	r3, [pc, #24]	; (8013464 <SerializeTxFrame+0x68>)
 801344a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801344e:	b29a      	uxth	r2, r3
 8013450:	4b04      	ldr	r3, [pc, #16]	; (8013464 <SerializeTxFrame+0x68>)
 8013452:	801a      	strh	r2, [r3, #0]
            break;
 8013454:	e001      	b.n	801345a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8013456:	2303      	movs	r3, #3
 8013458:	e000      	b.n	801345c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 801345a:	2300      	movs	r3, #0
}
 801345c:	4618      	mov	r0, r3
 801345e:	3708      	adds	r7, #8
 8013460:	46bd      	mov	sp, r7
 8013462:	bd80      	pop	{r7, pc}
 8013464:	200033f0 	.word	0x200033f0
 8013468:	200034f8 	.word	0x200034f8

0801346c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 801346c:	b580      	push	{r7, lr}
 801346e:	b090      	sub	sp, #64	; 0x40
 8013470:	af02      	add	r7, sp, #8
 8013472:	4603      	mov	r3, r0
 8013474:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013476:	2303      	movs	r3, #3
 8013478:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 801347c:	f7ff ff06 	bl	801328c <CheckForClassBCollision>
 8013480:	4603      	mov	r3, r0
 8013482:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8013486:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801348a:	2b00      	cmp	r3, #0
 801348c:	d002      	beq.n	8013494 <ScheduleTx+0x28>
    {
        return status;
 801348e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013492:	e08f      	b.n	80135b4 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 8013494:	f000 f8fa 	bl	801368c <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8013498:	f7ff ffb0 	bl	80133fc <SerializeTxFrame>
 801349c:	4603      	mov	r3, r0
 801349e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80134a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d002      	beq.n	80134b0 <ScheduleTx+0x44>
    {
        return status;
 80134aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80134ae:	e081      	b.n	80135b4 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 80134b0:	4b42      	ldr	r3, [pc, #264]	; (80135bc <ScheduleTx+0x150>)
 80134b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80134b4:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80134b6:	4b41      	ldr	r3, [pc, #260]	; (80135bc <ScheduleTx+0x150>)
 80134b8:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80134bc:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 80134be:	4b3f      	ldr	r3, [pc, #252]	; (80135bc <ScheduleTx+0x150>)
 80134c0:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 80134c4:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 80134c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80134ca:	4618      	mov	r0, r3
 80134cc:	f00b ffa2 	bl	801f414 <SysTimeGetMcuTime>
 80134d0:	4638      	mov	r0, r7
 80134d2:	4b3a      	ldr	r3, [pc, #232]	; (80135bc <ScheduleTx+0x150>)
 80134d4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80134d8:	9200      	str	r2, [sp, #0]
 80134da:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80134de:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80134e2:	ca06      	ldmia	r2, {r1, r2}
 80134e4:	f00b fef7 	bl	801f2d6 <SysTimeSub>
 80134e8:	f107 0320 	add.w	r3, r7, #32
 80134ec:	463a      	mov	r2, r7
 80134ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80134f2:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 80134f6:	4b31      	ldr	r3, [pc, #196]	; (80135bc <ScheduleTx+0x150>)
 80134f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134fa:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 80134fc:	2300      	movs	r3, #0
 80134fe:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 8013502:	2301      	movs	r3, #1
 8013504:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8013506:	4b2e      	ldr	r3, [pc, #184]	; (80135c0 <ScheduleTx+0x154>)
 8013508:	881b      	ldrh	r3, [r3, #0]
 801350a:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 801350c:	4b2b      	ldr	r3, [pc, #172]	; (80135bc <ScheduleTx+0x150>)
 801350e:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8013512:	2b00      	cmp	r3, #0
 8013514:	d104      	bne.n	8013520 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8013516:	2301      	movs	r3, #1
 8013518:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 801351c:	2300      	movs	r3, #0
 801351e:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8013520:	4b26      	ldr	r3, [pc, #152]	; (80135bc <ScheduleTx+0x150>)
 8013522:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8013526:	f107 0114 	add.w	r1, r7, #20
 801352a:	4b26      	ldr	r3, [pc, #152]	; (80135c4 <ScheduleTx+0x158>)
 801352c:	9300      	str	r3, [sp, #0]
 801352e:	4b26      	ldr	r3, [pc, #152]	; (80135c8 <ScheduleTx+0x15c>)
 8013530:	4a26      	ldr	r2, [pc, #152]	; (80135cc <ScheduleTx+0x160>)
 8013532:	f004 fb10 	bl	8017b56 <RegionNextChannel>
 8013536:	4603      	mov	r3, r0
 8013538:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 801353c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013540:	2b00      	cmp	r3, #0
 8013542:	d022      	beq.n	801358a <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8013544:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013548:	2b0b      	cmp	r3, #11
 801354a:	d11b      	bne.n	8013584 <ScheduleTx+0x118>
 801354c:	7bfb      	ldrb	r3, [r7, #15]
 801354e:	2b00      	cmp	r3, #0
 8013550:	d018      	beq.n	8013584 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8013552:	4b1b      	ldr	r3, [pc, #108]	; (80135c0 <ScheduleTx+0x154>)
 8013554:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013558:	2b00      	cmp	r3, #0
 801355a:	d011      	beq.n	8013580 <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 801355c:	4b18      	ldr	r3, [pc, #96]	; (80135c0 <ScheduleTx+0x154>)
 801355e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013562:	f043 0320 	orr.w	r3, r3, #32
 8013566:	4a16      	ldr	r2, [pc, #88]	; (80135c0 <ScheduleTx+0x154>)
 8013568:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 801356c:	4b14      	ldr	r3, [pc, #80]	; (80135c0 <ScheduleTx+0x154>)
 801356e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8013572:	4619      	mov	r1, r3
 8013574:	4816      	ldr	r0, [pc, #88]	; (80135d0 <ScheduleTx+0x164>)
 8013576:	f00c faad 	bl	801fad4 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 801357a:	4815      	ldr	r0, [pc, #84]	; (80135d0 <ScheduleTx+0x164>)
 801357c:	f00c f9cc 	bl	801f918 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8013580:	2300      	movs	r3, #0
 8013582:	e017      	b.n	80135b4 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8013584:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013588:	e014      	b.n	80135b4 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 801358a:	f7ff fea1 	bl	80132d0 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 801358e:	f7ff ff05 	bl	801339c <VerifyTxFrame>
 8013592:	4603      	mov	r3, r0
 8013594:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8013598:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801359c:	2b00      	cmp	r3, #0
 801359e:	d002      	beq.n	80135a6 <ScheduleTx+0x13a>
    {
        return status;
 80135a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80135a4:	e006      	b.n	80135b4 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 80135a6:	4b06      	ldr	r3, [pc, #24]	; (80135c0 <ScheduleTx+0x154>)
 80135a8:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 80135ac:	4618      	mov	r0, r3
 80135ae:	f000 fb1d 	bl	8013bec <SendFrameOnChannel>
 80135b2:	4603      	mov	r3, r0
}
 80135b4:	4618      	mov	r0, r3
 80135b6:	3738      	adds	r7, #56	; 0x38
 80135b8:	46bd      	mov	sp, r7
 80135ba:	bd80      	pop	{r7, pc}
 80135bc:	200038f8 	.word	0x200038f8
 80135c0:	200033f0 	.word	0x200033f0
 80135c4:	20003928 	.word	0x20003928
 80135c8:	20003874 	.word	0x20003874
 80135cc:	20003805 	.word	0x20003805
 80135d0:	20003758 	.word	0x20003758

080135d4 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 80135d4:	b580      	push	{r7, lr}
 80135d6:	b084      	sub	sp, #16
 80135d8:	af00      	add	r7, sp, #0
 80135da:	4603      	mov	r3, r0
 80135dc:	460a      	mov	r2, r1
 80135de:	71fb      	strb	r3, [r7, #7]
 80135e0:	4613      	mov	r3, r2
 80135e2:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80135e4:	2313      	movs	r3, #19
 80135e6:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 80135e8:	2300      	movs	r3, #0
 80135ea:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 80135ec:	4b25      	ldr	r3, [pc, #148]	; (8013684 <SecureFrame+0xb0>)
 80135ee:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d002      	beq.n	80135fc <SecureFrame+0x28>
 80135f6:	2b04      	cmp	r3, #4
 80135f8:	d011      	beq.n	801361e <SecureFrame+0x4a>
 80135fa:	e03b      	b.n	8013674 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80135fc:	4822      	ldr	r0, [pc, #136]	; (8013688 <SecureFrame+0xb4>)
 80135fe:	f003 fb29 	bl	8016c54 <LoRaMacCryptoPrepareJoinRequest>
 8013602:	4603      	mov	r3, r0
 8013604:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8013606:	7bfb      	ldrb	r3, [r7, #15]
 8013608:	2b00      	cmp	r3, #0
 801360a:	d001      	beq.n	8013610 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801360c:	2311      	movs	r3, #17
 801360e:	e034      	b.n	801367a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8013610:	4b1c      	ldr	r3, [pc, #112]	; (8013684 <SecureFrame+0xb0>)
 8013612:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8013616:	b29a      	uxth	r2, r3
 8013618:	4b1a      	ldr	r3, [pc, #104]	; (8013684 <SecureFrame+0xb0>)
 801361a:	801a      	strh	r2, [r3, #0]
            break;
 801361c:	e02c      	b.n	8013678 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 801361e:	f107 0308 	add.w	r3, r7, #8
 8013622:	4618      	mov	r0, r3
 8013624:	f003 fa30 	bl	8016a88 <LoRaMacCryptoGetFCntUp>
 8013628:	4603      	mov	r3, r0
 801362a:	2b00      	cmp	r3, #0
 801362c:	d001      	beq.n	8013632 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801362e:	2312      	movs	r3, #18
 8013630:	e023      	b.n	801367a <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 8013632:	4b14      	ldr	r3, [pc, #80]	; (8013684 <SecureFrame+0xb0>)
 8013634:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8013638:	2b00      	cmp	r3, #0
 801363a:	d104      	bne.n	8013646 <SecureFrame+0x72>
 801363c:	4b11      	ldr	r3, [pc, #68]	; (8013684 <SecureFrame+0xb0>)
 801363e:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8013642:	2b01      	cmp	r3, #1
 8013644:	d902      	bls.n	801364c <SecureFrame+0x78>
            {
                fCntUp -= 1;
 8013646:	68bb      	ldr	r3, [r7, #8]
 8013648:	3b01      	subs	r3, #1
 801364a:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 801364c:	68b8      	ldr	r0, [r7, #8]
 801364e:	79ba      	ldrb	r2, [r7, #6]
 8013650:	79f9      	ldrb	r1, [r7, #7]
 8013652:	4b0d      	ldr	r3, [pc, #52]	; (8013688 <SecureFrame+0xb4>)
 8013654:	f003 fc16 	bl	8016e84 <LoRaMacCryptoSecureMessage>
 8013658:	4603      	mov	r3, r0
 801365a:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801365c:	7bfb      	ldrb	r3, [r7, #15]
 801365e:	2b00      	cmp	r3, #0
 8013660:	d001      	beq.n	8013666 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8013662:	2311      	movs	r3, #17
 8013664:	e009      	b.n	801367a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8013666:	4b07      	ldr	r3, [pc, #28]	; (8013684 <SecureFrame+0xb0>)
 8013668:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801366c:	b29a      	uxth	r2, r3
 801366e:	4b05      	ldr	r3, [pc, #20]	; (8013684 <SecureFrame+0xb0>)
 8013670:	801a      	strh	r2, [r3, #0]
            break;
 8013672:	e001      	b.n	8013678 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8013674:	2303      	movs	r3, #3
 8013676:	e000      	b.n	801367a <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 8013678:	2300      	movs	r3, #0
}
 801367a:	4618      	mov	r0, r3
 801367c:	3710      	adds	r7, #16
 801367e:	46bd      	mov	sp, r7
 8013680:	bd80      	pop	{r7, pc}
 8013682:	bf00      	nop
 8013684:	200033f0 	.word	0x200033f0
 8013688:	200034f8 	.word	0x200034f8

0801368c <CalculateBackOff>:

static void CalculateBackOff( void )
{
 801368c:	b480      	push	{r7}
 801368e:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8013690:	4b09      	ldr	r3, [pc, #36]	; (80136b8 <CalculateBackOff+0x2c>)
 8013692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013694:	2b00      	cmp	r3, #0
 8013696:	d10a      	bne.n	80136ae <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8013698:	4b07      	ldr	r3, [pc, #28]	; (80136b8 <CalculateBackOff+0x2c>)
 801369a:	f8b3 3102 	ldrh.w	r3, [r3, #258]	; 0x102
 801369e:	3b01      	subs	r3, #1
 80136a0:	4a06      	ldr	r2, [pc, #24]	; (80136bc <CalculateBackOff+0x30>)
 80136a2:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 80136a6:	fb02 f303 	mul.w	r3, r2, r3
 80136aa:	4a03      	ldr	r2, [pc, #12]	; (80136b8 <CalculateBackOff+0x2c>)
 80136ac:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 80136ae:	bf00      	nop
 80136b0:	46bd      	mov	sp, r7
 80136b2:	bc80      	pop	{r7}
 80136b4:	4770      	bx	lr
 80136b6:	bf00      	nop
 80136b8:	200038f8 	.word	0x200038f8
 80136bc:	200033f0 	.word	0x200033f0

080136c0 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b082      	sub	sp, #8
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	4603      	mov	r3, r0
 80136c8:	7139      	strb	r1, [r7, #4]
 80136ca:	71fb      	strb	r3, [r7, #7]
 80136cc:	4613      	mov	r3, r2
 80136ce:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 80136d0:	79fb      	ldrb	r3, [r7, #7]
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d002      	beq.n	80136dc <RemoveMacCommands+0x1c>
 80136d6:	79fb      	ldrb	r3, [r7, #7]
 80136d8:	2b01      	cmp	r3, #1
 80136da:	d10d      	bne.n	80136f8 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 80136dc:	79bb      	ldrb	r3, [r7, #6]
 80136de:	2b01      	cmp	r3, #1
 80136e0:	d108      	bne.n	80136f4 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 80136e2:	793b      	ldrb	r3, [r7, #4]
 80136e4:	f003 0320 	and.w	r3, r3, #32
 80136e8:	b2db      	uxtb	r3, r3
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d004      	beq.n	80136f8 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 80136ee:	f002 fb61 	bl	8015db4 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 80136f2:	e001      	b.n	80136f8 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 80136f4:	f002 fb5e 	bl	8015db4 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 80136f8:	bf00      	nop
 80136fa:	3708      	adds	r7, #8
 80136fc:	46bd      	mov	sp, r7
 80136fe:	bd80      	pop	{r7, pc}

08013700 <ResetMacParameters>:


static void ResetMacParameters( void )
{
 8013700:	b5b0      	push	{r4, r5, r7, lr}
 8013702:	b08e      	sub	sp, #56	; 0x38
 8013704:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8013706:	4b68      	ldr	r3, [pc, #416]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013708:	2200      	movs	r2, #0
 801370a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 801370e:	4b66      	ldr	r3, [pc, #408]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013710:	2200      	movs	r2, #0
 8013712:	629a      	str	r2, [r3, #40]	; 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8013714:	4b65      	ldr	r3, [pc, #404]	; (80138ac <ResetMacParameters+0x1ac>)
 8013716:	2200      	movs	r2, #0
 8013718:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 801371c:	4b63      	ldr	r3, [pc, #396]	; (80138ac <ResetMacParameters+0x1ac>)
 801371e:	2201      	movs	r2, #1
 8013720:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 8013724:	4b61      	ldr	r3, [pc, #388]	; (80138ac <ResetMacParameters+0x1ac>)
 8013726:	2201      	movs	r2, #1
 8013728:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 801372c:	4b5f      	ldr	r3, [pc, #380]	; (80138ac <ResetMacParameters+0x1ac>)
 801372e:	2200      	movs	r2, #0
 8013730:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    Nvm.MacGroup2.MaxDCycle = 0;
 8013734:	4b5c      	ldr	r3, [pc, #368]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013736:	2200      	movs	r2, #0
 8013738:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
    Nvm.MacGroup2.AggregatedDCycle = 1;
 801373c:	4b5a      	ldr	r3, [pc, #360]	; (80138a8 <ResetMacParameters+0x1a8>)
 801373e:	2201      	movs	r2, #1
 8013740:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8013744:	4b58      	ldr	r3, [pc, #352]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013746:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 801374a:	4b57      	ldr	r3, [pc, #348]	; (80138a8 <ResetMacParameters+0x1a8>)
 801374c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8013750:	4b55      	ldr	r3, [pc, #340]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013752:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 8013756:	4b54      	ldr	r3, [pc, #336]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013758:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 801375c:	4b52      	ldr	r3, [pc, #328]	; (80138a8 <ResetMacParameters+0x1a8>)
 801375e:	f893 20a1 	ldrb.w	r2, [r3, #161]	; 0xa1
 8013762:	4b51      	ldr	r3, [pc, #324]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013764:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8013768:	4b4f      	ldr	r3, [pc, #316]	; (80138a8 <ResetMacParameters+0x1a8>)
 801376a:	4a4f      	ldr	r2, [pc, #316]	; (80138a8 <ResetMacParameters+0x1a8>)
 801376c:	3364      	adds	r3, #100	; 0x64
 801376e:	32a4      	adds	r2, #164	; 0xa4
 8013770:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013774:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8013778:	4b4b      	ldr	r3, [pc, #300]	; (80138a8 <ResetMacParameters+0x1a8>)
 801377a:	4a4b      	ldr	r2, [pc, #300]	; (80138a8 <ResetMacParameters+0x1a8>)
 801377c:	336c      	adds	r3, #108	; 0x6c
 801377e:	32ac      	adds	r2, #172	; 0xac
 8013780:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013784:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8013788:	4b47      	ldr	r3, [pc, #284]	; (80138a8 <ResetMacParameters+0x1a8>)
 801378a:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
 801378e:	4b46      	ldr	r3, [pc, #280]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013790:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8013794:	4b44      	ldr	r3, [pc, #272]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013796:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
 801379a:	4b43      	ldr	r3, [pc, #268]	; (80138a8 <ResetMacParameters+0x1a8>)
 801379c:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 80137a0:	4b41      	ldr	r3, [pc, #260]	; (80138a8 <ResetMacParameters+0x1a8>)
 80137a2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80137a6:	4a40      	ldr	r2, [pc, #256]	; (80138a8 <ResetMacParameters+0x1a8>)
 80137a8:	6793      	str	r3, [r2, #120]	; 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80137aa:	4b3f      	ldr	r3, [pc, #252]	; (80138a8 <ResetMacParameters+0x1a8>)
 80137ac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80137b0:	4a3d      	ldr	r2, [pc, #244]	; (80138a8 <ResetMacParameters+0x1a8>)
 80137b2:	67d3      	str	r3, [r2, #124]	; 0x7c

    MacCtx.NodeAckRequested = false;
 80137b4:	4b3d      	ldr	r3, [pc, #244]	; (80138ac <ResetMacParameters+0x1ac>)
 80137b6:	2200      	movs	r2, #0
 80137b8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    Nvm.MacGroup1.SrvAckRequested = false;
 80137bc:	4b3a      	ldr	r3, [pc, #232]	; (80138a8 <ResetMacParameters+0x1a8>)
 80137be:	2200      	movs	r2, #0
 80137c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 80137c4:	2301      	movs	r3, #1
 80137c6:	733b      	strb	r3, [r7, #12]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80137c8:	4b39      	ldr	r3, [pc, #228]	; (80138b0 <ResetMacParameters+0x1b0>)
 80137ca:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80137cc:	4b39      	ldr	r3, [pc, #228]	; (80138b4 <ResetMacParameters+0x1b4>)
 80137ce:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80137d0:	4b35      	ldr	r3, [pc, #212]	; (80138a8 <ResetMacParameters+0x1a8>)
 80137d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80137d6:	1d3a      	adds	r2, r7, #4
 80137d8:	4611      	mov	r1, r2
 80137da:	4618      	mov	r0, r3
 80137dc:	f004 f836 	bl	801784c <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 80137e0:	4b32      	ldr	r3, [pc, #200]	; (80138ac <ResetMacParameters+0x1ac>)
 80137e2:	2200      	movs	r2, #0
 80137e4:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80137e8:	4b30      	ldr	r3, [pc, #192]	; (80138ac <ResetMacParameters+0x1ac>)
 80137ea:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 80137ee:	4b2f      	ldr	r3, [pc, #188]	; (80138ac <ResetMacParameters+0x1ac>)
 80137f0:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80137f4:	4b2c      	ldr	r3, [pc, #176]	; (80138a8 <ResetMacParameters+0x1a8>)
 80137f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80137f8:	4a2c      	ldr	r2, [pc, #176]	; (80138ac <ResetMacParameters+0x1ac>)
 80137fa:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80137fe:	4b2a      	ldr	r3, [pc, #168]	; (80138a8 <ResetMacParameters+0x1a8>)
 8013800:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 8013804:	4b29      	ldr	r3, [pc, #164]	; (80138ac <ResetMacParameters+0x1ac>)
 8013806:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 801380a:	4b27      	ldr	r3, [pc, #156]	; (80138a8 <ResetMacParameters+0x1a8>)
 801380c:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8013810:	4b26      	ldr	r3, [pc, #152]	; (80138ac <ResetMacParameters+0x1ac>)
 8013812:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8013816:	4b25      	ldr	r3, [pc, #148]	; (80138ac <ResetMacParameters+0x1ac>)
 8013818:	2200      	movs	r2, #0
 801381a:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 801381e:	4b23      	ldr	r3, [pc, #140]	; (80138ac <ResetMacParameters+0x1ac>)
 8013820:	2201      	movs	r2, #1
 8013822:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8013826:	4a21      	ldr	r2, [pc, #132]	; (80138ac <ResetMacParameters+0x1ac>)
 8013828:	4b20      	ldr	r3, [pc, #128]	; (80138ac <ResetMacParameters+0x1ac>)
 801382a:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 801382e:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 8013832:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013834:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013836:	682b      	ldr	r3, [r5, #0]
 8013838:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801383a:	4b1c      	ldr	r3, [pc, #112]	; (80138ac <ResetMacParameters+0x1ac>)
 801383c:	2201      	movs	r2, #1
 801383e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8013842:	4b1a      	ldr	r3, [pc, #104]	; (80138ac <ResetMacParameters+0x1ac>)
 8013844:	2202      	movs	r2, #2
 8013846:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801384a:	2300      	movs	r3, #0
 801384c:	633b      	str	r3, [r7, #48]	; 0x30
    classBCallbacks.MacProcessNotify = NULL;
 801384e:	2300      	movs	r3, #0
 8013850:	637b      	str	r3, [r7, #52]	; 0x34

    if( MacCtx.MacCallbacks != NULL )
 8013852:	4b16      	ldr	r3, [pc, #88]	; (80138ac <ResetMacParameters+0x1ac>)
 8013854:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013858:	2b00      	cmp	r3, #0
 801385a:	d009      	beq.n	8013870 <ResetMacParameters+0x170>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 801385c:	4b13      	ldr	r3, [pc, #76]	; (80138ac <ResetMacParameters+0x1ac>)
 801385e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013862:	685b      	ldr	r3, [r3, #4]
 8013864:	633b      	str	r3, [r7, #48]	; 0x30
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8013866:	4b11      	ldr	r3, [pc, #68]	; (80138ac <ResetMacParameters+0x1ac>)
 8013868:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801386c:	691b      	ldr	r3, [r3, #16]
 801386e:	637b      	str	r3, [r7, #52]	; 0x34
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8013870:	4b11      	ldr	r3, [pc, #68]	; (80138b8 <ResetMacParameters+0x1b8>)
 8013872:	613b      	str	r3, [r7, #16]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8013874:	4b11      	ldr	r3, [pc, #68]	; (80138bc <ResetMacParameters+0x1bc>)
 8013876:	617b      	str	r3, [r7, #20]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8013878:	4b11      	ldr	r3, [pc, #68]	; (80138c0 <ResetMacParameters+0x1c0>)
 801387a:	61bb      	str	r3, [r7, #24]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801387c:	4b11      	ldr	r3, [pc, #68]	; (80138c4 <ResetMacParameters+0x1c4>)
 801387e:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8013880:	4b11      	ldr	r3, [pc, #68]	; (80138c8 <ResetMacParameters+0x1c8>)
 8013882:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8013884:	4b11      	ldr	r3, [pc, #68]	; (80138cc <ResetMacParameters+0x1cc>)
 8013886:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8013888:	4b11      	ldr	r3, [pc, #68]	; (80138d0 <ResetMacParameters+0x1d0>)
 801388a:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 801388c:	4b11      	ldr	r3, [pc, #68]	; (80138d4 <ResetMacParameters+0x1d4>)
 801388e:	62fb      	str	r3, [r7, #44]	; 0x2c

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8013890:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8013894:	f107 0310 	add.w	r3, r7, #16
 8013898:	4a0f      	ldr	r2, [pc, #60]	; (80138d8 <ResetMacParameters+0x1d8>)
 801389a:	4618      	mov	r0, r3
 801389c:	f001 ffec 	bl	8015878 <LoRaMacClassBInit>
}
 80138a0:	bf00      	nop
 80138a2:	3738      	adds	r7, #56	; 0x38
 80138a4:	46bd      	mov	sp, r7
 80138a6:	bdb0      	pop	{r4, r5, r7, pc}
 80138a8:	200038f8 	.word	0x200038f8
 80138ac:	200033f0 	.word	0x200033f0
 80138b0:	20003ad0 	.word	0x20003ad0
 80138b4:	20003b74 	.word	0x20003b74
 80138b8:	20003850 	.word	0x20003850
 80138bc:	2000380c 	.word	0x2000380c
 80138c0:	2000383c 	.word	0x2000383c
 80138c4:	20003871 	.word	0x20003871
 80138c8:	200039c4 	.word	0x200039c4
 80138cc:	20003938 	.word	0x20003938
 80138d0:	2000393c 	.word	0x2000393c
 80138d4:	200039c8 	.word	0x200039c8
 80138d8:	20003ef0 	.word	0x20003ef0

080138dc <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b082      	sub	sp, #8
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
 80138e4:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 80138e6:	6878      	ldr	r0, [r7, #4]
 80138e8:	f00c f884 	bl	801f9f4 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 80138ec:	4b0e      	ldr	r3, [pc, #56]	; (8013928 <RxWindowSetup+0x4c>)
 80138ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80138f0:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80138f2:	4b0e      	ldr	r3, [pc, #56]	; (801392c <RxWindowSetup+0x50>)
 80138f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80138f8:	4a0d      	ldr	r2, [pc, #52]	; (8013930 <RxWindowSetup+0x54>)
 80138fa:	6839      	ldr	r1, [r7, #0]
 80138fc:	4618      	mov	r0, r3
 80138fe:	f004 f832 	bl	8017966 <RegionRxConfig>
 8013902:	4603      	mov	r3, r0
 8013904:	2b00      	cmp	r3, #0
 8013906:	d00a      	beq.n	801391e <RxWindowSetup+0x42>
    {
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8013908:	4b07      	ldr	r3, [pc, #28]	; (8013928 <RxWindowSetup+0x4c>)
 801390a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801390c:	4a07      	ldr	r2, [pc, #28]	; (801392c <RxWindowSetup+0x50>)
 801390e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8013910:	4610      	mov	r0, r2
 8013912:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8013914:	683b      	ldr	r3, [r7, #0]
 8013916:	7cda      	ldrb	r2, [r3, #19]
 8013918:	4b06      	ldr	r3, [pc, #24]	; (8013934 <RxWindowSetup+0x58>)
 801391a:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 801391e:	bf00      	nop
 8013920:	3708      	adds	r7, #8
 8013922:	46bd      	mov	sp, r7
 8013924:	bd80      	pop	{r7, pc}
 8013926:	bf00      	nop
 8013928:	08023310 	.word	0x08023310
 801392c:	200038f8 	.word	0x200038f8
 8013930:	20003810 	.word	0x20003810
 8013934:	200033f0 	.word	0x200033f0

08013938 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8013938:	b590      	push	{r4, r7, lr}
 801393a:	b083      	sub	sp, #12
 801393c:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801393e:	4b18      	ldr	r3, [pc, #96]	; (80139a0 <OpenContinuousRxCWindow+0x68>)
 8013940:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8013944:	4b16      	ldr	r3, [pc, #88]	; (80139a0 <OpenContinuousRxCWindow+0x68>)
 8013946:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801394a:	b259      	sxtb	r1, r3
 801394c:	4b14      	ldr	r3, [pc, #80]	; (80139a0 <OpenContinuousRxCWindow+0x68>)
 801394e:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8013952:	4b13      	ldr	r3, [pc, #76]	; (80139a0 <OpenContinuousRxCWindow+0x68>)
 8013954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013956:	4c13      	ldr	r4, [pc, #76]	; (80139a4 <OpenContinuousRxCWindow+0x6c>)
 8013958:	9400      	str	r4, [sp, #0]
 801395a:	f003 ffe1 	bl	8017920 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801395e:	4b12      	ldr	r3, [pc, #72]	; (80139a8 <OpenContinuousRxCWindow+0x70>)
 8013960:	2202      	movs	r2, #2
 8013962:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8013966:	4b10      	ldr	r3, [pc, #64]	; (80139a8 <OpenContinuousRxCWindow+0x70>)
 8013968:	2201      	movs	r2, #1
 801396a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801396e:	4b0c      	ldr	r3, [pc, #48]	; (80139a0 <OpenContinuousRxCWindow+0x68>)
 8013970:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013974:	4a0d      	ldr	r2, [pc, #52]	; (80139ac <OpenContinuousRxCWindow+0x74>)
 8013976:	490b      	ldr	r1, [pc, #44]	; (80139a4 <OpenContinuousRxCWindow+0x6c>)
 8013978:	4618      	mov	r0, r3
 801397a:	f003 fff4 	bl	8017966 <RegionRxConfig>
 801397e:	4603      	mov	r3, r0
 8013980:	2b00      	cmp	r3, #0
 8013982:	d009      	beq.n	8013998 <OpenContinuousRxCWindow+0x60>
    {
        Radio.Rx( 0 ); // Continuous mode
 8013984:	4b0a      	ldr	r3, [pc, #40]	; (80139b0 <OpenContinuousRxCWindow+0x78>)
 8013986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013988:	2000      	movs	r0, #0
 801398a:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 801398c:	4b06      	ldr	r3, [pc, #24]	; (80139a8 <OpenContinuousRxCWindow+0x70>)
 801398e:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 8013992:	4b05      	ldr	r3, [pc, #20]	; (80139a8 <OpenContinuousRxCWindow+0x70>)
 8013994:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8013998:	bf00      	nop
 801399a:	3704      	adds	r7, #4
 801399c:	46bd      	mov	sp, r7
 801399e:	bd90      	pop	{r4, r7, pc}
 80139a0:	200038f8 	.word	0x200038f8
 80139a4:	200037d0 	.word	0x200037d0
 80139a8:	200033f0 	.word	0x200033f0
 80139ac:	20003810 	.word	0x20003810
 80139b0:	08023310 	.word	0x08023310

080139b4 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 80139b4:	b580      	push	{r7, lr}
 80139b6:	b088      	sub	sp, #32
 80139b8:	af00      	add	r7, sp, #0
 80139ba:	60f8      	str	r0, [r7, #12]
 80139bc:	60b9      	str	r1, [r7, #8]
 80139be:	603b      	str	r3, [r7, #0]
 80139c0:	4613      	mov	r3, r2
 80139c2:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 80139c4:	4b82      	ldr	r3, [pc, #520]	; (8013bd0 <PrepareFrame+0x21c>)
 80139c6:	2200      	movs	r2, #0
 80139c8:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 80139ca:	4b81      	ldr	r3, [pc, #516]	; (8013bd0 <PrepareFrame+0x21c>)
 80139cc:	2200      	movs	r2, #0
 80139ce:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 80139d2:	2300      	movs	r3, #0
 80139d4:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80139d6:	2300      	movs	r3, #0
 80139d8:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80139da:	2300      	movs	r3, #0
 80139dc:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80139de:	683b      	ldr	r3, [r7, #0]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d101      	bne.n	80139e8 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80139e4:	2300      	movs	r3, #0
 80139e6:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80139e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80139ea:	461a      	mov	r2, r3
 80139ec:	6839      	ldr	r1, [r7, #0]
 80139ee:	4879      	ldr	r0, [pc, #484]	; (8013bd4 <PrepareFrame+0x220>)
 80139f0:	f007 fdc1 	bl	801b576 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80139f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80139f6:	b2da      	uxtb	r2, r3
 80139f8:	4b75      	ldr	r3, [pc, #468]	; (8013bd0 <PrepareFrame+0x21c>)
 80139fa:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	781a      	ldrb	r2, [r3, #0]
 8013a02:	4b73      	ldr	r3, [pc, #460]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a04:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	781b      	ldrb	r3, [r3, #0]
 8013a0a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8013a0e:	b2db      	uxtb	r3, r3
 8013a10:	2b07      	cmp	r3, #7
 8013a12:	f000 80b9 	beq.w	8013b88 <PrepareFrame+0x1d4>
 8013a16:	2b07      	cmp	r3, #7
 8013a18:	f300 80d0 	bgt.w	8013bbc <PrepareFrame+0x208>
 8013a1c:	2b02      	cmp	r3, #2
 8013a1e:	d006      	beq.n	8013a2e <PrepareFrame+0x7a>
 8013a20:	2b04      	cmp	r3, #4
 8013a22:	f040 80cb 	bne.w	8013bbc <PrepareFrame+0x208>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8013a26:	4b6a      	ldr	r3, [pc, #424]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a28:	2201      	movs	r2, #1
 8013a2a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8013a2e:	4b68      	ldr	r3, [pc, #416]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a30:	2204      	movs	r2, #4
 8013a32:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8013a36:	4b66      	ldr	r3, [pc, #408]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a38:	4a67      	ldr	r2, [pc, #412]	; (8013bd8 <PrepareFrame+0x224>)
 8013a3a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8013a3e:	4b64      	ldr	r3, [pc, #400]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a40:	22ff      	movs	r2, #255	; 0xff
 8013a42:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	781a      	ldrb	r2, [r3, #0]
 8013a4a:	4b61      	ldr	r3, [pc, #388]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a4c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8013a50:	4a5f      	ldr	r2, [pc, #380]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a52:	79fb      	ldrb	r3, [r7, #7]
 8013a54:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8013a58:	4b60      	ldr	r3, [pc, #384]	; (8013bdc <PrepareFrame+0x228>)
 8013a5a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8013a5e:	4a5c      	ldr	r2, [pc, #368]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a60:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8013a64:	68bb      	ldr	r3, [r7, #8]
 8013a66:	781a      	ldrb	r2, [r3, #0]
 8013a68:	4b59      	ldr	r3, [pc, #356]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a6a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8013a6e:	4b58      	ldr	r3, [pc, #352]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a70:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 8013a74:	4b56      	ldr	r3, [pc, #344]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a76:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8013a7a:	4b55      	ldr	r3, [pc, #340]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a7c:	4a55      	ldr	r2, [pc, #340]	; (8013bd4 <PrepareFrame+0x220>)
 8013a7e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8013a82:	f107 0318 	add.w	r3, r7, #24
 8013a86:	4618      	mov	r0, r3
 8013a88:	f002 fffe 	bl	8016a88 <LoRaMacCryptoGetFCntUp>
 8013a8c:	4603      	mov	r3, r0
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d001      	beq.n	8013a96 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8013a92:	2312      	movs	r3, #18
 8013a94:	e098      	b.n	8013bc8 <PrepareFrame+0x214>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8013a96:	69bb      	ldr	r3, [r7, #24]
 8013a98:	b29a      	uxth	r2, r3
 8013a9a:	4b4d      	ldr	r3, [pc, #308]	; (8013bd0 <PrepareFrame+0x21c>)
 8013a9c:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 8013aa0:	4b4b      	ldr	r3, [pc, #300]	; (8013bd0 <PrepareFrame+0x21c>)
 8013aa2:	2200      	movs	r2, #0
 8013aa4:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = false;
 8013aa8:	4b49      	ldr	r3, [pc, #292]	; (8013bd0 <PrepareFrame+0x21c>)
 8013aaa:	2200      	movs	r2, #0
 8013aac:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8013ab0:	69bb      	ldr	r3, [r7, #24]
 8013ab2:	4a47      	ldr	r2, [pc, #284]	; (8013bd0 <PrepareFrame+0x21c>)
 8013ab4:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8013ab8:	f107 0314 	add.w	r3, r7, #20
 8013abc:	4618      	mov	r0, r3
 8013abe:	f002 f99b 	bl	8015df8 <LoRaMacCommandsGetSizeSerializedCmds>
 8013ac2:	4603      	mov	r3, r0
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d001      	beq.n	8013acc <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013ac8:	2313      	movs	r3, #19
 8013aca:	e07d      	b.n	8013bc8 <PrepareFrame+0x214>
            }

            if( macCmdsSize > 0 )
 8013acc:	697b      	ldr	r3, [r7, #20]
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d076      	beq.n	8013bc0 <PrepareFrame+0x20c>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8013ad2:	4b42      	ldr	r3, [pc, #264]	; (8013bdc <PrepareFrame+0x228>)
 8013ad4:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8013ad8:	4618      	mov	r0, r3
 8013ada:	f7fe fdab 	bl	8012634 <GetMaxAppPayloadWithoutFOptsLength>
 8013ade:	4603      	mov	r3, r0
 8013ae0:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8013ae2:	4b3b      	ldr	r3, [pc, #236]	; (8013bd0 <PrepareFrame+0x21c>)
 8013ae4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d01d      	beq.n	8013b28 <PrepareFrame+0x174>
 8013aec:	697b      	ldr	r3, [r7, #20]
 8013aee:	2b0f      	cmp	r3, #15
 8013af0:	d81a      	bhi.n	8013b28 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8013af2:	f107 0314 	add.w	r3, r7, #20
 8013af6:	4a3a      	ldr	r2, [pc, #232]	; (8013be0 <PrepareFrame+0x22c>)
 8013af8:	4619      	mov	r1, r3
 8013afa:	200f      	movs	r0, #15
 8013afc:	f002 f992 	bl	8015e24 <LoRaMacCommandsSerializeCmds>
 8013b00:	4603      	mov	r3, r0
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d001      	beq.n	8013b0a <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013b06:	2313      	movs	r3, #19
 8013b08:	e05e      	b.n	8013bc8 <PrepareFrame+0x214>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8013b0a:	697b      	ldr	r3, [r7, #20]
 8013b0c:	f003 030f 	and.w	r3, r3, #15
 8013b10:	b2d9      	uxtb	r1, r3
 8013b12:	68ba      	ldr	r2, [r7, #8]
 8013b14:	7813      	ldrb	r3, [r2, #0]
 8013b16:	f361 0303 	bfi	r3, r1, #0, #4
 8013b1a:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8013b1c:	68bb      	ldr	r3, [r7, #8]
 8013b1e:	781a      	ldrb	r2, [r3, #0]
 8013b20:	4b2b      	ldr	r3, [pc, #172]	; (8013bd0 <PrepareFrame+0x21c>)
 8013b22:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8013b26:	e04b      	b.n	8013bc0 <PrepareFrame+0x20c>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8013b28:	4b29      	ldr	r3, [pc, #164]	; (8013bd0 <PrepareFrame+0x21c>)
 8013b2a:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d010      	beq.n	8013b54 <PrepareFrame+0x1a0>
 8013b32:	697b      	ldr	r3, [r7, #20]
 8013b34:	2b0f      	cmp	r3, #15
 8013b36:	d90d      	bls.n	8013b54 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8013b38:	7ffb      	ldrb	r3, [r7, #31]
 8013b3a:	f107 0114 	add.w	r1, r7, #20
 8013b3e:	4a29      	ldr	r2, [pc, #164]	; (8013be4 <PrepareFrame+0x230>)
 8013b40:	4618      	mov	r0, r3
 8013b42:	f002 f96f 	bl	8015e24 <LoRaMacCommandsSerializeCmds>
 8013b46:	4603      	mov	r3, r0
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d001      	beq.n	8013b50 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013b4c:	2313      	movs	r3, #19
 8013b4e:	e03b      	b.n	8013bc8 <PrepareFrame+0x214>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8013b50:	230a      	movs	r3, #10
 8013b52:	e039      	b.n	8013bc8 <PrepareFrame+0x214>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8013b54:	7ffb      	ldrb	r3, [r7, #31]
 8013b56:	f107 0114 	add.w	r1, r7, #20
 8013b5a:	4a22      	ldr	r2, [pc, #136]	; (8013be4 <PrepareFrame+0x230>)
 8013b5c:	4618      	mov	r0, r3
 8013b5e:	f002 f961 	bl	8015e24 <LoRaMacCommandsSerializeCmds>
 8013b62:	4603      	mov	r3, r0
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d001      	beq.n	8013b6c <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013b68:	2313      	movs	r3, #19
 8013b6a:	e02d      	b.n	8013bc8 <PrepareFrame+0x214>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8013b6c:	4b18      	ldr	r3, [pc, #96]	; (8013bd0 <PrepareFrame+0x21c>)
 8013b6e:	2200      	movs	r2, #0
 8013b70:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8013b74:	4b16      	ldr	r3, [pc, #88]	; (8013bd0 <PrepareFrame+0x21c>)
 8013b76:	4a1b      	ldr	r2, [pc, #108]	; (8013be4 <PrepareFrame+0x230>)
 8013b78:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8013b7c:	697b      	ldr	r3, [r7, #20]
 8013b7e:	b2da      	uxtb	r2, r3
 8013b80:	4b13      	ldr	r3, [pc, #76]	; (8013bd0 <PrepareFrame+0x21c>)
 8013b82:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 8013b86:	e01b      	b.n	8013bc0 <PrepareFrame+0x20c>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d01a      	beq.n	8013bc4 <PrepareFrame+0x210>
 8013b8e:	4b10      	ldr	r3, [pc, #64]	; (8013bd0 <PrepareFrame+0x21c>)
 8013b90:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d015      	beq.n	8013bc4 <PrepareFrame+0x210>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8013b98:	4813      	ldr	r0, [pc, #76]	; (8013be8 <PrepareFrame+0x234>)
 8013b9a:	4b0d      	ldr	r3, [pc, #52]	; (8013bd0 <PrepareFrame+0x21c>)
 8013b9c:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8013ba0:	b29b      	uxth	r3, r3
 8013ba2:	461a      	mov	r2, r3
 8013ba4:	6839      	ldr	r1, [r7, #0]
 8013ba6:	f007 fce6 	bl	801b576 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8013baa:	4b09      	ldr	r3, [pc, #36]	; (8013bd0 <PrepareFrame+0x21c>)
 8013bac:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8013bb0:	b29b      	uxth	r3, r3
 8013bb2:	3301      	adds	r3, #1
 8013bb4:	b29a      	uxth	r2, r3
 8013bb6:	4b06      	ldr	r3, [pc, #24]	; (8013bd0 <PrepareFrame+0x21c>)
 8013bb8:	801a      	strh	r2, [r3, #0]
            }
            break;
 8013bba:	e003      	b.n	8013bc4 <PrepareFrame+0x210>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013bbc:	2302      	movs	r3, #2
 8013bbe:	e003      	b.n	8013bc8 <PrepareFrame+0x214>
            break;
 8013bc0:	bf00      	nop
 8013bc2:	e000      	b.n	8013bc6 <PrepareFrame+0x212>
            break;
 8013bc4:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8013bc6:	2300      	movs	r3, #0
}
 8013bc8:	4618      	mov	r0, r3
 8013bca:	3720      	adds	r7, #32
 8013bcc:	46bd      	mov	sp, r7
 8013bce:	bd80      	pop	{r7, pc}
 8013bd0:	200033f0 	.word	0x200033f0
 8013bd4:	20003528 	.word	0x20003528
 8013bd8:	200033f2 	.word	0x200033f2
 8013bdc:	200038f8 	.word	0x200038f8
 8013be0:	20003508 	.word	0x20003508
 8013be4:	20003878 	.word	0x20003878
 8013be8:	200033f3 	.word	0x200033f3

08013bec <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b08a      	sub	sp, #40	; 0x28
 8013bf0:	af00      	add	r7, sp, #0
 8013bf2:	4603      	mov	r3, r0
 8013bf4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013bf6:	2303      	movs	r3, #3
 8013bf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8013c00:	79fb      	ldrb	r3, [r7, #7]
 8013c02:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8013c04:	4b47      	ldr	r3, [pc, #284]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013c06:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8013c0a:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013c0c:	4b45      	ldr	r3, [pc, #276]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013c0e:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8013c12:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8013c14:	4b43      	ldr	r3, [pc, #268]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013c16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013c18:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8013c1a:	4b42      	ldr	r3, [pc, #264]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013c1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c1e:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8013c20:	4b41      	ldr	r3, [pc, #260]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c22:	881b      	ldrh	r3, [r3, #0]
 8013c24:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8013c26:	4b3f      	ldr	r3, [pc, #252]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013c28:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8013c2c:	f107 020f 	add.w	r2, r7, #15
 8013c30:	f107 0110 	add.w	r1, r7, #16
 8013c34:	4b3d      	ldr	r3, [pc, #244]	; (8013d2c <SendFrameOnChannel+0x140>)
 8013c36:	f003 feb4 	bl	80179a2 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013c3a:	4b3b      	ldr	r3, [pc, #236]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c3c:	2201      	movs	r2, #1
 8013c3e:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8013c42:	4b38      	ldr	r3, [pc, #224]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013c44:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8013c48:	b2da      	uxtb	r2, r3
 8013c4a:	4b37      	ldr	r3, [pc, #220]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c4c:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
    MacCtx.McpsConfirm.TxPower = txPower;
 8013c50:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8013c54:	4b34      	ldr	r3, [pc, #208]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c56:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
    MacCtx.McpsConfirm.Channel = channel;
 8013c5a:	79fb      	ldrb	r3, [r7, #7]
 8013c5c:	4a32      	ldr	r2, [pc, #200]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c5e:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8013c62:	4b31      	ldr	r3, [pc, #196]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c64:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8013c68:	4a2f      	ldr	r2, [pc, #188]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c6a:	f8c2 3440 	str.w	r3, [r2, #1088]	; 0x440
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8013c6e:	4b2e      	ldr	r3, [pc, #184]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c70:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8013c74:	4a2c      	ldr	r2, [pc, #176]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c76:	f8c2 3450 	str.w	r3, [r2, #1104]	; 0x450

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8013c7a:	f001 fe69 	bl	8015950 <LoRaMacClassBIsBeaconModeActive>
 8013c7e:	4603      	mov	r3, r0
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d00b      	beq.n	8013c9c <SendFrameOnChannel+0xb0>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8013c84:	4b28      	ldr	r3, [pc, #160]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013c86:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8013c8a:	4618      	mov	r0, r3
 8013c8c:	f001 fecb 	bl	8015a26 <LoRaMacClassBIsUplinkCollision>
 8013c90:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8013c92:	6a3b      	ldr	r3, [r7, #32]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d001      	beq.n	8013c9c <SendFrameOnChannel+0xb0>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8013c98:	2310      	movs	r3, #16
 8013c9a:	e03e      	b.n	8013d1a <SendFrameOnChannel+0x12e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8013c9c:	4b21      	ldr	r3, [pc, #132]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013c9e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8013ca2:	2b01      	cmp	r3, #1
 8013ca4:	d101      	bne.n	8013caa <SendFrameOnChannel+0xbe>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8013ca6:	f001 fec8 	bl	8015a3a <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8013caa:	f001 fe62 	bl	8015972 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8013cae:	4b1d      	ldr	r3, [pc, #116]	; (8013d24 <SendFrameOnChannel+0x138>)
 8013cb0:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8013cb4:	b2db      	uxtb	r3, r3
 8013cb6:	4a1c      	ldr	r2, [pc, #112]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013cb8:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 8013cbc:	4611      	mov	r1, r2
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	f7ff fc88 	bl	80135d4 <SecureFrame>
 8013cc4:	4603      	mov	r3, r0
 8013cc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 8013cca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d002      	beq.n	8013cd8 <SendFrameOnChannel+0xec>
    {
        return status;
 8013cd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013cd6:	e020      	b.n	8013d1a <SendFrameOnChannel+0x12e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8013cd8:	4b13      	ldr	r3, [pc, #76]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013cda:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013cde:	f043 0302 	orr.w	r3, r3, #2
 8013ce2:	4a11      	ldr	r2, [pc, #68]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013ce4:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 8013ce8:	4b0f      	ldr	r3, [pc, #60]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013cea:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8013cee:	f083 0301 	eor.w	r3, r3, #1
 8013cf2:	b2db      	uxtb	r3, r3
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d007      	beq.n	8013d08 <SendFrameOnChannel+0x11c>
    {
        MacCtx.ChannelsNbTransCounter++;
 8013cf8:	4b0b      	ldr	r3, [pc, #44]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013cfa:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8013cfe:	3301      	adds	r3, #1
 8013d00:	b2da      	uxtb	r2, r3
 8013d02:	4b09      	ldr	r3, [pc, #36]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013d04:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8013d08:	4b09      	ldr	r3, [pc, #36]	; (8013d30 <SendFrameOnChannel+0x144>)
 8013d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013d0c:	4a06      	ldr	r2, [pc, #24]	; (8013d28 <SendFrameOnChannel+0x13c>)
 8013d0e:	8812      	ldrh	r2, [r2, #0]
 8013d10:	b2d2      	uxtb	r2, r2
 8013d12:	4611      	mov	r1, r2
 8013d14:	4807      	ldr	r0, [pc, #28]	; (8013d34 <SendFrameOnChannel+0x148>)
 8013d16:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8013d18:	2300      	movs	r3, #0
}
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	3728      	adds	r7, #40	; 0x28
 8013d1e:	46bd      	mov	sp, r7
 8013d20:	bd80      	pop	{r7, pc}
 8013d22:	bf00      	nop
 8013d24:	200038f8 	.word	0x200038f8
 8013d28:	200033f0 	.word	0x200033f0
 8013d2c:	20003808 	.word	0x20003808
 8013d30:	08023310 	.word	0x08023310
 8013d34:	200033f2 	.word	0x200033f2

08013d38 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8013d38:	b580      	push	{r7, lr}
 8013d3a:	b086      	sub	sp, #24
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	4603      	mov	r3, r0
 8013d40:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8013d42:	4b15      	ldr	r3, [pc, #84]	; (8013d98 <SetTxContinuousWave+0x60>)
 8013d44:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8013d48:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8013d4a:	4b14      	ldr	r3, [pc, #80]	; (8013d9c <SetTxContinuousWave+0x64>)
 8013d4c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8013d50:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013d52:	4b12      	ldr	r3, [pc, #72]	; (8013d9c <SetTxContinuousWave+0x64>)
 8013d54:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8013d58:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8013d5a:	4b10      	ldr	r3, [pc, #64]	; (8013d9c <SetTxContinuousWave+0x64>)
 8013d5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013d5e:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8013d60:	4b0e      	ldr	r3, [pc, #56]	; (8013d9c <SetTxContinuousWave+0x64>)
 8013d62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013d64:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8013d66:	88fb      	ldrh	r3, [r7, #6]
 8013d68:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 8013d6a:	4b0c      	ldr	r3, [pc, #48]	; (8013d9c <SetTxContinuousWave+0x64>)
 8013d6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013d70:	f107 0208 	add.w	r2, r7, #8
 8013d74:	4611      	mov	r1, r2
 8013d76:	4618      	mov	r0, r3
 8013d78:	f003 ff10 	bl	8017b9c <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8013d7c:	4b06      	ldr	r3, [pc, #24]	; (8013d98 <SetTxContinuousWave+0x60>)
 8013d7e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013d82:	f043 0302 	orr.w	r3, r3, #2
 8013d86:	4a04      	ldr	r2, [pc, #16]	; (8013d98 <SetTxContinuousWave+0x60>)
 8013d88:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8013d8c:	2300      	movs	r3, #0
}
 8013d8e:	4618      	mov	r0, r3
 8013d90:	3718      	adds	r7, #24
 8013d92:	46bd      	mov	sp, r7
 8013d94:	bd80      	pop	{r7, pc}
 8013d96:	bf00      	nop
 8013d98:	200033f0 	.word	0x200033f0
 8013d9c:	200038f8 	.word	0x200038f8

08013da0 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8013da0:	b580      	push	{r7, lr}
 8013da2:	b082      	sub	sp, #8
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	4603      	mov	r3, r0
 8013da8:	6039      	str	r1, [r7, #0]
 8013daa:	80fb      	strh	r3, [r7, #6]
 8013dac:	4613      	mov	r3, r2
 8013dae:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8013db0:	4b09      	ldr	r3, [pc, #36]	; (8013dd8 <SetTxContinuousWave1+0x38>)
 8013db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013db4:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8013db8:	88fa      	ldrh	r2, [r7, #6]
 8013dba:	6838      	ldr	r0, [r7, #0]
 8013dbc:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8013dbe:	4b07      	ldr	r3, [pc, #28]	; (8013ddc <SetTxContinuousWave1+0x3c>)
 8013dc0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013dc4:	f043 0302 	orr.w	r3, r3, #2
 8013dc8:	4a04      	ldr	r2, [pc, #16]	; (8013ddc <SetTxContinuousWave1+0x3c>)
 8013dca:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8013dce:	2300      	movs	r3, #0
}
 8013dd0:	4618      	mov	r0, r3
 8013dd2:	3708      	adds	r7, #8
 8013dd4:	46bd      	mov	sp, r7
 8013dd6:	bd80      	pop	{r7, pc}
 8013dd8:	08023310 	.word	0x08023310
 8013ddc:	200033f0 	.word	0x200033f0

08013de0 <GetNvmData>:

LoRaMacNvmData_t* GetNvmData( void )
{
 8013de0:	b480      	push	{r7}
 8013de2:	af00      	add	r7, sp, #0
    return &Nvm;
 8013de4:	4b02      	ldr	r3, [pc, #8]	; (8013df0 <GetNvmData+0x10>)
}
 8013de6:	4618      	mov	r0, r3
 8013de8:	46bd      	mov	sp, r7
 8013dea:	bc80      	pop	{r7}
 8013dec:	4770      	bx	lr
 8013dee:	bf00      	nop
 8013df0:	200038f8 	.word	0x200038f8

08013df4 <RestoreNvmData>:

LoRaMacStatus_t RestoreNvmData( LoRaMacNvmData_t* nvm )
{
 8013df4:	b580      	push	{r7, lr}
 8013df6:	b084      	sub	sp, #16
 8013df8:	af00      	add	r7, sp, #0
 8013dfa:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	60fb      	str	r3, [r7, #12]

    // Status and parameter validation
    if( nvm == NULL )
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d101      	bne.n	8013e0a <RestoreNvmData+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013e06:	2303      	movs	r3, #3
 8013e08:	e09a      	b.n	8013f40 <RestoreNvmData+0x14c>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8013e0a:	4b4f      	ldr	r3, [pc, #316]	; (8013f48 <RestoreNvmData+0x154>)
 8013e0c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013e10:	2b01      	cmp	r3, #1
 8013e12:	d001      	beq.n	8013e18 <RestoreNvmData+0x24>
    {
        return LORAMAC_STATUS_BUSY;
 8013e14:	2301      	movs	r3, #1
 8013e16:	e093      	b.n	8013f40 <RestoreNvmData+0x14c>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvm->Crypto, sizeof( nvm->Crypto ) -
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	2124      	movs	r1, #36	; 0x24
 8013e1c:	4618      	mov	r0, r3
 8013e1e:	f007 fbff 	bl	801b620 <Crc32>
 8013e22:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->Crypto.Crc32 ) );
    if( crc == nvm->Crypto.Crc32 )
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e28:	68fa      	ldr	r2, [r7, #12]
 8013e2a:	429a      	cmp	r2, r3
 8013e2c:	d105      	bne.n	8013e3a <RestoreNvmData+0x46>
    {
        memcpy1( ( uint8_t* ) &Nvm.Crypto, ( uint8_t* ) &nvm->Crypto,
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	2228      	movs	r2, #40	; 0x28
 8013e32:	4619      	mov	r1, r3
 8013e34:	4845      	ldr	r0, [pc, #276]	; (8013f4c <RestoreNvmData+0x158>)
 8013e36:	f007 fb9e 	bl	801b576 <memcpy1>
                 sizeof( Nvm.Crypto ) );
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup1, sizeof( nvm->MacGroup1 ) -
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	3328      	adds	r3, #40	; 0x28
 8013e3e:	2114      	movs	r1, #20
 8013e40:	4618      	mov	r0, r3
 8013e42:	f007 fbed 	bl	801b620 <Crc32>
 8013e46:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup1.Crc32 ) );
    if( crc == nvm->MacGroup1.Crc32 )
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013e4c:	68fa      	ldr	r2, [r7, #12]
 8013e4e:	429a      	cmp	r2, r3
 8013e50:	d106      	bne.n	8013e60 <RestoreNvmData+0x6c>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup1, ( uint8_t* ) &nvm->MacGroup1,
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	3328      	adds	r3, #40	; 0x28
 8013e56:	2218      	movs	r2, #24
 8013e58:	4619      	mov	r1, r3
 8013e5a:	483d      	ldr	r0, [pc, #244]	; (8013f50 <RestoreNvmData+0x15c>)
 8013e5c:	f007 fb8b 	bl	801b576 <memcpy1>
                 sizeof( Nvm.MacGroup1 ) );
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup2, sizeof( nvm->MacGroup2 ) -
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	3340      	adds	r3, #64	; 0x40
 8013e64:	21d4      	movs	r1, #212	; 0xd4
 8013e66:	4618      	mov	r0, r3
 8013e68:	f007 fbda 	bl	801b620 <Crc32>
 8013e6c:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup2.Crc32 ) );
    if( crc == nvm->MacGroup2.Crc32 )
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8013e74:	68fa      	ldr	r2, [r7, #12]
 8013e76:	429a      	cmp	r2, r3
 8013e78:	d11f      	bne.n	8013eba <RestoreNvmData+0xc6>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup2, ( uint8_t* ) &nvm->MacGroup2,
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	3340      	adds	r3, #64	; 0x40
 8013e7e:	22d8      	movs	r2, #216	; 0xd8
 8013e80:	4619      	mov	r1, r3
 8013e82:	4834      	ldr	r0, [pc, #208]	; (8013f54 <RestoreNvmData+0x160>)
 8013e84:	f007 fb77 	bl	801b576 <memcpy1>
                 sizeof( Nvm.MacGroup2 ) );

        // Initialize RxC config parameters.
        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8013e88:	4b2f      	ldr	r3, [pc, #188]	; (8013f48 <RestoreNvmData+0x154>)
 8013e8a:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8013e8e:	4b2e      	ldr	r3, [pc, #184]	; (8013f48 <RestoreNvmData+0x154>)
 8013e90:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8013e94:	4b2d      	ldr	r3, [pc, #180]	; (8013f4c <RestoreNvmData+0x158>)
 8013e96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013e98:	4a2b      	ldr	r2, [pc, #172]	; (8013f48 <RestoreNvmData+0x154>)
 8013e9a:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013e9e:	4b2b      	ldr	r3, [pc, #172]	; (8013f4c <RestoreNvmData+0x158>)
 8013ea0:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 8013ea4:	4b28      	ldr	r3, [pc, #160]	; (8013f48 <RestoreNvmData+0x154>)
 8013ea6:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
        MacCtx.RxWindowCConfig.RxContinuous = true;
 8013eaa:	4b27      	ldr	r3, [pc, #156]	; (8013f48 <RestoreNvmData+0x154>)
 8013eac:	2201      	movs	r2, #1
 8013eae:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8013eb2:	4b25      	ldr	r3, [pc, #148]	; (8013f48 <RestoreNvmData+0x154>)
 8013eb4:	2202      	movs	r2, #2
 8013eb6:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvm->SecureElement, sizeof( nvm->SecureElement ) -
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8013ec0:	21bc      	movs	r1, #188	; 0xbc
 8013ec2:	4618      	mov	r0, r3
 8013ec4:	f007 fbac 	bl	801b620 <Crc32>
 8013ec8:	60f8      	str	r0, [r7, #12]
                                                   sizeof( nvm->SecureElement.Crc32 ) );
    if( crc == nvm->SecureElement.Crc32 )
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 8013ed0:	68fa      	ldr	r2, [r7, #12]
 8013ed2:	429a      	cmp	r2, r3
 8013ed4:	d107      	bne.n	8013ee6 <RestoreNvmData+0xf2>
    {
        memcpy1( ( uint8_t* ) &Nvm.SecureElement,( uint8_t* ) &nvm->SecureElement,
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8013edc:	22c0      	movs	r2, #192	; 0xc0
 8013ede:	4619      	mov	r1, r3
 8013ee0:	481d      	ldr	r0, [pc, #116]	; (8013f58 <RestoreNvmData+0x164>)
 8013ee2:	f007 fb48 	bl	801b576 <memcpy1>
                 sizeof( Nvm.SecureElement ) );
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvm->RegionGroup1, sizeof( nvm->RegionGroup1 ) -
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8013eec:	21a0      	movs	r1, #160	; 0xa0
 8013eee:	4618      	mov	r0, r3
 8013ef0:	f007 fb96 	bl	801b620 <Crc32>
 8013ef4:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->RegionGroup1.Crc32 ) );
    if( crc == nvm->RegionGroup1.Crc32 )
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
 8013efc:	68fa      	ldr	r2, [r7, #12]
 8013efe:	429a      	cmp	r2, r3
 8013f00:	d107      	bne.n	8013f12 <RestoreNvmData+0x11e>
    {
        memcpy1( ( uint8_t* ) &Nvm.RegionGroup1,( uint8_t* ) &nvm->RegionGroup1,
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8013f08:	22a4      	movs	r2, #164	; 0xa4
 8013f0a:	4619      	mov	r1, r3
 8013f0c:	4813      	ldr	r0, [pc, #76]	; (8013f5c <RestoreNvmData+0x168>)
 8013f0e:	f007 fb32 	bl	801b576 <memcpy1>
                 sizeof( Nvm.RegionGroup1 ) );
    }

    crc = Crc32( ( uint8_t* ) &nvm->ClassB, sizeof( nvm->ClassB ) -
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	f503 63bf 	add.w	r3, r3, #1528	; 0x5f8
 8013f18:	2114      	movs	r1, #20
 8013f1a:	4618      	mov	r0, r3
 8013f1c:	f007 fb80 	bl	801b620 <Crc32>
 8013f20:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->ClassB.Crc32 ) );
    if( crc == nvm->ClassB.Crc32 )
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 8013f28:	68fa      	ldr	r2, [r7, #12]
 8013f2a:	429a      	cmp	r2, r3
 8013f2c:	d107      	bne.n	8013f3e <RestoreNvmData+0x14a>
    {
        memcpy1( ( uint8_t* ) &Nvm.ClassB,( uint8_t* ) &nvm->ClassB,
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	f503 63bf 	add.w	r3, r3, #1528	; 0x5f8
 8013f34:	2218      	movs	r2, #24
 8013f36:	4619      	mov	r1, r3
 8013f38:	4809      	ldr	r0, [pc, #36]	; (8013f60 <RestoreNvmData+0x16c>)
 8013f3a:	f007 fb1c 	bl	801b576 <memcpy1>
                 sizeof( Nvm.ClassB ) );
    }

    return LORAMAC_STATUS_OK;
 8013f3e:	2300      	movs	r3, #0
}
 8013f40:	4618      	mov	r0, r3
 8013f42:	3710      	adds	r7, #16
 8013f44:	46bd      	mov	sp, r7
 8013f46:	bd80      	pop	{r7, pc}
 8013f48:	200033f0 	.word	0x200033f0
 8013f4c:	200038f8 	.word	0x200038f8
 8013f50:	20003920 	.word	0x20003920
 8013f54:	20003938 	.word	0x20003938
 8013f58:	20003a10 	.word	0x20003a10
 8013f5c:	20003ad0 	.word	0x20003ad0
 8013f60:	20003ef0 	.word	0x20003ef0

08013f64 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8013f64:	b480      	push	{r7}
 8013f66:	b083      	sub	sp, #12
 8013f68:	af00      	add	r7, sp, #0
 8013f6a:	6078      	str	r0, [r7, #4]
 8013f6c:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d002      	beq.n	8013f7a <DetermineFrameType+0x16>
 8013f74:	683b      	ldr	r3, [r7, #0]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d101      	bne.n	8013f7e <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013f7a:	2303      	movs	r3, #3
 8013f7c:	e03b      	b.n	8013ff6 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	7b1b      	ldrb	r3, [r3, #12]
 8013f82:	f003 030f 	and.w	r3, r3, #15
 8013f86:	b2db      	uxtb	r3, r3
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d008      	beq.n	8013f9e <DetermineFrameType+0x3a>
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d003      	beq.n	8013f9e <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8013f96:	683b      	ldr	r3, [r7, #0]
 8013f98:	2200      	movs	r2, #0
 8013f9a:	701a      	strb	r2, [r3, #0]
 8013f9c:	e02a      	b.n	8013ff4 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d103      	bne.n	8013fb0 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8013fa8:	683b      	ldr	r3, [r7, #0]
 8013faa:	2201      	movs	r2, #1
 8013fac:	701a      	strb	r2, [r3, #0]
 8013fae:	e021      	b.n	8013ff4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	7b1b      	ldrb	r3, [r3, #12]
 8013fb4:	f003 030f 	and.w	r3, r3, #15
 8013fb8:	b2db      	uxtb	r3, r3
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d108      	bne.n	8013fd0 <DetermineFrameType+0x6c>
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d103      	bne.n	8013fd0 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8013fc8:	683b      	ldr	r3, [r7, #0]
 8013fca:	2202      	movs	r2, #2
 8013fcc:	701a      	strb	r2, [r3, #0]
 8013fce:	e011      	b.n	8013ff4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	7b1b      	ldrb	r3, [r3, #12]
 8013fd4:	f003 030f 	and.w	r3, r3, #15
 8013fd8:	b2db      	uxtb	r3, r3
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d108      	bne.n	8013ff0 <DetermineFrameType+0x8c>
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013fe4:	2b00      	cmp	r3, #0
 8013fe6:	d003      	beq.n	8013ff0 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8013fe8:	683b      	ldr	r3, [r7, #0]
 8013fea:	2203      	movs	r2, #3
 8013fec:	701a      	strb	r2, [r3, #0]
 8013fee:	e001      	b.n	8013ff4 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8013ff0:	2317      	movs	r3, #23
 8013ff2:	e000      	b.n	8013ff6 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8013ff4:	2300      	movs	r3, #0
}
 8013ff6:	4618      	mov	r0, r3
 8013ff8:	370c      	adds	r7, #12
 8013ffa:	46bd      	mov	sp, r7
 8013ffc:	bc80      	pop	{r7}
 8013ffe:	4770      	bx	lr

08014000 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8014000:	b480      	push	{r7}
 8014002:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 8014004:	4b12      	ldr	r3, [pc, #72]	; (8014050 <CheckRetransUnconfirmedUplink+0x50>)
 8014006:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 801400a:	4b12      	ldr	r3, [pc, #72]	; (8014054 <CheckRetransUnconfirmedUplink+0x54>)
 801400c:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    if( MacCtx.ChannelsNbTransCounter >=
 8014010:	429a      	cmp	r2, r3
 8014012:	d301      	bcc.n	8014018 <CheckRetransUnconfirmedUplink+0x18>
    {
        return true;
 8014014:	2301      	movs	r3, #1
 8014016:	e016      	b.n	8014046 <CheckRetransUnconfirmedUplink+0x46>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8014018:	4b0d      	ldr	r3, [pc, #52]	; (8014050 <CheckRetransUnconfirmedUplink+0x50>)
 801401a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801401e:	f003 0302 	and.w	r3, r3, #2
 8014022:	b2db      	uxtb	r3, r3
 8014024:	2b00      	cmp	r3, #0
 8014026:	d00d      	beq.n	8014044 <CheckRetransUnconfirmedUplink+0x44>
    {
        // For Class A stop in each case
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8014028:	4b0a      	ldr	r3, [pc, #40]	; (8014054 <CheckRetransUnconfirmedUplink+0x54>)
 801402a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 801402e:	2b00      	cmp	r3, #0
 8014030:	d101      	bne.n	8014036 <CheckRetransUnconfirmedUplink+0x36>
        {
            return true;
 8014032:	2301      	movs	r3, #1
 8014034:	e007      	b.n	8014046 <CheckRetransUnconfirmedUplink+0x46>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 8014036:	4b06      	ldr	r3, [pc, #24]	; (8014050 <CheckRetransUnconfirmedUplink+0x50>)
 8014038:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 801403c:	2b00      	cmp	r3, #0
 801403e:	d101      	bne.n	8014044 <CheckRetransUnconfirmedUplink+0x44>
            {
                return true;
 8014040:	2301      	movs	r3, #1
 8014042:	e000      	b.n	8014046 <CheckRetransUnconfirmedUplink+0x46>
            }
        }
    }
    return false;
 8014044:	2300      	movs	r3, #0
}
 8014046:	4618      	mov	r0, r3
 8014048:	46bd      	mov	sp, r7
 801404a:	bc80      	pop	{r7}
 801404c:	4770      	bx	lr
 801404e:	bf00      	nop
 8014050:	200033f0 	.word	0x200033f0
 8014054:	200038f8 	.word	0x200038f8

08014058 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8014058:	b480      	push	{r7}
 801405a:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 801405c:	4b0e      	ldr	r3, [pc, #56]	; (8014098 <CheckRetransConfirmedUplink+0x40>)
 801405e:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 8014062:	4b0d      	ldr	r3, [pc, #52]	; (8014098 <CheckRetransConfirmedUplink+0x40>)
 8014064:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 8014068:	429a      	cmp	r2, r3
 801406a:	d301      	bcc.n	8014070 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 801406c:	2301      	movs	r3, #1
 801406e:	e00f      	b.n	8014090 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8014070:	4b09      	ldr	r3, [pc, #36]	; (8014098 <CheckRetransConfirmedUplink+0x40>)
 8014072:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8014076:	f003 0302 	and.w	r3, r3, #2
 801407a:	b2db      	uxtb	r3, r3
 801407c:	2b00      	cmp	r3, #0
 801407e:	d006      	beq.n	801408e <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8014080:	4b05      	ldr	r3, [pc, #20]	; (8014098 <CheckRetransConfirmedUplink+0x40>)
 8014082:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8014086:	2b00      	cmp	r3, #0
 8014088:	d001      	beq.n	801408e <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 801408a:	2301      	movs	r3, #1
 801408c:	e000      	b.n	8014090 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 801408e:	2300      	movs	r3, #0
}
 8014090:	4618      	mov	r0, r3
 8014092:	46bd      	mov	sp, r7
 8014094:	bc80      	pop	{r7}
 8014096:	4770      	bx	lr
 8014098:	200033f0 	.word	0x200033f0

0801409c <StopRetransmission>:

static bool StopRetransmission( void )
{
 801409c:	b480      	push	{r7}
 801409e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80140a0:	4b1a      	ldr	r3, [pc, #104]	; (801410c <StopRetransmission+0x70>)
 80140a2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80140a6:	f003 0302 	and.w	r3, r3, #2
 80140aa:	b2db      	uxtb	r3, r3
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d009      	beq.n	80140c4 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80140b0:	4b16      	ldr	r3, [pc, #88]	; (801410c <StopRetransmission+0x70>)
 80140b2:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d00e      	beq.n	80140d8 <StopRetransmission+0x3c>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 80140ba:	4b14      	ldr	r3, [pc, #80]	; (801410c <StopRetransmission+0x70>)
 80140bc:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80140c0:	2b01      	cmp	r3, #1
 80140c2:	d009      	beq.n	80140d8 <StopRetransmission+0x3c>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80140c4:	4b12      	ldr	r3, [pc, #72]	; (8014110 <StopRetransmission+0x74>)
 80140c6:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d004      	beq.n	80140d8 <StopRetransmission+0x3c>
        {
            Nvm.MacGroup1.AdrAckCounter++;
 80140ce:	4b10      	ldr	r3, [pc, #64]	; (8014110 <StopRetransmission+0x74>)
 80140d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80140d2:	3301      	adds	r3, #1
 80140d4:	4a0e      	ldr	r2, [pc, #56]	; (8014110 <StopRetransmission+0x74>)
 80140d6:	6293      	str	r3, [r2, #40]	; 0x28
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80140d8:	4b0c      	ldr	r3, [pc, #48]	; (801410c <StopRetransmission+0x70>)
 80140da:	2200      	movs	r2, #0
 80140dc:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 80140e0:	4b0a      	ldr	r3, [pc, #40]	; (801410c <StopRetransmission+0x70>)
 80140e2:	2200      	movs	r2, #0
 80140e4:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 80140e8:	4b08      	ldr	r3, [pc, #32]	; (801410c <StopRetransmission+0x70>)
 80140ea:	2200      	movs	r2, #0
 80140ec:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80140f0:	4b06      	ldr	r3, [pc, #24]	; (801410c <StopRetransmission+0x70>)
 80140f2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80140f6:	f023 0302 	bic.w	r3, r3, #2
 80140fa:	4a04      	ldr	r2, [pc, #16]	; (801410c <StopRetransmission+0x70>)
 80140fc:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 8014100:	2301      	movs	r3, #1
}
 8014102:	4618      	mov	r0, r3
 8014104:	46bd      	mov	sp, r7
 8014106:	bc80      	pop	{r7}
 8014108:	4770      	bx	lr
 801410a:	bf00      	nop
 801410c:	200033f0 	.word	0x200033f0
 8014110:	200038f8 	.word	0x200038f8

08014114 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8014114:	b580      	push	{r7, lr}
 8014116:	b082      	sub	sp, #8
 8014118:	af00      	add	r7, sp, #0
 801411a:	4603      	mov	r3, r0
 801411c:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 801411e:	4b0b      	ldr	r3, [pc, #44]	; (801414c <CallNvmDataChangeCallback+0x38>)
 8014120:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014124:	2b00      	cmp	r3, #0
 8014126:	d00c      	beq.n	8014142 <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8014128:	4b08      	ldr	r3, [pc, #32]	; (801414c <CallNvmDataChangeCallback+0x38>)
 801412a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801412e:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 8014130:	2b00      	cmp	r3, #0
 8014132:	d006      	beq.n	8014142 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8014134:	4b05      	ldr	r3, [pc, #20]	; (801414c <CallNvmDataChangeCallback+0x38>)
 8014136:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801413a:	68db      	ldr	r3, [r3, #12]
 801413c:	88fa      	ldrh	r2, [r7, #6]
 801413e:	4610      	mov	r0, r2
 8014140:	4798      	blx	r3
    }
}
 8014142:	bf00      	nop
 8014144:	3708      	adds	r7, #8
 8014146:	46bd      	mov	sp, r7
 8014148:	bd80      	pop	{r7, pc}
 801414a:	bf00      	nop
 801414c:	200033f0 	.word	0x200033f0

08014150 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 8014150:	b580      	push	{r7, lr}
 8014152:	b084      	sub	sp, #16
 8014154:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 8014156:	4b1b      	ldr	r3, [pc, #108]	; (80141c4 <AckTimeoutRetriesProcess+0x74>)
 8014158:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 801415c:	4b19      	ldr	r3, [pc, #100]	; (80141c4 <AckTimeoutRetriesProcess+0x74>)
 801415e:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 8014162:	429a      	cmp	r2, r3
 8014164:	d229      	bcs.n	80141ba <AckTimeoutRetriesProcess+0x6a>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 8014166:	4b17      	ldr	r3, [pc, #92]	; (80141c4 <AckTimeoutRetriesProcess+0x74>)
 8014168:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 801416c:	3301      	adds	r3, #1
 801416e:	b2da      	uxtb	r2, r3
 8014170:	4b14      	ldr	r3, [pc, #80]	; (80141c4 <AckTimeoutRetriesProcess+0x74>)
 8014172:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 8014176:	4b13      	ldr	r3, [pc, #76]	; (80141c4 <AckTimeoutRetriesProcess+0x74>)
 8014178:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 801417c:	f003 0301 	and.w	r3, r3, #1
 8014180:	b2db      	uxtb	r3, r3
 8014182:	2b00      	cmp	r3, #0
 8014184:	d019      	beq.n	80141ba <AckTimeoutRetriesProcess+0x6a>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8014186:	2322      	movs	r3, #34	; 0x22
 8014188:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801418a:	4b0f      	ldr	r3, [pc, #60]	; (80141c8 <AckTimeoutRetriesProcess+0x78>)
 801418c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8014190:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8014192:	4b0d      	ldr	r3, [pc, #52]	; (80141c8 <AckTimeoutRetriesProcess+0x78>)
 8014194:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8014198:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801419a:	4b0b      	ldr	r3, [pc, #44]	; (80141c8 <AckTimeoutRetriesProcess+0x78>)
 801419c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80141a0:	f107 0208 	add.w	r2, r7, #8
 80141a4:	4611      	mov	r1, r2
 80141a6:	4618      	mov	r0, r3
 80141a8:	f003 fb19 	bl	80177de <RegionGetPhyParam>
 80141ac:	4603      	mov	r3, r0
 80141ae:	607b      	str	r3, [r7, #4]
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	b25a      	sxtb	r2, r3
 80141b4:	4b04      	ldr	r3, [pc, #16]	; (80141c8 <AckTimeoutRetriesProcess+0x78>)
 80141b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        }
    }
}
 80141ba:	bf00      	nop
 80141bc:	3710      	adds	r7, #16
 80141be:	46bd      	mov	sp, r7
 80141c0:	bd80      	pop	{r7, pc}
 80141c2:	bf00      	nop
 80141c4:	200033f0 	.word	0x200033f0
 80141c8:	200038f8 	.word	0x200038f8

080141cc <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 80141cc:	b580      	push	{r7, lr}
 80141ce:	b084      	sub	sp, #16
 80141d0:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 80141d2:	4b14      	ldr	r3, [pc, #80]	; (8014224 <AckTimeoutRetriesFinalize+0x58>)
 80141d4:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 80141d8:	f083 0301 	eor.w	r3, r3, #1
 80141dc:	b2db      	uxtb	r3, r3
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d015      	beq.n	801420e <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80141e2:	2302      	movs	r3, #2
 80141e4:	733b      	strb	r3, [r7, #12]
        params.NvmGroup1 = &Nvm.RegionGroup1;
 80141e6:	4b10      	ldr	r3, [pc, #64]	; (8014228 <AckTimeoutRetriesFinalize+0x5c>)
 80141e8:	607b      	str	r3, [r7, #4]
        params.NvmGroup2 = &Nvm.RegionGroup2;
 80141ea:	4b10      	ldr	r3, [pc, #64]	; (801422c <AckTimeoutRetriesFinalize+0x60>)
 80141ec:	60bb      	str	r3, [r7, #8]
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80141ee:	4b10      	ldr	r3, [pc, #64]	; (8014230 <AckTimeoutRetriesFinalize+0x64>)
 80141f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80141f4:	1d3a      	adds	r2, r7, #4
 80141f6:	4611      	mov	r1, r2
 80141f8:	4618      	mov	r0, r3
 80141fa:	f003 fb27 	bl	801784c <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 80141fe:	4b09      	ldr	r3, [pc, #36]	; (8014224 <AckTimeoutRetriesFinalize+0x58>)
 8014200:	2200      	movs	r2, #0
 8014202:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 8014206:	4b07      	ldr	r3, [pc, #28]	; (8014224 <AckTimeoutRetriesFinalize+0x58>)
 8014208:	2200      	movs	r2, #0
 801420a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 801420e:	4b05      	ldr	r3, [pc, #20]	; (8014224 <AckTimeoutRetriesFinalize+0x58>)
 8014210:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8014214:	4b03      	ldr	r3, [pc, #12]	; (8014224 <AckTimeoutRetriesFinalize+0x58>)
 8014216:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
}
 801421a:	bf00      	nop
 801421c:	3710      	adds	r7, #16
 801421e:	46bd      	mov	sp, r7
 8014220:	bd80      	pop	{r7, pc}
 8014222:	bf00      	nop
 8014224:	200033f0 	.word	0x200033f0
 8014228:	20003ad0 	.word	0x20003ad0
 801422c:	20003b74 	.word	0x20003b74
 8014230:	200038f8 	.word	0x200038f8

08014234 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 8014234:	b480      	push	{r7}
 8014236:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8014238:	4b0b      	ldr	r3, [pc, #44]	; (8014268 <IsRequestPending+0x34>)
 801423a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801423e:	f003 0304 	and.w	r3, r3, #4
 8014242:	b2db      	uxtb	r3, r3
 8014244:	2b00      	cmp	r3, #0
 8014246:	d107      	bne.n	8014258 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8014248:	4b07      	ldr	r3, [pc, #28]	; (8014268 <IsRequestPending+0x34>)
 801424a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801424e:	f003 0301 	and.w	r3, r3, #1
 8014252:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8014254:	2b00      	cmp	r3, #0
 8014256:	d001      	beq.n	801425c <IsRequestPending+0x28>
    {
        return 1;
 8014258:	2301      	movs	r3, #1
 801425a:	e000      	b.n	801425e <IsRequestPending+0x2a>
    }
    return 0;
 801425c:	2300      	movs	r3, #0
}
 801425e:	4618      	mov	r0, r3
 8014260:	46bd      	mov	sp, r7
 8014262:	bc80      	pop	{r7}
 8014264:	4770      	bx	lr
 8014266:	bf00      	nop
 8014268:	200033f0 	.word	0x200033f0

0801426c <LoRaMacInitialization>:


LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 801426c:	b590      	push	{r4, r7, lr}
 801426e:	b08f      	sub	sp, #60	; 0x3c
 8014270:	af02      	add	r7, sp, #8
 8014272:	6178      	str	r0, [r7, #20]
 8014274:	6139      	str	r1, [r7, #16]
 8014276:	4613      	mov	r3, r2
 8014278:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 801427a:	697b      	ldr	r3, [r7, #20]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d002      	beq.n	8014286 <LoRaMacInitialization+0x1a>
 8014280:	693b      	ldr	r3, [r7, #16]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d101      	bne.n	801428a <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014286:	2303      	movs	r3, #3
 8014288:	e275      	b.n	8014776 <LoRaMacInitialization+0x50a>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801428a:	697b      	ldr	r3, [r7, #20]
 801428c:	681b      	ldr	r3, [r3, #0]
 801428e:	2b00      	cmp	r3, #0
 8014290:	d00b      	beq.n	80142aa <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8014292:	697b      	ldr	r3, [r7, #20]
 8014294:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8014296:	2b00      	cmp	r3, #0
 8014298:	d007      	beq.n	80142aa <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801429a:	697b      	ldr	r3, [r7, #20]
 801429c:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d003      	beq.n	80142aa <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 80142a2:	697b      	ldr	r3, [r7, #20]
 80142a4:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d101      	bne.n	80142ae <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80142aa:	2303      	movs	r3, #3
 80142ac:	e263      	b.n	8014776 <LoRaMacInitialization+0x50a>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 80142ae:	7bfb      	ldrb	r3, [r7, #15]
 80142b0:	4618      	mov	r0, r3
 80142b2:	f003 fa7f 	bl	80177b4 <RegionIsActive>
 80142b6:	4603      	mov	r3, r0
 80142b8:	f083 0301 	eor.w	r3, r3, #1
 80142bc:	b2db      	uxtb	r3, r3
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d001      	beq.n	80142c6 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80142c2:	2309      	movs	r3, #9
 80142c4:	e257      	b.n	8014776 <LoRaMacInitialization+0x50a>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 80142c6:	6978      	ldr	r0, [r7, #20]
 80142c8:	f001 fef6 	bl	80160b8 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 80142cc:	f44f 62c2 	mov.w	r2, #1552	; 0x610
 80142d0:	2100      	movs	r1, #0
 80142d2:	48c7      	ldr	r0, [pc, #796]	; (80145f0 <LoRaMacInitialization+0x384>)
 80142d4:	f007 f98a 	bl	801b5ec <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80142d8:	f44f 62a1 	mov.w	r2, #1288	; 0x508
 80142dc:	2100      	movs	r1, #0
 80142de:	48c5      	ldr	r0, [pc, #788]	; (80145f4 <LoRaMacInitialization+0x388>)
 80142e0:	f007 f984 	bl	801b5ec <memset1>

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 80142e4:	4bc3      	ldr	r3, [pc, #780]	; (80145f4 <LoRaMacInitialization+0x388>)
 80142e6:	2201      	movs	r2, #1
 80142e8:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 80142ec:	4bc1      	ldr	r3, [pc, #772]	; (80145f4 <LoRaMacInitialization+0x388>)
 80142ee:	2201      	movs	r2, #1
 80142f0:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    Nvm.MacGroup2.Region = region;
 80142f4:	4abe      	ldr	r2, [pc, #760]	; (80145f0 <LoRaMacInitialization+0x384>)
 80142f6:	7bfb      	ldrb	r3, [r7, #15]
 80142f8:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80142fc:	4bbc      	ldr	r3, [pc, #752]	; (80145f0 <LoRaMacInitialization+0x384>)
 80142fe:	2200      	movs	r2, #0
 8014300:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 8014304:	4bba      	ldr	r3, [pc, #744]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014306:	2200      	movs	r2, #0
 8014308:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 801430c:	4bb8      	ldr	r3, [pc, #736]	; (80145f0 <LoRaMacInitialization+0x384>)
 801430e:	4aba      	ldr	r2, [pc, #744]	; (80145f8 <LoRaMacInitialization+0x38c>)
 8014310:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8014314:	230f      	movs	r3, #15
 8014316:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801431a:	4bb5      	ldr	r3, [pc, #724]	; (80145f0 <LoRaMacInitialization+0x384>)
 801431c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014320:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014324:	4611      	mov	r1, r2
 8014326:	4618      	mov	r0, r3
 8014328:	f003 fa59 	bl	80177de <RegionGetPhyParam>
 801432c:	4603      	mov	r3, r0
 801432e:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8014330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014332:	2b00      	cmp	r3, #0
 8014334:	bf14      	ite	ne
 8014336:	2301      	movne	r3, #1
 8014338:	2300      	moveq	r3, #0
 801433a:	b2da      	uxtb	r2, r3
 801433c:	4bac      	ldr	r3, [pc, #688]	; (80145f0 <LoRaMacInitialization+0x384>)
 801433e:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8014342:	230a      	movs	r3, #10
 8014344:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014348:	4ba9      	ldr	r3, [pc, #676]	; (80145f0 <LoRaMacInitialization+0x384>)
 801434a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801434e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014352:	4611      	mov	r1, r2
 8014354:	4618      	mov	r0, r3
 8014356:	f003 fa42 	bl	80177de <RegionGetPhyParam>
 801435a:	4603      	mov	r3, r0
 801435c:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 801435e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014360:	b25a      	sxtb	r2, r3
 8014362:	4ba3      	ldr	r3, [pc, #652]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014364:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4

    getPhy.Attribute = PHY_DEF_TX_DR;
 8014368:	2306      	movs	r3, #6
 801436a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801436e:	4ba0      	ldr	r3, [pc, #640]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014370:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014374:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014378:	4611      	mov	r1, r2
 801437a:	4618      	mov	r0, r3
 801437c:	f003 fa2f 	bl	80177de <RegionGetPhyParam>
 8014380:	4603      	mov	r3, r0
 8014382:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8014384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014386:	b25a      	sxtb	r2, r3
 8014388:	4b99      	ldr	r3, [pc, #612]	; (80145f0 <LoRaMacInitialization+0x384>)
 801438a:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 801438e:	2310      	movs	r3, #16
 8014390:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014394:	4b96      	ldr	r3, [pc, #600]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014396:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801439a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801439e:	4611      	mov	r1, r2
 80143a0:	4618      	mov	r0, r3
 80143a2:	f003 fa1c 	bl	80177de <RegionGetPhyParam>
 80143a6:	4603      	mov	r3, r0
 80143a8:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 80143aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143ac:	4a90      	ldr	r2, [pc, #576]	; (80145f0 <LoRaMacInitialization+0x384>)
 80143ae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 80143b2:	2311      	movs	r3, #17
 80143b4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80143b8:	4b8d      	ldr	r3, [pc, #564]	; (80145f0 <LoRaMacInitialization+0x384>)
 80143ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80143be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80143c2:	4611      	mov	r1, r2
 80143c4:	4618      	mov	r0, r3
 80143c6:	f003 fa0a 	bl	80177de <RegionGetPhyParam>
 80143ca:	4603      	mov	r3, r0
 80143cc:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 80143ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143d0:	4a87      	ldr	r2, [pc, #540]	; (80145f0 <LoRaMacInitialization+0x384>)
 80143d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 80143d6:	2312      	movs	r3, #18
 80143d8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80143dc:	4b84      	ldr	r3, [pc, #528]	; (80145f0 <LoRaMacInitialization+0x384>)
 80143de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80143e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80143e6:	4611      	mov	r1, r2
 80143e8:	4618      	mov	r0, r3
 80143ea:	f003 f9f8 	bl	80177de <RegionGetPhyParam>
 80143ee:	4603      	mov	r3, r0
 80143f0:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 80143f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143f4:	4a7e      	ldr	r2, [pc, #504]	; (80145f0 <LoRaMacInitialization+0x384>)
 80143f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 80143fa:	2313      	movs	r3, #19
 80143fc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014400:	4b7b      	ldr	r3, [pc, #492]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014402:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014406:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801440a:	4611      	mov	r1, r2
 801440c:	4618      	mov	r0, r3
 801440e:	f003 f9e6 	bl	80177de <RegionGetPhyParam>
 8014412:	4603      	mov	r3, r0
 8014414:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8014416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014418:	4a75      	ldr	r2, [pc, #468]	; (80145f0 <LoRaMacInitialization+0x384>)
 801441a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 801441e:	2314      	movs	r3, #20
 8014420:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014424:	4b72      	ldr	r3, [pc, #456]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014426:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801442a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801442e:	4611      	mov	r1, r2
 8014430:	4618      	mov	r0, r3
 8014432:	f003 f9d4 	bl	80177de <RegionGetPhyParam>
 8014436:	4603      	mov	r3, r0
 8014438:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 801443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801443c:	4a6c      	ldr	r2, [pc, #432]	; (80145f0 <LoRaMacInitialization+0x384>)
 801443e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8014442:	2317      	movs	r3, #23
 8014444:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014448:	4b69      	ldr	r3, [pc, #420]	; (80145f0 <LoRaMacInitialization+0x384>)
 801444a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801444e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014452:	4611      	mov	r1, r2
 8014454:	4618      	mov	r0, r3
 8014456:	f003 f9c2 	bl	80177de <RegionGetPhyParam>
 801445a:	4603      	mov	r3, r0
 801445c:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 801445e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014460:	b2da      	uxtb	r2, r3
 8014462:	4b63      	ldr	r3, [pc, #396]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014464:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8014468:	2318      	movs	r3, #24
 801446a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801446e:	4b60      	ldr	r3, [pc, #384]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014470:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014474:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014478:	4611      	mov	r1, r2
 801447a:	4618      	mov	r0, r3
 801447c:	f003 f9af 	bl	80177de <RegionGetPhyParam>
 8014480:	4603      	mov	r3, r0
 8014482:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8014484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014486:	4a5a      	ldr	r2, [pc, #360]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014488:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 801448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801448e:	4a58      	ldr	r2, [pc, #352]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014490:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8014494:	2319      	movs	r3, #25
 8014496:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801449a:	4b55      	ldr	r3, [pc, #340]	; (80145f0 <LoRaMacInitialization+0x384>)
 801449c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80144a0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80144a4:	4611      	mov	r1, r2
 80144a6:	4618      	mov	r0, r3
 80144a8:	f003 f999 	bl	80177de <RegionGetPhyParam>
 80144ac:	4603      	mov	r3, r0
 80144ae:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 80144b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144b2:	b2da      	uxtb	r2, r3
 80144b4:	4b4e      	ldr	r3, [pc, #312]	; (80145f0 <LoRaMacInitialization+0x384>)
 80144b6:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80144ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144bc:	b2da      	uxtb	r2, r3
 80144be:	4b4c      	ldr	r3, [pc, #304]	; (80145f0 <LoRaMacInitialization+0x384>)
 80144c0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 80144c4:	231e      	movs	r3, #30
 80144c6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80144ca:	4b49      	ldr	r3, [pc, #292]	; (80145f0 <LoRaMacInitialization+0x384>)
 80144cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80144d0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80144d4:	4611      	mov	r1, r2
 80144d6:	4618      	mov	r0, r3
 80144d8:	f003 f981 	bl	80177de <RegionGetPhyParam>
 80144dc:	4603      	mov	r3, r0
 80144de:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 80144e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144e2:	b2da      	uxtb	r2, r3
 80144e4:	4b42      	ldr	r3, [pc, #264]	; (80145f0 <LoRaMacInitialization+0x384>)
 80144e6:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 80144ea:	231f      	movs	r3, #31
 80144ec:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80144f0:	4b3f      	ldr	r3, [pc, #252]	; (80145f0 <LoRaMacInitialization+0x384>)
 80144f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80144f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80144fa:	4611      	mov	r1, r2
 80144fc:	4618      	mov	r0, r3
 80144fe:	f003 f96e 	bl	80177de <RegionGetPhyParam>
 8014502:	4603      	mov	r3, r0
 8014504:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8014506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014508:	b2da      	uxtb	r2, r3
 801450a:	4b39      	ldr	r3, [pc, #228]	; (80145f0 <LoRaMacInitialization+0x384>)
 801450c:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8014510:	2320      	movs	r3, #32
 8014512:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014516:	4b36      	ldr	r3, [pc, #216]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014518:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801451c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014520:	4611      	mov	r1, r2
 8014522:	4618      	mov	r0, r3
 8014524:	f003 f95b 	bl	80177de <RegionGetPhyParam>
 8014528:	4603      	mov	r3, r0
 801452a:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 801452c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801452e:	4a30      	ldr	r2, [pc, #192]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014530:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8014534:	2321      	movs	r3, #33	; 0x21
 8014536:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801453a:	4b2d      	ldr	r3, [pc, #180]	; (80145f0 <LoRaMacInitialization+0x384>)
 801453c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014540:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014544:	4611      	mov	r1, r2
 8014546:	4618      	mov	r0, r3
 8014548:	f003 f949 	bl	80177de <RegionGetPhyParam>
 801454c:	4603      	mov	r3, r0
 801454e:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8014550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014552:	4a27      	ldr	r2, [pc, #156]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014554:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8014558:	230b      	movs	r3, #11
 801455a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801455e:	4b24      	ldr	r3, [pc, #144]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014560:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014564:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8014568:	4611      	mov	r1, r2
 801456a:	4618      	mov	r0, r3
 801456c:	f003 f937 	bl	80177de <RegionGetPhyParam>
 8014570:	4603      	mov	r3, r0
 8014572:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckLimit = phyParam.Value;
 8014574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014576:	b29a      	uxth	r2, r3
 8014578:	4b1e      	ldr	r3, [pc, #120]	; (80145f4 <LoRaMacInitialization+0x388>)
 801457a:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 801457e:	230c      	movs	r3, #12
 8014580:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014584:	4b1a      	ldr	r3, [pc, #104]	; (80145f0 <LoRaMacInitialization+0x384>)
 8014586:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801458a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801458e:	4611      	mov	r1, r2
 8014590:	4618      	mov	r0, r3
 8014592:	f003 f924 	bl	80177de <RegionGetPhyParam>
 8014596:	4603      	mov	r3, r0
 8014598:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckDelay = phyParam.Value;
 801459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801459c:	b29a      	uxth	r2, r3
 801459e:	4b15      	ldr	r3, [pc, #84]	; (80145f4 <LoRaMacInitialization+0x388>)
 80145a0:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 80145a4:	4b12      	ldr	r3, [pc, #72]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145a6:	2201      	movs	r2, #1
 80145a8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 80145ac:	4b10      	ldr	r3, [pc, #64]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145ae:	220a      	movs	r2, #10
 80145b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 80145b4:	4b0e      	ldr	r3, [pc, #56]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145b6:	2206      	movs	r2, #6
 80145b8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 80145bc:	4b0c      	ldr	r3, [pc, #48]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80145c2:	4a0b      	ldr	r2, [pc, #44]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145c4:	6453      	str	r3, [r2, #68]	; 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 80145c6:	4b0a      	ldr	r3, [pc, #40]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145c8:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 80145cc:	4b08      	ldr	r3, [pc, #32]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 80145d2:	4b07      	ldr	r3, [pc, #28]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80145d8:	4a05      	ldr	r2, [pc, #20]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145da:	64d3      	str	r3, [r2, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 80145dc:	4b04      	ldr	r3, [pc, #16]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80145e2:	4a03      	ldr	r2, [pc, #12]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145e4:	6513      	str	r3, [r2, #80]	; 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 80145e6:	4b02      	ldr	r3, [pc, #8]	; (80145f0 <LoRaMacInitialization+0x384>)
 80145e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80145ec:	e006      	b.n	80145fc <LoRaMacInitialization+0x390>
 80145ee:	bf00      	nop
 80145f0:	200038f8 	.word	0x200038f8
 80145f4:	200033f0 	.word	0x200033f0
 80145f8:	01000300 	.word	0x01000300
 80145fc:	4a60      	ldr	r2, [pc, #384]	; (8014780 <LoRaMacInitialization+0x514>)
 80145fe:	6553      	str	r3, [r2, #84]	; 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8014600:	4b5f      	ldr	r3, [pc, #380]	; (8014780 <LoRaMacInitialization+0x514>)
 8014602:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8014606:	4a5e      	ldr	r2, [pc, #376]	; (8014780 <LoRaMacInitialization+0x514>)
 8014608:	6593      	str	r3, [r2, #88]	; 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 801460a:	4b5d      	ldr	r3, [pc, #372]	; (8014780 <LoRaMacInitialization+0x514>)
 801460c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014610:	4a5b      	ldr	r2, [pc, #364]	; (8014780 <LoRaMacInitialization+0x514>)
 8014612:	65d3      	str	r3, [r2, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8014614:	4b5a      	ldr	r3, [pc, #360]	; (8014780 <LoRaMacInitialization+0x514>)
 8014616:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 801461a:	4b59      	ldr	r3, [pc, #356]	; (8014780 <LoRaMacInitialization+0x514>)
 801461c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8014620:	2300      	movs	r3, #0
 8014622:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8014626:	4b57      	ldr	r3, [pc, #348]	; (8014784 <LoRaMacInitialization+0x518>)
 8014628:	61bb      	str	r3, [r7, #24]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 801462a:	4b57      	ldr	r3, [pc, #348]	; (8014788 <LoRaMacInitialization+0x51c>)
 801462c:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 801462e:	4b54      	ldr	r3, [pc, #336]	; (8014780 <LoRaMacInitialization+0x514>)
 8014630:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014634:	f107 0218 	add.w	r2, r7, #24
 8014638:	4611      	mov	r1, r2
 801463a:	4618      	mov	r0, r3
 801463c:	f003 f906 	bl	801784c <RegionInitDefaults>

    MacCtx.MacCallbacks = callbacks;
 8014640:	4a52      	ldr	r2, [pc, #328]	; (801478c <LoRaMacInitialization+0x520>)
 8014642:	693b      	ldr	r3, [r7, #16]
 8014644:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    ResetMacParameters( );
 8014648:	f7ff f85a 	bl	8013700 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 801464c:	4b4c      	ldr	r3, [pc, #304]	; (8014780 <LoRaMacInitialization+0x514>)
 801464e:	2201      	movs	r2, #1
 8014650:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd

    MacCtx.MacPrimitives = primitives;
 8014654:	4a4d      	ldr	r2, [pc, #308]	; (801478c <LoRaMacInitialization+0x520>)
 8014656:	697b      	ldr	r3, [r7, #20]
 8014658:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 801465c:	4b4b      	ldr	r3, [pc, #300]	; (801478c <LoRaMacInitialization+0x520>)
 801465e:	2200      	movs	r2, #0
 8014660:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 8014664:	4b49      	ldr	r3, [pc, #292]	; (801478c <LoRaMacInitialization+0x520>)
 8014666:	2201      	movs	r2, #1
 8014668:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 801466c:	4b44      	ldr	r3, [pc, #272]	; (8014780 <LoRaMacInitialization+0x514>)
 801466e:	2200      	movs	r2, #0
 8014670:	62da      	str	r2, [r3, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8014672:	4b43      	ldr	r3, [pc, #268]	; (8014780 <LoRaMacInitialization+0x514>)
 8014674:	2200      	movs	r2, #0
 8014676:	631a      	str	r2, [r3, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8014678:	2300      	movs	r3, #0
 801467a:	9300      	str	r3, [sp, #0]
 801467c:	4b44      	ldr	r3, [pc, #272]	; (8014790 <LoRaMacInitialization+0x524>)
 801467e:	2200      	movs	r2, #0
 8014680:	f04f 31ff 	mov.w	r1, #4294967295
 8014684:	4843      	ldr	r0, [pc, #268]	; (8014794 <LoRaMacInitialization+0x528>)
 8014686:	f00b f911 	bl	801f8ac <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 801468a:	2300      	movs	r3, #0
 801468c:	9300      	str	r3, [sp, #0]
 801468e:	4b42      	ldr	r3, [pc, #264]	; (8014798 <LoRaMacInitialization+0x52c>)
 8014690:	2200      	movs	r2, #0
 8014692:	f04f 31ff 	mov.w	r1, #4294967295
 8014696:	4841      	ldr	r0, [pc, #260]	; (801479c <LoRaMacInitialization+0x530>)
 8014698:	f00b f908 	bl	801f8ac <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 801469c:	2300      	movs	r3, #0
 801469e:	9300      	str	r3, [sp, #0]
 80146a0:	4b3f      	ldr	r3, [pc, #252]	; (80147a0 <LoRaMacInitialization+0x534>)
 80146a2:	2200      	movs	r2, #0
 80146a4:	f04f 31ff 	mov.w	r1, #4294967295
 80146a8:	483e      	ldr	r0, [pc, #248]	; (80147a4 <LoRaMacInitialization+0x538>)
 80146aa:	f00b f8ff 	bl	801f8ac <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 80146ae:	2300      	movs	r3, #0
 80146b0:	9300      	str	r3, [sp, #0]
 80146b2:	4b3d      	ldr	r3, [pc, #244]	; (80147a8 <LoRaMacInitialization+0x53c>)
 80146b4:	2200      	movs	r2, #0
 80146b6:	f04f 31ff 	mov.w	r1, #4294967295
 80146ba:	483c      	ldr	r0, [pc, #240]	; (80147ac <LoRaMacInitialization+0x540>)
 80146bc:	f00b f8f6 	bl	801f8ac <UTIL_TIMER_Create>

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 80146c0:	4c2f      	ldr	r4, [pc, #188]	; (8014780 <LoRaMacInitialization+0x514>)
 80146c2:	463b      	mov	r3, r7
 80146c4:	4618      	mov	r0, r3
 80146c6:	f00a fea5 	bl	801f414 <SysTimeGetMcuTime>
 80146ca:	f504 7382 	add.w	r3, r4, #260	; 0x104
 80146ce:	463a      	mov	r2, r7
 80146d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80146d4:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 80146d8:	4b2c      	ldr	r3, [pc, #176]	; (801478c <LoRaMacInitialization+0x520>)
 80146da:	4a35      	ldr	r2, [pc, #212]	; (80147b0 <LoRaMacInitialization+0x544>)
 80146dc:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 80146e0:	4b2a      	ldr	r3, [pc, #168]	; (801478c <LoRaMacInitialization+0x520>)
 80146e2:	4a34      	ldr	r2, [pc, #208]	; (80147b4 <LoRaMacInitialization+0x548>)
 80146e4:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 80146e8:	4b28      	ldr	r3, [pc, #160]	; (801478c <LoRaMacInitialization+0x520>)
 80146ea:	4a33      	ldr	r2, [pc, #204]	; (80147b8 <LoRaMacInitialization+0x54c>)
 80146ec:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 80146f0:	4b26      	ldr	r3, [pc, #152]	; (801478c <LoRaMacInitialization+0x520>)
 80146f2:	4a32      	ldr	r2, [pc, #200]	; (80147bc <LoRaMacInitialization+0x550>)
 80146f4:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 80146f8:	4b24      	ldr	r3, [pc, #144]	; (801478c <LoRaMacInitialization+0x520>)
 80146fa:	4a31      	ldr	r2, [pc, #196]	; (80147c0 <LoRaMacInitialization+0x554>)
 80146fc:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8014700:	4b30      	ldr	r3, [pc, #192]	; (80147c4 <LoRaMacInitialization+0x558>)
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	4830      	ldr	r0, [pc, #192]	; (80147c8 <LoRaMacInitialization+0x55c>)
 8014706:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 8014708:	693b      	ldr	r3, [r7, #16]
 801470a:	689b      	ldr	r3, [r3, #8]
 801470c:	4619      	mov	r1, r3
 801470e:	482f      	ldr	r0, [pc, #188]	; (80147cc <LoRaMacInitialization+0x560>)
 8014710:	f7fa fb06 	bl	800ed20 <SecureElementInit>
 8014714:	4603      	mov	r3, r0
 8014716:	2b00      	cmp	r3, #0
 8014718:	d001      	beq.n	801471e <LoRaMacInitialization+0x4b2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801471a:	2311      	movs	r3, #17
 801471c:	e02b      	b.n	8014776 <LoRaMacInitialization+0x50a>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 801471e:	4818      	ldr	r0, [pc, #96]	; (8014780 <LoRaMacInitialization+0x514>)
 8014720:	f002 f976 	bl	8016a10 <LoRaMacCryptoInit>
 8014724:	4603      	mov	r3, r0
 8014726:	2b00      	cmp	r3, #0
 8014728:	d001      	beq.n	801472e <LoRaMacInitialization+0x4c2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801472a:	2311      	movs	r3, #17
 801472c:	e023      	b.n	8014776 <LoRaMacInitialization+0x50a>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 801472e:	f001 fa95 	bl	8015c5c <LoRaMacCommandsInit>
 8014732:	4603      	mov	r3, r0
 8014734:	2b00      	cmp	r3, #0
 8014736:	d001      	beq.n	801473c <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014738:	2313      	movs	r3, #19
 801473a:	e01c      	b.n	8014776 <LoRaMacInitialization+0x50a>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 801473c:	4824      	ldr	r0, [pc, #144]	; (80147d0 <LoRaMacInitialization+0x564>)
 801473e:	f002 fa31 	bl	8016ba4 <LoRaMacCryptoSetMulticastReference>
 8014742:	4603      	mov	r3, r0
 8014744:	2b00      	cmp	r3, #0
 8014746:	d001      	beq.n	801474c <LoRaMacInitialization+0x4e0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8014748:	2311      	movs	r3, #17
 801474a:	e014      	b.n	8014776 <LoRaMacInitialization+0x50a>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 801474c:	4b1d      	ldr	r3, [pc, #116]	; (80147c4 <LoRaMacInitialization+0x558>)
 801474e:	695b      	ldr	r3, [r3, #20]
 8014750:	4798      	blx	r3
 8014752:	4603      	mov	r3, r0
 8014754:	4618      	mov	r0, r3
 8014756:	f006 fee9 	bl	801b52c <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 801475a:	4b1a      	ldr	r3, [pc, #104]	; (80147c4 <LoRaMacInitialization+0x558>)
 801475c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801475e:	4a08      	ldr	r2, [pc, #32]	; (8014780 <LoRaMacInitialization+0x514>)
 8014760:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 8014764:	4610      	mov	r0, r2
 8014766:	4798      	blx	r3
    Radio.Sleep( );
 8014768:	4b16      	ldr	r3, [pc, #88]	; (80147c4 <LoRaMacInitialization+0x558>)
 801476a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801476c:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801476e:	2001      	movs	r0, #1
 8014770:	f7fd faaa 	bl	8011cc8 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8014774:	2300      	movs	r3, #0
}
 8014776:	4618      	mov	r0, r3
 8014778:	3734      	adds	r7, #52	; 0x34
 801477a:	46bd      	mov	sp, r7
 801477c:	bd90      	pop	{r4, r7, pc}
 801477e:	bf00      	nop
 8014780:	200038f8 	.word	0x200038f8
 8014784:	20003ad0 	.word	0x20003ad0
 8014788:	20003b74 	.word	0x20003b74
 801478c:	200033f0 	.word	0x200033f0
 8014790:	08012251 	.word	0x08012251
 8014794:	20003758 	.word	0x20003758
 8014798:	080122c5 	.word	0x080122c5
 801479c:	20003770 	.word	0x20003770
 80147a0:	08012331 	.word	0x08012331
 80147a4:	20003788 	.word	0x20003788
 80147a8:	080123a5 	.word	0x080123a5
 80147ac:	200037e8 	.word	0x200037e8
 80147b0:	08010e55 	.word	0x08010e55
 80147b4:	08010ecd 	.word	0x08010ecd
 80147b8:	08010fa5 	.word	0x08010fa5
 80147bc:	08010f59 	.word	0x08010f59
 80147c0:	08010fe1 	.word	0x08010fe1
 80147c4:	08023310 	.word	0x08023310
 80147c8:	2000373c 	.word	0x2000373c
 80147cc:	20003a10 	.word	0x20003a10
 80147d0:	200039c8 	.word	0x200039c8

080147d4 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80147d4:	b480      	push	{r7}
 80147d6:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80147d8:	4b04      	ldr	r3, [pc, #16]	; (80147ec <LoRaMacStart+0x18>)
 80147da:	2200      	movs	r2, #0
 80147dc:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 80147e0:	2300      	movs	r3, #0
}
 80147e2:	4618      	mov	r0, r3
 80147e4:	46bd      	mov	sp, r7
 80147e6:	bc80      	pop	{r7}
 80147e8:	4770      	bx	lr
 80147ea:	bf00      	nop
 80147ec:	200033f0 	.word	0x200033f0

080147f0 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 80147f0:	b580      	push	{r7, lr}
 80147f2:	b08a      	sub	sp, #40	; 0x28
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	4603      	mov	r3, r0
 80147f8:	6039      	str	r1, [r7, #0]
 80147fa:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80147fc:	4b3e      	ldr	r3, [pc, #248]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 80147fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014800:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8014802:	4b3d      	ldr	r3, [pc, #244]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 8014804:	f993 30c5 	ldrsb.w	r3, [r3, #197]	; 0xc5
 8014808:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801480a:	4b3b      	ldr	r3, [pc, #236]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 801480c:	f993 30c4 	ldrsb.w	r3, [r3, #196]	; 0xc4
 8014810:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 8014812:	2300      	movs	r3, #0
 8014814:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8014816:	683b      	ldr	r3, [r7, #0]
 8014818:	2b00      	cmp	r3, #0
 801481a:	d101      	bne.n	8014820 <LoRaMacQueryTxPossible+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801481c:	2303      	movs	r3, #3
 801481e:	e066      	b.n	80148ee <LoRaMacQueryTxPossible+0xfe>
    }

    // Setup ADR request
    adrNext.Version = Nvm.MacGroup2.Version;
 8014820:	4b35      	ldr	r3, [pc, #212]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 8014822:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8014826:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 8014828:	2300      	movs	r3, #0
 801482a:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 801482c:	4b32      	ldr	r3, [pc, #200]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 801482e:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8014832:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8014834:	4b30      	ldr	r3, [pc, #192]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 8014836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014838:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 801483a:	4b30      	ldr	r3, [pc, #192]	; (80148fc <LoRaMacQueryTxPossible+0x10c>)
 801483c:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8014840:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8014842:	4b2e      	ldr	r3, [pc, #184]	; (80148fc <LoRaMacQueryTxPossible+0x10c>)
 8014844:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8014848:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801484a:	4b2b      	ldr	r3, [pc, #172]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 801484c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8014850:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8014854:	4b28      	ldr	r3, [pc, #160]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 8014856:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 801485a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801485e:	4b26      	ldr	r3, [pc, #152]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 8014860:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8014864:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 8014868:	4b23      	ldr	r3, [pc, #140]	; (80148f8 <LoRaMacQueryTxPossible+0x108>)
 801486a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801486e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8014872:	f107 0310 	add.w	r3, r7, #16
 8014876:	f107 020e 	add.w	r2, r7, #14
 801487a:	f107 010f 	add.w	r1, r7, #15
 801487e:	f107 0014 	add.w	r0, r7, #20
 8014882:	f000 ffe1 	bl	8015848 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8014886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801488a:	4618      	mov	r0, r3
 801488c:	f7fd fed2 	bl	8012634 <GetMaxAppPayloadWithoutFOptsLength>
 8014890:	4603      	mov	r3, r0
 8014892:	461a      	mov	r2, r3
 8014894:	683b      	ldr	r3, [r7, #0]
 8014896:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8014898:	f107 0308 	add.w	r3, r7, #8
 801489c:	4618      	mov	r0, r3
 801489e:	f001 faab 	bl	8015df8 <LoRaMacCommandsGetSizeSerializedCmds>
 80148a2:	4603      	mov	r3, r0
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d001      	beq.n	80148ac <LoRaMacQueryTxPossible+0xbc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80148a8:	2313      	movs	r3, #19
 80148aa:	e020      	b.n	80148ee <LoRaMacQueryTxPossible+0xfe>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 80148ac:	68bb      	ldr	r3, [r7, #8]
 80148ae:	2b0f      	cmp	r3, #15
 80148b0:	d819      	bhi.n	80148e6 <LoRaMacQueryTxPossible+0xf6>
 80148b2:	683b      	ldr	r3, [r7, #0]
 80148b4:	785b      	ldrb	r3, [r3, #1]
 80148b6:	461a      	mov	r2, r3
 80148b8:	68bb      	ldr	r3, [r7, #8]
 80148ba:	429a      	cmp	r2, r3
 80148bc:	d313      	bcc.n	80148e6 <LoRaMacQueryTxPossible+0xf6>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 80148be:	683b      	ldr	r3, [r7, #0]
 80148c0:	785a      	ldrb	r2, [r3, #1]
 80148c2:	68bb      	ldr	r3, [r7, #8]
 80148c4:	b2db      	uxtb	r3, r3
 80148c6:	1ad3      	subs	r3, r2, r3
 80148c8:	b2da      	uxtb	r2, r3
 80148ca:	683b      	ldr	r3, [r7, #0]
 80148cc:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 80148ce:	683b      	ldr	r3, [r7, #0]
 80148d0:	785b      	ldrb	r3, [r3, #1]
 80148d2:	4619      	mov	r1, r3
 80148d4:	79fa      	ldrb	r2, [r7, #7]
 80148d6:	68bb      	ldr	r3, [r7, #8]
 80148d8:	4413      	add	r3, r2
 80148da:	4299      	cmp	r1, r3
 80148dc:	d301      	bcc.n	80148e2 <LoRaMacQueryTxPossible+0xf2>
        {
            return LORAMAC_STATUS_OK;
 80148de:	2300      	movs	r3, #0
 80148e0:	e005      	b.n	80148ee <LoRaMacQueryTxPossible+0xfe>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 80148e2:	2308      	movs	r3, #8
 80148e4:	e003      	b.n	80148ee <LoRaMacQueryTxPossible+0xfe>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80148e6:	683b      	ldr	r3, [r7, #0]
 80148e8:	2200      	movs	r2, #0
 80148ea:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80148ec:	2308      	movs	r3, #8
    }
}
 80148ee:	4618      	mov	r0, r3
 80148f0:	3728      	adds	r7, #40	; 0x28
 80148f2:	46bd      	mov	sp, r7
 80148f4:	bd80      	pop	{r7, pc}
 80148f6:	bf00      	nop
 80148f8:	200038f8 	.word	0x200038f8
 80148fc:	200033f0 	.word	0x200033f0

08014900 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8014900:	b590      	push	{r4, r7, lr}
 8014902:	b087      	sub	sp, #28
 8014904:	af00      	add	r7, sp, #0
 8014906:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8014908:	2300      	movs	r3, #0
 801490a:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	2b00      	cmp	r3, #0
 8014910:	d101      	bne.n	8014916 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014912:	2303      	movs	r3, #3
 8014914:	e14b      	b.n	8014bae <LoRaMacMibGetRequestConfirm+0x2ae>
    }

    switch( mibGet->Type )
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	781b      	ldrb	r3, [r3, #0]
 801491a:	2b28      	cmp	r3, #40	; 0x28
 801491c:	f200 8140 	bhi.w	8014ba0 <LoRaMacMibGetRequestConfirm+0x2a0>
 8014920:	a201      	add	r2, pc, #4	; (adr r2, 8014928 <LoRaMacMibGetRequestConfirm+0x28>)
 8014922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014926:	bf00      	nop
 8014928:	080149cd 	.word	0x080149cd
 801492c:	080149d9 	.word	0x080149d9
 8014930:	080149e5 	.word	0x080149e5
 8014934:	080149f1 	.word	0x080149f1
 8014938:	080149fd 	.word	0x080149fd
 801493c:	08014a09 	.word	0x08014a09
 8014940:	08014a15 	.word	0x08014a15
 8014944:	08014ba1 	.word	0x08014ba1
 8014948:	08014ba1 	.word	0x08014ba1
 801494c:	08014ba1 	.word	0x08014ba1
 8014950:	08014ba1 	.word	0x08014ba1
 8014954:	08014ba1 	.word	0x08014ba1
 8014958:	08014ba1 	.word	0x08014ba1
 801495c:	08014ba1 	.word	0x08014ba1
 8014960:	08014ba1 	.word	0x08014ba1
 8014964:	08014a21 	.word	0x08014a21
 8014968:	08014a2d 	.word	0x08014a2d
 801496c:	08014a39 	.word	0x08014a39
 8014970:	08014a5b 	.word	0x08014a5b
 8014974:	08014a6d 	.word	0x08014a6d
 8014978:	08014a7f 	.word	0x08014a7f
 801497c:	08014a91 	.word	0x08014a91
 8014980:	08014ac5 	.word	0x08014ac5
 8014984:	08014aa3 	.word	0x08014aa3
 8014988:	08014ae7 	.word	0x08014ae7
 801498c:	08014af3 	.word	0x08014af3
 8014990:	08014afd 	.word	0x08014afd
 8014994:	08014b07 	.word	0x08014b07
 8014998:	08014b11 	.word	0x08014b11
 801499c:	08014b1b 	.word	0x08014b1b
 80149a0:	08014b25 	.word	0x08014b25
 80149a4:	08014b31 	.word	0x08014b31
 80149a8:	08014b49 	.word	0x08014b49
 80149ac:	08014b3d 	.word	0x08014b3d
 80149b0:	08014b55 	.word	0x08014b55
 80149b4:	08014b5f 	.word	0x08014b5f
 80149b8:	08014b6b 	.word	0x08014b6b
 80149bc:	08014b81 	.word	0x08014b81
 80149c0:	08014b75 	.word	0x08014b75
 80149c4:	08014ba1 	.word	0x08014ba1
 80149c8:	08014b8d 	.word	0x08014b8d
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80149cc:	4b7a      	ldr	r3, [pc, #488]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 80149ce:	f893 20fc 	ldrb.w	r2, [r3, #252]	; 0xfc
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	711a      	strb	r2, [r3, #4]
            break;
 80149d6:	e0e9      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80149d8:	4b77      	ldr	r3, [pc, #476]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 80149da:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	711a      	strb	r2, [r3, #4]
            break;
 80149e2:	e0e3      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 80149e4:	f7fa fc5c 	bl	800f2a0 <SecureElementGetDevEui>
 80149e8:	4602      	mov	r2, r0
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	605a      	str	r2, [r3, #4]
            break;
 80149ee:	e0dd      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 80149f0:	f7fa fc78 	bl	800f2e4 <SecureElementGetJoinEui>
 80149f4:	4602      	mov	r2, r0
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	605a      	str	r2, [r3, #4]
            break;
 80149fa:	e0d7      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 80149fc:	4b6e      	ldr	r3, [pc, #440]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 80149fe:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	711a      	strb	r2, [r3, #4]
            break;
 8014a06:	e0d1      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8014a08:	4b6b      	ldr	r3, [pc, #428]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a0a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	605a      	str	r2, [r3, #4]
            break;
 8014a12:	e0cb      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 8014a14:	4b68      	ldr	r3, [pc, #416]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a16:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	605a      	str	r2, [r3, #4]
            break;
 8014a1e:	e0c5      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8014a20:	4b65      	ldr	r3, [pc, #404]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a22:	f893 20fd 	ldrb.w	r2, [r3, #253]	; 0xfd
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	711a      	strb	r2, [r3, #4]
            break;
 8014a2a:	e0bf      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8014a2c:	4b62      	ldr	r3, [pc, #392]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a2e:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	711a      	strb	r2, [r3, #4]
            break;
 8014a36:	e0b9      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8014a38:	231d      	movs	r3, #29
 8014a3a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014a3c:	4b5e      	ldr	r3, [pc, #376]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014a42:	f107 0210 	add.w	r2, r7, #16
 8014a46:	4611      	mov	r1, r2
 8014a48:	4618      	mov	r0, r3
 8014a4a:	f002 fec8 	bl	80177de <RegionGetPhyParam>
 8014a4e:	4603      	mov	r3, r0
 8014a50:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8014a52:	68fa      	ldr	r2, [r7, #12]
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	605a      	str	r2, [r3, #4]
            break;
 8014a58:	e0a8      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	4a56      	ldr	r2, [pc, #344]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a5e:	3304      	adds	r3, #4
 8014a60:	3264      	adds	r2, #100	; 0x64
 8014a62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014a66:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8014a6a:	e09f      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	4a52      	ldr	r2, [pc, #328]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a70:	3304      	adds	r3, #4
 8014a72:	32a4      	adds	r2, #164	; 0xa4
 8014a74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014a78:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8014a7c:	e096      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	4a4d      	ldr	r2, [pc, #308]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a82:	3304      	adds	r3, #4
 8014a84:	326c      	adds	r2, #108	; 0x6c
 8014a86:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014a8a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8014a8e:	e08d      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	4a49      	ldr	r2, [pc, #292]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014a94:	3304      	adds	r3, #4
 8014a96:	32ac      	adds	r2, #172	; 0xac
 8014a98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014a9c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8014aa0:	e084      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8014aa2:	231b      	movs	r3, #27
 8014aa4:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014aa6:	4b44      	ldr	r3, [pc, #272]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014aa8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014aac:	f107 0210 	add.w	r2, r7, #16
 8014ab0:	4611      	mov	r1, r2
 8014ab2:	4618      	mov	r0, r3
 8014ab4:	f002 fe93 	bl	80177de <RegionGetPhyParam>
 8014ab8:	4603      	mov	r3, r0
 8014aba:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8014abc:	68fa      	ldr	r2, [r7, #12]
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	605a      	str	r2, [r3, #4]
            break;
 8014ac2:	e073      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8014ac4:	231a      	movs	r3, #26
 8014ac6:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8014ac8:	4b3b      	ldr	r3, [pc, #236]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014aca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014ace:	f107 0210 	add.w	r2, r7, #16
 8014ad2:	4611      	mov	r1, r2
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	f002 fe82 	bl	80177de <RegionGetPhyParam>
 8014ada:	4603      	mov	r3, r0
 8014adc:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8014ade:	68fa      	ldr	r2, [r7, #12]
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	605a      	str	r2, [r3, #4]
            break;
 8014ae4:	e062      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8014ae6:	4b34      	ldr	r3, [pc, #208]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014ae8:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	711a      	strb	r2, [r3, #4]
            break;
 8014af0:	e05c      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8014af2:	4b31      	ldr	r3, [pc, #196]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014af4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	605a      	str	r2, [r3, #4]
            break;
 8014afa:	e057      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8014afc:	4b2e      	ldr	r3, [pc, #184]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014afe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	605a      	str	r2, [r3, #4]
            break;
 8014b04:	e052      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8014b06:	4b2c      	ldr	r3, [pc, #176]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	605a      	str	r2, [r3, #4]
            break;
 8014b0e:	e04d      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8014b10:	4b29      	ldr	r3, [pc, #164]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b12:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	605a      	str	r2, [r3, #4]
            break;
 8014b18:	e048      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8014b1a:	4b27      	ldr	r3, [pc, #156]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	605a      	str	r2, [r3, #4]
            break;
 8014b22:	e043      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8014b24:	4b24      	ldr	r3, [pc, #144]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b26:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	711a      	strb	r2, [r3, #4]
            break;
 8014b2e:	e03d      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8014b30:	4b21      	ldr	r3, [pc, #132]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b32:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	711a      	strb	r2, [r3, #4]
            break;
 8014b3a:	e037      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8014b3c:	4b1e      	ldr	r3, [pc, #120]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b3e:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	711a      	strb	r2, [r3, #4]
            break;
 8014b46:	e031      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8014b48:	4b1b      	ldr	r3, [pc, #108]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b4a:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 8014b4e:	687b      	ldr	r3, [r7, #4]
 8014b50:	711a      	strb	r2, [r3, #4]
            break;
 8014b52:	e02b      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8014b54:	4b18      	ldr	r3, [pc, #96]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	605a      	str	r2, [r3, #4]
            break;
 8014b5c:	e026      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8014b5e:	4b16      	ldr	r3, [pc, #88]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b60:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	711a      	strb	r2, [r3, #4]
            break;
 8014b68:	e020      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8014b6a:	4b13      	ldr	r3, [pc, #76]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b6c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	605a      	str	r2, [r3, #4]
            break;
 8014b72:	e01b      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetNvmData( );
 8014b74:	f7ff f934 	bl	8013de0 <GetNvmData>
 8014b78:	4602      	mov	r2, r0
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	605a      	str	r2, [r3, #4]
            break;
 8014b7e:	e015      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8014b80:	4b0d      	ldr	r3, [pc, #52]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b82:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	605a      	str	r2, [r3, #4]
            break;
 8014b8a:	e00f      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	4a0a      	ldr	r2, [pc, #40]	; (8014bb8 <LoRaMacMibGetRequestConfirm+0x2b8>)
 8014b90:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8014b94:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8014b96:	687c      	ldr	r4, [r7, #4]
 8014b98:	f003 f846 	bl	8017c28 <RegionGetVersion>
 8014b9c:	60a0      	str	r0, [r4, #8]
            break;
 8014b9e:	e005      	b.n	8014bac <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8014ba0:	6878      	ldr	r0, [r7, #4]
 8014ba2:	f000 fefd 	bl	80159a0 <LoRaMacClassBMibGetRequestConfirm>
 8014ba6:	4603      	mov	r3, r0
 8014ba8:	75fb      	strb	r3, [r7, #23]
            break;
 8014baa:	bf00      	nop
        }
    }
    return status;
 8014bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8014bae:	4618      	mov	r0, r3
 8014bb0:	371c      	adds	r7, #28
 8014bb2:	46bd      	mov	sp, r7
 8014bb4:	bd90      	pop	{r4, r7, pc}
 8014bb6:	bf00      	nop
 8014bb8:	200038f8 	.word	0x200038f8

08014bbc <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8014bbc:	b580      	push	{r7, lr}
 8014bbe:	b086      	sub	sp, #24
 8014bc0:	af00      	add	r7, sp, #0
 8014bc2:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8014bc4:	2300      	movs	r3, #0
 8014bc6:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d101      	bne.n	8014bd2 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014bce:	2303      	movs	r3, #3
 8014bd0:	e32b      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8014bd2:	4bb4      	ldr	r3, [pc, #720]	; (8014ea4 <LoRaMacMibSetRequestConfirm+0x2e8>)
 8014bd4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014bd8:	f003 0302 	and.w	r3, r3, #2
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d001      	beq.n	8014be4 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8014be0:	2301      	movs	r3, #1
 8014be2:	e322      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
    }

    switch( mibSet->Type )
 8014be4:	687b      	ldr	r3, [r7, #4]
 8014be6:	781b      	ldrb	r3, [r3, #0]
 8014be8:	2b27      	cmp	r3, #39	; 0x27
 8014bea:	f200 82fc 	bhi.w	80151e6 <LoRaMacMibSetRequestConfirm+0x62a>
 8014bee:	a201      	add	r2, pc, #4	; (adr r2, 8014bf4 <LoRaMacMibSetRequestConfirm+0x38>)
 8014bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014bf4:	08014c95 	.word	0x08014c95
 8014bf8:	08014ca5 	.word	0x08014ca5
 8014bfc:	08014cbf 	.word	0x08014cbf
 8014c00:	08014cd7 	.word	0x08014cd7
 8014c04:	08014cef 	.word	0x08014cef
 8014c08:	08014cfb 	.word	0x08014cfb
 8014c0c:	08014d07 	.word	0x08014d07
 8014c10:	08014d13 	.word	0x08014d13
 8014c14:	08014d39 	.word	0x08014d39
 8014c18:	08014d5f 	.word	0x08014d5f
 8014c1c:	08014d85 	.word	0x08014d85
 8014c20:	08014dab 	.word	0x08014dab
 8014c24:	08014dd1 	.word	0x08014dd1
 8014c28:	08014df7 	.word	0x08014df7
 8014c2c:	08014e1d 	.word	0x08014e1d
 8014c30:	08014e43 	.word	0x08014e43
 8014c34:	08014e63 	.word	0x08014e63
 8014c38:	080151e7 	.word	0x080151e7
 8014c3c:	08014e6f 	.word	0x08014e6f
 8014c40:	08014eed 	.word	0x08014eed
 8014c44:	08014f2d 	.word	0x08014f2d
 8014c48:	08014f8f 	.word	0x08014f8f
 8014c4c:	08014fff 	.word	0x08014fff
 8014c50:	08014fcf 	.word	0x08014fcf
 8014c54:	0801502f 	.word	0x0801502f
 8014c58:	08015051 	.word	0x08015051
 8014c5c:	0801505b 	.word	0x0801505b
 8014c60:	08015065 	.word	0x08015065
 8014c64:	0801506f 	.word	0x0801506f
 8014c68:	08015079 	.word	0x08015079
 8014c6c:	08015083 	.word	0x08015083
 8014c70:	080150b5 	.word	0x080150b5
 8014c74:	08015121 	.word	0x08015121
 8014c78:	080150ef 	.word	0x080150ef
 8014c7c:	08015153 	.word	0x08015153
 8014c80:	08015169 	.word	0x08015169
 8014c84:	08015189 	.word	0x08015189
 8014c88:	08015193 	.word	0x08015193
 8014c8c:	0801519f 	.word	0x0801519f
 8014c90:	080151bd 	.word	0x080151bd
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	791b      	ldrb	r3, [r3, #4]
 8014c98:	4618      	mov	r0, r3
 8014c9a:	f7fd fbfb 	bl	8012494 <SwitchClass>
 8014c9e:	4603      	mov	r3, r0
 8014ca0:	75fb      	strb	r3, [r7, #23]
            break;
 8014ca2:	e2c1      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	791b      	ldrb	r3, [r3, #4]
 8014ca8:	2b02      	cmp	r3, #2
 8014caa:	d005      	beq.n	8014cb8 <LoRaMacMibSetRequestConfirm+0xfc>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	791a      	ldrb	r2, [r3, #4]
 8014cb0:	4b7d      	ldr	r3, [pc, #500]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014cb2:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8014cb6:	e2b7      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014cb8:	2303      	movs	r3, #3
 8014cba:	75fb      	strb	r3, [r7, #23]
            break;
 8014cbc:	e2b4      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	685b      	ldr	r3, [r3, #4]
 8014cc2:	4618      	mov	r0, r3
 8014cc4:	f7fa fad4 	bl	800f270 <SecureElementSetDevEui>
 8014cc8:	4603      	mov	r3, r0
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	f000 8291 	beq.w	80151f2 <LoRaMacMibSetRequestConfirm+0x636>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014cd0:	2303      	movs	r3, #3
 8014cd2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014cd4:	e28d      	b.n	80151f2 <LoRaMacMibSetRequestConfirm+0x636>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	685b      	ldr	r3, [r3, #4]
 8014cda:	4618      	mov	r0, r3
 8014cdc:	f7fa faea 	bl	800f2b4 <SecureElementSetJoinEui>
 8014ce0:	4603      	mov	r3, r0
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	f000 8287 	beq.w	80151f6 <LoRaMacMibSetRequestConfirm+0x63a>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014ce8:	2303      	movs	r3, #3
 8014cea:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014cec:	e283      	b.n	80151f6 <LoRaMacMibSetRequestConfirm+0x63a>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	791a      	ldrb	r2, [r3, #4]
 8014cf2:	4b6d      	ldr	r3, [pc, #436]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014cf4:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
            break;
 8014cf8:	e296      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	685b      	ldr	r3, [r3, #4]
 8014cfe:	4a6a      	ldr	r2, [pc, #424]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014d00:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
            break;
 8014d04:	e290      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	685b      	ldr	r3, [r3, #4]
 8014d0a:	4a67      	ldr	r2, [pc, #412]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014d0c:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
            break;
 8014d10:	e28a      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	685b      	ldr	r3, [r3, #4]
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d00b      	beq.n	8014d32 <LoRaMacMibSetRequestConfirm+0x176>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	685b      	ldr	r3, [r3, #4]
 8014d1e:	4619      	mov	r1, r3
 8014d20:	2000      	movs	r0, #0
 8014d22:	f001 ff67 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014d26:	4603      	mov	r3, r0
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	f000 8266 	beq.w	80151fa <LoRaMacMibSetRequestConfirm+0x63e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014d2e:	2311      	movs	r3, #17
 8014d30:	e27b      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014d32:	2303      	movs	r3, #3
 8014d34:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014d36:	e260      	b.n	80151fa <LoRaMacMibSetRequestConfirm+0x63e>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	685b      	ldr	r3, [r3, #4]
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	d00b      	beq.n	8014d58 <LoRaMacMibSetRequestConfirm+0x19c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	685b      	ldr	r3, [r3, #4]
 8014d44:	4619      	mov	r1, r3
 8014d46:	2001      	movs	r0, #1
 8014d48:	f001 ff54 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014d4c:	4603      	mov	r3, r0
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	f000 8255 	beq.w	80151fe <LoRaMacMibSetRequestConfirm+0x642>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014d54:	2311      	movs	r3, #17
 8014d56:	e268      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014d58:	2303      	movs	r3, #3
 8014d5a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014d5c:	e24f      	b.n	80151fe <LoRaMacMibSetRequestConfirm+0x642>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	685b      	ldr	r3, [r3, #4]
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d00b      	beq.n	8014d7e <LoRaMacMibSetRequestConfirm+0x1c2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	685b      	ldr	r3, [r3, #4]
 8014d6a:	4619      	mov	r1, r3
 8014d6c:	2002      	movs	r0, #2
 8014d6e:	f001 ff41 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014d72:	4603      	mov	r3, r0
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	f000 8244 	beq.w	8015202 <LoRaMacMibSetRequestConfirm+0x646>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014d7a:	2311      	movs	r3, #17
 8014d7c:	e255      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014d7e:	2303      	movs	r3, #3
 8014d80:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014d82:	e23e      	b.n	8015202 <LoRaMacMibSetRequestConfirm+0x646>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	685b      	ldr	r3, [r3, #4]
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d00b      	beq.n	8014da4 <LoRaMacMibSetRequestConfirm+0x1e8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	685b      	ldr	r3, [r3, #4]
 8014d90:	4619      	mov	r1, r3
 8014d92:	2003      	movs	r0, #3
 8014d94:	f001 ff2e 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014d98:	4603      	mov	r3, r0
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	f000 8233 	beq.w	8015206 <LoRaMacMibSetRequestConfirm+0x64a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014da0:	2311      	movs	r3, #17
 8014da2:	e242      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014da4:	2303      	movs	r3, #3
 8014da6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014da8:	e22d      	b.n	8015206 <LoRaMacMibSetRequestConfirm+0x64a>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	685b      	ldr	r3, [r3, #4]
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d00b      	beq.n	8014dca <LoRaMacMibSetRequestConfirm+0x20e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	685b      	ldr	r3, [r3, #4]
 8014db6:	4619      	mov	r1, r3
 8014db8:	207f      	movs	r0, #127	; 0x7f
 8014dba:	f001 ff1b 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014dbe:	4603      	mov	r3, r0
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	f000 8222 	beq.w	801520a <LoRaMacMibSetRequestConfirm+0x64e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014dc6:	2311      	movs	r3, #17
 8014dc8:	e22f      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014dca:	2303      	movs	r3, #3
 8014dcc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014dce:	e21c      	b.n	801520a <LoRaMacMibSetRequestConfirm+0x64e>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	685b      	ldr	r3, [r3, #4]
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	d00b      	beq.n	8014df0 <LoRaMacMibSetRequestConfirm+0x234>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	685b      	ldr	r3, [r3, #4]
 8014ddc:	4619      	mov	r1, r3
 8014dde:	2080      	movs	r0, #128	; 0x80
 8014de0:	f001 ff08 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014de4:	4603      	mov	r3, r0
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	f000 8211 	beq.w	801520e <LoRaMacMibSetRequestConfirm+0x652>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014dec:	2311      	movs	r3, #17
 8014dee:	e21c      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014df0:	2303      	movs	r3, #3
 8014df2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014df4:	e20b      	b.n	801520e <LoRaMacMibSetRequestConfirm+0x652>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	685b      	ldr	r3, [r3, #4]
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d00b      	beq.n	8014e16 <LoRaMacMibSetRequestConfirm+0x25a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	685b      	ldr	r3, [r3, #4]
 8014e02:	4619      	mov	r1, r3
 8014e04:	2081      	movs	r0, #129	; 0x81
 8014e06:	f001 fef5 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014e0a:	4603      	mov	r3, r0
 8014e0c:	2b00      	cmp	r3, #0
 8014e0e:	f000 8200 	beq.w	8015212 <LoRaMacMibSetRequestConfirm+0x656>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014e12:	2311      	movs	r3, #17
 8014e14:	e209      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014e16:	2303      	movs	r3, #3
 8014e18:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014e1a:	e1fa      	b.n	8015212 <LoRaMacMibSetRequestConfirm+0x656>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	685b      	ldr	r3, [r3, #4]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d00b      	beq.n	8014e3c <LoRaMacMibSetRequestConfirm+0x280>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	685b      	ldr	r3, [r3, #4]
 8014e28:	4619      	mov	r1, r3
 8014e2a:	2082      	movs	r0, #130	; 0x82
 8014e2c:	f001 fee2 	bl	8016bf4 <LoRaMacCryptoSetKey>
 8014e30:	4603      	mov	r3, r0
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	f000 81ef 	beq.w	8015216 <LoRaMacMibSetRequestConfirm+0x65a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8014e38:	2311      	movs	r3, #17
 8014e3a:	e1f6      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014e3c:	2303      	movs	r3, #3
 8014e3e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014e40:	e1e9      	b.n	8015216 <LoRaMacMibSetRequestConfirm+0x65a>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	791a      	ldrb	r2, [r3, #4]
 8014e46:	4b18      	ldr	r3, [pc, #96]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014e48:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8014e4c:	4b17      	ldr	r3, [pc, #92]	; (8014eac <LoRaMacMibSetRequestConfirm+0x2f0>)
 8014e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014e50:	4a15      	ldr	r2, [pc, #84]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014e52:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 8014e56:	4610      	mov	r0, r2
 8014e58:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 8014e5a:	4b14      	ldr	r3, [pc, #80]	; (8014eac <LoRaMacMibSetRequestConfirm+0x2f0>)
 8014e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e5e:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8014e60:	e1e2      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	791a      	ldrb	r2, [r3, #4]
 8014e66:	4b10      	ldr	r3, [pc, #64]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014e68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            break;
 8014e6c:	e1dc      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	7a1b      	ldrb	r3, [r3, #8]
 8014e72:	b25b      	sxtb	r3, r3
 8014e74:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8014e76:	4b0c      	ldr	r3, [pc, #48]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014e78:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8014e7c:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8014e7e:	4b0a      	ldr	r3, [pc, #40]	; (8014ea8 <LoRaMacMibSetRequestConfirm+0x2ec>)
 8014e80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014e84:	f107 0108 	add.w	r1, r7, #8
 8014e88:	2207      	movs	r2, #7
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	f002 fcf5 	bl	801787a <RegionVerify>
 8014e90:	4603      	mov	r3, r0
 8014e92:	f083 0301 	eor.w	r3, r3, #1
 8014e96:	b2db      	uxtb	r3, r3
 8014e98:	2b00      	cmp	r3, #0
 8014e9a:	d009      	beq.n	8014eb0 <LoRaMacMibSetRequestConfirm+0x2f4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014e9c:	2303      	movs	r3, #3
 8014e9e:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 8014ea0:	e1c2      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
 8014ea2:	bf00      	nop
 8014ea4:	200033f0 	.word	0x200033f0
 8014ea8:	200038f8 	.word	0x200038f8
 8014eac:	08023310 	.word	0x08023310
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	685b      	ldr	r3, [r3, #4]
 8014eb4:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8014eb6:	4bb2      	ldr	r3, [pc, #712]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014eb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014ebc:	f107 0108 	add.w	r1, r7, #8
 8014ec0:	2200      	movs	r2, #0
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	f002 fcd9 	bl	801787a <RegionVerify>
 8014ec8:	4603      	mov	r3, r0
 8014eca:	f083 0301 	eor.w	r3, r3, #1
 8014ece:	b2db      	uxtb	r3, r3
 8014ed0:	2b00      	cmp	r3, #0
 8014ed2:	d002      	beq.n	8014eda <LoRaMacMibSetRequestConfirm+0x31e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014ed4:	2303      	movs	r3, #3
 8014ed6:	75fb      	strb	r3, [r7, #23]
            break;
 8014ed8:	e1a6      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8014eda:	4ba9      	ldr	r3, [pc, #676]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014edc:	687a      	ldr	r2, [r7, #4]
 8014ede:	3364      	adds	r3, #100	; 0x64
 8014ee0:	3204      	adds	r2, #4
 8014ee2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014ee6:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8014eea:	e19d      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	7a1b      	ldrb	r3, [r3, #8]
 8014ef0:	b25b      	sxtb	r3, r3
 8014ef2:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8014ef4:	4ba2      	ldr	r3, [pc, #648]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014ef6:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8014efa:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8014efc:	4ba0      	ldr	r3, [pc, #640]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014efe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014f02:	f107 0108 	add.w	r1, r7, #8
 8014f06:	2207      	movs	r2, #7
 8014f08:	4618      	mov	r0, r3
 8014f0a:	f002 fcb6 	bl	801787a <RegionVerify>
 8014f0e:	4603      	mov	r3, r0
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d008      	beq.n	8014f26 <LoRaMacMibSetRequestConfirm+0x36a>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8014f14:	4b9a      	ldr	r3, [pc, #616]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014f16:	687a      	ldr	r2, [r7, #4]
 8014f18:	33a4      	adds	r3, #164	; 0xa4
 8014f1a:	3204      	adds	r2, #4
 8014f1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014f20:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8014f24:	e180      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014f26:	2303      	movs	r3, #3
 8014f28:	75fb      	strb	r3, [r7, #23]
            break;
 8014f2a:	e17d      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	7a1b      	ldrb	r3, [r3, #8]
 8014f30:	b25b      	sxtb	r3, r3
 8014f32:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8014f34:	4b92      	ldr	r3, [pc, #584]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014f36:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8014f3a:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8014f3c:	4b90      	ldr	r3, [pc, #576]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014f42:	f107 0108 	add.w	r1, r7, #8
 8014f46:	2207      	movs	r2, #7
 8014f48:	4618      	mov	r0, r3
 8014f4a:	f002 fc96 	bl	801787a <RegionVerify>
 8014f4e:	4603      	mov	r3, r0
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	d019      	beq.n	8014f88 <LoRaMacMibSetRequestConfirm+0x3cc>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8014f54:	4b8a      	ldr	r3, [pc, #552]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014f56:	687a      	ldr	r2, [r7, #4]
 8014f58:	336c      	adds	r3, #108	; 0x6c
 8014f5a:	3204      	adds	r2, #4
 8014f5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014f60:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8014f64:	4b86      	ldr	r3, [pc, #536]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014f66:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8014f6a:	2b02      	cmp	r3, #2
 8014f6c:	f040 8155 	bne.w	801521a <LoRaMacMibSetRequestConfirm+0x65e>
 8014f70:	4b83      	ldr	r3, [pc, #524]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014f72:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	f000 814f 	beq.w	801521a <LoRaMacMibSetRequestConfirm+0x65e>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8014f7c:	4b81      	ldr	r3, [pc, #516]	; (8015184 <LoRaMacMibSetRequestConfirm+0x5c8>)
 8014f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f80:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8014f82:	f7fe fcd9 	bl	8013938 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8014f86:	e148      	b.n	801521a <LoRaMacMibSetRequestConfirm+0x65e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014f88:	2303      	movs	r3, #3
 8014f8a:	75fb      	strb	r3, [r7, #23]
            break;
 8014f8c:	e145      	b.n	801521a <LoRaMacMibSetRequestConfirm+0x65e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	7a1b      	ldrb	r3, [r3, #8]
 8014f92:	b25b      	sxtb	r3, r3
 8014f94:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8014f96:	4b7a      	ldr	r3, [pc, #488]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014f98:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8014f9c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8014f9e:	4b78      	ldr	r3, [pc, #480]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014fa0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014fa4:	f107 0108 	add.w	r1, r7, #8
 8014fa8:	2207      	movs	r2, #7
 8014faa:	4618      	mov	r0, r3
 8014fac:	f002 fc65 	bl	801787a <RegionVerify>
 8014fb0:	4603      	mov	r3, r0
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d008      	beq.n	8014fc8 <LoRaMacMibSetRequestConfirm+0x40c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8014fb6:	4b72      	ldr	r3, [pc, #456]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014fb8:	687a      	ldr	r2, [r7, #4]
 8014fba:	33ac      	adds	r3, #172	; 0xac
 8014fbc:	3204      	adds	r2, #4
 8014fbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014fc2:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8014fc6:	e12f      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014fc8:	2303      	movs	r3, #3
 8014fca:	75fb      	strb	r3, [r7, #23]
            break;
 8014fcc:	e12c      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	685b      	ldr	r3, [r3, #4]
 8014fd2:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8014fd4:	2301      	movs	r3, #1
 8014fd6:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8014fd8:	4b69      	ldr	r3, [pc, #420]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8014fda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8014fde:	f107 020c 	add.w	r2, r7, #12
 8014fe2:	4611      	mov	r1, r2
 8014fe4:	4618      	mov	r0, r3
 8014fe6:	f002 fc80 	bl	80178ea <RegionChanMaskSet>
 8014fea:	4603      	mov	r3, r0
 8014fec:	f083 0301 	eor.w	r3, r3, #1
 8014ff0:	b2db      	uxtb	r3, r3
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	f000 8113 	beq.w	801521e <LoRaMacMibSetRequestConfirm+0x662>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014ff8:	2303      	movs	r3, #3
 8014ffa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014ffc:	e10f      	b.n	801521e <LoRaMacMibSetRequestConfirm+0x662>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	685b      	ldr	r3, [r3, #4]
 8015002:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8015004:	2300      	movs	r3, #0
 8015006:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8015008:	4b5d      	ldr	r3, [pc, #372]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801500a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801500e:	f107 020c 	add.w	r2, r7, #12
 8015012:	4611      	mov	r1, r2
 8015014:	4618      	mov	r0, r3
 8015016:	f002 fc68 	bl	80178ea <RegionChanMaskSet>
 801501a:	4603      	mov	r3, r0
 801501c:	f083 0301 	eor.w	r3, r3, #1
 8015020:	b2db      	uxtb	r3, r3
 8015022:	2b00      	cmp	r3, #0
 8015024:	f000 80fd 	beq.w	8015222 <LoRaMacMibSetRequestConfirm+0x666>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8015028:	2303      	movs	r3, #3
 801502a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801502c:	e0f9      	b.n	8015222 <LoRaMacMibSetRequestConfirm+0x666>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	791b      	ldrb	r3, [r3, #4]
 8015032:	2b00      	cmp	r3, #0
 8015034:	d009      	beq.n	801504a <LoRaMacMibSetRequestConfirm+0x48e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801503a:	2b0f      	cmp	r3, #15
 801503c:	d805      	bhi.n	801504a <LoRaMacMibSetRequestConfirm+0x48e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	791a      	ldrb	r2, [r3, #4]
 8015042:	4b4f      	ldr	r3, [pc, #316]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015044:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8015048:	e0ee      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801504a:	2303      	movs	r3, #3
 801504c:	75fb      	strb	r3, [r7, #23]
            break;
 801504e:	e0eb      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	685b      	ldr	r3, [r3, #4]
 8015054:	4a4a      	ldr	r2, [pc, #296]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015056:	64d3      	str	r3, [r2, #76]	; 0x4c
            break;
 8015058:	e0e6      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	685b      	ldr	r3, [r3, #4]
 801505e:	4a48      	ldr	r2, [pc, #288]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015060:	6513      	str	r3, [r2, #80]	; 0x50
            break;
 8015062:	e0e1      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	685b      	ldr	r3, [r3, #4]
 8015068:	4a45      	ldr	r2, [pc, #276]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801506a:	6553      	str	r3, [r2, #84]	; 0x54
            break;
 801506c:	e0dc      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 801506e:	687b      	ldr	r3, [r7, #4]
 8015070:	685b      	ldr	r3, [r3, #4]
 8015072:	4a43      	ldr	r2, [pc, #268]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015074:	6593      	str	r3, [r2, #88]	; 0x58
            break;
 8015076:	e0d7      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	685b      	ldr	r3, [r3, #4]
 801507c:	4a40      	ldr	r2, [pc, #256]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801507e:	65d3      	str	r3, [r2, #92]	; 0x5c
            break;
 8015080:	e0d2      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015088:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 801508a:	4b3d      	ldr	r3, [pc, #244]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801508c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8015090:	f107 0108 	add.w	r1, r7, #8
 8015094:	2206      	movs	r2, #6
 8015096:	4618      	mov	r0, r3
 8015098:	f002 fbef 	bl	801787a <RegionVerify>
 801509c:	4603      	mov	r3, r0
 801509e:	2b00      	cmp	r3, #0
 80150a0:	d005      	beq.n	80150ae <LoRaMacMibSetRequestConfirm+0x4f2>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 80150a2:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80150a6:	4b36      	ldr	r3, [pc, #216]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80150a8:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80150ac:	e0bc      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80150ae:	2303      	movs	r3, #3
 80150b0:	75fb      	strb	r3, [r7, #23]
            break;
 80150b2:	e0b9      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80150ba:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80150bc:	4b30      	ldr	r3, [pc, #192]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80150be:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80150c2:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80150c4:	4b2e      	ldr	r3, [pc, #184]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80150c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80150ca:	f107 0108 	add.w	r1, r7, #8
 80150ce:	2205      	movs	r2, #5
 80150d0:	4618      	mov	r0, r3
 80150d2:	f002 fbd2 	bl	801787a <RegionVerify>
 80150d6:	4603      	mov	r3, r0
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d005      	beq.n	80150e8 <LoRaMacMibSetRequestConfirm+0x52c>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80150dc:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80150e0:	4b27      	ldr	r3, [pc, #156]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80150e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80150e6:	e09f      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80150e8:	2303      	movs	r3, #3
 80150ea:	75fb      	strb	r3, [r7, #23]
            break;
 80150ec:	e09c      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80150f4:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 80150f6:	4b22      	ldr	r3, [pc, #136]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80150f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80150fc:	f107 0108 	add.w	r1, r7, #8
 8015100:	220a      	movs	r2, #10
 8015102:	4618      	mov	r0, r3
 8015104:	f002 fbb9 	bl	801787a <RegionVerify>
 8015108:	4603      	mov	r3, r0
 801510a:	2b00      	cmp	r3, #0
 801510c:	d005      	beq.n	801511a <LoRaMacMibSetRequestConfirm+0x55e>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 801510e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8015112:	4b1b      	ldr	r3, [pc, #108]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015114:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8015118:	e086      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801511a:	2303      	movs	r3, #3
 801511c:	75fb      	strb	r3, [r7, #23]
            break;
 801511e:	e083      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015126:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8015128:	4b15      	ldr	r3, [pc, #84]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801512a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801512e:	f107 0108 	add.w	r1, r7, #8
 8015132:	2209      	movs	r2, #9
 8015134:	4618      	mov	r0, r3
 8015136:	f002 fba0 	bl	801787a <RegionVerify>
 801513a:	4603      	mov	r3, r0
 801513c:	2b00      	cmp	r3, #0
 801513e:	d005      	beq.n	801514c <LoRaMacMibSetRequestConfirm+0x590>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8015140:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8015144:	4b0e      	ldr	r3, [pc, #56]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015146:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801514a:	e06d      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801514c:	2303      	movs	r3, #3
 801514e:	75fb      	strb	r3, [r7, #23]
            break;
 8015150:	e06a      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	685b      	ldr	r3, [r3, #4]
 8015156:	4a0a      	ldr	r2, [pc, #40]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015158:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 801515c:	4b08      	ldr	r3, [pc, #32]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801515e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015162:	4a07      	ldr	r2, [pc, #28]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015164:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 8015166:	e05f      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	791a      	ldrb	r2, [r3, #4]
 801516c:	4b04      	ldr	r3, [pc, #16]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801516e:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8015172:	4b03      	ldr	r3, [pc, #12]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8015174:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8015178:	4b01      	ldr	r3, [pc, #4]	; (8015180 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801517a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            break;
 801517e:	e053      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
 8015180:	200038f8 	.word	0x200038f8
 8015184:	08023310 	.word	0x08023310
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	685b      	ldr	r3, [r3, #4]
 801518c:	4a29      	ldr	r2, [pc, #164]	; (8015234 <LoRaMacMibSetRequestConfirm+0x678>)
 801518e:	67d3      	str	r3, [r2, #124]	; 0x7c
            break;
 8015190:	e04a      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	685b      	ldr	r3, [r3, #4]
 8015196:	4a27      	ldr	r2, [pc, #156]	; (8015234 <LoRaMacMibSetRequestConfirm+0x678>)
 8015198:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
            break;
 801519c:	e044      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	685b      	ldr	r3, [r3, #4]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d007      	beq.n	80151b6 <LoRaMacMibSetRequestConfirm+0x5fa>
            {
                status = RestoreNvmData( mibSet->Param.Contexts );
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	685b      	ldr	r3, [r3, #4]
 80151aa:	4618      	mov	r0, r3
 80151ac:	f7fe fe22 	bl	8013df4 <RestoreNvmData>
 80151b0:	4603      	mov	r3, r0
 80151b2:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80151b4:	e038      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80151b6:	2303      	movs	r3, #3
 80151b8:	75fb      	strb	r3, [r7, #23]
            break;
 80151ba:	e035      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	799b      	ldrb	r3, [r3, #6]
 80151c0:	2b01      	cmp	r3, #1
 80151c2:	d80d      	bhi.n	80151e0 <LoRaMacMibSetRequestConfirm+0x624>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 80151c4:	4a1b      	ldr	r2, [pc, #108]	; (8015234 <LoRaMacMibSetRequestConfirm+0x678>)
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	685b      	ldr	r3, [r3, #4]
 80151ca:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	6858      	ldr	r0, [r3, #4]
 80151d2:	f001 fc49 	bl	8016a68 <LoRaMacCryptoSetLrWanVersion>
 80151d6:	4603      	mov	r3, r0
 80151d8:	2b00      	cmp	r3, #0
 80151da:	d024      	beq.n	8015226 <LoRaMacMibSetRequestConfirm+0x66a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80151dc:	2311      	movs	r3, #17
 80151de:	e024      	b.n	801522a <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80151e0:	2303      	movs	r3, #3
 80151e2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80151e4:	e01f      	b.n	8015226 <LoRaMacMibSetRequestConfirm+0x66a>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80151e6:	6878      	ldr	r0, [r7, #4]
 80151e8:	f000 fbe4 	bl	80159b4 <LoRaMacMibClassBSetRequestConfirm>
 80151ec:	4603      	mov	r3, r0
 80151ee:	75fb      	strb	r3, [r7, #23]
            break;
 80151f0:	e01a      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80151f2:	bf00      	nop
 80151f4:	e018      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80151f6:	bf00      	nop
 80151f8:	e016      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80151fa:	bf00      	nop
 80151fc:	e014      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 80151fe:	bf00      	nop
 8015200:	e012      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8015202:	bf00      	nop
 8015204:	e010      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8015206:	bf00      	nop
 8015208:	e00e      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 801520a:	bf00      	nop
 801520c:	e00c      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 801520e:	bf00      	nop
 8015210:	e00a      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8015212:	bf00      	nop
 8015214:	e008      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8015216:	bf00      	nop
 8015218:	e006      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 801521a:	bf00      	nop
 801521c:	e004      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 801521e:	bf00      	nop
 8015220:	e002      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8015222:	bf00      	nop
 8015224:	e000      	b.n	8015228 <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8015226:	bf00      	nop
        }
    }
    return status;
 8015228:	7dfb      	ldrb	r3, [r7, #23]
}
 801522a:	4618      	mov	r0, r3
 801522c:	3718      	adds	r7, #24
 801522e:	46bd      	mov	sp, r7
 8015230:	bd80      	pop	{r7, pc}
 8015232:	bf00      	nop
 8015234:	200038f8 	.word	0x200038f8

08015238 <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8015238:	b580      	push	{r7, lr}
 801523a:	b086      	sub	sp, #24
 801523c:	af00      	add	r7, sp, #0
 801523e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8015240:	2302      	movs	r3, #2
 8015242:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8015244:	2300      	movs	r3, #0
 8015246:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	2b00      	cmp	r3, #0
 801524c:	d101      	bne.n	8015252 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801524e:	2303      	movs	r3, #3
 8015250:	e127      	b.n	80154a2 <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacIsBusy( ) == true )
 8015252:	f7fc fd23 	bl	8011c9c <LoRaMacIsBusy>
 8015256:	4603      	mov	r3, r0
 8015258:	2b00      	cmp	r3, #0
 801525a:	d001      	beq.n	8015260 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801525c:	2301      	movs	r3, #1
 801525e:	e120      	b.n	80154a2 <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8015260:	f001 f8a6 	bl	80163b0 <LoRaMacConfirmQueueIsFull>
 8015264:	4603      	mov	r3, r0
 8015266:	2b00      	cmp	r3, #0
 8015268:	d001      	beq.n	801526e <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 801526a:	2301      	movs	r3, #1
 801526c:	e119      	b.n	80154a2 <LoRaMacMlmeRequest+0x26a>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801526e:	f001 f893 	bl	8016398 <LoRaMacConfirmQueueGetCnt>
 8015272:	4603      	mov	r3, r0
 8015274:	2b00      	cmp	r3, #0
 8015276:	d104      	bne.n	8015282 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8015278:	2214      	movs	r2, #20
 801527a:	2100      	movs	r1, #0
 801527c:	488b      	ldr	r0, [pc, #556]	; (80154ac <LoRaMacMlmeRequest+0x274>)
 801527e:	f006 f9b5 	bl	801b5ec <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8015282:	4b8b      	ldr	r3, [pc, #556]	; (80154b0 <LoRaMacMlmeRequest+0x278>)
 8015284:	2201      	movs	r2, #1
 8015286:	f883 244d 	strb.w	r2, [r3, #1101]	; 0x44d

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801528a:	4a89      	ldr	r2, [pc, #548]	; (80154b0 <LoRaMacMlmeRequest+0x278>)
 801528c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8015290:	f043 0304 	orr.w	r3, r3, #4
 8015294:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	781b      	ldrb	r3, [r3, #0]
 801529c:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801529e:	2301      	movs	r3, #1
 80152a0:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 80152a2:	2300      	movs	r3, #0
 80152a4:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	781b      	ldrb	r3, [r3, #0]
 80152aa:	3b01      	subs	r3, #1
 80152ac:	2b0d      	cmp	r3, #13
 80152ae:	f200 80ce 	bhi.w	801544e <LoRaMacMlmeRequest+0x216>
 80152b2:	a201      	add	r2, pc, #4	; (adr r2, 80152b8 <LoRaMacMlmeRequest+0x80>)
 80152b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80152b8:	080152f1 	.word	0x080152f1
 80152bc:	0801544f 	.word	0x0801544f
 80152c0:	0801544f 	.word	0x0801544f
 80152c4:	0801535b 	.word	0x0801535b
 80152c8:	08015379 	.word	0x08015379
 80152cc:	08015389 	.word	0x08015389
 80152d0:	0801544f 	.word	0x0801544f
 80152d4:	0801544f 	.word	0x0801544f
 80152d8:	0801544f 	.word	0x0801544f
 80152dc:	080153a5 	.word	0x080153a5
 80152e0:	0801544f 	.word	0x0801544f
 80152e4:	08015423 	.word	0x08015423
 80152e8:	080153c3 	.word	0x080153c3
 80152ec:	08015405 	.word	0x08015405
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 80152f0:	4b6f      	ldr	r3, [pc, #444]	; (80154b0 <LoRaMacMlmeRequest+0x278>)
 80152f2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80152f6:	f003 0320 	and.w	r3, r3, #32
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	d001      	beq.n	8015302 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 80152fe:	2301      	movs	r3, #1
 8015300:	e0cf      	b.n	80154a2 <LoRaMacMlmeRequest+0x26a>
            }

            ResetMacParameters( );
 8015302:	f7fe f9fd 	bl	8013700 <ResetMacParameters>

            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8015306:	4b6b      	ldr	r3, [pc, #428]	; (80154b4 <LoRaMacMlmeRequest+0x27c>)
 8015308:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	791b      	ldrb	r3, [r3, #4]
 8015310:	b25b      	sxtb	r3, r3
 8015312:	2200      	movs	r2, #0
 8015314:	4619      	mov	r1, r3
 8015316:	f002 fbf8 	bl	8017b0a <RegionAlternateDr>
 801531a:	4603      	mov	r3, r0
 801531c:	461a      	mov	r2, r3
 801531e:	4b65      	ldr	r3, [pc, #404]	; (80154b4 <LoRaMacMlmeRequest+0x27c>)
 8015320:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8015324:	2307      	movs	r3, #7
 8015326:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8015328:	20ff      	movs	r0, #255	; 0xff
 801532a:	f7fd ff61 	bl	80131f0 <SendReJoinReq>
 801532e:	4603      	mov	r3, r0
 8015330:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8015332:	7dfb      	ldrb	r3, [r7, #23]
 8015334:	2b00      	cmp	r3, #0
 8015336:	f000 808c 	beq.w	8015452 <LoRaMacMlmeRequest+0x21a>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801533a:	4b5e      	ldr	r3, [pc, #376]	; (80154b4 <LoRaMacMlmeRequest+0x27c>)
 801533c:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	791b      	ldrb	r3, [r3, #4]
 8015344:	b25b      	sxtb	r3, r3
 8015346:	2201      	movs	r2, #1
 8015348:	4619      	mov	r1, r3
 801534a:	f002 fbde 	bl	8017b0a <RegionAlternateDr>
 801534e:	4603      	mov	r3, r0
 8015350:	461a      	mov	r2, r3
 8015352:	4b58      	ldr	r3, [pc, #352]	; (80154b4 <LoRaMacMlmeRequest+0x27c>)
 8015354:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            break;
 8015358:	e07b      	b.n	8015452 <LoRaMacMlmeRequest+0x21a>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801535a:	2300      	movs	r3, #0
 801535c:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801535e:	f107 030c 	add.w	r3, r7, #12
 8015362:	2200      	movs	r2, #0
 8015364:	4619      	mov	r1, r3
 8015366:	2002      	movs	r0, #2
 8015368:	f000 fc88 	bl	8015c7c <LoRaMacCommandsAddCmd>
 801536c:	4603      	mov	r3, r0
 801536e:	2b00      	cmp	r3, #0
 8015370:	d071      	beq.n	8015456 <LoRaMacMlmeRequest+0x21e>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015372:	2313      	movs	r3, #19
 8015374:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015376:	e06e      	b.n	8015456 <LoRaMacMlmeRequest+0x21e>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	889b      	ldrh	r3, [r3, #4]
 801537c:	4618      	mov	r0, r3
 801537e:	f7fe fcdb 	bl	8013d38 <SetTxContinuousWave>
 8015382:	4603      	mov	r3, r0
 8015384:	75fb      	strb	r3, [r7, #23]
            break;
 8015386:	e06d      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	8898      	ldrh	r0, [r3, #4]
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	6899      	ldr	r1, [r3, #8]
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8015396:	b2db      	uxtb	r3, r3
 8015398:	461a      	mov	r2, r3
 801539a:	f7fe fd01 	bl	8013da0 <SetTxContinuousWave1>
 801539e:	4603      	mov	r3, r0
 80153a0:	75fb      	strb	r3, [r7, #23]
            break;
 80153a2:	e05f      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80153a4:	2300      	movs	r3, #0
 80153a6:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80153a8:	f107 030c 	add.w	r3, r7, #12
 80153ac:	2200      	movs	r2, #0
 80153ae:	4619      	mov	r1, r3
 80153b0:	200d      	movs	r0, #13
 80153b2:	f000 fc63 	bl	8015c7c <LoRaMacCommandsAddCmd>
 80153b6:	4603      	mov	r3, r0
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d04e      	beq.n	801545a <LoRaMacMlmeRequest+0x222>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80153bc:	2313      	movs	r3, #19
 80153be:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80153c0:	e04b      	b.n	801545a <LoRaMacMlmeRequest+0x222>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 80153c2:	4b3c      	ldr	r3, [pc, #240]	; (80154b4 <LoRaMacMlmeRequest+0x27c>)
 80153c4:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d148      	bne.n	801545e <LoRaMacMlmeRequest+0x226>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	791b      	ldrb	r3, [r3, #4]
 80153d0:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	791b      	ldrb	r3, [r3, #4]
 80153d6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80153da:	b2db      	uxtb	r3, r3
 80153dc:	4618      	mov	r0, r3
 80153de:	f000 fabe 	bl	801595e <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80153e2:	7dbb      	ldrb	r3, [r7, #22]
 80153e4:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 80153e6:	2300      	movs	r3, #0
 80153e8:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80153ea:	f107 030c 	add.w	r3, r7, #12
 80153ee:	2201      	movs	r2, #1
 80153f0:	4619      	mov	r1, r3
 80153f2:	2010      	movs	r0, #16
 80153f4:	f000 fc42 	bl	8015c7c <LoRaMacCommandsAddCmd>
 80153f8:	4603      	mov	r3, r0
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d02f      	beq.n	801545e <LoRaMacMlmeRequest+0x226>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80153fe:	2313      	movs	r3, #19
 8015400:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8015402:	e02c      	b.n	801545e <LoRaMacMlmeRequest+0x226>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8015404:	2300      	movs	r3, #0
 8015406:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8015408:	f107 030c 	add.w	r3, r7, #12
 801540c:	2200      	movs	r2, #0
 801540e:	4619      	mov	r1, r3
 8015410:	2012      	movs	r0, #18
 8015412:	f000 fc33 	bl	8015c7c <LoRaMacCommandsAddCmd>
 8015416:	4603      	mov	r3, r0
 8015418:	2b00      	cmp	r3, #0
 801541a:	d022      	beq.n	8015462 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801541c:	2313      	movs	r3, #19
 801541e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8015420:	e01f      	b.n	8015462 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8015422:	2301      	movs	r3, #1
 8015424:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8015426:	f000 fa50 	bl	80158ca <LoRaMacClassBIsAcquisitionInProgress>
 801542a:	4603      	mov	r3, r0
 801542c:	f083 0301 	eor.w	r3, r3, #1
 8015430:	b2db      	uxtb	r3, r3
 8015432:	2b00      	cmp	r3, #0
 8015434:	d008      	beq.n	8015448 <LoRaMacMlmeRequest+0x210>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8015436:	2000      	movs	r0, #0
 8015438:	f000 fa29 	bl	801588e <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 801543c:	2000      	movs	r0, #0
 801543e:	f000 fa4b 	bl	80158d8 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8015442:	2300      	movs	r3, #0
 8015444:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8015446:	e00d      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
                status = LORAMAC_STATUS_BUSY;
 8015448:	2301      	movs	r3, #1
 801544a:	75fb      	strb	r3, [r7, #23]
            break;
 801544c:	e00a      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
        }
        default:
            break;
 801544e:	bf00      	nop
 8015450:	e008      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
            break;
 8015452:	bf00      	nop
 8015454:	e006      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
            break;
 8015456:	bf00      	nop
 8015458:	e004      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
            break;
 801545a:	bf00      	nop
 801545c:	e002      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
            break;
 801545e:	bf00      	nop
 8015460:	e000      	b.n	8015464 <LoRaMacMlmeRequest+0x22c>
            break;
 8015462:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8015464:	4b12      	ldr	r3, [pc, #72]	; (80154b0 <LoRaMacMlmeRequest+0x278>)
 8015466:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 801546e:	7dfb      	ldrb	r3, [r7, #23]
 8015470:	2b00      	cmp	r3, #0
 8015472:	d010      	beq.n	8015496 <LoRaMacMlmeRequest+0x25e>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8015474:	f000 ff90 	bl	8016398 <LoRaMacConfirmQueueGetCnt>
 8015478:	4603      	mov	r3, r0
 801547a:	2b00      	cmp	r3, #0
 801547c:	d110      	bne.n	80154a0 <LoRaMacMlmeRequest+0x268>
        {
            MacCtx.NodeAckRequested = false;
 801547e:	4b0c      	ldr	r3, [pc, #48]	; (80154b0 <LoRaMacMlmeRequest+0x278>)
 8015480:	2200      	movs	r2, #0
 8015482:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8015486:	4a0a      	ldr	r2, [pc, #40]	; (80154b0 <LoRaMacMlmeRequest+0x278>)
 8015488:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801548c:	f36f 0382 	bfc	r3, #2, #1
 8015490:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8015494:	e004      	b.n	80154a0 <LoRaMacMlmeRequest+0x268>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8015496:	f107 0310 	add.w	r3, r7, #16
 801549a:	4618      	mov	r0, r3
 801549c:	f000 fe2e 	bl	80160fc <LoRaMacConfirmQueueAdd>
    }
    return status;
 80154a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80154a2:	4618      	mov	r0, r3
 80154a4:	3718      	adds	r7, #24
 80154a6:	46bd      	mov	sp, r7
 80154a8:	bd80      	pop	{r7, pc}
 80154aa:	bf00      	nop
 80154ac:	2000383c 	.word	0x2000383c
 80154b0:	200033f0 	.word	0x200033f0
 80154b4:	200038f8 	.word	0x200038f8

080154b8 <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 80154b8:	b580      	push	{r7, lr}
 80154ba:	b08c      	sub	sp, #48	; 0x30
 80154bc:	af02      	add	r7, sp, #8
 80154be:	6078      	str	r0, [r7, #4]
 80154c0:	460b      	mov	r3, r1
 80154c2:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80154c4:	2302      	movs	r3, #2
 80154c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80154ca:	2300      	movs	r3, #0
 80154cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 80154d0:	2300      	movs	r3, #0
 80154d2:	623b      	str	r3, [r7, #32]
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80154d4:	2300      	movs	r3, #0
 80154d6:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 80154d8:	2300      	movs	r3, #0
 80154da:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d101      	bne.n	80154e6 <LoRaMacMcpsRequest+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80154e2:	2303      	movs	r3, #3
 80154e4:	e0d4      	b.n	8015690 <LoRaMacMcpsRequest+0x1d8>
    }
    if( LoRaMacIsBusy( ) == true )
 80154e6:	f7fc fbd9 	bl	8011c9c <LoRaMacIsBusy>
 80154ea:	4603      	mov	r3, r0
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d001      	beq.n	80154f4 <LoRaMacMcpsRequest+0x3c>
    {
        return LORAMAC_STATUS_BUSY;
 80154f0:	2301      	movs	r3, #1
 80154f2:	e0cd      	b.n	8015690 <LoRaMacMcpsRequest+0x1d8>
    }

    macHdr.Value = 0;
 80154f4:	2300      	movs	r3, #0
 80154f6:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 80154f8:	2214      	movs	r2, #20
 80154fa:	2100      	movs	r1, #0
 80154fc:	4866      	ldr	r0, [pc, #408]	; (8015698 <LoRaMacMcpsRequest+0x1e0>)
 80154fe:	f006 f875 	bl	801b5ec <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8015502:	4b66      	ldr	r3, [pc, #408]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 8015504:	2201      	movs	r2, #1
 8015506:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 801550a:	4b64      	ldr	r3, [pc, #400]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 801550c:	2201      	movs	r2, #1
 801550e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	781b      	ldrb	r3, [r3, #0]
 8015516:	2b03      	cmp	r3, #3
 8015518:	d03d      	beq.n	8015596 <LoRaMacMcpsRequest+0xde>
 801551a:	2b03      	cmp	r3, #3
 801551c:	dc4f      	bgt.n	80155be <LoRaMacMcpsRequest+0x106>
 801551e:	2b00      	cmp	r3, #0
 8015520:	d002      	beq.n	8015528 <LoRaMacMcpsRequest+0x70>
 8015522:	2b01      	cmp	r3, #1
 8015524:	d019      	beq.n	801555a <LoRaMacMcpsRequest+0xa2>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8015526:	e04a      	b.n	80155be <LoRaMacMcpsRequest+0x106>
            readyToSend = true;
 8015528:	2301      	movs	r3, #1
 801552a:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801552c:	4b5b      	ldr	r3, [pc, #364]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 801552e:	2201      	movs	r2, #1
 8015530:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8015534:	7b3b      	ldrb	r3, [r7, #12]
 8015536:	2202      	movs	r2, #2
 8015538:	f362 1347 	bfi	r3, r2, #5, #3
 801553c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	791b      	ldrb	r3, [r3, #4]
 8015542:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8015546:	687b      	ldr	r3, [r7, #4]
 8015548:	689b      	ldr	r3, [r3, #8]
 801554a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	899b      	ldrh	r3, [r3, #12]
 8015550:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	7b9b      	ldrb	r3, [r3, #14]
 8015556:	777b      	strb	r3, [r7, #29]
            break;
 8015558:	e032      	b.n	80155c0 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 801555a:	2301      	movs	r3, #1
 801555c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	7bdb      	ldrb	r3, [r3, #15]
 8015562:	2b08      	cmp	r3, #8
 8015564:	bf28      	it	cs
 8015566:	2308      	movcs	r3, #8
 8015568:	b2da      	uxtb	r2, r3
 801556a:	4b4c      	ldr	r3, [pc, #304]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 801556c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8015570:	7b3b      	ldrb	r3, [r7, #12]
 8015572:	2204      	movs	r2, #4
 8015574:	f362 1347 	bfi	r3, r2, #5, #3
 8015578:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	791b      	ldrb	r3, [r3, #4]
 801557e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	689b      	ldr	r3, [r3, #8]
 8015586:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	899b      	ldrh	r3, [r3, #12]
 801558c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	7b9b      	ldrb	r3, [r3, #14]
 8015592:	777b      	strb	r3, [r7, #29]
            break;
 8015594:	e014      	b.n	80155c0 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8015596:	2301      	movs	r3, #1
 8015598:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801559a:	4b40      	ldr	r3, [pc, #256]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 801559c:	2201      	movs	r2, #1
 801559e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80155a2:	7b3b      	ldrb	r3, [r7, #12]
 80155a4:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80155a8:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	685b      	ldr	r3, [r3, #4]
 80155ae:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 80155b0:	687b      	ldr	r3, [r7, #4]
 80155b2:	891b      	ldrh	r3, [r3, #8]
 80155b4:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	7a9b      	ldrb	r3, [r3, #10]
 80155ba:	777b      	strb	r3, [r7, #29]
            break;
 80155bc:	e000      	b.n	80155c0 <LoRaMacMcpsRequest+0x108>
            break;
 80155be:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80155c0:	2302      	movs	r3, #2
 80155c2:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80155c4:	4b36      	ldr	r3, [pc, #216]	; (80156a0 <LoRaMacMcpsRequest+0x1e8>)
 80155c6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80155ca:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80155cc:	4b34      	ldr	r3, [pc, #208]	; (80156a0 <LoRaMacMcpsRequest+0x1e8>)
 80155ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80155d2:	f107 0214 	add.w	r2, r7, #20
 80155d6:	4611      	mov	r1, r2
 80155d8:	4618      	mov	r0, r3
 80155da:	f002 f900 	bl	80177de <RegionGetPhyParam>
 80155de:	4603      	mov	r3, r0
 80155e0:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80155e2:	693b      	ldr	r3, [r7, #16]
 80155e4:	b25b      	sxtb	r3, r3
 80155e6:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80155ea:	4293      	cmp	r3, r2
 80155ec:	bfb8      	it	lt
 80155ee:	4613      	movlt	r3, r2
 80155f0:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 80155f2:	7f3b      	ldrb	r3, [r7, #28]
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d044      	beq.n	8015682 <LoRaMacMcpsRequest+0x1ca>
    {
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 80155f8:	4b29      	ldr	r3, [pc, #164]	; (80156a0 <LoRaMacMcpsRequest+0x1e8>)
 80155fa:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80155fe:	f083 0301 	eor.w	r3, r3, #1
 8015602:	b2db      	uxtb	r3, r3
 8015604:	2b00      	cmp	r3, #0
 8015606:	d019      	beq.n	801563c <LoRaMacMcpsRequest+0x184>
        {
            verify.DatarateParams.Datarate = datarate;
 8015608:	7f7b      	ldrb	r3, [r7, #29]
 801560a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801560c:	4b24      	ldr	r3, [pc, #144]	; (80156a0 <LoRaMacMcpsRequest+0x1e8>)
 801560e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8015612:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8015614:	4b22      	ldr	r3, [pc, #136]	; (80156a0 <LoRaMacMcpsRequest+0x1e8>)
 8015616:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801561a:	f107 0108 	add.w	r1, r7, #8
 801561e:	2205      	movs	r2, #5
 8015620:	4618      	mov	r0, r3
 8015622:	f002 f92a 	bl	801787a <RegionVerify>
 8015626:	4603      	mov	r3, r0
 8015628:	2b00      	cmp	r3, #0
 801562a:	d005      	beq.n	8015638 <LoRaMacMcpsRequest+0x180>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 801562c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8015630:	4b1b      	ldr	r3, [pc, #108]	; (80156a0 <LoRaMacMcpsRequest+0x1e8>)
 8015632:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8015636:	e001      	b.n	801563c <LoRaMacMcpsRequest+0x184>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8015638:	2303      	movs	r3, #3
 801563a:	e029      	b.n	8015690 <LoRaMacMcpsRequest+0x1d8>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 801563c:	8bfa      	ldrh	r2, [r7, #30]
 801563e:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8015642:	f107 000c 	add.w	r0, r7, #12
 8015646:	78fb      	ldrb	r3, [r7, #3]
 8015648:	9300      	str	r3, [sp, #0]
 801564a:	4613      	mov	r3, r2
 801564c:	6a3a      	ldr	r2, [r7, #32]
 801564e:	f7fd fcef 	bl	8013030 <Send>
 8015652:	4603      	mov	r3, r0
 8015654:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8015658:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801565c:	2b00      	cmp	r3, #0
 801565e:	d10c      	bne.n	801567a <LoRaMacMcpsRequest+0x1c2>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	781a      	ldrb	r2, [r3, #0]
 8015664:	4b0d      	ldr	r3, [pc, #52]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 8015666:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
            MacCtx.MacFlags.Bits.McpsReq = 1;
 801566a:	4a0c      	ldr	r2, [pc, #48]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 801566c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8015670:	f043 0301 	orr.w	r3, r3, #1
 8015674:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8015678:	e003      	b.n	8015682 <LoRaMacMcpsRequest+0x1ca>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 801567a:	4b08      	ldr	r3, [pc, #32]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 801567c:	2200      	movs	r2, #0
 801567e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8015682:	4b06      	ldr	r3, [pc, #24]	; (801569c <LoRaMacMcpsRequest+0x1e4>)
 8015684:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	611a      	str	r2, [r3, #16]

    return status;
 801568c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8015690:	4618      	mov	r0, r3
 8015692:	3728      	adds	r7, #40	; 0x28
 8015694:	46bd      	mov	sp, r7
 8015696:	bd80      	pop	{r7, pc}
 8015698:	20003828 	.word	0x20003828
 801569c:	200033f0 	.word	0x200033f0
 80156a0:	200038f8 	.word	0x200038f8

080156a4 <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 80156a4:	b580      	push	{r7, lr}
 80156a6:	b084      	sub	sp, #16
 80156a8:	af00      	add	r7, sp, #0
 80156aa:	4603      	mov	r3, r0
 80156ac:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 80156ae:	79fb      	ldrb	r3, [r7, #7]
 80156b0:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 80156b2:	4b0a      	ldr	r3, [pc, #40]	; (80156dc <LoRaMacTestSetDutyCycleOn+0x38>)
 80156b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80156b8:	f107 010c 	add.w	r1, r7, #12
 80156bc:	220f      	movs	r2, #15
 80156be:	4618      	mov	r0, r3
 80156c0:	f002 f8db 	bl	801787a <RegionVerify>
 80156c4:	4603      	mov	r3, r0
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d003      	beq.n	80156d2 <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 80156ca:	4a04      	ldr	r2, [pc, #16]	; (80156dc <LoRaMacTestSetDutyCycleOn+0x38>)
 80156cc:	79fb      	ldrb	r3, [r7, #7]
 80156ce:	f882 3100 	strb.w	r3, [r2, #256]	; 0x100
    }
}
 80156d2:	bf00      	nop
 80156d4:	3710      	adds	r7, #16
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bd80      	pop	{r7, pc}
 80156da:	bf00      	nop
 80156dc:	200038f8 	.word	0x200038f8

080156e0 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80156e0:	b580      	push	{r7, lr}
 80156e2:	b08c      	sub	sp, #48	; 0x30
 80156e4:	af00      	add	r7, sp, #0
 80156e6:	60f8      	str	r0, [r7, #12]
 80156e8:	60b9      	str	r1, [r7, #8]
 80156ea:	607a      	str	r2, [r7, #4]
 80156ec:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80156ee:	2300      	movs	r3, #0
 80156f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = adrNext->Datarate;
 80156f4:	68fb      	ldr	r3, [r7, #12]
 80156f6:	7c1b      	ldrb	r3, [r3, #16]
 80156f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = adrNext->TxPower;
 80156fc:	68fb      	ldr	r3, [r7, #12]
 80156fe:	7c5b      	ldrb	r3, [r3, #17]
 8015700:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8015704:	68fb      	ldr	r3, [r7, #12]
 8015706:	689a      	ldr	r2, [r3, #8]
 8015708:	683b      	ldr	r3, [r7, #0]
 801570a:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 801570c:	68fb      	ldr	r3, [r7, #12]
 801570e:	795b      	ldrb	r3, [r3, #5]
 8015710:	2b00      	cmp	r3, #0
 8015712:	f000 808b 	beq.w	801582c <CalcNextV10X+0x14c>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8015716:	2302      	movs	r3, #2
 8015718:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801571c:	68fb      	ldr	r3, [r7, #12]
 801571e:	7c9b      	ldrb	r3, [r3, #18]
 8015720:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8015724:	68fb      	ldr	r3, [r7, #12]
 8015726:	7cdb      	ldrb	r3, [r3, #19]
 8015728:	f107 0224 	add.w	r2, r7, #36	; 0x24
 801572c:	4611      	mov	r1, r2
 801572e:	4618      	mov	r0, r3
 8015730:	f002 f855 	bl	80177de <RegionGetPhyParam>
 8015734:	4603      	mov	r3, r0
 8015736:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8015738:	6a3b      	ldr	r3, [r7, #32]
 801573a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        datarate = MAX( datarate, minTxDatarate );
 801573e:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 8015742:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8015746:	4293      	cmp	r3, r2
 8015748:	bfb8      	it	lt
 801574a:	4613      	movlt	r3, r2
 801574c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        if( datarate == minTxDatarate )
 8015750:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8015754:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8015758:	429a      	cmp	r2, r3
 801575a:	d106      	bne.n	801576a <CalcNextV10X+0x8a>
        {
            *adrAckCounter = 0;
 801575c:	683b      	ldr	r3, [r7, #0]
 801575e:	2200      	movs	r2, #0
 8015760:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8015762:	2300      	movs	r3, #0
 8015764:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8015768:	e060      	b.n	801582c <CalcNextV10X+0x14c>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	689b      	ldr	r3, [r3, #8]
 801576e:	68fa      	ldr	r2, [r7, #12]
 8015770:	8992      	ldrh	r2, [r2, #12]
 8015772:	4293      	cmp	r3, r2
 8015774:	d303      	bcc.n	801577e <CalcNextV10X+0x9e>
            {
                adrAckReq = true;
 8015776:	2301      	movs	r3, #1
 8015778:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801577c:	e002      	b.n	8015784 <CalcNextV10X+0xa4>
            }
            else
            {
                adrAckReq = false;
 801577e:	2300      	movs	r3, #0
 8015780:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8015784:	68fb      	ldr	r3, [r7, #12]
 8015786:	689b      	ldr	r3, [r3, #8]
 8015788:	68fa      	ldr	r2, [r7, #12]
 801578a:	8992      	ldrh	r2, [r2, #12]
 801578c:	4611      	mov	r1, r2
 801578e:	68fa      	ldr	r2, [r7, #12]
 8015790:	89d2      	ldrh	r2, [r2, #14]
 8015792:	440a      	add	r2, r1
 8015794:	4293      	cmp	r3, r2
 8015796:	d349      	bcc.n	801582c <CalcNextV10X+0x14c>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8015798:	2308      	movs	r3, #8
 801579a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801579e:	68fb      	ldr	r3, [r7, #12]
 80157a0:	7cdb      	ldrb	r3, [r3, #19]
 80157a2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80157a6:	4611      	mov	r1, r2
 80157a8:	4618      	mov	r0, r3
 80157aa:	f002 f818 	bl	80177de <RegionGetPhyParam>
 80157ae:	4603      	mov	r3, r0
 80157b0:	623b      	str	r3, [r7, #32]
                txPower = phyParam.Value;
 80157b2:	6a3b      	ldr	r3, [r7, #32]
 80157b4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 80157b8:	68fb      	ldr	r3, [r7, #12]
 80157ba:	689b      	ldr	r3, [r3, #8]
 80157bc:	68fa      	ldr	r2, [r7, #12]
 80157be:	89d2      	ldrh	r2, [r2, #14]
 80157c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80157c4:	fb01 f202 	mul.w	r2, r1, r2
 80157c8:	1a9b      	subs	r3, r3, r2
 80157ca:	2b01      	cmp	r3, #1
 80157cc:	d12e      	bne.n	801582c <CalcNextV10X+0x14c>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80157ce:	2322      	movs	r3, #34	; 0x22
 80157d0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                    getPhy.Datarate = datarate;
 80157d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80157d8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80157dc:	68fb      	ldr	r3, [r7, #12]
 80157de:	7c9b      	ldrb	r3, [r3, #18]
 80157e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80157e4:	68fb      	ldr	r3, [r7, #12]
 80157e6:	7cdb      	ldrb	r3, [r3, #19]
 80157e8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80157ec:	4611      	mov	r1, r2
 80157ee:	4618      	mov	r0, r3
 80157f0:	f001 fff5 	bl	80177de <RegionGetPhyParam>
 80157f4:	4603      	mov	r3, r0
 80157f6:	623b      	str	r3, [r7, #32]
                    datarate = phyParam.Value;
 80157f8:	6a3b      	ldr	r3, [r7, #32]
 80157fa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                    if( datarate == minTxDatarate )
 80157fe:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8015802:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8015806:	429a      	cmp	r2, r3
 8015808:	d110      	bne.n	801582c <CalcNextV10X+0x14c>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 801580a:	2300      	movs	r3, #0
 801580c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if( adrNext->UpdateChanMask == true )
 8015810:	68fb      	ldr	r3, [r7, #12]
 8015812:	791b      	ldrb	r3, [r3, #4]
 8015814:	2b00      	cmp	r3, #0
 8015816:	d009      	beq.n	801582c <CalcNextV10X+0x14c>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8015818:	2302      	movs	r3, #2
 801581a:	773b      	strb	r3, [r7, #28]
                            RegionInitDefaults( adrNext->Region, &params );
 801581c:	68fb      	ldr	r3, [r7, #12]
 801581e:	7cdb      	ldrb	r3, [r3, #19]
 8015820:	f107 0214 	add.w	r2, r7, #20
 8015824:	4611      	mov	r1, r2
 8015826:	4618      	mov	r0, r3
 8015828:	f002 f810 	bl	801784c <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 801582c:	68bb      	ldr	r3, [r7, #8]
 801582e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8015832:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 801583a:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801583c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8015840:	4618      	mov	r0, r3
 8015842:	3730      	adds	r7, #48	; 0x30
 8015844:	46bd      	mov	sp, r7
 8015846:	bd80      	pop	{r7, pc}

08015848 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8015848:	b580      	push	{r7, lr}
 801584a:	b084      	sub	sp, #16
 801584c:	af00      	add	r7, sp, #0
 801584e:	60f8      	str	r0, [r7, #12]
 8015850:	60b9      	str	r1, [r7, #8]
 8015852:	607a      	str	r2, [r7, #4]
 8015854:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8015856:	68fb      	ldr	r3, [r7, #12]
 8015858:	789b      	ldrb	r3, [r3, #2]
 801585a:	2b00      	cmp	r3, #0
 801585c:	d107      	bne.n	801586e <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 801585e:	683b      	ldr	r3, [r7, #0]
 8015860:	687a      	ldr	r2, [r7, #4]
 8015862:	68b9      	ldr	r1, [r7, #8]
 8015864:	68f8      	ldr	r0, [r7, #12]
 8015866:	f7ff ff3b 	bl	80156e0 <CalcNextV10X>
 801586a:	4603      	mov	r3, r0
 801586c:	e000      	b.n	8015870 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 801586e:	2300      	movs	r3, #0
}
 8015870:	4618      	mov	r0, r3
 8015872:	3710      	adds	r7, #16
 8015874:	46bd      	mov	sp, r7
 8015876:	bd80      	pop	{r7, pc}

08015878 <LoRaMacClassBInit>:
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks,
                        LoRaMacClassBNvmData_t* nvm )
{
 8015878:	b480      	push	{r7}
 801587a:	b085      	sub	sp, #20
 801587c:	af00      	add	r7, sp, #0
 801587e:	60f8      	str	r0, [r7, #12]
 8015880:	60b9      	str	r1, [r7, #8]
 8015882:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015884:	bf00      	nop
 8015886:	3714      	adds	r7, #20
 8015888:	46bd      	mov	sp, r7
 801588a:	bc80      	pop	{r7}
 801588c:	4770      	bx	lr

0801588e <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801588e:	b480      	push	{r7}
 8015890:	b083      	sub	sp, #12
 8015892:	af00      	add	r7, sp, #0
 8015894:	4603      	mov	r3, r0
 8015896:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015898:	bf00      	nop
 801589a:	370c      	adds	r7, #12
 801589c:	46bd      	mov	sp, r7
 801589e:	bc80      	pop	{r7}
 80158a0:	4770      	bx	lr

080158a2 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80158a2:	b480      	push	{r7}
 80158a4:	b083      	sub	sp, #12
 80158a6:	af00      	add	r7, sp, #0
 80158a8:	4603      	mov	r3, r0
 80158aa:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80158ac:	bf00      	nop
 80158ae:	370c      	adds	r7, #12
 80158b0:	46bd      	mov	sp, r7
 80158b2:	bc80      	pop	{r7}
 80158b4:	4770      	bx	lr

080158b6 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80158b6:	b480      	push	{r7}
 80158b8:	b083      	sub	sp, #12
 80158ba:	af00      	add	r7, sp, #0
 80158bc:	4603      	mov	r3, r0
 80158be:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80158c0:	bf00      	nop
 80158c2:	370c      	adds	r7, #12
 80158c4:	46bd      	mov	sp, r7
 80158c6:	bc80      	pop	{r7}
 80158c8:	4770      	bx	lr

080158ca <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 80158ca:	b480      	push	{r7}
 80158cc:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 80158ce:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80158d0:	4618      	mov	r0, r3
 80158d2:	46bd      	mov	sp, r7
 80158d4:	bc80      	pop	{r7}
 80158d6:	4770      	bx	lr

080158d8 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 80158d8:	b480      	push	{r7}
 80158da:	b083      	sub	sp, #12
 80158dc:	af00      	add	r7, sp, #0
 80158de:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80158e0:	bf00      	nop
 80158e2:	370c      	adds	r7, #12
 80158e4:	46bd      	mov	sp, r7
 80158e6:	bc80      	pop	{r7}
 80158e8:	4770      	bx	lr

080158ea <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80158ea:	b480      	push	{r7}
 80158ec:	b083      	sub	sp, #12
 80158ee:	af00      	add	r7, sp, #0
 80158f0:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80158f2:	bf00      	nop
 80158f4:	370c      	adds	r7, #12
 80158f6:	46bd      	mov	sp, r7
 80158f8:	bc80      	pop	{r7}
 80158fa:	4770      	bx	lr

080158fc <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80158fc:	b480      	push	{r7}
 80158fe:	b083      	sub	sp, #12
 8015900:	af00      	add	r7, sp, #0
 8015902:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015904:	bf00      	nop
 8015906:	370c      	adds	r7, #12
 8015908:	46bd      	mov	sp, r7
 801590a:	bc80      	pop	{r7}
 801590c:	4770      	bx	lr

0801590e <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 801590e:	b480      	push	{r7}
 8015910:	b083      	sub	sp, #12
 8015912:	af00      	add	r7, sp, #0
 8015914:	6078      	str	r0, [r7, #4]
 8015916:	460b      	mov	r3, r1
 8015918:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 801591a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801591c:	4618      	mov	r0, r3
 801591e:	370c      	adds	r7, #12
 8015920:	46bd      	mov	sp, r7
 8015922:	bc80      	pop	{r7}
 8015924:	4770      	bx	lr

08015926 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8015926:	b480      	push	{r7}
 8015928:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801592a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801592c:	4618      	mov	r0, r3
 801592e:	46bd      	mov	sp, r7
 8015930:	bc80      	pop	{r7}
 8015932:	4770      	bx	lr

08015934 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8015934:	b480      	push	{r7}
 8015936:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8015938:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801593a:	4618      	mov	r0, r3
 801593c:	46bd      	mov	sp, r7
 801593e:	bc80      	pop	{r7}
 8015940:	4770      	bx	lr

08015942 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8015942:	b480      	push	{r7}
 8015944:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8015946:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015948:	4618      	mov	r0, r3
 801594a:	46bd      	mov	sp, r7
 801594c:	bc80      	pop	{r7}
 801594e:	4770      	bx	lr

08015950 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8015950:	b480      	push	{r7}
 8015952:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8015954:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015956:	4618      	mov	r0, r3
 8015958:	46bd      	mov	sp, r7
 801595a:	bc80      	pop	{r7}
 801595c:	4770      	bx	lr

0801595e <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 801595e:	b480      	push	{r7}
 8015960:	b083      	sub	sp, #12
 8015962:	af00      	add	r7, sp, #0
 8015964:	4603      	mov	r3, r0
 8015966:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015968:	bf00      	nop
 801596a:	370c      	adds	r7, #12
 801596c:	46bd      	mov	sp, r7
 801596e:	bc80      	pop	{r7}
 8015970:	4770      	bx	lr

08015972 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8015972:	b480      	push	{r7}
 8015974:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015976:	bf00      	nop
 8015978:	46bd      	mov	sp, r7
 801597a:	bc80      	pop	{r7}
 801597c:	4770      	bx	lr

0801597e <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 801597e:	b480      	push	{r7}
 8015980:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015982:	bf00      	nop
 8015984:	46bd      	mov	sp, r7
 8015986:	bc80      	pop	{r7}
 8015988:	4770      	bx	lr

0801598a <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 801598a:	b480      	push	{r7}
 801598c:	b083      	sub	sp, #12
 801598e:	af00      	add	r7, sp, #0
 8015990:	4603      	mov	r3, r0
 8015992:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8015994:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015996:	4618      	mov	r0, r3
 8015998:	370c      	adds	r7, #12
 801599a:	46bd      	mov	sp, r7
 801599c:	bc80      	pop	{r7}
 801599e:	4770      	bx	lr

080159a0 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80159a0:	b480      	push	{r7}
 80159a2:	b083      	sub	sp, #12
 80159a4:	af00      	add	r7, sp, #0
 80159a6:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80159a8:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80159aa:	4618      	mov	r0, r3
 80159ac:	370c      	adds	r7, #12
 80159ae:	46bd      	mov	sp, r7
 80159b0:	bc80      	pop	{r7}
 80159b2:	4770      	bx	lr

080159b4 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80159b4:	b480      	push	{r7}
 80159b6:	b083      	sub	sp, #12
 80159b8:	af00      	add	r7, sp, #0
 80159ba:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80159bc:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80159be:	4618      	mov	r0, r3
 80159c0:	370c      	adds	r7, #12
 80159c2:	46bd      	mov	sp, r7
 80159c4:	bc80      	pop	{r7}
 80159c6:	4770      	bx	lr

080159c8 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80159c8:	b480      	push	{r7}
 80159ca:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80159cc:	bf00      	nop
 80159ce:	46bd      	mov	sp, r7
 80159d0:	bc80      	pop	{r7}
 80159d2:	4770      	bx	lr

080159d4 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80159d4:	b480      	push	{r7}
 80159d6:	b083      	sub	sp, #12
 80159d8:	af00      	add	r7, sp, #0
 80159da:	4603      	mov	r3, r0
 80159dc:	6039      	str	r1, [r7, #0]
 80159de:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80159e0:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80159e2:	4618      	mov	r0, r3
 80159e4:	370c      	adds	r7, #12
 80159e6:	46bd      	mov	sp, r7
 80159e8:	bc80      	pop	{r7}
 80159ea:	4770      	bx	lr

080159ec <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80159ec:	b480      	push	{r7}
 80159ee:	b083      	sub	sp, #12
 80159f0:	af00      	add	r7, sp, #0
 80159f2:	4603      	mov	r3, r0
 80159f4:	603a      	str	r2, [r7, #0]
 80159f6:	80fb      	strh	r3, [r7, #6]
 80159f8:	460b      	mov	r3, r1
 80159fa:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80159fc:	bf00      	nop
 80159fe:	370c      	adds	r7, #12
 8015a00:	46bd      	mov	sp, r7
 8015a02:	bc80      	pop	{r7}
 8015a04:	4770      	bx	lr

08015a06 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8015a06:	b480      	push	{r7}
 8015a08:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015a0a:	bf00      	nop
 8015a0c:	46bd      	mov	sp, r7
 8015a0e:	bc80      	pop	{r7}
 8015a10:	4770      	bx	lr

08015a12 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8015a12:	b480      	push	{r7}
 8015a14:	b083      	sub	sp, #12
 8015a16:	af00      	add	r7, sp, #0
 8015a18:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8015a1a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015a1c:	4618      	mov	r0, r3
 8015a1e:	370c      	adds	r7, #12
 8015a20:	46bd      	mov	sp, r7
 8015a22:	bc80      	pop	{r7}
 8015a24:	4770      	bx	lr

08015a26 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8015a26:	b480      	push	{r7}
 8015a28:	b083      	sub	sp, #12
 8015a2a:	af00      	add	r7, sp, #0
 8015a2c:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8015a2e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015a30:	4618      	mov	r0, r3
 8015a32:	370c      	adds	r7, #12
 8015a34:	46bd      	mov	sp, r7
 8015a36:	bc80      	pop	{r7}
 8015a38:	4770      	bx	lr

08015a3a <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8015a3a:	b480      	push	{r7}
 8015a3c:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015a3e:	bf00      	nop
 8015a40:	46bd      	mov	sp, r7
 8015a42:	bc80      	pop	{r7}
 8015a44:	4770      	bx	lr

08015a46 <LoRaMacClassBProcess>:
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}

void LoRaMacClassBProcess( void )
{
 8015a46:	b480      	push	{r7}
 8015a48:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8015a4a:	bf00      	nop
 8015a4c:	46bd      	mov	sp, r7
 8015a4e:	bc80      	pop	{r7}
 8015a50:	4770      	bx	lr

08015a52 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8015a52:	b480      	push	{r7}
 8015a54:	b085      	sub	sp, #20
 8015a56:	af00      	add	r7, sp, #0
 8015a58:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8015a5e:	2300      	movs	r3, #0
 8015a60:	81fb      	strh	r3, [r7, #14]
 8015a62:	e00a      	b.n	8015a7a <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8015a64:	89fb      	ldrh	r3, [r7, #14]
 8015a66:	68ba      	ldr	r2, [r7, #8]
 8015a68:	4413      	add	r3, r2
 8015a6a:	781b      	ldrb	r3, [r3, #0]
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d001      	beq.n	8015a74 <IsSlotFree+0x22>
        {
            return false;
 8015a70:	2300      	movs	r3, #0
 8015a72:	e006      	b.n	8015a82 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8015a74:	89fb      	ldrh	r3, [r7, #14]
 8015a76:	3301      	adds	r3, #1
 8015a78:	81fb      	strh	r3, [r7, #14]
 8015a7a:	89fb      	ldrh	r3, [r7, #14]
 8015a7c:	2b0f      	cmp	r3, #15
 8015a7e:	d9f1      	bls.n	8015a64 <IsSlotFree+0x12>
        }
    }
    return true;
 8015a80:	2301      	movs	r3, #1
}
 8015a82:	4618      	mov	r0, r3
 8015a84:	3714      	adds	r7, #20
 8015a86:	46bd      	mov	sp, r7
 8015a88:	bc80      	pop	{r7}
 8015a8a:	4770      	bx	lr

08015a8c <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8015a8c:	b580      	push	{r7, lr}
 8015a8e:	b082      	sub	sp, #8
 8015a90:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8015a92:	2300      	movs	r3, #0
 8015a94:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8015a96:	e007      	b.n	8015aa8 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8015a98:	79fb      	ldrb	r3, [r7, #7]
 8015a9a:	3301      	adds	r3, #1
 8015a9c:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8015a9e:	79fb      	ldrb	r3, [r7, #7]
 8015aa0:	2b0f      	cmp	r3, #15
 8015aa2:	d101      	bne.n	8015aa8 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8015aa4:	2300      	movs	r3, #0
 8015aa6:	e012      	b.n	8015ace <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8015aa8:	79fb      	ldrb	r3, [r7, #7]
 8015aaa:	011b      	lsls	r3, r3, #4
 8015aac:	3308      	adds	r3, #8
 8015aae:	4a0a      	ldr	r2, [pc, #40]	; (8015ad8 <MallocNewMacCommandSlot+0x4c>)
 8015ab0:	4413      	add	r3, r2
 8015ab2:	4618      	mov	r0, r3
 8015ab4:	f7ff ffcd 	bl	8015a52 <IsSlotFree>
 8015ab8:	4603      	mov	r3, r0
 8015aba:	f083 0301 	eor.w	r3, r3, #1
 8015abe:	b2db      	uxtb	r3, r3
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d1e9      	bne.n	8015a98 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8015ac4:	79fb      	ldrb	r3, [r7, #7]
 8015ac6:	011b      	lsls	r3, r3, #4
 8015ac8:	3308      	adds	r3, #8
 8015aca:	4a03      	ldr	r2, [pc, #12]	; (8015ad8 <MallocNewMacCommandSlot+0x4c>)
 8015acc:	4413      	add	r3, r2
}
 8015ace:	4618      	mov	r0, r3
 8015ad0:	3708      	adds	r7, #8
 8015ad2:	46bd      	mov	sp, r7
 8015ad4:	bd80      	pop	{r7, pc}
 8015ad6:	bf00      	nop
 8015ad8:	20003f20 	.word	0x20003f20

08015adc <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8015adc:	b580      	push	{r7, lr}
 8015ade:	b082      	sub	sp, #8
 8015ae0:	af00      	add	r7, sp, #0
 8015ae2:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d101      	bne.n	8015aee <FreeMacCommandSlot+0x12>
    {
        return false;
 8015aea:	2300      	movs	r3, #0
 8015aec:	e005      	b.n	8015afa <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8015aee:	2210      	movs	r2, #16
 8015af0:	2100      	movs	r1, #0
 8015af2:	6878      	ldr	r0, [r7, #4]
 8015af4:	f005 fd7a 	bl	801b5ec <memset1>

    return true;
 8015af8:	2301      	movs	r3, #1
}
 8015afa:	4618      	mov	r0, r3
 8015afc:	3708      	adds	r7, #8
 8015afe:	46bd      	mov	sp, r7
 8015b00:	bd80      	pop	{r7, pc}

08015b02 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8015b02:	b480      	push	{r7}
 8015b04:	b083      	sub	sp, #12
 8015b06:	af00      	add	r7, sp, #0
 8015b08:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	2b00      	cmp	r3, #0
 8015b0e:	d101      	bne.n	8015b14 <LinkedListInit+0x12>
    {
        return false;
 8015b10:	2300      	movs	r3, #0
 8015b12:	e006      	b.n	8015b22 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	2200      	movs	r2, #0
 8015b18:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	2200      	movs	r2, #0
 8015b1e:	605a      	str	r2, [r3, #4]

    return true;
 8015b20:	2301      	movs	r3, #1
}
 8015b22:	4618      	mov	r0, r3
 8015b24:	370c      	adds	r7, #12
 8015b26:	46bd      	mov	sp, r7
 8015b28:	bc80      	pop	{r7}
 8015b2a:	4770      	bx	lr

08015b2c <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8015b2c:	b480      	push	{r7}
 8015b2e:	b083      	sub	sp, #12
 8015b30:	af00      	add	r7, sp, #0
 8015b32:	6078      	str	r0, [r7, #4]
 8015b34:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d002      	beq.n	8015b42 <LinkedListAdd+0x16>
 8015b3c:	683b      	ldr	r3, [r7, #0]
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d101      	bne.n	8015b46 <LinkedListAdd+0x1a>
    {
        return false;
 8015b42:	2300      	movs	r3, #0
 8015b44:	e015      	b.n	8015b72 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	681b      	ldr	r3, [r3, #0]
 8015b4a:	2b00      	cmp	r3, #0
 8015b4c:	d102      	bne.n	8015b54 <LinkedListAdd+0x28>
    {
        list->First = element;
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	683a      	ldr	r2, [r7, #0]
 8015b52:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	685b      	ldr	r3, [r3, #4]
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d003      	beq.n	8015b64 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	685b      	ldr	r3, [r3, #4]
 8015b60:	683a      	ldr	r2, [r7, #0]
 8015b62:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8015b64:	683b      	ldr	r3, [r7, #0]
 8015b66:	2200      	movs	r2, #0
 8015b68:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	683a      	ldr	r2, [r7, #0]
 8015b6e:	605a      	str	r2, [r3, #4]

    return true;
 8015b70:	2301      	movs	r3, #1
}
 8015b72:	4618      	mov	r0, r3
 8015b74:	370c      	adds	r7, #12
 8015b76:	46bd      	mov	sp, r7
 8015b78:	bc80      	pop	{r7}
 8015b7a:	4770      	bx	lr

08015b7c <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8015b7c:	b480      	push	{r7}
 8015b7e:	b085      	sub	sp, #20
 8015b80:	af00      	add	r7, sp, #0
 8015b82:	6078      	str	r0, [r7, #4]
 8015b84:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	2b00      	cmp	r3, #0
 8015b8a:	d002      	beq.n	8015b92 <LinkedListGetPrevious+0x16>
 8015b8c:	683b      	ldr	r3, [r7, #0]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d101      	bne.n	8015b96 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8015b92:	2300      	movs	r3, #0
 8015b94:	e016      	b.n	8015bc4 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	681b      	ldr	r3, [r3, #0]
 8015b9a:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8015b9c:	683a      	ldr	r2, [r7, #0]
 8015b9e:	68fb      	ldr	r3, [r7, #12]
 8015ba0:	429a      	cmp	r2, r3
 8015ba2:	d00c      	beq.n	8015bbe <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8015ba4:	e002      	b.n	8015bac <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8015ba6:	68fb      	ldr	r3, [r7, #12]
 8015ba8:	681b      	ldr	r3, [r3, #0]
 8015baa:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8015bac:	68fb      	ldr	r3, [r7, #12]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d007      	beq.n	8015bc2 <LinkedListGetPrevious+0x46>
 8015bb2:	68fb      	ldr	r3, [r7, #12]
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	683a      	ldr	r2, [r7, #0]
 8015bb8:	429a      	cmp	r2, r3
 8015bba:	d1f4      	bne.n	8015ba6 <LinkedListGetPrevious+0x2a>
 8015bbc:	e001      	b.n	8015bc2 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8015bc2:	68fb      	ldr	r3, [r7, #12]
}
 8015bc4:	4618      	mov	r0, r3
 8015bc6:	3714      	adds	r7, #20
 8015bc8:	46bd      	mov	sp, r7
 8015bca:	bc80      	pop	{r7}
 8015bcc:	4770      	bx	lr

08015bce <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8015bce:	b580      	push	{r7, lr}
 8015bd0:	b084      	sub	sp, #16
 8015bd2:	af00      	add	r7, sp, #0
 8015bd4:	6078      	str	r0, [r7, #4]
 8015bd6:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d002      	beq.n	8015be4 <LinkedListRemove+0x16>
 8015bde:	683b      	ldr	r3, [r7, #0]
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d101      	bne.n	8015be8 <LinkedListRemove+0x1a>
    {
        return false;
 8015be4:	2300      	movs	r3, #0
 8015be6:	e020      	b.n	8015c2a <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8015be8:	6839      	ldr	r1, [r7, #0]
 8015bea:	6878      	ldr	r0, [r7, #4]
 8015bec:	f7ff ffc6 	bl	8015b7c <LinkedListGetPrevious>
 8015bf0:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8015bf2:	687b      	ldr	r3, [r7, #4]
 8015bf4:	681b      	ldr	r3, [r3, #0]
 8015bf6:	683a      	ldr	r2, [r7, #0]
 8015bf8:	429a      	cmp	r2, r3
 8015bfa:	d103      	bne.n	8015c04 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8015bfc:	683b      	ldr	r3, [r7, #0]
 8015bfe:	681a      	ldr	r2, [r3, #0]
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	685b      	ldr	r3, [r3, #4]
 8015c08:	683a      	ldr	r2, [r7, #0]
 8015c0a:	429a      	cmp	r2, r3
 8015c0c:	d102      	bne.n	8015c14 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	68fa      	ldr	r2, [r7, #12]
 8015c12:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8015c14:	68fb      	ldr	r3, [r7, #12]
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d003      	beq.n	8015c22 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8015c1a:	683b      	ldr	r3, [r7, #0]
 8015c1c:	681a      	ldr	r2, [r3, #0]
 8015c1e:	68fb      	ldr	r3, [r7, #12]
 8015c20:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8015c22:	683b      	ldr	r3, [r7, #0]
 8015c24:	2200      	movs	r2, #0
 8015c26:	601a      	str	r2, [r3, #0]

    return true;
 8015c28:	2301      	movs	r3, #1
}
 8015c2a:	4618      	mov	r0, r3
 8015c2c:	3710      	adds	r7, #16
 8015c2e:	46bd      	mov	sp, r7
 8015c30:	bd80      	pop	{r7, pc}

08015c32 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8015c32:	b480      	push	{r7}
 8015c34:	b083      	sub	sp, #12
 8015c36:	af00      	add	r7, sp, #0
 8015c38:	4603      	mov	r3, r0
 8015c3a:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8015c3c:	79fb      	ldrb	r3, [r7, #7]
 8015c3e:	2b05      	cmp	r3, #5
 8015c40:	d004      	beq.n	8015c4c <IsSticky+0x1a>
 8015c42:	2b05      	cmp	r3, #5
 8015c44:	db04      	blt.n	8015c50 <IsSticky+0x1e>
 8015c46:	3b08      	subs	r3, #8
 8015c48:	2b02      	cmp	r3, #2
 8015c4a:	d801      	bhi.n	8015c50 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8015c4c:	2301      	movs	r3, #1
 8015c4e:	e000      	b.n	8015c52 <IsSticky+0x20>
        default:
            return false;
 8015c50:	2300      	movs	r3, #0
    }
}
 8015c52:	4618      	mov	r0, r3
 8015c54:	370c      	adds	r7, #12
 8015c56:	46bd      	mov	sp, r7
 8015c58:	bc80      	pop	{r7}
 8015c5a:	4770      	bx	lr

08015c5c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8015c5c:	b580      	push	{r7, lr}
 8015c5e:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8015c60:	22fc      	movs	r2, #252	; 0xfc
 8015c62:	2100      	movs	r1, #0
 8015c64:	4804      	ldr	r0, [pc, #16]	; (8015c78 <LoRaMacCommandsInit+0x1c>)
 8015c66:	f005 fcc1 	bl	801b5ec <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8015c6a:	4803      	ldr	r0, [pc, #12]	; (8015c78 <LoRaMacCommandsInit+0x1c>)
 8015c6c:	f7ff ff49 	bl	8015b02 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8015c70:	2300      	movs	r3, #0
}
 8015c72:	4618      	mov	r0, r3
 8015c74:	bd80      	pop	{r7, pc}
 8015c76:	bf00      	nop
 8015c78:	20003f20 	.word	0x20003f20

08015c7c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8015c7c:	b580      	push	{r7, lr}
 8015c7e:	b086      	sub	sp, #24
 8015c80:	af00      	add	r7, sp, #0
 8015c82:	4603      	mov	r3, r0
 8015c84:	60b9      	str	r1, [r7, #8]
 8015c86:	607a      	str	r2, [r7, #4]
 8015c88:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8015c8a:	68bb      	ldr	r3, [r7, #8]
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	d101      	bne.n	8015c94 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015c90:	2301      	movs	r3, #1
 8015c92:	e033      	b.n	8015cfc <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8015c94:	f7ff fefa 	bl	8015a8c <MallocNewMacCommandSlot>
 8015c98:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8015c9a:	697b      	ldr	r3, [r7, #20]
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d101      	bne.n	8015ca4 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8015ca0:	2302      	movs	r3, #2
 8015ca2:	e02b      	b.n	8015cfc <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8015ca4:	6979      	ldr	r1, [r7, #20]
 8015ca6:	4817      	ldr	r0, [pc, #92]	; (8015d04 <LoRaMacCommandsAddCmd+0x88>)
 8015ca8:	f7ff ff40 	bl	8015b2c <LinkedListAdd>
 8015cac:	4603      	mov	r3, r0
 8015cae:	f083 0301 	eor.w	r3, r3, #1
 8015cb2:	b2db      	uxtb	r3, r3
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d001      	beq.n	8015cbc <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8015cb8:	2305      	movs	r3, #5
 8015cba:	e01f      	b.n	8015cfc <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 8015cbc:	697b      	ldr	r3, [r7, #20]
 8015cbe:	7bfa      	ldrb	r2, [r7, #15]
 8015cc0:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8015cc2:	697b      	ldr	r3, [r7, #20]
 8015cc4:	687a      	ldr	r2, [r7, #4]
 8015cc6:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8015cc8:	697b      	ldr	r3, [r7, #20]
 8015cca:	3305      	adds	r3, #5
 8015ccc:	687a      	ldr	r2, [r7, #4]
 8015cce:	b292      	uxth	r2, r2
 8015cd0:	68b9      	ldr	r1, [r7, #8]
 8015cd2:	4618      	mov	r0, r3
 8015cd4:	f005 fc4f 	bl	801b576 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8015cd8:	7bfb      	ldrb	r3, [r7, #15]
 8015cda:	4618      	mov	r0, r3
 8015cdc:	f7ff ffa9 	bl	8015c32 <IsSticky>
 8015ce0:	4603      	mov	r3, r0
 8015ce2:	461a      	mov	r2, r3
 8015ce4:	697b      	ldr	r3, [r7, #20]
 8015ce6:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8015ce8:	4b06      	ldr	r3, [pc, #24]	; (8015d04 <LoRaMacCommandsAddCmd+0x88>)
 8015cea:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	4413      	add	r3, r2
 8015cf2:	3301      	adds	r3, #1
 8015cf4:	4a03      	ldr	r2, [pc, #12]	; (8015d04 <LoRaMacCommandsAddCmd+0x88>)
 8015cf6:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    return LORAMAC_COMMANDS_SUCCESS;
 8015cfa:	2300      	movs	r3, #0
}
 8015cfc:	4618      	mov	r0, r3
 8015cfe:	3718      	adds	r7, #24
 8015d00:	46bd      	mov	sp, r7
 8015d02:	bd80      	pop	{r7, pc}
 8015d04:	20003f20 	.word	0x20003f20

08015d08 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8015d08:	b580      	push	{r7, lr}
 8015d0a:	b082      	sub	sp, #8
 8015d0c:	af00      	add	r7, sp, #0
 8015d0e:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d101      	bne.n	8015d1a <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015d16:	2301      	movs	r3, #1
 8015d18:	e021      	b.n	8015d5e <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8015d1a:	6879      	ldr	r1, [r7, #4]
 8015d1c:	4812      	ldr	r0, [pc, #72]	; (8015d68 <LoRaMacCommandsRemoveCmd+0x60>)
 8015d1e:	f7ff ff56 	bl	8015bce <LinkedListRemove>
 8015d22:	4603      	mov	r3, r0
 8015d24:	f083 0301 	eor.w	r3, r3, #1
 8015d28:	b2db      	uxtb	r3, r3
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d001      	beq.n	8015d32 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8015d2e:	2303      	movs	r3, #3
 8015d30:	e015      	b.n	8015d5e <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8015d32:	4b0d      	ldr	r3, [pc, #52]	; (8015d68 <LoRaMacCommandsRemoveCmd+0x60>)
 8015d34:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	689b      	ldr	r3, [r3, #8]
 8015d3c:	1ad3      	subs	r3, r2, r3
 8015d3e:	3b01      	subs	r3, #1
 8015d40:	4a09      	ldr	r2, [pc, #36]	; (8015d68 <LoRaMacCommandsRemoveCmd+0x60>)
 8015d42:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8015d46:	6878      	ldr	r0, [r7, #4]
 8015d48:	f7ff fec8 	bl	8015adc <FreeMacCommandSlot>
 8015d4c:	4603      	mov	r3, r0
 8015d4e:	f083 0301 	eor.w	r3, r3, #1
 8015d52:	b2db      	uxtb	r3, r3
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d001      	beq.n	8015d5c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8015d58:	2305      	movs	r3, #5
 8015d5a:	e000      	b.n	8015d5e <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015d5c:	2300      	movs	r3, #0
}
 8015d5e:	4618      	mov	r0, r3
 8015d60:	3708      	adds	r7, #8
 8015d62:	46bd      	mov	sp, r7
 8015d64:	bd80      	pop	{r7, pc}
 8015d66:	bf00      	nop
 8015d68:	20003f20 	.word	0x20003f20

08015d6c <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8015d6c:	b580      	push	{r7, lr}
 8015d6e:	b082      	sub	sp, #8
 8015d70:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8015d72:	4b0f      	ldr	r3, [pc, #60]	; (8015db0 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8015d74:	681b      	ldr	r3, [r3, #0]
 8015d76:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8015d78:	e012      	b.n	8015da0 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	7b1b      	ldrb	r3, [r3, #12]
 8015d7e:	f083 0301 	eor.w	r3, r3, #1
 8015d82:	b2db      	uxtb	r3, r3
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d008      	beq.n	8015d9a <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	681b      	ldr	r3, [r3, #0]
 8015d8c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8015d8e:	6878      	ldr	r0, [r7, #4]
 8015d90:	f7ff ffba 	bl	8015d08 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8015d94:	683b      	ldr	r3, [r7, #0]
 8015d96:	607b      	str	r3, [r7, #4]
 8015d98:	e002      	b.n	8015da0 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	681b      	ldr	r3, [r3, #0]
 8015d9e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d1e9      	bne.n	8015d7a <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015da6:	2300      	movs	r3, #0
}
 8015da8:	4618      	mov	r0, r3
 8015daa:	3708      	adds	r7, #8
 8015dac:	46bd      	mov	sp, r7
 8015dae:	bd80      	pop	{r7, pc}
 8015db0:	20003f20 	.word	0x20003f20

08015db4 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8015db4:	b580      	push	{r7, lr}
 8015db6:	b082      	sub	sp, #8
 8015db8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8015dba:	4b0e      	ldr	r3, [pc, #56]	; (8015df4 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8015dc0:	e00f      	b.n	8015de2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	681b      	ldr	r3, [r3, #0]
 8015dc6:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	791b      	ldrb	r3, [r3, #4]
 8015dcc:	4618      	mov	r0, r3
 8015dce:	f7ff ff30 	bl	8015c32 <IsSticky>
 8015dd2:	4603      	mov	r3, r0
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d002      	beq.n	8015dde <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8015dd8:	6878      	ldr	r0, [r7, #4]
 8015dda:	f7ff ff95 	bl	8015d08 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8015dde:	683b      	ldr	r3, [r7, #0]
 8015de0:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d1ec      	bne.n	8015dc2 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015de8:	2300      	movs	r3, #0
}
 8015dea:	4618      	mov	r0, r3
 8015dec:	3708      	adds	r7, #8
 8015dee:	46bd      	mov	sp, r7
 8015df0:	bd80      	pop	{r7, pc}
 8015df2:	bf00      	nop
 8015df4:	20003f20 	.word	0x20003f20

08015df8 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8015df8:	b480      	push	{r7}
 8015dfa:	b083      	sub	sp, #12
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d101      	bne.n	8015e0a <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015e06:	2301      	movs	r3, #1
 8015e08:	e005      	b.n	8015e16 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8015e0a:	4b05      	ldr	r3, [pc, #20]	; (8015e20 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8015e0c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8015e14:	2300      	movs	r3, #0
}
 8015e16:	4618      	mov	r0, r3
 8015e18:	370c      	adds	r7, #12
 8015e1a:	46bd      	mov	sp, r7
 8015e1c:	bc80      	pop	{r7}
 8015e1e:	4770      	bx	lr
 8015e20:	20003f20 	.word	0x20003f20

08015e24 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8015e24:	b580      	push	{r7, lr}
 8015e26:	b088      	sub	sp, #32
 8015e28:	af00      	add	r7, sp, #0
 8015e2a:	60f8      	str	r0, [r7, #12]
 8015e2c:	60b9      	str	r1, [r7, #8]
 8015e2e:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8015e30:	4b25      	ldr	r3, [pc, #148]	; (8015ec8 <LoRaMacCommandsSerializeCmds+0xa4>)
 8015e32:	681b      	ldr	r3, [r3, #0]
 8015e34:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8015e36:	2300      	movs	r3, #0
 8015e38:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d002      	beq.n	8015e46 <LoRaMacCommandsSerializeCmds+0x22>
 8015e40:	68bb      	ldr	r3, [r7, #8]
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	d126      	bne.n	8015e94 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015e46:	2301      	movs	r3, #1
 8015e48:	e039      	b.n	8015ebe <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8015e4a:	7efb      	ldrb	r3, [r7, #27]
 8015e4c:	68fa      	ldr	r2, [r7, #12]
 8015e4e:	1ad2      	subs	r2, r2, r3
 8015e50:	69fb      	ldr	r3, [r7, #28]
 8015e52:	689b      	ldr	r3, [r3, #8]
 8015e54:	3301      	adds	r3, #1
 8015e56:	429a      	cmp	r2, r3
 8015e58:	d320      	bcc.n	8015e9c <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8015e5a:	7efb      	ldrb	r3, [r7, #27]
 8015e5c:	1c5a      	adds	r2, r3, #1
 8015e5e:	76fa      	strb	r2, [r7, #27]
 8015e60:	461a      	mov	r2, r3
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	4413      	add	r3, r2
 8015e66:	69fa      	ldr	r2, [r7, #28]
 8015e68:	7912      	ldrb	r2, [r2, #4]
 8015e6a:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8015e6c:	7efb      	ldrb	r3, [r7, #27]
 8015e6e:	687a      	ldr	r2, [r7, #4]
 8015e70:	18d0      	adds	r0, r2, r3
 8015e72:	69fb      	ldr	r3, [r7, #28]
 8015e74:	1d59      	adds	r1, r3, #5
 8015e76:	69fb      	ldr	r3, [r7, #28]
 8015e78:	689b      	ldr	r3, [r3, #8]
 8015e7a:	b29b      	uxth	r3, r3
 8015e7c:	461a      	mov	r2, r3
 8015e7e:	f005 fb7a 	bl	801b576 <memcpy1>
            itr += curElement->PayloadSize;
 8015e82:	69fb      	ldr	r3, [r7, #28]
 8015e84:	689b      	ldr	r3, [r3, #8]
 8015e86:	b2da      	uxtb	r2, r3
 8015e88:	7efb      	ldrb	r3, [r7, #27]
 8015e8a:	4413      	add	r3, r2
 8015e8c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8015e8e:	69fb      	ldr	r3, [r7, #28]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8015e94:	69fb      	ldr	r3, [r7, #28]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d1d7      	bne.n	8015e4a <LoRaMacCommandsSerializeCmds+0x26>
 8015e9a:	e009      	b.n	8015eb0 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8015e9c:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8015e9e:	e007      	b.n	8015eb0 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8015ea0:	69fb      	ldr	r3, [r7, #28]
 8015ea2:	681b      	ldr	r3, [r3, #0]
 8015ea4:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8015ea6:	69f8      	ldr	r0, [r7, #28]
 8015ea8:	f7ff ff2e 	bl	8015d08 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8015eac:	697b      	ldr	r3, [r7, #20]
 8015eae:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8015eb0:	69fb      	ldr	r3, [r7, #28]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d1f4      	bne.n	8015ea0 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8015eb6:	68b8      	ldr	r0, [r7, #8]
 8015eb8:	f7ff ff9e 	bl	8015df8 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8015ebc:	2300      	movs	r3, #0
}
 8015ebe:	4618      	mov	r0, r3
 8015ec0:	3720      	adds	r7, #32
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	bd80      	pop	{r7, pc}
 8015ec6:	bf00      	nop
 8015ec8:	20003f20 	.word	0x20003f20

08015ecc <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8015ecc:	b480      	push	{r7}
 8015ece:	b085      	sub	sp, #20
 8015ed0:	af00      	add	r7, sp, #0
 8015ed2:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d101      	bne.n	8015ede <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8015eda:	2301      	movs	r3, #1
 8015edc:	e016      	b.n	8015f0c <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 8015ede:	4b0e      	ldr	r3, [pc, #56]	; (8015f18 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	2200      	movs	r2, #0
 8015ee8:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8015eea:	e00b      	b.n	8015f04 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8015eec:	68fb      	ldr	r3, [r7, #12]
 8015eee:	7b1b      	ldrb	r3, [r3, #12]
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d004      	beq.n	8015efe <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	2201      	movs	r2, #1
 8015ef8:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8015efa:	2300      	movs	r3, #0
 8015efc:	e006      	b.n	8015f0c <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8015efe:	68fb      	ldr	r3, [r7, #12]
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d1f0      	bne.n	8015eec <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8015f0a:	2300      	movs	r3, #0
}
 8015f0c:	4618      	mov	r0, r3
 8015f0e:	3714      	adds	r7, #20
 8015f10:	46bd      	mov	sp, r7
 8015f12:	bc80      	pop	{r7}
 8015f14:	4770      	bx	lr
 8015f16:	bf00      	nop
 8015f18:	20003f20 	.word	0x20003f20

08015f1c <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8015f1c:	b480      	push	{r7}
 8015f1e:	b085      	sub	sp, #20
 8015f20:	af00      	add	r7, sp, #0
 8015f22:	4603      	mov	r3, r0
 8015f24:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8015f26:	2300      	movs	r3, #0
 8015f28:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8015f2a:	79fb      	ldrb	r3, [r7, #7]
 8015f2c:	3b02      	subs	r3, #2
 8015f2e:	2b11      	cmp	r3, #17
 8015f30:	d850      	bhi.n	8015fd4 <LoRaMacCommandsGetCmdSize+0xb8>
 8015f32:	a201      	add	r2, pc, #4	; (adr r2, 8015f38 <LoRaMacCommandsGetCmdSize+0x1c>)
 8015f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f38:	08015f81 	.word	0x08015f81
 8015f3c:	08015f87 	.word	0x08015f87
 8015f40:	08015f8d 	.word	0x08015f8d
 8015f44:	08015f93 	.word	0x08015f93
 8015f48:	08015f99 	.word	0x08015f99
 8015f4c:	08015f9f 	.word	0x08015f9f
 8015f50:	08015fa5 	.word	0x08015fa5
 8015f54:	08015fab 	.word	0x08015fab
 8015f58:	08015fb1 	.word	0x08015fb1
 8015f5c:	08015fd5 	.word	0x08015fd5
 8015f60:	08015fd5 	.word	0x08015fd5
 8015f64:	08015fb7 	.word	0x08015fb7
 8015f68:	08015fd5 	.word	0x08015fd5
 8015f6c:	08015fd5 	.word	0x08015fd5
 8015f70:	08015fbd 	.word	0x08015fbd
 8015f74:	08015fc3 	.word	0x08015fc3
 8015f78:	08015fc9 	.word	0x08015fc9
 8015f7c:	08015fcf 	.word	0x08015fcf
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8015f80:	2303      	movs	r3, #3
 8015f82:	73fb      	strb	r3, [r7, #15]
            break;
 8015f84:	e027      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8015f86:	2305      	movs	r3, #5
 8015f88:	73fb      	strb	r3, [r7, #15]
            break;
 8015f8a:	e024      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8015f8c:	2302      	movs	r3, #2
 8015f8e:	73fb      	strb	r3, [r7, #15]
            break;
 8015f90:	e021      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8015f92:	2305      	movs	r3, #5
 8015f94:	73fb      	strb	r3, [r7, #15]
            break;
 8015f96:	e01e      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8015f98:	2301      	movs	r3, #1
 8015f9a:	73fb      	strb	r3, [r7, #15]
            break;
 8015f9c:	e01b      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8015f9e:	2306      	movs	r3, #6
 8015fa0:	73fb      	strb	r3, [r7, #15]
            break;
 8015fa2:	e018      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8015fa4:	2302      	movs	r3, #2
 8015fa6:	73fb      	strb	r3, [r7, #15]
            break;
 8015fa8:	e015      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8015faa:	2302      	movs	r3, #2
 8015fac:	73fb      	strb	r3, [r7, #15]
            break;
 8015fae:	e012      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8015fb0:	2305      	movs	r3, #5
 8015fb2:	73fb      	strb	r3, [r7, #15]
            break;
 8015fb4:	e00f      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8015fb6:	2306      	movs	r3, #6
 8015fb8:	73fb      	strb	r3, [r7, #15]
            break;
 8015fba:	e00c      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8015fbc:	2301      	movs	r3, #1
 8015fbe:	73fb      	strb	r3, [r7, #15]
            break;
 8015fc0:	e009      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8015fc2:	2305      	movs	r3, #5
 8015fc4:	73fb      	strb	r3, [r7, #15]
            break;
 8015fc6:	e006      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8015fc8:	2304      	movs	r3, #4
 8015fca:	73fb      	strb	r3, [r7, #15]
            break;
 8015fcc:	e003      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8015fce:	2304      	movs	r3, #4
 8015fd0:	73fb      	strb	r3, [r7, #15]
            break;
 8015fd2:	e000      	b.n	8015fd6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8015fd4:	bf00      	nop
        }
    }
    return cidSize;
 8015fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8015fd8:	4618      	mov	r0, r3
 8015fda:	3714      	adds	r7, #20
 8015fdc:	46bd      	mov	sp, r7
 8015fde:	bc80      	pop	{r7}
 8015fe0:	4770      	bx	lr
 8015fe2:	bf00      	nop

08015fe4 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8015fe4:	b480      	push	{r7}
 8015fe6:	b083      	sub	sp, #12
 8015fe8:	af00      	add	r7, sp, #0
 8015fea:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	4a07      	ldr	r2, [pc, #28]	; (801600c <IncreaseBufferPointer+0x28>)
 8015ff0:	4293      	cmp	r3, r2
 8015ff2:	d102      	bne.n	8015ffa <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8015ff4:	4b06      	ldr	r3, [pc, #24]	; (8016010 <IncreaseBufferPointer+0x2c>)
 8015ff6:	607b      	str	r3, [r7, #4]
 8015ff8:	e002      	b.n	8016000 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	3304      	adds	r3, #4
 8015ffe:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8016000:	687b      	ldr	r3, [r7, #4]
}
 8016002:	4618      	mov	r0, r3
 8016004:	370c      	adds	r7, #12
 8016006:	46bd      	mov	sp, r7
 8016008:	bc80      	pop	{r7}
 801600a:	4770      	bx	lr
 801600c:	20004038 	.word	0x20004038
 8016010:	20004028 	.word	0x20004028

08016014 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8016014:	b480      	push	{r7}
 8016016:	b083      	sub	sp, #12
 8016018:	af00      	add	r7, sp, #0
 801601a:	4603      	mov	r3, r0
 801601c:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801601e:	79fb      	ldrb	r3, [r7, #7]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d101      	bne.n	8016028 <IsListEmpty+0x14>
    {
        return true;
 8016024:	2301      	movs	r3, #1
 8016026:	e000      	b.n	801602a <IsListEmpty+0x16>
    }
    return false;
 8016028:	2300      	movs	r3, #0
}
 801602a:	4618      	mov	r0, r3
 801602c:	370c      	adds	r7, #12
 801602e:	46bd      	mov	sp, r7
 8016030:	bc80      	pop	{r7}
 8016032:	4770      	bx	lr

08016034 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8016034:	b480      	push	{r7}
 8016036:	b083      	sub	sp, #12
 8016038:	af00      	add	r7, sp, #0
 801603a:	4603      	mov	r3, r0
 801603c:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801603e:	79fb      	ldrb	r3, [r7, #7]
 8016040:	2b04      	cmp	r3, #4
 8016042:	d901      	bls.n	8016048 <IsListFull+0x14>
    {
        return true;
 8016044:	2301      	movs	r3, #1
 8016046:	e000      	b.n	801604a <IsListFull+0x16>
    }
    return false;
 8016048:	2300      	movs	r3, #0
}
 801604a:	4618      	mov	r0, r3
 801604c:	370c      	adds	r7, #12
 801604e:	46bd      	mov	sp, r7
 8016050:	bc80      	pop	{r7}
 8016052:	4770      	bx	lr

08016054 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8016054:	b580      	push	{r7, lr}
 8016056:	b086      	sub	sp, #24
 8016058:	af00      	add	r7, sp, #0
 801605a:	4603      	mov	r3, r0
 801605c:	60b9      	str	r1, [r7, #8]
 801605e:	607a      	str	r2, [r7, #4]
 8016060:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8016062:	68bb      	ldr	r3, [r7, #8]
 8016064:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8016066:	4b13      	ldr	r3, [pc, #76]	; (80160b4 <GetElement+0x60>)
 8016068:	f893 3020 	ldrb.w	r3, [r3, #32]
 801606c:	4618      	mov	r0, r3
 801606e:	f7ff ffd1 	bl	8016014 <IsListEmpty>
 8016072:	4603      	mov	r3, r0
 8016074:	2b00      	cmp	r3, #0
 8016076:	d001      	beq.n	801607c <GetElement+0x28>
    {
        return NULL;
 8016078:	2300      	movs	r3, #0
 801607a:	e017      	b.n	80160ac <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 801607c:	2300      	movs	r3, #0
 801607e:	74fb      	strb	r3, [r7, #19]
 8016080:	e00d      	b.n	801609e <GetElement+0x4a>
    {
        if( element->Request == request )
 8016082:	697b      	ldr	r3, [r7, #20]
 8016084:	781b      	ldrb	r3, [r3, #0]
 8016086:	7bfa      	ldrb	r2, [r7, #15]
 8016088:	429a      	cmp	r2, r3
 801608a:	d101      	bne.n	8016090 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 801608c:	697b      	ldr	r3, [r7, #20]
 801608e:	e00d      	b.n	80160ac <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8016090:	6978      	ldr	r0, [r7, #20]
 8016092:	f7ff ffa7 	bl	8015fe4 <IncreaseBufferPointer>
 8016096:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8016098:	7cfb      	ldrb	r3, [r7, #19]
 801609a:	3301      	adds	r3, #1
 801609c:	74fb      	strb	r3, [r7, #19]
 801609e:	4b05      	ldr	r3, [pc, #20]	; (80160b4 <GetElement+0x60>)
 80160a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80160a4:	7cfa      	ldrb	r2, [r7, #19]
 80160a6:	429a      	cmp	r2, r3
 80160a8:	d3eb      	bcc.n	8016082 <GetElement+0x2e>
    }

    return NULL;
 80160aa:	2300      	movs	r3, #0
}
 80160ac:	4618      	mov	r0, r3
 80160ae:	3718      	adds	r7, #24
 80160b0:	46bd      	mov	sp, r7
 80160b2:	bd80      	pop	{r7, pc}
 80160b4:	2000401c 	.word	0x2000401c

080160b8 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 80160b8:	b580      	push	{r7, lr}
 80160ba:	b082      	sub	sp, #8
 80160bc:	af00      	add	r7, sp, #0
 80160be:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 80160c0:	4a0c      	ldr	r2, [pc, #48]	; (80160f4 <LoRaMacConfirmQueueInit+0x3c>)
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 80160c6:	4b0b      	ldr	r3, [pc, #44]	; (80160f4 <LoRaMacConfirmQueueInit+0x3c>)
 80160c8:	2200      	movs	r2, #0
 80160ca:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80160ce:	4b09      	ldr	r3, [pc, #36]	; (80160f4 <LoRaMacConfirmQueueInit+0x3c>)
 80160d0:	4a09      	ldr	r2, [pc, #36]	; (80160f8 <LoRaMacConfirmQueueInit+0x40>)
 80160d2:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80160d4:	4b07      	ldr	r3, [pc, #28]	; (80160f4 <LoRaMacConfirmQueueInit+0x3c>)
 80160d6:	4a08      	ldr	r2, [pc, #32]	; (80160f8 <LoRaMacConfirmQueueInit+0x40>)
 80160d8:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 80160da:	2214      	movs	r2, #20
 80160dc:	21ff      	movs	r1, #255	; 0xff
 80160de:	4806      	ldr	r0, [pc, #24]	; (80160f8 <LoRaMacConfirmQueueInit+0x40>)
 80160e0:	f005 fa84 	bl	801b5ec <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80160e4:	4b03      	ldr	r3, [pc, #12]	; (80160f4 <LoRaMacConfirmQueueInit+0x3c>)
 80160e6:	2201      	movs	r2, #1
 80160e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80160ec:	bf00      	nop
 80160ee:	3708      	adds	r7, #8
 80160f0:	46bd      	mov	sp, r7
 80160f2:	bd80      	pop	{r7, pc}
 80160f4:	2000401c 	.word	0x2000401c
 80160f8:	20004028 	.word	0x20004028

080160fc <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80160fc:	b580      	push	{r7, lr}
 80160fe:	b082      	sub	sp, #8
 8016100:	af00      	add	r7, sp, #0
 8016102:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8016104:	4b19      	ldr	r3, [pc, #100]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 8016106:	f893 3020 	ldrb.w	r3, [r3, #32]
 801610a:	4618      	mov	r0, r3
 801610c:	f7ff ff92 	bl	8016034 <IsListFull>
 8016110:	4603      	mov	r3, r0
 8016112:	2b00      	cmp	r3, #0
 8016114:	d001      	beq.n	801611a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8016116:	2300      	movs	r3, #0
 8016118:	e023      	b.n	8016162 <LoRaMacConfirmQueueAdd+0x66>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801611a:	4b14      	ldr	r3, [pc, #80]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 801611c:	689b      	ldr	r3, [r3, #8]
 801611e:	687a      	ldr	r2, [r7, #4]
 8016120:	7812      	ldrb	r2, [r2, #0]
 8016122:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8016124:	4b11      	ldr	r3, [pc, #68]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 8016126:	689b      	ldr	r3, [r3, #8]
 8016128:	687a      	ldr	r2, [r7, #4]
 801612a:	7852      	ldrb	r2, [r2, #1]
 801612c:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801612e:	4b0f      	ldr	r3, [pc, #60]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 8016130:	689b      	ldr	r3, [r3, #8]
 8016132:	687a      	ldr	r2, [r7, #4]
 8016134:	78d2      	ldrb	r2, [r2, #3]
 8016136:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8016138:	4b0c      	ldr	r3, [pc, #48]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 801613a:	689b      	ldr	r3, [r3, #8]
 801613c:	2200      	movs	r2, #0
 801613e:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8016140:	4b0a      	ldr	r3, [pc, #40]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 8016142:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016146:	3301      	adds	r3, #1
 8016148:	b2da      	uxtb	r2, r3
 801614a:	4b08      	ldr	r3, [pc, #32]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 801614c:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8016150:	4b06      	ldr	r3, [pc, #24]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 8016152:	689b      	ldr	r3, [r3, #8]
 8016154:	4618      	mov	r0, r3
 8016156:	f7ff ff45 	bl	8015fe4 <IncreaseBufferPointer>
 801615a:	4603      	mov	r3, r0
 801615c:	4a03      	ldr	r2, [pc, #12]	; (801616c <LoRaMacConfirmQueueAdd+0x70>)
 801615e:	6093      	str	r3, [r2, #8]

    return true;
 8016160:	2301      	movs	r3, #1
}
 8016162:	4618      	mov	r0, r3
 8016164:	3708      	adds	r7, #8
 8016166:	46bd      	mov	sp, r7
 8016168:	bd80      	pop	{r7, pc}
 801616a:	bf00      	nop
 801616c:	2000401c 	.word	0x2000401c

08016170 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8016170:	b580      	push	{r7, lr}
 8016172:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8016174:	4b0e      	ldr	r3, [pc, #56]	; (80161b0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8016176:	f893 3020 	ldrb.w	r3, [r3, #32]
 801617a:	4618      	mov	r0, r3
 801617c:	f7ff ff4a 	bl	8016014 <IsListEmpty>
 8016180:	4603      	mov	r3, r0
 8016182:	2b00      	cmp	r3, #0
 8016184:	d001      	beq.n	801618a <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8016186:	2300      	movs	r3, #0
 8016188:	e010      	b.n	80161ac <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 801618a:	4b09      	ldr	r3, [pc, #36]	; (80161b0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801618c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016190:	3b01      	subs	r3, #1
 8016192:	b2da      	uxtb	r2, r3
 8016194:	4b06      	ldr	r3, [pc, #24]	; (80161b0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8016196:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 801619a:	4b05      	ldr	r3, [pc, #20]	; (80161b0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801619c:	685b      	ldr	r3, [r3, #4]
 801619e:	4618      	mov	r0, r3
 80161a0:	f7ff ff20 	bl	8015fe4 <IncreaseBufferPointer>
 80161a4:	4603      	mov	r3, r0
 80161a6:	4a02      	ldr	r2, [pc, #8]	; (80161b0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80161a8:	6053      	str	r3, [r2, #4]

    return true;
 80161aa:	2301      	movs	r3, #1
}
 80161ac:	4618      	mov	r0, r3
 80161ae:	bd80      	pop	{r7, pc}
 80161b0:	2000401c 	.word	0x2000401c

080161b4 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80161b4:	b580      	push	{r7, lr}
 80161b6:	b084      	sub	sp, #16
 80161b8:	af00      	add	r7, sp, #0
 80161ba:	4603      	mov	r3, r0
 80161bc:	460a      	mov	r2, r1
 80161be:	71fb      	strb	r3, [r7, #7]
 80161c0:	4613      	mov	r3, r2
 80161c2:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80161c4:	2300      	movs	r3, #0
 80161c6:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80161c8:	4b10      	ldr	r3, [pc, #64]	; (801620c <LoRaMacConfirmQueueSetStatus+0x58>)
 80161ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80161ce:	4618      	mov	r0, r3
 80161d0:	f7ff ff20 	bl	8016014 <IsListEmpty>
 80161d4:	4603      	mov	r3, r0
 80161d6:	f083 0301 	eor.w	r3, r3, #1
 80161da:	b2db      	uxtb	r3, r3
 80161dc:	2b00      	cmp	r3, #0
 80161de:	d011      	beq.n	8016204 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80161e0:	4b0a      	ldr	r3, [pc, #40]	; (801620c <LoRaMacConfirmQueueSetStatus+0x58>)
 80161e2:	6859      	ldr	r1, [r3, #4]
 80161e4:	4b09      	ldr	r3, [pc, #36]	; (801620c <LoRaMacConfirmQueueSetStatus+0x58>)
 80161e6:	689a      	ldr	r2, [r3, #8]
 80161e8:	79bb      	ldrb	r3, [r7, #6]
 80161ea:	4618      	mov	r0, r3
 80161ec:	f7ff ff32 	bl	8016054 <GetElement>
 80161f0:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80161f2:	68fb      	ldr	r3, [r7, #12]
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	d005      	beq.n	8016204 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80161f8:	68fb      	ldr	r3, [r7, #12]
 80161fa:	79fa      	ldrb	r2, [r7, #7]
 80161fc:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80161fe:	68fb      	ldr	r3, [r7, #12]
 8016200:	2201      	movs	r2, #1
 8016202:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8016204:	bf00      	nop
 8016206:	3710      	adds	r7, #16
 8016208:	46bd      	mov	sp, r7
 801620a:	bd80      	pop	{r7, pc}
 801620c:	2000401c 	.word	0x2000401c

08016210 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8016210:	b580      	push	{r7, lr}
 8016212:	b084      	sub	sp, #16
 8016214:	af00      	add	r7, sp, #0
 8016216:	4603      	mov	r3, r0
 8016218:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 801621a:	2300      	movs	r3, #0
 801621c:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801621e:	4b10      	ldr	r3, [pc, #64]	; (8016260 <LoRaMacConfirmQueueGetStatus+0x50>)
 8016220:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016224:	4618      	mov	r0, r3
 8016226:	f7ff fef5 	bl	8016014 <IsListEmpty>
 801622a:	4603      	mov	r3, r0
 801622c:	f083 0301 	eor.w	r3, r3, #1
 8016230:	b2db      	uxtb	r3, r3
 8016232:	2b00      	cmp	r3, #0
 8016234:	d00e      	beq.n	8016254 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8016236:	4b0a      	ldr	r3, [pc, #40]	; (8016260 <LoRaMacConfirmQueueGetStatus+0x50>)
 8016238:	6859      	ldr	r1, [r3, #4]
 801623a:	4b09      	ldr	r3, [pc, #36]	; (8016260 <LoRaMacConfirmQueueGetStatus+0x50>)
 801623c:	689a      	ldr	r2, [r3, #8]
 801623e:	79fb      	ldrb	r3, [r7, #7]
 8016240:	4618      	mov	r0, r3
 8016242:	f7ff ff07 	bl	8016054 <GetElement>
 8016246:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8016248:	68fb      	ldr	r3, [r7, #12]
 801624a:	2b00      	cmp	r3, #0
 801624c:	d002      	beq.n	8016254 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801624e:	68fb      	ldr	r3, [r7, #12]
 8016250:	785b      	ldrb	r3, [r3, #1]
 8016252:	e000      	b.n	8016256 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8016254:	2301      	movs	r3, #1
}
 8016256:	4618      	mov	r0, r3
 8016258:	3710      	adds	r7, #16
 801625a:	46bd      	mov	sp, r7
 801625c:	bd80      	pop	{r7, pc}
 801625e:	bf00      	nop
 8016260:	2000401c 	.word	0x2000401c

08016264 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8016264:	b580      	push	{r7, lr}
 8016266:	b084      	sub	sp, #16
 8016268:	af00      	add	r7, sp, #0
 801626a:	4603      	mov	r3, r0
 801626c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801626e:	4b16      	ldr	r3, [pc, #88]	; (80162c8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8016270:	685b      	ldr	r3, [r3, #4]
 8016272:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8016274:	4a14      	ldr	r2, [pc, #80]	; (80162c8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8016276:	79fb      	ldrb	r3, [r7, #7]
 8016278:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801627c:	4b12      	ldr	r3, [pc, #72]	; (80162c8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801627e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016282:	4618      	mov	r0, r3
 8016284:	f7ff fec6 	bl	8016014 <IsListEmpty>
 8016288:	4603      	mov	r3, r0
 801628a:	f083 0301 	eor.w	r3, r3, #1
 801628e:	b2db      	uxtb	r3, r3
 8016290:	2b00      	cmp	r3, #0
 8016292:	d015      	beq.n	80162c0 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	79fa      	ldrb	r2, [r7, #7]
 8016298:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 801629a:	68fb      	ldr	r3, [r7, #12]
 801629c:	78db      	ldrb	r3, [r3, #3]
 801629e:	f083 0301 	eor.w	r3, r3, #1
 80162a2:	b2db      	uxtb	r3, r3
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	d002      	beq.n	80162ae <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80162a8:	68fb      	ldr	r3, [r7, #12]
 80162aa:	2201      	movs	r2, #1
 80162ac:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 80162ae:	68f8      	ldr	r0, [r7, #12]
 80162b0:	f7ff fe98 	bl	8015fe4 <IncreaseBufferPointer>
 80162b4:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80162b6:	4b04      	ldr	r3, [pc, #16]	; (80162c8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80162b8:	689b      	ldr	r3, [r3, #8]
 80162ba:	68fa      	ldr	r2, [r7, #12]
 80162bc:	429a      	cmp	r2, r3
 80162be:	d1e9      	bne.n	8016294 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80162c0:	bf00      	nop
 80162c2:	3710      	adds	r7, #16
 80162c4:	46bd      	mov	sp, r7
 80162c6:	bd80      	pop	{r7, pc}
 80162c8:	2000401c 	.word	0x2000401c

080162cc <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80162cc:	b580      	push	{r7, lr}
 80162ce:	b082      	sub	sp, #8
 80162d0:	af00      	add	r7, sp, #0
 80162d2:	4603      	mov	r3, r0
 80162d4:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80162d6:	4b09      	ldr	r3, [pc, #36]	; (80162fc <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80162d8:	6859      	ldr	r1, [r3, #4]
 80162da:	4b08      	ldr	r3, [pc, #32]	; (80162fc <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80162dc:	689a      	ldr	r2, [r3, #8]
 80162de:	79fb      	ldrb	r3, [r7, #7]
 80162e0:	4618      	mov	r0, r3
 80162e2:	f7ff feb7 	bl	8016054 <GetElement>
 80162e6:	4603      	mov	r3, r0
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d001      	beq.n	80162f0 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80162ec:	2301      	movs	r3, #1
 80162ee:	e000      	b.n	80162f2 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80162f0:	2300      	movs	r3, #0
}
 80162f2:	4618      	mov	r0, r3
 80162f4:	3708      	adds	r7, #8
 80162f6:	46bd      	mov	sp, r7
 80162f8:	bd80      	pop	{r7, pc}
 80162fa:	bf00      	nop
 80162fc:	2000401c 	.word	0x2000401c

08016300 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8016300:	b580      	push	{r7, lr}
 8016302:	b084      	sub	sp, #16
 8016304:	af00      	add	r7, sp, #0
 8016306:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8016308:	4b22      	ldr	r3, [pc, #136]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 801630a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801630e:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8016310:	2300      	movs	r3, #0
 8016312:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8016314:	2300      	movs	r3, #0
 8016316:	73fb      	strb	r3, [r7, #15]
 8016318:	e032      	b.n	8016380 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 801631a:	4b1e      	ldr	r3, [pc, #120]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 801631c:	685b      	ldr	r3, [r3, #4]
 801631e:	781a      	ldrb	r2, [r3, #0]
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8016324:	4b1b      	ldr	r3, [pc, #108]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 8016326:	685b      	ldr	r3, [r3, #4]
 8016328:	785a      	ldrb	r2, [r3, #1]
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 801632e:	4b19      	ldr	r3, [pc, #100]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 8016330:	685b      	ldr	r3, [r3, #4]
 8016332:	789b      	ldrb	r3, [r3, #2]
 8016334:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8016336:	7b7b      	ldrb	r3, [r7, #13]
 8016338:	2b00      	cmp	r3, #0
 801633a:	d005      	beq.n	8016348 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 801633c:	4b15      	ldr	r3, [pc, #84]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 801633e:	681b      	ldr	r3, [r3, #0]
 8016340:	689b      	ldr	r3, [r3, #8]
 8016342:	6878      	ldr	r0, [r7, #4]
 8016344:	4798      	blx	r3
 8016346:	e00b      	b.n	8016360 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8016348:	4b12      	ldr	r3, [pc, #72]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 801634a:	685b      	ldr	r3, [r3, #4]
 801634c:	781b      	ldrb	r3, [r3, #0]
 801634e:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8016350:	4b10      	ldr	r3, [pc, #64]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 8016352:	685b      	ldr	r3, [r3, #4]
 8016354:	785b      	ldrb	r3, [r3, #1]
 8016356:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8016358:	4b0e      	ldr	r3, [pc, #56]	; (8016394 <LoRaMacConfirmQueueHandleCb+0x94>)
 801635a:	685b      	ldr	r3, [r3, #4]
 801635c:	78db      	ldrb	r3, [r3, #3]
 801635e:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8016360:	f7ff ff06 	bl	8016170 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8016364:	7b7b      	ldrb	r3, [r7, #13]
 8016366:	f083 0301 	eor.w	r3, r3, #1
 801636a:	b2db      	uxtb	r3, r3
 801636c:	2b00      	cmp	r3, #0
 801636e:	d004      	beq.n	801637a <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8016370:	f107 0308 	add.w	r3, r7, #8
 8016374:	4618      	mov	r0, r3
 8016376:	f7ff fec1 	bl	80160fc <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 801637a:	7bfb      	ldrb	r3, [r7, #15]
 801637c:	3301      	adds	r3, #1
 801637e:	73fb      	strb	r3, [r7, #15]
 8016380:	7bfa      	ldrb	r2, [r7, #15]
 8016382:	7bbb      	ldrb	r3, [r7, #14]
 8016384:	429a      	cmp	r2, r3
 8016386:	d3c8      	bcc.n	801631a <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8016388:	bf00      	nop
 801638a:	bf00      	nop
 801638c:	3710      	adds	r7, #16
 801638e:	46bd      	mov	sp, r7
 8016390:	bd80      	pop	{r7, pc}
 8016392:	bf00      	nop
 8016394:	2000401c 	.word	0x2000401c

08016398 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8016398:	b480      	push	{r7}
 801639a:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 801639c:	4b03      	ldr	r3, [pc, #12]	; (80163ac <LoRaMacConfirmQueueGetCnt+0x14>)
 801639e:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 80163a2:	4618      	mov	r0, r3
 80163a4:	46bd      	mov	sp, r7
 80163a6:	bc80      	pop	{r7}
 80163a8:	4770      	bx	lr
 80163aa:	bf00      	nop
 80163ac:	2000401c 	.word	0x2000401c

080163b0 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80163b0:	b580      	push	{r7, lr}
 80163b2:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80163b4:	4b06      	ldr	r3, [pc, #24]	; (80163d0 <LoRaMacConfirmQueueIsFull+0x20>)
 80163b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80163ba:	4618      	mov	r0, r3
 80163bc:	f7ff fe3a 	bl	8016034 <IsListFull>
 80163c0:	4603      	mov	r3, r0
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d001      	beq.n	80163ca <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80163c6:	2301      	movs	r3, #1
 80163c8:	e000      	b.n	80163cc <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80163ca:	2300      	movs	r3, #0
    }
}
 80163cc:	4618      	mov	r0, r3
 80163ce:	bd80      	pop	{r7, pc}
 80163d0:	2000401c 	.word	0x2000401c

080163d4 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80163d4:	b580      	push	{r7, lr}
 80163d6:	b08e      	sub	sp, #56	; 0x38
 80163d8:	af00      	add	r7, sp, #0
 80163da:	60f8      	str	r0, [r7, #12]
 80163dc:	607b      	str	r3, [r7, #4]
 80163de:	460b      	mov	r3, r1
 80163e0:	817b      	strh	r3, [r7, #10]
 80163e2:	4613      	mov	r3, r2
 80163e4:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80163e6:	68fb      	ldr	r3, [r7, #12]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d101      	bne.n	80163f0 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80163ec:	230a      	movs	r3, #10
 80163ee:	e086      	b.n	80164fe <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 80163f0:	2300      	movs	r3, #0
 80163f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 80163f6:	2301      	movs	r3, #1
 80163f8:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 80163fa:	2300      	movs	r3, #0
 80163fc:	623b      	str	r3, [r7, #32]
 80163fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8016402:	2200      	movs	r2, #0
 8016404:	601a      	str	r2, [r3, #0]
 8016406:	605a      	str	r2, [r3, #4]
 8016408:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 801640a:	2300      	movs	r3, #0
 801640c:	613b      	str	r3, [r7, #16]
 801640e:	f107 0314 	add.w	r3, r7, #20
 8016412:	2200      	movs	r2, #0
 8016414:	601a      	str	r2, [r3, #0]
 8016416:	605a      	str	r2, [r3, #4]
 8016418:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 801641a:	2301      	movs	r3, #1
 801641c:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801641e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016422:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	b2db      	uxtb	r3, r3
 8016428:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	0a1b      	lsrs	r3, r3, #8
 801642e:	b2db      	uxtb	r3, r3
 8016430:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	0c1b      	lsrs	r3, r3, #16
 8016436:	b2db      	uxtb	r3, r3
 8016438:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	0e1b      	lsrs	r3, r3, #24
 801643e:	b2db      	uxtb	r3, r3
 8016440:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8016442:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016444:	b2db      	uxtb	r3, r3
 8016446:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8016448:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801644a:	0a1b      	lsrs	r3, r3, #8
 801644c:	b2db      	uxtb	r3, r3
 801644e:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8016450:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016452:	0c1b      	lsrs	r3, r3, #16
 8016454:	b2db      	uxtb	r3, r3
 8016456:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8016458:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801645a:	0e1b      	lsrs	r3, r3, #24
 801645c:	b2db      	uxtb	r3, r3
 801645e:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8016460:	e048      	b.n	80164f4 <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8016462:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016464:	b2db      	uxtb	r3, r3
 8016466:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8016468:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801646a:	3301      	adds	r3, #1
 801646c:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 801646e:	f107 0320 	add.w	r3, r7, #32
 8016472:	7a7a      	ldrb	r2, [r7, #9]
 8016474:	f107 0010 	add.w	r0, r7, #16
 8016478:	2110      	movs	r1, #16
 801647a:	f7f8 fdbe 	bl	800effa <SecureElementAesEncrypt>
 801647e:	4603      	mov	r3, r0
 8016480:	2b00      	cmp	r3, #0
 8016482:	d001      	beq.n	8016488 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016484:	230f      	movs	r3, #15
 8016486:	e03a      	b.n	80164fe <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8016488:	2300      	movs	r3, #0
 801648a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801648e:	e01e      	b.n	80164ce <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8016490:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8016494:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8016498:	4413      	add	r3, r2
 801649a:	461a      	mov	r2, r3
 801649c:	68fb      	ldr	r3, [r7, #12]
 801649e:	4413      	add	r3, r2
 80164a0:	7819      	ldrb	r1, [r3, #0]
 80164a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80164a6:	3338      	adds	r3, #56	; 0x38
 80164a8:	443b      	add	r3, r7
 80164aa:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80164ae:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 80164b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80164b6:	4403      	add	r3, r0
 80164b8:	4618      	mov	r0, r3
 80164ba:	68fb      	ldr	r3, [r7, #12]
 80164bc:	4403      	add	r3, r0
 80164be:	404a      	eors	r2, r1
 80164c0:	b2d2      	uxtb	r2, r2
 80164c2:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80164c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80164c8:	3301      	adds	r3, #1
 80164ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80164ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80164d2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80164d6:	2a10      	cmp	r2, #16
 80164d8:	bfa8      	it	ge
 80164da:	2210      	movge	r2, #16
 80164dc:	b212      	sxth	r2, r2
 80164de:	4293      	cmp	r3, r2
 80164e0:	dbd6      	blt.n	8016490 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 80164e2:	897b      	ldrh	r3, [r7, #10]
 80164e4:	3b10      	subs	r3, #16
 80164e6:	b29b      	uxth	r3, r3
 80164e8:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80164ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80164ee:	3310      	adds	r3, #16
 80164f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 80164f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	dcb2      	bgt.n	8016462 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80164fc:	2300      	movs	r3, #0
}
 80164fe:	4618      	mov	r0, r3
 8016500:	3738      	adds	r7, #56	; 0x38
 8016502:	46bd      	mov	sp, r7
 8016504:	bd80      	pop	{r7, pc}

08016506 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8016506:	b490      	push	{r4, r7}
 8016508:	b082      	sub	sp, #8
 801650a:	af00      	add	r7, sp, #0
 801650c:	4604      	mov	r4, r0
 801650e:	4608      	mov	r0, r1
 8016510:	4611      	mov	r1, r2
 8016512:	461a      	mov	r2, r3
 8016514:	4623      	mov	r3, r4
 8016516:	80fb      	strh	r3, [r7, #6]
 8016518:	4603      	mov	r3, r0
 801651a:	717b      	strb	r3, [r7, #5]
 801651c:	460b      	mov	r3, r1
 801651e:	713b      	strb	r3, [r7, #4]
 8016520:	4613      	mov	r3, r2
 8016522:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8016524:	69bb      	ldr	r3, [r7, #24]
 8016526:	2b00      	cmp	r3, #0
 8016528:	d101      	bne.n	801652e <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801652a:	230a      	movs	r3, #10
 801652c:	e04e      	b.n	80165cc <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801652e:	69bb      	ldr	r3, [r7, #24]
 8016530:	2249      	movs	r2, #73	; 0x49
 8016532:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8016534:	69bb      	ldr	r3, [r7, #24]
 8016536:	3301      	adds	r3, #1
 8016538:	2200      	movs	r2, #0
 801653a:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 801653c:	69bb      	ldr	r3, [r7, #24]
 801653e:	3302      	adds	r3, #2
 8016540:	2200      	movs	r2, #0
 8016542:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8016544:	69bb      	ldr	r3, [r7, #24]
 8016546:	3303      	adds	r3, #3
 8016548:	2200      	movs	r2, #0
 801654a:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 801654c:	69bb      	ldr	r3, [r7, #24]
 801654e:	3304      	adds	r3, #4
 8016550:	2200      	movs	r2, #0
 8016552:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8016554:	69bb      	ldr	r3, [r7, #24]
 8016556:	3305      	adds	r3, #5
 8016558:	78fa      	ldrb	r2, [r7, #3]
 801655a:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 801655c:	69bb      	ldr	r3, [r7, #24]
 801655e:	3306      	adds	r3, #6
 8016560:	693a      	ldr	r2, [r7, #16]
 8016562:	b2d2      	uxtb	r2, r2
 8016564:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8016566:	693b      	ldr	r3, [r7, #16]
 8016568:	0a1a      	lsrs	r2, r3, #8
 801656a:	69bb      	ldr	r3, [r7, #24]
 801656c:	3307      	adds	r3, #7
 801656e:	b2d2      	uxtb	r2, r2
 8016570:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8016572:	693b      	ldr	r3, [r7, #16]
 8016574:	0c1a      	lsrs	r2, r3, #16
 8016576:	69bb      	ldr	r3, [r7, #24]
 8016578:	3308      	adds	r3, #8
 801657a:	b2d2      	uxtb	r2, r2
 801657c:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801657e:	693b      	ldr	r3, [r7, #16]
 8016580:	0e1a      	lsrs	r2, r3, #24
 8016582:	69bb      	ldr	r3, [r7, #24]
 8016584:	3309      	adds	r3, #9
 8016586:	b2d2      	uxtb	r2, r2
 8016588:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 801658a:	69bb      	ldr	r3, [r7, #24]
 801658c:	330a      	adds	r3, #10
 801658e:	697a      	ldr	r2, [r7, #20]
 8016590:	b2d2      	uxtb	r2, r2
 8016592:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8016594:	697b      	ldr	r3, [r7, #20]
 8016596:	0a1a      	lsrs	r2, r3, #8
 8016598:	69bb      	ldr	r3, [r7, #24]
 801659a:	330b      	adds	r3, #11
 801659c:	b2d2      	uxtb	r2, r2
 801659e:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80165a0:	697b      	ldr	r3, [r7, #20]
 80165a2:	0c1a      	lsrs	r2, r3, #16
 80165a4:	69bb      	ldr	r3, [r7, #24]
 80165a6:	330c      	adds	r3, #12
 80165a8:	b2d2      	uxtb	r2, r2
 80165aa:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80165ac:	697b      	ldr	r3, [r7, #20]
 80165ae:	0e1a      	lsrs	r2, r3, #24
 80165b0:	69bb      	ldr	r3, [r7, #24]
 80165b2:	330d      	adds	r3, #13
 80165b4:	b2d2      	uxtb	r2, r2
 80165b6:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80165b8:	69bb      	ldr	r3, [r7, #24]
 80165ba:	330e      	adds	r3, #14
 80165bc:	2200      	movs	r2, #0
 80165be:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80165c0:	69bb      	ldr	r3, [r7, #24]
 80165c2:	330f      	adds	r3, #15
 80165c4:	88fa      	ldrh	r2, [r7, #6]
 80165c6:	b2d2      	uxtb	r2, r2
 80165c8:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80165ca:	2300      	movs	r3, #0
}
 80165cc:	4618      	mov	r0, r3
 80165ce:	3708      	adds	r7, #8
 80165d0:	46bd      	mov	sp, r7
 80165d2:	bc90      	pop	{r4, r7}
 80165d4:	4770      	bx	lr

080165d6 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80165d6:	b590      	push	{r4, r7, lr}
 80165d8:	b08b      	sub	sp, #44	; 0x2c
 80165da:	af04      	add	r7, sp, #16
 80165dc:	6078      	str	r0, [r7, #4]
 80165de:	4608      	mov	r0, r1
 80165e0:	4611      	mov	r1, r2
 80165e2:	461a      	mov	r2, r3
 80165e4:	4603      	mov	r3, r0
 80165e6:	807b      	strh	r3, [r7, #2]
 80165e8:	460b      	mov	r3, r1
 80165ea:	707b      	strb	r3, [r7, #1]
 80165ec:	4613      	mov	r3, r2
 80165ee:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80165f0:	687b      	ldr	r3, [r7, #4]
 80165f2:	2b00      	cmp	r3, #0
 80165f4:	d002      	beq.n	80165fc <ComputeCmacB0+0x26>
 80165f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d101      	bne.n	8016600 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80165fc:	230a      	movs	r3, #10
 80165fe:	e024      	b.n	801664a <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8016600:	887b      	ldrh	r3, [r7, #2]
 8016602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016606:	d901      	bls.n	801660c <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8016608:	230e      	movs	r3, #14
 801660a:	e01e      	b.n	801664a <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801660c:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8016610:	783a      	ldrb	r2, [r7, #0]
 8016612:	7879      	ldrb	r1, [r7, #1]
 8016614:	8878      	ldrh	r0, [r7, #2]
 8016616:	f107 0308 	add.w	r3, r7, #8
 801661a:	9302      	str	r3, [sp, #8]
 801661c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801661e:	9301      	str	r3, [sp, #4]
 8016620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016622:	9300      	str	r3, [sp, #0]
 8016624:	4623      	mov	r3, r4
 8016626:	f7ff ff6e 	bl	8016506 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 801662a:	7879      	ldrb	r1, [r7, #1]
 801662c:	887a      	ldrh	r2, [r7, #2]
 801662e:	f107 0008 	add.w	r0, r7, #8
 8016632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016634:	9300      	str	r3, [sp, #0]
 8016636:	460b      	mov	r3, r1
 8016638:	6879      	ldr	r1, [r7, #4]
 801663a:	f7f8 fc91 	bl	800ef60 <SecureElementComputeAesCmac>
 801663e:	4603      	mov	r3, r0
 8016640:	2b00      	cmp	r3, #0
 8016642:	d001      	beq.n	8016648 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016644:	230f      	movs	r3, #15
 8016646:	e000      	b.n	801664a <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8016648:	2300      	movs	r3, #0
}
 801664a:	4618      	mov	r0, r3
 801664c:	371c      	adds	r7, #28
 801664e:	46bd      	mov	sp, r7
 8016650:	bd90      	pop	{r4, r7, pc}

08016652 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8016652:	b590      	push	{r4, r7, lr}
 8016654:	b0cd      	sub	sp, #308	; 0x134
 8016656:	af04      	add	r7, sp, #16
 8016658:	f507 7490 	add.w	r4, r7, #288	; 0x120
 801665c:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 8016660:	6020      	str	r0, [r4, #0]
 8016662:	460c      	mov	r4, r1
 8016664:	4610      	mov	r0, r2
 8016666:	4619      	mov	r1, r3
 8016668:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801666c:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8016670:	4622      	mov	r2, r4
 8016672:	801a      	strh	r2, [r3, #0]
 8016674:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8016678:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 801667c:	4602      	mov	r2, r0
 801667e:	701a      	strb	r2, [r3, #0]
 8016680:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8016684:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8016688:	460a      	mov	r2, r1
 801668a:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 801668c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8016690:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8016694:	681b      	ldr	r3, [r3, #0]
 8016696:	2b00      	cmp	r3, #0
 8016698:	d101      	bne.n	801669e <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801669a:	230a      	movs	r3, #10
 801669c:	e063      	b.n	8016766 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801669e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80166a2:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 80166a6:	881b      	ldrh	r3, [r3, #0]
 80166a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80166ac:	d901      	bls.n	80166b2 <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80166ae:	230e      	movs	r3, #14
 80166b0:	e059      	b.n	8016766 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80166b2:	f107 030c 	add.w	r3, r7, #12
 80166b6:	f44f 7288 	mov.w	r2, #272	; 0x110
 80166ba:	2100      	movs	r1, #0
 80166bc:	4618      	mov	r0, r3
 80166be:	f004 ff95 	bl	801b5ec <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80166c2:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 80166c6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80166ca:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80166ce:	781a      	ldrb	r2, [r3, #0]
 80166d0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80166d4:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 80166d8:	7819      	ldrb	r1, [r3, #0]
 80166da:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80166de:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 80166e2:	8818      	ldrh	r0, [r3, #0]
 80166e4:	f107 030c 	add.w	r3, r7, #12
 80166e8:	9302      	str	r3, [sp, #8]
 80166ea:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80166ee:	9301      	str	r3, [sp, #4]
 80166f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80166f4:	9300      	str	r3, [sp, #0]
 80166f6:	4623      	mov	r3, r4
 80166f8:	f7ff ff05 	bl	8016506 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80166fc:	f107 030c 	add.w	r3, r7, #12
 8016700:	3310      	adds	r3, #16
 8016702:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8016706:	f5a2 728f 	sub.w	r2, r2, #286	; 0x11e
 801670a:	8812      	ldrh	r2, [r2, #0]
 801670c:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8016710:	f5a1 718e 	sub.w	r1, r1, #284	; 0x11c
 8016714:	6809      	ldr	r1, [r1, #0]
 8016716:	4618      	mov	r0, r3
 8016718:	f004 ff2d 	bl	801b576 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801671c:	2306      	movs	r3, #6
 801671e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8016722:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8016726:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801672a:	881b      	ldrh	r3, [r3, #0]
 801672c:	3310      	adds	r3, #16
 801672e:	b299      	uxth	r1, r3
 8016730:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8016734:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8016738:	781b      	ldrb	r3, [r3, #0]
 801673a:	f107 000c 	add.w	r0, r7, #12
 801673e:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8016742:	f7f8 fc2b 	bl	800ef9c <SecureElementVerifyAesCmac>
 8016746:	4603      	mov	r3, r0
 8016748:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 801674c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8016750:	2b00      	cmp	r3, #0
 8016752:	d101      	bne.n	8016758 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8016754:	2300      	movs	r3, #0
 8016756:	e006      	b.n	8016766 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8016758:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 801675c:	2b01      	cmp	r3, #1
 801675e:	d101      	bne.n	8016764 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8016760:	2301      	movs	r3, #1
 8016762:	e000      	b.n	8016766 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016764:	230f      	movs	r3, #15
}
 8016766:	4618      	mov	r0, r3
 8016768:	f507 7792 	add.w	r7, r7, #292	; 0x124
 801676c:	46bd      	mov	sp, r7
 801676e:	bd90      	pop	{r4, r7, pc}

08016770 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8016770:	b480      	push	{r7}
 8016772:	b085      	sub	sp, #20
 8016774:	af00      	add	r7, sp, #0
 8016776:	4603      	mov	r3, r0
 8016778:	6039      	str	r1, [r7, #0]
 801677a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801677c:	2300      	movs	r3, #0
 801677e:	73fb      	strb	r3, [r7, #15]
 8016780:	e011      	b.n	80167a6 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8016782:	7bfb      	ldrb	r3, [r7, #15]
 8016784:	4a0c      	ldr	r2, [pc, #48]	; (80167b8 <GetKeyAddrItem+0x48>)
 8016786:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801678a:	79fa      	ldrb	r2, [r7, #7]
 801678c:	429a      	cmp	r2, r3
 801678e:	d107      	bne.n	80167a0 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8016790:	7bfb      	ldrb	r3, [r7, #15]
 8016792:	009b      	lsls	r3, r3, #2
 8016794:	4a08      	ldr	r2, [pc, #32]	; (80167b8 <GetKeyAddrItem+0x48>)
 8016796:	441a      	add	r2, r3
 8016798:	683b      	ldr	r3, [r7, #0]
 801679a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 801679c:	2300      	movs	r3, #0
 801679e:	e006      	b.n	80167ae <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80167a0:	7bfb      	ldrb	r3, [r7, #15]
 80167a2:	3301      	adds	r3, #1
 80167a4:	73fb      	strb	r3, [r7, #15]
 80167a6:	7bfb      	ldrb	r3, [r7, #15]
 80167a8:	2b01      	cmp	r3, #1
 80167aa:	d9ea      	bls.n	8016782 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80167ac:	230c      	movs	r3, #12
}
 80167ae:	4618      	mov	r0, r3
 80167b0:	3714      	adds	r7, #20
 80167b2:	46bd      	mov	sp, r7
 80167b4:	bc80      	pop	{r7}
 80167b6:	4770      	bx	lr
 80167b8:	20000104 	.word	0x20000104

080167bc <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80167bc:	b580      	push	{r7, lr}
 80167be:	b088      	sub	sp, #32
 80167c0:	af00      	add	r7, sp, #0
 80167c2:	60b9      	str	r1, [r7, #8]
 80167c4:	607a      	str	r2, [r7, #4]
 80167c6:	461a      	mov	r2, r3
 80167c8:	4603      	mov	r3, r0
 80167ca:	73fb      	strb	r3, [r7, #15]
 80167cc:	4613      	mov	r3, r2
 80167ce:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 80167d0:	2300      	movs	r3, #0
 80167d2:	613b      	str	r3, [r7, #16]
 80167d4:	f107 0314 	add.w	r3, r7, #20
 80167d8:	2200      	movs	r2, #0
 80167da:	601a      	str	r2, [r3, #0]
 80167dc:	605a      	str	r2, [r3, #4]
 80167de:	609a      	str	r2, [r3, #8]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 80167e0:	7bfb      	ldrb	r3, [r7, #15]
 80167e2:	2b02      	cmp	r3, #2
 80167e4:	d002      	beq.n	80167ec <DeriveSessionKey10x+0x30>
 80167e6:	2b03      	cmp	r3, #3
 80167e8:	d003      	beq.n	80167f2 <DeriveSessionKey10x+0x36>
 80167ea:	e005      	b.n	80167f8 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 80167ec:	2301      	movs	r3, #1
 80167ee:	743b      	strb	r3, [r7, #16]
            break;
 80167f0:	e004      	b.n	80167fc <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80167f2:	2302      	movs	r3, #2
 80167f4:	743b      	strb	r3, [r7, #16]
            break;
 80167f6:	e001      	b.n	80167fc <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80167f8:	230b      	movs	r3, #11
 80167fa:	e02a      	b.n	8016852 <DeriveSessionKey10x+0x96>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 80167fc:	68bb      	ldr	r3, [r7, #8]
 80167fe:	b2db      	uxtb	r3, r3
 8016800:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8016802:	68bb      	ldr	r3, [r7, #8]
 8016804:	0a1b      	lsrs	r3, r3, #8
 8016806:	b2db      	uxtb	r3, r3
 8016808:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 801680a:	68bb      	ldr	r3, [r7, #8]
 801680c:	0c1b      	lsrs	r3, r3, #16
 801680e:	b2db      	uxtb	r3, r3
 8016810:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	b2db      	uxtb	r3, r3
 8016816:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	0a1b      	lsrs	r3, r3, #8
 801681c:	b2db      	uxtb	r3, r3
 801681e:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	0c1b      	lsrs	r3, r3, #16
 8016824:	b2db      	uxtb	r3, r3
 8016826:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8016828:	89bb      	ldrh	r3, [r7, #12]
 801682a:	b2db      	uxtb	r3, r3
 801682c:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 801682e:	89bb      	ldrh	r3, [r7, #12]
 8016830:	0a1b      	lsrs	r3, r3, #8
 8016832:	b29b      	uxth	r3, r3
 8016834:	b2db      	uxtb	r3, r3
 8016836:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8016838:	7bfa      	ldrb	r2, [r7, #15]
 801683a:	f107 0310 	add.w	r3, r7, #16
 801683e:	2101      	movs	r1, #1
 8016840:	4618      	mov	r0, r3
 8016842:	f7f8 fc41 	bl	800f0c8 <SecureElementDeriveAndStoreKey>
 8016846:	4603      	mov	r3, r0
 8016848:	2b00      	cmp	r3, #0
 801684a:	d001      	beq.n	8016850 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801684c:	230f      	movs	r3, #15
 801684e:	e000      	b.n	8016852 <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016850:	2300      	movs	r3, #0
}
 8016852:	4618      	mov	r0, r3
 8016854:	3720      	adds	r7, #32
 8016856:	46bd      	mov	sp, r7
 8016858:	bd80      	pop	{r7, pc}
	...

0801685c <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 801685c:	b480      	push	{r7}
 801685e:	b083      	sub	sp, #12
 8016860:	af00      	add	r7, sp, #0
 8016862:	4603      	mov	r3, r0
 8016864:	6039      	str	r1, [r7, #0]
 8016866:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8016868:	683b      	ldr	r3, [r7, #0]
 801686a:	2b00      	cmp	r3, #0
 801686c:	d101      	bne.n	8016872 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801686e:	230a      	movs	r3, #10
 8016870:	e03b      	b.n	80168ea <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8016872:	79fb      	ldrb	r3, [r7, #7]
 8016874:	3b01      	subs	r3, #1
 8016876:	2b03      	cmp	r3, #3
 8016878:	d834      	bhi.n	80168e4 <GetLastFcntDown+0x88>
 801687a:	a201      	add	r2, pc, #4	; (adr r2, 8016880 <GetLastFcntDown+0x24>)
 801687c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016880:	08016891 	.word	0x08016891
 8016884:	080168a9 	.word	0x080168a9
 8016888:	080168c1 	.word	0x080168c1
 801688c:	080168d9 	.word	0x080168d9
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8016890:	4b18      	ldr	r3, [pc, #96]	; (80168f4 <GetLastFcntDown+0x98>)
 8016892:	681b      	ldr	r3, [r3, #0]
 8016894:	691a      	ldr	r2, [r3, #16]
 8016896:	683b      	ldr	r3, [r7, #0]
 8016898:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 801689a:	4b16      	ldr	r3, [pc, #88]	; (80168f4 <GetLastFcntDown+0x98>)
 801689c:	681a      	ldr	r2, [r3, #0]
 801689e:	4b15      	ldr	r3, [pc, #84]	; (80168f4 <GetLastFcntDown+0x98>)
 80168a0:	681b      	ldr	r3, [r3, #0]
 80168a2:	6912      	ldr	r2, [r2, #16]
 80168a4:	621a      	str	r2, [r3, #32]
            break;
 80168a6:	e01f      	b.n	80168e8 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80168a8:	4b12      	ldr	r3, [pc, #72]	; (80168f4 <GetLastFcntDown+0x98>)
 80168aa:	681b      	ldr	r3, [r3, #0]
 80168ac:	695a      	ldr	r2, [r3, #20]
 80168ae:	683b      	ldr	r3, [r7, #0]
 80168b0:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 80168b2:	4b10      	ldr	r3, [pc, #64]	; (80168f4 <GetLastFcntDown+0x98>)
 80168b4:	681a      	ldr	r2, [r3, #0]
 80168b6:	4b0f      	ldr	r3, [pc, #60]	; (80168f4 <GetLastFcntDown+0x98>)
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	6952      	ldr	r2, [r2, #20]
 80168bc:	621a      	str	r2, [r3, #32]
            break;
 80168be:	e013      	b.n	80168e8 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80168c0:	4b0c      	ldr	r3, [pc, #48]	; (80168f4 <GetLastFcntDown+0x98>)
 80168c2:	681b      	ldr	r3, [r3, #0]
 80168c4:	699a      	ldr	r2, [r3, #24]
 80168c6:	683b      	ldr	r3, [r7, #0]
 80168c8:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80168ca:	4b0a      	ldr	r3, [pc, #40]	; (80168f4 <GetLastFcntDown+0x98>)
 80168cc:	681a      	ldr	r2, [r3, #0]
 80168ce:	4b09      	ldr	r3, [pc, #36]	; (80168f4 <GetLastFcntDown+0x98>)
 80168d0:	681b      	ldr	r3, [r3, #0]
 80168d2:	6992      	ldr	r2, [r2, #24]
 80168d4:	621a      	str	r2, [r3, #32]
            break;
 80168d6:	e007      	b.n	80168e8 <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80168d8:	4b06      	ldr	r3, [pc, #24]	; (80168f4 <GetLastFcntDown+0x98>)
 80168da:	681b      	ldr	r3, [r3, #0]
 80168dc:	69da      	ldr	r2, [r3, #28]
 80168de:	683b      	ldr	r3, [r7, #0]
 80168e0:	601a      	str	r2, [r3, #0]
            break;
 80168e2:	e001      	b.n	80168e8 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80168e4:	2305      	movs	r3, #5
 80168e6:	e000      	b.n	80168ea <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80168e8:	2300      	movs	r3, #0
}
 80168ea:	4618      	mov	r0, r3
 80168ec:	370c      	adds	r7, #12
 80168ee:	46bd      	mov	sp, r7
 80168f0:	bc80      	pop	{r7}
 80168f2:	4770      	bx	lr
 80168f4:	20004040 	.word	0x20004040

080168f8 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80168f8:	b580      	push	{r7, lr}
 80168fa:	b084      	sub	sp, #16
 80168fc:	af00      	add	r7, sp, #0
 80168fe:	4603      	mov	r3, r0
 8016900:	6039      	str	r1, [r7, #0]
 8016902:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8016904:	2300      	movs	r3, #0
 8016906:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8016908:	f107 020c 	add.w	r2, r7, #12
 801690c:	79fb      	ldrb	r3, [r7, #7]
 801690e:	4611      	mov	r1, r2
 8016910:	4618      	mov	r0, r3
 8016912:	f7ff ffa3 	bl	801685c <GetLastFcntDown>
 8016916:	4603      	mov	r3, r0
 8016918:	2b00      	cmp	r3, #0
 801691a:	d001      	beq.n	8016920 <CheckFCntDown+0x28>
    {
        return false;
 801691c:	2300      	movs	r3, #0
 801691e:	e00a      	b.n	8016936 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8016920:	68fb      	ldr	r3, [r7, #12]
 8016922:	683a      	ldr	r2, [r7, #0]
 8016924:	429a      	cmp	r2, r3
 8016926:	d803      	bhi.n	8016930 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8016928:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801692a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801692e:	d101      	bne.n	8016934 <CheckFCntDown+0x3c>
    {
        return true;
 8016930:	2301      	movs	r3, #1
 8016932:	e000      	b.n	8016936 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8016934:	2300      	movs	r3, #0
    }
}
 8016936:	4618      	mov	r0, r3
 8016938:	3710      	adds	r7, #16
 801693a:	46bd      	mov	sp, r7
 801693c:	bd80      	pop	{r7, pc}
	...

08016940 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8016940:	b480      	push	{r7}
 8016942:	b083      	sub	sp, #12
 8016944:	af00      	add	r7, sp, #0
 8016946:	4603      	mov	r3, r0
 8016948:	6039      	str	r1, [r7, #0]
 801694a:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 801694c:	79fb      	ldrb	r3, [r7, #7]
 801694e:	3b01      	subs	r3, #1
 8016950:	2b03      	cmp	r3, #3
 8016952:	d81f      	bhi.n	8016994 <UpdateFCntDown+0x54>
 8016954:	a201      	add	r2, pc, #4	; (adr r2, 801695c <UpdateFCntDown+0x1c>)
 8016956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801695a:	bf00      	nop
 801695c:	0801696d 	.word	0x0801696d
 8016960:	08016977 	.word	0x08016977
 8016964:	08016981 	.word	0x08016981
 8016968:	0801698b 	.word	0x0801698b
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 801696c:	4b0c      	ldr	r3, [pc, #48]	; (80169a0 <UpdateFCntDown+0x60>)
 801696e:	681b      	ldr	r3, [r3, #0]
 8016970:	683a      	ldr	r2, [r7, #0]
 8016972:	611a      	str	r2, [r3, #16]
            break;
 8016974:	e00f      	b.n	8016996 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8016976:	4b0a      	ldr	r3, [pc, #40]	; (80169a0 <UpdateFCntDown+0x60>)
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	683a      	ldr	r2, [r7, #0]
 801697c:	615a      	str	r2, [r3, #20]
            break;
 801697e:	e00a      	b.n	8016996 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8016980:	4b07      	ldr	r3, [pc, #28]	; (80169a0 <UpdateFCntDown+0x60>)
 8016982:	681b      	ldr	r3, [r3, #0]
 8016984:	683a      	ldr	r2, [r7, #0]
 8016986:	619a      	str	r2, [r3, #24]
            break;
 8016988:	e005      	b.n	8016996 <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 801698a:	4b05      	ldr	r3, [pc, #20]	; (80169a0 <UpdateFCntDown+0x60>)
 801698c:	681b      	ldr	r3, [r3, #0]
 801698e:	683a      	ldr	r2, [r7, #0]
 8016990:	61da      	str	r2, [r3, #28]
            break;
 8016992:	e000      	b.n	8016996 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8016994:	bf00      	nop
    }
}
 8016996:	bf00      	nop
 8016998:	370c      	adds	r7, #12
 801699a:	46bd      	mov	sp, r7
 801699c:	bc80      	pop	{r7}
 801699e:	4770      	bx	lr
 80169a0:	20004040 	.word	0x20004040

080169a4 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80169a4:	b480      	push	{r7}
 80169a6:	b083      	sub	sp, #12
 80169a8:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80169aa:	4b18      	ldr	r3, [pc, #96]	; (8016a0c <ResetFCnts+0x68>)
 80169ac:	681b      	ldr	r3, [r3, #0]
 80169ae:	2200      	movs	r2, #0
 80169b0:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80169b2:	4b16      	ldr	r3, [pc, #88]	; (8016a0c <ResetFCnts+0x68>)
 80169b4:	681b      	ldr	r3, [r3, #0]
 80169b6:	f04f 32ff 	mov.w	r2, #4294967295
 80169ba:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80169bc:	4b13      	ldr	r3, [pc, #76]	; (8016a0c <ResetFCnts+0x68>)
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	f04f 32ff 	mov.w	r2, #4294967295
 80169c4:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80169c6:	4b11      	ldr	r3, [pc, #68]	; (8016a0c <ResetFCnts+0x68>)
 80169c8:	681b      	ldr	r3, [r3, #0]
 80169ca:	f04f 32ff 	mov.w	r2, #4294967295
 80169ce:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80169d0:	4b0e      	ldr	r3, [pc, #56]	; (8016a0c <ResetFCnts+0x68>)
 80169d2:	681a      	ldr	r2, [r3, #0]
 80169d4:	4b0d      	ldr	r3, [pc, #52]	; (8016a0c <ResetFCnts+0x68>)
 80169d6:	681b      	ldr	r3, [r3, #0]
 80169d8:	6992      	ldr	r2, [r2, #24]
 80169da:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80169dc:	2300      	movs	r3, #0
 80169de:	607b      	str	r3, [r7, #4]
 80169e0:	e00b      	b.n	80169fa <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 80169e2:	4b0a      	ldr	r3, [pc, #40]	; (8016a0c <ResetFCnts+0x68>)
 80169e4:	681a      	ldr	r2, [r3, #0]
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	3306      	adds	r3, #6
 80169ea:	009b      	lsls	r3, r3, #2
 80169ec:	4413      	add	r3, r2
 80169ee:	f04f 32ff 	mov.w	r2, #4294967295
 80169f2:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	3301      	adds	r3, #1
 80169f8:	607b      	str	r3, [r7, #4]
 80169fa:	687b      	ldr	r3, [r7, #4]
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	ddf0      	ble.n	80169e2 <ResetFCnts+0x3e>
    }
}
 8016a00:	bf00      	nop
 8016a02:	bf00      	nop
 8016a04:	370c      	adds	r7, #12
 8016a06:	46bd      	mov	sp, r7
 8016a08:	bc80      	pop	{r7}
 8016a0a:	4770      	bx	lr
 8016a0c:	20004040 	.word	0x20004040

08016a10 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8016a10:	b580      	push	{r7, lr}
 8016a12:	b082      	sub	sp, #8
 8016a14:	af00      	add	r7, sp, #0
 8016a16:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d101      	bne.n	8016a22 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8016a1e:	2309      	movs	r3, #9
 8016a20:	e01c      	b.n	8016a5c <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8016a22:	4a10      	ldr	r2, [pc, #64]	; (8016a64 <LoRaMacCryptoInit+0x54>)
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8016a28:	4b0e      	ldr	r3, [pc, #56]	; (8016a64 <LoRaMacCryptoInit+0x54>)
 8016a2a:	681b      	ldr	r3, [r3, #0]
 8016a2c:	2228      	movs	r2, #40	; 0x28
 8016a2e:	2100      	movs	r1, #0
 8016a30:	4618      	mov	r0, r3
 8016a32:	f004 fddb 	bl	801b5ec <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8016a36:	4b0b      	ldr	r3, [pc, #44]	; (8016a64 <LoRaMacCryptoInit+0x54>)
 8016a38:	681b      	ldr	r3, [r3, #0]
 8016a3a:	2201      	movs	r2, #1
 8016a3c:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8016a3e:	4b09      	ldr	r3, [pc, #36]	; (8016a64 <LoRaMacCryptoInit+0x54>)
 8016a40:	681b      	ldr	r3, [r3, #0]
 8016a42:	2201      	movs	r2, #1
 8016a44:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8016a46:	4b07      	ldr	r3, [pc, #28]	; (8016a64 <LoRaMacCryptoInit+0x54>)
 8016a48:	681b      	ldr	r3, [r3, #0]
 8016a4a:	2201      	movs	r2, #1
 8016a4c:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8016a4e:	4b05      	ldr	r3, [pc, #20]	; (8016a64 <LoRaMacCryptoInit+0x54>)
 8016a50:	681b      	ldr	r3, [r3, #0]
 8016a52:	2200      	movs	r2, #0
 8016a54:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8016a56:	f7ff ffa5 	bl	80169a4 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8016a5a:	2300      	movs	r3, #0
}
 8016a5c:	4618      	mov	r0, r3
 8016a5e:	3708      	adds	r7, #8
 8016a60:	46bd      	mov	sp, r7
 8016a62:	bd80      	pop	{r7, pc}
 8016a64:	20004040 	.word	0x20004040

08016a68 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8016a68:	b480      	push	{r7}
 8016a6a:	b083      	sub	sp, #12
 8016a6c:	af00      	add	r7, sp, #0
 8016a6e:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8016a70:	4b04      	ldr	r3, [pc, #16]	; (8016a84 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	687a      	ldr	r2, [r7, #4]
 8016a76:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8016a78:	2300      	movs	r3, #0
}
 8016a7a:	4618      	mov	r0, r3
 8016a7c:	370c      	adds	r7, #12
 8016a7e:	46bd      	mov	sp, r7
 8016a80:	bc80      	pop	{r7}
 8016a82:	4770      	bx	lr
 8016a84:	20004040 	.word	0x20004040

08016a88 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8016a88:	b480      	push	{r7}
 8016a8a:	b083      	sub	sp, #12
 8016a8c:	af00      	add	r7, sp, #0
 8016a8e:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	d101      	bne.n	8016a9a <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016a96:	230a      	movs	r3, #10
 8016a98:	e006      	b.n	8016aa8 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 8016a9a:	4b06      	ldr	r3, [pc, #24]	; (8016ab4 <LoRaMacCryptoGetFCntUp+0x2c>)
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	68db      	ldr	r3, [r3, #12]
 8016aa0:	1c5a      	adds	r2, r3, #1
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8016aa6:	2300      	movs	r3, #0
}
 8016aa8:	4618      	mov	r0, r3
 8016aaa:	370c      	adds	r7, #12
 8016aac:	46bd      	mov	sp, r7
 8016aae:	bc80      	pop	{r7}
 8016ab0:	4770      	bx	lr
 8016ab2:	bf00      	nop
 8016ab4:	20004040 	.word	0x20004040

08016ab8 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8016ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8016abc:	b08a      	sub	sp, #40	; 0x28
 8016abe:	af00      	add	r7, sp, #0
 8016ac0:	613a      	str	r2, [r7, #16]
 8016ac2:	60fb      	str	r3, [r7, #12]
 8016ac4:	4603      	mov	r3, r0
 8016ac6:	75fb      	strb	r3, [r7, #23]
 8016ac8:	460b      	mov	r3, r1
 8016aca:	82bb      	strh	r3, [r7, #20]
    uint32_t lastDown = 0;
 8016acc:	2300      	movs	r3, #0
 8016ace:	61fb      	str	r3, [r7, #28]
    int32_t fCntDiff = 0;
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	627b      	str	r3, [r7, #36]	; 0x24
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8016ad4:	2313      	movs	r3, #19
 8016ad6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if( currentDown == NULL )
 8016ada:	68fb      	ldr	r3, [r7, #12]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d101      	bne.n	8016ae4 <LoRaMacCryptoGetFCntDown+0x2c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016ae0:	230a      	movs	r3, #10
 8016ae2:	e057      	b.n	8016b94 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8016ae4:	f107 021c 	add.w	r2, r7, #28
 8016ae8:	7dfb      	ldrb	r3, [r7, #23]
 8016aea:	4611      	mov	r1, r2
 8016aec:	4618      	mov	r0, r3
 8016aee:	f7ff feb5 	bl	801685c <GetLastFcntDown>
 8016af2:	4603      	mov	r3, r0
 8016af4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8016af8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d002      	beq.n	8016b06 <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
 8016b00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016b04:	e046      	b.n	8016b94 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8016b06:	69fb      	ldr	r3, [r7, #28]
 8016b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b0c:	d103      	bne.n	8016b16 <LoRaMacCryptoGetFCntDown+0x5e>
    {
        *currentDown = frameFcnt;
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	693a      	ldr	r2, [r7, #16]
 8016b12:	601a      	str	r2, [r3, #0]
 8016b14:	e01e      	b.n	8016b54 <LoRaMacCryptoGetFCntDown+0x9c>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8016b16:	69fb      	ldr	r3, [r7, #28]
 8016b18:	b29b      	uxth	r3, r3
 8016b1a:	693a      	ldr	r2, [r7, #16]
 8016b1c:	1ad3      	subs	r3, r2, r3
 8016b1e:	627b      	str	r3, [r7, #36]	; 0x24

        if( fCntDiff > 0 )
 8016b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	dd05      	ble.n	8016b32 <LoRaMacCryptoGetFCntDown+0x7a>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8016b26:	69fa      	ldr	r2, [r7, #28]
 8016b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b2a:	441a      	add	r2, r3
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	601a      	str	r2, [r3, #0]
 8016b30:	e010      	b.n	8016b54 <LoRaMacCryptoGetFCntDown+0x9c>
        }
        else if( fCntDiff == 0 )
 8016b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d104      	bne.n	8016b42 <LoRaMacCryptoGetFCntDown+0x8a>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8016b38:	69fa      	ldr	r2, [r7, #28]
 8016b3a:	68fb      	ldr	r3, [r7, #12]
 8016b3c:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8016b3e:	2307      	movs	r3, #7
 8016b40:	e028      	b.n	8016b94 <LoRaMacCryptoGetFCntDown+0xdc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8016b42:	69fb      	ldr	r3, [r7, #28]
 8016b44:	0c1b      	lsrs	r3, r3, #16
 8016b46:	041b      	lsls	r3, r3, #16
 8016b48:	693a      	ldr	r2, [r7, #16]
 8016b4a:	4413      	add	r3, r2
 8016b4c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8016b50:	68fb      	ldr	r3, [r7, #12]
 8016b52:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8016b54:	4b12      	ldr	r3, [pc, #72]	; (8016ba0 <LoRaMacCryptoGetFCntDown+0xe8>)
 8016b56:	681b      	ldr	r3, [r3, #0]
 8016b58:	789b      	ldrb	r3, [r3, #2]
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d119      	bne.n	8016b92 <LoRaMacCryptoGetFCntDown+0xda>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8016b5e:	68fb      	ldr	r3, [r7, #12]
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	2200      	movs	r2, #0
 8016b64:	603b      	str	r3, [r7, #0]
 8016b66:	607a      	str	r2, [r7, #4]
 8016b68:	69fb      	ldr	r3, [r7, #28]
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	469a      	mov	sl, r3
 8016b6e:	4693      	mov	fp, r2
 8016b70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016b74:	4611      	mov	r1, r2
 8016b76:	ebb1 040a 	subs.w	r4, r1, sl
 8016b7a:	eb63 050b 	sbc.w	r5, r3, fp
 8016b7e:	8abb      	ldrh	r3, [r7, #20]
 8016b80:	2200      	movs	r2, #0
 8016b82:	4698      	mov	r8, r3
 8016b84:	4691      	mov	r9, r2
 8016b86:	4544      	cmp	r4, r8
 8016b88:	eb75 0309 	sbcs.w	r3, r5, r9
 8016b8c:	db01      	blt.n	8016b92 <LoRaMacCryptoGetFCntDown+0xda>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8016b8e:	2308      	movs	r3, #8
 8016b90:	e000      	b.n	8016b94 <LoRaMacCryptoGetFCntDown+0xdc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016b92:	2300      	movs	r3, #0
}
 8016b94:	4618      	mov	r0, r3
 8016b96:	3728      	adds	r7, #40	; 0x28
 8016b98:	46bd      	mov	sp, r7
 8016b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016b9e:	bf00      	nop
 8016ba0:	20004040 	.word	0x20004040

08016ba4 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8016ba4:	b480      	push	{r7}
 8016ba6:	b085      	sub	sp, #20
 8016ba8:	af00      	add	r7, sp, #0
 8016baa:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d101      	bne.n	8016bb6 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016bb2:	230a      	movs	r3, #10
 8016bb4:	e017      	b.n	8016be6 <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8016bb6:	2300      	movs	r3, #0
 8016bb8:	60fb      	str	r3, [r7, #12]
 8016bba:	e010      	b.n	8016bde <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8016bbc:	4b0c      	ldr	r3, [pc, #48]	; (8016bf0 <LoRaMacCryptoSetMulticastReference+0x4c>)
 8016bbe:	6819      	ldr	r1, [r3, #0]
 8016bc0:	68fb      	ldr	r3, [r7, #12]
 8016bc2:	222c      	movs	r2, #44	; 0x2c
 8016bc4:	fb02 f303 	mul.w	r3, r2, r3
 8016bc8:	687a      	ldr	r2, [r7, #4]
 8016bca:	4413      	add	r3, r2
 8016bcc:	68fa      	ldr	r2, [r7, #12]
 8016bce:	3206      	adds	r2, #6
 8016bd0:	0092      	lsls	r2, r2, #2
 8016bd2:	440a      	add	r2, r1
 8016bd4:	3204      	adds	r2, #4
 8016bd6:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	3301      	adds	r3, #1
 8016bdc:	60fb      	str	r3, [r7, #12]
 8016bde:	68fb      	ldr	r3, [r7, #12]
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	ddeb      	ble.n	8016bbc <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016be4:	2300      	movs	r3, #0
}
 8016be6:	4618      	mov	r0, r3
 8016be8:	3714      	adds	r7, #20
 8016bea:	46bd      	mov	sp, r7
 8016bec:	bc80      	pop	{r7}
 8016bee:	4770      	bx	lr
 8016bf0:	20004040 	.word	0x20004040

08016bf4 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8016bf4:	b580      	push	{r7, lr}
 8016bf6:	b082      	sub	sp, #8
 8016bf8:	af00      	add	r7, sp, #0
 8016bfa:	4603      	mov	r3, r0
 8016bfc:	6039      	str	r1, [r7, #0]
 8016bfe:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8016c00:	79fb      	ldrb	r3, [r7, #7]
 8016c02:	6839      	ldr	r1, [r7, #0]
 8016c04:	4618      	mov	r0, r3
 8016c06:	f7f8 f94d 	bl	800eea4 <SecureElementSetKey>
 8016c0a:	4603      	mov	r3, r0
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d001      	beq.n	8016c14 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016c10:	230f      	movs	r3, #15
 8016c12:	e018      	b.n	8016c46 <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 8016c14:	79fb      	ldrb	r3, [r7, #7]
 8016c16:	2b00      	cmp	r3, #0
 8016c18:	d114      	bne.n	8016c44 <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8016c1a:	4b0d      	ldr	r3, [pc, #52]	; (8016c50 <LoRaMacCryptoSetKey+0x5c>)
 8016c1c:	681b      	ldr	r3, [r3, #0]
 8016c1e:	789b      	ldrb	r3, [r3, #2]
 8016c20:	79fa      	ldrb	r2, [r7, #7]
 8016c22:	4611      	mov	r1, r2
 8016c24:	4618      	mov	r0, r3
 8016c26:	f000 fa3f 	bl	80170a8 <LoRaMacCryptoDeriveMcRootKey>
 8016c2a:	4603      	mov	r3, r0
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d001      	beq.n	8016c34 <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016c30:	230f      	movs	r3, #15
 8016c32:	e008      	b.n	8016c46 <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8016c34:	2004      	movs	r0, #4
 8016c36:	f000 fa62 	bl	80170fe <LoRaMacCryptoDeriveMcKEKey>
 8016c3a:	4603      	mov	r3, r0
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d001      	beq.n	8016c44 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016c40:	230f      	movs	r3, #15
 8016c42:	e000      	b.n	8016c46 <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8016c44:	2300      	movs	r3, #0
}
 8016c46:	4618      	mov	r0, r3
 8016c48:	3708      	adds	r7, #8
 8016c4a:	46bd      	mov	sp, r7
 8016c4c:	bd80      	pop	{r7, pc}
 8016c4e:	bf00      	nop
 8016c50:	20004040 	.word	0x20004040

08016c54 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8016c54:	b580      	push	{r7, lr}
 8016c56:	b086      	sub	sp, #24
 8016c58:	af02      	add	r7, sp, #8
 8016c5a:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d101      	bne.n	8016c66 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016c62:	230a      	movs	r3, #10
 8016c64:	e033      	b.n	8016cce <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8016c66:	2301      	movs	r3, #1
 8016c68:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8016c6a:	2300      	movs	r3, #0
 8016c6c:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8016c6e:	f107 0308 	add.w	r3, r7, #8
 8016c72:	4618      	mov	r0, r3
 8016c74:	f7f8 fae6 	bl	800f244 <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 8016c78:	68ba      	ldr	r2, [r7, #8]
 8016c7a:	4b17      	ldr	r3, [pc, #92]	; (8016cd8 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8016c7c:	681b      	ldr	r3, [r3, #0]
 8016c7e:	b292      	uxth	r2, r2
 8016c80:	809a      	strh	r2, [r3, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8016c82:	4b15      	ldr	r3, [pc, #84]	; (8016cd8 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8016c84:	681b      	ldr	r3, [r3, #0]
 8016c86:	889a      	ldrh	r2, [r3, #4]
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016c8c:	6878      	ldr	r0, [r7, #4]
 8016c8e:	f000 fc18 	bl	80174c2 <LoRaMacSerializerJoinRequest>
 8016c92:	4603      	mov	r3, r0
 8016c94:	2b00      	cmp	r3, #0
 8016c96:	d001      	beq.n	8016c9c <LoRaMacCryptoPrepareJoinRequest+0x48>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016c98:	2311      	movs	r3, #17
 8016c9a:	e018      	b.n	8016cce <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	6819      	ldr	r1, [r3, #0]
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	3318      	adds	r3, #24
 8016ca4:	7bfa      	ldrb	r2, [r7, #15]
 8016ca6:	9300      	str	r3, [sp, #0]
 8016ca8:	4613      	mov	r3, r2
 8016caa:	2213      	movs	r2, #19
 8016cac:	2000      	movs	r0, #0
 8016cae:	f7f8 f957 	bl	800ef60 <SecureElementComputeAesCmac>
 8016cb2:	4603      	mov	r3, r0
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d001      	beq.n	8016cbc <LoRaMacCryptoPrepareJoinRequest+0x68>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016cb8:	230f      	movs	r3, #15
 8016cba:	e008      	b.n	8016cce <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016cbc:	6878      	ldr	r0, [r7, #4]
 8016cbe:	f000 fc00 	bl	80174c2 <LoRaMacSerializerJoinRequest>
 8016cc2:	4603      	mov	r3, r0
 8016cc4:	2b00      	cmp	r3, #0
 8016cc6:	d001      	beq.n	8016ccc <LoRaMacCryptoPrepareJoinRequest+0x78>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016cc8:	2311      	movs	r3, #17
 8016cca:	e000      	b.n	8016cce <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016ccc:	2300      	movs	r3, #0
}
 8016cce:	4618      	mov	r0, r3
 8016cd0:	3710      	adds	r7, #16
 8016cd2:	46bd      	mov	sp, r7
 8016cd4:	bd80      	pop	{r7, pc}
 8016cd6:	bf00      	nop
 8016cd8:	20004040 	.word	0x20004040

08016cdc <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8016cdc:	b590      	push	{r4, r7, lr}
 8016cde:	b097      	sub	sp, #92	; 0x5c
 8016ce0:	af04      	add	r7, sp, #16
 8016ce2:	4603      	mov	r3, r0
 8016ce4:	60b9      	str	r1, [r7, #8]
 8016ce6:	607a      	str	r2, [r7, #4]
 8016ce8:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d002      	beq.n	8016cf6 <LoRaMacCryptoHandleJoinAccept+0x1a>
 8016cf0:	68bb      	ldr	r3, [r7, #8]
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	d101      	bne.n	8016cfa <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016cf6:	230a      	movs	r3, #10
 8016cf8:	e0bd      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8016cfa:	2313      	movs	r3, #19
 8016cfc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8016d00:	2300      	movs	r3, #0
 8016d02:	61bb      	str	r3, [r7, #24]
 8016d04:	f107 031c 	add.w	r3, r7, #28
 8016d08:	221d      	movs	r2, #29
 8016d0a:	2100      	movs	r1, #0
 8016d0c:	4618      	mov	r0, r3
 8016d0e:	f009 fe9b 	bl	8020a48 <memset>
    uint8_t versionMinor         = 0;
 8016d12:	2300      	movs	r3, #0
 8016d14:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8016d16:	4b5a      	ldr	r3, [pc, #360]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016d18:	681b      	ldr	r3, [r3, #0]
 8016d1a:	889b      	ldrh	r3, [r3, #4]
 8016d1c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8016d20:	687b      	ldr	r3, [r7, #4]
 8016d22:	681c      	ldr	r4, [r3, #0]
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	791b      	ldrb	r3, [r3, #4]
 8016d28:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 8016d2c:	7bf8      	ldrb	r0, [r7, #15]
 8016d2e:	f107 0217 	add.w	r2, r7, #23
 8016d32:	9202      	str	r2, [sp, #8]
 8016d34:	f107 0218 	add.w	r2, r7, #24
 8016d38:	9201      	str	r2, [sp, #4]
 8016d3a:	9300      	str	r3, [sp, #0]
 8016d3c:	4623      	mov	r3, r4
 8016d3e:	460a      	mov	r2, r1
 8016d40:	68b9      	ldr	r1, [r7, #8]
 8016d42:	f7f8 fa01 	bl	800f148 <SecureElementProcessJoinAccept>
 8016d46:	4603      	mov	r3, r0
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d001      	beq.n	8016d50 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016d4c:	230f      	movs	r3, #15
 8016d4e:	e092      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	6818      	ldr	r0, [r3, #0]
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	791b      	ldrb	r3, [r3, #4]
 8016d58:	b29a      	uxth	r2, r3
 8016d5a:	f107 0318 	add.w	r3, r7, #24
 8016d5e:	4619      	mov	r1, r3
 8016d60:	f004 fc09 	bl	801b576 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8016d64:	6878      	ldr	r0, [r7, #4]
 8016d66:	f000 f9ed 	bl	8017144 <LoRaMacParserJoinAccept>
 8016d6a:	4603      	mov	r3, r0
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	d001      	beq.n	8016d74 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8016d70:	2310      	movs	r3, #16
 8016d72:	e080      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	799b      	ldrb	r3, [r3, #6]
 8016d78:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	79db      	ldrb	r3, [r3, #7]
 8016d7e:	021b      	lsls	r3, r3, #8
 8016d80:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016d82:	4313      	orrs	r3, r2
 8016d84:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8016d86:	687b      	ldr	r3, [r7, #4]
 8016d88:	7a1b      	ldrb	r3, [r3, #8]
 8016d8a:	041b      	lsls	r3, r3, #16
 8016d8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016d8e:	4313      	orrs	r3, r2
 8016d90:	643b      	str	r3, [r7, #64]	; 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 8016d92:	4b3b      	ldr	r3, [pc, #236]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016d94:	681b      	ldr	r3, [r3, #0]
 8016d96:	689b      	ldr	r3, [r3, #8]
 8016d98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016d9a:	429a      	cmp	r2, r3
 8016d9c:	d010      	beq.n	8016dc0 <LoRaMacCryptoHandleJoinAccept+0xe4>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8016d9e:	4b38      	ldr	r3, [pc, #224]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016da0:	681b      	ldr	r3, [r3, #0]
 8016da2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016da4:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 8016da6:	7dfb      	ldrb	r3, [r7, #23]
 8016da8:	2100      	movs	r1, #0
 8016daa:	4618      	mov	r0, r3
 8016dac:	f000 f97c 	bl	80170a8 <LoRaMacCryptoDeriveMcRootKey>
 8016db0:	4603      	mov	r3, r0
 8016db2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016db6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d005      	beq.n	8016dca <LoRaMacCryptoHandleJoinAccept+0xee>
 8016dbe:	e001      	b.n	8016dc4 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8016dc0:	2303      	movs	r3, #3
 8016dc2:	e058      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        return retval;
 8016dc4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016dc8:	e055      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 8016dca:	2004      	movs	r0, #4
 8016dcc:	f000 f997 	bl	80170fe <LoRaMacCryptoDeriveMcKEKey>
 8016dd0:	4603      	mov	r3, r0
 8016dd2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016dd6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d002      	beq.n	8016de4 <LoRaMacCryptoHandleJoinAccept+0x108>
    {
        return retval;
 8016dde:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016de2:	e048      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	7a5b      	ldrb	r3, [r3, #9]
 8016de8:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	7a9b      	ldrb	r3, [r3, #10]
 8016dee:	021b      	lsls	r3, r3, #8
 8016df0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016df2:	4313      	orrs	r3, r2
 8016df4:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	7adb      	ldrb	r3, [r3, #11]
 8016dfa:	041b      	lsls	r3, r3, #16
 8016dfc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016dfe:	4313      	orrs	r3, r2
 8016e00:	63fb      	str	r3, [r7, #60]	; 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8016e02:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8016e06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016e08:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016e0a:	2003      	movs	r0, #3
 8016e0c:	f7ff fcd6 	bl	80167bc <DeriveSessionKey10x>
 8016e10:	4603      	mov	r3, r0
 8016e12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016e16:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	d002      	beq.n	8016e24 <LoRaMacCryptoHandleJoinAccept+0x148>
        {
            return retval;
 8016e1e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016e22:	e028      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8016e24:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8016e28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016e2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016e2c:	2002      	movs	r0, #2
 8016e2e:	f7ff fcc5 	bl	80167bc <DeriveSessionKey10x>
 8016e32:	4603      	mov	r3, r0
 8016e34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016e38:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	d002      	beq.n	8016e46 <LoRaMacCryptoHandleJoinAccept+0x16a>
        {
            return retval;
 8016e40:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8016e44:	e017      	b.n	8016e76 <LoRaMacCryptoHandleJoinAccept+0x19a>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8016e46:	4b0e      	ldr	r3, [pc, #56]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016e48:	681b      	ldr	r3, [r3, #0]
 8016e4a:	7dfa      	ldrb	r2, [r7, #23]
 8016e4c:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 8016e4e:	4b0c      	ldr	r3, [pc, #48]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016e50:	681b      	ldr	r3, [r3, #0]
 8016e52:	2200      	movs	r2, #0
 8016e54:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8016e56:	4b0a      	ldr	r3, [pc, #40]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016e58:	681b      	ldr	r3, [r3, #0]
 8016e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8016e5e:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8016e60:	4b07      	ldr	r3, [pc, #28]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	f04f 32ff 	mov.w	r2, #4294967295
 8016e68:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8016e6a:	4b05      	ldr	r3, [pc, #20]	; (8016e80 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8016e72:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8016e74:	2300      	movs	r3, #0
}
 8016e76:	4618      	mov	r0, r3
 8016e78:	374c      	adds	r7, #76	; 0x4c
 8016e7a:	46bd      	mov	sp, r7
 8016e7c:	bd90      	pop	{r4, r7, pc}
 8016e7e:	bf00      	nop
 8016e80:	20004040 	.word	0x20004040

08016e84 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8016e84:	b590      	push	{r4, r7, lr}
 8016e86:	b08b      	sub	sp, #44	; 0x2c
 8016e88:	af04      	add	r7, sp, #16
 8016e8a:	60f8      	str	r0, [r7, #12]
 8016e8c:	607b      	str	r3, [r7, #4]
 8016e8e:	460b      	mov	r3, r1
 8016e90:	72fb      	strb	r3, [r7, #11]
 8016e92:	4613      	mov	r3, r2
 8016e94:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8016e96:	2313      	movs	r3, #19
 8016e98:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8016e9a:	2303      	movs	r3, #3
 8016e9c:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d101      	bne.n	8016ea8 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016ea4:	230a      	movs	r3, #10
 8016ea6:	e05f      	b.n	8016f68 <LoRaMacCryptoSecureMessage+0xe4>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8016ea8:	4b31      	ldr	r3, [pc, #196]	; (8016f70 <LoRaMacCryptoSecureMessage+0xec>)
 8016eaa:	681b      	ldr	r3, [r3, #0]
 8016eac:	68db      	ldr	r3, [r3, #12]
 8016eae:	68fa      	ldr	r2, [r7, #12]
 8016eb0:	429a      	cmp	r2, r3
 8016eb2:	d201      	bcs.n	8016eb8 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8016eb4:	2306      	movs	r3, #6
 8016eb6:	e057      	b.n	8016f68 <LoRaMacCryptoSecureMessage+0xe4>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d101      	bne.n	8016ec6 <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8016ec2:	2302      	movs	r3, #2
 8016ec4:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8016ec6:	4b2a      	ldr	r3, [pc, #168]	; (8016f70 <LoRaMacCryptoSecureMessage+0xec>)
 8016ec8:	681b      	ldr	r3, [r3, #0]
 8016eca:	68db      	ldr	r3, [r3, #12]
 8016ecc:	68fa      	ldr	r2, [r7, #12]
 8016ece:	429a      	cmp	r2, r3
 8016ed0:	d916      	bls.n	8016f00 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8016edc:	b219      	sxth	r1, r3
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	689c      	ldr	r4, [r3, #8]
 8016ee2:	7dfa      	ldrb	r2, [r7, #23]
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	9301      	str	r3, [sp, #4]
 8016ee8:	2300      	movs	r3, #0
 8016eea:	9300      	str	r3, [sp, #0]
 8016eec:	4623      	mov	r3, r4
 8016eee:	f7ff fa71 	bl	80163d4 <PayloadEncrypt>
 8016ef2:	4603      	mov	r3, r0
 8016ef4:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016ef6:	7dbb      	ldrb	r3, [r7, #22]
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d001      	beq.n	8016f00 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8016efc:	7dbb      	ldrb	r3, [r7, #22]
 8016efe:	e033      	b.n	8016f68 <LoRaMacCryptoSecureMessage+0xe4>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016f00:	6878      	ldr	r0, [r7, #4]
 8016f02:	f000 fb60 	bl	80175c6 <LoRaMacSerializerData>
 8016f06:	4603      	mov	r3, r0
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	d001      	beq.n	8016f10 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016f0c:	2311      	movs	r3, #17
 8016f0e:	e02b      	b.n	8016f68 <LoRaMacCryptoSecureMessage+0xe4>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8016f10:	2302      	movs	r3, #2
 8016f12:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	6818      	ldr	r0, [r3, #0]
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	791b      	ldrb	r3, [r3, #4]
 8016f1c:	b29b      	uxth	r3, r3
 8016f1e:	3b04      	subs	r3, #4
 8016f20:	b299      	uxth	r1, r3
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	689b      	ldr	r3, [r3, #8]
 8016f26:	687a      	ldr	r2, [r7, #4]
 8016f28:	322c      	adds	r2, #44	; 0x2c
 8016f2a:	7dfc      	ldrb	r4, [r7, #23]
 8016f2c:	9203      	str	r2, [sp, #12]
 8016f2e:	68fa      	ldr	r2, [r7, #12]
 8016f30:	9202      	str	r2, [sp, #8]
 8016f32:	9301      	str	r3, [sp, #4]
 8016f34:	2300      	movs	r3, #0
 8016f36:	9300      	str	r3, [sp, #0]
 8016f38:	2300      	movs	r3, #0
 8016f3a:	4622      	mov	r2, r4
 8016f3c:	f7ff fb4b 	bl	80165d6 <ComputeCmacB0>
 8016f40:	4603      	mov	r3, r0
 8016f42:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016f44:	7dbb      	ldrb	r3, [r7, #22]
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	d001      	beq.n	8016f4e <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8016f4a:	7dbb      	ldrb	r3, [r7, #22]
 8016f4c:	e00c      	b.n	8016f68 <LoRaMacCryptoSecureMessage+0xe4>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016f4e:	6878      	ldr	r0, [r7, #4]
 8016f50:	f000 fb39 	bl	80175c6 <LoRaMacSerializerData>
 8016f54:	4603      	mov	r3, r0
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d001      	beq.n	8016f5e <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016f5a:	2311      	movs	r3, #17
 8016f5c:	e004      	b.n	8016f68 <LoRaMacCryptoSecureMessage+0xe4>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8016f5e:	4b04      	ldr	r3, [pc, #16]	; (8016f70 <LoRaMacCryptoSecureMessage+0xec>)
 8016f60:	681b      	ldr	r3, [r3, #0]
 8016f62:	68fa      	ldr	r2, [r7, #12]
 8016f64:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8016f66:	2300      	movs	r3, #0
}
 8016f68:	4618      	mov	r0, r3
 8016f6a:	371c      	adds	r7, #28
 8016f6c:	46bd      	mov	sp, r7
 8016f6e:	bd90      	pop	{r4, r7, pc}
 8016f70:	20004040 	.word	0x20004040

08016f74 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8016f74:	b590      	push	{r4, r7, lr}
 8016f76:	b08b      	sub	sp, #44	; 0x2c
 8016f78:	af04      	add	r7, sp, #16
 8016f7a:	60b9      	str	r1, [r7, #8]
 8016f7c:	607b      	str	r3, [r7, #4]
 8016f7e:	4603      	mov	r3, r0
 8016f80:	73fb      	strb	r3, [r7, #15]
 8016f82:	4613      	mov	r3, r2
 8016f84:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8016f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d101      	bne.n	8016f90 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8016f8c:	230a      	movs	r3, #10
 8016f8e:	e084      	b.n	801709a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8016f90:	7bbb      	ldrb	r3, [r7, #14]
 8016f92:	6879      	ldr	r1, [r7, #4]
 8016f94:	4618      	mov	r0, r3
 8016f96:	f7ff fcaf 	bl	80168f8 <CheckFCntDown>
 8016f9a:	4603      	mov	r3, r0
 8016f9c:	f083 0301 	eor.w	r3, r3, #1
 8016fa0:	b2db      	uxtb	r3, r3
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	d001      	beq.n	8016faa <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8016fa6:	2306      	movs	r3, #6
 8016fa8:	e077      	b.n	801709a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8016faa:	2313      	movs	r3, #19
 8016fac:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8016fae:	2303      	movs	r3, #3
 8016fb0:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8016fb2:	2302      	movs	r3, #2
 8016fb4:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8016fb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016fb8:	f000 f98f 	bl	80172da <LoRaMacParserData>
 8016fbc:	4603      	mov	r3, r0
 8016fbe:	2b00      	cmp	r3, #0
 8016fc0:	d001      	beq.n	8016fc6 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8016fc2:	2310      	movs	r3, #16
 8016fc4:	e069      	b.n	801709a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8016fc6:	f107 0210 	add.w	r2, r7, #16
 8016fca:	7bfb      	ldrb	r3, [r7, #15]
 8016fcc:	4611      	mov	r1, r2
 8016fce:	4618      	mov	r0, r3
 8016fd0:	f7ff fbce 	bl	8016770 <GetKeyAddrItem>
 8016fd4:	4603      	mov	r3, r0
 8016fd6:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016fd8:	7d7b      	ldrb	r3, [r7, #21]
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d001      	beq.n	8016fe2 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8016fde:	7d7b      	ldrb	r3, [r7, #21]
 8016fe0:	e05b      	b.n	801709a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8016fe2:	693b      	ldr	r3, [r7, #16]
 8016fe4:	785b      	ldrb	r3, [r3, #1]
 8016fe6:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8016fe8:	693b      	ldr	r3, [r7, #16]
 8016fea:	789b      	ldrb	r3, [r3, #2]
 8016fec:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8016fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ff0:	689b      	ldr	r3, [r3, #8]
 8016ff2:	68ba      	ldr	r2, [r7, #8]
 8016ff4:	429a      	cmp	r2, r3
 8016ff6:	d001      	beq.n	8016ffc <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8016ff8:	2302      	movs	r3, #2
 8016ffa:	e04e      	b.n	801709a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8016ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ffe:	7b1b      	ldrb	r3, [r3, #12]
 8017000:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8017004:	b2db      	uxtb	r3, r3
 8017006:	2b00      	cmp	r3, #0
 8017008:	bf14      	ite	ne
 801700a:	2301      	movne	r3, #1
 801700c:	2300      	moveq	r3, #0
 801700e:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8017010:	4b24      	ldr	r3, [pc, #144]	; (80170a4 <LoRaMacCryptoUnsecureMessage+0x130>)
 8017012:	681b      	ldr	r3, [r3, #0]
 8017014:	789b      	ldrb	r3, [r3, #2]
 8017016:	2b00      	cmp	r3, #0
 8017018:	d101      	bne.n	801701e <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801701a:	2300      	movs	r3, #0
 801701c:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 801701e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017020:	6818      	ldr	r0, [r3, #0]
 8017022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017024:	791b      	ldrb	r3, [r3, #4]
 8017026:	b29b      	uxth	r3, r3
 8017028:	3b04      	subs	r3, #4
 801702a:	b299      	uxth	r1, r3
 801702c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801702e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017030:	7dbc      	ldrb	r4, [r7, #22]
 8017032:	7d3a      	ldrb	r2, [r7, #20]
 8017034:	9303      	str	r3, [sp, #12]
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	9302      	str	r3, [sp, #8]
 801703a:	68bb      	ldr	r3, [r7, #8]
 801703c:	9301      	str	r3, [sp, #4]
 801703e:	2301      	movs	r3, #1
 8017040:	9300      	str	r3, [sp, #0]
 8017042:	4623      	mov	r3, r4
 8017044:	f7ff fb05 	bl	8016652 <VerifyCmacB0>
 8017048:	4603      	mov	r3, r0
 801704a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801704c:	7d7b      	ldrb	r3, [r7, #21]
 801704e:	2b00      	cmp	r3, #0
 8017050:	d001      	beq.n	8017056 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8017052:	7d7b      	ldrb	r3, [r7, #21]
 8017054:	e021      	b.n	801709a <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8017056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017058:	f893 3020 	ldrb.w	r3, [r3, #32]
 801705c:	2b00      	cmp	r3, #0
 801705e:	d101      	bne.n	8017064 <LoRaMacCryptoUnsecureMessage+0xf0>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8017060:	2302      	movs	r3, #2
 8017062:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8017064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017066:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8017068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801706a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801706e:	b219      	sxth	r1, r3
 8017070:	7dfa      	ldrb	r2, [r7, #23]
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	9301      	str	r3, [sp, #4]
 8017076:	2301      	movs	r3, #1
 8017078:	9300      	str	r3, [sp, #0]
 801707a:	68bb      	ldr	r3, [r7, #8]
 801707c:	f7ff f9aa 	bl	80163d4 <PayloadEncrypt>
 8017080:	4603      	mov	r3, r0
 8017082:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8017084:	7d7b      	ldrb	r3, [r7, #21]
 8017086:	2b00      	cmp	r3, #0
 8017088:	d001      	beq.n	801708e <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801708a:	7d7b      	ldrb	r3, [r7, #21]
 801708c:	e005      	b.n	801709a <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 801708e:	7bbb      	ldrb	r3, [r7, #14]
 8017090:	6879      	ldr	r1, [r7, #4]
 8017092:	4618      	mov	r0, r3
 8017094:	f7ff fc54 	bl	8016940 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8017098:	2300      	movs	r3, #0
}
 801709a:	4618      	mov	r0, r3
 801709c:	371c      	adds	r7, #28
 801709e:	46bd      	mov	sp, r7
 80170a0:	bd90      	pop	{r4, r7, pc}
 80170a2:	bf00      	nop
 80170a4:	20004040 	.word	0x20004040

080170a8 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 80170a8:	b580      	push	{r7, lr}
 80170aa:	b086      	sub	sp, #24
 80170ac:	af00      	add	r7, sp, #0
 80170ae:	4603      	mov	r3, r0
 80170b0:	460a      	mov	r2, r1
 80170b2:	71fb      	strb	r3, [r7, #7]
 80170b4:	4613      	mov	r3, r2
 80170b6:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 80170b8:	79bb      	ldrb	r3, [r7, #6]
 80170ba:	2b00      	cmp	r3, #0
 80170bc:	d001      	beq.n	80170c2 <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80170be:	230b      	movs	r3, #11
 80170c0:	e019      	b.n	80170f6 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }
    uint8_t compBase[16] = { 0 };
 80170c2:	2300      	movs	r3, #0
 80170c4:	60bb      	str	r3, [r7, #8]
 80170c6:	f107 030c 	add.w	r3, r7, #12
 80170ca:	2200      	movs	r2, #0
 80170cc:	601a      	str	r2, [r3, #0]
 80170ce:	605a      	str	r2, [r3, #4]
 80170d0:	609a      	str	r2, [r3, #8]

    if( versionMinor == 1 )
 80170d2:	79fb      	ldrb	r3, [r7, #7]
 80170d4:	2b01      	cmp	r3, #1
 80170d6:	d101      	bne.n	80170dc <LoRaMacCryptoDeriveMcRootKey+0x34>
    {
        compBase[0] = 0x20;
 80170d8:	2320      	movs	r3, #32
 80170da:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 80170dc:	79b9      	ldrb	r1, [r7, #6]
 80170de:	f107 0308 	add.w	r3, r7, #8
 80170e2:	2204      	movs	r2, #4
 80170e4:	4618      	mov	r0, r3
 80170e6:	f7f7 ffef 	bl	800f0c8 <SecureElementDeriveAndStoreKey>
 80170ea:	4603      	mov	r3, r0
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d001      	beq.n	80170f4 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80170f0:	230f      	movs	r3, #15
 80170f2:	e000      	b.n	80170f6 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80170f4:	2300      	movs	r3, #0
}
 80170f6:	4618      	mov	r0, r3
 80170f8:	3718      	adds	r7, #24
 80170fa:	46bd      	mov	sp, r7
 80170fc:	bd80      	pop	{r7, pc}

080170fe <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 80170fe:	b580      	push	{r7, lr}
 8017100:	b086      	sub	sp, #24
 8017102:	af00      	add	r7, sp, #0
 8017104:	4603      	mov	r3, r0
 8017106:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8017108:	79fb      	ldrb	r3, [r7, #7]
 801710a:	2b04      	cmp	r3, #4
 801710c:	d001      	beq.n	8017112 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801710e:	230b      	movs	r3, #11
 8017110:	e014      	b.n	801713c <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }
    uint8_t compBase[16] = { 0 };
 8017112:	2300      	movs	r3, #0
 8017114:	60bb      	str	r3, [r7, #8]
 8017116:	f107 030c 	add.w	r3, r7, #12
 801711a:	2200      	movs	r2, #0
 801711c:	601a      	str	r2, [r3, #0]
 801711e:	605a      	str	r2, [r3, #4]
 8017120:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8017122:	79f9      	ldrb	r1, [r7, #7]
 8017124:	f107 0308 	add.w	r3, r7, #8
 8017128:	227f      	movs	r2, #127	; 0x7f
 801712a:	4618      	mov	r0, r3
 801712c:	f7f7 ffcc 	bl	800f0c8 <SecureElementDeriveAndStoreKey>
 8017130:	4603      	mov	r3, r0
 8017132:	2b00      	cmp	r3, #0
 8017134:	d001      	beq.n	801713a <LoRaMacCryptoDeriveMcKEKey+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017136:	230f      	movs	r3, #15
 8017138:	e000      	b.n	801713c <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801713a:	2300      	movs	r3, #0
}
 801713c:	4618      	mov	r0, r3
 801713e:	3718      	adds	r7, #24
 8017140:	46bd      	mov	sp, r7
 8017142:	bd80      	pop	{r7, pc}

08017144 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8017144:	b580      	push	{r7, lr}
 8017146:	b084      	sub	sp, #16
 8017148:	af00      	add	r7, sp, #0
 801714a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	2b00      	cmp	r3, #0
 8017150:	d003      	beq.n	801715a <LoRaMacParserJoinAccept+0x16>
 8017152:	687b      	ldr	r3, [r7, #4]
 8017154:	681b      	ldr	r3, [r3, #0]
 8017156:	2b00      	cmp	r3, #0
 8017158:	d101      	bne.n	801715e <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801715a:	2302      	movs	r3, #2
 801715c:	e0b9      	b.n	80172d2 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 801715e:	2300      	movs	r3, #0
 8017160:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	681a      	ldr	r2, [r3, #0]
 8017166:	89fb      	ldrh	r3, [r7, #14]
 8017168:	1c59      	adds	r1, r3, #1
 801716a:	81f9      	strh	r1, [r7, #14]
 801716c:	4413      	add	r3, r2
 801716e:	781a      	ldrb	r2, [r3, #0]
 8017170:	687b      	ldr	r3, [r7, #4]
 8017172:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8017174:	687b      	ldr	r3, [r7, #4]
 8017176:	1d98      	adds	r0, r3, #6
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	681a      	ldr	r2, [r3, #0]
 801717c:	89fb      	ldrh	r3, [r7, #14]
 801717e:	4413      	add	r3, r2
 8017180:	2203      	movs	r2, #3
 8017182:	4619      	mov	r1, r3
 8017184:	f004 f9f7 	bl	801b576 <memcpy1>
    bufItr = bufItr + 3;
 8017188:	89fb      	ldrh	r3, [r7, #14]
 801718a:	3303      	adds	r3, #3
 801718c:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	f103 0009 	add.w	r0, r3, #9
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	681a      	ldr	r2, [r3, #0]
 8017198:	89fb      	ldrh	r3, [r7, #14]
 801719a:	4413      	add	r3, r2
 801719c:	2203      	movs	r2, #3
 801719e:	4619      	mov	r1, r3
 80171a0:	f004 f9e9 	bl	801b576 <memcpy1>
    bufItr = bufItr + 3;
 80171a4:	89fb      	ldrh	r3, [r7, #14]
 80171a6:	3303      	adds	r3, #3
 80171a8:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	681a      	ldr	r2, [r3, #0]
 80171ae:	89fb      	ldrh	r3, [r7, #14]
 80171b0:	1c59      	adds	r1, r3, #1
 80171b2:	81f9      	strh	r1, [r7, #14]
 80171b4:	4413      	add	r3, r2
 80171b6:	781b      	ldrb	r3, [r3, #0]
 80171b8:	461a      	mov	r2, r3
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	681a      	ldr	r2, [r3, #0]
 80171c2:	89fb      	ldrh	r3, [r7, #14]
 80171c4:	1c59      	adds	r1, r3, #1
 80171c6:	81f9      	strh	r1, [r7, #14]
 80171c8:	4413      	add	r3, r2
 80171ca:	781b      	ldrb	r3, [r3, #0]
 80171cc:	021a      	lsls	r2, r3, #8
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	68db      	ldr	r3, [r3, #12]
 80171d2:	431a      	orrs	r2, r3
 80171d4:	687b      	ldr	r3, [r7, #4]
 80171d6:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80171d8:	687b      	ldr	r3, [r7, #4]
 80171da:	681a      	ldr	r2, [r3, #0]
 80171dc:	89fb      	ldrh	r3, [r7, #14]
 80171de:	1c59      	adds	r1, r3, #1
 80171e0:	81f9      	strh	r1, [r7, #14]
 80171e2:	4413      	add	r3, r2
 80171e4:	781b      	ldrb	r3, [r3, #0]
 80171e6:	041a      	lsls	r2, r3, #16
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	68db      	ldr	r3, [r3, #12]
 80171ec:	431a      	orrs	r2, r3
 80171ee:	687b      	ldr	r3, [r7, #4]
 80171f0:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	681a      	ldr	r2, [r3, #0]
 80171f6:	89fb      	ldrh	r3, [r7, #14]
 80171f8:	1c59      	adds	r1, r3, #1
 80171fa:	81f9      	strh	r1, [r7, #14]
 80171fc:	4413      	add	r3, r2
 80171fe:	781b      	ldrb	r3, [r3, #0]
 8017200:	061a      	lsls	r2, r3, #24
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	68db      	ldr	r3, [r3, #12]
 8017206:	431a      	orrs	r2, r3
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	681a      	ldr	r2, [r3, #0]
 8017210:	89fb      	ldrh	r3, [r7, #14]
 8017212:	1c59      	adds	r1, r3, #1
 8017214:	81f9      	strh	r1, [r7, #14]
 8017216:	4413      	add	r3, r2
 8017218:	781a      	ldrb	r2, [r3, #0]
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801721e:	687b      	ldr	r3, [r7, #4]
 8017220:	681a      	ldr	r2, [r3, #0]
 8017222:	89fb      	ldrh	r3, [r7, #14]
 8017224:	1c59      	adds	r1, r3, #1
 8017226:	81f9      	strh	r1, [r7, #14]
 8017228:	4413      	add	r3, r2
 801722a:	781a      	ldrb	r2, [r3, #0]
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	791b      	ldrb	r3, [r3, #4]
 8017234:	1f1a      	subs	r2, r3, #4
 8017236:	89fb      	ldrh	r3, [r7, #14]
 8017238:	1ad3      	subs	r3, r2, r3
 801723a:	2b10      	cmp	r3, #16
 801723c:	d10e      	bne.n	801725c <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801723e:	687b      	ldr	r3, [r7, #4]
 8017240:	f103 0012 	add.w	r0, r3, #18
 8017244:	687b      	ldr	r3, [r7, #4]
 8017246:	681a      	ldr	r2, [r3, #0]
 8017248:	89fb      	ldrh	r3, [r7, #14]
 801724a:	4413      	add	r3, r2
 801724c:	2210      	movs	r2, #16
 801724e:	4619      	mov	r1, r3
 8017250:	f004 f991 	bl	801b576 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8017254:	89fb      	ldrh	r3, [r7, #14]
 8017256:	3310      	adds	r3, #16
 8017258:	81fb      	strh	r3, [r7, #14]
 801725a:	e008      	b.n	801726e <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	791b      	ldrb	r3, [r3, #4]
 8017260:	1f1a      	subs	r2, r3, #4
 8017262:	89fb      	ldrh	r3, [r7, #14]
 8017264:	1ad3      	subs	r3, r2, r3
 8017266:	2b00      	cmp	r3, #0
 8017268:	dd01      	ble.n	801726e <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 801726a:	2301      	movs	r3, #1
 801726c:	e031      	b.n	80172d2 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 801726e:	687b      	ldr	r3, [r7, #4]
 8017270:	681a      	ldr	r2, [r3, #0]
 8017272:	89fb      	ldrh	r3, [r7, #14]
 8017274:	1c59      	adds	r1, r3, #1
 8017276:	81f9      	strh	r1, [r7, #14]
 8017278:	4413      	add	r3, r2
 801727a:	781b      	ldrb	r3, [r3, #0]
 801727c:	461a      	mov	r2, r3
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8017282:	687b      	ldr	r3, [r7, #4]
 8017284:	681a      	ldr	r2, [r3, #0]
 8017286:	89fb      	ldrh	r3, [r7, #14]
 8017288:	1c59      	adds	r1, r3, #1
 801728a:	81f9      	strh	r1, [r7, #14]
 801728c:	4413      	add	r3, r2
 801728e:	781b      	ldrb	r3, [r3, #0]
 8017290:	021a      	lsls	r2, r3, #8
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017296:	431a      	orrs	r2, r3
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	681a      	ldr	r2, [r3, #0]
 80172a0:	89fb      	ldrh	r3, [r7, #14]
 80172a2:	1c59      	adds	r1, r3, #1
 80172a4:	81f9      	strh	r1, [r7, #14]
 80172a6:	4413      	add	r3, r2
 80172a8:	781b      	ldrb	r3, [r3, #0]
 80172aa:	041a      	lsls	r2, r3, #16
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80172b0:	431a      	orrs	r2, r3
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80172b6:	687b      	ldr	r3, [r7, #4]
 80172b8:	681a      	ldr	r2, [r3, #0]
 80172ba:	89fb      	ldrh	r3, [r7, #14]
 80172bc:	1c59      	adds	r1, r3, #1
 80172be:	81f9      	strh	r1, [r7, #14]
 80172c0:	4413      	add	r3, r2
 80172c2:	781b      	ldrb	r3, [r3, #0]
 80172c4:	061a      	lsls	r2, r3, #24
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80172ca:	431a      	orrs	r2, r3
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 80172d0:	2300      	movs	r3, #0
}
 80172d2:	4618      	mov	r0, r3
 80172d4:	3710      	adds	r7, #16
 80172d6:	46bd      	mov	sp, r7
 80172d8:	bd80      	pop	{r7, pc}

080172da <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 80172da:	b580      	push	{r7, lr}
 80172dc:	b084      	sub	sp, #16
 80172de:	af00      	add	r7, sp, #0
 80172e0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d003      	beq.n	80172f0 <LoRaMacParserData+0x16>
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d101      	bne.n	80172f4 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80172f0:	2302      	movs	r3, #2
 80172f2:	e0e2      	b.n	80174ba <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 80172f4:	2300      	movs	r3, #0
 80172f6:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	681a      	ldr	r2, [r3, #0]
 80172fc:	89fb      	ldrh	r3, [r7, #14]
 80172fe:	1c59      	adds	r1, r3, #1
 8017300:	81f9      	strh	r1, [r7, #14]
 8017302:	4413      	add	r3, r2
 8017304:	781a      	ldrb	r2, [r3, #0]
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	681a      	ldr	r2, [r3, #0]
 801730e:	89fb      	ldrh	r3, [r7, #14]
 8017310:	1c59      	adds	r1, r3, #1
 8017312:	81f9      	strh	r1, [r7, #14]
 8017314:	4413      	add	r3, r2
 8017316:	781b      	ldrb	r3, [r3, #0]
 8017318:	461a      	mov	r2, r3
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	681a      	ldr	r2, [r3, #0]
 8017322:	89fb      	ldrh	r3, [r7, #14]
 8017324:	1c59      	adds	r1, r3, #1
 8017326:	81f9      	strh	r1, [r7, #14]
 8017328:	4413      	add	r3, r2
 801732a:	781b      	ldrb	r3, [r3, #0]
 801732c:	021a      	lsls	r2, r3, #8
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	689b      	ldr	r3, [r3, #8]
 8017332:	431a      	orrs	r2, r3
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8017338:	687b      	ldr	r3, [r7, #4]
 801733a:	681a      	ldr	r2, [r3, #0]
 801733c:	89fb      	ldrh	r3, [r7, #14]
 801733e:	1c59      	adds	r1, r3, #1
 8017340:	81f9      	strh	r1, [r7, #14]
 8017342:	4413      	add	r3, r2
 8017344:	781b      	ldrb	r3, [r3, #0]
 8017346:	041a      	lsls	r2, r3, #16
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	689b      	ldr	r3, [r3, #8]
 801734c:	431a      	orrs	r2, r3
 801734e:	687b      	ldr	r3, [r7, #4]
 8017350:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	681a      	ldr	r2, [r3, #0]
 8017356:	89fb      	ldrh	r3, [r7, #14]
 8017358:	1c59      	adds	r1, r3, #1
 801735a:	81f9      	strh	r1, [r7, #14]
 801735c:	4413      	add	r3, r2
 801735e:	781b      	ldrb	r3, [r3, #0]
 8017360:	061a      	lsls	r2, r3, #24
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	689b      	ldr	r3, [r3, #8]
 8017366:	431a      	orrs	r2, r3
 8017368:	687b      	ldr	r3, [r7, #4]
 801736a:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	681a      	ldr	r2, [r3, #0]
 8017370:	89fb      	ldrh	r3, [r7, #14]
 8017372:	1c59      	adds	r1, r3, #1
 8017374:	81f9      	strh	r1, [r7, #14]
 8017376:	4413      	add	r3, r2
 8017378:	781a      	ldrb	r2, [r3, #0]
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	681a      	ldr	r2, [r3, #0]
 8017382:	89fb      	ldrh	r3, [r7, #14]
 8017384:	1c59      	adds	r1, r3, #1
 8017386:	81f9      	strh	r1, [r7, #14]
 8017388:	4413      	add	r3, r2
 801738a:	781b      	ldrb	r3, [r3, #0]
 801738c:	b29a      	uxth	r2, r3
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	681a      	ldr	r2, [r3, #0]
 8017396:	89fb      	ldrh	r3, [r7, #14]
 8017398:	1c59      	adds	r1, r3, #1
 801739a:	81f9      	strh	r1, [r7, #14]
 801739c:	4413      	add	r3, r2
 801739e:	781b      	ldrb	r3, [r3, #0]
 80173a0:	0219      	lsls	r1, r3, #8
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	89db      	ldrh	r3, [r3, #14]
 80173a6:	b21a      	sxth	r2, r3
 80173a8:	b20b      	sxth	r3, r1
 80173aa:	4313      	orrs	r3, r2
 80173ac:	b21b      	sxth	r3, r3
 80173ae:	b29a      	uxth	r2, r3
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	f103 0010 	add.w	r0, r3, #16
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	681a      	ldr	r2, [r3, #0]
 80173be:	89fb      	ldrh	r3, [r7, #14]
 80173c0:	18d1      	adds	r1, r2, r3
 80173c2:	687b      	ldr	r3, [r7, #4]
 80173c4:	7b1b      	ldrb	r3, [r3, #12]
 80173c6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80173ca:	b2db      	uxtb	r3, r3
 80173cc:	b29b      	uxth	r3, r3
 80173ce:	461a      	mov	r2, r3
 80173d0:	f004 f8d1 	bl	801b576 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	7b1b      	ldrb	r3, [r3, #12]
 80173d8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80173dc:	b2db      	uxtb	r3, r3
 80173de:	b29a      	uxth	r2, r3
 80173e0:	89fb      	ldrh	r3, [r7, #14]
 80173e2:	4413      	add	r3, r2
 80173e4:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	2200      	movs	r2, #0
 80173ea:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	2200      	movs	r2, #0
 80173f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	791b      	ldrb	r3, [r3, #4]
 80173fa:	461a      	mov	r2, r3
 80173fc:	89fb      	ldrh	r3, [r7, #14]
 80173fe:	1ad3      	subs	r3, r2, r3
 8017400:	2b04      	cmp	r3, #4
 8017402:	dd28      	ble.n	8017456 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	681a      	ldr	r2, [r3, #0]
 8017408:	89fb      	ldrh	r3, [r7, #14]
 801740a:	1c59      	adds	r1, r3, #1
 801740c:	81f9      	strh	r1, [r7, #14]
 801740e:	4413      	add	r3, r2
 8017410:	781a      	ldrb	r2, [r3, #0]
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	791a      	ldrb	r2, [r3, #4]
 801741c:	89fb      	ldrh	r3, [r7, #14]
 801741e:	b2db      	uxtb	r3, r3
 8017420:	1ad3      	subs	r3, r2, r3
 8017422:	b2db      	uxtb	r3, r3
 8017424:	3b04      	subs	r3, #4
 8017426:	b2da      	uxtb	r2, r3
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	681a      	ldr	r2, [r3, #0]
 8017436:	89fb      	ldrh	r3, [r7, #14]
 8017438:	18d1      	adds	r1, r2, r3
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017440:	b29b      	uxth	r3, r3
 8017442:	461a      	mov	r2, r3
 8017444:	f004 f897 	bl	801b576 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801744e:	b29a      	uxth	r2, r3
 8017450:	89fb      	ldrh	r3, [r7, #14]
 8017452:	4413      	add	r3, r2
 8017454:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	681a      	ldr	r2, [r3, #0]
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	791b      	ldrb	r3, [r3, #4]
 801745e:	3b04      	subs	r3, #4
 8017460:	4413      	add	r3, r2
 8017462:	781b      	ldrb	r3, [r3, #0]
 8017464:	461a      	mov	r2, r3
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	6819      	ldr	r1, [r3, #0]
 8017472:	687b      	ldr	r3, [r7, #4]
 8017474:	791b      	ldrb	r3, [r3, #4]
 8017476:	3b03      	subs	r3, #3
 8017478:	440b      	add	r3, r1
 801747a:	781b      	ldrb	r3, [r3, #0]
 801747c:	021b      	lsls	r3, r3, #8
 801747e:	431a      	orrs	r2, r3
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	6819      	ldr	r1, [r3, #0]
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	791b      	ldrb	r3, [r3, #4]
 8017490:	3b02      	subs	r3, #2
 8017492:	440b      	add	r3, r1
 8017494:	781b      	ldrb	r3, [r3, #0]
 8017496:	041b      	lsls	r3, r3, #16
 8017498:	431a      	orrs	r2, r3
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	6819      	ldr	r1, [r3, #0]
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	791b      	ldrb	r3, [r3, #4]
 80174aa:	3b01      	subs	r3, #1
 80174ac:	440b      	add	r3, r1
 80174ae:	781b      	ldrb	r3, [r3, #0]
 80174b0:	061b      	lsls	r3, r3, #24
 80174b2:	431a      	orrs	r2, r3
 80174b4:	687b      	ldr	r3, [r7, #4]
 80174b6:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80174b8:	2300      	movs	r3, #0
}
 80174ba:	4618      	mov	r0, r3
 80174bc:	3710      	adds	r7, #16
 80174be:	46bd      	mov	sp, r7
 80174c0:	bd80      	pop	{r7, pc}

080174c2 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80174c2:	b580      	push	{r7, lr}
 80174c4:	b084      	sub	sp, #16
 80174c6:	af00      	add	r7, sp, #0
 80174c8:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80174ca:	687b      	ldr	r3, [r7, #4]
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d003      	beq.n	80174d8 <LoRaMacSerializerJoinRequest+0x16>
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	681b      	ldr	r3, [r3, #0]
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	d101      	bne.n	80174dc <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80174d8:	2301      	movs	r3, #1
 80174da:	e070      	b.n	80175be <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80174dc:	2300      	movs	r3, #0
 80174de:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	791b      	ldrb	r3, [r3, #4]
 80174e4:	2b16      	cmp	r3, #22
 80174e6:	d801      	bhi.n	80174ec <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80174e8:	2302      	movs	r3, #2
 80174ea:	e068      	b.n	80175be <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80174ec:	687b      	ldr	r3, [r7, #4]
 80174ee:	681a      	ldr	r2, [r3, #0]
 80174f0:	89fb      	ldrh	r3, [r7, #14]
 80174f2:	1c59      	adds	r1, r3, #1
 80174f4:	81f9      	strh	r1, [r7, #14]
 80174f6:	4413      	add	r3, r2
 80174f8:	687a      	ldr	r2, [r7, #4]
 80174fa:	7952      	ldrb	r2, [r2, #5]
 80174fc:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	681a      	ldr	r2, [r3, #0]
 8017502:	89fb      	ldrh	r3, [r7, #14]
 8017504:	18d0      	adds	r0, r2, r3
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	3306      	adds	r3, #6
 801750a:	2208      	movs	r2, #8
 801750c:	4619      	mov	r1, r3
 801750e:	f004 f84d 	bl	801b5ac <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8017512:	89fb      	ldrh	r3, [r7, #14]
 8017514:	3308      	adds	r3, #8
 8017516:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	681a      	ldr	r2, [r3, #0]
 801751c:	89fb      	ldrh	r3, [r7, #14]
 801751e:	18d0      	adds	r0, r2, r3
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	330e      	adds	r3, #14
 8017524:	2208      	movs	r2, #8
 8017526:	4619      	mov	r1, r3
 8017528:	f004 f840 	bl	801b5ac <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 801752c:	89fb      	ldrh	r3, [r7, #14]
 801752e:	3308      	adds	r3, #8
 8017530:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	8ad9      	ldrh	r1, [r3, #22]
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	681a      	ldr	r2, [r3, #0]
 801753a:	89fb      	ldrh	r3, [r7, #14]
 801753c:	1c58      	adds	r0, r3, #1
 801753e:	81f8      	strh	r0, [r7, #14]
 8017540:	4413      	add	r3, r2
 8017542:	b2ca      	uxtb	r2, r1
 8017544:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	8adb      	ldrh	r3, [r3, #22]
 801754a:	0a1b      	lsrs	r3, r3, #8
 801754c:	b299      	uxth	r1, r3
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	681a      	ldr	r2, [r3, #0]
 8017552:	89fb      	ldrh	r3, [r7, #14]
 8017554:	1c58      	adds	r0, r3, #1
 8017556:	81f8      	strh	r0, [r7, #14]
 8017558:	4413      	add	r3, r2
 801755a:	b2ca      	uxtb	r2, r1
 801755c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801755e:	687b      	ldr	r3, [r7, #4]
 8017560:	6999      	ldr	r1, [r3, #24]
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	681a      	ldr	r2, [r3, #0]
 8017566:	89fb      	ldrh	r3, [r7, #14]
 8017568:	1c58      	adds	r0, r3, #1
 801756a:	81f8      	strh	r0, [r7, #14]
 801756c:	4413      	add	r3, r2
 801756e:	b2ca      	uxtb	r2, r1
 8017570:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	699b      	ldr	r3, [r3, #24]
 8017576:	0a19      	lsrs	r1, r3, #8
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	681a      	ldr	r2, [r3, #0]
 801757c:	89fb      	ldrh	r3, [r7, #14]
 801757e:	1c58      	adds	r0, r3, #1
 8017580:	81f8      	strh	r0, [r7, #14]
 8017582:	4413      	add	r3, r2
 8017584:	b2ca      	uxtb	r2, r1
 8017586:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	699b      	ldr	r3, [r3, #24]
 801758c:	0c19      	lsrs	r1, r3, #16
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	681a      	ldr	r2, [r3, #0]
 8017592:	89fb      	ldrh	r3, [r7, #14]
 8017594:	1c58      	adds	r0, r3, #1
 8017596:	81f8      	strh	r0, [r7, #14]
 8017598:	4413      	add	r3, r2
 801759a:	b2ca      	uxtb	r2, r1
 801759c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	699b      	ldr	r3, [r3, #24]
 80175a2:	0e19      	lsrs	r1, r3, #24
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	681a      	ldr	r2, [r3, #0]
 80175a8:	89fb      	ldrh	r3, [r7, #14]
 80175aa:	1c58      	adds	r0, r3, #1
 80175ac:	81f8      	strh	r0, [r7, #14]
 80175ae:	4413      	add	r3, r2
 80175b0:	b2ca      	uxtb	r2, r1
 80175b2:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80175b4:	89fb      	ldrh	r3, [r7, #14]
 80175b6:	b2da      	uxtb	r2, r3
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80175bc:	2300      	movs	r3, #0
}
 80175be:	4618      	mov	r0, r3
 80175c0:	3710      	adds	r7, #16
 80175c2:	46bd      	mov	sp, r7
 80175c4:	bd80      	pop	{r7, pc}

080175c6 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80175c6:	b580      	push	{r7, lr}
 80175c8:	b084      	sub	sp, #16
 80175ca:	af00      	add	r7, sp, #0
 80175cc:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	d003      	beq.n	80175dc <LoRaMacSerializerData+0x16>
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	681b      	ldr	r3, [r3, #0]
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d101      	bne.n	80175e0 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80175dc:	2301      	movs	r3, #1
 80175de:	e0e5      	b.n	80177ac <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 80175e0:	2300      	movs	r3, #0
 80175e2:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80175e4:	2308      	movs	r3, #8
 80175e6:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	7b1b      	ldrb	r3, [r3, #12]
 80175ec:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80175f0:	b2db      	uxtb	r3, r3
 80175f2:	b29a      	uxth	r2, r3
 80175f4:	89bb      	ldrh	r3, [r7, #12]
 80175f6:	4413      	add	r3, r2
 80175f8:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017600:	2b00      	cmp	r3, #0
 8017602:	d002      	beq.n	801760a <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8017604:	89bb      	ldrh	r3, [r7, #12]
 8017606:	3301      	adds	r3, #1
 8017608:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 801760a:	687b      	ldr	r3, [r7, #4]
 801760c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017610:	b29a      	uxth	r2, r3
 8017612:	89bb      	ldrh	r3, [r7, #12]
 8017614:	4413      	add	r3, r2
 8017616:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8017618:	89bb      	ldrh	r3, [r7, #12]
 801761a:	3304      	adds	r3, #4
 801761c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	791b      	ldrb	r3, [r3, #4]
 8017622:	b29b      	uxth	r3, r3
 8017624:	89ba      	ldrh	r2, [r7, #12]
 8017626:	429a      	cmp	r2, r3
 8017628:	d901      	bls.n	801762e <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801762a:	2302      	movs	r3, #2
 801762c:	e0be      	b.n	80177ac <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	681a      	ldr	r2, [r3, #0]
 8017632:	89fb      	ldrh	r3, [r7, #14]
 8017634:	1c59      	adds	r1, r3, #1
 8017636:	81f9      	strh	r1, [r7, #14]
 8017638:	4413      	add	r3, r2
 801763a:	687a      	ldr	r2, [r7, #4]
 801763c:	7952      	ldrb	r2, [r2, #5]
 801763e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	6899      	ldr	r1, [r3, #8]
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	681a      	ldr	r2, [r3, #0]
 8017648:	89fb      	ldrh	r3, [r7, #14]
 801764a:	1c58      	adds	r0, r3, #1
 801764c:	81f8      	strh	r0, [r7, #14]
 801764e:	4413      	add	r3, r2
 8017650:	b2ca      	uxtb	r2, r1
 8017652:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	689b      	ldr	r3, [r3, #8]
 8017658:	0a19      	lsrs	r1, r3, #8
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	681a      	ldr	r2, [r3, #0]
 801765e:	89fb      	ldrh	r3, [r7, #14]
 8017660:	1c58      	adds	r0, r3, #1
 8017662:	81f8      	strh	r0, [r7, #14]
 8017664:	4413      	add	r3, r2
 8017666:	b2ca      	uxtb	r2, r1
 8017668:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	689b      	ldr	r3, [r3, #8]
 801766e:	0c19      	lsrs	r1, r3, #16
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	681a      	ldr	r2, [r3, #0]
 8017674:	89fb      	ldrh	r3, [r7, #14]
 8017676:	1c58      	adds	r0, r3, #1
 8017678:	81f8      	strh	r0, [r7, #14]
 801767a:	4413      	add	r3, r2
 801767c:	b2ca      	uxtb	r2, r1
 801767e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	689b      	ldr	r3, [r3, #8]
 8017684:	0e19      	lsrs	r1, r3, #24
 8017686:	687b      	ldr	r3, [r7, #4]
 8017688:	681a      	ldr	r2, [r3, #0]
 801768a:	89fb      	ldrh	r3, [r7, #14]
 801768c:	1c58      	adds	r0, r3, #1
 801768e:	81f8      	strh	r0, [r7, #14]
 8017690:	4413      	add	r3, r2
 8017692:	b2ca      	uxtb	r2, r1
 8017694:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8017696:	687b      	ldr	r3, [r7, #4]
 8017698:	681a      	ldr	r2, [r3, #0]
 801769a:	89fb      	ldrh	r3, [r7, #14]
 801769c:	1c59      	adds	r1, r3, #1
 801769e:	81f9      	strh	r1, [r7, #14]
 80176a0:	4413      	add	r3, r2
 80176a2:	687a      	ldr	r2, [r7, #4]
 80176a4:	7b12      	ldrb	r2, [r2, #12]
 80176a6:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	89d9      	ldrh	r1, [r3, #14]
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	681a      	ldr	r2, [r3, #0]
 80176b0:	89fb      	ldrh	r3, [r7, #14]
 80176b2:	1c58      	adds	r0, r3, #1
 80176b4:	81f8      	strh	r0, [r7, #14]
 80176b6:	4413      	add	r3, r2
 80176b8:	b2ca      	uxtb	r2, r1
 80176ba:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	89db      	ldrh	r3, [r3, #14]
 80176c0:	0a1b      	lsrs	r3, r3, #8
 80176c2:	b299      	uxth	r1, r3
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	681a      	ldr	r2, [r3, #0]
 80176c8:	89fb      	ldrh	r3, [r7, #14]
 80176ca:	1c58      	adds	r0, r3, #1
 80176cc:	81f8      	strh	r0, [r7, #14]
 80176ce:	4413      	add	r3, r2
 80176d0:	b2ca      	uxtb	r2, r1
 80176d2:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	681a      	ldr	r2, [r3, #0]
 80176d8:	89fb      	ldrh	r3, [r7, #14]
 80176da:	18d0      	adds	r0, r2, r3
 80176dc:	687b      	ldr	r3, [r7, #4]
 80176de:	f103 0110 	add.w	r1, r3, #16
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	7b1b      	ldrb	r3, [r3, #12]
 80176e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80176ea:	b2db      	uxtb	r3, r3
 80176ec:	b29b      	uxth	r3, r3
 80176ee:	461a      	mov	r2, r3
 80176f0:	f003 ff41 	bl	801b576 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80176f4:	687b      	ldr	r3, [r7, #4]
 80176f6:	7b1b      	ldrb	r3, [r3, #12]
 80176f8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80176fc:	b2db      	uxtb	r3, r3
 80176fe:	b29a      	uxth	r2, r3
 8017700:	89fb      	ldrh	r3, [r7, #14]
 8017702:	4413      	add	r3, r2
 8017704:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801770c:	2b00      	cmp	r3, #0
 801770e:	d009      	beq.n	8017724 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	681a      	ldr	r2, [r3, #0]
 8017714:	89fb      	ldrh	r3, [r7, #14]
 8017716:	1c59      	adds	r1, r3, #1
 8017718:	81f9      	strh	r1, [r7, #14]
 801771a:	4413      	add	r3, r2
 801771c:	687a      	ldr	r2, [r7, #4]
 801771e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8017722:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8017724:	687b      	ldr	r3, [r7, #4]
 8017726:	681a      	ldr	r2, [r3, #0]
 8017728:	89fb      	ldrh	r3, [r7, #14]
 801772a:	18d0      	adds	r0, r2, r3
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017736:	b29b      	uxth	r3, r3
 8017738:	461a      	mov	r2, r3
 801773a:	f003 ff1c 	bl	801b576 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017744:	b29a      	uxth	r2, r3
 8017746:	89fb      	ldrh	r3, [r7, #14]
 8017748:	4413      	add	r3, r2
 801774a:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	681a      	ldr	r2, [r3, #0]
 8017754:	89fb      	ldrh	r3, [r7, #14]
 8017756:	1c58      	adds	r0, r3, #1
 8017758:	81f8      	strh	r0, [r7, #14]
 801775a:	4413      	add	r3, r2
 801775c:	b2ca      	uxtb	r2, r1
 801775e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017764:	0a19      	lsrs	r1, r3, #8
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	681a      	ldr	r2, [r3, #0]
 801776a:	89fb      	ldrh	r3, [r7, #14]
 801776c:	1c58      	adds	r0, r3, #1
 801776e:	81f8      	strh	r0, [r7, #14]
 8017770:	4413      	add	r3, r2
 8017772:	b2ca      	uxtb	r2, r1
 8017774:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8017776:	687b      	ldr	r3, [r7, #4]
 8017778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801777a:	0c19      	lsrs	r1, r3, #16
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	681a      	ldr	r2, [r3, #0]
 8017780:	89fb      	ldrh	r3, [r7, #14]
 8017782:	1c58      	adds	r0, r3, #1
 8017784:	81f8      	strh	r0, [r7, #14]
 8017786:	4413      	add	r3, r2
 8017788:	b2ca      	uxtb	r2, r1
 801778a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801778c:	687b      	ldr	r3, [r7, #4]
 801778e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017790:	0e19      	lsrs	r1, r3, #24
 8017792:	687b      	ldr	r3, [r7, #4]
 8017794:	681a      	ldr	r2, [r3, #0]
 8017796:	89fb      	ldrh	r3, [r7, #14]
 8017798:	1c58      	adds	r0, r3, #1
 801779a:	81f8      	strh	r0, [r7, #14]
 801779c:	4413      	add	r3, r2
 801779e:	b2ca      	uxtb	r2, r1
 80177a0:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80177a2:	89fb      	ldrh	r3, [r7, #14]
 80177a4:	b2da      	uxtb	r2, r3
 80177a6:	687b      	ldr	r3, [r7, #4]
 80177a8:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80177aa:	2300      	movs	r3, #0
}
 80177ac:	4618      	mov	r0, r3
 80177ae:	3710      	adds	r7, #16
 80177b0:	46bd      	mov	sp, r7
 80177b2:	bd80      	pop	{r7, pc}

080177b4 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 80177b4:	b480      	push	{r7}
 80177b6:	b083      	sub	sp, #12
 80177b8:	af00      	add	r7, sp, #0
 80177ba:	4603      	mov	r3, r0
 80177bc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80177be:	79fb      	ldrb	r3, [r7, #7]
 80177c0:	2b05      	cmp	r3, #5
 80177c2:	d002      	beq.n	80177ca <RegionIsActive+0x16>
 80177c4:	2b08      	cmp	r3, #8
 80177c6:	d002      	beq.n	80177ce <RegionIsActive+0x1a>
 80177c8:	e003      	b.n	80177d2 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 80177ca:	2301      	movs	r3, #1
 80177cc:	e002      	b.n	80177d4 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 80177ce:	2301      	movs	r3, #1
 80177d0:	e000      	b.n	80177d4 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80177d2:	2300      	movs	r3, #0
        }
    }
}
 80177d4:	4618      	mov	r0, r3
 80177d6:	370c      	adds	r7, #12
 80177d8:	46bd      	mov	sp, r7
 80177da:	bc80      	pop	{r7}
 80177dc:	4770      	bx	lr

080177de <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80177de:	b580      	push	{r7, lr}
 80177e0:	b084      	sub	sp, #16
 80177e2:	af00      	add	r7, sp, #0
 80177e4:	4603      	mov	r3, r0
 80177e6:	6039      	str	r1, [r7, #0]
 80177e8:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80177ea:	2300      	movs	r3, #0
 80177ec:	60bb      	str	r3, [r7, #8]
    switch( region )
 80177ee:	79fb      	ldrb	r3, [r7, #7]
 80177f0:	2b05      	cmp	r3, #5
 80177f2:	d002      	beq.n	80177fa <RegionGetPhyParam+0x1c>
 80177f4:	2b08      	cmp	r3, #8
 80177f6:	d006      	beq.n	8017806 <RegionGetPhyParam+0x28>
 80177f8:	e00b      	b.n	8017812 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 80177fa:	6838      	ldr	r0, [r7, #0]
 80177fc:	f001 fae4 	bl	8018dc8 <RegionEU868GetPhyParam>
 8017800:	4603      	mov	r3, r0
 8017802:	60fb      	str	r3, [r7, #12]
 8017804:	e007      	b.n	8017816 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8017806:	6838      	ldr	r0, [r7, #0]
 8017808:	f002 fcb2 	bl	801a170 <RegionUS915GetPhyParam>
 801780c:	4603      	mov	r3, r0
 801780e:	60fb      	str	r3, [r7, #12]
 8017810:	e001      	b.n	8017816 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8017812:	68bb      	ldr	r3, [r7, #8]
 8017814:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8017816:	68fb      	ldr	r3, [r7, #12]
 8017818:	4618      	mov	r0, r3
 801781a:	3710      	adds	r7, #16
 801781c:	46bd      	mov	sp, r7
 801781e:	bd80      	pop	{r7, pc}

08017820 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8017820:	b580      	push	{r7, lr}
 8017822:	b082      	sub	sp, #8
 8017824:	af00      	add	r7, sp, #0
 8017826:	4603      	mov	r3, r0
 8017828:	6039      	str	r1, [r7, #0]
 801782a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801782c:	79fb      	ldrb	r3, [r7, #7]
 801782e:	2b05      	cmp	r3, #5
 8017830:	d002      	beq.n	8017838 <RegionSetBandTxDone+0x18>
 8017832:	2b08      	cmp	r3, #8
 8017834:	d004      	beq.n	8017840 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8017836:	e006      	b.n	8017846 <RegionSetBandTxDone+0x26>
        EU868_SET_BAND_TX_DONE( );
 8017838:	6838      	ldr	r0, [r7, #0]
 801783a:	f001 fc11 	bl	8019060 <RegionEU868SetBandTxDone>
 801783e:	e002      	b.n	8017846 <RegionSetBandTxDone+0x26>
        US915_SET_BAND_TX_DONE( );
 8017840:	6838      	ldr	r0, [r7, #0]
 8017842:	f002 fdf7 	bl	801a434 <RegionUS915SetBandTxDone>
        }
    }
}
 8017846:	3708      	adds	r7, #8
 8017848:	46bd      	mov	sp, r7
 801784a:	bd80      	pop	{r7, pc}

0801784c <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801784c:	b580      	push	{r7, lr}
 801784e:	b082      	sub	sp, #8
 8017850:	af00      	add	r7, sp, #0
 8017852:	4603      	mov	r3, r0
 8017854:	6039      	str	r1, [r7, #0]
 8017856:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017858:	79fb      	ldrb	r3, [r7, #7]
 801785a:	2b05      	cmp	r3, #5
 801785c:	d002      	beq.n	8017864 <RegionInitDefaults+0x18>
 801785e:	2b08      	cmp	r3, #8
 8017860:	d004      	beq.n	801786c <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8017862:	e006      	b.n	8017872 <RegionInitDefaults+0x26>
        EU868_INIT_DEFAULTS( );
 8017864:	6838      	ldr	r0, [r7, #0]
 8017866:	f001 fc27 	bl	80190b8 <RegionEU868InitDefaults>
 801786a:	e002      	b.n	8017872 <RegionInitDefaults+0x26>
        US915_INIT_DEFAULTS( );
 801786c:	6838      	ldr	r0, [r7, #0]
 801786e:	f002 fe0d 	bl	801a48c <RegionUS915InitDefaults>
        }
    }
}
 8017872:	bf00      	nop
 8017874:	3708      	adds	r7, #8
 8017876:	46bd      	mov	sp, r7
 8017878:	bd80      	pop	{r7, pc}

0801787a <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801787a:	b580      	push	{r7, lr}
 801787c:	b082      	sub	sp, #8
 801787e:	af00      	add	r7, sp, #0
 8017880:	4603      	mov	r3, r0
 8017882:	6039      	str	r1, [r7, #0]
 8017884:	71fb      	strb	r3, [r7, #7]
 8017886:	4613      	mov	r3, r2
 8017888:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801788a:	79fb      	ldrb	r3, [r7, #7]
 801788c:	2b05      	cmp	r3, #5
 801788e:	d002      	beq.n	8017896 <RegionVerify+0x1c>
 8017890:	2b08      	cmp	r3, #8
 8017892:	d007      	beq.n	80178a4 <RegionVerify+0x2a>
 8017894:	e00d      	b.n	80178b2 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8017896:	79bb      	ldrb	r3, [r7, #6]
 8017898:	4619      	mov	r1, r3
 801789a:	6838      	ldr	r0, [r7, #0]
 801789c:	f001 fcaa 	bl	80191f4 <RegionEU868Verify>
 80178a0:	4603      	mov	r3, r0
 80178a2:	e007      	b.n	80178b4 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 80178a4:	79bb      	ldrb	r3, [r7, #6]
 80178a6:	4619      	mov	r1, r3
 80178a8:	6838      	ldr	r0, [r7, #0]
 80178aa:	f002 ff21 	bl	801a6f0 <RegionUS915Verify>
 80178ae:	4603      	mov	r3, r0
 80178b0:	e000      	b.n	80178b4 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 80178b2:	2300      	movs	r3, #0
        }
    }
}
 80178b4:	4618      	mov	r0, r3
 80178b6:	3708      	adds	r7, #8
 80178b8:	46bd      	mov	sp, r7
 80178ba:	bd80      	pop	{r7, pc}

080178bc <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80178bc:	b580      	push	{r7, lr}
 80178be:	b082      	sub	sp, #8
 80178c0:	af00      	add	r7, sp, #0
 80178c2:	4603      	mov	r3, r0
 80178c4:	6039      	str	r1, [r7, #0]
 80178c6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80178c8:	79fb      	ldrb	r3, [r7, #7]
 80178ca:	2b05      	cmp	r3, #5
 80178cc:	d002      	beq.n	80178d4 <RegionApplyCFList+0x18>
 80178ce:	2b08      	cmp	r3, #8
 80178d0:	d004      	beq.n	80178dc <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 80178d2:	e006      	b.n	80178e2 <RegionApplyCFList+0x26>
        EU868_APPLY_CF_LIST( );
 80178d4:	6838      	ldr	r0, [r7, #0]
 80178d6:	f001 fd09 	bl	80192ec <RegionEU868ApplyCFList>
 80178da:	e002      	b.n	80178e2 <RegionApplyCFList+0x26>
        US915_APPLY_CF_LIST( );
 80178dc:	6838      	ldr	r0, [r7, #0]
 80178de:	f002 ff6f 	bl	801a7c0 <RegionUS915ApplyCFList>
        }
    }
}
 80178e2:	bf00      	nop
 80178e4:	3708      	adds	r7, #8
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bd80      	pop	{r7, pc}

080178ea <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 80178ea:	b580      	push	{r7, lr}
 80178ec:	b082      	sub	sp, #8
 80178ee:	af00      	add	r7, sp, #0
 80178f0:	4603      	mov	r3, r0
 80178f2:	6039      	str	r1, [r7, #0]
 80178f4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80178f6:	79fb      	ldrb	r3, [r7, #7]
 80178f8:	2b05      	cmp	r3, #5
 80178fa:	d002      	beq.n	8017902 <RegionChanMaskSet+0x18>
 80178fc:	2b08      	cmp	r3, #8
 80178fe:	d005      	beq.n	801790c <RegionChanMaskSet+0x22>
 8017900:	e009      	b.n	8017916 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8017902:	6838      	ldr	r0, [r7, #0]
 8017904:	f001 fd66 	bl	80193d4 <RegionEU868ChanMaskSet>
 8017908:	4603      	mov	r3, r0
 801790a:	e005      	b.n	8017918 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 801790c:	6838      	ldr	r0, [r7, #0]
 801790e:	f002 ffcd 	bl	801a8ac <RegionUS915ChanMaskSet>
 8017912:	4603      	mov	r3, r0
 8017914:	e000      	b.n	8017918 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8017916:	2300      	movs	r3, #0
        }
    }
}
 8017918:	4618      	mov	r0, r3
 801791a:	3708      	adds	r7, #8
 801791c:	46bd      	mov	sp, r7
 801791e:	bd80      	pop	{r7, pc}

08017920 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8017920:	b580      	push	{r7, lr}
 8017922:	b082      	sub	sp, #8
 8017924:	af00      	add	r7, sp, #0
 8017926:	603b      	str	r3, [r7, #0]
 8017928:	4603      	mov	r3, r0
 801792a:	71fb      	strb	r3, [r7, #7]
 801792c:	460b      	mov	r3, r1
 801792e:	71bb      	strb	r3, [r7, #6]
 8017930:	4613      	mov	r3, r2
 8017932:	717b      	strb	r3, [r7, #5]
    switch( region )
 8017934:	79fb      	ldrb	r3, [r7, #7]
 8017936:	2b05      	cmp	r3, #5
 8017938:	d002      	beq.n	8017940 <RegionComputeRxWindowParameters+0x20>
 801793a:	2b08      	cmp	r3, #8
 801793c:	d008      	beq.n	8017950 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 801793e:	e00e      	b.n	801795e <RegionComputeRxWindowParameters+0x3e>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8017940:	7979      	ldrb	r1, [r7, #5]
 8017942:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017946:	693b      	ldr	r3, [r7, #16]
 8017948:	683a      	ldr	r2, [r7, #0]
 801794a:	f001 fd6d 	bl	8019428 <RegionEU868ComputeRxWindowParameters>
 801794e:	e006      	b.n	801795e <RegionComputeRxWindowParameters+0x3e>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8017950:	7979      	ldrb	r1, [r7, #5]
 8017952:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017956:	693b      	ldr	r3, [r7, #16]
 8017958:	683a      	ldr	r2, [r7, #0]
 801795a:	f003 f811 	bl	801a980 <RegionUS915ComputeRxWindowParameters>
        }
    }
}
 801795e:	bf00      	nop
 8017960:	3708      	adds	r7, #8
 8017962:	46bd      	mov	sp, r7
 8017964:	bd80      	pop	{r7, pc}

08017966 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8017966:	b580      	push	{r7, lr}
 8017968:	b084      	sub	sp, #16
 801796a:	af00      	add	r7, sp, #0
 801796c:	4603      	mov	r3, r0
 801796e:	60b9      	str	r1, [r7, #8]
 8017970:	607a      	str	r2, [r7, #4]
 8017972:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8017974:	7bfb      	ldrb	r3, [r7, #15]
 8017976:	2b05      	cmp	r3, #5
 8017978:	d002      	beq.n	8017980 <RegionRxConfig+0x1a>
 801797a:	2b08      	cmp	r3, #8
 801797c:	d006      	beq.n	801798c <RegionRxConfig+0x26>
 801797e:	e00b      	b.n	8017998 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8017980:	6879      	ldr	r1, [r7, #4]
 8017982:	68b8      	ldr	r0, [r7, #8]
 8017984:	f001 fdaa 	bl	80194dc <RegionEU868RxConfig>
 8017988:	4603      	mov	r3, r0
 801798a:	e006      	b.n	801799a <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 801798c:	6879      	ldr	r1, [r7, #4]
 801798e:	68b8      	ldr	r0, [r7, #8]
 8017990:	f003 f840 	bl	801aa14 <RegionUS915RxConfig>
 8017994:	4603      	mov	r3, r0
 8017996:	e000      	b.n	801799a <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8017998:	2300      	movs	r3, #0
        }
    }
}
 801799a:	4618      	mov	r0, r3
 801799c:	3710      	adds	r7, #16
 801799e:	46bd      	mov	sp, r7
 80179a0:	bd80      	pop	{r7, pc}

080179a2 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80179a2:	b580      	push	{r7, lr}
 80179a4:	b084      	sub	sp, #16
 80179a6:	af00      	add	r7, sp, #0
 80179a8:	60b9      	str	r1, [r7, #8]
 80179aa:	607a      	str	r2, [r7, #4]
 80179ac:	603b      	str	r3, [r7, #0]
 80179ae:	4603      	mov	r3, r0
 80179b0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80179b2:	7bfb      	ldrb	r3, [r7, #15]
 80179b4:	2b05      	cmp	r3, #5
 80179b6:	d002      	beq.n	80179be <RegionTxConfig+0x1c>
 80179b8:	2b08      	cmp	r3, #8
 80179ba:	d007      	beq.n	80179cc <RegionTxConfig+0x2a>
 80179bc:	e00d      	b.n	80179da <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 80179be:	683a      	ldr	r2, [r7, #0]
 80179c0:	6879      	ldr	r1, [r7, #4]
 80179c2:	68b8      	ldr	r0, [r7, #8]
 80179c4:	f001 fe5a 	bl	801967c <RegionEU868TxConfig>
 80179c8:	4603      	mov	r3, r0
 80179ca:	e007      	b.n	80179dc <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 80179cc:	683a      	ldr	r2, [r7, #0]
 80179ce:	6879      	ldr	r1, [r7, #4]
 80179d0:	68b8      	ldr	r0, [r7, #8]
 80179d2:	f003 f8a3 	bl	801ab1c <RegionUS915TxConfig>
 80179d6:	4603      	mov	r3, r0
 80179d8:	e000      	b.n	80179dc <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80179da:	2300      	movs	r3, #0
        }
    }
}
 80179dc:	4618      	mov	r0, r3
 80179de:	3710      	adds	r7, #16
 80179e0:	46bd      	mov	sp, r7
 80179e2:	bd80      	pop	{r7, pc}

080179e4 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80179e4:	b580      	push	{r7, lr}
 80179e6:	b086      	sub	sp, #24
 80179e8:	af02      	add	r7, sp, #8
 80179ea:	60b9      	str	r1, [r7, #8]
 80179ec:	607a      	str	r2, [r7, #4]
 80179ee:	603b      	str	r3, [r7, #0]
 80179f0:	4603      	mov	r3, r0
 80179f2:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80179f4:	7bfb      	ldrb	r3, [r7, #15]
 80179f6:	2b05      	cmp	r3, #5
 80179f8:	d002      	beq.n	8017a00 <RegionLinkAdrReq+0x1c>
 80179fa:	2b08      	cmp	r3, #8
 80179fc:	d00a      	beq.n	8017a14 <RegionLinkAdrReq+0x30>
 80179fe:	e013      	b.n	8017a28 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8017a00:	69fb      	ldr	r3, [r7, #28]
 8017a02:	9300      	str	r3, [sp, #0]
 8017a04:	69bb      	ldr	r3, [r7, #24]
 8017a06:	683a      	ldr	r2, [r7, #0]
 8017a08:	6879      	ldr	r1, [r7, #4]
 8017a0a:	68b8      	ldr	r0, [r7, #8]
 8017a0c:	f001 ff06 	bl	801981c <RegionEU868LinkAdrReq>
 8017a10:	4603      	mov	r3, r0
 8017a12:	e00a      	b.n	8017a2a <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8017a14:	69fb      	ldr	r3, [r7, #28]
 8017a16:	9300      	str	r3, [sp, #0]
 8017a18:	69bb      	ldr	r3, [r7, #24]
 8017a1a:	683a      	ldr	r2, [r7, #0]
 8017a1c:	6879      	ldr	r1, [r7, #4]
 8017a1e:	68b8      	ldr	r0, [r7, #8]
 8017a20:	f003 f928 	bl	801ac74 <RegionUS915LinkAdrReq>
 8017a24:	4603      	mov	r3, r0
 8017a26:	e000      	b.n	8017a2a <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8017a28:	2300      	movs	r3, #0
        }
    }
}
 8017a2a:	4618      	mov	r0, r3
 8017a2c:	3710      	adds	r7, #16
 8017a2e:	46bd      	mov	sp, r7
 8017a30:	bd80      	pop	{r7, pc}

08017a32 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8017a32:	b580      	push	{r7, lr}
 8017a34:	b082      	sub	sp, #8
 8017a36:	af00      	add	r7, sp, #0
 8017a38:	4603      	mov	r3, r0
 8017a3a:	6039      	str	r1, [r7, #0]
 8017a3c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017a3e:	79fb      	ldrb	r3, [r7, #7]
 8017a40:	2b05      	cmp	r3, #5
 8017a42:	d002      	beq.n	8017a4a <RegionRxParamSetupReq+0x18>
 8017a44:	2b08      	cmp	r3, #8
 8017a46:	d005      	beq.n	8017a54 <RegionRxParamSetupReq+0x22>
 8017a48:	e009      	b.n	8017a5e <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8017a4a:	6838      	ldr	r0, [r7, #0]
 8017a4c:	f002 f808 	bl	8019a60 <RegionEU868RxParamSetupReq>
 8017a50:	4603      	mov	r3, r0
 8017a52:	e005      	b.n	8017a60 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8017a54:	6838      	ldr	r0, [r7, #0]
 8017a56:	f003 fb31 	bl	801b0bc <RegionUS915RxParamSetupReq>
 8017a5a:	4603      	mov	r3, r0
 8017a5c:	e000      	b.n	8017a60 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8017a5e:	2300      	movs	r3, #0
        }
    }
}
 8017a60:	4618      	mov	r0, r3
 8017a62:	3708      	adds	r7, #8
 8017a64:	46bd      	mov	sp, r7
 8017a66:	bd80      	pop	{r7, pc}

08017a68 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8017a68:	b580      	push	{r7, lr}
 8017a6a:	b082      	sub	sp, #8
 8017a6c:	af00      	add	r7, sp, #0
 8017a6e:	4603      	mov	r3, r0
 8017a70:	6039      	str	r1, [r7, #0]
 8017a72:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017a74:	79fb      	ldrb	r3, [r7, #7]
 8017a76:	2b05      	cmp	r3, #5
 8017a78:	d002      	beq.n	8017a80 <RegionNewChannelReq+0x18>
 8017a7a:	2b08      	cmp	r3, #8
 8017a7c:	d005      	beq.n	8017a8a <RegionNewChannelReq+0x22>
 8017a7e:	e009      	b.n	8017a94 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8017a80:	6838      	ldr	r0, [r7, #0]
 8017a82:	f002 f82b 	bl	8019adc <RegionEU868NewChannelReq>
 8017a86:	4603      	mov	r3, r0
 8017a88:	e005      	b.n	8017a96 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8017a8a:	6838      	ldr	r0, [r7, #0]
 8017a8c:	f003 fb62 	bl	801b154 <RegionUS915NewChannelReq>
 8017a90:	4603      	mov	r3, r0
 8017a92:	e000      	b.n	8017a96 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8017a94:	2300      	movs	r3, #0
        }
    }
}
 8017a96:	4618      	mov	r0, r3
 8017a98:	3708      	adds	r7, #8
 8017a9a:	46bd      	mov	sp, r7
 8017a9c:	bd80      	pop	{r7, pc}

08017a9e <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8017a9e:	b580      	push	{r7, lr}
 8017aa0:	b082      	sub	sp, #8
 8017aa2:	af00      	add	r7, sp, #0
 8017aa4:	4603      	mov	r3, r0
 8017aa6:	6039      	str	r1, [r7, #0]
 8017aa8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017aaa:	79fb      	ldrb	r3, [r7, #7]
 8017aac:	2b05      	cmp	r3, #5
 8017aae:	d002      	beq.n	8017ab6 <RegionTxParamSetupReq+0x18>
 8017ab0:	2b08      	cmp	r3, #8
 8017ab2:	d005      	beq.n	8017ac0 <RegionTxParamSetupReq+0x22>
 8017ab4:	e009      	b.n	8017aca <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8017ab6:	6838      	ldr	r0, [r7, #0]
 8017ab8:	f002 f86e 	bl	8019b98 <RegionEU868TxParamSetupReq>
 8017abc:	4603      	mov	r3, r0
 8017abe:	e005      	b.n	8017acc <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8017ac0:	6838      	ldr	r0, [r7, #0]
 8017ac2:	f003 fb52 	bl	801b16a <RegionUS915TxParamSetupReq>
 8017ac6:	4603      	mov	r3, r0
 8017ac8:	e000      	b.n	8017acc <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8017aca:	2300      	movs	r3, #0
        }
    }
}
 8017acc:	4618      	mov	r0, r3
 8017ace:	3708      	adds	r7, #8
 8017ad0:	46bd      	mov	sp, r7
 8017ad2:	bd80      	pop	{r7, pc}

08017ad4 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8017ad4:	b580      	push	{r7, lr}
 8017ad6:	b082      	sub	sp, #8
 8017ad8:	af00      	add	r7, sp, #0
 8017ada:	4603      	mov	r3, r0
 8017adc:	6039      	str	r1, [r7, #0]
 8017ade:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017ae0:	79fb      	ldrb	r3, [r7, #7]
 8017ae2:	2b05      	cmp	r3, #5
 8017ae4:	d002      	beq.n	8017aec <RegionDlChannelReq+0x18>
 8017ae6:	2b08      	cmp	r3, #8
 8017ae8:	d005      	beq.n	8017af6 <RegionDlChannelReq+0x22>
 8017aea:	e009      	b.n	8017b00 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8017aec:	6838      	ldr	r0, [r7, #0]
 8017aee:	f002 f85f 	bl	8019bb0 <RegionEU868DlChannelReq>
 8017af2:	4603      	mov	r3, r0
 8017af4:	e005      	b.n	8017b02 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8017af6:	6838      	ldr	r0, [r7, #0]
 8017af8:	f003 fb42 	bl	801b180 <RegionUS915DlChannelReq>
 8017afc:	4603      	mov	r3, r0
 8017afe:	e000      	b.n	8017b02 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8017b00:	2300      	movs	r3, #0
        }
    }
}
 8017b02:	4618      	mov	r0, r3
 8017b04:	3708      	adds	r7, #8
 8017b06:	46bd      	mov	sp, r7
 8017b08:	bd80      	pop	{r7, pc}

08017b0a <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8017b0a:	b580      	push	{r7, lr}
 8017b0c:	b082      	sub	sp, #8
 8017b0e:	af00      	add	r7, sp, #0
 8017b10:	4603      	mov	r3, r0
 8017b12:	71fb      	strb	r3, [r7, #7]
 8017b14:	460b      	mov	r3, r1
 8017b16:	71bb      	strb	r3, [r7, #6]
 8017b18:	4613      	mov	r3, r2
 8017b1a:	717b      	strb	r3, [r7, #5]
    switch( region )
 8017b1c:	79fb      	ldrb	r3, [r7, #7]
 8017b1e:	2b05      	cmp	r3, #5
 8017b20:	d002      	beq.n	8017b28 <RegionAlternateDr+0x1e>
 8017b22:	2b08      	cmp	r3, #8
 8017b24:	d009      	beq.n	8017b3a <RegionAlternateDr+0x30>
 8017b26:	e011      	b.n	8017b4c <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8017b28:	797a      	ldrb	r2, [r7, #5]
 8017b2a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017b2e:	4611      	mov	r1, r2
 8017b30:	4618      	mov	r0, r3
 8017b32:	f002 f881 	bl	8019c38 <RegionEU868AlternateDr>
 8017b36:	4603      	mov	r3, r0
 8017b38:	e009      	b.n	8017b4e <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8017b3a:	797a      	ldrb	r2, [r7, #5]
 8017b3c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017b40:	4611      	mov	r1, r2
 8017b42:	4618      	mov	r0, r3
 8017b44:	f003 fb28 	bl	801b198 <RegionUS915AlternateDr>
 8017b48:	4603      	mov	r3, r0
 8017b4a:	e000      	b.n	8017b4e <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8017b4c:	2300      	movs	r3, #0
        }
    }
}
 8017b4e:	4618      	mov	r0, r3
 8017b50:	3708      	adds	r7, #8
 8017b52:	46bd      	mov	sp, r7
 8017b54:	bd80      	pop	{r7, pc}

08017b56 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017b56:	b580      	push	{r7, lr}
 8017b58:	b084      	sub	sp, #16
 8017b5a:	af00      	add	r7, sp, #0
 8017b5c:	60b9      	str	r1, [r7, #8]
 8017b5e:	607a      	str	r2, [r7, #4]
 8017b60:	603b      	str	r3, [r7, #0]
 8017b62:	4603      	mov	r3, r0
 8017b64:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8017b66:	7bfb      	ldrb	r3, [r7, #15]
 8017b68:	2b05      	cmp	r3, #5
 8017b6a:	d002      	beq.n	8017b72 <RegionNextChannel+0x1c>
 8017b6c:	2b08      	cmp	r3, #8
 8017b6e:	d008      	beq.n	8017b82 <RegionNextChannel+0x2c>
 8017b70:	e00f      	b.n	8017b92 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8017b72:	69bb      	ldr	r3, [r7, #24]
 8017b74:	683a      	ldr	r2, [r7, #0]
 8017b76:	6879      	ldr	r1, [r7, #4]
 8017b78:	68b8      	ldr	r0, [r7, #8]
 8017b7a:	f002 f86d 	bl	8019c58 <RegionEU868NextChannel>
 8017b7e:	4603      	mov	r3, r0
 8017b80:	e008      	b.n	8017b94 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8017b82:	69bb      	ldr	r3, [r7, #24]
 8017b84:	683a      	ldr	r2, [r7, #0]
 8017b86:	6879      	ldr	r1, [r7, #4]
 8017b88:	68b8      	ldr	r0, [r7, #8]
 8017b8a:	f003 fb41 	bl	801b210 <RegionUS915NextChannel>
 8017b8e:	4603      	mov	r3, r0
 8017b90:	e000      	b.n	8017b94 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8017b92:	2309      	movs	r3, #9
        }
    }
}
 8017b94:	4618      	mov	r0, r3
 8017b96:	3710      	adds	r7, #16
 8017b98:	46bd      	mov	sp, r7
 8017b9a:	bd80      	pop	{r7, pc}

08017b9c <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8017b9c:	b580      	push	{r7, lr}
 8017b9e:	b082      	sub	sp, #8
 8017ba0:	af00      	add	r7, sp, #0
 8017ba2:	4603      	mov	r3, r0
 8017ba4:	6039      	str	r1, [r7, #0]
 8017ba6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8017ba8:	79fb      	ldrb	r3, [r7, #7]
 8017baa:	2b05      	cmp	r3, #5
 8017bac:	d002      	beq.n	8017bb4 <RegionSetContinuousWave+0x18>
 8017bae:	2b08      	cmp	r3, #8
 8017bb0:	d004      	beq.n	8017bbc <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8017bb2:	e006      	b.n	8017bc2 <RegionSetContinuousWave+0x26>
        EU868_SET_CONTINUOUS_WAVE( );
 8017bb4:	6838      	ldr	r0, [r7, #0]
 8017bb6:	f002 f9c9 	bl	8019f4c <RegionEU868SetContinuousWave>
 8017bba:	e002      	b.n	8017bc2 <RegionSetContinuousWave+0x26>
        US915_SET_CONTINUOUS_WAVE( );
 8017bbc:	6838      	ldr	r0, [r7, #0]
 8017bbe:	f003 fc1b 	bl	801b3f8 <RegionUS915SetContinuousWave>
        }
    }
}
 8017bc2:	bf00      	nop
 8017bc4:	3708      	adds	r7, #8
 8017bc6:	46bd      	mov	sp, r7
 8017bc8:	bd80      	pop	{r7, pc}

08017bca <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017bca:	b590      	push	{r4, r7, lr}
 8017bcc:	b083      	sub	sp, #12
 8017bce:	af00      	add	r7, sp, #0
 8017bd0:	4604      	mov	r4, r0
 8017bd2:	4608      	mov	r0, r1
 8017bd4:	4611      	mov	r1, r2
 8017bd6:	461a      	mov	r2, r3
 8017bd8:	4623      	mov	r3, r4
 8017bda:	71fb      	strb	r3, [r7, #7]
 8017bdc:	4603      	mov	r3, r0
 8017bde:	71bb      	strb	r3, [r7, #6]
 8017be0:	460b      	mov	r3, r1
 8017be2:	717b      	strb	r3, [r7, #5]
 8017be4:	4613      	mov	r3, r2
 8017be6:	713b      	strb	r3, [r7, #4]
    switch( region )
 8017be8:	79fb      	ldrb	r3, [r7, #7]
 8017bea:	2b05      	cmp	r3, #5
 8017bec:	d002      	beq.n	8017bf4 <RegionApplyDrOffset+0x2a>
 8017bee:	2b08      	cmp	r3, #8
 8017bf0:	d00a      	beq.n	8017c08 <RegionApplyDrOffset+0x3e>
 8017bf2:	e013      	b.n	8017c1c <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8017bf4:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8017bf8:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017bfc:	79bb      	ldrb	r3, [r7, #6]
 8017bfe:	4618      	mov	r0, r3
 8017c00:	f002 f9f2 	bl	8019fe8 <RegionEU868ApplyDrOffset>
 8017c04:	4603      	mov	r3, r0
 8017c06:	e00a      	b.n	8017c1e <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8017c08:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8017c0c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017c10:	79bb      	ldrb	r3, [r7, #6]
 8017c12:	4618      	mov	r0, r3
 8017c14:	f003 fc46 	bl	801b4a4 <RegionUS915ApplyDrOffset>
 8017c18:	4603      	mov	r3, r0
 8017c1a:	e000      	b.n	8017c1e <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8017c1c:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8017c1e:	4618      	mov	r0, r3
 8017c20:	370c      	adds	r7, #12
 8017c22:	46bd      	mov	sp, r7
 8017c24:	bd90      	pop	{r4, r7, pc}
	...

08017c28 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8017c28:	b480      	push	{r7}
 8017c2a:	b083      	sub	sp, #12
 8017c2c:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8017c2e:	4b04      	ldr	r3, [pc, #16]	; (8017c40 <RegionGetVersion+0x18>)
 8017c30:	607b      	str	r3, [r7, #4]

    return version;
 8017c32:	687b      	ldr	r3, [r7, #4]
}
 8017c34:	4618      	mov	r0, r3
 8017c36:	370c      	adds	r7, #12
 8017c38:	46bd      	mov	sp, r7
 8017c3a:	bc80      	pop	{r7}
 8017c3c:	4770      	bx	lr
 8017c3e:	bf00      	nop
 8017c40:	01000300 	.word	0x01000300

08017c44 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8017c44:	b480      	push	{r7}
 8017c46:	b087      	sub	sp, #28
 8017c48:	af00      	add	r7, sp, #0
 8017c4a:	4603      	mov	r3, r0
 8017c4c:	60b9      	str	r1, [r7, #8]
 8017c4e:	607a      	str	r2, [r7, #4]
 8017c50:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017c52:	68bb      	ldr	r3, [r7, #8]
 8017c54:	2b00      	cmp	r3, #0
 8017c56:	d002      	beq.n	8017c5e <FindAvailable125kHzChannels+0x1a>
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d101      	bne.n	8017c62 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017c5e:	2303      	movs	r3, #3
 8017c60:	e021      	b.n	8017ca6 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	2200      	movs	r2, #0
 8017c66:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017c68:	2300      	movs	r3, #0
 8017c6a:	75fb      	strb	r3, [r7, #23]
 8017c6c:	e017      	b.n	8017c9e <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8017c6e:	89fa      	ldrh	r2, [r7, #14]
 8017c70:	7dfb      	ldrb	r3, [r7, #23]
 8017c72:	fa42 f303 	asr.w	r3, r2, r3
 8017c76:	f003 0301 	and.w	r3, r3, #1
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	d00c      	beq.n	8017c98 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8017c7e:	687b      	ldr	r3, [r7, #4]
 8017c80:	781b      	ldrb	r3, [r3, #0]
 8017c82:	461a      	mov	r2, r3
 8017c84:	68bb      	ldr	r3, [r7, #8]
 8017c86:	4413      	add	r3, r2
 8017c88:	7dfa      	ldrb	r2, [r7, #23]
 8017c8a:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	781b      	ldrb	r3, [r3, #0]
 8017c90:	3301      	adds	r3, #1
 8017c92:	b2da      	uxtb	r2, r3
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017c98:	7dfb      	ldrb	r3, [r7, #23]
 8017c9a:	3301      	adds	r3, #1
 8017c9c:	75fb      	strb	r3, [r7, #23]
 8017c9e:	7dfb      	ldrb	r3, [r7, #23]
 8017ca0:	2b07      	cmp	r3, #7
 8017ca2:	d9e4      	bls.n	8017c6e <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8017ca4:	2300      	movs	r3, #0
}
 8017ca6:	4618      	mov	r0, r3
 8017ca8:	371c      	adds	r7, #28
 8017caa:	46bd      	mov	sp, r7
 8017cac:	bc80      	pop	{r7}
 8017cae:	4770      	bx	lr

08017cb0 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8017cb0:	b590      	push	{r4, r7, lr}
 8017cb2:	b089      	sub	sp, #36	; 0x24
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	60f8      	str	r0, [r7, #12]
 8017cb8:	60b9      	str	r1, [r7, #8]
 8017cba:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8017cbc:	2300      	movs	r3, #0
 8017cbe:	617b      	str	r3, [r7, #20]
 8017cc0:	2300      	movs	r3, #0
 8017cc2:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 8017cc4:	2300      	movs	r3, #0
 8017cc6:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d005      	beq.n	8017cda <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8017cce:	68bb      	ldr	r3, [r7, #8]
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	d002      	beq.n	8017cda <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8017cd4:	687b      	ldr	r3, [r7, #4]
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	d101      	bne.n	8017cde <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017cda:	2303      	movs	r3, #3
 8017cdc:	e055      	b.n	8017d8a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8017cde:	68bb      	ldr	r3, [r7, #8]
 8017ce0:	781b      	ldrb	r3, [r3, #0]
 8017ce2:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017ce4:	7f7b      	ldrb	r3, [r7, #29]
 8017ce6:	085b      	lsrs	r3, r3, #1
 8017ce8:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8017cea:	7f7b      	ldrb	r3, [r7, #29]
 8017cec:	f003 0301 	and.w	r3, r3, #1
 8017cf0:	b2db      	uxtb	r3, r3
 8017cf2:	2b00      	cmp	r3, #0
 8017cf4:	d107      	bne.n	8017d06 <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8017cf6:	7f3b      	ldrb	r3, [r7, #28]
 8017cf8:	005b      	lsls	r3, r3, #1
 8017cfa:	68fa      	ldr	r2, [r7, #12]
 8017cfc:	4413      	add	r3, r2
 8017cfe:	881b      	ldrh	r3, [r3, #0]
 8017d00:	b2db      	uxtb	r3, r3
 8017d02:	83fb      	strh	r3, [r7, #30]
 8017d04:	e006      	b.n	8017d14 <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8017d06:	7f3b      	ldrb	r3, [r7, #28]
 8017d08:	005b      	lsls	r3, r3, #1
 8017d0a:	68fa      	ldr	r2, [r7, #12]
 8017d0c:	4413      	add	r3, r2
 8017d0e:	881b      	ldrh	r3, [r3, #0]
 8017d10:	0a1b      	lsrs	r3, r3, #8
 8017d12:	83fb      	strh	r3, [r7, #30]
        }


        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017d14:	f107 0213 	add.w	r2, r7, #19
 8017d18:	f107 0114 	add.w	r1, r7, #20
 8017d1c:	8bfb      	ldrh	r3, [r7, #30]
 8017d1e:	4618      	mov	r0, r3
 8017d20:	f7ff ff90 	bl	8017c44 <FindAvailable125kHzChannels>
 8017d24:	4603      	mov	r3, r0
 8017d26:	2b03      	cmp	r3, #3
 8017d28:	d101      	bne.n	8017d2e <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8017d2a:	2303      	movs	r3, #3
 8017d2c:	e02d      	b.n	8017d8a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 8017d2e:	7cfb      	ldrb	r3, [r7, #19]
 8017d30:	2b00      	cmp	r3, #0
 8017d32:	d011      	beq.n	8017d58 <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8017d34:	7f7b      	ldrb	r3, [r7, #29]
 8017d36:	00db      	lsls	r3, r3, #3
 8017d38:	b2dc      	uxtb	r4, r3
 8017d3a:	7cfb      	ldrb	r3, [r7, #19]
 8017d3c:	3b01      	subs	r3, #1
 8017d3e:	4619      	mov	r1, r3
 8017d40:	2000      	movs	r0, #0
 8017d42:	f003 fc01 	bl	801b548 <randr>
 8017d46:	4603      	mov	r3, r0
 8017d48:	3320      	adds	r3, #32
 8017d4a:	443b      	add	r3, r7
 8017d4c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8017d50:	4423      	add	r3, r4
 8017d52:	b2da      	uxtb	r2, r3
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8017d58:	7f7b      	ldrb	r3, [r7, #29]
 8017d5a:	3301      	adds	r3, #1
 8017d5c:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8017d5e:	7f7b      	ldrb	r3, [r7, #29]
 8017d60:	2b07      	cmp	r3, #7
 8017d62:	d901      	bls.n	8017d68 <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 8017d64:	2300      	movs	r3, #0
 8017d66:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8017d68:	7cfb      	ldrb	r3, [r7, #19]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d104      	bne.n	8017d78 <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 8017d6e:	68bb      	ldr	r3, [r7, #8]
 8017d70:	781b      	ldrb	r3, [r3, #0]
 8017d72:	7f7a      	ldrb	r2, [r7, #29]
 8017d74:	429a      	cmp	r2, r3
 8017d76:	d1b5      	bne.n	8017ce4 <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 8017d78:	7cfb      	ldrb	r3, [r7, #19]
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	d004      	beq.n	8017d88 <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 8017d7e:	68bb      	ldr	r3, [r7, #8]
 8017d80:	7f7a      	ldrb	r2, [r7, #29]
 8017d82:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017d84:	2300      	movs	r3, #0
 8017d86:	e000      	b.n	8017d8a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017d88:	2303      	movs	r3, #3
}
 8017d8a:	4618      	mov	r0, r3
 8017d8c:	3724      	adds	r7, #36	; 0x24
 8017d8e:	46bd      	mov	sp, r7
 8017d90:	bd90      	pop	{r4, r7, pc}

08017d92 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8017d92:	b480      	push	{r7}
 8017d94:	b085      	sub	sp, #20
 8017d96:	af00      	add	r7, sp, #0
 8017d98:	4603      	mov	r3, r0
 8017d9a:	60b9      	str	r1, [r7, #8]
 8017d9c:	607a      	str	r2, [r7, #4]
 8017d9e:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8017da0:	7bfb      	ldrb	r3, [r7, #15]
 8017da2:	687a      	ldr	r2, [r7, #4]
 8017da4:	fb03 f202 	mul.w	r2, r3, r2
 8017da8:	68bb      	ldr	r3, [r7, #8]
 8017daa:	4413      	add	r3, r2
}
 8017dac:	4618      	mov	r0, r3
 8017dae:	3714      	adds	r7, #20
 8017db0:	46bd      	mov	sp, r7
 8017db2:	bc80      	pop	{r7}
 8017db4:	4770      	bx	lr

08017db6 <GetDutyCycle>:
        ( ( ( N ) + ( D ) - 1 ) / ( D ) ) :                                    \
        ( ( N ) / ( D ) )                                                      \
    )

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017db6:	b480      	push	{r7}
 8017db8:	b087      	sub	sp, #28
 8017dba:	af00      	add	r7, sp, #0
 8017dbc:	60f8      	str	r0, [r7, #12]
 8017dbe:	4608      	mov	r0, r1
 8017dc0:	4639      	mov	r1, r7
 8017dc2:	e881 000c 	stmia.w	r1, {r2, r3}
 8017dc6:	4603      	mov	r3, r0
 8017dc8:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017dca:	68fb      	ldr	r3, [r7, #12]
 8017dcc:	881b      	ldrh	r3, [r3, #0]
 8017dce:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017dd0:	7afb      	ldrb	r3, [r7, #11]
 8017dd2:	f083 0301 	eor.w	r3, r3, #1
 8017dd6:	b2db      	uxtb	r3, r3
 8017dd8:	2b00      	cmp	r3, #0
 8017dda:	d01b      	beq.n	8017e14 <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 8017ddc:	f242 7310 	movw	r3, #10000	; 0x2710
 8017de0:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017de2:	683b      	ldr	r3, [r7, #0]
 8017de4:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8017de8:	d202      	bcs.n	8017df0 <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 8017dea:	2364      	movs	r3, #100	; 0x64
 8017dec:	82bb      	strh	r3, [r7, #20]
 8017dee:	e00b      	b.n	8017e08 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017df0:	683b      	ldr	r3, [r7, #0]
 8017df2:	f649 22af 	movw	r2, #39599	; 0x9aaf
 8017df6:	4293      	cmp	r3, r2
 8017df8:	d803      	bhi.n	8017e02 <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 8017dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8017dfe:	82bb      	strh	r3, [r7, #20]
 8017e00:	e002      	b.n	8017e08 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 8017e02:	f242 7310 	movw	r3, #10000	; 0x2710
 8017e06:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8017e08:	8aba      	ldrh	r2, [r7, #20]
 8017e0a:	8afb      	ldrh	r3, [r7, #22]
 8017e0c:	4293      	cmp	r3, r2
 8017e0e:	bf38      	it	cc
 8017e10:	4613      	movcc	r3, r2
 8017e12:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8017e14:	8afb      	ldrh	r3, [r7, #22]
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d101      	bne.n	8017e1e <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8017e1e:	8afb      	ldrh	r3, [r7, #22]
}
 8017e20:	4618      	mov	r0, r3
 8017e22:	371c      	adds	r7, #28
 8017e24:	46bd      	mov	sp, r7
 8017e26:	bc80      	pop	{r7}
 8017e28:	4770      	bx	lr
	...

08017e2c <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8017e2c:	b580      	push	{r7, lr}
 8017e2e:	b08e      	sub	sp, #56	; 0x38
 8017e30:	af02      	add	r7, sp, #8
 8017e32:	60f8      	str	r0, [r7, #12]
 8017e34:	4608      	mov	r0, r1
 8017e36:	4639      	mov	r1, r7
 8017e38:	e881 000c 	stmia.w	r1, {r2, r3}
 8017e3c:	4603      	mov	r3, r0
 8017e3e:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017e40:	68fb      	ldr	r3, [r7, #12]
 8017e42:	881b      	ldrh	r3, [r3, #0]
 8017e44:	857b      	strh	r3, [r7, #42]	; 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017e46:	4b4b      	ldr	r3, [pc, #300]	; (8017f74 <SetMaxTimeCredits+0x148>)
 8017e48:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 8017e4a:	463b      	mov	r3, r7
 8017e4c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017e50:	f007 fb00 	bl	801f454 <SysTimeToMs>
 8017e54:	6278      	str	r0, [r7, #36]	; 0x24
    SysTime_t timeDiff = { 0 };
 8017e56:	f107 0314 	add.w	r3, r7, #20
 8017e5a:	2200      	movs	r2, #0
 8017e5c:	601a      	str	r2, [r3, #0]
 8017e5e:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017e60:	7af9      	ldrb	r1, [r7, #11]
 8017e62:	463b      	mov	r3, r7
 8017e64:	cb0c      	ldmia	r3, {r2, r3}
 8017e66:	68f8      	ldr	r0, [r7, #12]
 8017e68:	f7ff ffa5 	bl	8017db6 <GetDutyCycle>
 8017e6c:	4603      	mov	r3, r0
 8017e6e:	857b      	strh	r3, [r7, #42]	; 0x2a

    if( joined == false )
 8017e70:	7afb      	ldrb	r3, [r7, #11]
 8017e72:	f083 0301 	eor.w	r3, r3, #1
 8017e76:	b2db      	uxtb	r3, r3
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d062      	beq.n	8017f42 <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8017e7c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017e7e:	2b64      	cmp	r3, #100	; 0x64
 8017e80:	d105      	bne.n	8017e8e <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017e82:	4b3c      	ldr	r3, [pc, #240]	; (8017f74 <SetMaxTimeCredits+0x148>)
 8017e84:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8017e86:	68fb      	ldr	r3, [r7, #12]
 8017e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017e8a:	609a      	str	r2, [r3, #8]
 8017e8c:	e00b      	b.n	8017ea6 <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8017e8e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017e90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017e94:	d105      	bne.n	8017ea2 <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 8017e96:	4b38      	ldr	r3, [pc, #224]	; (8017f78 <SetMaxTimeCredits+0x14c>)
 8017e98:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8017e9a:	68fb      	ldr	r3, [r7, #12]
 8017e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017e9e:	609a      	str	r2, [r3, #8]
 8017ea0:	e001      	b.n	8017ea6 <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 8017ea2:	4b36      	ldr	r3, [pc, #216]	; (8017f7c <SetMaxTimeCredits+0x150>)
 8017ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 8017ea6:	68fb      	ldr	r3, [r7, #12]
 8017ea8:	689a      	ldr	r2, [r3, #8]
 8017eaa:	f107 031c 	add.w	r3, r7, #28
 8017eae:	4611      	mov	r1, r2
 8017eb0:	4618      	mov	r0, r3
 8017eb2:	f007 faf7 	bl	801f4a4 <SysTimeFromMs>
 8017eb6:	f107 0014 	add.w	r0, r7, #20
 8017eba:	6a3b      	ldr	r3, [r7, #32]
 8017ebc:	9300      	str	r3, [sp, #0]
 8017ebe:	69fb      	ldr	r3, [r7, #28]
 8017ec0:	463a      	mov	r2, r7
 8017ec2:	ca06      	ldmia	r2, {r1, r2}
 8017ec4:	f007 fa07 	bl	801f2d6 <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8017ec8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8017ecc:	f083 0301 	eor.w	r3, r3, #1
 8017ed0:	b2db      	uxtb	r3, r3
 8017ed2:	2b00      	cmp	r3, #0
 8017ed4:	d006      	beq.n	8017ee4 <SetMaxTimeCredits+0xb8>
 8017ed6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017eda:	f083 0301 	eor.w	r3, r3, #1
 8017ede:	b2db      	uxtb	r3, r3
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	d108      	bne.n	8017ef6 <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 8017ee4:	68fb      	ldr	r3, [r7, #12]
 8017ee6:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8017ee8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017eea:	429a      	cmp	r2, r3
 8017eec:	d103      	bne.n	8017ef6 <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 8017eee:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 8017ef0:	4a23      	ldr	r2, [pc, #140]	; (8017f80 <SetMaxTimeCredits+0x154>)
 8017ef2:	4293      	cmp	r3, r2
 8017ef4:	d92f      	bls.n	8017f56 <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 8017ef6:	68fb      	ldr	r3, [r7, #12]
 8017ef8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017efa:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8017efc:	683b      	ldr	r3, [r7, #0]
 8017efe:	4a21      	ldr	r2, [pc, #132]	; (8017f84 <SetMaxTimeCredits+0x158>)
 8017f00:	4293      	cmp	r3, r2
 8017f02:	d928      	bls.n	8017f56 <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 8017f04:	683b      	ldr	r3, [r7, #0]
 8017f06:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8017f0a:	3b30      	subs	r3, #48	; 0x30
 8017f0c:	4a1e      	ldr	r2, [pc, #120]	; (8017f88 <SetMaxTimeCredits+0x15c>)
 8017f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8017f12:	0c1b      	lsrs	r3, r3, #16
 8017f14:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 8017f16:	697b      	ldr	r3, [r7, #20]
 8017f18:	4a1c      	ldr	r2, [pc, #112]	; (8017f8c <SetMaxTimeCredits+0x160>)
 8017f1a:	fb02 f303 	mul.w	r3, r2, r3
 8017f1e:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8017f20:	697b      	ldr	r3, [r7, #20]
 8017f22:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8017f26:	3330      	adds	r3, #48	; 0x30
 8017f28:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 8017f2a:	2300      	movs	r3, #0
 8017f2c:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 8017f2e:	f107 0314 	add.w	r3, r7, #20
 8017f32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017f36:	f007 fa8d 	bl	801f454 <SysTimeToMs>
 8017f3a:	4602      	mov	r2, r0
 8017f3c:	68fb      	ldr	r3, [r7, #12]
 8017f3e:	609a      	str	r2, [r3, #8]
 8017f40:	e009      	b.n	8017f56 <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 8017f42:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8017f46:	f083 0301 	eor.w	r3, r3, #1
 8017f4a:	b2db      	uxtb	r3, r3
 8017f4c:	2b00      	cmp	r3, #0
 8017f4e:	d002      	beq.n	8017f56 <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8017f50:	68fb      	ldr	r3, [r7, #12]
 8017f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017f54:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 8017f56:	68fb      	ldr	r3, [r7, #12]
 8017f58:	685b      	ldr	r3, [r3, #4]
 8017f5a:	2b00      	cmp	r3, #0
 8017f5c:	d102      	bne.n	8017f64 <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 8017f5e:	68fb      	ldr	r3, [r7, #12]
 8017f60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017f62:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8017f64:	68fb      	ldr	r3, [r7, #12]
 8017f66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017f68:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8017f6a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
}
 8017f6c:	4618      	mov	r0, r3
 8017f6e:	3730      	adds	r7, #48	; 0x30
 8017f70:	46bd      	mov	sp, r7
 8017f72:	bd80      	pop	{r7, pc}
 8017f74:	001b7740 	.word	0x001b7740
 8017f78:	0112a880 	.word	0x0112a880
 8017f7c:	02932e00 	.word	0x02932e00
 8017f80:	0001517f 	.word	0x0001517f
 8017f84:	0001ec2f 	.word	0x0001ec2f
 8017f88:	c22e4507 	.word	0xc22e4507
 8017f8c:	00015180 	.word	0x00015180

08017f90 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8017f90:	b580      	push	{r7, lr}
 8017f92:	b086      	sub	sp, #24
 8017f94:	af02      	add	r7, sp, #8
 8017f96:	6078      	str	r0, [r7, #4]
 8017f98:	4608      	mov	r0, r1
 8017f9a:	4611      	mov	r1, r2
 8017f9c:	461a      	mov	r2, r3
 8017f9e:	4603      	mov	r3, r0
 8017fa0:	70fb      	strb	r3, [r7, #3]
 8017fa2:	460b      	mov	r3, r1
 8017fa4:	70bb      	strb	r3, [r7, #2]
 8017fa6:	4613      	mov	r3, r2
 8017fa8:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8017faa:	78f9      	ldrb	r1, [r7, #3]
 8017fac:	787b      	ldrb	r3, [r7, #1]
 8017fae:	9301      	str	r3, [sp, #4]
 8017fb0:	78bb      	ldrb	r3, [r7, #2]
 8017fb2:	9300      	str	r3, [sp, #0]
 8017fb4:	f107 0318 	add.w	r3, r7, #24
 8017fb8:	cb0c      	ldmia	r3, {r2, r3}
 8017fba:	6878      	ldr	r0, [r7, #4]
 8017fbc:	f7ff ff36 	bl	8017e2c <SetMaxTimeCredits>
 8017fc0:	4603      	mov	r3, r0
 8017fc2:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 8017fc4:	78fb      	ldrb	r3, [r7, #3]
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	d00a      	beq.n	8017fe0 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8017fca:	687b      	ldr	r3, [r7, #4]
 8017fcc:	685b      	ldr	r3, [r3, #4]
 8017fce:	4618      	mov	r0, r3
 8017fd0:	f007 fe3c 	bl	801fc4c <UTIL_TIMER_GetElapsedTime>
 8017fd4:	4602      	mov	r2, r0
 8017fd6:	687b      	ldr	r3, [r7, #4]
 8017fd8:	68db      	ldr	r3, [r3, #12]
 8017fda:	441a      	add	r2, r3
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8017fe0:	687b      	ldr	r3, [r7, #4]
 8017fe2:	68da      	ldr	r2, [r3, #12]
 8017fe4:	687b      	ldr	r3, [r7, #4]
 8017fe6:	691b      	ldr	r3, [r3, #16]
 8017fe8:	429a      	cmp	r2, r3
 8017fea:	d903      	bls.n	8017ff4 <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017fec:	687b      	ldr	r3, [r7, #4]
 8017fee:	691a      	ldr	r2, [r3, #16]
 8017ff0:	687b      	ldr	r3, [r7, #4]
 8017ff2:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	6a3a      	ldr	r2, [r7, #32]
 8017ff8:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8017ffa:	89fb      	ldrh	r3, [r7, #14]
}
 8017ffc:	4618      	mov	r0, r3
 8017ffe:	3710      	adds	r7, #16
 8018000:	46bd      	mov	sp, r7
 8018002:	bd80      	pop	{r7, pc}

08018004 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8018004:	b480      	push	{r7}
 8018006:	b085      	sub	sp, #20
 8018008:	af00      	add	r7, sp, #0
 801800a:	4603      	mov	r3, r0
 801800c:	460a      	mov	r2, r1
 801800e:	80fb      	strh	r3, [r7, #6]
 8018010:	4613      	mov	r3, r2
 8018012:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8018014:	2300      	movs	r3, #0
 8018016:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8018018:	2300      	movs	r3, #0
 801801a:	73bb      	strb	r3, [r7, #14]
 801801c:	e011      	b.n	8018042 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801801e:	88fa      	ldrh	r2, [r7, #6]
 8018020:	7bbb      	ldrb	r3, [r7, #14]
 8018022:	2101      	movs	r1, #1
 8018024:	fa01 f303 	lsl.w	r3, r1, r3
 8018028:	401a      	ands	r2, r3
 801802a:	7bbb      	ldrb	r3, [r7, #14]
 801802c:	2101      	movs	r1, #1
 801802e:	fa01 f303 	lsl.w	r3, r1, r3
 8018032:	429a      	cmp	r2, r3
 8018034:	d102      	bne.n	801803c <CountChannels+0x38>
        {
            nbActiveBits++;
 8018036:	7bfb      	ldrb	r3, [r7, #15]
 8018038:	3301      	adds	r3, #1
 801803a:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 801803c:	7bbb      	ldrb	r3, [r7, #14]
 801803e:	3301      	adds	r3, #1
 8018040:	73bb      	strb	r3, [r7, #14]
 8018042:	7bba      	ldrb	r2, [r7, #14]
 8018044:	797b      	ldrb	r3, [r7, #5]
 8018046:	429a      	cmp	r2, r3
 8018048:	d3e9      	bcc.n	801801e <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 801804a:	7bfb      	ldrb	r3, [r7, #15]
}
 801804c:	4618      	mov	r0, r3
 801804e:	3714      	adds	r7, #20
 8018050:	46bd      	mov	sp, r7
 8018052:	bc80      	pop	{r7}
 8018054:	4770      	bx	lr

08018056 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8018056:	b580      	push	{r7, lr}
 8018058:	b084      	sub	sp, #16
 801805a:	af00      	add	r7, sp, #0
 801805c:	6039      	str	r1, [r7, #0]
 801805e:	4611      	mov	r1, r2
 8018060:	461a      	mov	r2, r3
 8018062:	4603      	mov	r3, r0
 8018064:	71fb      	strb	r3, [r7, #7]
 8018066:	460b      	mov	r3, r1
 8018068:	71bb      	strb	r3, [r7, #6]
 801806a:	4613      	mov	r3, r2
 801806c:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 801806e:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8018072:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8018076:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801807a:	4618      	mov	r0, r3
 801807c:	f000 f85d 	bl	801813a <RegionCommonValueInRange>
 8018080:	4603      	mov	r3, r0
 8018082:	2b00      	cmp	r3, #0
 8018084:	d101      	bne.n	801808a <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8018086:	2300      	movs	r3, #0
 8018088:	e053      	b.n	8018132 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801808a:	2300      	movs	r3, #0
 801808c:	73fb      	strb	r3, [r7, #15]
 801808e:	2300      	movs	r3, #0
 8018090:	73bb      	strb	r3, [r7, #14]
 8018092:	e049      	b.n	8018128 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8018094:	2300      	movs	r3, #0
 8018096:	737b      	strb	r3, [r7, #13]
 8018098:	e03d      	b.n	8018116 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801809a:	7bbb      	ldrb	r3, [r7, #14]
 801809c:	005b      	lsls	r3, r3, #1
 801809e:	683a      	ldr	r2, [r7, #0]
 80180a0:	4413      	add	r3, r2
 80180a2:	881b      	ldrh	r3, [r3, #0]
 80180a4:	461a      	mov	r2, r3
 80180a6:	7b7b      	ldrb	r3, [r7, #13]
 80180a8:	fa42 f303 	asr.w	r3, r2, r3
 80180ac:	f003 0301 	and.w	r3, r3, #1
 80180b0:	2b00      	cmp	r3, #0
 80180b2:	d02d      	beq.n	8018110 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80180b4:	7bfa      	ldrb	r2, [r7, #15]
 80180b6:	7b7b      	ldrb	r3, [r7, #13]
 80180b8:	4413      	add	r3, r2
 80180ba:	461a      	mov	r2, r3
 80180bc:	4613      	mov	r3, r2
 80180be:	005b      	lsls	r3, r3, #1
 80180c0:	4413      	add	r3, r2
 80180c2:	009b      	lsls	r3, r3, #2
 80180c4:	461a      	mov	r2, r3
 80180c6:	69fb      	ldr	r3, [r7, #28]
 80180c8:	4413      	add	r3, r2
 80180ca:	7a1b      	ldrb	r3, [r3, #8]
 80180cc:	f343 0303 	sbfx	r3, r3, #0, #4
 80180d0:	b25b      	sxtb	r3, r3
 80180d2:	f003 030f 	and.w	r3, r3, #15
 80180d6:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 80180d8:	7bfa      	ldrb	r2, [r7, #15]
 80180da:	7b7b      	ldrb	r3, [r7, #13]
 80180dc:	4413      	add	r3, r2
 80180de:	461a      	mov	r2, r3
 80180e0:	4613      	mov	r3, r2
 80180e2:	005b      	lsls	r3, r3, #1
 80180e4:	4413      	add	r3, r2
 80180e6:	009b      	lsls	r3, r3, #2
 80180e8:	461a      	mov	r2, r3
 80180ea:	69fb      	ldr	r3, [r7, #28]
 80180ec:	4413      	add	r3, r2
 80180ee:	7a1b      	ldrb	r3, [r3, #8]
 80180f0:	f343 1303 	sbfx	r3, r3, #4, #4
 80180f4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80180f6:	f003 030f 	and.w	r3, r3, #15
 80180fa:	b25a      	sxtb	r2, r3
 80180fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018100:	4618      	mov	r0, r3
 8018102:	f000 f81a 	bl	801813a <RegionCommonValueInRange>
 8018106:	4603      	mov	r3, r0
 8018108:	2b01      	cmp	r3, #1
 801810a:	d101      	bne.n	8018110 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 801810c:	2301      	movs	r3, #1
 801810e:	e010      	b.n	8018132 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8018110:	7b7b      	ldrb	r3, [r7, #13]
 8018112:	3301      	adds	r3, #1
 8018114:	737b      	strb	r3, [r7, #13]
 8018116:	7b7b      	ldrb	r3, [r7, #13]
 8018118:	2b0f      	cmp	r3, #15
 801811a:	d9be      	bls.n	801809a <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801811c:	7bfb      	ldrb	r3, [r7, #15]
 801811e:	3310      	adds	r3, #16
 8018120:	73fb      	strb	r3, [r7, #15]
 8018122:	7bbb      	ldrb	r3, [r7, #14]
 8018124:	3301      	adds	r3, #1
 8018126:	73bb      	strb	r3, [r7, #14]
 8018128:	7bfa      	ldrb	r2, [r7, #15]
 801812a:	79fb      	ldrb	r3, [r7, #7]
 801812c:	429a      	cmp	r2, r3
 801812e:	d3b1      	bcc.n	8018094 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8018130:	2300      	movs	r3, #0
}
 8018132:	4618      	mov	r0, r3
 8018134:	3710      	adds	r7, #16
 8018136:	46bd      	mov	sp, r7
 8018138:	bd80      	pop	{r7, pc}

0801813a <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 801813a:	b480      	push	{r7}
 801813c:	b083      	sub	sp, #12
 801813e:	af00      	add	r7, sp, #0
 8018140:	4603      	mov	r3, r0
 8018142:	71fb      	strb	r3, [r7, #7]
 8018144:	460b      	mov	r3, r1
 8018146:	71bb      	strb	r3, [r7, #6]
 8018148:	4613      	mov	r3, r2
 801814a:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 801814c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8018150:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018154:	429a      	cmp	r2, r3
 8018156:	db07      	blt.n	8018168 <RegionCommonValueInRange+0x2e>
 8018158:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801815c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8018160:	429a      	cmp	r2, r3
 8018162:	dc01      	bgt.n	8018168 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8018164:	2301      	movs	r3, #1
 8018166:	e000      	b.n	801816a <RegionCommonValueInRange+0x30>
    }
    return 0;
 8018168:	2300      	movs	r3, #0
}
 801816a:	4618      	mov	r0, r3
 801816c:	370c      	adds	r7, #12
 801816e:	46bd      	mov	sp, r7
 8018170:	bc80      	pop	{r7}
 8018172:	4770      	bx	lr

08018174 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8018174:	b480      	push	{r7}
 8018176:	b085      	sub	sp, #20
 8018178:	af00      	add	r7, sp, #0
 801817a:	6078      	str	r0, [r7, #4]
 801817c:	460b      	mov	r3, r1
 801817e:	70fb      	strb	r3, [r7, #3]
 8018180:	4613      	mov	r3, r2
 8018182:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8018184:	78fb      	ldrb	r3, [r7, #3]
 8018186:	091b      	lsrs	r3, r3, #4
 8018188:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801818a:	78bb      	ldrb	r3, [r7, #2]
 801818c:	091b      	lsrs	r3, r3, #4
 801818e:	b2db      	uxtb	r3, r3
 8018190:	7bfa      	ldrb	r2, [r7, #15]
 8018192:	429a      	cmp	r2, r3
 8018194:	d803      	bhi.n	801819e <RegionCommonChanDisable+0x2a>
 8018196:	78fa      	ldrb	r2, [r7, #3]
 8018198:	78bb      	ldrb	r3, [r7, #2]
 801819a:	429a      	cmp	r2, r3
 801819c:	d301      	bcc.n	80181a2 <RegionCommonChanDisable+0x2e>
    {
        return false;
 801819e:	2300      	movs	r3, #0
 80181a0:	e017      	b.n	80181d2 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 80181a2:	7bfb      	ldrb	r3, [r7, #15]
 80181a4:	005b      	lsls	r3, r3, #1
 80181a6:	687a      	ldr	r2, [r7, #4]
 80181a8:	4413      	add	r3, r2
 80181aa:	881b      	ldrh	r3, [r3, #0]
 80181ac:	b21a      	sxth	r2, r3
 80181ae:	78fb      	ldrb	r3, [r7, #3]
 80181b0:	f003 030f 	and.w	r3, r3, #15
 80181b4:	2101      	movs	r1, #1
 80181b6:	fa01 f303 	lsl.w	r3, r1, r3
 80181ba:	b21b      	sxth	r3, r3
 80181bc:	43db      	mvns	r3, r3
 80181be:	b21b      	sxth	r3, r3
 80181c0:	4013      	ands	r3, r2
 80181c2:	b219      	sxth	r1, r3
 80181c4:	7bfb      	ldrb	r3, [r7, #15]
 80181c6:	005b      	lsls	r3, r3, #1
 80181c8:	687a      	ldr	r2, [r7, #4]
 80181ca:	4413      	add	r3, r2
 80181cc:	b28a      	uxth	r2, r1
 80181ce:	801a      	strh	r2, [r3, #0]

    return true;
 80181d0:	2301      	movs	r3, #1
}
 80181d2:	4618      	mov	r0, r3
 80181d4:	3714      	adds	r7, #20
 80181d6:	46bd      	mov	sp, r7
 80181d8:	bc80      	pop	{r7}
 80181da:	4770      	bx	lr

080181dc <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 80181dc:	b580      	push	{r7, lr}
 80181de:	b084      	sub	sp, #16
 80181e0:	af00      	add	r7, sp, #0
 80181e2:	6078      	str	r0, [r7, #4]
 80181e4:	460b      	mov	r3, r1
 80181e6:	70fb      	strb	r3, [r7, #3]
 80181e8:	4613      	mov	r3, r2
 80181ea:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80181ec:	2300      	movs	r3, #0
 80181ee:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	2b00      	cmp	r3, #0
 80181f4:	d101      	bne.n	80181fa <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80181f6:	2300      	movs	r3, #0
 80181f8:	e018      	b.n	801822c <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80181fa:	78fb      	ldrb	r3, [r7, #3]
 80181fc:	73bb      	strb	r3, [r7, #14]
 80181fe:	e010      	b.n	8018222 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8018200:	7bbb      	ldrb	r3, [r7, #14]
 8018202:	005b      	lsls	r3, r3, #1
 8018204:	687a      	ldr	r2, [r7, #4]
 8018206:	4413      	add	r3, r2
 8018208:	881b      	ldrh	r3, [r3, #0]
 801820a:	2110      	movs	r1, #16
 801820c:	4618      	mov	r0, r3
 801820e:	f7ff fef9 	bl	8018004 <CountChannels>
 8018212:	4603      	mov	r3, r0
 8018214:	461a      	mov	r2, r3
 8018216:	7bfb      	ldrb	r3, [r7, #15]
 8018218:	4413      	add	r3, r2
 801821a:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801821c:	7bbb      	ldrb	r3, [r7, #14]
 801821e:	3301      	adds	r3, #1
 8018220:	73bb      	strb	r3, [r7, #14]
 8018222:	7bba      	ldrb	r2, [r7, #14]
 8018224:	78bb      	ldrb	r3, [r7, #2]
 8018226:	429a      	cmp	r2, r3
 8018228:	d3ea      	bcc.n	8018200 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 801822a:	7bfb      	ldrb	r3, [r7, #15]
}
 801822c:	4618      	mov	r0, r3
 801822e:	3710      	adds	r7, #16
 8018230:	46bd      	mov	sp, r7
 8018232:	bd80      	pop	{r7, pc}

08018234 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8018234:	b480      	push	{r7}
 8018236:	b087      	sub	sp, #28
 8018238:	af00      	add	r7, sp, #0
 801823a:	60f8      	str	r0, [r7, #12]
 801823c:	60b9      	str	r1, [r7, #8]
 801823e:	4613      	mov	r3, r2
 8018240:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8018242:	68fb      	ldr	r3, [r7, #12]
 8018244:	2b00      	cmp	r3, #0
 8018246:	d016      	beq.n	8018276 <RegionCommonChanMaskCopy+0x42>
 8018248:	68bb      	ldr	r3, [r7, #8]
 801824a:	2b00      	cmp	r3, #0
 801824c:	d013      	beq.n	8018276 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 801824e:	2300      	movs	r3, #0
 8018250:	75fb      	strb	r3, [r7, #23]
 8018252:	e00c      	b.n	801826e <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8018254:	7dfb      	ldrb	r3, [r7, #23]
 8018256:	005b      	lsls	r3, r3, #1
 8018258:	68ba      	ldr	r2, [r7, #8]
 801825a:	441a      	add	r2, r3
 801825c:	7dfb      	ldrb	r3, [r7, #23]
 801825e:	005b      	lsls	r3, r3, #1
 8018260:	68f9      	ldr	r1, [r7, #12]
 8018262:	440b      	add	r3, r1
 8018264:	8812      	ldrh	r2, [r2, #0]
 8018266:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8018268:	7dfb      	ldrb	r3, [r7, #23]
 801826a:	3301      	adds	r3, #1
 801826c:	75fb      	strb	r3, [r7, #23]
 801826e:	7dfa      	ldrb	r2, [r7, #23]
 8018270:	79fb      	ldrb	r3, [r7, #7]
 8018272:	429a      	cmp	r2, r3
 8018274:	d3ee      	bcc.n	8018254 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8018276:	bf00      	nop
 8018278:	371c      	adds	r7, #28
 801827a:	46bd      	mov	sp, r7
 801827c:	bc80      	pop	{r7}
 801827e:	4770      	bx	lr

08018280 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8018280:	b082      	sub	sp, #8
 8018282:	b580      	push	{r7, lr}
 8018284:	b086      	sub	sp, #24
 8018286:	af00      	add	r7, sp, #0
 8018288:	60f8      	str	r0, [r7, #12]
 801828a:	60b9      	str	r1, [r7, #8]
 801828c:	627b      	str	r3, [r7, #36]	; 0x24
 801828e:	4613      	mov	r3, r2
 8018290:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8018292:	79f9      	ldrb	r1, [r7, #7]
 8018294:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018298:	cb0c      	ldmia	r3, {r2, r3}
 801829a:	68f8      	ldr	r0, [r7, #12]
 801829c:	f7ff fd8b 	bl	8017db6 <GetDutyCycle>
 80182a0:	4603      	mov	r3, r0
 80182a2:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 80182a4:	68fb      	ldr	r3, [r7, #12]
 80182a6:	68da      	ldr	r2, [r3, #12]
 80182a8:	8afb      	ldrh	r3, [r7, #22]
 80182aa:	68b9      	ldr	r1, [r7, #8]
 80182ac:	fb01 f303 	mul.w	r3, r1, r3
 80182b0:	429a      	cmp	r2, r3
 80182b2:	d909      	bls.n	80182c8 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 80182b4:	68fb      	ldr	r3, [r7, #12]
 80182b6:	68da      	ldr	r2, [r3, #12]
 80182b8:	8afb      	ldrh	r3, [r7, #22]
 80182ba:	68b9      	ldr	r1, [r7, #8]
 80182bc:	fb01 f303 	mul.w	r3, r1, r3
 80182c0:	1ad2      	subs	r2, r2, r3
 80182c2:	68fb      	ldr	r3, [r7, #12]
 80182c4:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 80182c6:	e002      	b.n	80182ce <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 80182c8:	68fb      	ldr	r3, [r7, #12]
 80182ca:	2200      	movs	r2, #0
 80182cc:	60da      	str	r2, [r3, #12]
}
 80182ce:	bf00      	nop
 80182d0:	3718      	adds	r7, #24
 80182d2:	46bd      	mov	sp, r7
 80182d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80182d8:	b002      	add	sp, #8
 80182da:	4770      	bx	lr

080182dc <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 80182dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80182de:	b08f      	sub	sp, #60	; 0x3c
 80182e0:	af04      	add	r7, sp, #16
 80182e2:	6039      	str	r1, [r7, #0]
 80182e4:	4611      	mov	r1, r2
 80182e6:	461a      	mov	r2, r3
 80182e8:	4603      	mov	r3, r0
 80182ea:	71fb      	strb	r3, [r7, #7]
 80182ec:	460b      	mov	r3, r1
 80182ee:	71bb      	strb	r3, [r7, #6]
 80182f0:	4613      	mov	r3, r2
 80182f2:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 80182f4:	f04f 33ff 	mov.w	r3, #4294967295
 80182f8:	627b      	str	r3, [r7, #36]	; 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80182fa:	f007 fc95 	bl	801fc28 <UTIL_TIMER_GetCurrentTime>
 80182fe:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8018300:	2300      	movs	r3, #0
 8018302:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 8018304:	2301      	movs	r3, #1
 8018306:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8018308:	2300      	movs	r3, #0
 801830a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 801830e:	2300      	movs	r3, #0
 8018310:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8018314:	e0ba      	b.n	801848c <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8018316:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801831a:	4613      	mov	r3, r2
 801831c:	005b      	lsls	r3, r3, #1
 801831e:	4413      	add	r3, r2
 8018320:	00db      	lsls	r3, r3, #3
 8018322:	461a      	mov	r2, r3
 8018324:	683b      	ldr	r3, [r7, #0]
 8018326:	189c      	adds	r4, r3, r2
 8018328:	f897 6040 	ldrb.w	r6, [r7, #64]	; 0x40
 801832c:	797a      	ldrb	r2, [r7, #5]
 801832e:	79fd      	ldrb	r5, [r7, #7]
 8018330:	69fb      	ldr	r3, [r7, #28]
 8018332:	9302      	str	r3, [sp, #8]
 8018334:	46ec      	mov	ip, sp
 8018336:	f107 0344 	add.w	r3, r7, #68	; 0x44
 801833a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801833e:	e88c 0003 	stmia.w	ip, {r0, r1}
 8018342:	4633      	mov	r3, r6
 8018344:	4629      	mov	r1, r5
 8018346:	4620      	mov	r0, r4
 8018348:	f7ff fe22 	bl	8017f90 <UpdateTimeCredits>
 801834c:	4603      	mov	r3, r0
 801834e:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8018350:	8afa      	ldrh	r2, [r7, #22]
 8018352:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018354:	fb02 f303 	mul.w	r3, r2, r3
 8018358:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801835a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801835e:	4613      	mov	r3, r2
 8018360:	005b      	lsls	r3, r3, #1
 8018362:	4413      	add	r3, r2
 8018364:	00db      	lsls	r3, r3, #3
 8018366:	461a      	mov	r2, r3
 8018368:	683b      	ldr	r3, [r7, #0]
 801836a:	4413      	add	r3, r2
 801836c:	68db      	ldr	r3, [r3, #12]
 801836e:	69ba      	ldr	r2, [r7, #24]
 8018370:	429a      	cmp	r2, r3
 8018372:	d308      	bcc.n	8018386 <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018374:	797b      	ldrb	r3, [r7, #5]
 8018376:	f083 0301 	eor.w	r3, r3, #1
 801837a:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801837c:	2b00      	cmp	r3, #0
 801837e:	d013      	beq.n	80183a8 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018380:	79fb      	ldrb	r3, [r7, #7]
 8018382:	2b00      	cmp	r3, #0
 8018384:	d010      	beq.n	80183a8 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8018386:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801838a:	4613      	mov	r3, r2
 801838c:	005b      	lsls	r3, r3, #1
 801838e:	4413      	add	r3, r2
 8018390:	00db      	lsls	r3, r3, #3
 8018392:	461a      	mov	r2, r3
 8018394:	683b      	ldr	r3, [r7, #0]
 8018396:	4413      	add	r3, r2
 8018398:	2201      	movs	r2, #1
 801839a:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 801839c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80183a0:	3301      	adds	r3, #1
 80183a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80183a6:	e06c      	b.n	8018482 <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 80183a8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80183ac:	4613      	mov	r3, r2
 80183ae:	005b      	lsls	r3, r3, #1
 80183b0:	4413      	add	r3, r2
 80183b2:	00db      	lsls	r3, r3, #3
 80183b4:	461a      	mov	r2, r3
 80183b6:	683b      	ldr	r3, [r7, #0]
 80183b8:	4413      	add	r3, r2
 80183ba:	2200      	movs	r2, #0
 80183bc:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 80183be:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80183c2:	4613      	mov	r3, r2
 80183c4:	005b      	lsls	r3, r3, #1
 80183c6:	4413      	add	r3, r2
 80183c8:	00db      	lsls	r3, r3, #3
 80183ca:	461a      	mov	r2, r3
 80183cc:	683b      	ldr	r3, [r7, #0]
 80183ce:	4413      	add	r3, r2
 80183d0:	691b      	ldr	r3, [r3, #16]
 80183d2:	69ba      	ldr	r2, [r7, #24]
 80183d4:	429a      	cmp	r2, r3
 80183d6:	d215      	bcs.n	8018404 <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 80183d8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80183dc:	4613      	mov	r3, r2
 80183de:	005b      	lsls	r3, r3, #1
 80183e0:	4413      	add	r3, r2
 80183e2:	00db      	lsls	r3, r3, #3
 80183e4:	461a      	mov	r2, r3
 80183e6:	683b      	ldr	r3, [r7, #0]
 80183e8:	4413      	add	r3, r2
 80183ea:	68db      	ldr	r3, [r3, #12]
 80183ec:	69ba      	ldr	r2, [r7, #24]
 80183ee:	1ad3      	subs	r3, r2, r3
 80183f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80183f2:	4293      	cmp	r3, r2
 80183f4:	bf28      	it	cs
 80183f6:	4613      	movcs	r3, r2
 80183f8:	627b      	str	r3, [r7, #36]	; 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80183fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80183fe:	3301      	adds	r3, #1
 8018400:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8018404:	79fb      	ldrb	r3, [r7, #7]
 8018406:	f083 0301 	eor.w	r3, r3, #1
 801840a:	b2db      	uxtb	r3, r3
 801840c:	2b00      	cmp	r3, #0
 801840e:	d038      	beq.n	8018482 <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8018410:	2300      	movs	r3, #0
 8018412:	60fb      	str	r3, [r7, #12]
 8018414:	2300      	movs	r3, #0
 8018416:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8018418:	8afb      	ldrh	r3, [r7, #22]
 801841a:	2b64      	cmp	r3, #100	; 0x64
 801841c:	d103      	bne.n	8018426 <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 801841e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8018422:	60fb      	str	r3, [r7, #12]
 8018424:	e009      	b.n	801843a <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8018426:	8afb      	ldrh	r3, [r7, #22]
 8018428:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801842c:	d103      	bne.n	8018436 <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 801842e:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8018432:	60fb      	str	r3, [r7, #12]
 8018434:	e001      	b.n	801843a <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8018436:	4b1e      	ldr	r3, [pc, #120]	; (80184b0 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8018438:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 801843a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801843c:	4a1c      	ldr	r2, [pc, #112]	; (80184b0 <RegionCommonUpdateBandTimeOff+0x1d4>)
 801843e:	4293      	cmp	r3, r2
 8018440:	d90e      	bls.n	8018460 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8018442:	68fa      	ldr	r2, [r7, #12]
 8018444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018446:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 801844a:	3b30      	subs	r3, #48	; 0x30
 801844c:	4919      	ldr	r1, [pc, #100]	; (80184b4 <RegionCommonUpdateBandTimeOff+0x1d8>)
 801844e:	fba1 1303 	umull	r1, r3, r1, r3
 8018452:	0c1b      	lsrs	r3, r3, #16
 8018454:	3301      	adds	r3, #1
 8018456:	4918      	ldr	r1, [pc, #96]	; (80184b8 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8018458:	fb01 f303 	mul.w	r3, r1, r3
 801845c:	4413      	add	r3, r2
 801845e:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8018460:	f107 000c 	add.w	r0, r7, #12
 8018464:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018466:	9300      	str	r3, [sp, #0]
 8018468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801846a:	f107 020c 	add.w	r2, r7, #12
 801846e:	ca06      	ldmia	r2, {r1, r2}
 8018470:	f006 ff31 	bl	801f2d6 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8018474:	f107 030c 	add.w	r3, r7, #12
 8018478:	e893 0003 	ldmia.w	r3, {r0, r1}
 801847c:	f006 ffea 	bl	801f454 <SysTimeToMs>
 8018480:	6278      	str	r0, [r7, #36]	; 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8018482:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018486:	3301      	adds	r3, #1
 8018488:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801848c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8018490:	79bb      	ldrb	r3, [r7, #6]
 8018492:	429a      	cmp	r2, r3
 8018494:	f4ff af3f 	bcc.w	8018316 <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }


    if( validBands == 0 )
 8018498:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801849c:	2b00      	cmp	r3, #0
 801849e:	d102      	bne.n	80184a6 <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 80184a0:	f04f 33ff 	mov.w	r3, #4294967295
 80184a4:	e000      	b.n	80184a8 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 80184a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80184a8:	4618      	mov	r0, r3
 80184aa:	372c      	adds	r7, #44	; 0x2c
 80184ac:	46bd      	mov	sp, r7
 80184ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80184b0:	0001ec30 	.word	0x0001ec30
 80184b4:	c22e4507 	.word	0xc22e4507
 80184b8:	00015180 	.word	0x00015180

080184bc <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80184bc:	b480      	push	{r7}
 80184be:	b085      	sub	sp, #20
 80184c0:	af00      	add	r7, sp, #0
 80184c2:	6078      	str	r0, [r7, #4]
 80184c4:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80184c6:	2300      	movs	r3, #0
 80184c8:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80184ca:	687b      	ldr	r3, [r7, #4]
 80184cc:	781b      	ldrb	r3, [r3, #0]
 80184ce:	2b03      	cmp	r3, #3
 80184d0:	d13f      	bne.n	8018552 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	3301      	adds	r3, #1
 80184d6:	781b      	ldrb	r3, [r3, #0]
 80184d8:	b25a      	sxtb	r2, r3
 80184da:	683b      	ldr	r3, [r7, #0]
 80184dc:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 80184de:	683b      	ldr	r3, [r7, #0]
 80184e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184e4:	f003 030f 	and.w	r3, r3, #15
 80184e8:	b25a      	sxtb	r2, r3
 80184ea:	683b      	ldr	r3, [r7, #0]
 80184ec:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80184ee:	683b      	ldr	r3, [r7, #0]
 80184f0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184f4:	b2db      	uxtb	r3, r3
 80184f6:	091b      	lsrs	r3, r3, #4
 80184f8:	b2db      	uxtb	r3, r3
 80184fa:	b25a      	sxtb	r2, r3
 80184fc:	683b      	ldr	r3, [r7, #0]
 80184fe:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	3302      	adds	r3, #2
 8018504:	781b      	ldrb	r3, [r3, #0]
 8018506:	b29a      	uxth	r2, r3
 8018508:	683b      	ldr	r3, [r7, #0]
 801850a:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 801850c:	683b      	ldr	r3, [r7, #0]
 801850e:	889b      	ldrh	r3, [r3, #4]
 8018510:	b21a      	sxth	r2, r3
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	3303      	adds	r3, #3
 8018516:	781b      	ldrb	r3, [r3, #0]
 8018518:	021b      	lsls	r3, r3, #8
 801851a:	b21b      	sxth	r3, r3
 801851c:	4313      	orrs	r3, r2
 801851e:	b21b      	sxth	r3, r3
 8018520:	b29a      	uxth	r2, r3
 8018522:	683b      	ldr	r3, [r7, #0]
 8018524:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8018526:	687b      	ldr	r3, [r7, #4]
 8018528:	791a      	ldrb	r2, [r3, #4]
 801852a:	683b      	ldr	r3, [r7, #0]
 801852c:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 801852e:	683b      	ldr	r3, [r7, #0]
 8018530:	781b      	ldrb	r3, [r3, #0]
 8018532:	091b      	lsrs	r3, r3, #4
 8018534:	b2db      	uxtb	r3, r3
 8018536:	f003 0307 	and.w	r3, r3, #7
 801853a:	b2da      	uxtb	r2, r3
 801853c:	683b      	ldr	r3, [r7, #0]
 801853e:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8018540:	683b      	ldr	r3, [r7, #0]
 8018542:	781b      	ldrb	r3, [r3, #0]
 8018544:	f003 030f 	and.w	r3, r3, #15
 8018548:	b2da      	uxtb	r2, r3
 801854a:	683b      	ldr	r3, [r7, #0]
 801854c:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801854e:	2305      	movs	r3, #5
 8018550:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8018552:	7bfb      	ldrb	r3, [r7, #15]
}
 8018554:	4618      	mov	r0, r3
 8018556:	3714      	adds	r7, #20
 8018558:	46bd      	mov	sp, r7
 801855a:	bc80      	pop	{r7}
 801855c:	4770      	bx	lr

0801855e <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 801855e:	b5b0      	push	{r4, r5, r7, lr}
 8018560:	b088      	sub	sp, #32
 8018562:	af02      	add	r7, sp, #8
 8018564:	60f8      	str	r0, [r7, #12]
 8018566:	60b9      	str	r1, [r7, #8]
 8018568:	607a      	str	r2, [r7, #4]
 801856a:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 801856c:	68fb      	ldr	r3, [r7, #12]
 801856e:	791b      	ldrb	r3, [r3, #4]
 8018570:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8018572:	68fb      	ldr	r3, [r7, #12]
 8018574:	799b      	ldrb	r3, [r3, #6]
 8018576:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8018578:	68fb      	ldr	r3, [r7, #12]
 801857a:	79db      	ldrb	r3, [r3, #7]
 801857c:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 801857e:	68fb      	ldr	r3, [r7, #12]
 8018580:	7a1b      	ldrb	r3, [r3, #8]
 8018582:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8018584:	68fb      	ldr	r3, [r7, #12]
 8018586:	795b      	ldrb	r3, [r3, #5]
 8018588:	f083 0301 	eor.w	r3, r3, #1
 801858c:	b2db      	uxtb	r3, r3
 801858e:	2b00      	cmp	r3, #0
 8018590:	d008      	beq.n	80185a4 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8018592:	68fb      	ldr	r3, [r7, #12]
 8018594:	7adb      	ldrb	r3, [r3, #11]
 8018596:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8018598:	68fb      	ldr	r3, [r7, #12]
 801859a:	7a5b      	ldrb	r3, [r3, #9]
 801859c:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 801859e:	68fb      	ldr	r3, [r7, #12]
 80185a0:	7a9b      	ldrb	r3, [r3, #10]
 80185a2:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 80185a4:	7dfb      	ldrb	r3, [r7, #23]
 80185a6:	2b00      	cmp	r3, #0
 80185a8:	d03a      	beq.n	8018620 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80185aa:	68fb      	ldr	r3, [r7, #12]
 80185ac:	7b18      	ldrb	r0, [r3, #12]
 80185ae:	68fb      	ldr	r3, [r7, #12]
 80185b0:	6919      	ldr	r1, [r3, #16]
 80185b2:	68fb      	ldr	r3, [r7, #12]
 80185b4:	f993 5014 	ldrsb.w	r5, [r3, #20]
 80185b8:	68fb      	ldr	r3, [r7, #12]
 80185ba:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80185be:	68fa      	ldr	r2, [r7, #12]
 80185c0:	6992      	ldr	r2, [r2, #24]
 80185c2:	f997 4016 	ldrsb.w	r4, [r7, #22]
 80185c6:	9201      	str	r2, [sp, #4]
 80185c8:	9300      	str	r3, [sp, #0]
 80185ca:	462b      	mov	r3, r5
 80185cc:	4622      	mov	r2, r4
 80185ce:	f7ff fd42 	bl	8018056 <RegionCommonChanVerifyDr>
 80185d2:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 80185d4:	f083 0301 	eor.w	r3, r3, #1
 80185d8:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80185da:	2b00      	cmp	r3, #0
 80185dc:	d003      	beq.n	80185e6 <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 80185de:	7dfb      	ldrb	r3, [r7, #23]
 80185e0:	f023 0302 	bic.w	r3, r3, #2
 80185e4:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80185e6:	68fb      	ldr	r3, [r7, #12]
 80185e8:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80185ec:	68fb      	ldr	r3, [r7, #12]
 80185ee:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80185f2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80185f6:	4618      	mov	r0, r3
 80185f8:	f7ff fd9f 	bl	801813a <RegionCommonValueInRange>
 80185fc:	4603      	mov	r3, r0
 80185fe:	2b00      	cmp	r3, #0
 8018600:	d10e      	bne.n	8018620 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8018602:	68fb      	ldr	r3, [r7, #12]
 8018604:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8018608:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801860c:	429a      	cmp	r2, r3
 801860e:	da03      	bge.n	8018618 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8018610:	68fb      	ldr	r3, [r7, #12]
 8018612:	7f5b      	ldrb	r3, [r3, #29]
 8018614:	757b      	strb	r3, [r7, #21]
 8018616:	e003      	b.n	8018620 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8018618:	7dfb      	ldrb	r3, [r7, #23]
 801861a:	f023 0304 	bic.w	r3, r3, #4
 801861e:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8018620:	7dfb      	ldrb	r3, [r7, #23]
 8018622:	2b07      	cmp	r3, #7
 8018624:	d105      	bne.n	8018632 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 8018626:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801862a:	2b00      	cmp	r3, #0
 801862c:	d101      	bne.n	8018632 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 801862e:	2301      	movs	r3, #1
 8018630:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8018632:	68bb      	ldr	r3, [r7, #8]
 8018634:	7dba      	ldrb	r2, [r7, #22]
 8018636:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8018638:	687b      	ldr	r3, [r7, #4]
 801863a:	7d7a      	ldrb	r2, [r7, #21]
 801863c:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 801863e:	7d3a      	ldrb	r2, [r7, #20]
 8018640:	683b      	ldr	r3, [r7, #0]
 8018642:	701a      	strb	r2, [r3, #0]

    return status;
 8018644:	7dfb      	ldrb	r3, [r7, #23]
}
 8018646:	4618      	mov	r0, r3
 8018648:	3718      	adds	r7, #24
 801864a:	46bd      	mov	sp, r7
 801864c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08018650 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8018650:	b480      	push	{r7}
 8018652:	b083      	sub	sp, #12
 8018654:	af00      	add	r7, sp, #0
 8018656:	4603      	mov	r3, r0
 8018658:	6039      	str	r1, [r7, #0]
 801865a:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 801865c:	79fb      	ldrb	r3, [r7, #7]
 801865e:	4a06      	ldr	r2, [pc, #24]	; (8018678 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8018660:	fa02 f303 	lsl.w	r3, r2, r3
 8018664:	461a      	mov	r2, r3
 8018666:	683b      	ldr	r3, [r7, #0]
 8018668:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801866c:	4618      	mov	r0, r3
 801866e:	370c      	adds	r7, #12
 8018670:	46bd      	mov	sp, r7
 8018672:	bc80      	pop	{r7}
 8018674:	4770      	bx	lr
 8018676:	bf00      	nop
 8018678:	000f4240 	.word	0x000f4240

0801867c <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 801867c:	b480      	push	{r7}
 801867e:	b083      	sub	sp, #12
 8018680:	af00      	add	r7, sp, #0
 8018682:	4603      	mov	r3, r0
 8018684:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8018686:	79fb      	ldrb	r3, [r7, #7]
 8018688:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801868c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8018690:	4618      	mov	r0, r3
 8018692:	370c      	adds	r7, #12
 8018694:	46bd      	mov	sp, r7
 8018696:	bc80      	pop	{r7}
 8018698:	4770      	bx	lr
	...

0801869c <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 801869c:	b480      	push	{r7}
 801869e:	b085      	sub	sp, #20
 80186a0:	af00      	add	r7, sp, #0
 80186a2:	60f8      	str	r0, [r7, #12]
 80186a4:	607a      	str	r2, [r7, #4]
 80186a6:	603b      	str	r3, [r7, #0]
 80186a8:	460b      	mov	r3, r1
 80186aa:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 80186ac:	7afa      	ldrb	r2, [r7, #11]
 80186ae:	7afb      	ldrb	r3, [r7, #11]
 80186b0:	3b04      	subs	r3, #4
 80186b2:	4619      	mov	r1, r3
 80186b4:	68fb      	ldr	r3, [r7, #12]
 80186b6:	fb03 f101 	mul.w	r1, r3, r1
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80186c0:	fb00 f303 	mul.w	r3, r0, r3
 80186c4:	440b      	add	r3, r1
 80186c6:	005b      	lsls	r3, r3, #1
 80186c8:	2b00      	cmp	r3, #0
 80186ca:	d013      	beq.n	80186f4 <RegionCommonComputeRxWindowParameters+0x58>
 80186cc:	7afb      	ldrb	r3, [r7, #11]
 80186ce:	3b04      	subs	r3, #4
 80186d0:	4619      	mov	r1, r3
 80186d2:	68fb      	ldr	r3, [r7, #12]
 80186d4:	fb03 f101 	mul.w	r1, r3, r1
 80186d8:	687b      	ldr	r3, [r7, #4]
 80186da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80186de:	fb00 f303 	mul.w	r3, r0, r3
 80186e2:	440b      	add	r3, r1
 80186e4:	0059      	lsls	r1, r3, #1
 80186e6:	68fb      	ldr	r3, [r7, #12]
 80186e8:	440b      	add	r3, r1
 80186ea:	1e59      	subs	r1, r3, #1
 80186ec:	68fb      	ldr	r3, [r7, #12]
 80186ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80186f2:	e00f      	b.n	8018714 <RegionCommonComputeRxWindowParameters+0x78>
 80186f4:	7afb      	ldrb	r3, [r7, #11]
 80186f6:	3b04      	subs	r3, #4
 80186f8:	4619      	mov	r1, r3
 80186fa:	68fb      	ldr	r3, [r7, #12]
 80186fc:	fb03 f101 	mul.w	r1, r3, r1
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8018706:	fb00 f303 	mul.w	r3, r0, r3
 801870a:	440b      	add	r3, r1
 801870c:	0059      	lsls	r1, r3, #1
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	fbb1 f3f3 	udiv	r3, r1, r3
 8018714:	429a      	cmp	r2, r3
 8018716:	bf38      	it	cc
 8018718:	461a      	movcc	r2, r3
 801871a:	69bb      	ldr	r3, [r7, #24]
 801871c:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 801871e:	68fb      	ldr	r3, [r7, #12]
 8018720:	009b      	lsls	r3, r3, #2
 8018722:	4619      	mov	r1, r3
 8018724:	69bb      	ldr	r3, [r7, #24]
 8018726:	681b      	ldr	r3, [r3, #0]
 8018728:	68fa      	ldr	r2, [r7, #12]
 801872a:	fb02 f303 	mul.w	r3, r2, r3
 801872e:	2b00      	cmp	r3, #0
 8018730:	d007      	beq.n	8018742 <RegionCommonComputeRxWindowParameters+0xa6>
 8018732:	69bb      	ldr	r3, [r7, #24]
 8018734:	681b      	ldr	r3, [r3, #0]
 8018736:	68fa      	ldr	r2, [r7, #12]
 8018738:	fb02 f303 	mul.w	r3, r2, r3
 801873c:	3301      	adds	r3, #1
 801873e:	085b      	lsrs	r3, r3, #1
 8018740:	e005      	b.n	801874e <RegionCommonComputeRxWindowParameters+0xb2>
 8018742:	69bb      	ldr	r3, [r7, #24]
 8018744:	681b      	ldr	r3, [r3, #0]
 8018746:	68fa      	ldr	r2, [r7, #12]
 8018748:	fb02 f303 	mul.w	r3, r2, r3
 801874c:	085b      	lsrs	r3, r3, #1
 801874e:	1acb      	subs	r3, r1, r3
 8018750:	683a      	ldr	r2, [r7, #0]
 8018752:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8018756:	fb01 f202 	mul.w	r2, r1, r2
 801875a:	1a9b      	subs	r3, r3, r2
 801875c:	2b00      	cmp	r3, #0
 801875e:	dd27      	ble.n	80187b0 <RegionCommonComputeRxWindowParameters+0x114>
 8018760:	68fb      	ldr	r3, [r7, #12]
 8018762:	009b      	lsls	r3, r3, #2
 8018764:	4619      	mov	r1, r3
 8018766:	69bb      	ldr	r3, [r7, #24]
 8018768:	681b      	ldr	r3, [r3, #0]
 801876a:	68fa      	ldr	r2, [r7, #12]
 801876c:	fb02 f303 	mul.w	r3, r2, r3
 8018770:	2b00      	cmp	r3, #0
 8018772:	d007      	beq.n	8018784 <RegionCommonComputeRxWindowParameters+0xe8>
 8018774:	69bb      	ldr	r3, [r7, #24]
 8018776:	681b      	ldr	r3, [r3, #0]
 8018778:	68fa      	ldr	r2, [r7, #12]
 801877a:	fb02 f303 	mul.w	r3, r2, r3
 801877e:	3301      	adds	r3, #1
 8018780:	085b      	lsrs	r3, r3, #1
 8018782:	e005      	b.n	8018790 <RegionCommonComputeRxWindowParameters+0xf4>
 8018784:	69bb      	ldr	r3, [r7, #24]
 8018786:	681b      	ldr	r3, [r3, #0]
 8018788:	68fa      	ldr	r2, [r7, #12]
 801878a:	fb02 f303 	mul.w	r3, r2, r3
 801878e:	085b      	lsrs	r3, r3, #1
 8018790:	1acb      	subs	r3, r1, r3
 8018792:	683a      	ldr	r2, [r7, #0]
 8018794:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8018798:	fb01 f202 	mul.w	r2, r1, r2
 801879c:	1a9b      	subs	r3, r3, r2
 801879e:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 80187a2:	4a19      	ldr	r2, [pc, #100]	; (8018808 <RegionCommonComputeRxWindowParameters+0x16c>)
 80187a4:	fb82 1203 	smull	r1, r2, r2, r3
 80187a8:	1192      	asrs	r2, r2, #6
 80187aa:	17db      	asrs	r3, r3, #31
 80187ac:	1ad3      	subs	r3, r2, r3
 80187ae:	e024      	b.n	80187fa <RegionCommonComputeRxWindowParameters+0x15e>
 80187b0:	68fb      	ldr	r3, [r7, #12]
 80187b2:	009b      	lsls	r3, r3, #2
 80187b4:	4619      	mov	r1, r3
 80187b6:	69bb      	ldr	r3, [r7, #24]
 80187b8:	681b      	ldr	r3, [r3, #0]
 80187ba:	68fa      	ldr	r2, [r7, #12]
 80187bc:	fb02 f303 	mul.w	r3, r2, r3
 80187c0:	2b00      	cmp	r3, #0
 80187c2:	d007      	beq.n	80187d4 <RegionCommonComputeRxWindowParameters+0x138>
 80187c4:	69bb      	ldr	r3, [r7, #24]
 80187c6:	681b      	ldr	r3, [r3, #0]
 80187c8:	68fa      	ldr	r2, [r7, #12]
 80187ca:	fb02 f303 	mul.w	r3, r2, r3
 80187ce:	3301      	adds	r3, #1
 80187d0:	085b      	lsrs	r3, r3, #1
 80187d2:	e005      	b.n	80187e0 <RegionCommonComputeRxWindowParameters+0x144>
 80187d4:	69bb      	ldr	r3, [r7, #24]
 80187d6:	681b      	ldr	r3, [r3, #0]
 80187d8:	68fa      	ldr	r2, [r7, #12]
 80187da:	fb02 f303 	mul.w	r3, r2, r3
 80187de:	085b      	lsrs	r3, r3, #1
 80187e0:	1acb      	subs	r3, r1, r3
 80187e2:	683a      	ldr	r2, [r7, #0]
 80187e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80187e8:	fb01 f202 	mul.w	r2, r1, r2
 80187ec:	1a9b      	subs	r3, r3, r2
 80187ee:	4a06      	ldr	r2, [pc, #24]	; (8018808 <RegionCommonComputeRxWindowParameters+0x16c>)
 80187f0:	fb82 1203 	smull	r1, r2, r2, r3
 80187f4:	1192      	asrs	r2, r2, #6
 80187f6:	17db      	asrs	r3, r3, #31
 80187f8:	1ad3      	subs	r3, r2, r3
 80187fa:	69fa      	ldr	r2, [r7, #28]
 80187fc:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80187fe:	bf00      	nop
 8018800:	3714      	adds	r7, #20
 8018802:	46bd      	mov	sp, r7
 8018804:	bc80      	pop	{r7}
 8018806:	4770      	bx	lr
 8018808:	10624dd3 	.word	0x10624dd3

0801880c <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 801880c:	b580      	push	{r7, lr}
 801880e:	b086      	sub	sp, #24
 8018810:	af00      	add	r7, sp, #0
 8018812:	4603      	mov	r3, r0
 8018814:	60b9      	str	r1, [r7, #8]
 8018816:	607a      	str	r2, [r7, #4]
 8018818:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801881a:	2300      	movs	r3, #0
 801881c:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801881e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018822:	005b      	lsls	r3, r3, #1
 8018824:	4618      	mov	r0, r3
 8018826:	f7e7 ffd5 	bl	80007d4 <__aeabi_ui2f>
 801882a:	4603      	mov	r3, r0
 801882c:	4619      	mov	r1, r3
 801882e:	68b8      	ldr	r0, [r7, #8]
 8018830:	f7e7 ff1e 	bl	8000670 <__aeabi_fsub>
 8018834:	4603      	mov	r3, r0
 8018836:	6879      	ldr	r1, [r7, #4]
 8018838:	4618      	mov	r0, r3
 801883a:	f7e7 ff19 	bl	8000670 <__aeabi_fsub>
 801883e:	4603      	mov	r3, r0
 8018840:	4618      	mov	r0, r3
 8018842:	f7e7 fe09 	bl	8000458 <__aeabi_f2d>
 8018846:	4602      	mov	r2, r0
 8018848:	460b      	mov	r3, r1
 801884a:	4610      	mov	r0, r2
 801884c:	4619      	mov	r1, r3
 801884e:	f008 f93b 	bl	8020ac8 <floor>
 8018852:	4602      	mov	r2, r0
 8018854:	460b      	mov	r3, r1
 8018856:	4610      	mov	r0, r2
 8018858:	4619      	mov	r1, r3
 801885a:	f7e7 fedd 	bl	8000618 <__aeabi_d2iz>
 801885e:	4603      	mov	r3, r0
 8018860:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8018862:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018866:	4618      	mov	r0, r3
 8018868:	3718      	adds	r7, #24
 801886a:	46bd      	mov	sp, r7
 801886c:	bd80      	pop	{r7, pc}

0801886e <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801886e:	b590      	push	{r4, r7, lr}
 8018870:	b087      	sub	sp, #28
 8018872:	af00      	add	r7, sp, #0
 8018874:	60f8      	str	r0, [r7, #12]
 8018876:	60b9      	str	r1, [r7, #8]
 8018878:	607a      	str	r2, [r7, #4]
 801887a:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801887c:	2300      	movs	r3, #0
 801887e:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8018880:	2300      	movs	r3, #0
 8018882:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018884:	2300      	movs	r3, #0
 8018886:	757b      	strb	r3, [r7, #21]
 8018888:	2300      	movs	r3, #0
 801888a:	753b      	strb	r3, [r7, #20]
 801888c:	e09c      	b.n	80189c8 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801888e:	2300      	movs	r3, #0
 8018890:	74fb      	strb	r3, [r7, #19]
 8018892:	e08f      	b.n	80189b4 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8018894:	68fb      	ldr	r3, [r7, #12]
 8018896:	685a      	ldr	r2, [r3, #4]
 8018898:	7d3b      	ldrb	r3, [r7, #20]
 801889a:	005b      	lsls	r3, r3, #1
 801889c:	4413      	add	r3, r2
 801889e:	881b      	ldrh	r3, [r3, #0]
 80188a0:	461a      	mov	r2, r3
 80188a2:	7cfb      	ldrb	r3, [r7, #19]
 80188a4:	fa42 f303 	asr.w	r3, r2, r3
 80188a8:	f003 0301 	and.w	r3, r3, #1
 80188ac:	2b00      	cmp	r3, #0
 80188ae:	d07e      	beq.n	80189ae <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80188b0:	68fb      	ldr	r3, [r7, #12]
 80188b2:	689a      	ldr	r2, [r3, #8]
 80188b4:	7d79      	ldrb	r1, [r7, #21]
 80188b6:	7cfb      	ldrb	r3, [r7, #19]
 80188b8:	440b      	add	r3, r1
 80188ba:	4619      	mov	r1, r3
 80188bc:	460b      	mov	r3, r1
 80188be:	005b      	lsls	r3, r3, #1
 80188c0:	440b      	add	r3, r1
 80188c2:	009b      	lsls	r3, r3, #2
 80188c4:	4413      	add	r3, r2
 80188c6:	681b      	ldr	r3, [r3, #0]
 80188c8:	2b00      	cmp	r3, #0
 80188ca:	d06b      	beq.n	80189a4 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80188cc:	68fb      	ldr	r3, [r7, #12]
 80188ce:	781b      	ldrb	r3, [r3, #0]
 80188d0:	f083 0301 	eor.w	r3, r3, #1
 80188d4:	b2db      	uxtb	r3, r3
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	d011      	beq.n	80188fe <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 80188da:	68fb      	ldr	r3, [r7, #12]
 80188dc:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80188de:	2b00      	cmp	r3, #0
 80188e0:	d00d      	beq.n	80188fe <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 80188e2:	68fb      	ldr	r3, [r7, #12]
 80188e4:	695a      	ldr	r2, [r3, #20]
 80188e6:	7d3b      	ldrb	r3, [r7, #20]
 80188e8:	005b      	lsls	r3, r3, #1
 80188ea:	4413      	add	r3, r2
 80188ec:	881b      	ldrh	r3, [r3, #0]
 80188ee:	461a      	mov	r2, r3
 80188f0:	7cfb      	ldrb	r3, [r7, #19]
 80188f2:	fa42 f303 	asr.w	r3, r2, r3
 80188f6:	f003 0301 	and.w	r3, r3, #1
 80188fa:	2b00      	cmp	r3, #0
 80188fc:	d054      	beq.n	80189a8 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80188fe:	68fb      	ldr	r3, [r7, #12]
 8018900:	785b      	ldrb	r3, [r3, #1]
 8018902:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8018904:	68fb      	ldr	r3, [r7, #12]
 8018906:	689a      	ldr	r2, [r3, #8]
 8018908:	7d79      	ldrb	r1, [r7, #21]
 801890a:	7cfb      	ldrb	r3, [r7, #19]
 801890c:	440b      	add	r3, r1
 801890e:	4619      	mov	r1, r3
 8018910:	460b      	mov	r3, r1
 8018912:	005b      	lsls	r3, r3, #1
 8018914:	440b      	add	r3, r1
 8018916:	009b      	lsls	r3, r3, #2
 8018918:	4413      	add	r3, r2
 801891a:	7a1b      	ldrb	r3, [r3, #8]
 801891c:	f343 0303 	sbfx	r3, r3, #0, #4
 8018920:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018922:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8018924:	68fb      	ldr	r3, [r7, #12]
 8018926:	689a      	ldr	r2, [r3, #8]
 8018928:	7d79      	ldrb	r1, [r7, #21]
 801892a:	7cfb      	ldrb	r3, [r7, #19]
 801892c:	440b      	add	r3, r1
 801892e:	4619      	mov	r1, r3
 8018930:	460b      	mov	r3, r1
 8018932:	005b      	lsls	r3, r3, #1
 8018934:	440b      	add	r3, r1
 8018936:	009b      	lsls	r3, r3, #2
 8018938:	4413      	add	r3, r2
 801893a:	7a1b      	ldrb	r3, [r3, #8]
 801893c:	f343 1303 	sbfx	r3, r3, #4, #4
 8018940:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018942:	461a      	mov	r2, r3
 8018944:	4621      	mov	r1, r4
 8018946:	f7ff fbf8 	bl	801813a <RegionCommonValueInRange>
 801894a:	4603      	mov	r3, r0
 801894c:	2b00      	cmp	r3, #0
 801894e:	d02d      	beq.n	80189ac <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8018950:	68fb      	ldr	r3, [r7, #12]
 8018952:	68da      	ldr	r2, [r3, #12]
 8018954:	68fb      	ldr	r3, [r7, #12]
 8018956:	6899      	ldr	r1, [r3, #8]
 8018958:	7d78      	ldrb	r0, [r7, #21]
 801895a:	7cfb      	ldrb	r3, [r7, #19]
 801895c:	4403      	add	r3, r0
 801895e:	4618      	mov	r0, r3
 8018960:	4603      	mov	r3, r0
 8018962:	005b      	lsls	r3, r3, #1
 8018964:	4403      	add	r3, r0
 8018966:	009b      	lsls	r3, r3, #2
 8018968:	440b      	add	r3, r1
 801896a:	7a5b      	ldrb	r3, [r3, #9]
 801896c:	4619      	mov	r1, r3
 801896e:	460b      	mov	r3, r1
 8018970:	005b      	lsls	r3, r3, #1
 8018972:	440b      	add	r3, r1
 8018974:	00db      	lsls	r3, r3, #3
 8018976:	4413      	add	r3, r2
 8018978:	7d1b      	ldrb	r3, [r3, #20]
 801897a:	f083 0301 	eor.w	r3, r3, #1
 801897e:	b2db      	uxtb	r3, r3
 8018980:	2b00      	cmp	r3, #0
 8018982:	d003      	beq.n	801898c <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8018984:	7dbb      	ldrb	r3, [r7, #22]
 8018986:	3301      	adds	r3, #1
 8018988:	75bb      	strb	r3, [r7, #22]
                    continue;
 801898a:	e010      	b.n	80189ae <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801898c:	7dfb      	ldrb	r3, [r7, #23]
 801898e:	1c5a      	adds	r2, r3, #1
 8018990:	75fa      	strb	r2, [r7, #23]
 8018992:	461a      	mov	r2, r3
 8018994:	68bb      	ldr	r3, [r7, #8]
 8018996:	4413      	add	r3, r2
 8018998:	7d79      	ldrb	r1, [r7, #21]
 801899a:	7cfa      	ldrb	r2, [r7, #19]
 801899c:	440a      	add	r2, r1
 801899e:	b2d2      	uxtb	r2, r2
 80189a0:	701a      	strb	r2, [r3, #0]
 80189a2:	e004      	b.n	80189ae <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80189a4:	bf00      	nop
 80189a6:	e002      	b.n	80189ae <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 80189a8:	bf00      	nop
 80189aa:	e000      	b.n	80189ae <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80189ac:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80189ae:	7cfb      	ldrb	r3, [r7, #19]
 80189b0:	3301      	adds	r3, #1
 80189b2:	74fb      	strb	r3, [r7, #19]
 80189b4:	7cfb      	ldrb	r3, [r7, #19]
 80189b6:	2b0f      	cmp	r3, #15
 80189b8:	f67f af6c 	bls.w	8018894 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80189bc:	7d7b      	ldrb	r3, [r7, #21]
 80189be:	3310      	adds	r3, #16
 80189c0:	757b      	strb	r3, [r7, #21]
 80189c2:	7d3b      	ldrb	r3, [r7, #20]
 80189c4:	3301      	adds	r3, #1
 80189c6:	753b      	strb	r3, [r7, #20]
 80189c8:	7d7b      	ldrb	r3, [r7, #21]
 80189ca:	b29a      	uxth	r2, r3
 80189cc:	68fb      	ldr	r3, [r7, #12]
 80189ce:	8a1b      	ldrh	r3, [r3, #16]
 80189d0:	429a      	cmp	r2, r3
 80189d2:	f4ff af5c 	bcc.w	801888e <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	7dfa      	ldrb	r2, [r7, #23]
 80189da:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80189dc:	683b      	ldr	r3, [r7, #0]
 80189de:	7dba      	ldrb	r2, [r7, #22]
 80189e0:	701a      	strb	r2, [r3, #0]
}
 80189e2:	bf00      	nop
 80189e4:	371c      	adds	r7, #28
 80189e6:	46bd      	mov	sp, r7
 80189e8:	bd90      	pop	{r4, r7, pc}

080189ea <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 80189ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80189ec:	b08b      	sub	sp, #44	; 0x2c
 80189ee:	af04      	add	r7, sp, #16
 80189f0:	60f8      	str	r0, [r7, #12]
 80189f2:	60b9      	str	r1, [r7, #8]
 80189f4:	607a      	str	r2, [r7, #4]
 80189f6:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 80189f8:	68fb      	ldr	r3, [r7, #12]
 80189fa:	685b      	ldr	r3, [r3, #4]
 80189fc:	4618      	mov	r0, r3
 80189fe:	f007 f925 	bl	801fc4c <UTIL_TIMER_GetElapsedTime>
 8018a02:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8018a04:	68fb      	ldr	r3, [r7, #12]
 8018a06:	681a      	ldr	r2, [r3, #0]
 8018a08:	697b      	ldr	r3, [r7, #20]
 8018a0a:	1ad2      	subs	r2, r2, r3
 8018a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018a0e:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8018a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a12:	2201      	movs	r2, #1
 8018a14:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8018a16:	683b      	ldr	r3, [r7, #0]
 8018a18:	2200      	movs	r2, #0
 8018a1a:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018a1c:	68fb      	ldr	r3, [r7, #12]
 8018a1e:	685b      	ldr	r3, [r3, #4]
 8018a20:	2b00      	cmp	r3, #0
 8018a22:	d004      	beq.n	8018a2e <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8018a24:	68fb      	ldr	r3, [r7, #12]
 8018a26:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018a28:	697a      	ldr	r2, [r7, #20]
 8018a2a:	429a      	cmp	r2, r3
 8018a2c:	d32b      	bcc.n	8018a86 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8018a2e:	68bb      	ldr	r3, [r7, #8]
 8018a30:	2200      	movs	r2, #0
 8018a32:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018a34:	68fb      	ldr	r3, [r7, #12]
 8018a36:	69db      	ldr	r3, [r3, #28]
 8018a38:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8018a3a:	68fb      	ldr	r3, [r7, #12]
 8018a3c:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018a3e:	68dd      	ldr	r5, [r3, #12]
 8018a40:	68fb      	ldr	r3, [r7, #12]
 8018a42:	7a5e      	ldrb	r6, [r3, #9]
 8018a44:	68fb      	ldr	r3, [r7, #12]
 8018a46:	f893 c008 	ldrb.w	ip, [r3, #8]
 8018a4a:	68fb      	ldr	r3, [r7, #12]
 8018a4c:	7d1b      	ldrb	r3, [r3, #20]
 8018a4e:	68fa      	ldr	r2, [r7, #12]
 8018a50:	6992      	ldr	r2, [r2, #24]
 8018a52:	9203      	str	r2, [sp, #12]
 8018a54:	68fa      	ldr	r2, [r7, #12]
 8018a56:	f10d 0e04 	add.w	lr, sp, #4
 8018a5a:	320c      	adds	r2, #12
 8018a5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018a60:	e88e 0003 	stmia.w	lr, {r0, r1}
 8018a64:	9300      	str	r3, [sp, #0]
 8018a66:	4663      	mov	r3, ip
 8018a68:	4632      	mov	r2, r6
 8018a6a:	4629      	mov	r1, r5
 8018a6c:	4620      	mov	r0, r4
 8018a6e:	f7ff fc35 	bl	80182dc <RegionCommonUpdateBandTimeOff>
 8018a72:	4602      	mov	r2, r0
 8018a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018a76:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8018a78:	68fb      	ldr	r3, [r7, #12]
 8018a7a:	69d8      	ldr	r0, [r3, #28]
 8018a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a7e:	683a      	ldr	r2, [r7, #0]
 8018a80:	6879      	ldr	r1, [r7, #4]
 8018a82:	f7ff fef4 	bl	801886e <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8018a86:	683b      	ldr	r3, [r7, #0]
 8018a88:	781b      	ldrb	r3, [r3, #0]
 8018a8a:	2b00      	cmp	r3, #0
 8018a8c:	d004      	beq.n	8018a98 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8018a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018a90:	2200      	movs	r2, #0
 8018a92:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8018a94:	2300      	movs	r3, #0
 8018a96:	e006      	b.n	8018aa6 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8018a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a9a:	781b      	ldrb	r3, [r3, #0]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d001      	beq.n	8018aa4 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8018aa0:	230b      	movs	r3, #11
 8018aa2:	e000      	b.n	8018aa6 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018aa4:	230c      	movs	r3, #12
    }
}
 8018aa6:	4618      	mov	r0, r3
 8018aa8:	371c      	adds	r7, #28
 8018aaa:	46bd      	mov	sp, r7
 8018aac:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018aae <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8018aae:	b5b0      	push	{r4, r5, r7, lr}
 8018ab0:	b086      	sub	sp, #24
 8018ab2:	af02      	add	r7, sp, #8
 8018ab4:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8018ab6:	687b      	ldr	r3, [r7, #4]
 8018ab8:	781b      	ldrb	r3, [r3, #0]
 8018aba:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	f993 2000 	ldrsb.w	r2, [r3]
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018ac8:	429a      	cmp	r2, r3
 8018aca:	d103      	bne.n	8018ad4 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018ad2:	e026      	b.n	8018b22 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8018ad4:	7bfb      	ldrb	r3, [r7, #15]
 8018ad6:	3b01      	subs	r3, #1
 8018ad8:	b2db      	uxtb	r3, r3
 8018ada:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8018adc:	687b      	ldr	r3, [r7, #4]
 8018ade:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018ae2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018ae6:	429a      	cmp	r2, r3
 8018ae8:	d019      	beq.n	8018b1e <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	78d8      	ldrb	r0, [r3, #3]
 8018aee:	687b      	ldr	r3, [r7, #4]
 8018af0:	6859      	ldr	r1, [r3, #4]
 8018af2:	687b      	ldr	r3, [r7, #4]
 8018af4:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018afe:	687a      	ldr	r2, [r7, #4]
 8018b00:	6892      	ldr	r2, [r2, #8]
 8018b02:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8018b06:	9201      	str	r2, [sp, #4]
 8018b08:	9300      	str	r3, [sp, #0]
 8018b0a:	462b      	mov	r3, r5
 8018b0c:	4622      	mov	r2, r4
 8018b0e:	f7ff faa2 	bl	8018056 <RegionCommonChanVerifyDr>
 8018b12:	4603      	mov	r3, r0
 8018b14:	f083 0301 	eor.w	r3, r3, #1
 8018b18:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8018b1a:	2b00      	cmp	r3, #0
 8018b1c:	d1da      	bne.n	8018ad4 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8018b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8018b22:	4618      	mov	r0, r3
 8018b24:	3710      	adds	r7, #16
 8018b26:	46bd      	mov	sp, r7
 8018b28:	bdb0      	pop	{r4, r5, r7, pc}

08018b2a <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8018b2a:	b480      	push	{r7}
 8018b2c:	b083      	sub	sp, #12
 8018b2e:	af00      	add	r7, sp, #0
 8018b30:	4603      	mov	r3, r0
 8018b32:	460a      	mov	r2, r1
 8018b34:	71fb      	strb	r3, [r7, #7]
 8018b36:	4613      	mov	r3, r2
 8018b38:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8018b3a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018b42:	4293      	cmp	r3, r2
 8018b44:	bfb8      	it	lt
 8018b46:	4613      	movlt	r3, r2
 8018b48:	b25b      	sxtb	r3, r3
}
 8018b4a:	4618      	mov	r0, r3
 8018b4c:	370c      	adds	r7, #12
 8018b4e:	46bd      	mov	sp, r7
 8018b50:	bc80      	pop	{r7}
 8018b52:	4770      	bx	lr

08018b54 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8018b54:	b480      	push	{r7}
 8018b56:	b083      	sub	sp, #12
 8018b58:	af00      	add	r7, sp, #0
 8018b5a:	6078      	str	r0, [r7, #4]
 8018b5c:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	009b      	lsls	r3, r3, #2
 8018b62:	683a      	ldr	r2, [r7, #0]
 8018b64:	4413      	add	r3, r2
 8018b66:	681b      	ldr	r3, [r3, #0]
 8018b68:	4a07      	ldr	r2, [pc, #28]	; (8018b88 <RegionCommonGetBandwidth+0x34>)
 8018b6a:	4293      	cmp	r3, r2
 8018b6c:	d004      	beq.n	8018b78 <RegionCommonGetBandwidth+0x24>
 8018b6e:	4a07      	ldr	r2, [pc, #28]	; (8018b8c <RegionCommonGetBandwidth+0x38>)
 8018b70:	4293      	cmp	r3, r2
 8018b72:	d003      	beq.n	8018b7c <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8018b74:	2300      	movs	r3, #0
 8018b76:	e002      	b.n	8018b7e <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8018b78:	2301      	movs	r3, #1
 8018b7a:	e000      	b.n	8018b7e <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8018b7c:	2302      	movs	r3, #2
    }
}
 8018b7e:	4618      	mov	r0, r3
 8018b80:	370c      	adds	r7, #12
 8018b82:	46bd      	mov	sp, r7
 8018b84:	bc80      	pop	{r7}
 8018b86:	4770      	bx	lr
 8018b88:	0003d090 	.word	0x0003d090
 8018b8c:	0007a120 	.word	0x0007a120

08018b90 <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8018b90:	b5b0      	push	{r4, r5, r7, lr}
 8018b92:	b08c      	sub	sp, #48	; 0x30
 8018b94:	af04      	add	r7, sp, #16
 8018b96:	4603      	mov	r3, r0
 8018b98:	6039      	str	r1, [r7, #0]
 8018b9a:	71fb      	strb	r3, [r7, #7]
 8018b9c:	4613      	mov	r3, r2
 8018b9e:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 8018ba0:	4b17      	ldr	r3, [pc, #92]	; (8018c00 <RegionCommonRxConfigPrint+0x70>)
 8018ba2:	f107 0408 	add.w	r4, r7, #8
 8018ba6:	461d      	mov	r5, r3
 8018ba8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018baa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018bac:	e895 0003 	ldmia.w	r5, {r0, r1}
 8018bb0:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8018bb4:	79fb      	ldrb	r3, [r7, #7]
 8018bb6:	2b05      	cmp	r3, #5
 8018bb8:	d812      	bhi.n	8018be0 <RegionCommonRxConfigPrint+0x50>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8018bba:	79fb      	ldrb	r3, [r7, #7]
 8018bbc:	009b      	lsls	r3, r3, #2
 8018bbe:	3320      	adds	r3, #32
 8018bc0:	443b      	add	r3, r7
 8018bc2:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8018bc6:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018bca:	9202      	str	r2, [sp, #8]
 8018bcc:	683a      	ldr	r2, [r7, #0]
 8018bce:	9201      	str	r2, [sp, #4]
 8018bd0:	9300      	str	r3, [sp, #0]
 8018bd2:	4b0c      	ldr	r3, [pc, #48]	; (8018c04 <RegionCommonRxConfigPrint+0x74>)
 8018bd4:	2201      	movs	r2, #1
 8018bd6:	2100      	movs	r1, #0
 8018bd8:	2002      	movs	r0, #2
 8018bda:	f005 fe33 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8018bde:	e00a      	b.n	8018bf6 <RegionCommonRxConfigPrint+0x66>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018be0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018be4:	9301      	str	r3, [sp, #4]
 8018be6:	683b      	ldr	r3, [r7, #0]
 8018be8:	9300      	str	r3, [sp, #0]
 8018bea:	4b07      	ldr	r3, [pc, #28]	; (8018c08 <RegionCommonRxConfigPrint+0x78>)
 8018bec:	2201      	movs	r2, #1
 8018bee:	2100      	movs	r1, #0
 8018bf0:	2002      	movs	r0, #2
 8018bf2:	f005 fe27 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 8018bf6:	bf00      	nop
 8018bf8:	3720      	adds	r7, #32
 8018bfa:	46bd      	mov	sp, r7
 8018bfc:	bdb0      	pop	{r4, r5, r7, pc}
 8018bfe:	bf00      	nop
 8018c00:	0802291c 	.word	0x0802291c
 8018c04:	080228c0 	.word	0x080228c0
 8018c08:	080228e0 	.word	0x080228e0

08018c0c <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8018c0c:	b580      	push	{r7, lr}
 8018c0e:	b084      	sub	sp, #16
 8018c10:	af02      	add	r7, sp, #8
 8018c12:	6078      	str	r0, [r7, #4]
 8018c14:	460b      	mov	r3, r1
 8018c16:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018c18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018c1c:	9301      	str	r3, [sp, #4]
 8018c1e:	687b      	ldr	r3, [r7, #4]
 8018c20:	9300      	str	r3, [sp, #0]
 8018c22:	4b05      	ldr	r3, [pc, #20]	; (8018c38 <RegionCommonTxConfigPrint+0x2c>)
 8018c24:	2201      	movs	r2, #1
 8018c26:	2100      	movs	r1, #0
 8018c28:	2002      	movs	r0, #2
 8018c2a:	f005 fe0b 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
}
 8018c2e:	bf00      	nop
 8018c30:	3708      	adds	r7, #8
 8018c32:	46bd      	mov	sp, r7
 8018c34:	bd80      	pop	{r7, pc}
 8018c36:	bf00      	nop
 8018c38:	08022934 	.word	0x08022934

08018c3c <VerifyRfFreq>:
static RegionNvmDataGroup1_t* RegionNvmGroup1;
static RegionNvmDataGroup2_t* RegionNvmGroup2;

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8018c3c:	b580      	push	{r7, lr}
 8018c3e:	b082      	sub	sp, #8
 8018c40:	af00      	add	r7, sp, #0
 8018c42:	6078      	str	r0, [r7, #4]
 8018c44:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8018c46:	4b2d      	ldr	r3, [pc, #180]	; (8018cfc <VerifyRfFreq+0xc0>)
 8018c48:	6a1b      	ldr	r3, [r3, #32]
 8018c4a:	6878      	ldr	r0, [r7, #4]
 8018c4c:	4798      	blx	r3
 8018c4e:	4603      	mov	r3, r0
 8018c50:	f083 0301 	eor.w	r3, r3, #1
 8018c54:	b2db      	uxtb	r3, r3
 8018c56:	2b00      	cmp	r3, #0
 8018c58:	d001      	beq.n	8018c5e <VerifyRfFreq+0x22>
    {
        return false;
 8018c5a:	2300      	movs	r3, #0
 8018c5c:	e04a      	b.n	8018cf4 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8018c5e:	687b      	ldr	r3, [r7, #4]
 8018c60:	4a27      	ldr	r2, [pc, #156]	; (8018d00 <VerifyRfFreq+0xc4>)
 8018c62:	4293      	cmp	r3, r2
 8018c64:	d307      	bcc.n	8018c76 <VerifyRfFreq+0x3a>
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	4a26      	ldr	r2, [pc, #152]	; (8018d04 <VerifyRfFreq+0xc8>)
 8018c6a:	4293      	cmp	r3, r2
 8018c6c:	d803      	bhi.n	8018c76 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8018c6e:	683b      	ldr	r3, [r7, #0]
 8018c70:	2202      	movs	r2, #2
 8018c72:	701a      	strb	r2, [r3, #0]
 8018c74:	e03d      	b.n	8018cf2 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	4a22      	ldr	r2, [pc, #136]	; (8018d04 <VerifyRfFreq+0xc8>)
 8018c7a:	4293      	cmp	r3, r2
 8018c7c:	d907      	bls.n	8018c8e <VerifyRfFreq+0x52>
 8018c7e:	687b      	ldr	r3, [r7, #4]
 8018c80:	4a21      	ldr	r2, [pc, #132]	; (8018d08 <VerifyRfFreq+0xcc>)
 8018c82:	4293      	cmp	r3, r2
 8018c84:	d803      	bhi.n	8018c8e <VerifyRfFreq+0x52>
    {
        *band = 0;
 8018c86:	683b      	ldr	r3, [r7, #0]
 8018c88:	2200      	movs	r2, #0
 8018c8a:	701a      	strb	r2, [r3, #0]
 8018c8c:	e031      	b.n	8018cf2 <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8018c8e:	687b      	ldr	r3, [r7, #4]
 8018c90:	4a1d      	ldr	r2, [pc, #116]	; (8018d08 <VerifyRfFreq+0xcc>)
 8018c92:	4293      	cmp	r3, r2
 8018c94:	d907      	bls.n	8018ca6 <VerifyRfFreq+0x6a>
 8018c96:	687b      	ldr	r3, [r7, #4]
 8018c98:	4a1c      	ldr	r2, [pc, #112]	; (8018d0c <VerifyRfFreq+0xd0>)
 8018c9a:	4293      	cmp	r3, r2
 8018c9c:	d803      	bhi.n	8018ca6 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8018c9e:	683b      	ldr	r3, [r7, #0]
 8018ca0:	2201      	movs	r2, #1
 8018ca2:	701a      	strb	r2, [r3, #0]
 8018ca4:	e025      	b.n	8018cf2 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8018ca6:	687b      	ldr	r3, [r7, #4]
 8018ca8:	4a19      	ldr	r2, [pc, #100]	; (8018d10 <VerifyRfFreq+0xd4>)
 8018caa:	4293      	cmp	r3, r2
 8018cac:	d907      	bls.n	8018cbe <VerifyRfFreq+0x82>
 8018cae:	687b      	ldr	r3, [r7, #4]
 8018cb0:	4a18      	ldr	r2, [pc, #96]	; (8018d14 <VerifyRfFreq+0xd8>)
 8018cb2:	4293      	cmp	r3, r2
 8018cb4:	d803      	bhi.n	8018cbe <VerifyRfFreq+0x82>
    {
        *band = 5;
 8018cb6:	683b      	ldr	r3, [r7, #0]
 8018cb8:	2205      	movs	r2, #5
 8018cba:	701a      	strb	r2, [r3, #0]
 8018cbc:	e019      	b.n	8018cf2 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	4a15      	ldr	r2, [pc, #84]	; (8018d18 <VerifyRfFreq+0xdc>)
 8018cc2:	4293      	cmp	r3, r2
 8018cc4:	d907      	bls.n	8018cd6 <VerifyRfFreq+0x9a>
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	4a14      	ldr	r2, [pc, #80]	; (8018d1c <VerifyRfFreq+0xe0>)
 8018cca:	4293      	cmp	r3, r2
 8018ccc:	d803      	bhi.n	8018cd6 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8018cce:	683b      	ldr	r3, [r7, #0]
 8018cd0:	2203      	movs	r2, #3
 8018cd2:	701a      	strb	r2, [r3, #0]
 8018cd4:	e00d      	b.n	8018cf2 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	4a11      	ldr	r2, [pc, #68]	; (8018d20 <VerifyRfFreq+0xe4>)
 8018cda:	4293      	cmp	r3, r2
 8018cdc:	d307      	bcc.n	8018cee <VerifyRfFreq+0xb2>
 8018cde:	687b      	ldr	r3, [r7, #4]
 8018ce0:	4a10      	ldr	r2, [pc, #64]	; (8018d24 <VerifyRfFreq+0xe8>)
 8018ce2:	4293      	cmp	r3, r2
 8018ce4:	d803      	bhi.n	8018cee <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8018ce6:	683b      	ldr	r3, [r7, #0]
 8018ce8:	2204      	movs	r2, #4
 8018cea:	701a      	strb	r2, [r3, #0]
 8018cec:	e001      	b.n	8018cf2 <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8018cee:	2300      	movs	r3, #0
 8018cf0:	e000      	b.n	8018cf4 <VerifyRfFreq+0xb8>
    }
    return true;
 8018cf2:	2301      	movs	r3, #1
}
 8018cf4:	4618      	mov	r0, r3
 8018cf6:	3708      	adds	r7, #8
 8018cf8:	46bd      	mov	sp, r7
 8018cfa:	bd80      	pop	{r7, pc}
 8018cfc:	08023310 	.word	0x08023310
 8018d00:	337055c0 	.word	0x337055c0
 8018d04:	338eda3f 	.word	0x338eda3f
 8018d08:	33bca100 	.word	0x33bca100
 8018d0c:	33c5c8c0 	.word	0x33c5c8c0
 8018d10:	33c74f5f 	.word	0x33c74f5f
 8018d14:	33cef080 	.word	0x33cef080
 8018d18:	33d1fdbf 	.word	0x33d1fdbf
 8018d1c:	33d5ce50 	.word	0x33d5ce50
 8018d20:	33d691a0 	.word	0x33d691a0
 8018d24:	33db2580 	.word	0x33db2580

08018d28 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8018d28:	b590      	push	{r4, r7, lr}
 8018d2a:	b08b      	sub	sp, #44	; 0x2c
 8018d2c:	af04      	add	r7, sp, #16
 8018d2e:	4603      	mov	r3, r0
 8018d30:	460a      	mov	r2, r1
 8018d32:	71fb      	strb	r3, [r7, #7]
 8018d34:	4613      	mov	r3, r2
 8018d36:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8018d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018d3c:	4a1f      	ldr	r2, [pc, #124]	; (8018dbc <GetTimeOnAir+0x94>)
 8018d3e:	5cd3      	ldrb	r3, [r2, r3]
 8018d40:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 8018d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018d46:	491e      	ldr	r1, [pc, #120]	; (8018dc0 <GetTimeOnAir+0x98>)
 8018d48:	4618      	mov	r0, r3
 8018d4a:	f7ff ff03 	bl	8018b54 <RegionCommonGetBandwidth>
 8018d4e:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8018d50:	2300      	movs	r3, #0
 8018d52:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8018d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018d58:	2b07      	cmp	r3, #7
 8018d5a:	d118      	bne.n	8018d8e <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8018d5c:	4b19      	ldr	r3, [pc, #100]	; (8018dc4 <GetTimeOnAir+0x9c>)
 8018d5e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8018d60:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018d64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8018d68:	fb02 f303 	mul.w	r3, r2, r3
 8018d6c:	4619      	mov	r1, r3
 8018d6e:	88bb      	ldrh	r3, [r7, #4]
 8018d70:	b2db      	uxtb	r3, r3
 8018d72:	2201      	movs	r2, #1
 8018d74:	9203      	str	r2, [sp, #12]
 8018d76:	9302      	str	r3, [sp, #8]
 8018d78:	2300      	movs	r3, #0
 8018d7a:	9301      	str	r3, [sp, #4]
 8018d7c:	2305      	movs	r3, #5
 8018d7e:	9300      	str	r3, [sp, #0]
 8018d80:	2300      	movs	r3, #0
 8018d82:	460a      	mov	r2, r1
 8018d84:	68f9      	ldr	r1, [r7, #12]
 8018d86:	2000      	movs	r0, #0
 8018d88:	47a0      	blx	r4
 8018d8a:	6178      	str	r0, [r7, #20]
 8018d8c:	e011      	b.n	8018db2 <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8018d8e:	4b0d      	ldr	r3, [pc, #52]	; (8018dc4 <GetTimeOnAir+0x9c>)
 8018d90:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8018d92:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8018d96:	88bb      	ldrh	r3, [r7, #4]
 8018d98:	b2db      	uxtb	r3, r3
 8018d9a:	2101      	movs	r1, #1
 8018d9c:	9103      	str	r1, [sp, #12]
 8018d9e:	9302      	str	r3, [sp, #8]
 8018da0:	2300      	movs	r3, #0
 8018da2:	9301      	str	r3, [sp, #4]
 8018da4:	2308      	movs	r3, #8
 8018da6:	9300      	str	r3, [sp, #0]
 8018da8:	2301      	movs	r3, #1
 8018daa:	68f9      	ldr	r1, [r7, #12]
 8018dac:	2001      	movs	r0, #1
 8018dae:	47a0      	blx	r4
 8018db0:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8018db2:	697b      	ldr	r3, [r7, #20]
}
 8018db4:	4618      	mov	r0, r3
 8018db6:	371c      	adds	r7, #28
 8018db8:	46bd      	mov	sp, r7
 8018dba:	bd90      	pop	{r4, r7, pc}
 8018dbc:	08023254 	.word	0x08023254
 8018dc0:	0802325c 	.word	0x0802325c
 8018dc4:	08023310 	.word	0x08023310

08018dc8 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8018dc8:	b580      	push	{r7, lr}
 8018dca:	b088      	sub	sp, #32
 8018dcc:	af00      	add	r7, sp, #0
 8018dce:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8018dd0:	2300      	movs	r3, #0
 8018dd2:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	781b      	ldrb	r3, [r3, #0]
 8018dd8:	3b01      	subs	r3, #1
 8018dda:	2b38      	cmp	r3, #56	; 0x38
 8018ddc:	f200 8128 	bhi.w	8019030 <RegionEU868GetPhyParam+0x268>
 8018de0:	a201      	add	r2, pc, #4	; (adr r2, 8018de8 <RegionEU868GetPhyParam+0x20>)
 8018de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018de6:	bf00      	nop
 8018de8:	08018ecd 	.word	0x08018ecd
 8018dec:	08018ed3 	.word	0x08018ed3
 8018df0:	08019031 	.word	0x08019031
 8018df4:	08019031 	.word	0x08019031
 8018df8:	08019031 	.word	0x08019031
 8018dfc:	08018ed9 	.word	0x08018ed9
 8018e00:	08019031 	.word	0x08019031
 8018e04:	08018f13 	.word	0x08018f13
 8018e08:	08019031 	.word	0x08019031
 8018e0c:	08018f19 	.word	0x08018f19
 8018e10:	08018f1f 	.word	0x08018f1f
 8018e14:	08018f25 	.word	0x08018f25
 8018e18:	08018f2b 	.word	0x08018f2b
 8018e1c:	08018f3b 	.word	0x08018f3b
 8018e20:	08018f4b 	.word	0x08018f4b
 8018e24:	08018f51 	.word	0x08018f51
 8018e28:	08018f59 	.word	0x08018f59
 8018e2c:	08018f61 	.word	0x08018f61
 8018e30:	08018f69 	.word	0x08018f69
 8018e34:	08018f71 	.word	0x08018f71
 8018e38:	08018f79 	.word	0x08018f79
 8018e3c:	08018f81 	.word	0x08018f81
 8018e40:	08018f95 	.word	0x08018f95
 8018e44:	08018f9b 	.word	0x08018f9b
 8018e48:	08018fa1 	.word	0x08018fa1
 8018e4c:	08018fa7 	.word	0x08018fa7
 8018e50:	08018fb3 	.word	0x08018fb3
 8018e54:	08018fbf 	.word	0x08018fbf
 8018e58:	08018fc5 	.word	0x08018fc5
 8018e5c:	08018fcd 	.word	0x08018fcd
 8018e60:	08018fd3 	.word	0x08018fd3
 8018e64:	08018fd9 	.word	0x08018fd9
 8018e68:	08018fe1 	.word	0x08018fe1
 8018e6c:	08018edf 	.word	0x08018edf
 8018e70:	08019031 	.word	0x08019031
 8018e74:	08019031 	.word	0x08019031
 8018e78:	08019031 	.word	0x08019031
 8018e7c:	08019031 	.word	0x08019031
 8018e80:	08019031 	.word	0x08019031
 8018e84:	08019031 	.word	0x08019031
 8018e88:	08019031 	.word	0x08019031
 8018e8c:	08019031 	.word	0x08019031
 8018e90:	08019031 	.word	0x08019031
 8018e94:	08019031 	.word	0x08019031
 8018e98:	08019031 	.word	0x08019031
 8018e9c:	08019031 	.word	0x08019031
 8018ea0:	08019031 	.word	0x08019031
 8018ea4:	08018fe7 	.word	0x08018fe7
 8018ea8:	08018fed 	.word	0x08018fed
 8018eac:	08018ffb 	.word	0x08018ffb
 8018eb0:	08019031 	.word	0x08019031
 8018eb4:	08019031 	.word	0x08019031
 8018eb8:	08019001 	.word	0x08019001
 8018ebc:	08019007 	.word	0x08019007
 8018ec0:	08019031 	.word	0x08019031
 8018ec4:	0801900d 	.word	0x0801900d
 8018ec8:	0801901d 	.word	0x0801901d
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8018ecc:	2300      	movs	r3, #0
 8018ece:	61bb      	str	r3, [r7, #24]
            break;
 8018ed0:	e0af      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8018ed2:	2300      	movs	r3, #0
 8018ed4:	61bb      	str	r3, [r7, #24]
            break;
 8018ed6:	e0ac      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8018ed8:	2300      	movs	r3, #0
 8018eda:	61bb      	str	r3, [r7, #24]
            break;
 8018edc:	e0a9      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018ee4:	733b      	strb	r3, [r7, #12]
 8018ee6:	2307      	movs	r3, #7
 8018ee8:	737b      	strb	r3, [r7, #13]
 8018eea:	2300      	movs	r3, #0
 8018eec:	73bb      	strb	r3, [r7, #14]
 8018eee:	2310      	movs	r3, #16
 8018ef0:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8018ef2:	4b53      	ldr	r3, [pc, #332]	; (8019040 <RegionEU868GetPhyParam+0x278>)
 8018ef4:	681b      	ldr	r3, [r3, #0]
 8018ef6:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018efa:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8018efc:	4b50      	ldr	r3, [pc, #320]	; (8019040 <RegionEU868GetPhyParam+0x278>)
 8018efe:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018f00:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8018f02:	f107 030c 	add.w	r3, r7, #12
 8018f06:	4618      	mov	r0, r3
 8018f08:	f7ff fdd1 	bl	8018aae <RegionCommonGetNextLowerTxDr>
 8018f0c:	4603      	mov	r3, r0
 8018f0e:	61bb      	str	r3, [r7, #24]
            break;
 8018f10:	e08f      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8018f12:	2300      	movs	r3, #0
 8018f14:	61bb      	str	r3, [r7, #24]
            break;
 8018f16:	e08c      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8018f18:	2300      	movs	r3, #0
 8018f1a:	61bb      	str	r3, [r7, #24]
            break;
 8018f1c:	e089      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8018f1e:	2340      	movs	r3, #64	; 0x40
 8018f20:	61bb      	str	r3, [r7, #24]
            break;
 8018f22:	e086      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8018f24:	2320      	movs	r3, #32
 8018f26:	61bb      	str	r3, [r7, #24]
            break;
 8018f28:	e083      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8018f2a:	687b      	ldr	r3, [r7, #4]
 8018f2c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018f30:	461a      	mov	r2, r3
 8018f32:	4b44      	ldr	r3, [pc, #272]	; (8019044 <RegionEU868GetPhyParam+0x27c>)
 8018f34:	5c9b      	ldrb	r3, [r3, r2]
 8018f36:	61bb      	str	r3, [r7, #24]
            break;
 8018f38:	e07b      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018f40:	461a      	mov	r2, r3
 8018f42:	4b41      	ldr	r3, [pc, #260]	; (8019048 <RegionEU868GetPhyParam+0x280>)
 8018f44:	5c9b      	ldrb	r3, [r3, r2]
 8018f46:	61bb      	str	r3, [r7, #24]
            break;
 8018f48:	e073      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8018f4a:	2301      	movs	r3, #1
 8018f4c:	61bb      	str	r3, [r7, #24]
            break;
 8018f4e:	e070      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8018f50:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8018f54:	61bb      	str	r3, [r7, #24]
            break;
 8018f56:	e06c      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8018f58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8018f5c:	61bb      	str	r3, [r7, #24]
            break;
 8018f5e:	e068      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8018f60:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8018f64:	61bb      	str	r3, [r7, #24]
            break;
 8018f66:	e064      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8018f68:	f241 3388 	movw	r3, #5000	; 0x1388
 8018f6c:	61bb      	str	r3, [r7, #24]
            break;
 8018f6e:	e060      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8018f70:	f241 7370 	movw	r3, #6000	; 0x1770
 8018f74:	61bb      	str	r3, [r7, #24]
            break;
 8018f76:	e05c      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8018f78:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8018f7c:	61bb      	str	r3, [r7, #24]
            break;
 8018f7e:	e058      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8018f80:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8018f84:	4831      	ldr	r0, [pc, #196]	; (801904c <RegionEU868GetPhyParam+0x284>)
 8018f86:	f002 fadf 	bl	801b548 <randr>
 8018f8a:	4603      	mov	r3, r0
 8018f8c:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8018f90:	61bb      	str	r3, [r7, #24]
            break;
 8018f92:	e04e      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8018f94:	2300      	movs	r3, #0
 8018f96:	61bb      	str	r3, [r7, #24]
            break;
 8018f98:	e04b      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8018f9a:	4b2d      	ldr	r3, [pc, #180]	; (8019050 <RegionEU868GetPhyParam+0x288>)
 8018f9c:	61bb      	str	r3, [r7, #24]
            break;
 8018f9e:	e048      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8018fa0:	2300      	movs	r3, #0
 8018fa2:	61bb      	str	r3, [r7, #24]
            break;
 8018fa4:	e045      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8018fa6:	4b26      	ldr	r3, [pc, #152]	; (8019040 <RegionEU868GetPhyParam+0x278>)
 8018fa8:	681b      	ldr	r3, [r3, #0]
 8018faa:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8018fae:	61bb      	str	r3, [r7, #24]
            break;
 8018fb0:	e03f      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8018fb2:	4b23      	ldr	r3, [pc, #140]	; (8019040 <RegionEU868GetPhyParam+0x278>)
 8018fb4:	681b      	ldr	r3, [r3, #0]
 8018fb6:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8018fba:	61bb      	str	r3, [r7, #24]
            break;
 8018fbc:	e039      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8018fbe:	2310      	movs	r3, #16
 8018fc0:	61bb      	str	r3, [r7, #24]
            break;
 8018fc2:	e036      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8018fc4:	4b1e      	ldr	r3, [pc, #120]	; (8019040 <RegionEU868GetPhyParam+0x278>)
 8018fc6:	681b      	ldr	r3, [r3, #0]
 8018fc8:	61bb      	str	r3, [r7, #24]
            break;
 8018fca:	e032      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8018fcc:	2300      	movs	r3, #0
 8018fce:	61bb      	str	r3, [r7, #24]
            break;
 8018fd0:	e02f      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8018fd2:	2300      	movs	r3, #0
 8018fd4:	61bb      	str	r3, [r7, #24]
            break;
 8018fd6:	e02c      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8018fd8:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8018fdc:	61bb      	str	r3, [r7, #24]
            break;
 8018fde:	e028      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8018fe0:	4b1c      	ldr	r3, [pc, #112]	; (8019054 <RegionEU868GetPhyParam+0x28c>)
 8018fe2:	61bb      	str	r3, [r7, #24]
            break;
 8018fe4:	e025      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8018fe6:	4b1a      	ldr	r3, [pc, #104]	; (8019050 <RegionEU868GetPhyParam+0x288>)
 8018fe8:	61bb      	str	r3, [r7, #24]
            break;
 8018fea:	e022      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8018fec:	2311      	movs	r3, #17
 8018fee:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8018ff0:	2302      	movs	r3, #2
 8018ff2:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8018ff4:	2300      	movs	r3, #0
 8018ff6:	76bb      	strb	r3, [r7, #26]
            break;
 8018ff8:	e01b      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8018ffa:	2303      	movs	r3, #3
 8018ffc:	61bb      	str	r3, [r7, #24]
            break;
 8018ffe:	e018      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8019000:	4b13      	ldr	r3, [pc, #76]	; (8019050 <RegionEU868GetPhyParam+0x288>)
 8019002:	61bb      	str	r3, [r7, #24]
            break;
 8019004:	e015      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8019006:	2303      	movs	r3, #3
 8019008:	61bb      	str	r3, [r7, #24]
            break;
 801900a:	e012      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 801900c:	687b      	ldr	r3, [r7, #4]
 801900e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019012:	461a      	mov	r2, r3
 8019014:	4b10      	ldr	r3, [pc, #64]	; (8019058 <RegionEU868GetPhyParam+0x290>)
 8019016:	5c9b      	ldrb	r3, [r3, r2]
 8019018:	61bb      	str	r3, [r7, #24]
            break;
 801901a:	e00a      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019022:	490e      	ldr	r1, [pc, #56]	; (801905c <RegionEU868GetPhyParam+0x294>)
 8019024:	4618      	mov	r0, r3
 8019026:	f7ff fd95 	bl	8018b54 <RegionCommonGetBandwidth>
 801902a:	4603      	mov	r3, r0
 801902c:	61bb      	str	r3, [r7, #24]
            break;
 801902e:	e000      	b.n	8019032 <RegionEU868GetPhyParam+0x26a>
        }
        default:
        {
            break;
 8019030:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 8019032:	69bb      	ldr	r3, [r7, #24]
 8019034:	61fb      	str	r3, [r7, #28]
 8019036:	69fb      	ldr	r3, [r7, #28]
}
 8019038:	4618      	mov	r0, r3
 801903a:	3720      	adds	r7, #32
 801903c:	46bd      	mov	sp, r7
 801903e:	bd80      	pop	{r7, pc}
 8019040:	20004048 	.word	0x20004048
 8019044:	0802327c 	.word	0x0802327c
 8019048:	08023284 	.word	0x08023284
 801904c:	fffffc18 	.word	0xfffffc18
 8019050:	33d3e608 	.word	0x33d3e608
 8019054:	4009999a 	.word	0x4009999a
 8019058:	08023254 	.word	0x08023254
 801905c:	0802325c 	.word	0x0802325c

08019060 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8019060:	b590      	push	{r4, r7, lr}
 8019062:	b085      	sub	sp, #20
 8019064:	af02      	add	r7, sp, #8
 8019066:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8019068:	4b11      	ldr	r3, [pc, #68]	; (80190b0 <RegionEU868SetBandTxDone+0x50>)
 801906a:	681a      	ldr	r2, [r3, #0]
 801906c:	4b11      	ldr	r3, [pc, #68]	; (80190b4 <RegionEU868SetBandTxDone+0x54>)
 801906e:	6819      	ldr	r1, [r3, #0]
 8019070:	687b      	ldr	r3, [r7, #4]
 8019072:	781b      	ldrb	r3, [r3, #0]
 8019074:	4618      	mov	r0, r3
 8019076:	4603      	mov	r3, r0
 8019078:	005b      	lsls	r3, r3, #1
 801907a:	4403      	add	r3, r0
 801907c:	009b      	lsls	r3, r3, #2
 801907e:	440b      	add	r3, r1
 8019080:	3309      	adds	r3, #9
 8019082:	781b      	ldrb	r3, [r3, #0]
 8019084:	4619      	mov	r1, r3
 8019086:	460b      	mov	r3, r1
 8019088:	005b      	lsls	r3, r3, #1
 801908a:	440b      	add	r3, r1
 801908c:	00db      	lsls	r3, r3, #3
 801908e:	18d0      	adds	r0, r2, r3
 8019090:	687b      	ldr	r3, [r7, #4]
 8019092:	6899      	ldr	r1, [r3, #8]
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	785c      	ldrb	r4, [r3, #1]
 8019098:	687b      	ldr	r3, [r7, #4]
 801909a:	691a      	ldr	r2, [r3, #16]
 801909c:	9200      	str	r2, [sp, #0]
 801909e:	68db      	ldr	r3, [r3, #12]
 80190a0:	4622      	mov	r2, r4
 80190a2:	f7ff f8ed 	bl	8018280 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_EU868 */
}
 80190a6:	bf00      	nop
 80190a8:	370c      	adds	r7, #12
 80190aa:	46bd      	mov	sp, r7
 80190ac:	bd90      	pop	{r4, r7, pc}
 80190ae:	bf00      	nop
 80190b0:	20004044 	.word	0x20004044
 80190b4:	20004048 	.word	0x20004048

080190b8 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 80190b8:	b580      	push	{r7, lr}
 80190ba:	b0b0      	sub	sp, #192	; 0xc0
 80190bc:	af00      	add	r7, sp, #0
 80190be:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 80190c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80190c4:	2290      	movs	r2, #144	; 0x90
 80190c6:	2100      	movs	r1, #0
 80190c8:	4618      	mov	r0, r3
 80190ca:	f007 fcbd 	bl	8020a48 <memset>
 80190ce:	2364      	movs	r3, #100	; 0x64
 80190d0:	863b      	strh	r3, [r7, #48]	; 0x30
 80190d2:	2364      	movs	r3, #100	; 0x64
 80190d4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80190d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80190dc:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80190e0:	230a      	movs	r3, #10
 80190e2:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80190e6:	2364      	movs	r3, #100	; 0x64
 80190e8:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80190ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80190f0:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	7a1b      	ldrb	r3, [r3, #8]
 80190f8:	2b02      	cmp	r3, #2
 80190fa:	d05e      	beq.n	80191ba <RegionEU868InitDefaults+0x102>
 80190fc:	2b02      	cmp	r3, #2
 80190fe:	dc6b      	bgt.n	80191d8 <RegionEU868InitDefaults+0x120>
 8019100:	2b00      	cmp	r3, #0
 8019102:	d002      	beq.n	801910a <RegionEU868InitDefaults+0x52>
 8019104:	2b01      	cmp	r3, #1
 8019106:	d03f      	beq.n	8019188 <RegionEU868InitDefaults+0xd0>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8019108:	e066      	b.n	80191d8 <RegionEU868InitDefaults+0x120>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	681b      	ldr	r3, [r3, #0]
 801910e:	2b00      	cmp	r3, #0
 8019110:	d063      	beq.n	80191da <RegionEU868InitDefaults+0x122>
 8019112:	687b      	ldr	r3, [r7, #4]
 8019114:	685b      	ldr	r3, [r3, #4]
 8019116:	2b00      	cmp	r3, #0
 8019118:	d05f      	beq.n	80191da <RegionEU868InitDefaults+0x122>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 801911a:	687b      	ldr	r3, [r7, #4]
 801911c:	681b      	ldr	r3, [r3, #0]
 801911e:	4a30      	ldr	r2, [pc, #192]	; (80191e0 <RegionEU868InitDefaults+0x128>)
 8019120:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8019122:	687b      	ldr	r3, [r7, #4]
 8019124:	685b      	ldr	r3, [r3, #4]
 8019126:	4a2f      	ldr	r2, [pc, #188]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 8019128:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801912a:	4b2d      	ldr	r3, [pc, #180]	; (80191e0 <RegionEU868InitDefaults+0x128>)
 801912c:	681b      	ldr	r3, [r3, #0]
 801912e:	4618      	mov	r0, r3
 8019130:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8019134:	2290      	movs	r2, #144	; 0x90
 8019136:	4619      	mov	r1, r3
 8019138:	f002 fa1d 	bl	801b576 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801913c:	4b29      	ldr	r3, [pc, #164]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 801913e:	681b      	ldr	r3, [r3, #0]
 8019140:	4a29      	ldr	r2, [pc, #164]	; (80191e8 <RegionEU868InitDefaults+0x130>)
 8019142:	ca07      	ldmia	r2, {r0, r1, r2}
 8019144:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8019148:	4b26      	ldr	r3, [pc, #152]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 801914a:	681b      	ldr	r3, [r3, #0]
 801914c:	4a27      	ldr	r2, [pc, #156]	; (80191ec <RegionEU868InitDefaults+0x134>)
 801914e:	330c      	adds	r3, #12
 8019150:	ca07      	ldmia	r2, {r0, r1, r2}
 8019152:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8019156:	4b23      	ldr	r3, [pc, #140]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 8019158:	681b      	ldr	r3, [r3, #0]
 801915a:	4a25      	ldr	r2, [pc, #148]	; (80191f0 <RegionEU868InitDefaults+0x138>)
 801915c:	3318      	adds	r3, #24
 801915e:	ca07      	ldmia	r2, {r0, r1, r2}
 8019160:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8019164:	4b1f      	ldr	r3, [pc, #124]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 8019166:	681b      	ldr	r3, [r3, #0]
 8019168:	2207      	movs	r2, #7
 801916a:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801916e:	4b1d      	ldr	r3, [pc, #116]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 8019170:	681b      	ldr	r3, [r3, #0]
 8019172:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8019176:	4b1b      	ldr	r3, [pc, #108]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 8019178:	681b      	ldr	r3, [r3, #0]
 801917a:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801917e:	2201      	movs	r2, #1
 8019180:	4619      	mov	r1, r3
 8019182:	f7ff f857 	bl	8018234 <RegionCommonChanMaskCopy>
 8019186:	e028      	b.n	80191da <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8019188:	4b16      	ldr	r3, [pc, #88]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 801918a:	681b      	ldr	r3, [r3, #0]
 801918c:	2200      	movs	r2, #0
 801918e:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8019190:	4b14      	ldr	r3, [pc, #80]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 8019192:	681b      	ldr	r3, [r3, #0]
 8019194:	2200      	movs	r2, #0
 8019196:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8019198:	4b12      	ldr	r3, [pc, #72]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 801919a:	681b      	ldr	r3, [r3, #0]
 801919c:	2200      	movs	r2, #0
 801919e:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80191a0:	4b10      	ldr	r3, [pc, #64]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 80191a2:	681b      	ldr	r3, [r3, #0]
 80191a4:	f503 7058 	add.w	r0, r3, #864	; 0x360
 80191a8:	4b0e      	ldr	r3, [pc, #56]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 80191aa:	681b      	ldr	r3, [r3, #0]
 80191ac:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 80191b0:	2201      	movs	r2, #1
 80191b2:	4619      	mov	r1, r3
 80191b4:	f7ff f83e 	bl	8018234 <RegionCommonChanMaskCopy>
            break;
 80191b8:	e00f      	b.n	80191da <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 80191ba:	4b0a      	ldr	r3, [pc, #40]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 80191bc:	681b      	ldr	r3, [r3, #0]
 80191be:	f8b3 1360 	ldrh.w	r1, [r3, #864]	; 0x360
 80191c2:	4b08      	ldr	r3, [pc, #32]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 80191c4:	681b      	ldr	r3, [r3, #0]
 80191c6:	f8b3 236c 	ldrh.w	r2, [r3, #876]	; 0x36c
 80191ca:	4b06      	ldr	r3, [pc, #24]	; (80191e4 <RegionEU868InitDefaults+0x12c>)
 80191cc:	681b      	ldr	r3, [r3, #0]
 80191ce:	430a      	orrs	r2, r1
 80191d0:	b292      	uxth	r2, r2
 80191d2:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
            break;
 80191d6:	e000      	b.n	80191da <RegionEU868InitDefaults+0x122>
            break;
 80191d8:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 80191da:	37c0      	adds	r7, #192	; 0xc0
 80191dc:	46bd      	mov	sp, r7
 80191de:	bd80      	pop	{r7, pc}
 80191e0:	20004044 	.word	0x20004044
 80191e4:	20004048 	.word	0x20004048
 80191e8:	08022950 	.word	0x08022950
 80191ec:	0802295c 	.word	0x0802295c
 80191f0:	08022968 	.word	0x08022968

080191f4 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80191f4:	b580      	push	{r7, lr}
 80191f6:	b084      	sub	sp, #16
 80191f8:	af00      	add	r7, sp, #0
 80191fa:	6078      	str	r0, [r7, #4]
 80191fc:	460b      	mov	r3, r1
 80191fe:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8019200:	78fb      	ldrb	r3, [r7, #3]
 8019202:	2b0f      	cmp	r3, #15
 8019204:	d86c      	bhi.n	80192e0 <RegionEU868Verify+0xec>
 8019206:	a201      	add	r2, pc, #4	; (adr r2, 801920c <RegionEU868Verify+0x18>)
 8019208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801920c:	0801924d 	.word	0x0801924d
 8019210:	080192e1 	.word	0x080192e1
 8019214:	080192e1 	.word	0x080192e1
 8019218:	080192e1 	.word	0x080192e1
 801921c:	080192e1 	.word	0x080192e1
 8019220:	08019265 	.word	0x08019265
 8019224:	08019283 	.word	0x08019283
 8019228:	080192a1 	.word	0x080192a1
 801922c:	080192e1 	.word	0x080192e1
 8019230:	080192bf 	.word	0x080192bf
 8019234:	080192bf 	.word	0x080192bf
 8019238:	080192e1 	.word	0x080192e1
 801923c:	080192e1 	.word	0x080192e1
 8019240:	080192e1 	.word	0x080192e1
 8019244:	080192e1 	.word	0x080192e1
 8019248:	080192dd 	.word	0x080192dd
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801924c:	2300      	movs	r3, #0
 801924e:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8019250:	687b      	ldr	r3, [r7, #4]
 8019252:	681b      	ldr	r3, [r3, #0]
 8019254:	f107 020f 	add.w	r2, r7, #15
 8019258:	4611      	mov	r1, r2
 801925a:	4618      	mov	r0, r3
 801925c:	f7ff fcee 	bl	8018c3c <VerifyRfFreq>
 8019260:	4603      	mov	r3, r0
 8019262:	e03e      	b.n	80192e2 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8019264:	687b      	ldr	r3, [r7, #4]
 8019266:	f993 3000 	ldrsb.w	r3, [r3]
 801926a:	2207      	movs	r2, #7
 801926c:	2100      	movs	r1, #0
 801926e:	4618      	mov	r0, r3
 8019270:	f7fe ff63 	bl	801813a <RegionCommonValueInRange>
 8019274:	4603      	mov	r3, r0
 8019276:	2b00      	cmp	r3, #0
 8019278:	bf14      	ite	ne
 801927a:	2301      	movne	r3, #1
 801927c:	2300      	moveq	r3, #0
 801927e:	b2db      	uxtb	r3, r3
 8019280:	e02f      	b.n	80192e2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8019282:	687b      	ldr	r3, [r7, #4]
 8019284:	f993 3000 	ldrsb.w	r3, [r3]
 8019288:	2205      	movs	r2, #5
 801928a:	2100      	movs	r1, #0
 801928c:	4618      	mov	r0, r3
 801928e:	f7fe ff54 	bl	801813a <RegionCommonValueInRange>
 8019292:	4603      	mov	r3, r0
 8019294:	2b00      	cmp	r3, #0
 8019296:	bf14      	ite	ne
 8019298:	2301      	movne	r3, #1
 801929a:	2300      	moveq	r3, #0
 801929c:	b2db      	uxtb	r3, r3
 801929e:	e020      	b.n	80192e2 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 80192a0:	687b      	ldr	r3, [r7, #4]
 80192a2:	f993 3000 	ldrsb.w	r3, [r3]
 80192a6:	2207      	movs	r2, #7
 80192a8:	2100      	movs	r1, #0
 80192aa:	4618      	mov	r0, r3
 80192ac:	f7fe ff45 	bl	801813a <RegionCommonValueInRange>
 80192b0:	4603      	mov	r3, r0
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	bf14      	ite	ne
 80192b6:	2301      	movne	r3, #1
 80192b8:	2300      	moveq	r3, #0
 80192ba:	b2db      	uxtb	r3, r3
 80192bc:	e011      	b.n	80192e2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 80192be:	687b      	ldr	r3, [r7, #4]
 80192c0:	f993 3000 	ldrsb.w	r3, [r3]
 80192c4:	2207      	movs	r2, #7
 80192c6:	2100      	movs	r1, #0
 80192c8:	4618      	mov	r0, r3
 80192ca:	f7fe ff36 	bl	801813a <RegionCommonValueInRange>
 80192ce:	4603      	mov	r3, r0
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	bf14      	ite	ne
 80192d4:	2301      	movne	r3, #1
 80192d6:	2300      	moveq	r3, #0
 80192d8:	b2db      	uxtb	r3, r3
 80192da:	e002      	b.n	80192e2 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 80192dc:	2301      	movs	r3, #1
 80192de:	e000      	b.n	80192e2 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 80192e0:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 80192e2:	4618      	mov	r0, r3
 80192e4:	3710      	adds	r7, #16
 80192e6:	46bd      	mov	sp, r7
 80192e8:	bd80      	pop	{r7, pc}
 80192ea:	bf00      	nop

080192ec <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80192ec:	b580      	push	{r7, lr}
 80192ee:	b08a      	sub	sp, #40	; 0x28
 80192f0:	af00      	add	r7, sp, #0
 80192f2:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80192f4:	2350      	movs	r3, #80	; 0x50
 80192f6:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	791b      	ldrb	r3, [r3, #4]
 80192fe:	2b10      	cmp	r3, #16
 8019300:	d162      	bne.n	80193c8 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8019302:	687b      	ldr	r3, [r7, #4]
 8019304:	681b      	ldr	r3, [r3, #0]
 8019306:	330f      	adds	r3, #15
 8019308:	781b      	ldrb	r3, [r3, #0]
 801930a:	2b00      	cmp	r3, #0
 801930c:	d15e      	bne.n	80193cc <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801930e:	2300      	movs	r3, #0
 8019310:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019314:	2303      	movs	r3, #3
 8019316:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801931a:	e050      	b.n	80193be <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801931c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019320:	2b07      	cmp	r3, #7
 8019322:	d824      	bhi.n	801936e <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	681a      	ldr	r2, [r3, #0]
 8019328:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801932c:	4413      	add	r3, r2
 801932e:	781b      	ldrb	r3, [r3, #0]
 8019330:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8019332:	69ba      	ldr	r2, [r7, #24]
 8019334:	687b      	ldr	r3, [r7, #4]
 8019336:	6819      	ldr	r1, [r3, #0]
 8019338:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801933c:	3301      	adds	r3, #1
 801933e:	440b      	add	r3, r1
 8019340:	781b      	ldrb	r3, [r3, #0]
 8019342:	021b      	lsls	r3, r3, #8
 8019344:	4313      	orrs	r3, r2
 8019346:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8019348:	69ba      	ldr	r2, [r7, #24]
 801934a:	687b      	ldr	r3, [r7, #4]
 801934c:	6819      	ldr	r1, [r3, #0]
 801934e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019352:	3302      	adds	r3, #2
 8019354:	440b      	add	r3, r1
 8019356:	781b      	ldrb	r3, [r3, #0]
 8019358:	041b      	lsls	r3, r3, #16
 801935a:	4313      	orrs	r3, r2
 801935c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801935e:	69bb      	ldr	r3, [r7, #24]
 8019360:	2264      	movs	r2, #100	; 0x64
 8019362:	fb02 f303 	mul.w	r3, r2, r3
 8019366:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8019368:	2300      	movs	r3, #0
 801936a:	61fb      	str	r3, [r7, #28]
 801936c:	e006      	b.n	801937c <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801936e:	2300      	movs	r3, #0
 8019370:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8019372:	2300      	movs	r3, #0
 8019374:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8019378:	2300      	movs	r3, #0
 801937a:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801937c:	69bb      	ldr	r3, [r7, #24]
 801937e:	2b00      	cmp	r3, #0
 8019380:	d00b      	beq.n	801939a <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8019382:	f107 0318 	add.w	r3, r7, #24
 8019386:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8019388:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801938c:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801938e:	f107 0310 	add.w	r3, r7, #16
 8019392:	4618      	mov	r0, r3
 8019394:	f000 fd0e 	bl	8019db4 <RegionEU868ChannelAdd>
 8019398:	e007      	b.n	80193aa <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801939a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801939e:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 80193a0:	f107 030c 	add.w	r3, r7, #12
 80193a4:	4618      	mov	r0, r3
 80193a6:	f000 fda7 	bl	8019ef8 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80193aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80193ae:	3303      	adds	r3, #3
 80193b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80193b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80193b8:	3301      	adds	r3, #1
 80193ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80193be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80193c2:	2b0f      	cmp	r3, #15
 80193c4:	d9aa      	bls.n	801931c <RegionEU868ApplyCFList+0x30>
 80193c6:	e002      	b.n	80193ce <RegionEU868ApplyCFList+0xe2>
        return;
 80193c8:	bf00      	nop
 80193ca:	e000      	b.n	80193ce <RegionEU868ApplyCFList+0xe2>
        return;
 80193cc:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 80193ce:	3728      	adds	r7, #40	; 0x28
 80193d0:	46bd      	mov	sp, r7
 80193d2:	bd80      	pop	{r7, pc}

080193d4 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80193d4:	b580      	push	{r7, lr}
 80193d6:	b082      	sub	sp, #8
 80193d8:	af00      	add	r7, sp, #0
 80193da:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	791b      	ldrb	r3, [r3, #4]
 80193e0:	2b00      	cmp	r3, #0
 80193e2:	d002      	beq.n	80193ea <RegionEU868ChanMaskSet+0x16>
 80193e4:	2b01      	cmp	r3, #1
 80193e6:	d00b      	beq.n	8019400 <RegionEU868ChanMaskSet+0x2c>
 80193e8:	e015      	b.n	8019416 <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80193ea:	4b0e      	ldr	r3, [pc, #56]	; (8019424 <RegionEU868ChanMaskSet+0x50>)
 80193ec:	681b      	ldr	r3, [r3, #0]
 80193ee:	f503 7058 	add.w	r0, r3, #864	; 0x360
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	681b      	ldr	r3, [r3, #0]
 80193f6:	2201      	movs	r2, #1
 80193f8:	4619      	mov	r1, r3
 80193fa:	f7fe ff1b 	bl	8018234 <RegionCommonChanMaskCopy>
            break;
 80193fe:	e00c      	b.n	801941a <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8019400:	4b08      	ldr	r3, [pc, #32]	; (8019424 <RegionEU868ChanMaskSet+0x50>)
 8019402:	681b      	ldr	r3, [r3, #0]
 8019404:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8019408:	687b      	ldr	r3, [r7, #4]
 801940a:	681b      	ldr	r3, [r3, #0]
 801940c:	2201      	movs	r2, #1
 801940e:	4619      	mov	r1, r3
 8019410:	f7fe ff10 	bl	8018234 <RegionCommonChanMaskCopy>
            break;
 8019414:	e001      	b.n	801941a <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8019416:	2300      	movs	r3, #0
 8019418:	e000      	b.n	801941c <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 801941a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801941c:	4618      	mov	r0, r3
 801941e:	3708      	adds	r7, #8
 8019420:	46bd      	mov	sp, r7
 8019422:	bd80      	pop	{r7, pc}
 8019424:	20004048 	.word	0x20004048

08019428 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8019428:	b580      	push	{r7, lr}
 801942a:	b088      	sub	sp, #32
 801942c:	af02      	add	r7, sp, #8
 801942e:	60ba      	str	r2, [r7, #8]
 8019430:	607b      	str	r3, [r7, #4]
 8019432:	4603      	mov	r3, r0
 8019434:	73fb      	strb	r3, [r7, #15]
 8019436:	460b      	mov	r3, r1
 8019438:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 801943a:	2300      	movs	r3, #0
 801943c:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801943e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019442:	2b07      	cmp	r3, #7
 8019444:	bfa8      	it	ge
 8019446:	2307      	movge	r3, #7
 8019448:	b25a      	sxtb	r2, r3
 801944a:	687b      	ldr	r3, [r7, #4]
 801944c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 801944e:	687b      	ldr	r3, [r7, #4]
 8019450:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019454:	491e      	ldr	r1, [pc, #120]	; (80194d0 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8019456:	4618      	mov	r0, r3
 8019458:	f7ff fb7c 	bl	8018b54 <RegionCommonGetBandwidth>
 801945c:	4603      	mov	r3, r0
 801945e:	b2da      	uxtb	r2, r3
 8019460:	687b      	ldr	r3, [r7, #4]
 8019462:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801946a:	2b07      	cmp	r3, #7
 801946c:	d10a      	bne.n	8019484 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801946e:	687b      	ldr	r3, [r7, #4]
 8019470:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019474:	461a      	mov	r2, r3
 8019476:	4b17      	ldr	r3, [pc, #92]	; (80194d4 <RegionEU868ComputeRxWindowParameters+0xac>)
 8019478:	5c9b      	ldrb	r3, [r3, r2]
 801947a:	4618      	mov	r0, r3
 801947c:	f7ff f8fe 	bl	801867c <RegionCommonComputeSymbolTimeFsk>
 8019480:	6178      	str	r0, [r7, #20]
 8019482:	e011      	b.n	80194a8 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8019484:	687b      	ldr	r3, [r7, #4]
 8019486:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801948a:	461a      	mov	r2, r3
 801948c:	4b11      	ldr	r3, [pc, #68]	; (80194d4 <RegionEU868ComputeRxWindowParameters+0xac>)
 801948e:	5c9a      	ldrb	r2, [r3, r2]
 8019490:	687b      	ldr	r3, [r7, #4]
 8019492:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019496:	4619      	mov	r1, r3
 8019498:	4b0d      	ldr	r3, [pc, #52]	; (80194d0 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801949a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801949e:	4619      	mov	r1, r3
 80194a0:	4610      	mov	r0, r2
 80194a2:	f7ff f8d5 	bl	8018650 <RegionCommonComputeSymbolTimeLoRa>
 80194a6:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80194a8:	4b0b      	ldr	r3, [pc, #44]	; (80194d8 <RegionEU868ComputeRxWindowParameters+0xb0>)
 80194aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80194ac:	4798      	blx	r3
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	3308      	adds	r3, #8
 80194b2:	687a      	ldr	r2, [r7, #4]
 80194b4:	320c      	adds	r2, #12
 80194b6:	7bb9      	ldrb	r1, [r7, #14]
 80194b8:	9201      	str	r2, [sp, #4]
 80194ba:	9300      	str	r3, [sp, #0]
 80194bc:	4603      	mov	r3, r0
 80194be:	68ba      	ldr	r2, [r7, #8]
 80194c0:	6978      	ldr	r0, [r7, #20]
 80194c2:	f7ff f8eb 	bl	801869c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 80194c6:	bf00      	nop
 80194c8:	3718      	adds	r7, #24
 80194ca:	46bd      	mov	sp, r7
 80194cc:	bd80      	pop	{r7, pc}
 80194ce:	bf00      	nop
 80194d0:	0802325c 	.word	0x0802325c
 80194d4:	08023254 	.word	0x08023254
 80194d8:	08023310 	.word	0x08023310

080194dc <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80194dc:	b5b0      	push	{r4, r5, r7, lr}
 80194de:	b090      	sub	sp, #64	; 0x40
 80194e0:	af0a      	add	r7, sp, #40	; 0x28
 80194e2:	6078      	str	r0, [r7, #4]
 80194e4:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	785b      	ldrb	r3, [r3, #1]
 80194ea:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80194ec:	2300      	movs	r3, #0
 80194ee:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 80194f0:	2300      	movs	r3, #0
 80194f2:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80194f4:	687b      	ldr	r3, [r7, #4]
 80194f6:	685b      	ldr	r3, [r3, #4]
 80194f8:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80194fa:	4b5a      	ldr	r3, [pc, #360]	; (8019664 <RegionEU868RxConfig+0x188>)
 80194fc:	685b      	ldr	r3, [r3, #4]
 80194fe:	4798      	blx	r3
 8019500:	4603      	mov	r3, r0
 8019502:	2b00      	cmp	r3, #0
 8019504:	d001      	beq.n	801950a <RegionEU868RxConfig+0x2e>
    {
        return false;
 8019506:	2300      	movs	r3, #0
 8019508:	e0a8      	b.n	801965c <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	7cdb      	ldrb	r3, [r3, #19]
 801950e:	2b00      	cmp	r3, #0
 8019510:	d126      	bne.n	8019560 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8019512:	4b55      	ldr	r3, [pc, #340]	; (8019668 <RegionEU868RxConfig+0x18c>)
 8019514:	681a      	ldr	r2, [r3, #0]
 8019516:	687b      	ldr	r3, [r7, #4]
 8019518:	781b      	ldrb	r3, [r3, #0]
 801951a:	4619      	mov	r1, r3
 801951c:	460b      	mov	r3, r1
 801951e:	005b      	lsls	r3, r3, #1
 8019520:	440b      	add	r3, r1
 8019522:	009b      	lsls	r3, r3, #2
 8019524:	4413      	add	r3, r2
 8019526:	681b      	ldr	r3, [r3, #0]
 8019528:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801952a:	4b4f      	ldr	r3, [pc, #316]	; (8019668 <RegionEU868RxConfig+0x18c>)
 801952c:	681a      	ldr	r2, [r3, #0]
 801952e:	687b      	ldr	r3, [r7, #4]
 8019530:	781b      	ldrb	r3, [r3, #0]
 8019532:	4619      	mov	r1, r3
 8019534:	460b      	mov	r3, r1
 8019536:	005b      	lsls	r3, r3, #1
 8019538:	440b      	add	r3, r1
 801953a:	009b      	lsls	r3, r3, #2
 801953c:	4413      	add	r3, r2
 801953e:	3304      	adds	r3, #4
 8019540:	681b      	ldr	r3, [r3, #0]
 8019542:	2b00      	cmp	r3, #0
 8019544:	d00c      	beq.n	8019560 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8019546:	4b48      	ldr	r3, [pc, #288]	; (8019668 <RegionEU868RxConfig+0x18c>)
 8019548:	681a      	ldr	r2, [r3, #0]
 801954a:	687b      	ldr	r3, [r7, #4]
 801954c:	781b      	ldrb	r3, [r3, #0]
 801954e:	4619      	mov	r1, r3
 8019550:	460b      	mov	r3, r1
 8019552:	005b      	lsls	r3, r3, #1
 8019554:	440b      	add	r3, r1
 8019556:	009b      	lsls	r3, r3, #2
 8019558:	4413      	add	r3, r2
 801955a:	3304      	adds	r3, #4
 801955c:	681b      	ldr	r3, [r3, #0]
 801955e:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8019560:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019564:	4a41      	ldr	r2, [pc, #260]	; (801966c <RegionEU868RxConfig+0x190>)
 8019566:	5cd3      	ldrb	r3, [r2, r3]
 8019568:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801956a:	4b3e      	ldr	r3, [pc, #248]	; (8019664 <RegionEU868RxConfig+0x188>)
 801956c:	68db      	ldr	r3, [r3, #12]
 801956e:	6938      	ldr	r0, [r7, #16]
 8019570:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8019572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019576:	2b07      	cmp	r3, #7
 8019578:	d128      	bne.n	80195cc <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 801957a:	2300      	movs	r3, #0
 801957c:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 801957e:	4b39      	ldr	r3, [pc, #228]	; (8019664 <RegionEU868RxConfig+0x188>)
 8019580:	699c      	ldr	r4, [r3, #24]
 8019582:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019586:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801958a:	fb02 f303 	mul.w	r3, r2, r3
 801958e:	4619      	mov	r1, r3
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	689b      	ldr	r3, [r3, #8]
 8019594:	b29b      	uxth	r3, r3
 8019596:	687a      	ldr	r2, [r7, #4]
 8019598:	7c92      	ldrb	r2, [r2, #18]
 801959a:	7df8      	ldrb	r0, [r7, #23]
 801959c:	9209      	str	r2, [sp, #36]	; 0x24
 801959e:	2200      	movs	r2, #0
 80195a0:	9208      	str	r2, [sp, #32]
 80195a2:	2200      	movs	r2, #0
 80195a4:	9207      	str	r2, [sp, #28]
 80195a6:	2200      	movs	r2, #0
 80195a8:	9206      	str	r2, [sp, #24]
 80195aa:	2201      	movs	r2, #1
 80195ac:	9205      	str	r2, [sp, #20]
 80195ae:	2200      	movs	r2, #0
 80195b0:	9204      	str	r2, [sp, #16]
 80195b2:	2200      	movs	r2, #0
 80195b4:	9203      	str	r2, [sp, #12]
 80195b6:	9302      	str	r3, [sp, #8]
 80195b8:	2305      	movs	r3, #5
 80195ba:	9301      	str	r3, [sp, #4]
 80195bc:	4b2c      	ldr	r3, [pc, #176]	; (8019670 <RegionEU868RxConfig+0x194>)
 80195be:	9300      	str	r3, [sp, #0]
 80195c0:	2300      	movs	r3, #0
 80195c2:	460a      	mov	r2, r1
 80195c4:	f24c 3150 	movw	r1, #50000	; 0xc350
 80195c8:	47a0      	blx	r4
 80195ca:	e024      	b.n	8019616 <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 80195cc:	2301      	movs	r3, #1
 80195ce:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80195d0:	4b24      	ldr	r3, [pc, #144]	; (8019664 <RegionEU868RxConfig+0x188>)
 80195d2:	699c      	ldr	r4, [r3, #24]
 80195d4:	687b      	ldr	r3, [r7, #4]
 80195d6:	789b      	ldrb	r3, [r3, #2]
 80195d8:	461d      	mov	r5, r3
 80195da:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80195de:	687b      	ldr	r3, [r7, #4]
 80195e0:	689b      	ldr	r3, [r3, #8]
 80195e2:	b29b      	uxth	r3, r3
 80195e4:	687a      	ldr	r2, [r7, #4]
 80195e6:	7c92      	ldrb	r2, [r2, #18]
 80195e8:	7df8      	ldrb	r0, [r7, #23]
 80195ea:	9209      	str	r2, [sp, #36]	; 0x24
 80195ec:	2201      	movs	r2, #1
 80195ee:	9208      	str	r2, [sp, #32]
 80195f0:	2200      	movs	r2, #0
 80195f2:	9207      	str	r2, [sp, #28]
 80195f4:	2200      	movs	r2, #0
 80195f6:	9206      	str	r2, [sp, #24]
 80195f8:	2200      	movs	r2, #0
 80195fa:	9205      	str	r2, [sp, #20]
 80195fc:	2200      	movs	r2, #0
 80195fe:	9204      	str	r2, [sp, #16]
 8019600:	2200      	movs	r2, #0
 8019602:	9203      	str	r2, [sp, #12]
 8019604:	9302      	str	r3, [sp, #8]
 8019606:	2308      	movs	r3, #8
 8019608:	9301      	str	r3, [sp, #4]
 801960a:	2300      	movs	r3, #0
 801960c:	9300      	str	r3, [sp, #0]
 801960e:	2301      	movs	r3, #1
 8019610:	460a      	mov	r2, r1
 8019612:	4629      	mov	r1, r5
 8019614:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 8019616:	687b      	ldr	r3, [r7, #4]
 8019618:	7c5b      	ldrb	r3, [r3, #17]
 801961a:	2b00      	cmp	r3, #0
 801961c:	d005      	beq.n	801962a <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801961e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019622:	4a14      	ldr	r2, [pc, #80]	; (8019674 <RegionEU868RxConfig+0x198>)
 8019624:	5cd3      	ldrb	r3, [r2, r3]
 8019626:	75bb      	strb	r3, [r7, #22]
 8019628:	e004      	b.n	8019634 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801962a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801962e:	4a12      	ldr	r2, [pc, #72]	; (8019678 <RegionEU868RxConfig+0x19c>)
 8019630:	5cd3      	ldrb	r3, [r2, r3]
 8019632:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8019634:	4b0b      	ldr	r3, [pc, #44]	; (8019664 <RegionEU868RxConfig+0x188>)
 8019636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8019638:	7dba      	ldrb	r2, [r7, #22]
 801963a:	320d      	adds	r2, #13
 801963c:	b2d1      	uxtb	r1, r2
 801963e:	7dfa      	ldrb	r2, [r7, #23]
 8019640:	4610      	mov	r0, r2
 8019642:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	7cdb      	ldrb	r3, [r3, #19]
 8019648:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801964c:	6939      	ldr	r1, [r7, #16]
 801964e:	4618      	mov	r0, r3
 8019650:	f7ff fa9e 	bl	8018b90 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8019654:	683b      	ldr	r3, [r7, #0]
 8019656:	7bfa      	ldrb	r2, [r7, #15]
 8019658:	701a      	strb	r2, [r3, #0]
    return true;
 801965a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801965c:	4618      	mov	r0, r3
 801965e:	3718      	adds	r7, #24
 8019660:	46bd      	mov	sp, r7
 8019662:	bdb0      	pop	{r4, r5, r7, pc}
 8019664:	08023310 	.word	0x08023310
 8019668:	20004048 	.word	0x20004048
 801966c:	08023254 	.word	0x08023254
 8019670:	00014585 	.word	0x00014585
 8019674:	08023284 	.word	0x08023284
 8019678:	0802327c 	.word	0x0802327c

0801967c <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801967c:	b590      	push	{r4, r7, lr}
 801967e:	b093      	sub	sp, #76	; 0x4c
 8019680:	af0a      	add	r7, sp, #40	; 0x28
 8019682:	60f8      	str	r0, [r7, #12]
 8019684:	60b9      	str	r1, [r7, #8]
 8019686:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801968e:	461a      	mov	r2, r3
 8019690:	4b5d      	ldr	r3, [pc, #372]	; (8019808 <RegionEU868TxConfig+0x18c>)
 8019692:	5c9b      	ldrb	r3, [r3, r2]
 8019694:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8019696:	68fb      	ldr	r3, [r7, #12]
 8019698:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801969c:	4b5b      	ldr	r3, [pc, #364]	; (801980c <RegionEU868TxConfig+0x190>)
 801969e:	681a      	ldr	r2, [r3, #0]
 80196a0:	4b5b      	ldr	r3, [pc, #364]	; (8019810 <RegionEU868TxConfig+0x194>)
 80196a2:	6819      	ldr	r1, [r3, #0]
 80196a4:	68fb      	ldr	r3, [r7, #12]
 80196a6:	781b      	ldrb	r3, [r3, #0]
 80196a8:	461c      	mov	r4, r3
 80196aa:	4623      	mov	r3, r4
 80196ac:	005b      	lsls	r3, r3, #1
 80196ae:	4423      	add	r3, r4
 80196b0:	009b      	lsls	r3, r3, #2
 80196b2:	440b      	add	r3, r1
 80196b4:	3309      	adds	r3, #9
 80196b6:	781b      	ldrb	r3, [r3, #0]
 80196b8:	4619      	mov	r1, r3
 80196ba:	460b      	mov	r3, r1
 80196bc:	005b      	lsls	r3, r3, #1
 80196be:	440b      	add	r3, r1
 80196c0:	00db      	lsls	r3, r3, #3
 80196c2:	4413      	add	r3, r2
 80196c4:	3302      	adds	r3, #2
 80196c6:	f993 3000 	ldrsb.w	r3, [r3]
 80196ca:	4619      	mov	r1, r3
 80196cc:	f7ff fa2d 	bl	8018b2a <RegionCommonLimitTxPower>
 80196d0:	4603      	mov	r3, r0
 80196d2:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 80196d4:	68fb      	ldr	r3, [r7, #12]
 80196d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80196da:	494e      	ldr	r1, [pc, #312]	; (8019814 <RegionEU868TxConfig+0x198>)
 80196dc:	4618      	mov	r0, r3
 80196de:	f7ff fa39 	bl	8018b54 <RegionCommonGetBandwidth>
 80196e2:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80196e4:	2300      	movs	r3, #0
 80196e6:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80196e8:	68fb      	ldr	r3, [r7, #12]
 80196ea:	6859      	ldr	r1, [r3, #4]
 80196ec:	68fb      	ldr	r3, [r7, #12]
 80196ee:	689a      	ldr	r2, [r3, #8]
 80196f0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80196f4:	4618      	mov	r0, r3
 80196f6:	f7ff f889 	bl	801880c <RegionCommonComputeTxPower>
 80196fa:	4603      	mov	r3, r0
 80196fc:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80196fe:	4b46      	ldr	r3, [pc, #280]	; (8019818 <RegionEU868TxConfig+0x19c>)
 8019700:	68da      	ldr	r2, [r3, #12]
 8019702:	4b43      	ldr	r3, [pc, #268]	; (8019810 <RegionEU868TxConfig+0x194>)
 8019704:	6819      	ldr	r1, [r3, #0]
 8019706:	68fb      	ldr	r3, [r7, #12]
 8019708:	781b      	ldrb	r3, [r3, #0]
 801970a:	4618      	mov	r0, r3
 801970c:	4603      	mov	r3, r0
 801970e:	005b      	lsls	r3, r3, #1
 8019710:	4403      	add	r3, r0
 8019712:	009b      	lsls	r3, r3, #2
 8019714:	440b      	add	r3, r1
 8019716:	681b      	ldr	r3, [r3, #0]
 8019718:	4618      	mov	r0, r3
 801971a:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801971c:	68fb      	ldr	r3, [r7, #12]
 801971e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019722:	2b07      	cmp	r3, #7
 8019724:	d124      	bne.n	8019770 <RegionEU868TxConfig+0xf4>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8019726:	2300      	movs	r3, #0
 8019728:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 801972a:	4b3b      	ldr	r3, [pc, #236]	; (8019818 <RegionEU868TxConfig+0x19c>)
 801972c:	69dc      	ldr	r4, [r3, #28]
 801972e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8019732:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019736:	fb02 f303 	mul.w	r3, r2, r3
 801973a:	461a      	mov	r2, r3
 801973c:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8019740:	7ff8      	ldrb	r0, [r7, #31]
 8019742:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8019746:	9308      	str	r3, [sp, #32]
 8019748:	2300      	movs	r3, #0
 801974a:	9307      	str	r3, [sp, #28]
 801974c:	2300      	movs	r3, #0
 801974e:	9306      	str	r3, [sp, #24]
 8019750:	2300      	movs	r3, #0
 8019752:	9305      	str	r3, [sp, #20]
 8019754:	2301      	movs	r3, #1
 8019756:	9304      	str	r3, [sp, #16]
 8019758:	2300      	movs	r3, #0
 801975a:	9303      	str	r3, [sp, #12]
 801975c:	2305      	movs	r3, #5
 801975e:	9302      	str	r3, [sp, #8]
 8019760:	2300      	movs	r3, #0
 8019762:	9301      	str	r3, [sp, #4]
 8019764:	9200      	str	r2, [sp, #0]
 8019766:	69bb      	ldr	r3, [r7, #24]
 8019768:	f246 12a8 	movw	r2, #25000	; 0x61a8
 801976c:	47a0      	blx	r4
 801976e:	e01d      	b.n	80197ac <RegionEU868TxConfig+0x130>
    }
    else
    {
        modem = MODEM_LORA;
 8019770:	2301      	movs	r3, #1
 8019772:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8019774:	4b28      	ldr	r3, [pc, #160]	; (8019818 <RegionEU868TxConfig+0x19c>)
 8019776:	69dc      	ldr	r4, [r3, #28]
 8019778:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801977c:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8019780:	7ff8      	ldrb	r0, [r7, #31]
 8019782:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8019786:	9208      	str	r2, [sp, #32]
 8019788:	2200      	movs	r2, #0
 801978a:	9207      	str	r2, [sp, #28]
 801978c:	2200      	movs	r2, #0
 801978e:	9206      	str	r2, [sp, #24]
 8019790:	2200      	movs	r2, #0
 8019792:	9205      	str	r2, [sp, #20]
 8019794:	2201      	movs	r2, #1
 8019796:	9204      	str	r2, [sp, #16]
 8019798:	2200      	movs	r2, #0
 801979a:	9203      	str	r2, [sp, #12]
 801979c:	2208      	movs	r2, #8
 801979e:	9202      	str	r2, [sp, #8]
 80197a0:	2201      	movs	r2, #1
 80197a2:	9201      	str	r2, [sp, #4]
 80197a4:	9300      	str	r3, [sp, #0]
 80197a6:	69bb      	ldr	r3, [r7, #24]
 80197a8:	2200      	movs	r2, #0
 80197aa:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80197ac:	4b18      	ldr	r3, [pc, #96]	; (8019810 <RegionEU868TxConfig+0x194>)
 80197ae:	681a      	ldr	r2, [r3, #0]
 80197b0:	68fb      	ldr	r3, [r7, #12]
 80197b2:	781b      	ldrb	r3, [r3, #0]
 80197b4:	4619      	mov	r1, r3
 80197b6:	460b      	mov	r3, r1
 80197b8:	005b      	lsls	r3, r3, #1
 80197ba:	440b      	add	r3, r1
 80197bc:	009b      	lsls	r3, r3, #2
 80197be:	4413      	add	r3, r2
 80197c0:	681a      	ldr	r2, [r3, #0]
 80197c2:	68fb      	ldr	r3, [r7, #12]
 80197c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80197c8:	4619      	mov	r1, r3
 80197ca:	4610      	mov	r0, r2
 80197cc:	f7ff fa1e 	bl	8018c0c <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80197d0:	68fb      	ldr	r3, [r7, #12]
 80197d2:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80197d6:	68fb      	ldr	r3, [r7, #12]
 80197d8:	899b      	ldrh	r3, [r3, #12]
 80197da:	4619      	mov	r1, r3
 80197dc:	4610      	mov	r0, r2
 80197de:	f7ff faa3 	bl	8018d28 <GetTimeOnAir>
 80197e2:	4602      	mov	r2, r0
 80197e4:	687b      	ldr	r3, [r7, #4]
 80197e6:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80197e8:	4b0b      	ldr	r3, [pc, #44]	; (8019818 <RegionEU868TxConfig+0x19c>)
 80197ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80197ec:	68fa      	ldr	r2, [r7, #12]
 80197ee:	8992      	ldrh	r2, [r2, #12]
 80197f0:	b2d1      	uxtb	r1, r2
 80197f2:	7ffa      	ldrb	r2, [r7, #31]
 80197f4:	4610      	mov	r0, r2
 80197f6:	4798      	blx	r3

    *txPower = txPowerLimited;
 80197f8:	68bb      	ldr	r3, [r7, #8]
 80197fa:	7f7a      	ldrb	r2, [r7, #29]
 80197fc:	701a      	strb	r2, [r3, #0]
    return true;
 80197fe:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8019800:	4618      	mov	r0, r3
 8019802:	3724      	adds	r7, #36	; 0x24
 8019804:	46bd      	mov	sp, r7
 8019806:	bd90      	pop	{r4, r7, pc}
 8019808:	08023254 	.word	0x08023254
 801980c:	20004044 	.word	0x20004044
 8019810:	20004048 	.word	0x20004048
 8019814:	0802325c 	.word	0x0802325c
 8019818:	08023310 	.word	0x08023310

0801981c <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801981c:	b590      	push	{r4, r7, lr}
 801981e:	b093      	sub	sp, #76	; 0x4c
 8019820:	af00      	add	r7, sp, #0
 8019822:	60f8      	str	r0, [r7, #12]
 8019824:	60b9      	str	r1, [r7, #8]
 8019826:	607a      	str	r2, [r7, #4]
 8019828:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801982a:	2307      	movs	r3, #7
 801982c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8019830:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8019834:	2200      	movs	r2, #0
 8019836:	601a      	str	r2, [r3, #0]
 8019838:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801983a:	2300      	movs	r3, #0
 801983c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 8019840:	2300      	movs	r3, #0
 8019842:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 8019846:	2300      	movs	r3, #0
 8019848:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801984a:	e085      	b.n	8019958 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801984c:	68fb      	ldr	r3, [r7, #12]
 801984e:	685a      	ldr	r2, [r3, #4]
 8019850:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8019854:	4413      	add	r3, r2
 8019856:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801985a:	4611      	mov	r1, r2
 801985c:	4618      	mov	r0, r3
 801985e:	f7fe fe2d 	bl	80184bc <RegionCommonParseLinkAdrReq>
 8019862:	4603      	mov	r3, r0
 8019864:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 8019868:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801986c:	2b00      	cmp	r3, #0
 801986e:	d07b      	beq.n	8019968 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8019870:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8019874:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8019878:	4413      	add	r3, r2
 801987a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801987e:	2307      	movs	r3, #7
 8019880:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8019884:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019888:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801988a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801988e:	2b00      	cmp	r3, #0
 8019890:	d109      	bne.n	80198a6 <RegionEU868LinkAdrReq+0x8a>
 8019892:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019894:	2b00      	cmp	r3, #0
 8019896:	d106      	bne.n	80198a6 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8019898:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801989c:	f023 0301 	bic.w	r3, r3, #1
 80198a0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80198a4:	e058      	b.n	8019958 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80198a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	d003      	beq.n	80198b6 <RegionEU868LinkAdrReq+0x9a>
 80198ae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80198b2:	2b05      	cmp	r3, #5
 80198b4:	d903      	bls.n	80198be <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80198b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80198ba:	2b06      	cmp	r3, #6
 80198bc:	d906      	bls.n	80198cc <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80198be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80198c2:	f023 0301 	bic.w	r3, r3, #1
 80198c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80198ca:	e045      	b.n	8019958 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80198cc:	2300      	movs	r3, #0
 80198ce:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80198d2:	e03d      	b.n	8019950 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80198d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80198d8:	2b06      	cmp	r3, #6
 80198da:	d118      	bne.n	801990e <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 80198dc:	4b5f      	ldr	r3, [pc, #380]	; (8019a5c <RegionEU868LinkAdrReq+0x240>)
 80198de:	6819      	ldr	r1, [r3, #0]
 80198e0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80198e4:	4613      	mov	r3, r2
 80198e6:	005b      	lsls	r3, r3, #1
 80198e8:	4413      	add	r3, r2
 80198ea:	009b      	lsls	r3, r3, #2
 80198ec:	440b      	add	r3, r1
 80198ee:	681b      	ldr	r3, [r3, #0]
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	d028      	beq.n	8019946 <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 80198f4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80198f8:	2201      	movs	r2, #1
 80198fa:	fa02 f303 	lsl.w	r3, r2, r3
 80198fe:	b21a      	sxth	r2, r3
 8019900:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019902:	b21b      	sxth	r3, r3
 8019904:	4313      	orrs	r3, r2
 8019906:	b21b      	sxth	r3, r3
 8019908:	b29b      	uxth	r3, r3
 801990a:	877b      	strh	r3, [r7, #58]	; 0x3a
 801990c:	e01b      	b.n	8019946 <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801990e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019910:	461a      	mov	r2, r3
 8019912:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8019916:	fa42 f303 	asr.w	r3, r2, r3
 801991a:	f003 0301 	and.w	r3, r3, #1
 801991e:	2b00      	cmp	r3, #0
 8019920:	d011      	beq.n	8019946 <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 8019922:	4b4e      	ldr	r3, [pc, #312]	; (8019a5c <RegionEU868LinkAdrReq+0x240>)
 8019924:	6819      	ldr	r1, [r3, #0]
 8019926:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801992a:	4613      	mov	r3, r2
 801992c:	005b      	lsls	r3, r3, #1
 801992e:	4413      	add	r3, r2
 8019930:	009b      	lsls	r3, r3, #2
 8019932:	440b      	add	r3, r1
 8019934:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8019936:	2b00      	cmp	r3, #0
 8019938:	d105      	bne.n	8019946 <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801993a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801993e:	f023 0301 	bic.w	r3, r3, #1
 8019942:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8019946:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801994a:	3301      	adds	r3, #1
 801994c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8019950:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8019954:	2b0f      	cmp	r3, #15
 8019956:	d9bd      	bls.n	80198d4 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8019958:	68fb      	ldr	r3, [r7, #12]
 801995a:	7a1b      	ldrb	r3, [r3, #8]
 801995c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8019960:	429a      	cmp	r2, r3
 8019962:	f4ff af73 	bcc.w	801984c <RegionEU868LinkAdrReq+0x30>
 8019966:	e000      	b.n	801996a <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8019968:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801996a:	2302      	movs	r3, #2
 801996c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8019970:	68fb      	ldr	r3, [r7, #12]
 8019972:	7a5b      	ldrb	r3, [r3, #9]
 8019974:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8019978:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801997c:	4618      	mov	r0, r3
 801997e:	f7ff fa23 	bl	8018dc8 <RegionEU868GetPhyParam>
 8019982:	4603      	mov	r3, r0
 8019984:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 8019986:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801998a:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801998c:	68fb      	ldr	r3, [r7, #12]
 801998e:	7a9b      	ldrb	r3, [r3, #10]
 8019990:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8019992:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8019996:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8019998:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801999c:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801999e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80199a2:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80199a4:	68fb      	ldr	r3, [r7, #12]
 80199a6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80199aa:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80199ac:	68fb      	ldr	r3, [r7, #12]
 80199ae:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80199b2:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80199b4:	68fb      	ldr	r3, [r7, #12]
 80199b6:	7b5b      	ldrb	r3, [r3, #13]
 80199b8:	b25b      	sxtb	r3, r3
 80199ba:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 80199bc:	2310      	movs	r3, #16
 80199be:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80199c0:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80199c4:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80199c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80199c8:	b25b      	sxtb	r3, r3
 80199ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 80199ce:	2307      	movs	r3, #7
 80199d0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80199d4:	4b21      	ldr	r3, [pc, #132]	; (8019a5c <RegionEU868LinkAdrReq+0x240>)
 80199d6:	681b      	ldr	r3, [r3, #0]
 80199d8:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 80199da:	2307      	movs	r3, #7
 80199dc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 80199e0:	2300      	movs	r3, #0
 80199e2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80199e6:	68fb      	ldr	r3, [r7, #12]
 80199e8:	681b      	ldr	r3, [r3, #0]
 80199ea:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80199ec:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80199f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80199f4:	1c9a      	adds	r2, r3, #2
 80199f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80199fa:	1c59      	adds	r1, r3, #1
 80199fc:	f107 0010 	add.w	r0, r7, #16
 8019a00:	4623      	mov	r3, r4
 8019a02:	f7fe fdac 	bl	801855e <RegionCommonLinkAdrReqVerifyParams>
 8019a06:	4603      	mov	r3, r0
 8019a08:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8019a0c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8019a10:	2b07      	cmp	r3, #7
 8019a12:	d10d      	bne.n	8019a30 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8019a14:	4b11      	ldr	r3, [pc, #68]	; (8019a5c <RegionEU868LinkAdrReq+0x240>)
 8019a16:	681b      	ldr	r3, [r3, #0]
 8019a18:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8019a1c:	220c      	movs	r2, #12
 8019a1e:	2100      	movs	r1, #0
 8019a20:	4618      	mov	r0, r3
 8019a22:	f001 fde3 	bl	801b5ec <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8019a26:	4b0d      	ldr	r3, [pc, #52]	; (8019a5c <RegionEU868LinkAdrReq+0x240>)
 8019a28:	681b      	ldr	r3, [r3, #0]
 8019a2a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8019a2c:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8019a30:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8019a34:	68bb      	ldr	r3, [r7, #8]
 8019a36:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8019a38:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8019a3c:	687b      	ldr	r3, [r7, #4]
 8019a3e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8019a40:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8019a44:	683b      	ldr	r3, [r7, #0]
 8019a46:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8019a48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8019a4a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8019a4e:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8019a50:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8019a54:	4618      	mov	r0, r3
 8019a56:	374c      	adds	r7, #76	; 0x4c
 8019a58:	46bd      	mov	sp, r7
 8019a5a:	bd90      	pop	{r4, r7, pc}
 8019a5c:	20004048 	.word	0x20004048

08019a60 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8019a60:	b580      	push	{r7, lr}
 8019a62:	b084      	sub	sp, #16
 8019a64:	af00      	add	r7, sp, #0
 8019a66:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8019a68:	2307      	movs	r3, #7
 8019a6a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019a6c:	2300      	movs	r3, #0
 8019a6e:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8019a70:	687b      	ldr	r3, [r7, #4]
 8019a72:	685b      	ldr	r3, [r3, #4]
 8019a74:	f107 020e 	add.w	r2, r7, #14
 8019a78:	4611      	mov	r1, r2
 8019a7a:	4618      	mov	r0, r3
 8019a7c:	f7ff f8de 	bl	8018c3c <VerifyRfFreq>
 8019a80:	4603      	mov	r3, r0
 8019a82:	f083 0301 	eor.w	r3, r3, #1
 8019a86:	b2db      	uxtb	r3, r3
 8019a88:	2b00      	cmp	r3, #0
 8019a8a:	d003      	beq.n	8019a94 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8019a8c:	7bfb      	ldrb	r3, [r7, #15]
 8019a8e:	f023 0301 	bic.w	r3, r3, #1
 8019a92:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8019a94:	687b      	ldr	r3, [r7, #4]
 8019a96:	f993 3000 	ldrsb.w	r3, [r3]
 8019a9a:	2207      	movs	r2, #7
 8019a9c:	2100      	movs	r1, #0
 8019a9e:	4618      	mov	r0, r3
 8019aa0:	f7fe fb4b 	bl	801813a <RegionCommonValueInRange>
 8019aa4:	4603      	mov	r3, r0
 8019aa6:	2b00      	cmp	r3, #0
 8019aa8:	d103      	bne.n	8019ab2 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8019aaa:	7bfb      	ldrb	r3, [r7, #15]
 8019aac:	f023 0302 	bic.w	r3, r3, #2
 8019ab0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019ab8:	2205      	movs	r2, #5
 8019aba:	2100      	movs	r1, #0
 8019abc:	4618      	mov	r0, r3
 8019abe:	f7fe fb3c 	bl	801813a <RegionCommonValueInRange>
 8019ac2:	4603      	mov	r3, r0
 8019ac4:	2b00      	cmp	r3, #0
 8019ac6:	d103      	bne.n	8019ad0 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8019ac8:	7bfb      	ldrb	r3, [r7, #15]
 8019aca:	f023 0304 	bic.w	r3, r3, #4
 8019ace:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8019ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8019ad2:	4618      	mov	r0, r3
 8019ad4:	3710      	adds	r7, #16
 8019ad6:	46bd      	mov	sp, r7
 8019ad8:	bd80      	pop	{r7, pc}
	...

08019adc <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8019adc:	b580      	push	{r7, lr}
 8019ade:	b086      	sub	sp, #24
 8019ae0:	af00      	add	r7, sp, #0
 8019ae2:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019ae4:	2303      	movs	r3, #3
 8019ae6:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8019ae8:	687b      	ldr	r3, [r7, #4]
 8019aea:	681b      	ldr	r3, [r3, #0]
 8019aec:	681b      	ldr	r3, [r3, #0]
 8019aee:	2b00      	cmp	r3, #0
 8019af0:	d114      	bne.n	8019b1c <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8019af2:	687b      	ldr	r3, [r7, #4]
 8019af4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019af8:	b2db      	uxtb	r3, r3
 8019afa:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8019afc:	f107 0308 	add.w	r3, r7, #8
 8019b00:	4618      	mov	r0, r3
 8019b02:	f000 f9f9 	bl	8019ef8 <RegionEU868ChannelsRemove>
 8019b06:	4603      	mov	r3, r0
 8019b08:	f083 0301 	eor.w	r3, r3, #1
 8019b0c:	b2db      	uxtb	r3, r3
 8019b0e:	2b00      	cmp	r3, #0
 8019b10:	d03b      	beq.n	8019b8a <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8019b12:	7dfb      	ldrb	r3, [r7, #23]
 8019b14:	f023 0303 	bic.w	r3, r3, #3
 8019b18:	75fb      	strb	r3, [r7, #23]
 8019b1a:	e036      	b.n	8019b8a <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8019b1c:	687b      	ldr	r3, [r7, #4]
 8019b1e:	681b      	ldr	r3, [r3, #0]
 8019b20:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019b28:	b2db      	uxtb	r3, r3
 8019b2a:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8019b2c:	f107 030c 	add.w	r3, r7, #12
 8019b30:	4618      	mov	r0, r3
 8019b32:	f000 f93f 	bl	8019db4 <RegionEU868ChannelAdd>
 8019b36:	4603      	mov	r3, r0
 8019b38:	2b06      	cmp	r3, #6
 8019b3a:	d820      	bhi.n	8019b7e <RegionEU868NewChannelReq+0xa2>
 8019b3c:	a201      	add	r2, pc, #4	; (adr r2, 8019b44 <RegionEU868NewChannelReq+0x68>)
 8019b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019b42:	bf00      	nop
 8019b44:	08019b89 	.word	0x08019b89
 8019b48:	08019b7f 	.word	0x08019b7f
 8019b4c:	08019b7f 	.word	0x08019b7f
 8019b50:	08019b7f 	.word	0x08019b7f
 8019b54:	08019b61 	.word	0x08019b61
 8019b58:	08019b6b 	.word	0x08019b6b
 8019b5c:	08019b75 	.word	0x08019b75
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8019b60:	7dfb      	ldrb	r3, [r7, #23]
 8019b62:	f023 0301 	bic.w	r3, r3, #1
 8019b66:	75fb      	strb	r3, [r7, #23]
                break;
 8019b68:	e00f      	b.n	8019b8a <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8019b6a:	7dfb      	ldrb	r3, [r7, #23]
 8019b6c:	f023 0302 	bic.w	r3, r3, #2
 8019b70:	75fb      	strb	r3, [r7, #23]
                break;
 8019b72:	e00a      	b.n	8019b8a <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8019b74:	7dfb      	ldrb	r3, [r7, #23]
 8019b76:	f023 0303 	bic.w	r3, r3, #3
 8019b7a:	75fb      	strb	r3, [r7, #23]
                break;
 8019b7c:	e005      	b.n	8019b8a <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8019b7e:	7dfb      	ldrb	r3, [r7, #23]
 8019b80:	f023 0303 	bic.w	r3, r3, #3
 8019b84:	75fb      	strb	r3, [r7, #23]
                break;
 8019b86:	e000      	b.n	8019b8a <RegionEU868NewChannelReq+0xae>
                break;
 8019b88:	bf00      	nop
            }
        }
    }

    return status;
 8019b8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019b8e:	4618      	mov	r0, r3
 8019b90:	3718      	adds	r7, #24
 8019b92:	46bd      	mov	sp, r7
 8019b94:	bd80      	pop	{r7, pc}
 8019b96:	bf00      	nop

08019b98 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8019b98:	b480      	push	{r7}
 8019b9a:	b083      	sub	sp, #12
 8019b9c:	af00      	add	r7, sp, #0
 8019b9e:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8019ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019ba4:	4618      	mov	r0, r3
 8019ba6:	370c      	adds	r7, #12
 8019ba8:	46bd      	mov	sp, r7
 8019baa:	bc80      	pop	{r7}
 8019bac:	4770      	bx	lr
	...

08019bb0 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8019bb0:	b580      	push	{r7, lr}
 8019bb2:	b084      	sub	sp, #16
 8019bb4:	af00      	add	r7, sp, #0
 8019bb6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019bb8:	2303      	movs	r3, #3
 8019bba:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019bbc:	2300      	movs	r3, #0
 8019bbe:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8019bc0:	687b      	ldr	r3, [r7, #4]
 8019bc2:	685b      	ldr	r3, [r3, #4]
 8019bc4:	f107 020e 	add.w	r2, r7, #14
 8019bc8:	4611      	mov	r1, r2
 8019bca:	4618      	mov	r0, r3
 8019bcc:	f7ff f836 	bl	8018c3c <VerifyRfFreq>
 8019bd0:	4603      	mov	r3, r0
 8019bd2:	f083 0301 	eor.w	r3, r3, #1
 8019bd6:	b2db      	uxtb	r3, r3
 8019bd8:	2b00      	cmp	r3, #0
 8019bda:	d003      	beq.n	8019be4 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 8019bdc:	7bfb      	ldrb	r3, [r7, #15]
 8019bde:	f023 0301 	bic.w	r3, r3, #1
 8019be2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8019be4:	4b13      	ldr	r3, [pc, #76]	; (8019c34 <RegionEU868DlChannelReq+0x84>)
 8019be6:	681a      	ldr	r2, [r3, #0]
 8019be8:	687b      	ldr	r3, [r7, #4]
 8019bea:	781b      	ldrb	r3, [r3, #0]
 8019bec:	4619      	mov	r1, r3
 8019bee:	460b      	mov	r3, r1
 8019bf0:	005b      	lsls	r3, r3, #1
 8019bf2:	440b      	add	r3, r1
 8019bf4:	009b      	lsls	r3, r3, #2
 8019bf6:	4413      	add	r3, r2
 8019bf8:	681b      	ldr	r3, [r3, #0]
 8019bfa:	2b00      	cmp	r3, #0
 8019bfc:	d103      	bne.n	8019c06 <RegionEU868DlChannelReq+0x56>
    {
        status &= 0xFD;
 8019bfe:	7bfb      	ldrb	r3, [r7, #15]
 8019c00:	f023 0302 	bic.w	r3, r3, #2
 8019c04:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8019c06:	7bfb      	ldrb	r3, [r7, #15]
 8019c08:	2b03      	cmp	r3, #3
 8019c0a:	d10d      	bne.n	8019c28 <RegionEU868DlChannelReq+0x78>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8019c0c:	4b09      	ldr	r3, [pc, #36]	; (8019c34 <RegionEU868DlChannelReq+0x84>)
 8019c0e:	6819      	ldr	r1, [r3, #0]
 8019c10:	687b      	ldr	r3, [r7, #4]
 8019c12:	781b      	ldrb	r3, [r3, #0]
 8019c14:	4618      	mov	r0, r3
 8019c16:	687b      	ldr	r3, [r7, #4]
 8019c18:	685a      	ldr	r2, [r3, #4]
 8019c1a:	4603      	mov	r3, r0
 8019c1c:	005b      	lsls	r3, r3, #1
 8019c1e:	4403      	add	r3, r0
 8019c20:	009b      	lsls	r3, r3, #2
 8019c22:	440b      	add	r3, r1
 8019c24:	3304      	adds	r3, #4
 8019c26:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 8019c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019c2c:	4618      	mov	r0, r3
 8019c2e:	3710      	adds	r7, #16
 8019c30:	46bd      	mov	sp, r7
 8019c32:	bd80      	pop	{r7, pc}
 8019c34:	20004048 	.word	0x20004048

08019c38 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8019c38:	b480      	push	{r7}
 8019c3a:	b083      	sub	sp, #12
 8019c3c:	af00      	add	r7, sp, #0
 8019c3e:	4603      	mov	r3, r0
 8019c40:	460a      	mov	r2, r1
 8019c42:	71fb      	strb	r3, [r7, #7]
 8019c44:	4613      	mov	r3, r2
 8019c46:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 8019c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8019c4c:	4618      	mov	r0, r3
 8019c4e:	370c      	adds	r7, #12
 8019c50:	46bd      	mov	sp, r7
 8019c52:	bc80      	pop	{r7}
 8019c54:	4770      	bx	lr
	...

08019c58 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8019c58:	b580      	push	{r7, lr}
 8019c5a:	b09a      	sub	sp, #104	; 0x68
 8019c5c:	af02      	add	r7, sp, #8
 8019c5e:	60f8      	str	r0, [r7, #12]
 8019c60:	60b9      	str	r1, [r7, #8]
 8019c62:	607a      	str	r2, [r7, #4]
 8019c64:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8019c66:	2300      	movs	r3, #0
 8019c68:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    uint8_t nbRestrictedChannels = 0;
 8019c6c:	2300      	movs	r3, #0
 8019c6e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8019c72:	2300      	movs	r3, #0
 8019c74:	64fb      	str	r3, [r7, #76]	; 0x4c
 8019c76:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8019c7a:	2200      	movs	r2, #0
 8019c7c:	601a      	str	r2, [r3, #0]
 8019c7e:	605a      	str	r2, [r3, #4]
 8019c80:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8019c82:	230c      	movs	r3, #12
 8019c84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8019c88:	2307      	movs	r3, #7
 8019c8a:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8019c8c:	4b47      	ldr	r3, [pc, #284]	; (8019dac <RegionEU868NextChannel+0x154>)
 8019c8e:	681b      	ldr	r3, [r3, #0]
 8019c90:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8019c94:	2201      	movs	r2, #1
 8019c96:	2100      	movs	r1, #0
 8019c98:	4618      	mov	r0, r3
 8019c9a:	f7fe fa9f 	bl	80181dc <RegionCommonCountChannels>
 8019c9e:	4603      	mov	r3, r0
 8019ca0:	2b00      	cmp	r3, #0
 8019ca2:	d10a      	bne.n	8019cba <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019ca4:	4b41      	ldr	r3, [pc, #260]	; (8019dac <RegionEU868NextChannel+0x154>)
 8019ca6:	681b      	ldr	r3, [r3, #0]
 8019ca8:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 8019cac:	4b3f      	ldr	r3, [pc, #252]	; (8019dac <RegionEU868NextChannel+0x154>)
 8019cae:	681b      	ldr	r3, [r3, #0]
 8019cb0:	f042 0207 	orr.w	r2, r2, #7
 8019cb4:	b292      	uxth	r2, r2
 8019cb6:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8019cba:	68fb      	ldr	r3, [r7, #12]
 8019cbc:	7a5b      	ldrb	r3, [r3, #9]
 8019cbe:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8019cc0:	68fb      	ldr	r3, [r7, #12]
 8019cc2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8019cc6:	b2db      	uxtb	r3, r3
 8019cc8:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8019cca:	4b38      	ldr	r3, [pc, #224]	; (8019dac <RegionEU868NextChannel+0x154>)
 8019ccc:	681b      	ldr	r3, [r3, #0]
 8019cce:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8019cd2:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8019cd4:	4b35      	ldr	r3, [pc, #212]	; (8019dac <RegionEU868NextChannel+0x154>)
 8019cd6:	681b      	ldr	r3, [r3, #0]
 8019cd8:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 8019cda:	4b35      	ldr	r3, [pc, #212]	; (8019db0 <RegionEU868NextChannel+0x158>)
 8019cdc:	681b      	ldr	r3, [r3, #0]
 8019cde:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8019ce0:	2310      	movs	r3, #16
 8019ce2:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8019ce4:	f107 0312 	add.w	r3, r7, #18
 8019ce8:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8019cea:	68fb      	ldr	r3, [r7, #12]
 8019cec:	681b      	ldr	r3, [r3, #0]
 8019cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8019cf0:	68fb      	ldr	r3, [r7, #12]
 8019cf2:	685b      	ldr	r3, [r3, #4]
 8019cf4:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8019cf6:	68fb      	ldr	r3, [r7, #12]
 8019cf8:	7a9b      	ldrb	r3, [r3, #10]
 8019cfa:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8019cfe:	2306      	movs	r3, #6
 8019d00:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8019d04:	68fa      	ldr	r2, [r7, #12]
 8019d06:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8019d0a:	320c      	adds	r2, #12
 8019d0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019d10:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8019d14:	68fb      	ldr	r3, [r7, #12]
 8019d16:	7d1b      	ldrb	r3, [r3, #20]
 8019d18:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8019d1c:	68fb      	ldr	r3, [r7, #12]
 8019d1e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8019d22:	68fb      	ldr	r3, [r7, #12]
 8019d24:	8adb      	ldrh	r3, [r3, #22]
 8019d26:	4619      	mov	r1, r3
 8019d28:	4610      	mov	r0, r2
 8019d2a:	f7fe fffd 	bl	8018d28 <GetTimeOnAir>
 8019d2e:	4603      	mov	r3, r0
 8019d30:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8019d32:	f107 0314 	add.w	r3, r7, #20
 8019d36:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8019d38:	f107 015e 	add.w	r1, r7, #94	; 0x5e
 8019d3c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8019d40:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8019d44:	687b      	ldr	r3, [r7, #4]
 8019d46:	9301      	str	r3, [sp, #4]
 8019d48:	f107 035d 	add.w	r3, r7, #93	; 0x5d
 8019d4c:	9300      	str	r3, [sp, #0]
 8019d4e:	460b      	mov	r3, r1
 8019d50:	6839      	ldr	r1, [r7, #0]
 8019d52:	f7fe fe4a 	bl	80189ea <RegionCommonIdentifyChannels>
 8019d56:	4603      	mov	r3, r0
 8019d58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8019d5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	d10e      	bne.n	8019d82 <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8019d64:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8019d68:	3b01      	subs	r3, #1
 8019d6a:	4619      	mov	r1, r3
 8019d6c:	2000      	movs	r0, #0
 8019d6e:	f001 fbeb 	bl	801b548 <randr>
 8019d72:	4603      	mov	r3, r0
 8019d74:	3360      	adds	r3, #96	; 0x60
 8019d76:	443b      	add	r3, r7
 8019d78:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8019d7c:	68bb      	ldr	r3, [r7, #8]
 8019d7e:	701a      	strb	r2, [r3, #0]
 8019d80:	e00e      	b.n	8019da0 <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8019d82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8019d86:	2b0c      	cmp	r3, #12
 8019d88:	d10a      	bne.n	8019da0 <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019d8a:	4b08      	ldr	r3, [pc, #32]	; (8019dac <RegionEU868NextChannel+0x154>)
 8019d8c:	681b      	ldr	r3, [r3, #0]
 8019d8e:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 8019d92:	4b06      	ldr	r3, [pc, #24]	; (8019dac <RegionEU868NextChannel+0x154>)
 8019d94:	681b      	ldr	r3, [r3, #0]
 8019d96:	f042 0207 	orr.w	r2, r2, #7
 8019d9a:	b292      	uxth	r2, r2
 8019d9c:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }
    return status;
 8019da0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019da4:	4618      	mov	r0, r3
 8019da6:	3760      	adds	r7, #96	; 0x60
 8019da8:	46bd      	mov	sp, r7
 8019daa:	bd80      	pop	{r7, pc}
 8019dac:	20004048 	.word	0x20004048
 8019db0:	20004044 	.word	0x20004044

08019db4 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8019db4:	b580      	push	{r7, lr}
 8019db6:	b084      	sub	sp, #16
 8019db8:	af00      	add	r7, sp, #0
 8019dba:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019dbc:	2300      	movs	r3, #0
 8019dbe:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8019dc0:	2300      	movs	r3, #0
 8019dc2:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8019dc4:	2300      	movs	r3, #0
 8019dc6:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8019dc8:	687b      	ldr	r3, [r7, #4]
 8019dca:	791b      	ldrb	r3, [r3, #4]
 8019dcc:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019dce:	7b7b      	ldrb	r3, [r7, #13]
 8019dd0:	2b02      	cmp	r3, #2
 8019dd2:	d801      	bhi.n	8019dd8 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019dd4:	2306      	movs	r3, #6
 8019dd6:	e089      	b.n	8019eec <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8019dd8:	7b7b      	ldrb	r3, [r7, #13]
 8019dda:	2b0f      	cmp	r3, #15
 8019ddc:	d901      	bls.n	8019de2 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8019dde:	2303      	movs	r3, #3
 8019de0:	e084      	b.n	8019eec <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8019de2:	687b      	ldr	r3, [r7, #4]
 8019de4:	681b      	ldr	r3, [r3, #0]
 8019de6:	7a1b      	ldrb	r3, [r3, #8]
 8019de8:	f343 0303 	sbfx	r3, r3, #0, #4
 8019dec:	b25b      	sxtb	r3, r3
 8019dee:	2207      	movs	r2, #7
 8019df0:	2100      	movs	r1, #0
 8019df2:	4618      	mov	r0, r3
 8019df4:	f7fe f9a1 	bl	801813a <RegionCommonValueInRange>
 8019df8:	4603      	mov	r3, r0
 8019dfa:	2b00      	cmp	r3, #0
 8019dfc:	d101      	bne.n	8019e02 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8019dfe:	2301      	movs	r3, #1
 8019e00:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8019e02:	687b      	ldr	r3, [r7, #4]
 8019e04:	681b      	ldr	r3, [r3, #0]
 8019e06:	7a1b      	ldrb	r3, [r3, #8]
 8019e08:	f343 1303 	sbfx	r3, r3, #4, #4
 8019e0c:	b25b      	sxtb	r3, r3
 8019e0e:	2207      	movs	r2, #7
 8019e10:	2100      	movs	r1, #0
 8019e12:	4618      	mov	r0, r3
 8019e14:	f7fe f991 	bl	801813a <RegionCommonValueInRange>
 8019e18:	4603      	mov	r3, r0
 8019e1a:	2b00      	cmp	r3, #0
 8019e1c:	d101      	bne.n	8019e22 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8019e1e:	2301      	movs	r3, #1
 8019e20:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8019e22:	687b      	ldr	r3, [r7, #4]
 8019e24:	681b      	ldr	r3, [r3, #0]
 8019e26:	7a1b      	ldrb	r3, [r3, #8]
 8019e28:	f343 0303 	sbfx	r3, r3, #0, #4
 8019e2c:	b25a      	sxtb	r2, r3
 8019e2e:	687b      	ldr	r3, [r7, #4]
 8019e30:	681b      	ldr	r3, [r3, #0]
 8019e32:	7a1b      	ldrb	r3, [r3, #8]
 8019e34:	f343 1303 	sbfx	r3, r3, #4, #4
 8019e38:	b25b      	sxtb	r3, r3
 8019e3a:	429a      	cmp	r2, r3
 8019e3c:	dd01      	ble.n	8019e42 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8019e3e:	2301      	movs	r3, #1
 8019e40:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8019e42:	7bbb      	ldrb	r3, [r7, #14]
 8019e44:	f083 0301 	eor.w	r3, r3, #1
 8019e48:	b2db      	uxtb	r3, r3
 8019e4a:	2b00      	cmp	r3, #0
 8019e4c:	d010      	beq.n	8019e70 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8019e4e:	687b      	ldr	r3, [r7, #4]
 8019e50:	681b      	ldr	r3, [r3, #0]
 8019e52:	681b      	ldr	r3, [r3, #0]
 8019e54:	f107 020c 	add.w	r2, r7, #12
 8019e58:	4611      	mov	r1, r2
 8019e5a:	4618      	mov	r0, r3
 8019e5c:	f7fe feee 	bl	8018c3c <VerifyRfFreq>
 8019e60:	4603      	mov	r3, r0
 8019e62:	f083 0301 	eor.w	r3, r3, #1
 8019e66:	b2db      	uxtb	r3, r3
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	d001      	beq.n	8019e70 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8019e6c:	2301      	movs	r3, #1
 8019e6e:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8019e70:	7bfb      	ldrb	r3, [r7, #15]
 8019e72:	2b00      	cmp	r3, #0
 8019e74:	d004      	beq.n	8019e80 <RegionEU868ChannelAdd+0xcc>
 8019e76:	7bbb      	ldrb	r3, [r7, #14]
 8019e78:	2b00      	cmp	r3, #0
 8019e7a:	d001      	beq.n	8019e80 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019e7c:	2306      	movs	r3, #6
 8019e7e:	e035      	b.n	8019eec <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8019e80:	7bfb      	ldrb	r3, [r7, #15]
 8019e82:	2b00      	cmp	r3, #0
 8019e84:	d001      	beq.n	8019e8a <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8019e86:	2305      	movs	r3, #5
 8019e88:	e030      	b.n	8019eec <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 8019e8a:	7bbb      	ldrb	r3, [r7, #14]
 8019e8c:	2b00      	cmp	r3, #0
 8019e8e:	d001      	beq.n	8019e94 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8019e90:	2304      	movs	r3, #4
 8019e92:	e02b      	b.n	8019eec <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8019e94:	4b17      	ldr	r3, [pc, #92]	; (8019ef4 <RegionEU868ChannelAdd+0x140>)
 8019e96:	6819      	ldr	r1, [r3, #0]
 8019e98:	7b7a      	ldrb	r2, [r7, #13]
 8019e9a:	4613      	mov	r3, r2
 8019e9c:	005b      	lsls	r3, r3, #1
 8019e9e:	4413      	add	r3, r2
 8019ea0:	009b      	lsls	r3, r3, #2
 8019ea2:	18c8      	adds	r0, r1, r3
 8019ea4:	687b      	ldr	r3, [r7, #4]
 8019ea6:	681b      	ldr	r3, [r3, #0]
 8019ea8:	220c      	movs	r2, #12
 8019eaa:	4619      	mov	r1, r3
 8019eac:	f001 fb63 	bl	801b576 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8019eb0:	4b10      	ldr	r3, [pc, #64]	; (8019ef4 <RegionEU868ChannelAdd+0x140>)
 8019eb2:	6819      	ldr	r1, [r3, #0]
 8019eb4:	7b7a      	ldrb	r2, [r7, #13]
 8019eb6:	7b38      	ldrb	r0, [r7, #12]
 8019eb8:	4613      	mov	r3, r2
 8019eba:	005b      	lsls	r3, r3, #1
 8019ebc:	4413      	add	r3, r2
 8019ebe:	009b      	lsls	r3, r3, #2
 8019ec0:	440b      	add	r3, r1
 8019ec2:	3309      	adds	r3, #9
 8019ec4:	4602      	mov	r2, r0
 8019ec6:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8019ec8:	4b0a      	ldr	r3, [pc, #40]	; (8019ef4 <RegionEU868ChannelAdd+0x140>)
 8019eca:	681b      	ldr	r3, [r3, #0]
 8019ecc:	f8b3 3360 	ldrh.w	r3, [r3, #864]	; 0x360
 8019ed0:	b21a      	sxth	r2, r3
 8019ed2:	7b7b      	ldrb	r3, [r7, #13]
 8019ed4:	2101      	movs	r1, #1
 8019ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8019eda:	b21b      	sxth	r3, r3
 8019edc:	4313      	orrs	r3, r2
 8019ede:	b21a      	sxth	r2, r3
 8019ee0:	4b04      	ldr	r3, [pc, #16]	; (8019ef4 <RegionEU868ChannelAdd+0x140>)
 8019ee2:	681b      	ldr	r3, [r3, #0]
 8019ee4:	b292      	uxth	r2, r2
 8019ee6:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    return LORAMAC_STATUS_OK;
 8019eea:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019eec:	4618      	mov	r0, r3
 8019eee:	3710      	adds	r7, #16
 8019ef0:	46bd      	mov	sp, r7
 8019ef2:	bd80      	pop	{r7, pc}
 8019ef4:	20004048 	.word	0x20004048

08019ef8 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8019ef8:	b580      	push	{r7, lr}
 8019efa:	b086      	sub	sp, #24
 8019efc:	af00      	add	r7, sp, #0
 8019efe:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8019f00:	687b      	ldr	r3, [r7, #4]
 8019f02:	781b      	ldrb	r3, [r3, #0]
 8019f04:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019f06:	7dfb      	ldrb	r3, [r7, #23]
 8019f08:	2b02      	cmp	r3, #2
 8019f0a:	d801      	bhi.n	8019f10 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8019f0c:	2300      	movs	r3, #0
 8019f0e:	e016      	b.n	8019f3e <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8019f10:	4b0d      	ldr	r3, [pc, #52]	; (8019f48 <RegionEU868ChannelsRemove+0x50>)
 8019f12:	6819      	ldr	r1, [r3, #0]
 8019f14:	7dfa      	ldrb	r2, [r7, #23]
 8019f16:	4613      	mov	r3, r2
 8019f18:	005b      	lsls	r3, r3, #1
 8019f1a:	4413      	add	r3, r2
 8019f1c:	009b      	lsls	r3, r3, #2
 8019f1e:	440b      	add	r3, r1
 8019f20:	461a      	mov	r2, r3
 8019f22:	2300      	movs	r3, #0
 8019f24:	6013      	str	r3, [r2, #0]
 8019f26:	6053      	str	r3, [r2, #4]
 8019f28:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8019f2a:	4b07      	ldr	r3, [pc, #28]	; (8019f48 <RegionEU868ChannelsRemove+0x50>)
 8019f2c:	681b      	ldr	r3, [r3, #0]
 8019f2e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8019f32:	7df9      	ldrb	r1, [r7, #23]
 8019f34:	2210      	movs	r2, #16
 8019f36:	4618      	mov	r0, r3
 8019f38:	f7fe f91c 	bl	8018174 <RegionCommonChanDisable>
 8019f3c:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8019f3e:	4618      	mov	r0, r3
 8019f40:	3718      	adds	r7, #24
 8019f42:	46bd      	mov	sp, r7
 8019f44:	bd80      	pop	{r7, pc}
 8019f46:	bf00      	nop
 8019f48:	20004048 	.word	0x20004048

08019f4c <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8019f4c:	b590      	push	{r4, r7, lr}
 8019f4e:	b085      	sub	sp, #20
 8019f50:	af00      	add	r7, sp, #0
 8019f52:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8019f5a:	4b20      	ldr	r3, [pc, #128]	; (8019fdc <RegionEU868SetContinuousWave+0x90>)
 8019f5c:	681a      	ldr	r2, [r3, #0]
 8019f5e:	4b20      	ldr	r3, [pc, #128]	; (8019fe0 <RegionEU868SetContinuousWave+0x94>)
 8019f60:	6819      	ldr	r1, [r3, #0]
 8019f62:	687b      	ldr	r3, [r7, #4]
 8019f64:	781b      	ldrb	r3, [r3, #0]
 8019f66:	461c      	mov	r4, r3
 8019f68:	4623      	mov	r3, r4
 8019f6a:	005b      	lsls	r3, r3, #1
 8019f6c:	4423      	add	r3, r4
 8019f6e:	009b      	lsls	r3, r3, #2
 8019f70:	440b      	add	r3, r1
 8019f72:	3309      	adds	r3, #9
 8019f74:	781b      	ldrb	r3, [r3, #0]
 8019f76:	4619      	mov	r1, r3
 8019f78:	460b      	mov	r3, r1
 8019f7a:	005b      	lsls	r3, r3, #1
 8019f7c:	440b      	add	r3, r1
 8019f7e:	00db      	lsls	r3, r3, #3
 8019f80:	4413      	add	r3, r2
 8019f82:	3302      	adds	r3, #2
 8019f84:	f993 3000 	ldrsb.w	r3, [r3]
 8019f88:	4619      	mov	r1, r3
 8019f8a:	f7fe fdce 	bl	8018b2a <RegionCommonLimitTxPower>
 8019f8e:	4603      	mov	r3, r0
 8019f90:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8019f92:	2300      	movs	r3, #0
 8019f94:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 8019f96:	4b12      	ldr	r3, [pc, #72]	; (8019fe0 <RegionEU868SetContinuousWave+0x94>)
 8019f98:	681a      	ldr	r2, [r3, #0]
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	781b      	ldrb	r3, [r3, #0]
 8019f9e:	4619      	mov	r1, r3
 8019fa0:	460b      	mov	r3, r1
 8019fa2:	005b      	lsls	r3, r3, #1
 8019fa4:	440b      	add	r3, r1
 8019fa6:	009b      	lsls	r3, r3, #2
 8019fa8:	4413      	add	r3, r2
 8019faa:	681b      	ldr	r3, [r3, #0]
 8019fac:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8019fae:	687b      	ldr	r3, [r7, #4]
 8019fb0:	6859      	ldr	r1, [r3, #4]
 8019fb2:	687b      	ldr	r3, [r7, #4]
 8019fb4:	689a      	ldr	r2, [r3, #8]
 8019fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019fba:	4618      	mov	r0, r3
 8019fbc:	f7fe fc26 	bl	801880c <RegionCommonComputeTxPower>
 8019fc0:	4603      	mov	r3, r0
 8019fc2:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8019fc4:	4b07      	ldr	r3, [pc, #28]	; (8019fe4 <RegionEU868SetContinuousWave+0x98>)
 8019fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019fc8:	687a      	ldr	r2, [r7, #4]
 8019fca:	8992      	ldrh	r2, [r2, #12]
 8019fcc:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8019fd0:	68b8      	ldr	r0, [r7, #8]
 8019fd2:	4798      	blx	r3
#endif /* REGION_EU868 */
}
 8019fd4:	bf00      	nop
 8019fd6:	3714      	adds	r7, #20
 8019fd8:	46bd      	mov	sp, r7
 8019fda:	bd90      	pop	{r4, r7, pc}
 8019fdc:	20004044 	.word	0x20004044
 8019fe0:	20004048 	.word	0x20004048
 8019fe4:	08023310 	.word	0x08023310

08019fe8 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8019fe8:	b480      	push	{r7}
 8019fea:	b085      	sub	sp, #20
 8019fec:	af00      	add	r7, sp, #0
 8019fee:	4603      	mov	r3, r0
 8019ff0:	71fb      	strb	r3, [r7, #7]
 8019ff2:	460b      	mov	r3, r1
 8019ff4:	71bb      	strb	r3, [r7, #6]
 8019ff6:	4613      	mov	r3, r2
 8019ff8:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8019ffa:	79ba      	ldrb	r2, [r7, #6]
 8019ffc:	797b      	ldrb	r3, [r7, #5]
 8019ffe:	1ad3      	subs	r3, r2, r3
 801a000:	b2db      	uxtb	r3, r3
 801a002:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801a004:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a008:	2b00      	cmp	r3, #0
 801a00a:	da01      	bge.n	801a010 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 801a00c:	2300      	movs	r3, #0
 801a00e:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801a010:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 801a012:	4618      	mov	r0, r3
 801a014:	3714      	adds	r7, #20
 801a016:	46bd      	mov	sp, r7
 801a018:	bc80      	pop	{r7}
 801a01a:	4770      	bx	lr

0801a01c <LimitTxPower>:
 */
static RegionNvmDataGroup1_t* RegionNvmGroup1;
static RegionNvmDataGroup2_t* RegionNvmGroup2;

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801a01c:	b580      	push	{r7, lr}
 801a01e:	b084      	sub	sp, #16
 801a020:	af00      	add	r7, sp, #0
 801a022:	603b      	str	r3, [r7, #0]
 801a024:	4603      	mov	r3, r0
 801a026:	71fb      	strb	r3, [r7, #7]
 801a028:	460b      	mov	r3, r1
 801a02a:	71bb      	strb	r3, [r7, #6]
 801a02c:	4613      	mov	r3, r2
 801a02e:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801a030:	79fb      	ldrb	r3, [r7, #7]
 801a032:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 801a034:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801a038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a03c:	4611      	mov	r1, r2
 801a03e:	4618      	mov	r0, r3
 801a040:	f7fe fd73 	bl	8018b2a <RegionCommonLimitTxPower>
 801a044:	4603      	mov	r3, r0
 801a046:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801a048:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a04c:	2b04      	cmp	r3, #4
 801a04e:	d106      	bne.n	801a05e <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801a050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a054:	2b02      	cmp	r3, #2
 801a056:	bfb8      	it	lt
 801a058:	2302      	movlt	r3, #2
 801a05a:	73fb      	strb	r3, [r7, #15]
 801a05c:	e00d      	b.n	801a07a <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801a05e:	2204      	movs	r2, #4
 801a060:	2100      	movs	r1, #0
 801a062:	6838      	ldr	r0, [r7, #0]
 801a064:	f7fe f8ba 	bl	80181dc <RegionCommonCountChannels>
 801a068:	4603      	mov	r3, r0
 801a06a:	2b31      	cmp	r3, #49	; 0x31
 801a06c:	d805      	bhi.n	801a07a <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801a06e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a072:	2b05      	cmp	r3, #5
 801a074:	bfb8      	it	lt
 801a076:	2305      	movlt	r3, #5
 801a078:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801a07a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a07e:	4618      	mov	r0, r3
 801a080:	3710      	adds	r7, #16
 801a082:	46bd      	mov	sp, r7
 801a084:	bd80      	pop	{r7, pc}
	...

0801a088 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 801a088:	b580      	push	{r7, lr}
 801a08a:	b082      	sub	sp, #8
 801a08c:	af00      	add	r7, sp, #0
 801a08e:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801a090:	4b18      	ldr	r3, [pc, #96]	; (801a0f4 <VerifyRfFreq+0x6c>)
 801a092:	6a1b      	ldr	r3, [r3, #32]
 801a094:	6878      	ldr	r0, [r7, #4]
 801a096:	4798      	blx	r3
 801a098:	4603      	mov	r3, r0
 801a09a:	f083 0301 	eor.w	r3, r3, #1
 801a09e:	b2db      	uxtb	r3, r3
 801a0a0:	2b00      	cmp	r3, #0
 801a0a2:	d001      	beq.n	801a0a8 <VerifyRfFreq+0x20>
    {
        return false;
 801a0a4:	2300      	movs	r3, #0
 801a0a6:	e021      	b.n	801a0ec <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801a0a8:	687b      	ldr	r3, [r7, #4]
 801a0aa:	4a13      	ldr	r2, [pc, #76]	; (801a0f8 <VerifyRfFreq+0x70>)
 801a0ac:	4293      	cmp	r3, r2
 801a0ae:	d910      	bls.n	801a0d2 <VerifyRfFreq+0x4a>
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	4a12      	ldr	r2, [pc, #72]	; (801a0fc <VerifyRfFreq+0x74>)
 801a0b4:	4293      	cmp	r3, r2
 801a0b6:	d80c      	bhi.n	801a0d2 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 801a0b8:	687a      	ldr	r2, [r7, #4]
 801a0ba:	4b11      	ldr	r3, [pc, #68]	; (801a100 <VerifyRfFreq+0x78>)
 801a0bc:	4413      	add	r3, r2
 801a0be:	4a11      	ldr	r2, [pc, #68]	; (801a104 <VerifyRfFreq+0x7c>)
 801a0c0:	fba2 1203 	umull	r1, r2, r2, r3
 801a0c4:	0c92      	lsrs	r2, r2, #18
 801a0c6:	4910      	ldr	r1, [pc, #64]	; (801a108 <VerifyRfFreq+0x80>)
 801a0c8:	fb01 f202 	mul.w	r2, r1, r2
 801a0cc:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801a0ce:	2a00      	cmp	r2, #0
 801a0d0:	d001      	beq.n	801a0d6 <VerifyRfFreq+0x4e>
    {
        return false;
 801a0d2:	2300      	movs	r3, #0
 801a0d4:	e00a      	b.n	801a0ec <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801a0d6:	687b      	ldr	r3, [r7, #4]
 801a0d8:	4a0c      	ldr	r2, [pc, #48]	; (801a10c <VerifyRfFreq+0x84>)
 801a0da:	4293      	cmp	r3, r2
 801a0dc:	d903      	bls.n	801a0e6 <VerifyRfFreq+0x5e>
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	4a06      	ldr	r2, [pc, #24]	; (801a0fc <VerifyRfFreq+0x74>)
 801a0e2:	4293      	cmp	r3, r2
 801a0e4:	d901      	bls.n	801a0ea <VerifyRfFreq+0x62>
    {
        return false;
 801a0e6:	2300      	movs	r3, #0
 801a0e8:	e000      	b.n	801a0ec <VerifyRfFreq+0x64>
    }
    return true;
 801a0ea:	2301      	movs	r3, #1
}
 801a0ec:	4618      	mov	r0, r3
 801a0ee:	3708      	adds	r7, #8
 801a0f0:	46bd      	mov	sp, r7
 801a0f2:	bd80      	pop	{r7, pc}
 801a0f4:	08023310 	.word	0x08023310
 801a0f8:	3708709f 	.word	0x3708709f
 801a0fc:	374886e0 	.word	0x374886e0
 801a100:	c8f78f60 	.word	0xc8f78f60
 801a104:	6fd91d85 	.word	0x6fd91d85
 801a108:	000927c0 	.word	0x000927c0
 801a10c:	35c8015f 	.word	0x35c8015f

0801a110 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801a110:	b590      	push	{r4, r7, lr}
 801a112:	b089      	sub	sp, #36	; 0x24
 801a114:	af04      	add	r7, sp, #16
 801a116:	4603      	mov	r3, r0
 801a118:	460a      	mov	r2, r1
 801a11a:	71fb      	strb	r3, [r7, #7]
 801a11c:	4613      	mov	r3, r2
 801a11e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 801a120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a124:	4a0f      	ldr	r2, [pc, #60]	; (801a164 <GetTimeOnAir+0x54>)
 801a126:	5cd3      	ldrb	r3, [r2, r3]
 801a128:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 801a12a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a12e:	490e      	ldr	r1, [pc, #56]	; (801a168 <GetTimeOnAir+0x58>)
 801a130:	4618      	mov	r0, r3
 801a132:	f7fe fd0f 	bl	8018b54 <RegionCommonGetBandwidth>
 801a136:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801a138:	4b0c      	ldr	r3, [pc, #48]	; (801a16c <GetTimeOnAir+0x5c>)
 801a13a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801a13c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a140:	88bb      	ldrh	r3, [r7, #4]
 801a142:	b2db      	uxtb	r3, r3
 801a144:	2101      	movs	r1, #1
 801a146:	9103      	str	r1, [sp, #12]
 801a148:	9302      	str	r3, [sp, #8]
 801a14a:	2300      	movs	r3, #0
 801a14c:	9301      	str	r3, [sp, #4]
 801a14e:	2308      	movs	r3, #8
 801a150:	9300      	str	r3, [sp, #0]
 801a152:	2301      	movs	r3, #1
 801a154:	68b9      	ldr	r1, [r7, #8]
 801a156:	2001      	movs	r0, #1
 801a158:	47a0      	blx	r4
 801a15a:	4603      	mov	r3, r0
}
 801a15c:	4618      	mov	r0, r3
 801a15e:	3714      	adds	r7, #20
 801a160:	46bd      	mov	sp, r7
 801a162:	bd90      	pop	{r4, r7, pc}
 801a164:	0802328c 	.word	0x0802328c
 801a168:	0802329c 	.word	0x0802329c
 801a16c:	08023310 	.word	0x08023310

0801a170 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801a170:	b580      	push	{r7, lr}
 801a172:	b088      	sub	sp, #32
 801a174:	af00      	add	r7, sp, #0
 801a176:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801a178:	2300      	movs	r3, #0
 801a17a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	781b      	ldrb	r3, [r3, #0]
 801a180:	3b01      	subs	r3, #1
 801a182:	2b38      	cmp	r3, #56	; 0x38
 801a184:	f200 813c 	bhi.w	801a400 <RegionUS915GetPhyParam+0x290>
 801a188:	a201      	add	r2, pc, #4	; (adr r2, 801a190 <RegionUS915GetPhyParam+0x20>)
 801a18a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a18e:	bf00      	nop
 801a190:	0801a275 	.word	0x0801a275
 801a194:	0801a27b 	.word	0x0801a27b
 801a198:	0801a401 	.word	0x0801a401
 801a19c:	0801a401 	.word	0x0801a401
 801a1a0:	0801a401 	.word	0x0801a401
 801a1a4:	0801a281 	.word	0x0801a281
 801a1a8:	0801a401 	.word	0x0801a401
 801a1ac:	0801a2bb 	.word	0x0801a2bb
 801a1b0:	0801a401 	.word	0x0801a401
 801a1b4:	0801a2c1 	.word	0x0801a2c1
 801a1b8:	0801a2c7 	.word	0x0801a2c7
 801a1bc:	0801a2cd 	.word	0x0801a2cd
 801a1c0:	0801a2d3 	.word	0x0801a2d3
 801a1c4:	0801a2e3 	.word	0x0801a2e3
 801a1c8:	0801a2f3 	.word	0x0801a2f3
 801a1cc:	0801a2f9 	.word	0x0801a2f9
 801a1d0:	0801a301 	.word	0x0801a301
 801a1d4:	0801a309 	.word	0x0801a309
 801a1d8:	0801a311 	.word	0x0801a311
 801a1dc:	0801a319 	.word	0x0801a319
 801a1e0:	0801a321 	.word	0x0801a321
 801a1e4:	0801a329 	.word	0x0801a329
 801a1e8:	0801a33d 	.word	0x0801a33d
 801a1ec:	0801a343 	.word	0x0801a343
 801a1f0:	0801a349 	.word	0x0801a349
 801a1f4:	0801a34f 	.word	0x0801a34f
 801a1f8:	0801a35b 	.word	0x0801a35b
 801a1fc:	0801a367 	.word	0x0801a367
 801a200:	0801a36d 	.word	0x0801a36d
 801a204:	0801a375 	.word	0x0801a375
 801a208:	0801a37b 	.word	0x0801a37b
 801a20c:	0801a381 	.word	0x0801a381
 801a210:	0801a387 	.word	0x0801a387
 801a214:	0801a287 	.word	0x0801a287
 801a218:	0801a401 	.word	0x0801a401
 801a21c:	0801a401 	.word	0x0801a401
 801a220:	0801a401 	.word	0x0801a401
 801a224:	0801a401 	.word	0x0801a401
 801a228:	0801a401 	.word	0x0801a401
 801a22c:	0801a401 	.word	0x0801a401
 801a230:	0801a401 	.word	0x0801a401
 801a234:	0801a401 	.word	0x0801a401
 801a238:	0801a401 	.word	0x0801a401
 801a23c:	0801a401 	.word	0x0801a401
 801a240:	0801a401 	.word	0x0801a401
 801a244:	0801a401 	.word	0x0801a401
 801a248:	0801a401 	.word	0x0801a401
 801a24c:	0801a38f 	.word	0x0801a38f
 801a250:	0801a3a3 	.word	0x0801a3a3
 801a254:	0801a3b1 	.word	0x0801a3b1
 801a258:	0801a3b7 	.word	0x0801a3b7
 801a25c:	0801a401 	.word	0x0801a401
 801a260:	0801a3bd 	.word	0x0801a3bd
 801a264:	0801a3d1 	.word	0x0801a3d1
 801a268:	0801a3d7 	.word	0x0801a3d7
 801a26c:	0801a3dd 	.word	0x0801a3dd
 801a270:	0801a3ed 	.word	0x0801a3ed
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801a274:	2308      	movs	r3, #8
 801a276:	61bb      	str	r3, [r7, #24]
            break;
 801a278:	e0c3      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801a27a:	2300      	movs	r3, #0
 801a27c:	61bb      	str	r3, [r7, #24]
            break;
 801a27e:	e0c0      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801a280:	2300      	movs	r3, #0
 801a282:	61bb      	str	r3, [r7, #24]
            break;
 801a284:	e0bd      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801a286:	687b      	ldr	r3, [r7, #4]
 801a288:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a28c:	733b      	strb	r3, [r7, #12]
 801a28e:	2304      	movs	r3, #4
 801a290:	737b      	strb	r3, [r7, #13]
 801a292:	2300      	movs	r3, #0
 801a294:	73bb      	strb	r3, [r7, #14]
 801a296:	2348      	movs	r3, #72	; 0x48
 801a298:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801a29a:	4b5d      	ldr	r3, [pc, #372]	; (801a410 <RegionUS915GetPhyParam+0x2a0>)
 801a29c:	681b      	ldr	r3, [r3, #0]
 801a29e:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a2a2:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 801a2a4:	4b5a      	ldr	r3, [pc, #360]	; (801a410 <RegionUS915GetPhyParam+0x2a0>)
 801a2a6:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a2a8:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801a2aa:	f107 030c 	add.w	r3, r7, #12
 801a2ae:	4618      	mov	r0, r3
 801a2b0:	f7fe fbfd 	bl	8018aae <RegionCommonGetNextLowerTxDr>
 801a2b4:	4603      	mov	r3, r0
 801a2b6:	61bb      	str	r3, [r7, #24]
            break;
 801a2b8:	e0a3      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801a2ba:	2300      	movs	r3, #0
 801a2bc:	61bb      	str	r3, [r7, #24]
            break;
 801a2be:	e0a0      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801a2c0:	2300      	movs	r3, #0
 801a2c2:	61bb      	str	r3, [r7, #24]
            break;
 801a2c4:	e09d      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801a2c6:	2340      	movs	r3, #64	; 0x40
 801a2c8:	61bb      	str	r3, [r7, #24]
            break;
 801a2ca:	e09a      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801a2cc:	2320      	movs	r3, #32
 801a2ce:	61bb      	str	r3, [r7, #24]
            break;
 801a2d0:	e097      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801a2d2:	687b      	ldr	r3, [r7, #4]
 801a2d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a2d8:	461a      	mov	r2, r3
 801a2da:	4b4e      	ldr	r3, [pc, #312]	; (801a414 <RegionUS915GetPhyParam+0x2a4>)
 801a2dc:	5c9b      	ldrb	r3, [r3, r2]
 801a2de:	61bb      	str	r3, [r7, #24]
            break;
 801a2e0:	e08f      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801a2e2:	687b      	ldr	r3, [r7, #4]
 801a2e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a2e8:	461a      	mov	r2, r3
 801a2ea:	4b4b      	ldr	r3, [pc, #300]	; (801a418 <RegionUS915GetPhyParam+0x2a8>)
 801a2ec:	5c9b      	ldrb	r3, [r3, r2]
 801a2ee:	61bb      	str	r3, [r7, #24]
            break;
 801a2f0:	e087      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801a2f2:	2300      	movs	r3, #0
 801a2f4:	61bb      	str	r3, [r7, #24]
            break;
 801a2f6:	e084      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801a2f8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801a2fc:	61bb      	str	r3, [r7, #24]
            break;
 801a2fe:	e080      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801a300:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a304:	61bb      	str	r3, [r7, #24]
            break;
 801a306:	e07c      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801a308:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801a30c:	61bb      	str	r3, [r7, #24]
            break;
 801a30e:	e078      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801a310:	f241 3388 	movw	r3, #5000	; 0x1388
 801a314:	61bb      	str	r3, [r7, #24]
            break;
 801a316:	e074      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801a318:	f241 7370 	movw	r3, #6000	; 0x1770
 801a31c:	61bb      	str	r3, [r7, #24]
            break;
 801a31e:	e070      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 801a320:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801a324:	61bb      	str	r3, [r7, #24]
            break;
 801a326:	e06c      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 801a328:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801a32c:	483b      	ldr	r0, [pc, #236]	; (801a41c <RegionUS915GetPhyParam+0x2ac>)
 801a32e:	f001 f90b 	bl	801b548 <randr>
 801a332:	4603      	mov	r3, r0
 801a334:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801a338:	61bb      	str	r3, [r7, #24]
            break;
 801a33a:	e062      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 801a33c:	2300      	movs	r3, #0
 801a33e:	61bb      	str	r3, [r7, #24]
            break;
 801a340:	e05f      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801a342:	4b37      	ldr	r3, [pc, #220]	; (801a420 <RegionUS915GetPhyParam+0x2b0>)
 801a344:	61bb      	str	r3, [r7, #24]
            break;
 801a346:	e05c      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801a348:	2308      	movs	r3, #8
 801a34a:	61bb      	str	r3, [r7, #24]
            break;
 801a34c:	e059      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801a34e:	4b30      	ldr	r3, [pc, #192]	; (801a410 <RegionUS915GetPhyParam+0x2a0>)
 801a350:	681b      	ldr	r3, [r3, #0]
 801a352:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801a356:	61bb      	str	r3, [r7, #24]
            break;
 801a358:	e053      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 801a35a:	4b2d      	ldr	r3, [pc, #180]	; (801a410 <RegionUS915GetPhyParam+0x2a0>)
 801a35c:	681b      	ldr	r3, [r3, #0]
 801a35e:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801a362:	61bb      	str	r3, [r7, #24]
            break;
 801a364:	e04d      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801a366:	2348      	movs	r3, #72	; 0x48
 801a368:	61bb      	str	r3, [r7, #24]
            break;
 801a36a:	e04a      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 801a36c:	4b28      	ldr	r3, [pc, #160]	; (801a410 <RegionUS915GetPhyParam+0x2a0>)
 801a36e:	681b      	ldr	r3, [r3, #0]
 801a370:	61bb      	str	r3, [r7, #24]
            break;
 801a372:	e046      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 801a374:	2300      	movs	r3, #0
 801a376:	61bb      	str	r3, [r7, #24]
            break;
 801a378:	e043      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 801a37a:	2300      	movs	r3, #0
 801a37c:	61bb      	str	r3, [r7, #24]
            break;
 801a37e:	e040      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801a380:	4b28      	ldr	r3, [pc, #160]	; (801a424 <RegionUS915GetPhyParam+0x2b4>)
 801a382:	61bb      	str	r3, [r7, #24]
            break;
 801a384:	e03d      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801a386:	f04f 0300 	mov.w	r3, #0
 801a38a:	61bb      	str	r3, [r7, #24]
            break;
 801a38c:	e039      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a38e:	687b      	ldr	r3, [r7, #4]
 801a390:	791b      	ldrb	r3, [r3, #4]
 801a392:	4a25      	ldr	r2, [pc, #148]	; (801a428 <RegionUS915GetPhyParam+0x2b8>)
 801a394:	4922      	ldr	r1, [pc, #136]	; (801a420 <RegionUS915GetPhyParam+0x2b0>)
 801a396:	4618      	mov	r0, r3
 801a398:	f7fd fcfb 	bl	8017d92 <RegionBaseUSCalcDownlinkFrequency>
 801a39c:	4603      	mov	r3, r0
 801a39e:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a3a0:	e02f      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801a3a2:	2317      	movs	r3, #23
 801a3a4:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801a3a6:	2305      	movs	r3, #5
 801a3a8:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801a3aa:	2303      	movs	r3, #3
 801a3ac:	76bb      	strb	r3, [r7, #26]
            break;
 801a3ae:	e028      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801a3b0:	2308      	movs	r3, #8
 801a3b2:	61bb      	str	r3, [r7, #24]
            break;
 801a3b4:	e025      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a3b6:	2308      	movs	r3, #8
 801a3b8:	61bb      	str	r3, [r7, #24]
            break;
 801a3ba:	e022      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a3bc:	687b      	ldr	r3, [r7, #4]
 801a3be:	791b      	ldrb	r3, [r3, #4]
 801a3c0:	4a19      	ldr	r2, [pc, #100]	; (801a428 <RegionUS915GetPhyParam+0x2b8>)
 801a3c2:	4917      	ldr	r1, [pc, #92]	; (801a420 <RegionUS915GetPhyParam+0x2b0>)
 801a3c4:	4618      	mov	r0, r3
 801a3c6:	f7fd fce4 	bl	8017d92 <RegionBaseUSCalcDownlinkFrequency>
 801a3ca:	4603      	mov	r3, r0
 801a3cc:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a3ce:	e018      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801a3d0:	2308      	movs	r3, #8
 801a3d2:	61bb      	str	r3, [r7, #24]
            break;
 801a3d4:	e015      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a3d6:	2308      	movs	r3, #8
 801a3d8:	61bb      	str	r3, [r7, #24]
            break;
 801a3da:	e012      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801a3dc:	687b      	ldr	r3, [r7, #4]
 801a3de:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a3e2:	461a      	mov	r2, r3
 801a3e4:	4b11      	ldr	r3, [pc, #68]	; (801a42c <RegionUS915GetPhyParam+0x2bc>)
 801a3e6:	5c9b      	ldrb	r3, [r3, r2]
 801a3e8:	61bb      	str	r3, [r7, #24]
            break;
 801a3ea:	e00a      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 801a3ec:	687b      	ldr	r3, [r7, #4]
 801a3ee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a3f2:	490f      	ldr	r1, [pc, #60]	; (801a430 <RegionUS915GetPhyParam+0x2c0>)
 801a3f4:	4618      	mov	r0, r3
 801a3f6:	f7fe fbad 	bl	8018b54 <RegionCommonGetBandwidth>
 801a3fa:	4603      	mov	r3, r0
 801a3fc:	61bb      	str	r3, [r7, #24]
            break;
 801a3fe:	e000      	b.n	801a402 <RegionUS915GetPhyParam+0x292>
        }
        default:
        {
            break;
 801a400:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 801a402:	69bb      	ldr	r3, [r7, #24]
 801a404:	61fb      	str	r3, [r7, #28]
 801a406:	69fb      	ldr	r3, [r7, #28]
}
 801a408:	4618      	mov	r0, r3
 801a40a:	3720      	adds	r7, #32
 801a40c:	46bd      	mov	sp, r7
 801a40e:	bd80      	pop	{r7, pc}
 801a410:	20004050 	.word	0x20004050
 801a414:	080232f0 	.word	0x080232f0
 801a418:	08023300 	.word	0x08023300
 801a41c:	fffffc18 	.word	0xfffffc18
 801a420:	370870a0 	.word	0x370870a0
 801a424:	4200999a 	.word	0x4200999a
 801a428:	000927c0 	.word	0x000927c0
 801a42c:	0802328c 	.word	0x0802328c
 801a430:	0802329c 	.word	0x0802329c

0801a434 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801a434:	b590      	push	{r4, r7, lr}
 801a436:	b085      	sub	sp, #20
 801a438:	af02      	add	r7, sp, #8
 801a43a:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 801a43c:	4b11      	ldr	r3, [pc, #68]	; (801a484 <RegionUS915SetBandTxDone+0x50>)
 801a43e:	681a      	ldr	r2, [r3, #0]
 801a440:	4b11      	ldr	r3, [pc, #68]	; (801a488 <RegionUS915SetBandTxDone+0x54>)
 801a442:	6819      	ldr	r1, [r3, #0]
 801a444:	687b      	ldr	r3, [r7, #4]
 801a446:	781b      	ldrb	r3, [r3, #0]
 801a448:	4618      	mov	r0, r3
 801a44a:	4603      	mov	r3, r0
 801a44c:	005b      	lsls	r3, r3, #1
 801a44e:	4403      	add	r3, r0
 801a450:	009b      	lsls	r3, r3, #2
 801a452:	440b      	add	r3, r1
 801a454:	3309      	adds	r3, #9
 801a456:	781b      	ldrb	r3, [r3, #0]
 801a458:	4619      	mov	r1, r3
 801a45a:	460b      	mov	r3, r1
 801a45c:	005b      	lsls	r3, r3, #1
 801a45e:	440b      	add	r3, r1
 801a460:	00db      	lsls	r3, r3, #3
 801a462:	18d0      	adds	r0, r2, r3
 801a464:	687b      	ldr	r3, [r7, #4]
 801a466:	6899      	ldr	r1, [r3, #8]
 801a468:	687b      	ldr	r3, [r7, #4]
 801a46a:	785c      	ldrb	r4, [r3, #1]
 801a46c:	687b      	ldr	r3, [r7, #4]
 801a46e:	691a      	ldr	r2, [r3, #16]
 801a470:	9200      	str	r2, [sp, #0]
 801a472:	68db      	ldr	r3, [r3, #12]
 801a474:	4622      	mov	r2, r4
 801a476:	f7fd ff03 	bl	8018280 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_US915 */
}
 801a47a:	bf00      	nop
 801a47c:	370c      	adds	r7, #12
 801a47e:	46bd      	mov	sp, r7
 801a480:	bd90      	pop	{r4, r7, pc}
 801a482:	bf00      	nop
 801a484:	2000404c 	.word	0x2000404c
 801a488:	20004050 	.word	0x20004050

0801a48c <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801a48c:	b580      	push	{r7, lr}
 801a48e:	b08a      	sub	sp, #40	; 0x28
 801a490:	af00      	add	r7, sp, #0
 801a492:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 801a494:	2301      	movs	r3, #1
 801a496:	81bb      	strh	r3, [r7, #12]
 801a498:	2300      	movs	r3, #0
 801a49a:	73bb      	strb	r3, [r7, #14]
 801a49c:	2300      	movs	r3, #0
 801a49e:	613b      	str	r3, [r7, #16]
 801a4a0:	2300      	movs	r3, #0
 801a4a2:	617b      	str	r3, [r7, #20]
 801a4a4:	2300      	movs	r3, #0
 801a4a6:	61bb      	str	r3, [r7, #24]
 801a4a8:	2300      	movs	r3, #0
 801a4aa:	61fb      	str	r3, [r7, #28]
 801a4ac:	2300      	movs	r3, #0
 801a4ae:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 801a4b2:	687b      	ldr	r3, [r7, #4]
 801a4b4:	7a1b      	ldrb	r3, [r3, #8]
 801a4b6:	2b00      	cmp	r3, #0
 801a4b8:	d007      	beq.n	801a4ca <RegionUS915InitDefaults+0x3e>
 801a4ba:	2b00      	cmp	r3, #0
 801a4bc:	f2c0 8106 	blt.w	801a6cc <RegionUS915InitDefaults+0x240>
 801a4c0:	3b01      	subs	r3, #1
 801a4c2:	2b01      	cmp	r3, #1
 801a4c4:	f200 8102 	bhi.w	801a6cc <RegionUS915InitDefaults+0x240>
 801a4c8:	e0ce      	b.n	801a668 <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801a4ca:	687b      	ldr	r3, [r7, #4]
 801a4cc:	681b      	ldr	r3, [r3, #0]
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	f000 80fe 	beq.w	801a6d0 <RegionUS915InitDefaults+0x244>
 801a4d4:	687b      	ldr	r3, [r7, #4]
 801a4d6:	685b      	ldr	r3, [r3, #4]
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	f000 80f9 	beq.w	801a6d0 <RegionUS915InitDefaults+0x244>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 801a4de:	687b      	ldr	r3, [r7, #4]
 801a4e0:	681b      	ldr	r3, [r3, #0]
 801a4e2:	4a7d      	ldr	r2, [pc, #500]	; (801a6d8 <RegionUS915InitDefaults+0x24c>)
 801a4e4:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801a4e6:	687b      	ldr	r3, [r7, #4]
 801a4e8:	685b      	ldr	r3, [r3, #4]
 801a4ea:	4a7c      	ldr	r2, [pc, #496]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a4ec:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801a4ee:	4b7a      	ldr	r3, [pc, #488]	; (801a6d8 <RegionUS915InitDefaults+0x24c>)
 801a4f0:	681b      	ldr	r3, [r3, #0]
 801a4f2:	2200      	movs	r2, #0
 801a4f4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 801a4f8:	4b77      	ldr	r3, [pc, #476]	; (801a6d8 <RegionUS915InitDefaults+0x24c>)
 801a4fa:	681b      	ldr	r3, [r3, #0]
 801a4fc:	2200      	movs	r2, #0
 801a4fe:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801a502:	4b75      	ldr	r3, [pc, #468]	; (801a6d8 <RegionUS915InitDefaults+0x24c>)
 801a504:	681b      	ldr	r3, [r3, #0]
 801a506:	4618      	mov	r0, r3
 801a508:	f107 030c 	add.w	r3, r7, #12
 801a50c:	2218      	movs	r2, #24
 801a50e:	4619      	mov	r1, r3
 801a510:	f001 f831 	bl	801b576 <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a514:	2300      	movs	r3, #0
 801a516:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a51a:	e02e      	b.n	801a57a <RegionUS915InitDefaults+0xee>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 801a51c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a520:	4a6f      	ldr	r2, [pc, #444]	; (801a6e0 <RegionUS915InitDefaults+0x254>)
 801a522:	fb03 f202 	mul.w	r2, r3, r2
 801a526:	4b6f      	ldr	r3, [pc, #444]	; (801a6e4 <RegionUS915InitDefaults+0x258>)
 801a528:	4413      	add	r3, r2
 801a52a:	4a6c      	ldr	r2, [pc, #432]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a52c:	6811      	ldr	r1, [r2, #0]
 801a52e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a532:	4618      	mov	r0, r3
 801a534:	4613      	mov	r3, r2
 801a536:	005b      	lsls	r3, r3, #1
 801a538:	4413      	add	r3, r2
 801a53a:	009b      	lsls	r3, r3, #2
 801a53c:	440b      	add	r3, r1
 801a53e:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801a540:	4b66      	ldr	r3, [pc, #408]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a542:	6819      	ldr	r1, [r3, #0]
 801a544:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a548:	4613      	mov	r3, r2
 801a54a:	005b      	lsls	r3, r3, #1
 801a54c:	4413      	add	r3, r2
 801a54e:	009b      	lsls	r3, r3, #2
 801a550:	440b      	add	r3, r1
 801a552:	3308      	adds	r3, #8
 801a554:	2230      	movs	r2, #48	; 0x30
 801a556:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a558:	4b60      	ldr	r3, [pc, #384]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a55a:	6819      	ldr	r1, [r3, #0]
 801a55c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a560:	4613      	mov	r3, r2
 801a562:	005b      	lsls	r3, r3, #1
 801a564:	4413      	add	r3, r2
 801a566:	009b      	lsls	r3, r3, #2
 801a568:	440b      	add	r3, r1
 801a56a:	3309      	adds	r3, #9
 801a56c:	2200      	movs	r2, #0
 801a56e:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a570:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a574:	3301      	adds	r3, #1
 801a576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a57a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a57e:	2b3f      	cmp	r3, #63	; 0x3f
 801a580:	d9cc      	bls.n	801a51c <RegionUS915InitDefaults+0x90>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a582:	2340      	movs	r3, #64	; 0x40
 801a584:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a588:	e02f      	b.n	801a5ea <RegionUS915InitDefaults+0x15e>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801a58a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a58e:	3b40      	subs	r3, #64	; 0x40
 801a590:	4a55      	ldr	r2, [pc, #340]	; (801a6e8 <RegionUS915InitDefaults+0x25c>)
 801a592:	fb03 f202 	mul.w	r2, r3, r2
 801a596:	4b55      	ldr	r3, [pc, #340]	; (801a6ec <RegionUS915InitDefaults+0x260>)
 801a598:	4413      	add	r3, r2
 801a59a:	4a50      	ldr	r2, [pc, #320]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a59c:	6811      	ldr	r1, [r2, #0]
 801a59e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801a5a2:	4618      	mov	r0, r3
 801a5a4:	4613      	mov	r3, r2
 801a5a6:	005b      	lsls	r3, r3, #1
 801a5a8:	4413      	add	r3, r2
 801a5aa:	009b      	lsls	r3, r3, #2
 801a5ac:	440b      	add	r3, r1
 801a5ae:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801a5b0:	4b4a      	ldr	r3, [pc, #296]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a5b2:	6819      	ldr	r1, [r3, #0]
 801a5b4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801a5b8:	4613      	mov	r3, r2
 801a5ba:	005b      	lsls	r3, r3, #1
 801a5bc:	4413      	add	r3, r2
 801a5be:	009b      	lsls	r3, r3, #2
 801a5c0:	440b      	add	r3, r1
 801a5c2:	3308      	adds	r3, #8
 801a5c4:	2244      	movs	r2, #68	; 0x44
 801a5c6:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a5c8:	4b44      	ldr	r3, [pc, #272]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a5ca:	6819      	ldr	r1, [r3, #0]
 801a5cc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801a5d0:	4613      	mov	r3, r2
 801a5d2:	005b      	lsls	r3, r3, #1
 801a5d4:	4413      	add	r3, r2
 801a5d6:	009b      	lsls	r3, r3, #2
 801a5d8:	440b      	add	r3, r1
 801a5da:	3309      	adds	r3, #9
 801a5dc:	2200      	movs	r2, #0
 801a5de:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a5e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a5e4:	3301      	adds	r3, #1
 801a5e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a5ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a5ee:	2b47      	cmp	r3, #71	; 0x47
 801a5f0:	d9cb      	bls.n	801a58a <RegionUS915InitDefaults+0xfe>
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0x0000;
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0x0000;
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x0001;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 801a5f2:	4b3a      	ldr	r3, [pc, #232]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a5f4:	681b      	ldr	r3, [r3, #0]
 801a5f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a5fa:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 801a5fe:	4b37      	ldr	r3, [pc, #220]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a600:	681b      	ldr	r3, [r3, #0]
 801a602:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a606:	f8a3 236e 	strh.w	r2, [r3, #878]	; 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 801a60a:	4b34      	ldr	r3, [pc, #208]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a60c:	681b      	ldr	r3, [r3, #0]
 801a60e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a612:	f8a3 2370 	strh.w	r2, [r3, #880]	; 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 801a616:	4b31      	ldr	r3, [pc, #196]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a618:	681b      	ldr	r3, [r3, #0]
 801a61a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a61e:	f8a3 2372 	strh.w	r2, [r3, #882]	; 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 801a622:	4b2e      	ldr	r3, [pc, #184]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a624:	681b      	ldr	r3, [r3, #0]
 801a626:	22ff      	movs	r2, #255	; 0xff
 801a628:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a62c:	4b2b      	ldr	r3, [pc, #172]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a62e:	681b      	ldr	r3, [r3, #0]
 801a630:	2200      	movs	r2, #0
 801a632:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a636:	4b29      	ldr	r3, [pc, #164]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a638:	681b      	ldr	r3, [r3, #0]
 801a63a:	f503 7058 	add.w	r0, r3, #864	; 0x360
 801a63e:	4b27      	ldr	r3, [pc, #156]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a640:	681b      	ldr	r3, [r3, #0]
 801a642:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801a646:	2206      	movs	r2, #6
 801a648:	4619      	mov	r1, r3
 801a64a:	f7fd fdf3 	bl	8018234 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a64e:	4b22      	ldr	r3, [pc, #136]	; (801a6d8 <RegionUS915InitDefaults+0x24c>)
 801a650:	681b      	ldr	r3, [r3, #0]
 801a652:	f103 0090 	add.w	r0, r3, #144	; 0x90
 801a656:	4b21      	ldr	r3, [pc, #132]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a658:	681b      	ldr	r3, [r3, #0]
 801a65a:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801a65e:	2206      	movs	r2, #6
 801a660:	4619      	mov	r1, r3
 801a662:	f7fd fde7 	bl	8018234 <RegionCommonChanMaskCopy>
            break;
 801a666:	e034      	b.n	801a6d2 <RegionUS915InitDefaults+0x246>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a668:	4b1c      	ldr	r3, [pc, #112]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a66a:	681b      	ldr	r3, [r3, #0]
 801a66c:	f503 7058 	add.w	r0, r3, #864	; 0x360
 801a670:	4b1a      	ldr	r3, [pc, #104]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a672:	681b      	ldr	r3, [r3, #0]
 801a674:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801a678:	2206      	movs	r2, #6
 801a67a:	4619      	mov	r1, r3
 801a67c:	f7fd fdda 	bl	8018234 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a680:	2300      	movs	r3, #0
 801a682:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801a686:	e01c      	b.n	801a6c2 <RegionUS915InitDefaults+0x236>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a688:	4b13      	ldr	r3, [pc, #76]	; (801a6d8 <RegionUS915InitDefaults+0x24c>)
 801a68a:	681b      	ldr	r3, [r3, #0]
 801a68c:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801a690:	3248      	adds	r2, #72	; 0x48
 801a692:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a696:	4b11      	ldr	r3, [pc, #68]	; (801a6dc <RegionUS915InitDefaults+0x250>)
 801a698:	681b      	ldr	r3, [r3, #0]
 801a69a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801a69e:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a6a2:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a6a6:	4b0c      	ldr	r3, [pc, #48]	; (801a6d8 <RegionUS915InitDefaults+0x24c>)
 801a6a8:	681b      	ldr	r3, [r3, #0]
 801a6aa:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801a6ae:	4001      	ands	r1, r0
 801a6b0:	b289      	uxth	r1, r1
 801a6b2:	3248      	adds	r2, #72	; 0x48
 801a6b4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a6b8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801a6bc:	3301      	adds	r3, #1
 801a6be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801a6c2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801a6c6:	2b05      	cmp	r3, #5
 801a6c8:	d9de      	bls.n	801a688 <RegionUS915InitDefaults+0x1fc>
            }
            break;
 801a6ca:	e002      	b.n	801a6d2 <RegionUS915InitDefaults+0x246>
        }
        default:
        {
            break;
 801a6cc:	bf00      	nop
 801a6ce:	e000      	b.n	801a6d2 <RegionUS915InitDefaults+0x246>
                return;
 801a6d0:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 801a6d2:	3728      	adds	r7, #40	; 0x28
 801a6d4:	46bd      	mov	sp, r7
 801a6d6:	bd80      	pop	{r7, pc}
 801a6d8:	2000404c 	.word	0x2000404c
 801a6dc:	20004050 	.word	0x20004050
 801a6e0:	00030d40 	.word	0x00030d40
 801a6e4:	35c80160 	.word	0x35c80160
 801a6e8:	00186a00 	.word	0x00186a00
 801a6ec:	35d2afc0 	.word	0x35d2afc0

0801a6f0 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a6f0:	b580      	push	{r7, lr}
 801a6f2:	b082      	sub	sp, #8
 801a6f4:	af00      	add	r7, sp, #0
 801a6f6:	6078      	str	r0, [r7, #4]
 801a6f8:	460b      	mov	r3, r1
 801a6fa:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 801a6fc:	78fb      	ldrb	r3, [r7, #3]
 801a6fe:	2b0f      	cmp	r3, #15
 801a700:	d858      	bhi.n	801a7b4 <RegionUS915Verify+0xc4>
 801a702:	a201      	add	r2, pc, #4	; (adr r2, 801a708 <RegionUS915Verify+0x18>)
 801a704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a708:	0801a749 	.word	0x0801a749
 801a70c:	0801a7b5 	.word	0x0801a7b5
 801a710:	0801a7b5 	.word	0x0801a7b5
 801a714:	0801a7b5 	.word	0x0801a7b5
 801a718:	0801a7b5 	.word	0x0801a7b5
 801a71c:	0801a757 	.word	0x0801a757
 801a720:	0801a757 	.word	0x0801a757
 801a724:	0801a775 	.word	0x0801a775
 801a728:	0801a7b5 	.word	0x0801a7b5
 801a72c:	0801a793 	.word	0x0801a793
 801a730:	0801a793 	.word	0x0801a793
 801a734:	0801a7b5 	.word	0x0801a7b5
 801a738:	0801a7b5 	.word	0x0801a7b5
 801a73c:	0801a7b5 	.word	0x0801a7b5
 801a740:	0801a7b5 	.word	0x0801a7b5
 801a744:	0801a7b1 	.word	0x0801a7b1
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801a748:	687b      	ldr	r3, [r7, #4]
 801a74a:	681b      	ldr	r3, [r3, #0]
 801a74c:	4618      	mov	r0, r3
 801a74e:	f7ff fc9b 	bl	801a088 <VerifyRfFreq>
 801a752:	4603      	mov	r3, r0
 801a754:	e02f      	b.n	801a7b6 <RegionUS915Verify+0xc6>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801a756:	687b      	ldr	r3, [r7, #4]
 801a758:	f993 3000 	ldrsb.w	r3, [r3]
 801a75c:	2204      	movs	r2, #4
 801a75e:	2100      	movs	r1, #0
 801a760:	4618      	mov	r0, r3
 801a762:	f7fd fcea 	bl	801813a <RegionCommonValueInRange>
 801a766:	4603      	mov	r3, r0
 801a768:	2b00      	cmp	r3, #0
 801a76a:	bf14      	ite	ne
 801a76c:	2301      	movne	r3, #1
 801a76e:	2300      	moveq	r3, #0
 801a770:	b2db      	uxtb	r3, r3
 801a772:	e020      	b.n	801a7b6 <RegionUS915Verify+0xc6>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801a774:	687b      	ldr	r3, [r7, #4]
 801a776:	f993 3000 	ldrsb.w	r3, [r3]
 801a77a:	220d      	movs	r2, #13
 801a77c:	2108      	movs	r1, #8
 801a77e:	4618      	mov	r0, r3
 801a780:	f7fd fcdb 	bl	801813a <RegionCommonValueInRange>
 801a784:	4603      	mov	r3, r0
 801a786:	2b00      	cmp	r3, #0
 801a788:	bf14      	ite	ne
 801a78a:	2301      	movne	r3, #1
 801a78c:	2300      	moveq	r3, #0
 801a78e:	b2db      	uxtb	r3, r3
 801a790:	e011      	b.n	801a7b6 <RegionUS915Verify+0xc6>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801a792:	687b      	ldr	r3, [r7, #4]
 801a794:	f993 3000 	ldrsb.w	r3, [r3]
 801a798:	220e      	movs	r2, #14
 801a79a:	2100      	movs	r1, #0
 801a79c:	4618      	mov	r0, r3
 801a79e:	f7fd fccc 	bl	801813a <RegionCommonValueInRange>
 801a7a2:	4603      	mov	r3, r0
 801a7a4:	2b00      	cmp	r3, #0
 801a7a6:	bf14      	ite	ne
 801a7a8:	2301      	movne	r3, #1
 801a7aa:	2300      	moveq	r3, #0
 801a7ac:	b2db      	uxtb	r3, r3
 801a7ae:	e002      	b.n	801a7b6 <RegionUS915Verify+0xc6>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801a7b0:	2300      	movs	r3, #0
 801a7b2:	e000      	b.n	801a7b6 <RegionUS915Verify+0xc6>
        }
        default:
            return false;
 801a7b4:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 801a7b6:	4618      	mov	r0, r3
 801a7b8:	3708      	adds	r7, #8
 801a7ba:	46bd      	mov	sp, r7
 801a7bc:	bd80      	pop	{r7, pc}
 801a7be:	bf00      	nop

0801a7c0 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801a7c0:	b480      	push	{r7}
 801a7c2:	b085      	sub	sp, #20
 801a7c4:	af00      	add	r7, sp, #0
 801a7c6:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801a7c8:	687b      	ldr	r3, [r7, #4]
 801a7ca:	791b      	ldrb	r3, [r3, #4]
 801a7cc:	2b10      	cmp	r3, #16
 801a7ce:	d162      	bne.n	801a896 <RegionUS915ApplyCFList+0xd6>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801a7d0:	687b      	ldr	r3, [r7, #4]
 801a7d2:	681b      	ldr	r3, [r3, #0]
 801a7d4:	330f      	adds	r3, #15
 801a7d6:	781b      	ldrb	r3, [r3, #0]
 801a7d8:	2b01      	cmp	r3, #1
 801a7da:	d15e      	bne.n	801a89a <RegionUS915ApplyCFList+0xda>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a7dc:	2300      	movs	r3, #0
 801a7de:	73fb      	strb	r3, [r7, #15]
 801a7e0:	2300      	movs	r3, #0
 801a7e2:	73bb      	strb	r3, [r7, #14]
 801a7e4:	e053      	b.n	801a88e <RegionUS915ApplyCFList+0xce>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801a7e6:	687b      	ldr	r3, [r7, #4]
 801a7e8:	681a      	ldr	r2, [r3, #0]
 801a7ea:	7bbb      	ldrb	r3, [r7, #14]
 801a7ec:	4413      	add	r3, r2
 801a7ee:	7819      	ldrb	r1, [r3, #0]
 801a7f0:	4b2c      	ldr	r3, [pc, #176]	; (801a8a4 <RegionUS915ApplyCFList+0xe4>)
 801a7f2:	681b      	ldr	r3, [r3, #0]
 801a7f4:	7bfa      	ldrb	r2, [r7, #15]
 801a7f6:	b289      	uxth	r1, r1
 801a7f8:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a7fc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801a800:	4b28      	ldr	r3, [pc, #160]	; (801a8a4 <RegionUS915ApplyCFList+0xe4>)
 801a802:	681b      	ldr	r3, [r3, #0]
 801a804:	7bfa      	ldrb	r2, [r7, #15]
 801a806:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a80a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a80e:	687b      	ldr	r3, [r7, #4]
 801a810:	681a      	ldr	r2, [r3, #0]
 801a812:	7bbb      	ldrb	r3, [r7, #14]
 801a814:	3301      	adds	r3, #1
 801a816:	4413      	add	r3, r2
 801a818:	781b      	ldrb	r3, [r3, #0]
 801a81a:	b29b      	uxth	r3, r3
 801a81c:	021b      	lsls	r3, r3, #8
 801a81e:	b299      	uxth	r1, r3
 801a820:	4b20      	ldr	r3, [pc, #128]	; (801a8a4 <RegionUS915ApplyCFList+0xe4>)
 801a822:	681b      	ldr	r3, [r3, #0]
 801a824:	7bfa      	ldrb	r2, [r7, #15]
 801a826:	4301      	orrs	r1, r0
 801a828:	b289      	uxth	r1, r1
 801a82a:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a82e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801a832:	7bfb      	ldrb	r3, [r7, #15]
 801a834:	2b04      	cmp	r3, #4
 801a836:	d10f      	bne.n	801a858 <RegionUS915ApplyCFList+0x98>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801a838:	4b1a      	ldr	r3, [pc, #104]	; (801a8a4 <RegionUS915ApplyCFList+0xe4>)
 801a83a:	681b      	ldr	r3, [r3, #0]
 801a83c:	7bfa      	ldrb	r2, [r7, #15]
 801a83e:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a842:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a846:	4b17      	ldr	r3, [pc, #92]	; (801a8a4 <RegionUS915ApplyCFList+0xe4>)
 801a848:	681b      	ldr	r3, [r3, #0]
 801a84a:	7bfa      	ldrb	r2, [r7, #15]
 801a84c:	b2c9      	uxtb	r1, r1
 801a84e:	b289      	uxth	r1, r1
 801a850:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a854:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801a858:	4b13      	ldr	r3, [pc, #76]	; (801a8a8 <RegionUS915ApplyCFList+0xe8>)
 801a85a:	681b      	ldr	r3, [r3, #0]
 801a85c:	7bfa      	ldrb	r2, [r7, #15]
 801a85e:	3248      	adds	r2, #72	; 0x48
 801a860:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a864:	4b0f      	ldr	r3, [pc, #60]	; (801a8a4 <RegionUS915ApplyCFList+0xe4>)
 801a866:	681b      	ldr	r3, [r3, #0]
 801a868:	7bfa      	ldrb	r2, [r7, #15]
 801a86a:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a86e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a872:	4b0d      	ldr	r3, [pc, #52]	; (801a8a8 <RegionUS915ApplyCFList+0xe8>)
 801a874:	681b      	ldr	r3, [r3, #0]
 801a876:	7bfa      	ldrb	r2, [r7, #15]
 801a878:	4001      	ands	r1, r0
 801a87a:	b289      	uxth	r1, r1
 801a87c:	3248      	adds	r2, #72	; 0x48
 801a87e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a882:	7bfb      	ldrb	r3, [r7, #15]
 801a884:	3301      	adds	r3, #1
 801a886:	73fb      	strb	r3, [r7, #15]
 801a888:	7bbb      	ldrb	r3, [r7, #14]
 801a88a:	3302      	adds	r3, #2
 801a88c:	73bb      	strb	r3, [r7, #14]
 801a88e:	7bfb      	ldrb	r3, [r7, #15]
 801a890:	2b04      	cmp	r3, #4
 801a892:	d9a8      	bls.n	801a7e6 <RegionUS915ApplyCFList+0x26>
 801a894:	e002      	b.n	801a89c <RegionUS915ApplyCFList+0xdc>
        return;
 801a896:	bf00      	nop
 801a898:	e000      	b.n	801a89c <RegionUS915ApplyCFList+0xdc>
        return;
 801a89a:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 801a89c:	3714      	adds	r7, #20
 801a89e:	46bd      	mov	sp, r7
 801a8a0:	bc80      	pop	{r7}
 801a8a2:	4770      	bx	lr
 801a8a4:	20004050 	.word	0x20004050
 801a8a8:	2000404c 	.word	0x2000404c

0801a8ac <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801a8ac:	b580      	push	{r7, lr}
 801a8ae:	b084      	sub	sp, #16
 801a8b0:	af00      	add	r7, sp, #0
 801a8b2:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801a8b4:	687b      	ldr	r3, [r7, #4]
 801a8b6:	681b      	ldr	r3, [r3, #0]
 801a8b8:	2204      	movs	r2, #4
 801a8ba:	2100      	movs	r1, #0
 801a8bc:	4618      	mov	r0, r3
 801a8be:	f7fd fc8d 	bl	80181dc <RegionCommonCountChannels>
 801a8c2:	4603      	mov	r3, r0
 801a8c4:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801a8c6:	7bbb      	ldrb	r3, [r7, #14]
 801a8c8:	2b01      	cmp	r3, #1
 801a8ca:	d804      	bhi.n	801a8d6 <RegionUS915ChanMaskSet+0x2a>
 801a8cc:	7bbb      	ldrb	r3, [r7, #14]
 801a8ce:	2b00      	cmp	r3, #0
 801a8d0:	d001      	beq.n	801a8d6 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801a8d2:	2300      	movs	r3, #0
 801a8d4:	e04c      	b.n	801a970 <RegionUS915ChanMaskSet+0xc4>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801a8d6:	687b      	ldr	r3, [r7, #4]
 801a8d8:	791b      	ldrb	r3, [r3, #4]
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	d002      	beq.n	801a8e4 <RegionUS915ChanMaskSet+0x38>
 801a8de:	2b01      	cmp	r3, #1
 801a8e0:	d038      	beq.n	801a954 <RegionUS915ChanMaskSet+0xa8>
 801a8e2:	e042      	b.n	801a96a <RegionUS915ChanMaskSet+0xbe>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a8e4:	4b24      	ldr	r3, [pc, #144]	; (801a978 <RegionUS915ChanMaskSet+0xcc>)
 801a8e6:	681b      	ldr	r3, [r3, #0]
 801a8e8:	f503 7058 	add.w	r0, r3, #864	; 0x360
 801a8ec:	687b      	ldr	r3, [r7, #4]
 801a8ee:	681b      	ldr	r3, [r3, #0]
 801a8f0:	2206      	movs	r2, #6
 801a8f2:	4619      	mov	r1, r3
 801a8f4:	f7fd fc9e 	bl	8018234 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801a8f8:	4b1f      	ldr	r3, [pc, #124]	; (801a978 <RegionUS915ChanMaskSet+0xcc>)
 801a8fa:	681b      	ldr	r3, [r3, #0]
 801a8fc:	f8b3 2374 	ldrh.w	r2, [r3, #884]	; 0x374
 801a900:	4b1d      	ldr	r3, [pc, #116]	; (801a978 <RegionUS915ChanMaskSet+0xcc>)
 801a902:	681b      	ldr	r3, [r3, #0]
 801a904:	b2d2      	uxtb	r2, r2
 801a906:	b292      	uxth	r2, r2
 801a908:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a90c:	4b1a      	ldr	r3, [pc, #104]	; (801a978 <RegionUS915ChanMaskSet+0xcc>)
 801a90e:	681b      	ldr	r3, [r3, #0]
 801a910:	2200      	movs	r2, #0
 801a912:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a916:	2300      	movs	r3, #0
 801a918:	73fb      	strb	r3, [r7, #15]
 801a91a:	e017      	b.n	801a94c <RegionUS915ChanMaskSet+0xa0>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a91c:	4b17      	ldr	r3, [pc, #92]	; (801a97c <RegionUS915ChanMaskSet+0xd0>)
 801a91e:	681b      	ldr	r3, [r3, #0]
 801a920:	7bfa      	ldrb	r2, [r7, #15]
 801a922:	3248      	adds	r2, #72	; 0x48
 801a924:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a928:	4b13      	ldr	r3, [pc, #76]	; (801a978 <RegionUS915ChanMaskSet+0xcc>)
 801a92a:	681b      	ldr	r3, [r3, #0]
 801a92c:	7bfa      	ldrb	r2, [r7, #15]
 801a92e:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801a932:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a936:	4b11      	ldr	r3, [pc, #68]	; (801a97c <RegionUS915ChanMaskSet+0xd0>)
 801a938:	681b      	ldr	r3, [r3, #0]
 801a93a:	7bfa      	ldrb	r2, [r7, #15]
 801a93c:	4001      	ands	r1, r0
 801a93e:	b289      	uxth	r1, r1
 801a940:	3248      	adds	r2, #72	; 0x48
 801a942:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a946:	7bfb      	ldrb	r3, [r7, #15]
 801a948:	3301      	adds	r3, #1
 801a94a:	73fb      	strb	r3, [r7, #15]
 801a94c:	7bfb      	ldrb	r3, [r7, #15]
 801a94e:	2b05      	cmp	r3, #5
 801a950:	d9e4      	bls.n	801a91c <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801a952:	e00c      	b.n	801a96e <RegionUS915ChanMaskSet+0xc2>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a954:	4b08      	ldr	r3, [pc, #32]	; (801a978 <RegionUS915ChanMaskSet+0xcc>)
 801a956:	681b      	ldr	r3, [r3, #0]
 801a958:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 801a95c:	687b      	ldr	r3, [r7, #4]
 801a95e:	681b      	ldr	r3, [r3, #0]
 801a960:	2206      	movs	r2, #6
 801a962:	4619      	mov	r1, r3
 801a964:	f7fd fc66 	bl	8018234 <RegionCommonChanMaskCopy>
            break;
 801a968:	e001      	b.n	801a96e <RegionUS915ChanMaskSet+0xc2>
        }
        default:
            return false;
 801a96a:	2300      	movs	r3, #0
 801a96c:	e000      	b.n	801a970 <RegionUS915ChanMaskSet+0xc4>
    }
    return true;
 801a96e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a970:	4618      	mov	r0, r3
 801a972:	3710      	adds	r7, #16
 801a974:	46bd      	mov	sp, r7
 801a976:	bd80      	pop	{r7, pc}
 801a978:	20004050 	.word	0x20004050
 801a97c:	2000404c 	.word	0x2000404c

0801a980 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a980:	b580      	push	{r7, lr}
 801a982:	b088      	sub	sp, #32
 801a984:	af02      	add	r7, sp, #8
 801a986:	60ba      	str	r2, [r7, #8]
 801a988:	607b      	str	r3, [r7, #4]
 801a98a:	4603      	mov	r3, r0
 801a98c:	73fb      	strb	r3, [r7, #15]
 801a98e:	460b      	mov	r3, r1
 801a990:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801a992:	2300      	movs	r3, #0
 801a994:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801a996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a99a:	2b0d      	cmp	r3, #13
 801a99c:	bfa8      	it	ge
 801a99e:	230d      	movge	r3, #13
 801a9a0:	b25a      	sxtb	r2, r3
 801a9a2:	687b      	ldr	r3, [r7, #4]
 801a9a4:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801a9a6:	687b      	ldr	r3, [r7, #4]
 801a9a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a9ac:	4916      	ldr	r1, [pc, #88]	; (801aa08 <RegionUS915ComputeRxWindowParameters+0x88>)
 801a9ae:	4618      	mov	r0, r3
 801a9b0:	f7fe f8d0 	bl	8018b54 <RegionCommonGetBandwidth>
 801a9b4:	4603      	mov	r3, r0
 801a9b6:	b2da      	uxtb	r2, r3
 801a9b8:	687b      	ldr	r3, [r7, #4]
 801a9ba:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801a9bc:	687b      	ldr	r3, [r7, #4]
 801a9be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a9c2:	461a      	mov	r2, r3
 801a9c4:	4b11      	ldr	r3, [pc, #68]	; (801aa0c <RegionUS915ComputeRxWindowParameters+0x8c>)
 801a9c6:	5c9a      	ldrb	r2, [r3, r2]
 801a9c8:	687b      	ldr	r3, [r7, #4]
 801a9ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a9ce:	4619      	mov	r1, r3
 801a9d0:	4b0d      	ldr	r3, [pc, #52]	; (801aa08 <RegionUS915ComputeRxWindowParameters+0x88>)
 801a9d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a9d6:	4619      	mov	r1, r3
 801a9d8:	4610      	mov	r0, r2
 801a9da:	f7fd fe39 	bl	8018650 <RegionCommonComputeSymbolTimeLoRa>
 801a9de:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801a9e0:	4b0b      	ldr	r3, [pc, #44]	; (801aa10 <RegionUS915ComputeRxWindowParameters+0x90>)
 801a9e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801a9e4:	4798      	blx	r3
 801a9e6:	687b      	ldr	r3, [r7, #4]
 801a9e8:	3308      	adds	r3, #8
 801a9ea:	687a      	ldr	r2, [r7, #4]
 801a9ec:	320c      	adds	r2, #12
 801a9ee:	7bb9      	ldrb	r1, [r7, #14]
 801a9f0:	9201      	str	r2, [sp, #4]
 801a9f2:	9300      	str	r3, [sp, #0]
 801a9f4:	4603      	mov	r3, r0
 801a9f6:	68ba      	ldr	r2, [r7, #8]
 801a9f8:	6978      	ldr	r0, [r7, #20]
 801a9fa:	f7fd fe4f 	bl	801869c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801a9fe:	bf00      	nop
 801aa00:	3718      	adds	r7, #24
 801aa02:	46bd      	mov	sp, r7
 801aa04:	bd80      	pop	{r7, pc}
 801aa06:	bf00      	nop
 801aa08:	0802329c 	.word	0x0802329c
 801aa0c:	0802328c 	.word	0x0802328c
 801aa10:	08023310 	.word	0x08023310

0801aa14 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801aa14:	b590      	push	{r4, r7, lr}
 801aa16:	b091      	sub	sp, #68	; 0x44
 801aa18:	af0a      	add	r7, sp, #40	; 0x28
 801aa1a:	6078      	str	r0, [r7, #4]
 801aa1c:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801aa1e:	687b      	ldr	r3, [r7, #4]
 801aa20:	785b      	ldrb	r3, [r3, #1]
 801aa22:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801aa24:	2300      	movs	r3, #0
 801aa26:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801aa28:	2300      	movs	r3, #0
 801aa2a:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801aa2c:	687b      	ldr	r3, [r7, #4]
 801aa2e:	685b      	ldr	r3, [r3, #4]
 801aa30:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801aa32:	4b34      	ldr	r3, [pc, #208]	; (801ab04 <RegionUS915RxConfig+0xf0>)
 801aa34:	685b      	ldr	r3, [r3, #4]
 801aa36:	4798      	blx	r3
 801aa38:	4603      	mov	r3, r0
 801aa3a:	2b00      	cmp	r3, #0
 801aa3c:	d001      	beq.n	801aa42 <RegionUS915RxConfig+0x2e>
    {
        return false;
 801aa3e:	2300      	movs	r3, #0
 801aa40:	e05c      	b.n	801aafc <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801aa42:	687b      	ldr	r3, [r7, #4]
 801aa44:	7cdb      	ldrb	r3, [r3, #19]
 801aa46:	2b00      	cmp	r3, #0
 801aa48:	d109      	bne.n	801aa5e <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801aa4a:	687b      	ldr	r3, [r7, #4]
 801aa4c:	781b      	ldrb	r3, [r3, #0]
 801aa4e:	f003 0307 	and.w	r3, r3, #7
 801aa52:	4a2d      	ldr	r2, [pc, #180]	; (801ab08 <RegionUS915RxConfig+0xf4>)
 801aa54:	fb03 f202 	mul.w	r2, r3, r2
 801aa58:	4b2c      	ldr	r3, [pc, #176]	; (801ab0c <RegionUS915RxConfig+0xf8>)
 801aa5a:	4413      	add	r3, r2
 801aa5c:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801aa5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aa62:	4a2b      	ldr	r2, [pc, #172]	; (801ab10 <RegionUS915RxConfig+0xfc>)
 801aa64:	5cd3      	ldrb	r3, [r2, r3]
 801aa66:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801aa68:	4b26      	ldr	r3, [pc, #152]	; (801ab04 <RegionUS915RxConfig+0xf0>)
 801aa6a:	68db      	ldr	r3, [r3, #12]
 801aa6c:	6938      	ldr	r0, [r7, #16]
 801aa6e:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801aa70:	4b24      	ldr	r3, [pc, #144]	; (801ab04 <RegionUS915RxConfig+0xf0>)
 801aa72:	699c      	ldr	r4, [r3, #24]
 801aa74:	687b      	ldr	r3, [r7, #4]
 801aa76:	789b      	ldrb	r3, [r3, #2]
 801aa78:	4618      	mov	r0, r3
 801aa7a:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801aa7e:	687b      	ldr	r3, [r7, #4]
 801aa80:	689b      	ldr	r3, [r3, #8]
 801aa82:	b29b      	uxth	r3, r3
 801aa84:	687a      	ldr	r2, [r7, #4]
 801aa86:	7c92      	ldrb	r2, [r2, #18]
 801aa88:	9209      	str	r2, [sp, #36]	; 0x24
 801aa8a:	2201      	movs	r2, #1
 801aa8c:	9208      	str	r2, [sp, #32]
 801aa8e:	2200      	movs	r2, #0
 801aa90:	9207      	str	r2, [sp, #28]
 801aa92:	2200      	movs	r2, #0
 801aa94:	9206      	str	r2, [sp, #24]
 801aa96:	2200      	movs	r2, #0
 801aa98:	9205      	str	r2, [sp, #20]
 801aa9a:	2200      	movs	r2, #0
 801aa9c:	9204      	str	r2, [sp, #16]
 801aa9e:	2200      	movs	r2, #0
 801aaa0:	9203      	str	r2, [sp, #12]
 801aaa2:	9302      	str	r3, [sp, #8]
 801aaa4:	2308      	movs	r3, #8
 801aaa6:	9301      	str	r3, [sp, #4]
 801aaa8:	2300      	movs	r3, #0
 801aaaa:	9300      	str	r3, [sp, #0]
 801aaac:	2301      	movs	r3, #1
 801aaae:	460a      	mov	r2, r1
 801aab0:	4601      	mov	r1, r0
 801aab2:	2001      	movs	r0, #1
 801aab4:	47a0      	blx	r4

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 801aab6:	687b      	ldr	r3, [r7, #4]
 801aab8:	7c5b      	ldrb	r3, [r3, #17]
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	d005      	beq.n	801aaca <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801aabe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aac2:	4a14      	ldr	r2, [pc, #80]	; (801ab14 <RegionUS915RxConfig+0x100>)
 801aac4:	5cd3      	ldrb	r3, [r2, r3]
 801aac6:	75fb      	strb	r3, [r7, #23]
 801aac8:	e004      	b.n	801aad4 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801aaca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aace:	4a12      	ldr	r2, [pc, #72]	; (801ab18 <RegionUS915RxConfig+0x104>)
 801aad0:	5cd3      	ldrb	r3, [r2, r3]
 801aad2:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801aad4:	4b0b      	ldr	r3, [pc, #44]	; (801ab04 <RegionUS915RxConfig+0xf0>)
 801aad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801aad8:	7dfa      	ldrb	r2, [r7, #23]
 801aada:	320d      	adds	r2, #13
 801aadc:	b2d2      	uxtb	r2, r2
 801aade:	4611      	mov	r1, r2
 801aae0:	2001      	movs	r0, #1
 801aae2:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801aae4:	687b      	ldr	r3, [r7, #4]
 801aae6:	7cdb      	ldrb	r3, [r3, #19]
 801aae8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801aaec:	6939      	ldr	r1, [r7, #16]
 801aaee:	4618      	mov	r0, r3
 801aaf0:	f7fe f84e 	bl	8018b90 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801aaf4:	683b      	ldr	r3, [r7, #0]
 801aaf6:	7bfa      	ldrb	r2, [r7, #15]
 801aaf8:	701a      	strb	r2, [r3, #0]
    return true;
 801aafa:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801aafc:	4618      	mov	r0, r3
 801aafe:	371c      	adds	r7, #28
 801ab00:	46bd      	mov	sp, r7
 801ab02:	bd90      	pop	{r4, r7, pc}
 801ab04:	08023310 	.word	0x08023310
 801ab08:	000927c0 	.word	0x000927c0
 801ab0c:	370870a0 	.word	0x370870a0
 801ab10:	0802328c 	.word	0x0802328c
 801ab14:	08023300 	.word	0x08023300
 801ab18:	080232f0 	.word	0x080232f0

0801ab1c <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801ab1c:	b590      	push	{r4, r7, lr}
 801ab1e:	b093      	sub	sp, #76	; 0x4c
 801ab20:	af0a      	add	r7, sp, #40	; 0x28
 801ab22:	60f8      	str	r0, [r7, #12]
 801ab24:	60b9      	str	r1, [r7, #8]
 801ab26:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801ab28:	68fb      	ldr	r3, [r7, #12]
 801ab2a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ab2e:	461a      	mov	r2, r3
 801ab30:	4b4a      	ldr	r3, [pc, #296]	; (801ac5c <RegionUS915TxConfig+0x140>)
 801ab32:	5c9b      	ldrb	r3, [r3, r2]
 801ab34:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801ab36:	68fb      	ldr	r3, [r7, #12]
 801ab38:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801ab3c:	4b48      	ldr	r3, [pc, #288]	; (801ac60 <RegionUS915TxConfig+0x144>)
 801ab3e:	681a      	ldr	r2, [r3, #0]
 801ab40:	4b48      	ldr	r3, [pc, #288]	; (801ac64 <RegionUS915TxConfig+0x148>)
 801ab42:	6819      	ldr	r1, [r3, #0]
 801ab44:	68fb      	ldr	r3, [r7, #12]
 801ab46:	781b      	ldrb	r3, [r3, #0]
 801ab48:	461c      	mov	r4, r3
 801ab4a:	4623      	mov	r3, r4
 801ab4c:	005b      	lsls	r3, r3, #1
 801ab4e:	4423      	add	r3, r4
 801ab50:	009b      	lsls	r3, r3, #2
 801ab52:	440b      	add	r3, r1
 801ab54:	3309      	adds	r3, #9
 801ab56:	781b      	ldrb	r3, [r3, #0]
 801ab58:	4619      	mov	r1, r3
 801ab5a:	460b      	mov	r3, r1
 801ab5c:	005b      	lsls	r3, r3, #1
 801ab5e:	440b      	add	r3, r1
 801ab60:	00db      	lsls	r3, r3, #3
 801ab62:	4413      	add	r3, r2
 801ab64:	3302      	adds	r3, #2
 801ab66:	f993 1000 	ldrsb.w	r1, [r3]
 801ab6a:	68fb      	ldr	r3, [r7, #12]
 801ab6c:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801ab70:	4b3c      	ldr	r3, [pc, #240]	; (801ac64 <RegionUS915TxConfig+0x148>)
 801ab72:	681b      	ldr	r3, [r3, #0]
 801ab74:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801ab78:	f7ff fa50 	bl	801a01c <LimitTxPower>
 801ab7c:	4603      	mov	r3, r0
 801ab7e:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801ab80:	68fb      	ldr	r3, [r7, #12]
 801ab82:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ab86:	4938      	ldr	r1, [pc, #224]	; (801ac68 <RegionUS915TxConfig+0x14c>)
 801ab88:	4618      	mov	r0, r3
 801ab8a:	f7fd ffe3 	bl	8018b54 <RegionCommonGetBandwidth>
 801ab8e:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801ab90:	2300      	movs	r3, #0
 801ab92:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801ab94:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801ab98:	f04f 0200 	mov.w	r2, #0
 801ab9c:	4933      	ldr	r1, [pc, #204]	; (801ac6c <RegionUS915TxConfig+0x150>)
 801ab9e:	4618      	mov	r0, r3
 801aba0:	f7fd fe34 	bl	801880c <RegionCommonComputeTxPower>
 801aba4:	4603      	mov	r3, r0
 801aba6:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801aba8:	4b31      	ldr	r3, [pc, #196]	; (801ac70 <RegionUS915TxConfig+0x154>)
 801abaa:	68da      	ldr	r2, [r3, #12]
 801abac:	4b2d      	ldr	r3, [pc, #180]	; (801ac64 <RegionUS915TxConfig+0x148>)
 801abae:	6819      	ldr	r1, [r3, #0]
 801abb0:	68fb      	ldr	r3, [r7, #12]
 801abb2:	781b      	ldrb	r3, [r3, #0]
 801abb4:	4618      	mov	r0, r3
 801abb6:	4603      	mov	r3, r0
 801abb8:	005b      	lsls	r3, r3, #1
 801abba:	4403      	add	r3, r0
 801abbc:	009b      	lsls	r3, r3, #2
 801abbe:	440b      	add	r3, r1
 801abc0:	681b      	ldr	r3, [r3, #0]
 801abc2:	4618      	mov	r0, r3
 801abc4:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801abc6:	4b2a      	ldr	r3, [pc, #168]	; (801ac70 <RegionUS915TxConfig+0x154>)
 801abc8:	69dc      	ldr	r4, [r3, #28]
 801abca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801abce:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801abd2:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801abd6:	9208      	str	r2, [sp, #32]
 801abd8:	2200      	movs	r2, #0
 801abda:	9207      	str	r2, [sp, #28]
 801abdc:	2200      	movs	r2, #0
 801abde:	9206      	str	r2, [sp, #24]
 801abe0:	2200      	movs	r2, #0
 801abe2:	9205      	str	r2, [sp, #20]
 801abe4:	2201      	movs	r2, #1
 801abe6:	9204      	str	r2, [sp, #16]
 801abe8:	2200      	movs	r2, #0
 801abea:	9203      	str	r2, [sp, #12]
 801abec:	2208      	movs	r2, #8
 801abee:	9202      	str	r2, [sp, #8]
 801abf0:	2201      	movs	r2, #1
 801abf2:	9201      	str	r2, [sp, #4]
 801abf4:	9300      	str	r3, [sp, #0]
 801abf6:	69bb      	ldr	r3, [r7, #24]
 801abf8:	2200      	movs	r2, #0
 801abfa:	2001      	movs	r0, #1
 801abfc:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801abfe:	4b19      	ldr	r3, [pc, #100]	; (801ac64 <RegionUS915TxConfig+0x148>)
 801ac00:	681a      	ldr	r2, [r3, #0]
 801ac02:	68fb      	ldr	r3, [r7, #12]
 801ac04:	781b      	ldrb	r3, [r3, #0]
 801ac06:	4619      	mov	r1, r3
 801ac08:	460b      	mov	r3, r1
 801ac0a:	005b      	lsls	r3, r3, #1
 801ac0c:	440b      	add	r3, r1
 801ac0e:	009b      	lsls	r3, r3, #2
 801ac10:	4413      	add	r3, r2
 801ac12:	681a      	ldr	r2, [r3, #0]
 801ac14:	68fb      	ldr	r3, [r7, #12]
 801ac16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ac1a:	4619      	mov	r1, r3
 801ac1c:	4610      	mov	r0, r2
 801ac1e:	f7fd fff5 	bl	8018c0c <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801ac22:	4b13      	ldr	r3, [pc, #76]	; (801ac70 <RegionUS915TxConfig+0x154>)
 801ac24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801ac26:	68fa      	ldr	r2, [r7, #12]
 801ac28:	8992      	ldrh	r2, [r2, #12]
 801ac2a:	b2d2      	uxtb	r2, r2
 801ac2c:	4611      	mov	r1, r2
 801ac2e:	2001      	movs	r0, #1
 801ac30:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801ac32:	68fb      	ldr	r3, [r7, #12]
 801ac34:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801ac38:	68fb      	ldr	r3, [r7, #12]
 801ac3a:	899b      	ldrh	r3, [r3, #12]
 801ac3c:	4619      	mov	r1, r3
 801ac3e:	4610      	mov	r0, r2
 801ac40:	f7ff fa66 	bl	801a110 <GetTimeOnAir>
 801ac44:	4602      	mov	r2, r0
 801ac46:	687b      	ldr	r3, [r7, #4]
 801ac48:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801ac4a:	68bb      	ldr	r3, [r7, #8]
 801ac4c:	7fba      	ldrb	r2, [r7, #30]
 801ac4e:	701a      	strb	r2, [r3, #0]
    return true;
 801ac50:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801ac52:	4618      	mov	r0, r3
 801ac54:	3724      	adds	r7, #36	; 0x24
 801ac56:	46bd      	mov	sp, r7
 801ac58:	bd90      	pop	{r4, r7, pc}
 801ac5a:	bf00      	nop
 801ac5c:	0802328c 	.word	0x0802328c
 801ac60:	2000404c 	.word	0x2000404c
 801ac64:	20004050 	.word	0x20004050
 801ac68:	0802329c 	.word	0x0802329c
 801ac6c:	41f00000 	.word	0x41f00000
 801ac70:	08023310 	.word	0x08023310

0801ac74 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801ac74:	b590      	push	{r4, r7, lr}
 801ac76:	b097      	sub	sp, #92	; 0x5c
 801ac78:	af00      	add	r7, sp, #0
 801ac7a:	60f8      	str	r0, [r7, #12]
 801ac7c:	60b9      	str	r1, [r7, #8]
 801ac7e:	607a      	str	r2, [r7, #4]
 801ac80:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801ac82:	2307      	movs	r3, #7
 801ac84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801ac88:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801ac8c:	2200      	movs	r2, #0
 801ac8e:	601a      	str	r2, [r3, #0]
 801ac90:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801ac92:	2300      	movs	r3, #0
 801ac94:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 801ac98:	2300      	movs	r3, #0
 801ac9a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
 801ac9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801aca2:	2200      	movs	r2, #0
 801aca4:	601a      	str	r2, [r3, #0]
 801aca6:	605a      	str	r2, [r3, #4]
 801aca8:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801acaa:	4b97      	ldr	r3, [pc, #604]	; (801af08 <RegionUS915LinkAdrReq+0x294>)
 801acac:	681b      	ldr	r3, [r3, #0]
 801acae:	f503 7158 	add.w	r1, r3, #864	; 0x360
 801acb2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801acb6:	2206      	movs	r2, #6
 801acb8:	4618      	mov	r0, r3
 801acba:	f7fd fabb 	bl	8018234 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801acbe:	e11b      	b.n	801aef8 <RegionUS915LinkAdrReq+0x284>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801acc0:	68fb      	ldr	r3, [r7, #12]
 801acc2:	685a      	ldr	r2, [r3, #4]
 801acc4:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801acc8:	4413      	add	r3, r2
 801acca:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801acce:	4611      	mov	r1, r2
 801acd0:	4618      	mov	r0, r3
 801acd2:	f7fd fbf3 	bl	80184bc <RegionCommonParseLinkAdrReq>
 801acd6:	4603      	mov	r3, r0
 801acd8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 801acdc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801ace0:	2b00      	cmp	r3, #0
 801ace2:	f000 8113 	beq.w	801af0c <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801ace6:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801acea:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801acee:	4413      	add	r3, r2
 801acf0:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801acf4:	2307      	movs	r3, #7
 801acf6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801acfa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801acfe:	2b06      	cmp	r3, #6
 801ad00:	d116      	bne.n	801ad30 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801ad02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ad06:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 801ad0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ad0e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801ad12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ad16:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 801ad1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ad1e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801ad22:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801ad26:	b2db      	uxtb	r3, r3
 801ad28:	b29b      	uxth	r3, r3
 801ad2a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801ad2e:	e0e3      	b.n	801aef8 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801ad30:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801ad34:	2b07      	cmp	r3, #7
 801ad36:	d112      	bne.n	801ad5e <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801ad38:	2300      	movs	r3, #0
 801ad3a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801ad3e:	2300      	movs	r3, #0
 801ad40:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 801ad44:	2300      	movs	r3, #0
 801ad46:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 801ad4a:	2300      	movs	r3, #0
 801ad4c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801ad50:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801ad54:	b2db      	uxtb	r3, r3
 801ad56:	b29b      	uxth	r3, r3
 801ad58:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801ad5c:	e0cc      	b.n	801aef8 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801ad5e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801ad62:	2b05      	cmp	r3, #5
 801ad64:	f040 80bf 	bne.w	801aee6 <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801ad68:	2301      	movs	r3, #1
 801ad6a:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801ad6e:	2300      	movs	r3, #0
 801ad70:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801ad74:	2300      	movs	r3, #0
 801ad76:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801ad7a:	e0ae      	b.n	801aeda <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801ad7c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801ad80:	b2da      	uxtb	r2, r3
 801ad82:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801ad86:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ad8a:	fa01 f303 	lsl.w	r3, r1, r3
 801ad8e:	4013      	ands	r3, r2
 801ad90:	2b00      	cmp	r3, #0
 801ad92:	d04d      	beq.n	801ae30 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801ad94:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ad98:	f003 0301 	and.w	r3, r3, #1
 801ad9c:	b2db      	uxtb	r3, r3
 801ad9e:	2b00      	cmp	r3, #0
 801ada0:	d120      	bne.n	801ade4 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801ada2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ada6:	005b      	lsls	r3, r3, #1
 801ada8:	3358      	adds	r3, #88	; 0x58
 801adaa:	443b      	add	r3, r7
 801adac:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801adb0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801adb4:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 801adb8:	b292      	uxth	r2, r2
 801adba:	005b      	lsls	r3, r3, #1
 801adbc:	3358      	adds	r3, #88	; 0x58
 801adbe:	443b      	add	r3, r7
 801adc0:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801adc4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801adc8:	b21a      	sxth	r2, r3
 801adca:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801adce:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801add2:	fa01 f303 	lsl.w	r3, r1, r3
 801add6:	b21b      	sxth	r3, r3
 801add8:	4313      	orrs	r3, r2
 801adda:	b21b      	sxth	r3, r3
 801addc:	b29b      	uxth	r3, r3
 801adde:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801ade2:	e075      	b.n	801aed0 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801ade4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ade8:	005b      	lsls	r3, r3, #1
 801adea:	3358      	adds	r3, #88	; 0x58
 801adec:	443b      	add	r3, r7
 801adee:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801adf2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801adf6:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801adfa:	b292      	uxth	r2, r2
 801adfc:	005b      	lsls	r3, r3, #1
 801adfe:	3358      	adds	r3, #88	; 0x58
 801ae00:	443b      	add	r3, r7
 801ae02:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801ae06:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801ae0a:	b21a      	sxth	r2, r3
 801ae0c:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801ae10:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ae14:	fa01 f303 	lsl.w	r3, r1, r3
 801ae18:	b21b      	sxth	r3, r3
 801ae1a:	4313      	orrs	r3, r2
 801ae1c:	b21b      	sxth	r3, r3
 801ae1e:	b29b      	uxth	r3, r3
 801ae20:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801ae24:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ae28:	3301      	adds	r3, #1
 801ae2a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801ae2e:	e04f      	b.n	801aed0 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801ae30:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ae34:	f003 0301 	and.w	r3, r3, #1
 801ae38:	b2db      	uxtb	r3, r3
 801ae3a:	2b00      	cmp	r3, #0
 801ae3c:	d122      	bne.n	801ae84 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801ae3e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ae42:	005b      	lsls	r3, r3, #1
 801ae44:	3358      	adds	r3, #88	; 0x58
 801ae46:	443b      	add	r3, r7
 801ae48:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ae4c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ae50:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801ae54:	b292      	uxth	r2, r2
 801ae56:	005b      	lsls	r3, r3, #1
 801ae58:	3358      	adds	r3, #88	; 0x58
 801ae5a:	443b      	add	r3, r7
 801ae5c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801ae60:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801ae64:	b21a      	sxth	r2, r3
 801ae66:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801ae6a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801ae6e:	fa01 f303 	lsl.w	r3, r1, r3
 801ae72:	b21b      	sxth	r3, r3
 801ae74:	43db      	mvns	r3, r3
 801ae76:	b21b      	sxth	r3, r3
 801ae78:	4013      	ands	r3, r2
 801ae7a:	b21b      	sxth	r3, r3
 801ae7c:	b29b      	uxth	r3, r3
 801ae7e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801ae82:	e025      	b.n	801aed0 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801ae84:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ae88:	005b      	lsls	r3, r3, #1
 801ae8a:	3358      	adds	r3, #88	; 0x58
 801ae8c:	443b      	add	r3, r7
 801ae8e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801ae92:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801ae96:	b2d2      	uxtb	r2, r2
 801ae98:	b292      	uxth	r2, r2
 801ae9a:	005b      	lsls	r3, r3, #1
 801ae9c:	3358      	adds	r3, #88	; 0x58
 801ae9e:	443b      	add	r3, r7
 801aea0:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801aea4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801aea8:	b21a      	sxth	r2, r3
 801aeaa:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801aeae:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801aeb2:	fa01 f303 	lsl.w	r3, r1, r3
 801aeb6:	b21b      	sxth	r3, r3
 801aeb8:	43db      	mvns	r3, r3
 801aeba:	b21b      	sxth	r3, r3
 801aebc:	4013      	ands	r3, r2
 801aebe:	b21b      	sxth	r3, r3
 801aec0:	b29b      	uxth	r3, r3
 801aec2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801aec6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801aeca:	3301      	adds	r3, #1
 801aecc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801aed0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801aed4:	3301      	adds	r3, #1
 801aed6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801aeda:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801aede:	2b07      	cmp	r3, #7
 801aee0:	f67f af4c 	bls.w	801ad7c <RegionUS915LinkAdrReq+0x108>
 801aee4:	e008      	b.n	801aef8 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801aee6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801aeea:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 801aeee:	005b      	lsls	r3, r3, #1
 801aef0:	3358      	adds	r3, #88	; 0x58
 801aef2:	443b      	add	r3, r7
 801aef4:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801aef8:	68fb      	ldr	r3, [r7, #12]
 801aefa:	7a1b      	ldrb	r3, [r3, #8]
 801aefc:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801af00:	429a      	cmp	r2, r3
 801af02:	f4ff aedd 	bcc.w	801acc0 <RegionUS915LinkAdrReq+0x4c>
 801af06:	e002      	b.n	801af0e <RegionUS915LinkAdrReq+0x29a>
 801af08:	20004050 	.word	0x20004050
            break; // break loop, since no more request has been found
 801af0c:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801af0e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801af12:	2b03      	cmp	r3, #3
 801af14:	dc0f      	bgt.n	801af36 <RegionUS915LinkAdrReq+0x2c2>
 801af16:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801af1a:	2204      	movs	r2, #4
 801af1c:	2100      	movs	r1, #0
 801af1e:	4618      	mov	r0, r3
 801af20:	f7fd f95c 	bl	80181dc <RegionCommonCountChannels>
 801af24:	4603      	mov	r3, r0
 801af26:	2b01      	cmp	r3, #1
 801af28:	d805      	bhi.n	801af36 <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801af2a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801af2e:	f023 0301 	bic.w	r3, r3, #1
 801af32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801af36:	2302      	movs	r3, #2
 801af38:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801af3c:	68fb      	ldr	r3, [r7, #12]
 801af3e:	7a5b      	ldrb	r3, [r3, #9]
 801af40:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801af44:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801af48:	4618      	mov	r0, r3
 801af4a:	f7ff f911 	bl	801a170 <RegionUS915GetPhyParam>
 801af4e:	4603      	mov	r3, r0
 801af50:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801af52:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801af56:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801af58:	68fb      	ldr	r3, [r7, #12]
 801af5a:	7a9b      	ldrb	r3, [r3, #10]
 801af5c:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801af5e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801af62:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801af64:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 801af68:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801af6a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801af6e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801af70:	68fb      	ldr	r3, [r7, #12]
 801af72:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801af76:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801af78:	68fb      	ldr	r3, [r7, #12]
 801af7a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801af7e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801af80:	68fb      	ldr	r3, [r7, #12]
 801af82:	7b5b      	ldrb	r3, [r3, #13]
 801af84:	b25b      	sxtb	r3, r3
 801af86:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801af88:	2348      	movs	r3, #72	; 0x48
 801af8a:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801af8e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801af92:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801af94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af96:	b25b      	sxtb	r3, r3
 801af98:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801af9c:	2304      	movs	r3, #4
 801af9e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801afa2:	4b44      	ldr	r3, [pc, #272]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801afa4:	681b      	ldr	r3, [r3, #0]
 801afa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801afa8:	230e      	movs	r3, #14
 801afaa:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801afae:	2300      	movs	r3, #0
 801afb0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801afb4:	68fb      	ldr	r3, [r7, #12]
 801afb6:	681b      	ldr	r3, [r3, #0]
 801afb8:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801afba:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 801afbe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801afc2:	1c9a      	adds	r2, r3, #2
 801afc4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801afc8:	1c59      	adds	r1, r3, #1
 801afca:	f107 0014 	add.w	r0, r7, #20
 801afce:	4623      	mov	r3, r4
 801afd0:	f7fd fac5 	bl	801855e <RegionCommonLinkAdrReqVerifyParams>
 801afd4:	4603      	mov	r3, r0
 801afd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801afda:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801afde:	2b07      	cmp	r3, #7
 801afe0:	d151      	bne.n	801b086 <RegionUS915LinkAdrReq+0x412>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801afe2:	4b34      	ldr	r3, [pc, #208]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801afe4:	681b      	ldr	r3, [r3, #0]
 801afe6:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801afea:	f107 0140 	add.w	r1, r7, #64	; 0x40
 801afee:	2206      	movs	r2, #6
 801aff0:	4618      	mov	r0, r3
 801aff2:	f7fd f91f 	bl	8018234 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801aff6:	4b30      	ldr	r3, [pc, #192]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801aff8:	681b      	ldr	r3, [r3, #0]
 801affa:	f8b3 1090 	ldrh.w	r1, [r3, #144]	; 0x90
 801affe:	4b2d      	ldr	r3, [pc, #180]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801b000:	681b      	ldr	r3, [r3, #0]
 801b002:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 801b006:	4b2c      	ldr	r3, [pc, #176]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b008:	681b      	ldr	r3, [r3, #0]
 801b00a:	400a      	ands	r2, r1
 801b00c:	b292      	uxth	r2, r2
 801b00e:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801b012:	4b29      	ldr	r3, [pc, #164]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	f8b3 1092 	ldrh.w	r1, [r3, #146]	; 0x92
 801b01a:	4b26      	ldr	r3, [pc, #152]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801b01c:	681b      	ldr	r3, [r3, #0]
 801b01e:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 801b022:	4b25      	ldr	r3, [pc, #148]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	400a      	ands	r2, r1
 801b028:	b292      	uxth	r2, r2
 801b02a:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801b02e:	4b22      	ldr	r3, [pc, #136]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b030:	681b      	ldr	r3, [r3, #0]
 801b032:	f8b3 1094 	ldrh.w	r1, [r3, #148]	; 0x94
 801b036:	4b1f      	ldr	r3, [pc, #124]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801b038:	681b      	ldr	r3, [r3, #0]
 801b03a:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 801b03e:	4b1e      	ldr	r3, [pc, #120]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b040:	681b      	ldr	r3, [r3, #0]
 801b042:	400a      	ands	r2, r1
 801b044:	b292      	uxth	r2, r2
 801b046:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801b04a:	4b1b      	ldr	r3, [pc, #108]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b04c:	681b      	ldr	r3, [r3, #0]
 801b04e:	f8b3 1096 	ldrh.w	r1, [r3, #150]	; 0x96
 801b052:	4b18      	ldr	r3, [pc, #96]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801b054:	681b      	ldr	r3, [r3, #0]
 801b056:	f8b3 2366 	ldrh.w	r2, [r3, #870]	; 0x366
 801b05a:	4b17      	ldr	r3, [pc, #92]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b05c:	681b      	ldr	r3, [r3, #0]
 801b05e:	400a      	ands	r2, r1
 801b060:	b292      	uxth	r2, r2
 801b062:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801b066:	4b13      	ldr	r3, [pc, #76]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801b068:	681a      	ldr	r2, [r3, #0]
 801b06a:	4b13      	ldr	r3, [pc, #76]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b06c:	681b      	ldr	r3, [r3, #0]
 801b06e:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 801b072:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801b076:	4b0f      	ldr	r3, [pc, #60]	; (801b0b4 <RegionUS915LinkAdrReq+0x440>)
 801b078:	681a      	ldr	r2, [r3, #0]
 801b07a:	4b0f      	ldr	r3, [pc, #60]	; (801b0b8 <RegionUS915LinkAdrReq+0x444>)
 801b07c:	681b      	ldr	r3, [r3, #0]
 801b07e:	f8b2 236a 	ldrh.w	r2, [r2, #874]	; 0x36a
 801b082:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801b086:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 801b08a:	68bb      	ldr	r3, [r7, #8]
 801b08c:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801b08e:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801b092:	687b      	ldr	r3, [r7, #4]
 801b094:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801b096:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 801b09a:	683b      	ldr	r3, [r7, #0]
 801b09c:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801b09e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b0a0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801b0a4:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801b0a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801b0aa:	4618      	mov	r0, r3
 801b0ac:	375c      	adds	r7, #92	; 0x5c
 801b0ae:	46bd      	mov	sp, r7
 801b0b0:	bd90      	pop	{r4, r7, pc}
 801b0b2:	bf00      	nop
 801b0b4:	20004050 	.word	0x20004050
 801b0b8:	2000404c 	.word	0x2000404c

0801b0bc <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801b0bc:	b580      	push	{r7, lr}
 801b0be:	b084      	sub	sp, #16
 801b0c0:	af00      	add	r7, sp, #0
 801b0c2:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801b0c4:	2307      	movs	r3, #7
 801b0c6:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801b0c8:	687b      	ldr	r3, [r7, #4]
 801b0ca:	685b      	ldr	r3, [r3, #4]
 801b0cc:	4618      	mov	r0, r3
 801b0ce:	f7fe ffdb 	bl	801a088 <VerifyRfFreq>
 801b0d2:	4603      	mov	r3, r0
 801b0d4:	f083 0301 	eor.w	r3, r3, #1
 801b0d8:	b2db      	uxtb	r3, r3
 801b0da:	2b00      	cmp	r3, #0
 801b0dc:	d003      	beq.n	801b0e6 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801b0de:	7bfb      	ldrb	r3, [r7, #15]
 801b0e0:	f023 0301 	bic.w	r3, r3, #1
 801b0e4:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801b0e6:	687b      	ldr	r3, [r7, #4]
 801b0e8:	f993 3000 	ldrsb.w	r3, [r3]
 801b0ec:	220d      	movs	r2, #13
 801b0ee:	2108      	movs	r1, #8
 801b0f0:	4618      	mov	r0, r3
 801b0f2:	f7fd f822 	bl	801813a <RegionCommonValueInRange>
 801b0f6:	4603      	mov	r3, r0
 801b0f8:	2b00      	cmp	r3, #0
 801b0fa:	d103      	bne.n	801b104 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801b0fc:	7bfb      	ldrb	r3, [r7, #15]
 801b0fe:	f023 0302 	bic.w	r3, r3, #2
 801b102:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	f993 3000 	ldrsb.w	r3, [r3]
 801b10a:	2207      	movs	r2, #7
 801b10c:	2105      	movs	r1, #5
 801b10e:	4618      	mov	r0, r3
 801b110:	f7fd f813 	bl	801813a <RegionCommonValueInRange>
 801b114:	4603      	mov	r3, r0
 801b116:	2b01      	cmp	r3, #1
 801b118:	d004      	beq.n	801b124 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801b11a:	687b      	ldr	r3, [r7, #4]
 801b11c:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801b120:	2b0d      	cmp	r3, #13
 801b122:	dd03      	ble.n	801b12c <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801b124:	7bfb      	ldrb	r3, [r7, #15]
 801b126:	f023 0302 	bic.w	r3, r3, #2
 801b12a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b132:	2203      	movs	r2, #3
 801b134:	2100      	movs	r1, #0
 801b136:	4618      	mov	r0, r3
 801b138:	f7fc ffff 	bl	801813a <RegionCommonValueInRange>
 801b13c:	4603      	mov	r3, r0
 801b13e:	2b00      	cmp	r3, #0
 801b140:	d103      	bne.n	801b14a <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801b142:	7bfb      	ldrb	r3, [r7, #15]
 801b144:	f023 0304 	bic.w	r3, r3, #4
 801b148:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801b14a:	7bfb      	ldrb	r3, [r7, #15]
}
 801b14c:	4618      	mov	r0, r3
 801b14e:	3710      	adds	r7, #16
 801b150:	46bd      	mov	sp, r7
 801b152:	bd80      	pop	{r7, pc}

0801b154 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801b154:	b480      	push	{r7}
 801b156:	b083      	sub	sp, #12
 801b158:	af00      	add	r7, sp, #0
 801b15a:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b15c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b160:	4618      	mov	r0, r3
 801b162:	370c      	adds	r7, #12
 801b164:	46bd      	mov	sp, r7
 801b166:	bc80      	pop	{r7}
 801b168:	4770      	bx	lr

0801b16a <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801b16a:	b480      	push	{r7}
 801b16c:	b083      	sub	sp, #12
 801b16e:	af00      	add	r7, sp, #0
 801b170:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b172:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b176:	4618      	mov	r0, r3
 801b178:	370c      	adds	r7, #12
 801b17a:	46bd      	mov	sp, r7
 801b17c:	bc80      	pop	{r7}
 801b17e:	4770      	bx	lr

0801b180 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801b180:	b480      	push	{r7}
 801b182:	b083      	sub	sp, #12
 801b184:	af00      	add	r7, sp, #0
 801b186:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b188:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b18c:	4618      	mov	r0, r3
 801b18e:	370c      	adds	r7, #12
 801b190:	46bd      	mov	sp, r7
 801b192:	bc80      	pop	{r7}
 801b194:	4770      	bx	lr
	...

0801b198 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801b198:	b480      	push	{r7}
 801b19a:	b083      	sub	sp, #12
 801b19c:	af00      	add	r7, sp, #0
 801b19e:	4603      	mov	r3, r0
 801b1a0:	460a      	mov	r2, r1
 801b1a2:	71fb      	strb	r3, [r7, #7]
 801b1a4:	4613      	mov	r3, r2
 801b1a6:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801b1a8:	79bb      	ldrb	r3, [r7, #6]
 801b1aa:	2b00      	cmp	r3, #0
 801b1ac:	d108      	bne.n	801b1c0 <RegionUS915AlternateDr+0x28>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801b1ae:	4b16      	ldr	r3, [pc, #88]	; (801b208 <RegionUS915AlternateDr+0x70>)
 801b1b0:	681b      	ldr	r3, [r3, #0]
 801b1b2:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
 801b1b6:	3201      	adds	r2, #1
 801b1b8:	b2d2      	uxtb	r2, r2
 801b1ba:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 801b1be:	e007      	b.n	801b1d0 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801b1c0:	4b11      	ldr	r3, [pc, #68]	; (801b208 <RegionUS915AlternateDr+0x70>)
 801b1c2:	681b      	ldr	r3, [r3, #0]
 801b1c4:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
 801b1c8:	3a01      	subs	r2, #1
 801b1ca:	b2d2      	uxtb	r2, r2
 801b1cc:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801b1d0:	4b0d      	ldr	r3, [pc, #52]	; (801b208 <RegionUS915AlternateDr+0x70>)
 801b1d2:	681b      	ldr	r3, [r3, #0]
 801b1d4:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
 801b1d8:	4b0c      	ldr	r3, [pc, #48]	; (801b20c <RegionUS915AlternateDr+0x74>)
 801b1da:	fba3 1302 	umull	r1, r3, r3, r2
 801b1de:	0859      	lsrs	r1, r3, #1
 801b1e0:	460b      	mov	r3, r1
 801b1e2:	00db      	lsls	r3, r3, #3
 801b1e4:	440b      	add	r3, r1
 801b1e6:	1ad3      	subs	r3, r2, r3
 801b1e8:	b2db      	uxtb	r3, r3
 801b1ea:	2b00      	cmp	r3, #0
 801b1ec:	d102      	bne.n	801b1f4 <RegionUS915AlternateDr+0x5c>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801b1ee:	2304      	movs	r3, #4
 801b1f0:	71fb      	strb	r3, [r7, #7]
 801b1f2:	e001      	b.n	801b1f8 <RegionUS915AlternateDr+0x60>
    }
    else
    {
        currentDr = DR_0;
 801b1f4:	2300      	movs	r3, #0
 801b1f6:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801b1f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801b1fc:	4618      	mov	r0, r3
 801b1fe:	370c      	adds	r7, #12
 801b200:	46bd      	mov	sp, r7
 801b202:	bc80      	pop	{r7}
 801b204:	4770      	bx	lr
 801b206:	bf00      	nop
 801b208:	2000404c 	.word	0x2000404c
 801b20c:	38e38e39 	.word	0x38e38e39

0801b210 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801b210:	b580      	push	{r7, lr}
 801b212:	b0a8      	sub	sp, #160	; 0xa0
 801b214:	af02      	add	r7, sp, #8
 801b216:	60f8      	str	r0, [r7, #12]
 801b218:	60b9      	str	r1, [r7, #8]
 801b21a:	607a      	str	r2, [r7, #4]
 801b21c:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801b21e:	2300      	movs	r3, #0
 801b220:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 801b224:	2300      	movs	r3, #0
 801b226:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801b22a:	2300      	movs	r3, #0
 801b22c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801b22e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801b232:	2244      	movs	r2, #68	; 0x44
 801b234:	2100      	movs	r1, #0
 801b236:	4618      	mov	r0, r3
 801b238:	f005 fc06 	bl	8020a48 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801b23c:	230c      	movs	r3, #12
 801b23e:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801b242:	4b6b      	ldr	r3, [pc, #428]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b244:	681b      	ldr	r3, [r3, #0]
 801b246:	3390      	adds	r3, #144	; 0x90
 801b248:	2204      	movs	r2, #4
 801b24a:	2100      	movs	r1, #0
 801b24c:	4618      	mov	r0, r3
 801b24e:	f7fc ffc5 	bl	80181dc <RegionCommonCountChannels>
 801b252:	4603      	mov	r3, r0
 801b254:	2b00      	cmp	r3, #0
 801b256:	d110      	bne.n	801b27a <RegionUS915NextChannel+0x6a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801b258:	4b65      	ldr	r3, [pc, #404]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b25a:	681b      	ldr	r3, [r3, #0]
 801b25c:	f103 0090 	add.w	r0, r3, #144	; 0x90
 801b260:	4b64      	ldr	r3, [pc, #400]	; (801b3f4 <RegionUS915NextChannel+0x1e4>)
 801b262:	681b      	ldr	r3, [r3, #0]
 801b264:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801b268:	2204      	movs	r2, #4
 801b26a:	4619      	mov	r1, r3
 801b26c:	f7fc ffe2 	bl	8018234 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801b270:	4b5f      	ldr	r3, [pc, #380]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b272:	681b      	ldr	r3, [r3, #0]
 801b274:	2200      	movs	r2, #0
 801b276:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801b27a:	68fb      	ldr	r3, [r7, #12]
 801b27c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b280:	2b03      	cmp	r3, #3
 801b282:	dd0e      	ble.n	801b2a2 <RegionUS915NextChannel+0x92>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801b284:	4b5a      	ldr	r3, [pc, #360]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b286:	681b      	ldr	r3, [r3, #0]
 801b288:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 801b28c:	b2db      	uxtb	r3, r3
 801b28e:	2b00      	cmp	r3, #0
 801b290:	d107      	bne.n	801b2a2 <RegionUS915NextChannel+0x92>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801b292:	4b58      	ldr	r3, [pc, #352]	; (801b3f4 <RegionUS915NextChannel+0x1e4>)
 801b294:	681a      	ldr	r2, [r3, #0]
 801b296:	4b56      	ldr	r3, [pc, #344]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b298:	681b      	ldr	r3, [r3, #0]
 801b29a:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 801b29e:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801b2a2:	68fb      	ldr	r3, [r7, #12]
 801b2a4:	7a5b      	ldrb	r3, [r3, #9]
 801b2a6:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801b2a8:	68fb      	ldr	r3, [r7, #12]
 801b2aa:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b2ae:	b2db      	uxtb	r3, r3
 801b2b0:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801b2b2:	4b4f      	ldr	r3, [pc, #316]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b2b4:	681b      	ldr	r3, [r3, #0]
 801b2b6:	3390      	adds	r3, #144	; 0x90
 801b2b8:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801b2ba:	4b4e      	ldr	r3, [pc, #312]	; (801b3f4 <RegionUS915NextChannel+0x1e4>)
 801b2bc:	681b      	ldr	r3, [r3, #0]
 801b2be:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 801b2c0:	4b4b      	ldr	r3, [pc, #300]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b2c2:	681b      	ldr	r3, [r3, #0]
 801b2c4:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801b2c6:	2348      	movs	r3, #72	; 0x48
 801b2c8:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = NULL;
 801b2ca:	2300      	movs	r3, #0
 801b2cc:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801b2ce:	68fb      	ldr	r3, [r7, #12]
 801b2d0:	681b      	ldr	r3, [r3, #0]
 801b2d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801b2d4:	68fb      	ldr	r3, [r7, #12]
 801b2d6:	685b      	ldr	r3, [r3, #4]
 801b2d8:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801b2da:	68fb      	ldr	r3, [r7, #12]
 801b2dc:	7a9b      	ldrb	r3, [r3, #10]
 801b2de:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801b2e2:	2301      	movs	r3, #1
 801b2e4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801b2e8:	68fa      	ldr	r2, [r7, #12]
 801b2ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801b2ee:	320c      	adds	r2, #12
 801b2f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b2f4:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801b2f8:	68fb      	ldr	r3, [r7, #12]
 801b2fa:	7d1b      	ldrb	r3, [r3, #20]
 801b2fc:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801b300:	68fb      	ldr	r3, [r7, #12]
 801b302:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801b306:	68fb      	ldr	r3, [r7, #12]
 801b308:	8adb      	ldrh	r3, [r3, #22]
 801b30a:	4619      	mov	r1, r3
 801b30c:	4610      	mov	r0, r2
 801b30e:	f7fe feff 	bl	801a110 <GetTimeOnAir>
 801b312:	4603      	mov	r3, r0
 801b314:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801b316:	f107 0314 	add.w	r3, r7, #20
 801b31a:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801b31c:	f107 0195 	add.w	r1, r7, #149	; 0x95
 801b320:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801b324:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 801b328:	687b      	ldr	r3, [r7, #4]
 801b32a:	9301      	str	r3, [sp, #4]
 801b32c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 801b330:	9300      	str	r3, [sp, #0]
 801b332:	460b      	mov	r3, r1
 801b334:	6839      	ldr	r1, [r7, #0]
 801b336:	f7fd fb58 	bl	80189ea <RegionCommonIdentifyChannels>
 801b33a:	4603      	mov	r3, r0
 801b33c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801b340:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801b344:	2b00      	cmp	r3, #0
 801b346:	d14d      	bne.n	801b3e4 <RegionUS915NextChannel+0x1d4>
    {
        if( nextChanParams->Joined == true )
 801b348:	68fb      	ldr	r3, [r7, #12]
 801b34a:	7a5b      	ldrb	r3, [r3, #9]
 801b34c:	2b00      	cmp	r3, #0
 801b34e:	d00e      	beq.n	801b36e <RegionUS915NextChannel+0x15e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801b350:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 801b354:	3b01      	subs	r3, #1
 801b356:	4619      	mov	r1, r3
 801b358:	2000      	movs	r0, #0
 801b35a:	f000 f8f5 	bl	801b548 <randr>
 801b35e:	4603      	mov	r3, r0
 801b360:	3398      	adds	r3, #152	; 0x98
 801b362:	443b      	add	r3, r7
 801b364:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801b368:	68bb      	ldr	r3, [r7, #8]
 801b36a:	701a      	strb	r2, [r3, #0]
 801b36c:	e030      	b.n	801b3d0 <RegionUS915NextChannel+0x1c0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801b36e:	68fb      	ldr	r3, [r7, #12]
 801b370:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b374:	2b00      	cmp	r3, #0
 801b376:	d10f      	bne.n	801b398 <RegionUS915NextChannel+0x188>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b378:	4b1d      	ldr	r3, [pc, #116]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b37a:	681b      	ldr	r3, [r3, #0]
 801b37c:	f103 0090 	add.w	r0, r3, #144	; 0x90
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801b380:	4b1b      	ldr	r3, [pc, #108]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b382:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b384:	339c      	adds	r3, #156	; 0x9c
 801b386:	68ba      	ldr	r2, [r7, #8]
 801b388:	4619      	mov	r1, r3
 801b38a:	f7fc fc91 	bl	8017cb0 <RegionBaseUSComputeNext125kHzJoinChannel>
 801b38e:	4603      	mov	r3, r0
 801b390:	2b03      	cmp	r3, #3
 801b392:	d11d      	bne.n	801b3d0 <RegionUS915NextChannel+0x1c0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801b394:	2303      	movs	r3, #3
 801b396:	e027      	b.n	801b3e8 <RegionUS915NextChannel+0x1d8>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801b398:	2300      	movs	r3, #0
 801b39a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b39e:	e004      	b.n	801b3aa <RegionUS915NextChannel+0x19a>
                {
                    i++;
 801b3a0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801b3a4:	3301      	adds	r3, #1
 801b3a6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b3aa:	4b11      	ldr	r3, [pc, #68]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b3ac:	681b      	ldr	r3, [r3, #0]
 801b3ae:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 801b3b2:	b2da      	uxtb	r2, r3
 801b3b4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801b3b8:	fa42 f303 	asr.w	r3, r2, r3
 801b3bc:	f003 0301 	and.w	r3, r3, #1
 801b3c0:	2b00      	cmp	r3, #0
 801b3c2:	d0ed      	beq.n	801b3a0 <RegionUS915NextChannel+0x190>
                }
                *channel = 64 + i;
 801b3c4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801b3c8:	3340      	adds	r3, #64	; 0x40
 801b3ca:	b2da      	uxtb	r2, r3
 801b3cc:	68bb      	ldr	r3, [r7, #8]
 801b3ce:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801b3d0:	4b07      	ldr	r3, [pc, #28]	; (801b3f0 <RegionUS915NextChannel+0x1e0>)
 801b3d2:	681b      	ldr	r3, [r3, #0]
 801b3d4:	f103 0090 	add.w	r0, r3, #144	; 0x90
 801b3d8:	68bb      	ldr	r3, [r7, #8]
 801b3da:	781b      	ldrb	r3, [r3, #0]
 801b3dc:	2248      	movs	r2, #72	; 0x48
 801b3de:	4619      	mov	r1, r3
 801b3e0:	f7fc fec8 	bl	8018174 <RegionCommonChanDisable>
    }
    return status;
 801b3e4:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801b3e8:	4618      	mov	r0, r3
 801b3ea:	3798      	adds	r7, #152	; 0x98
 801b3ec:	46bd      	mov	sp, r7
 801b3ee:	bd80      	pop	{r7, pc}
 801b3f0:	2000404c 	.word	0x2000404c
 801b3f4:	20004050 	.word	0x20004050

0801b3f8 <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801b3f8:	b590      	push	{r4, r7, lr}
 801b3fa:	b085      	sub	sp, #20
 801b3fc:	af00      	add	r7, sp, #0
 801b3fe:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, RegionNvmGroup2->ChannelsMask );
 801b400:	687b      	ldr	r3, [r7, #4]
 801b402:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801b406:	4b23      	ldr	r3, [pc, #140]	; (801b494 <RegionUS915SetContinuousWave+0x9c>)
 801b408:	681a      	ldr	r2, [r3, #0]
 801b40a:	4b23      	ldr	r3, [pc, #140]	; (801b498 <RegionUS915SetContinuousWave+0xa0>)
 801b40c:	6819      	ldr	r1, [r3, #0]
 801b40e:	687b      	ldr	r3, [r7, #4]
 801b410:	781b      	ldrb	r3, [r3, #0]
 801b412:	461c      	mov	r4, r3
 801b414:	4623      	mov	r3, r4
 801b416:	005b      	lsls	r3, r3, #1
 801b418:	4423      	add	r3, r4
 801b41a:	009b      	lsls	r3, r3, #2
 801b41c:	440b      	add	r3, r1
 801b41e:	3309      	adds	r3, #9
 801b420:	781b      	ldrb	r3, [r3, #0]
 801b422:	4619      	mov	r1, r3
 801b424:	460b      	mov	r3, r1
 801b426:	005b      	lsls	r3, r3, #1
 801b428:	440b      	add	r3, r1
 801b42a:	00db      	lsls	r3, r3, #3
 801b42c:	4413      	add	r3, r2
 801b42e:	3302      	adds	r3, #2
 801b430:	f993 1000 	ldrsb.w	r1, [r3]
 801b434:	687b      	ldr	r3, [r7, #4]
 801b436:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801b43a:	4b17      	ldr	r3, [pc, #92]	; (801b498 <RegionUS915SetContinuousWave+0xa0>)
 801b43c:	681b      	ldr	r3, [r3, #0]
 801b43e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801b442:	f7fe fdeb 	bl	801a01c <LimitTxPower>
 801b446:	4603      	mov	r3, r0
 801b448:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801b44a:	2300      	movs	r3, #0
 801b44c:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 801b44e:	4b12      	ldr	r3, [pc, #72]	; (801b498 <RegionUS915SetContinuousWave+0xa0>)
 801b450:	681a      	ldr	r2, [r3, #0]
 801b452:	687b      	ldr	r3, [r7, #4]
 801b454:	781b      	ldrb	r3, [r3, #0]
 801b456:	4619      	mov	r1, r3
 801b458:	460b      	mov	r3, r1
 801b45a:	005b      	lsls	r3, r3, #1
 801b45c:	440b      	add	r3, r1
 801b45e:	009b      	lsls	r3, r3, #2
 801b460:	4413      	add	r3, r2
 801b462:	681b      	ldr	r3, [r3, #0]
 801b464:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801b466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b46a:	f04f 0200 	mov.w	r2, #0
 801b46e:	490b      	ldr	r1, [pc, #44]	; (801b49c <RegionUS915SetContinuousWave+0xa4>)
 801b470:	4618      	mov	r0, r3
 801b472:	f7fd f9cb 	bl	801880c <RegionCommonComputeTxPower>
 801b476:	4603      	mov	r3, r0
 801b478:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801b47a:	4b09      	ldr	r3, [pc, #36]	; (801b4a0 <RegionUS915SetContinuousWave+0xa8>)
 801b47c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801b47e:	687a      	ldr	r2, [r7, #4]
 801b480:	8992      	ldrh	r2, [r2, #12]
 801b482:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801b486:	68b8      	ldr	r0, [r7, #8]
 801b488:	4798      	blx	r3
#endif /* REGION_US915 */
}
 801b48a:	bf00      	nop
 801b48c:	3714      	adds	r7, #20
 801b48e:	46bd      	mov	sp, r7
 801b490:	bd90      	pop	{r4, r7, pc}
 801b492:	bf00      	nop
 801b494:	2000404c 	.word	0x2000404c
 801b498:	20004050 	.word	0x20004050
 801b49c:	41f00000 	.word	0x41f00000
 801b4a0:	08023310 	.word	0x08023310

0801b4a4 <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801b4a4:	b480      	push	{r7}
 801b4a6:	b085      	sub	sp, #20
 801b4a8:	af00      	add	r7, sp, #0
 801b4aa:	4603      	mov	r3, r0
 801b4ac:	71fb      	strb	r3, [r7, #7]
 801b4ae:	460b      	mov	r3, r1
 801b4b0:	71bb      	strb	r3, [r7, #6]
 801b4b2:	4613      	mov	r3, r2
 801b4b4:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801b4b6:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b4ba:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b4be:	4909      	ldr	r1, [pc, #36]	; (801b4e4 <RegionUS915ApplyDrOffset+0x40>)
 801b4c0:	0092      	lsls	r2, r2, #2
 801b4c2:	440a      	add	r2, r1
 801b4c4:	4413      	add	r3, r2
 801b4c6:	781b      	ldrb	r3, [r3, #0]
 801b4c8:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801b4ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b4ce:	2b00      	cmp	r3, #0
 801b4d0:	da01      	bge.n	801b4d6 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801b4d2:	2300      	movs	r3, #0
 801b4d4:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801b4d6:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801b4d8:	4618      	mov	r0, r3
 801b4da:	3714      	adds	r7, #20
 801b4dc:	46bd      	mov	sp, r7
 801b4de:	bc80      	pop	{r7}
 801b4e0:	4770      	bx	lr
 801b4e2:	bf00      	nop
 801b4e4:	080232dc 	.word	0x080232dc

0801b4e8 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801b4e8:	b480      	push	{r7}
 801b4ea:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801b4ec:	4b0d      	ldr	r3, [pc, #52]	; (801b524 <rand1+0x3c>)
 801b4ee:	681b      	ldr	r3, [r3, #0]
 801b4f0:	4a0d      	ldr	r2, [pc, #52]	; (801b528 <rand1+0x40>)
 801b4f2:	fb02 f303 	mul.w	r3, r2, r3
 801b4f6:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801b4fa:	3339      	adds	r3, #57	; 0x39
 801b4fc:	4a09      	ldr	r2, [pc, #36]	; (801b524 <rand1+0x3c>)
 801b4fe:	6013      	str	r3, [r2, #0]
 801b500:	4b08      	ldr	r3, [pc, #32]	; (801b524 <rand1+0x3c>)
 801b502:	681a      	ldr	r2, [r3, #0]
 801b504:	2303      	movs	r3, #3
 801b506:	fba3 1302 	umull	r1, r3, r3, r2
 801b50a:	1ad1      	subs	r1, r2, r3
 801b50c:	0849      	lsrs	r1, r1, #1
 801b50e:	440b      	add	r3, r1
 801b510:	0f99      	lsrs	r1, r3, #30
 801b512:	460b      	mov	r3, r1
 801b514:	07db      	lsls	r3, r3, #31
 801b516:	1a5b      	subs	r3, r3, r1
 801b518:	1ad1      	subs	r1, r2, r3
 801b51a:	460b      	mov	r3, r1
}
 801b51c:	4618      	mov	r0, r3
 801b51e:	46bd      	mov	sp, r7
 801b520:	bc80      	pop	{r7}
 801b522:	4770      	bx	lr
 801b524:	2000010c 	.word	0x2000010c
 801b528:	41c64e6d 	.word	0x41c64e6d

0801b52c <srand1>:

void srand1( uint32_t seed )
{
 801b52c:	b480      	push	{r7}
 801b52e:	b083      	sub	sp, #12
 801b530:	af00      	add	r7, sp, #0
 801b532:	6078      	str	r0, [r7, #4]
    next = seed;
 801b534:	4a03      	ldr	r2, [pc, #12]	; (801b544 <srand1+0x18>)
 801b536:	687b      	ldr	r3, [r7, #4]
 801b538:	6013      	str	r3, [r2, #0]
}
 801b53a:	bf00      	nop
 801b53c:	370c      	adds	r7, #12
 801b53e:	46bd      	mov	sp, r7
 801b540:	bc80      	pop	{r7}
 801b542:	4770      	bx	lr
 801b544:	2000010c 	.word	0x2000010c

0801b548 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801b548:	b580      	push	{r7, lr}
 801b54a:	b082      	sub	sp, #8
 801b54c:	af00      	add	r7, sp, #0
 801b54e:	6078      	str	r0, [r7, #4]
 801b550:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801b552:	f7ff ffc9 	bl	801b4e8 <rand1>
 801b556:	4602      	mov	r2, r0
 801b558:	6839      	ldr	r1, [r7, #0]
 801b55a:	687b      	ldr	r3, [r7, #4]
 801b55c:	1acb      	subs	r3, r1, r3
 801b55e:	3301      	adds	r3, #1
 801b560:	fb92 f1f3 	sdiv	r1, r2, r3
 801b564:	fb01 f303 	mul.w	r3, r1, r3
 801b568:	1ad2      	subs	r2, r2, r3
 801b56a:	687b      	ldr	r3, [r7, #4]
 801b56c:	4413      	add	r3, r2
}
 801b56e:	4618      	mov	r0, r3
 801b570:	3708      	adds	r7, #8
 801b572:	46bd      	mov	sp, r7
 801b574:	bd80      	pop	{r7, pc}

0801b576 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b576:	b480      	push	{r7}
 801b578:	b085      	sub	sp, #20
 801b57a:	af00      	add	r7, sp, #0
 801b57c:	60f8      	str	r0, [r7, #12]
 801b57e:	60b9      	str	r1, [r7, #8]
 801b580:	4613      	mov	r3, r2
 801b582:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801b584:	e007      	b.n	801b596 <memcpy1+0x20>
    {
        *dst++ = *src++;
 801b586:	68ba      	ldr	r2, [r7, #8]
 801b588:	1c53      	adds	r3, r2, #1
 801b58a:	60bb      	str	r3, [r7, #8]
 801b58c:	68fb      	ldr	r3, [r7, #12]
 801b58e:	1c59      	adds	r1, r3, #1
 801b590:	60f9      	str	r1, [r7, #12]
 801b592:	7812      	ldrb	r2, [r2, #0]
 801b594:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b596:	88fb      	ldrh	r3, [r7, #6]
 801b598:	1e5a      	subs	r2, r3, #1
 801b59a:	80fa      	strh	r2, [r7, #6]
 801b59c:	2b00      	cmp	r3, #0
 801b59e:	d1f2      	bne.n	801b586 <memcpy1+0x10>
    }
}
 801b5a0:	bf00      	nop
 801b5a2:	bf00      	nop
 801b5a4:	3714      	adds	r7, #20
 801b5a6:	46bd      	mov	sp, r7
 801b5a8:	bc80      	pop	{r7}
 801b5aa:	4770      	bx	lr

0801b5ac <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b5ac:	b480      	push	{r7}
 801b5ae:	b085      	sub	sp, #20
 801b5b0:	af00      	add	r7, sp, #0
 801b5b2:	60f8      	str	r0, [r7, #12]
 801b5b4:	60b9      	str	r1, [r7, #8]
 801b5b6:	4613      	mov	r3, r2
 801b5b8:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801b5ba:	88fb      	ldrh	r3, [r7, #6]
 801b5bc:	3b01      	subs	r3, #1
 801b5be:	68fa      	ldr	r2, [r7, #12]
 801b5c0:	4413      	add	r3, r2
 801b5c2:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801b5c4:	e007      	b.n	801b5d6 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801b5c6:	68ba      	ldr	r2, [r7, #8]
 801b5c8:	1c53      	adds	r3, r2, #1
 801b5ca:	60bb      	str	r3, [r7, #8]
 801b5cc:	68fb      	ldr	r3, [r7, #12]
 801b5ce:	1e59      	subs	r1, r3, #1
 801b5d0:	60f9      	str	r1, [r7, #12]
 801b5d2:	7812      	ldrb	r2, [r2, #0]
 801b5d4:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b5d6:	88fb      	ldrh	r3, [r7, #6]
 801b5d8:	1e5a      	subs	r2, r3, #1
 801b5da:	80fa      	strh	r2, [r7, #6]
 801b5dc:	2b00      	cmp	r3, #0
 801b5de:	d1f2      	bne.n	801b5c6 <memcpyr+0x1a>
    }
}
 801b5e0:	bf00      	nop
 801b5e2:	bf00      	nop
 801b5e4:	3714      	adds	r7, #20
 801b5e6:	46bd      	mov	sp, r7
 801b5e8:	bc80      	pop	{r7}
 801b5ea:	4770      	bx	lr

0801b5ec <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801b5ec:	b480      	push	{r7}
 801b5ee:	b083      	sub	sp, #12
 801b5f0:	af00      	add	r7, sp, #0
 801b5f2:	6078      	str	r0, [r7, #4]
 801b5f4:	460b      	mov	r3, r1
 801b5f6:	70fb      	strb	r3, [r7, #3]
 801b5f8:	4613      	mov	r3, r2
 801b5fa:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801b5fc:	e004      	b.n	801b608 <memset1+0x1c>
    {
        *dst++ = value;
 801b5fe:	687b      	ldr	r3, [r7, #4]
 801b600:	1c5a      	adds	r2, r3, #1
 801b602:	607a      	str	r2, [r7, #4]
 801b604:	78fa      	ldrb	r2, [r7, #3]
 801b606:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b608:	883b      	ldrh	r3, [r7, #0]
 801b60a:	1e5a      	subs	r2, r3, #1
 801b60c:	803a      	strh	r2, [r7, #0]
 801b60e:	2b00      	cmp	r3, #0
 801b610:	d1f5      	bne.n	801b5fe <memset1+0x12>
    }
}
 801b612:	bf00      	nop
 801b614:	bf00      	nop
 801b616:	370c      	adds	r7, #12
 801b618:	46bd      	mov	sp, r7
 801b61a:	bc80      	pop	{r7}
 801b61c:	4770      	bx	lr
	...

0801b620 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801b620:	b480      	push	{r7}
 801b622:	b087      	sub	sp, #28
 801b624:	af00      	add	r7, sp, #0
 801b626:	6078      	str	r0, [r7, #4]
 801b628:	460b      	mov	r3, r1
 801b62a:	807b      	strh	r3, [r7, #2]
    // The CRC calculation follows CCITT - 0x04C11DB7
    const uint32_t reversedPolynom = 0xEDB88320;
 801b62c:	4b1a      	ldr	r3, [pc, #104]	; (801b698 <Crc32+0x78>)
 801b62e:	60fb      	str	r3, [r7, #12]

    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801b630:	f04f 33ff 	mov.w	r3, #4294967295
 801b634:	617b      	str	r3, [r7, #20]

    if( buffer == NULL )
 801b636:	687b      	ldr	r3, [r7, #4]
 801b638:	2b00      	cmp	r3, #0
 801b63a:	d101      	bne.n	801b640 <Crc32+0x20>
    {
        return 0;
 801b63c:	2300      	movs	r3, #0
 801b63e:	e026      	b.n	801b68e <Crc32+0x6e>
    }

    for( uint16_t i = 0; i < length; ++i )
 801b640:	2300      	movs	r3, #0
 801b642:	827b      	strh	r3, [r7, #18]
 801b644:	e01d      	b.n	801b682 <Crc32+0x62>
    {
        crc ^= ( uint32_t )buffer[i];
 801b646:	8a7b      	ldrh	r3, [r7, #18]
 801b648:	687a      	ldr	r2, [r7, #4]
 801b64a:	4413      	add	r3, r2
 801b64c:	781b      	ldrb	r3, [r3, #0]
 801b64e:	461a      	mov	r2, r3
 801b650:	697b      	ldr	r3, [r7, #20]
 801b652:	4053      	eors	r3, r2
 801b654:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 801b656:	2300      	movs	r3, #0
 801b658:	823b      	strh	r3, [r7, #16]
 801b65a:	e00c      	b.n	801b676 <Crc32+0x56>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801b65c:	697b      	ldr	r3, [r7, #20]
 801b65e:	085a      	lsrs	r2, r3, #1
 801b660:	697b      	ldr	r3, [r7, #20]
 801b662:	f003 0301 	and.w	r3, r3, #1
 801b666:	4259      	negs	r1, r3
 801b668:	68fb      	ldr	r3, [r7, #12]
 801b66a:	400b      	ands	r3, r1
 801b66c:	4053      	eors	r3, r2
 801b66e:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 801b670:	8a3b      	ldrh	r3, [r7, #16]
 801b672:	3301      	adds	r3, #1
 801b674:	823b      	strh	r3, [r7, #16]
 801b676:	8a3b      	ldrh	r3, [r7, #16]
 801b678:	2b07      	cmp	r3, #7
 801b67a:	d9ef      	bls.n	801b65c <Crc32+0x3c>
    for( uint16_t i = 0; i < length; ++i )
 801b67c:	8a7b      	ldrh	r3, [r7, #18]
 801b67e:	3301      	adds	r3, #1
 801b680:	827b      	strh	r3, [r7, #18]
 801b682:	8a7a      	ldrh	r2, [r7, #18]
 801b684:	887b      	ldrh	r3, [r7, #2]
 801b686:	429a      	cmp	r2, r3
 801b688:	d3dd      	bcc.n	801b646 <Crc32+0x26>
        }
    }

    return ~crc;
 801b68a:	697b      	ldr	r3, [r7, #20]
 801b68c:	43db      	mvns	r3, r3
}
 801b68e:	4618      	mov	r0, r3
 801b690:	371c      	adds	r7, #28
 801b692:	46bd      	mov	sp, r7
 801b694:	bc80      	pop	{r7}
 801b696:	4770      	bx	lr
 801b698:	edb88320 	.word	0xedb88320

0801b69c <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801b69c:	b580      	push	{r7, lr}
 801b69e:	b084      	sub	sp, #16
 801b6a0:	af02      	add	r7, sp, #8
 801b6a2:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801b6a4:	4a21      	ldr	r2, [pc, #132]	; (801b72c <RadioInit+0x90>)
 801b6a6:	687b      	ldr	r3, [r7, #4]
 801b6a8:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801b6aa:	4b21      	ldr	r3, [pc, #132]	; (801b730 <RadioInit+0x94>)
 801b6ac:	2200      	movs	r2, #0
 801b6ae:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801b6b0:	4b1f      	ldr	r3, [pc, #124]	; (801b730 <RadioInit+0x94>)
 801b6b2:	2200      	movs	r2, #0
 801b6b4:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801b6b6:	4b1e      	ldr	r3, [pc, #120]	; (801b730 <RadioInit+0x94>)
 801b6b8:	2200      	movs	r2, #0
 801b6ba:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 801b6bc:	481d      	ldr	r0, [pc, #116]	; (801b734 <RadioInit+0x98>)
 801b6be:	f001 febb 	bl	801d438 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 801b6c2:	2000      	movs	r0, #0
 801b6c4:	f001 f81e 	bl	801c704 <RadioSetPublicNetwork>

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode(  );
 801b6c8:	f002 f94c 	bl	801d964 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801b6cc:	2100      	movs	r1, #0
 801b6ce:	2000      	movs	r0, #0
 801b6d0:	f002 fcac 	bl	801e02c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 801b6d4:	2204      	movs	r2, #4
 801b6d6:	2100      	movs	r1, #0
 801b6d8:	2001      	movs	r0, #1
 801b6da:	f002 fad1 	bl	801dc80 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b6de:	2300      	movs	r3, #0
 801b6e0:	2200      	movs	r2, #0
 801b6e2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801b6e6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801b6ea:	f002 fa01 	bl	801daf0 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801b6ee:	f000 fe9b 	bl	801c428 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801b6f2:	2300      	movs	r3, #0
 801b6f4:	9300      	str	r3, [sp, #0]
 801b6f6:	4b10      	ldr	r3, [pc, #64]	; (801b738 <RadioInit+0x9c>)
 801b6f8:	2200      	movs	r2, #0
 801b6fa:	f04f 31ff 	mov.w	r1, #4294967295
 801b6fe:	480f      	ldr	r0, [pc, #60]	; (801b73c <RadioInit+0xa0>)
 801b700:	f004 f8d4 	bl	801f8ac <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801b704:	2300      	movs	r3, #0
 801b706:	9300      	str	r3, [sp, #0]
 801b708:	4b0d      	ldr	r3, [pc, #52]	; (801b740 <RadioInit+0xa4>)
 801b70a:	2200      	movs	r2, #0
 801b70c:	f04f 31ff 	mov.w	r1, #4294967295
 801b710:	480c      	ldr	r0, [pc, #48]	; (801b744 <RadioInit+0xa8>)
 801b712:	f004 f8cb 	bl	801f8ac <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801b716:	4809      	ldr	r0, [pc, #36]	; (801b73c <RadioInit+0xa0>)
 801b718:	f004 f96c 	bl	801f9f4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801b71c:	4809      	ldr	r0, [pc, #36]	; (801b744 <RadioInit+0xa8>)
 801b71e:	f004 f969 	bl	801f9f4 <UTIL_TIMER_Stop>
}
 801b722:	bf00      	nop
 801b724:	3708      	adds	r7, #8
 801b726:	46bd      	mov	sp, r7
 801b728:	bd80      	pop	{r7, pc}
 801b72a:	bf00      	nop
 801b72c:	20004154 	.word	0x20004154
 801b730:	20004158 	.word	0x20004158
 801b734:	0801c7e9 	.word	0x0801c7e9
 801b738:	0801c771 	.word	0x0801c771
 801b73c:	200041b0 	.word	0x200041b0
 801b740:	0801c785 	.word	0x0801c785
 801b744:	200041c8 	.word	0x200041c8

0801b748 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801b748:	b580      	push	{r7, lr}
 801b74a:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801b74c:	f001 feb6 	bl	801d4bc <SUBGRF_GetOperatingMode>
 801b750:	4603      	mov	r3, r0
 801b752:	2b07      	cmp	r3, #7
 801b754:	d00a      	beq.n	801b76c <RadioGetStatus+0x24>
 801b756:	2b07      	cmp	r3, #7
 801b758:	dc0a      	bgt.n	801b770 <RadioGetStatus+0x28>
 801b75a:	2b04      	cmp	r3, #4
 801b75c:	d002      	beq.n	801b764 <RadioGetStatus+0x1c>
 801b75e:	2b05      	cmp	r3, #5
 801b760:	d002      	beq.n	801b768 <RadioGetStatus+0x20>
 801b762:	e005      	b.n	801b770 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801b764:	2302      	movs	r3, #2
 801b766:	e004      	b.n	801b772 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801b768:	2301      	movs	r3, #1
 801b76a:	e002      	b.n	801b772 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801b76c:	2303      	movs	r3, #3
 801b76e:	e000      	b.n	801b772 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801b770:	2300      	movs	r3, #0
    }
}
 801b772:	4618      	mov	r0, r3
 801b774:	bd80      	pop	{r7, pc}
	...

0801b778 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801b778:	b580      	push	{r7, lr}
 801b77a:	b082      	sub	sp, #8
 801b77c:	af00      	add	r7, sp, #0
 801b77e:	4603      	mov	r3, r0
 801b780:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801b782:	4a25      	ldr	r2, [pc, #148]	; (801b818 <RadioSetModem+0xa0>)
 801b784:	79fb      	ldrb	r3, [r7, #7]
 801b786:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem(modem);
 801b788:	79fb      	ldrb	r3, [r7, #7]
 801b78a:	4618      	mov	r0, r3
 801b78c:	f003 f811 	bl	801e7b2 <RFW_SetRadioModem>
    switch( modem )
 801b790:	79fb      	ldrb	r3, [r7, #7]
 801b792:	3b01      	subs	r3, #1
 801b794:	2b03      	cmp	r3, #3
 801b796:	d80b      	bhi.n	801b7b0 <RadioSetModem+0x38>
 801b798:	a201      	add	r2, pc, #4	; (adr r2, 801b7a0 <RadioSetModem+0x28>)
 801b79a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b79e:	bf00      	nop
 801b7a0:	0801b7bf 	.word	0x0801b7bf
 801b7a4:	0801b7e5 	.word	0x0801b7e5
 801b7a8:	0801b7f3 	.word	0x0801b7f3
 801b7ac:	0801b801 	.word	0x0801b801
    {
    default:
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b7b0:	2000      	movs	r0, #0
 801b7b2:	f002 fa3f 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b7b6:	4b18      	ldr	r3, [pc, #96]	; (801b818 <RadioSetModem+0xa0>)
 801b7b8:	2200      	movs	r2, #0
 801b7ba:	735a      	strb	r2, [r3, #13]
        break;
 801b7bc:	e028      	b.n	801b810 <RadioSetModem+0x98>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801b7be:	2001      	movs	r0, #1
 801b7c0:	f002 fa38 	bl	801dc34 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801b7c4:	4b14      	ldr	r3, [pc, #80]	; (801b818 <RadioSetModem+0xa0>)
 801b7c6:	7b5a      	ldrb	r2, [r3, #13]
 801b7c8:	4b13      	ldr	r3, [pc, #76]	; (801b818 <RadioSetModem+0xa0>)
 801b7ca:	7b1b      	ldrb	r3, [r3, #12]
 801b7cc:	429a      	cmp	r2, r3
 801b7ce:	d01e      	beq.n	801b80e <RadioSetModem+0x96>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801b7d0:	4b11      	ldr	r3, [pc, #68]	; (801b818 <RadioSetModem+0xa0>)
 801b7d2:	7b1a      	ldrb	r2, [r3, #12]
 801b7d4:	4b10      	ldr	r3, [pc, #64]	; (801b818 <RadioSetModem+0xa0>)
 801b7d6:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801b7d8:	4b0f      	ldr	r3, [pc, #60]	; (801b818 <RadioSetModem+0xa0>)
 801b7da:	7b5b      	ldrb	r3, [r3, #13]
 801b7dc:	4618      	mov	r0, r3
 801b7de:	f000 ff91 	bl	801c704 <RadioSetPublicNetwork>
        }
        break;
 801b7e2:	e014      	b.n	801b80e <RadioSetModem+0x96>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b7e4:	2002      	movs	r0, #2
 801b7e6:	f002 fa25 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b7ea:	4b0b      	ldr	r3, [pc, #44]	; (801b818 <RadioSetModem+0xa0>)
 801b7ec:	2200      	movs	r2, #0
 801b7ee:	735a      	strb	r2, [r3, #13]
        break;
 801b7f0:	e00e      	b.n	801b810 <RadioSetModem+0x98>
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b7f2:	2002      	movs	r0, #2
 801b7f4:	f002 fa1e 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b7f8:	4b07      	ldr	r3, [pc, #28]	; (801b818 <RadioSetModem+0xa0>)
 801b7fa:	2200      	movs	r2, #0
 801b7fc:	735a      	strb	r2, [r3, #13]
        break;
 801b7fe:	e007      	b.n	801b810 <RadioSetModem+0x98>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b800:	2000      	movs	r0, #0
 801b802:	f002 fa17 	bl	801dc34 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b806:	4b04      	ldr	r3, [pc, #16]	; (801b818 <RadioSetModem+0xa0>)
 801b808:	2200      	movs	r2, #0
 801b80a:	735a      	strb	r2, [r3, #13]
        break;
 801b80c:	e000      	b.n	801b810 <RadioSetModem+0x98>
        break;
 801b80e:	bf00      	nop
    }
}
 801b810:	bf00      	nop
 801b812:	3708      	adds	r7, #8
 801b814:	46bd      	mov	sp, r7
 801b816:	bd80      	pop	{r7, pc}
 801b818:	20004158 	.word	0x20004158

0801b81c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801b81c:	b580      	push	{r7, lr}
 801b81e:	b082      	sub	sp, #8
 801b820:	af00      	add	r7, sp, #0
 801b822:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801b824:	6878      	ldr	r0, [r7, #4]
 801b826:	f002 f9bf 	bl	801dba8 <SUBGRF_SetRfFrequency>
}
 801b82a:	bf00      	nop
 801b82c:	3708      	adds	r7, #8
 801b82e:	46bd      	mov	sp, r7
 801b830:	bd80      	pop	{r7, pc}

0801b832 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801b832:	b580      	push	{r7, lr}
 801b834:	b090      	sub	sp, #64	; 0x40
 801b836:	af0a      	add	r7, sp, #40	; 0x28
 801b838:	60f8      	str	r0, [r7, #12]
 801b83a:	60b9      	str	r1, [r7, #8]
 801b83c:	603b      	str	r3, [r7, #0]
 801b83e:	4613      	mov	r3, r2
 801b840:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801b842:	2301      	movs	r3, #1
 801b844:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801b846:	2300      	movs	r3, #0
 801b848:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801b84a:	2300      	movs	r3, #0
 801b84c:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801b84e:	f000 fdfe 	bl	801c44e <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801b852:	2000      	movs	r0, #0
 801b854:	f7ff ff90 	bl	801b778 <RadioSetModem>

    RadioSetChannel( freq );
 801b858:	68f8      	ldr	r0, [r7, #12]
 801b85a:	f7ff ffdf 	bl	801b81c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801b85e:	2301      	movs	r3, #1
 801b860:	9309      	str	r3, [sp, #36]	; 0x24
 801b862:	2300      	movs	r3, #0
 801b864:	9308      	str	r3, [sp, #32]
 801b866:	2300      	movs	r3, #0
 801b868:	9307      	str	r3, [sp, #28]
 801b86a:	2300      	movs	r3, #0
 801b86c:	9306      	str	r3, [sp, #24]
 801b86e:	2300      	movs	r3, #0
 801b870:	9305      	str	r3, [sp, #20]
 801b872:	2300      	movs	r3, #0
 801b874:	9304      	str	r3, [sp, #16]
 801b876:	2300      	movs	r3, #0
 801b878:	9303      	str	r3, [sp, #12]
 801b87a:	2300      	movs	r3, #0
 801b87c:	9302      	str	r3, [sp, #8]
 801b87e:	2303      	movs	r3, #3
 801b880:	9301      	str	r3, [sp, #4]
 801b882:	68bb      	ldr	r3, [r7, #8]
 801b884:	9300      	str	r3, [sp, #0]
 801b886:	2300      	movs	r3, #0
 801b888:	f44f 7216 	mov.w	r2, #600	; 0x258
 801b88c:	68b9      	ldr	r1, [r7, #8]
 801b88e:	2000      	movs	r0, #0
 801b890:	f000 f840 	bl	801b914 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801b894:	2000      	movs	r0, #0
 801b896:	f000 fde1 	bl	801c45c <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801b89a:	f000 ff61 	bl	801c760 <RadioGetWakeupTime>
 801b89e:	4603      	mov	r3, r0
 801b8a0:	4618      	mov	r0, r3
 801b8a2:	f7e6 f822 	bl	80018ea <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801b8a6:	f004 f9bf 	bl	801fc28 <UTIL_TIMER_GetCurrentTime>
 801b8aa:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b8ac:	e00d      	b.n	801b8ca <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801b8ae:	2000      	movs	r0, #0
 801b8b0:	f000 fea6 	bl	801c600 <RadioRssi>
 801b8b4:	4603      	mov	r3, r0
 801b8b6:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801b8b8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801b8bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801b8c0:	429a      	cmp	r2, r3
 801b8c2:	dd02      	ble.n	801b8ca <RadioIsChannelFree+0x98>
        {
            status = false;
 801b8c4:	2300      	movs	r3, #0
 801b8c6:	75fb      	strb	r3, [r7, #23]
            break;
 801b8c8:	e006      	b.n	801b8d8 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b8ca:	6938      	ldr	r0, [r7, #16]
 801b8cc:	f004 f9be 	bl	801fc4c <UTIL_TIMER_GetElapsedTime>
 801b8d0:	4602      	mov	r2, r0
 801b8d2:	683b      	ldr	r3, [r7, #0]
 801b8d4:	4293      	cmp	r3, r2
 801b8d6:	d8ea      	bhi.n	801b8ae <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801b8d8:	f000 fdb9 	bl	801c44e <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 801b8dc:	7dfb      	ldrb	r3, [r7, #23]
}
 801b8de:	4618      	mov	r0, r3
 801b8e0:	3718      	adds	r7, #24
 801b8e2:	46bd      	mov	sp, r7
 801b8e4:	bd80      	pop	{r7, pc}

0801b8e6 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801b8e6:	b580      	push	{r7, lr}
 801b8e8:	b082      	sub	sp, #8
 801b8ea:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801b8ec:	2300      	movs	r3, #0
 801b8ee:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 801b8f0:	2001      	movs	r0, #1
 801b8f2:	f7ff ff41 	bl	801b778 <RadioSetModem>

    // Disable LoRa modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b8f6:	2300      	movs	r3, #0
 801b8f8:	2200      	movs	r2, #0
 801b8fa:	2100      	movs	r1, #0
 801b8fc:	2000      	movs	r0, #0
 801b8fe:	f002 f8f7 	bl	801daf0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801b902:	f001 feac 	bl	801d65e <SUBGRF_GetRandom>
 801b906:	6078      	str	r0, [r7, #4]

    return rnd;
 801b908:	687b      	ldr	r3, [r7, #4]
}
 801b90a:	4618      	mov	r0, r3
 801b90c:	3708      	adds	r7, #8
 801b90e:	46bd      	mov	sp, r7
 801b910:	bd80      	pop	{r7, pc}
	...

0801b914 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801b914:	b580      	push	{r7, lr}
 801b916:	b08a      	sub	sp, #40	; 0x28
 801b918:	af00      	add	r7, sp, #0
 801b91a:	60b9      	str	r1, [r7, #8]
 801b91c:	607a      	str	r2, [r7, #4]
 801b91e:	461a      	mov	r2, r3
 801b920:	4603      	mov	r3, r0
 801b922:	73fb      	strb	r3, [r7, #15]
 801b924:	4613      	mov	r3, r2
 801b926:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 801b928:	4abd      	ldr	r2, [pc, #756]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b92a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b92e:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 801b930:	f002 fefd 	bl	801e72e <RFW_DeInit>
    if( rxContinuous == true )
 801b934:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b938:	2b00      	cmp	r3, #0
 801b93a:	d001      	beq.n	801b940 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801b93c:	2300      	movs	r3, #0
 801b93e:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801b940:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801b944:	2b00      	cmp	r3, #0
 801b946:	d004      	beq.n	801b952 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801b948:	4ab6      	ldr	r2, [pc, #728]	; (801bc24 <RadioSetRxConfig+0x310>)
 801b94a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801b94e:	7013      	strb	r3, [r2, #0]
 801b950:	e002      	b.n	801b958 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801b952:	4bb4      	ldr	r3, [pc, #720]	; (801bc24 <RadioSetRxConfig+0x310>)
 801b954:	22ff      	movs	r2, #255	; 0xff
 801b956:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801b958:	7bfb      	ldrb	r3, [r7, #15]
 801b95a:	2b04      	cmp	r3, #4
 801b95c:	d009      	beq.n	801b972 <RadioSetRxConfig+0x5e>
 801b95e:	2b04      	cmp	r3, #4
 801b960:	f300 81da 	bgt.w	801bd18 <RadioSetRxConfig+0x404>
 801b964:	2b00      	cmp	r3, #0
 801b966:	f000 80bf 	beq.w	801bae8 <RadioSetRxConfig+0x1d4>
 801b96a:	2b01      	cmp	r3, #1
 801b96c:	f000 812c 	beq.w	801bbc8 <RadioSetRxConfig+0x2b4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801b970:	e1d2      	b.n	801bd18 <RadioSetRxConfig+0x404>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801b972:	2001      	movs	r0, #1
 801b974:	f001 ffb8 	bl	801d8e8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b978:	4ba9      	ldr	r3, [pc, #676]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b97a:	2200      	movs	r2, #0
 801b97c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b980:	4aa7      	ldr	r2, [pc, #668]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b982:	687b      	ldr	r3, [r7, #4]
 801b984:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801b986:	4ba6      	ldr	r3, [pc, #664]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b988:	2209      	movs	r2, #9
 801b98a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801b98e:	4ba4      	ldr	r3, [pc, #656]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b990:	f44f 7248 	mov.w	r2, #800	; 0x320
 801b994:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b996:	68b8      	ldr	r0, [r7, #8]
 801b998:	f002 fdfc 	bl	801e594 <SUBGRF_GetFskBandwidthRegValue>
 801b99c:	4603      	mov	r3, r0
 801b99e:	461a      	mov	r2, r3
 801b9a0:	4b9f      	ldr	r3, [pc, #636]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b9a6:	4b9e      	ldr	r3, [pc, #632]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9a8:	2200      	movs	r2, #0
 801b9aa:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b9ac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801b9ae:	00db      	lsls	r3, r3, #3
 801b9b0:	b29a      	uxth	r2, r3
 801b9b2:	4b9b      	ldr	r3, [pc, #620]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9b4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801b9b6:	4b9a      	ldr	r3, [pc, #616]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9b8:	2200      	movs	r2, #0
 801b9ba:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801b9bc:	4b98      	ldr	r3, [pc, #608]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9be:	2210      	movs	r2, #16
 801b9c0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b9c2:	4b97      	ldr	r3, [pc, #604]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9c4:	2200      	movs	r2, #0
 801b9c6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801b9c8:	4b95      	ldr	r3, [pc, #596]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9ca:	2200      	movs	r2, #0
 801b9cc:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b9ce:	4b95      	ldr	r3, [pc, #596]	; (801bc24 <RadioSetRxConfig+0x310>)
 801b9d0:	781a      	ldrb	r2, [r3, #0]
 801b9d2:	4b93      	ldr	r3, [pc, #588]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9d4:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b9d6:	4b92      	ldr	r3, [pc, #584]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9d8:	2201      	movs	r2, #1
 801b9da:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801b9dc:	4b90      	ldr	r3, [pc, #576]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801b9de:	2200      	movs	r2, #0
 801b9e0:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801b9e2:	2004      	movs	r0, #4
 801b9e4:	f7ff fec8 	bl	801b778 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b9e8:	488f      	ldr	r0, [pc, #572]	; (801bc28 <RadioSetRxConfig+0x314>)
 801b9ea:	f002 f9af 	bl	801dd4c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b9ee:	488f      	ldr	r0, [pc, #572]	; (801bc2c <RadioSetRxConfig+0x318>)
 801b9f0:	f002 fa7e 	bl	801def0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b9f4:	4a8e      	ldr	r2, [pc, #568]	; (801bc30 <RadioSetRxConfig+0x31c>)
 801b9f6:	f107 031c 	add.w	r3, r7, #28
 801b9fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b9fe:	e883 0003 	stmia.w	r3, {r0, r1}
 801ba02:	f107 031c 	add.w	r3, r7, #28
 801ba06:	4618      	mov	r0, r3
 801ba08:	f001 fda7 	bl	801d55a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801ba0c:	f240 10ff 	movw	r0, #511	; 0x1ff
 801ba10:	f001 fdf2 	bl	801d5f8 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801ba14:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801ba18:	f000 fe11 	bl	801c63e <RadioRead>
 801ba1c:	4603      	mov	r3, r0
 801ba1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801ba22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba26:	f023 0310 	bic.w	r3, r3, #16
 801ba2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801ba2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba32:	4619      	mov	r1, r3
 801ba34:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801ba38:	f000 fdef 	bl	801c61a <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 801ba3c:	2104      	movs	r1, #4
 801ba3e:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801ba42:	f000 fdea 	bl	801c61a <RadioWrite>
            modReg= RadioRead(0x89b);
 801ba46:	f640 009b 	movw	r0, #2203	; 0x89b
 801ba4a:	f000 fdf8 	bl	801c63e <RadioRead>
 801ba4e:	4603      	mov	r3, r0
 801ba50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801ba54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba58:	f023 031c 	bic.w	r3, r3, #28
 801ba5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801ba60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba64:	f043 0308 	orr.w	r3, r3, #8
 801ba68:	b2db      	uxtb	r3, r3
 801ba6a:	4619      	mov	r1, r3
 801ba6c:	f640 009b 	movw	r0, #2203	; 0x89b
 801ba70:	f000 fdd3 	bl	801c61a <RadioWrite>
            modReg= RadioRead(0x6d1);
 801ba74:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801ba78:	f000 fde1 	bl	801c63e <RadioRead>
 801ba7c:	4603      	mov	r3, r0
 801ba7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801ba82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba86:	f023 0318 	bic.w	r3, r3, #24
 801ba8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801ba8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ba92:	f043 0318 	orr.w	r3, r3, #24
 801ba96:	b2db      	uxtb	r3, r3
 801ba98:	4619      	mov	r1, r3
 801ba9a:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801ba9e:	f000 fdbc 	bl	801c61a <RadioWrite>
            modReg= RadioRead(0x6ac);
 801baa2:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801baa6:	f000 fdca 	bl	801c63e <RadioRead>
 801baaa:	4603      	mov	r3, r0
 801baac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801bab0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bab4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801bab8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 801babc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bac0:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801bac4:	b2db      	uxtb	r3, r3
 801bac6:	4619      	mov	r1, r3
 801bac8:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801bacc:	f000 fda5 	bl	801c61a <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801bad0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801bad2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801bad6:	fb02 f303 	mul.w	r3, r2, r3
 801bada:	461a      	mov	r2, r3
 801badc:	687b      	ldr	r3, [r7, #4]
 801bade:	fbb2 f3f3 	udiv	r3, r2, r3
 801bae2:	4a4f      	ldr	r2, [pc, #316]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bae4:	6093      	str	r3, [r2, #8]
            break;
 801bae6:	e118      	b.n	801bd1a <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801bae8:	2000      	movs	r0, #0
 801baea:	f001 fefd 	bl	801d8e8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801baee:	4b4c      	ldr	r3, [pc, #304]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801baf0:	2200      	movs	r2, #0
 801baf2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801baf6:	4a4a      	ldr	r2, [pc, #296]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801baf8:	687b      	ldr	r3, [r7, #4]
 801bafa:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801bafc:	4b48      	ldr	r3, [pc, #288]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bafe:	220b      	movs	r2, #11
 801bb00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801bb04:	68b8      	ldr	r0, [r7, #8]
 801bb06:	f002 fd45 	bl	801e594 <SUBGRF_GetFskBandwidthRegValue>
 801bb0a:	4603      	mov	r3, r0
 801bb0c:	461a      	mov	r2, r3
 801bb0e:	4b44      	ldr	r3, [pc, #272]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801bb14:	4b42      	ldr	r3, [pc, #264]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb16:	2200      	movs	r2, #0
 801bb18:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801bb1a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bb1c:	00db      	lsls	r3, r3, #3
 801bb1e:	b29a      	uxth	r2, r3
 801bb20:	4b3f      	ldr	r3, [pc, #252]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb22:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801bb24:	4b3e      	ldr	r3, [pc, #248]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb26:	2204      	movs	r2, #4
 801bb28:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801bb2a:	4b3d      	ldr	r3, [pc, #244]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb2c:	2218      	movs	r2, #24
 801bb2e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801bb30:	4b3b      	ldr	r3, [pc, #236]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb32:	2200      	movs	r2, #0
 801bb34:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801bb36:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801bb3a:	f083 0301 	eor.w	r3, r3, #1
 801bb3e:	b2db      	uxtb	r3, r3
 801bb40:	461a      	mov	r2, r3
 801bb42:	4b37      	ldr	r3, [pc, #220]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb44:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801bb46:	4b37      	ldr	r3, [pc, #220]	; (801bc24 <RadioSetRxConfig+0x310>)
 801bb48:	781a      	ldrb	r2, [r3, #0]
 801bb4a:	4b35      	ldr	r3, [pc, #212]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb4c:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801bb4e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801bb52:	2b00      	cmp	r3, #0
 801bb54:	d003      	beq.n	801bb5e <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801bb56:	4b32      	ldr	r3, [pc, #200]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb58:	22f2      	movs	r2, #242	; 0xf2
 801bb5a:	75da      	strb	r2, [r3, #23]
 801bb5c:	e002      	b.n	801bb64 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801bb5e:	4b30      	ldr	r3, [pc, #192]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb60:	2201      	movs	r2, #1
 801bb62:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801bb64:	4b2e      	ldr	r3, [pc, #184]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb66:	2201      	movs	r2, #1
 801bb68:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801bb6a:	f000 fc70 	bl	801c44e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801bb6e:	4b2c      	ldr	r3, [pc, #176]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bb70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bb74:	2b00      	cmp	r3, #0
 801bb76:	bf14      	ite	ne
 801bb78:	2301      	movne	r3, #1
 801bb7a:	2300      	moveq	r3, #0
 801bb7c:	b2db      	uxtb	r3, r3
 801bb7e:	4618      	mov	r0, r3
 801bb80:	f7ff fdfa 	bl	801b778 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bb84:	4828      	ldr	r0, [pc, #160]	; (801bc28 <RadioSetRxConfig+0x314>)
 801bb86:	f002 f8e1 	bl	801dd4c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bb8a:	4828      	ldr	r0, [pc, #160]	; (801bc2c <RadioSetRxConfig+0x318>)
 801bb8c:	f002 f9b0 	bl	801def0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801bb90:	4a28      	ldr	r2, [pc, #160]	; (801bc34 <RadioSetRxConfig+0x320>)
 801bb92:	f107 0314 	add.w	r3, r7, #20
 801bb96:	e892 0003 	ldmia.w	r2, {r0, r1}
 801bb9a:	e883 0003 	stmia.w	r3, {r0, r1}
 801bb9e:	f107 0314 	add.w	r3, r7, #20
 801bba2:	4618      	mov	r0, r3
 801bba4:	f001 fcd9 	bl	801d55a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801bba8:	f240 10ff 	movw	r0, #511	; 0x1ff
 801bbac:	f001 fd24 	bl	801d5f8 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801bbb0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801bbb2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801bbb6:	fb02 f303 	mul.w	r3, r2, r3
 801bbba:	461a      	mov	r2, r3
 801bbbc:	687b      	ldr	r3, [r7, #4]
 801bbbe:	fbb2 f3f3 	udiv	r3, r2, r3
 801bbc2:	4a17      	ldr	r2, [pc, #92]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bbc4:	6093      	str	r3, [r2, #8]
            break;
 801bbc6:	e0a8      	b.n	801bd1a <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801bbc8:	2000      	movs	r0, #0
 801bbca:	f001 fe8d 	bl	801d8e8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801bbce:	4b14      	ldr	r3, [pc, #80]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bbd0:	2201      	movs	r2, #1
 801bbd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801bbd6:	687b      	ldr	r3, [r7, #4]
 801bbd8:	b2da      	uxtb	r2, r3
 801bbda:	4b11      	ldr	r3, [pc, #68]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bbdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801bbe0:	4a15      	ldr	r2, [pc, #84]	; (801bc38 <RadioSetRxConfig+0x324>)
 801bbe2:	68bb      	ldr	r3, [r7, #8]
 801bbe4:	4413      	add	r3, r2
 801bbe6:	781a      	ldrb	r2, [r3, #0]
 801bbe8:	4b0d      	ldr	r3, [pc, #52]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bbea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801bbee:	4a0c      	ldr	r2, [pc, #48]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bbf0:	7bbb      	ldrb	r3, [r7, #14]
 801bbf2:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801bbf6:	68bb      	ldr	r3, [r7, #8]
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	d105      	bne.n	801bc08 <RadioSetRxConfig+0x2f4>
 801bbfc:	687b      	ldr	r3, [r7, #4]
 801bbfe:	2b0b      	cmp	r3, #11
 801bc00:	d008      	beq.n	801bc14 <RadioSetRxConfig+0x300>
 801bc02:	687b      	ldr	r3, [r7, #4]
 801bc04:	2b0c      	cmp	r3, #12
 801bc06:	d005      	beq.n	801bc14 <RadioSetRxConfig+0x300>
 801bc08:	68bb      	ldr	r3, [r7, #8]
 801bc0a:	2b01      	cmp	r3, #1
 801bc0c:	d116      	bne.n	801bc3c <RadioSetRxConfig+0x328>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801bc0e:	687b      	ldr	r3, [r7, #4]
 801bc10:	2b0c      	cmp	r3, #12
 801bc12:	d113      	bne.n	801bc3c <RadioSetRxConfig+0x328>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801bc14:	4b02      	ldr	r3, [pc, #8]	; (801bc20 <RadioSetRxConfig+0x30c>)
 801bc16:	2201      	movs	r2, #1
 801bc18:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801bc1c:	e012      	b.n	801bc44 <RadioSetRxConfig+0x330>
 801bc1e:	bf00      	nop
 801bc20:	20004158 	.word	0x20004158
 801bc24:	20000110 	.word	0x20000110
 801bc28:	20004190 	.word	0x20004190
 801bc2c:	20004166 	.word	0x20004166
 801bc30:	08022974 	.word	0x08022974
 801bc34:	0802297c 	.word	0x0802297c
 801bc38:	08023394 	.word	0x08023394
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801bc3c:	4b39      	ldr	r3, [pc, #228]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc3e:	2200      	movs	r2, #0
 801bc40:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801bc44:	4b37      	ldr	r3, [pc, #220]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc46:	2201      	movs	r2, #1
 801bc48:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bc4a:	4b36      	ldr	r3, [pc, #216]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801bc50:	2b05      	cmp	r3, #5
 801bc52:	d004      	beq.n	801bc5e <RadioSetRxConfig+0x34a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801bc54:	4b33      	ldr	r3, [pc, #204]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bc5a:	2b06      	cmp	r3, #6
 801bc5c:	d10a      	bne.n	801bc74 <RadioSetRxConfig+0x360>
                if( preambleLen < 12 )
 801bc5e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bc60:	2b0b      	cmp	r3, #11
 801bc62:	d803      	bhi.n	801bc6c <RadioSetRxConfig+0x358>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801bc64:	4b2f      	ldr	r3, [pc, #188]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc66:	220c      	movs	r2, #12
 801bc68:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801bc6a:	e006      	b.n	801bc7a <RadioSetRxConfig+0x366>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bc6c:	4a2d      	ldr	r2, [pc, #180]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc6e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bc70:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801bc72:	e002      	b.n	801bc7a <RadioSetRxConfig+0x366>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bc74:	4a2b      	ldr	r2, [pc, #172]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc76:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bc78:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801bc7a:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801bc7e:	4b29      	ldr	r3, [pc, #164]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc80:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801bc82:	4b29      	ldr	r3, [pc, #164]	; (801bd28 <RadioSetRxConfig+0x414>)
 801bc84:	781a      	ldrb	r2, [r3, #0]
 801bc86:	4b27      	ldr	r3, [pc, #156]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc88:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801bc8a:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801bc8e:	4b25      	ldr	r3, [pc, #148]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc90:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801bc94:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801bc98:	4b22      	ldr	r3, [pc, #136]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bc9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801bc9e:	f000 fbd6 	bl	801c44e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801bca2:	4b20      	ldr	r3, [pc, #128]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bca4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	bf14      	ite	ne
 801bcac:	2301      	movne	r3, #1
 801bcae:	2300      	moveq	r3, #0
 801bcb0:	b2db      	uxtb	r3, r3
 801bcb2:	4618      	mov	r0, r3
 801bcb4:	f7ff fd60 	bl	801b778 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bcb8:	481c      	ldr	r0, [pc, #112]	; (801bd2c <RadioSetRxConfig+0x418>)
 801bcba:	f002 f847 	bl	801dd4c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bcbe:	481c      	ldr	r0, [pc, #112]	; (801bd30 <RadioSetRxConfig+0x41c>)
 801bcc0:	f002 f916 	bl	801def0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801bcc4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801bcc6:	b2db      	uxtb	r3, r3
 801bcc8:	4618      	mov	r0, r3
 801bcca:	f001 fe1c 	bl	801d906 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801bcce:	4b15      	ldr	r3, [pc, #84]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bcd0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801bcd4:	2b01      	cmp	r3, #1
 801bcd6:	d10d      	bne.n	801bcf4 <RadioSetRxConfig+0x3e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801bcd8:	f240 7036 	movw	r0, #1846	; 0x736
 801bcdc:	f002 fa64 	bl	801e1a8 <SUBGRF_ReadRegister>
 801bce0:	4603      	mov	r3, r0
 801bce2:	f023 0304 	bic.w	r3, r3, #4
 801bce6:	b2db      	uxtb	r3, r3
 801bce8:	4619      	mov	r1, r3
 801bcea:	f240 7036 	movw	r0, #1846	; 0x736
 801bcee:	f002 fa47 	bl	801e180 <SUBGRF_WriteRegister>
 801bcf2:	e00c      	b.n	801bd0e <RadioSetRxConfig+0x3fa>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801bcf4:	f240 7036 	movw	r0, #1846	; 0x736
 801bcf8:	f002 fa56 	bl	801e1a8 <SUBGRF_ReadRegister>
 801bcfc:	4603      	mov	r3, r0
 801bcfe:	f043 0304 	orr.w	r3, r3, #4
 801bd02:	b2db      	uxtb	r3, r3
 801bd04:	4619      	mov	r1, r3
 801bd06:	f240 7036 	movw	r0, #1846	; 0x736
 801bd0a:	f002 fa39 	bl	801e180 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801bd0e:	4b05      	ldr	r3, [pc, #20]	; (801bd24 <RadioSetRxConfig+0x410>)
 801bd10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801bd14:	609a      	str	r2, [r3, #8]
            break;
 801bd16:	e000      	b.n	801bd1a <RadioSetRxConfig+0x406>
            break;
 801bd18:	bf00      	nop
    }
}
 801bd1a:	bf00      	nop
 801bd1c:	3728      	adds	r7, #40	; 0x28
 801bd1e:	46bd      	mov	sp, r7
 801bd20:	bd80      	pop	{r7, pc}
 801bd22:	bf00      	nop
 801bd24:	20004158 	.word	0x20004158
 801bd28:	20000110 	.word	0x20000110
 801bd2c:	20004190 	.word	0x20004190
 801bd30:	20004166 	.word	0x20004166

0801bd34 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801bd34:	b580      	push	{r7, lr}
 801bd36:	b086      	sub	sp, #24
 801bd38:	af00      	add	r7, sp, #0
 801bd3a:	60ba      	str	r2, [r7, #8]
 801bd3c:	607b      	str	r3, [r7, #4]
 801bd3e:	4603      	mov	r3, r0
 801bd40:	73fb      	strb	r3, [r7, #15]
 801bd42:	460b      	mov	r3, r1
 801bd44:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 801bd46:	f002 fcf2 	bl	801e72e <RFW_DeInit>
    switch( modem )
 801bd4a:	7bfb      	ldrb	r3, [r7, #15]
 801bd4c:	2b03      	cmp	r3, #3
 801bd4e:	f000 80d7 	beq.w	801bf00 <RadioSetTxConfig+0x1cc>
 801bd52:	2b03      	cmp	r3, #3
 801bd54:	f300 80e6 	bgt.w	801bf24 <RadioSetTxConfig+0x1f0>
 801bd58:	2b00      	cmp	r3, #0
 801bd5a:	d002      	beq.n	801bd62 <RadioSetTxConfig+0x2e>
 801bd5c:	2b01      	cmp	r3, #1
 801bd5e:	d061      	beq.n	801be24 <RadioSetTxConfig+0xf0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;

        default:
            break;
 801bd60:	e0e0      	b.n	801bf24 <RadioSetTxConfig+0x1f0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801bd62:	4b7c      	ldr	r3, [pc, #496]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bd64:	2200      	movs	r2, #0
 801bd66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801bd6a:	4a7a      	ldr	r2, [pc, #488]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bd6c:	6a3b      	ldr	r3, [r7, #32]
 801bd6e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801bd70:	4b78      	ldr	r3, [pc, #480]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bd72:	220b      	movs	r2, #11
 801bd74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801bd78:	6878      	ldr	r0, [r7, #4]
 801bd7a:	f002 fc0b 	bl	801e594 <SUBGRF_GetFskBandwidthRegValue>
 801bd7e:	4603      	mov	r3, r0
 801bd80:	461a      	mov	r2, r3
 801bd82:	4b74      	ldr	r3, [pc, #464]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bd84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801bd88:	4a72      	ldr	r2, [pc, #456]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bd8a:	68bb      	ldr	r3, [r7, #8]
 801bd8c:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801bd8e:	4b71      	ldr	r3, [pc, #452]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bd90:	2200      	movs	r2, #0
 801bd92:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801bd94:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801bd96:	00db      	lsls	r3, r3, #3
 801bd98:	b29a      	uxth	r2, r3
 801bd9a:	4b6e      	ldr	r3, [pc, #440]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bd9c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801bd9e:	4b6d      	ldr	r3, [pc, #436]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bda0:	2204      	movs	r2, #4
 801bda2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801bda4:	4b6b      	ldr	r3, [pc, #428]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bda6:	2218      	movs	r2, #24
 801bda8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801bdaa:	4b6a      	ldr	r3, [pc, #424]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bdac:	2200      	movs	r2, #0
 801bdae:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801bdb0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801bdb4:	f083 0301 	eor.w	r3, r3, #1
 801bdb8:	b2db      	uxtb	r3, r3
 801bdba:	461a      	mov	r2, r3
 801bdbc:	4b65      	ldr	r3, [pc, #404]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bdbe:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801bdc0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801bdc4:	2b00      	cmp	r3, #0
 801bdc6:	d003      	beq.n	801bdd0 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801bdc8:	4b62      	ldr	r3, [pc, #392]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bdca:	22f2      	movs	r2, #242	; 0xf2
 801bdcc:	75da      	strb	r2, [r3, #23]
 801bdce:	e002      	b.n	801bdd6 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801bdd0:	4b60      	ldr	r3, [pc, #384]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bdd2:	2201      	movs	r2, #1
 801bdd4:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801bdd6:	4b5f      	ldr	r3, [pc, #380]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bdd8:	2201      	movs	r2, #1
 801bdda:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801bddc:	f000 fb37 	bl	801c44e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801bde0:	4b5c      	ldr	r3, [pc, #368]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bde2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bde6:	2b00      	cmp	r3, #0
 801bde8:	bf14      	ite	ne
 801bdea:	2301      	movne	r3, #1
 801bdec:	2300      	moveq	r3, #0
 801bdee:	b2db      	uxtb	r3, r3
 801bdf0:	4618      	mov	r0, r3
 801bdf2:	f7ff fcc1 	bl	801b778 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bdf6:	4858      	ldr	r0, [pc, #352]	; (801bf58 <RadioSetTxConfig+0x224>)
 801bdf8:	f001 ffa8 	bl	801dd4c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bdfc:	4857      	ldr	r0, [pc, #348]	; (801bf5c <RadioSetTxConfig+0x228>)
 801bdfe:	f002 f877 	bl	801def0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801be02:	4a57      	ldr	r2, [pc, #348]	; (801bf60 <RadioSetTxConfig+0x22c>)
 801be04:	f107 0310 	add.w	r3, r7, #16
 801be08:	e892 0003 	ldmia.w	r2, {r0, r1}
 801be0c:	e883 0003 	stmia.w	r3, {r0, r1}
 801be10:	f107 0310 	add.w	r3, r7, #16
 801be14:	4618      	mov	r0, r3
 801be16:	f001 fba0 	bl	801d55a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801be1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 801be1e:	f001 fbeb 	bl	801d5f8 <SUBGRF_SetWhiteningSeed>
            break;
 801be22:	e080      	b.n	801bf26 <RadioSetTxConfig+0x1f2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801be24:	4b4b      	ldr	r3, [pc, #300]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be26:	2201      	movs	r2, #1
 801be28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801be2c:	6a3b      	ldr	r3, [r7, #32]
 801be2e:	b2da      	uxtb	r2, r3
 801be30:	4b48      	ldr	r3, [pc, #288]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801be36:	4a4b      	ldr	r2, [pc, #300]	; (801bf64 <RadioSetTxConfig+0x230>)
 801be38:	687b      	ldr	r3, [r7, #4]
 801be3a:	4413      	add	r3, r2
 801be3c:	781a      	ldrb	r2, [r3, #0]
 801be3e:	4b45      	ldr	r3, [pc, #276]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801be44:	4a43      	ldr	r2, [pc, #268]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801be4a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801be4e:	687b      	ldr	r3, [r7, #4]
 801be50:	2b00      	cmp	r3, #0
 801be52:	d105      	bne.n	801be60 <RadioSetTxConfig+0x12c>
 801be54:	6a3b      	ldr	r3, [r7, #32]
 801be56:	2b0b      	cmp	r3, #11
 801be58:	d008      	beq.n	801be6c <RadioSetTxConfig+0x138>
 801be5a:	6a3b      	ldr	r3, [r7, #32]
 801be5c:	2b0c      	cmp	r3, #12
 801be5e:	d005      	beq.n	801be6c <RadioSetTxConfig+0x138>
 801be60:	687b      	ldr	r3, [r7, #4]
 801be62:	2b01      	cmp	r3, #1
 801be64:	d107      	bne.n	801be76 <RadioSetTxConfig+0x142>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801be66:	6a3b      	ldr	r3, [r7, #32]
 801be68:	2b0c      	cmp	r3, #12
 801be6a:	d104      	bne.n	801be76 <RadioSetTxConfig+0x142>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801be6c:	4b39      	ldr	r3, [pc, #228]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be6e:	2201      	movs	r2, #1
 801be70:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801be74:	e003      	b.n	801be7e <RadioSetTxConfig+0x14a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801be76:	4b37      	ldr	r3, [pc, #220]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be78:	2200      	movs	r2, #0
 801be7a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801be7e:	4b35      	ldr	r3, [pc, #212]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be80:	2201      	movs	r2, #1
 801be82:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801be84:	4b33      	ldr	r3, [pc, #204]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801be8a:	2b05      	cmp	r3, #5
 801be8c:	d004      	beq.n	801be98 <RadioSetTxConfig+0x164>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801be8e:	4b31      	ldr	r3, [pc, #196]	; (801bf54 <RadioSetTxConfig+0x220>)
 801be90:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801be94:	2b06      	cmp	r3, #6
 801be96:	d10a      	bne.n	801beae <RadioSetTxConfig+0x17a>
                if( preambleLen < 12 )
 801be98:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801be9a:	2b0b      	cmp	r3, #11
 801be9c:	d803      	bhi.n	801bea6 <RadioSetTxConfig+0x172>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801be9e:	4b2d      	ldr	r3, [pc, #180]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bea0:	220c      	movs	r2, #12
 801bea2:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801bea4:	e006      	b.n	801beb4 <RadioSetTxConfig+0x180>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bea6:	4a2b      	ldr	r2, [pc, #172]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bea8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801beaa:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801beac:	e002      	b.n	801beb4 <RadioSetTxConfig+0x180>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801beae:	4a29      	ldr	r2, [pc, #164]	; (801bf54 <RadioSetTxConfig+0x220>)
 801beb0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801beb2:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801beb4:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801beb8:	4b26      	ldr	r3, [pc, #152]	; (801bf54 <RadioSetTxConfig+0x220>)
 801beba:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801bebc:	4b2a      	ldr	r3, [pc, #168]	; (801bf68 <RadioSetTxConfig+0x234>)
 801bebe:	781a      	ldrb	r2, [r3, #0]
 801bec0:	4b24      	ldr	r3, [pc, #144]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bec2:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801bec4:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801bec8:	4b22      	ldr	r3, [pc, #136]	; (801bf54 <RadioSetTxConfig+0x220>)
 801beca:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801bece:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801bed2:	4b20      	ldr	r3, [pc, #128]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bed4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801bed8:	f000 fab9 	bl	801c44e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801bedc:	4b1d      	ldr	r3, [pc, #116]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bede:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bee2:	2b00      	cmp	r3, #0
 801bee4:	bf14      	ite	ne
 801bee6:	2301      	movne	r3, #1
 801bee8:	2300      	moveq	r3, #0
 801beea:	b2db      	uxtb	r3, r3
 801beec:	4618      	mov	r0, r3
 801beee:	f7ff fc43 	bl	801b778 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bef2:	4819      	ldr	r0, [pc, #100]	; (801bf58 <RadioSetTxConfig+0x224>)
 801bef4:	f001 ff2a 	bl	801dd4c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bef8:	4818      	ldr	r0, [pc, #96]	; (801bf5c <RadioSetTxConfig+0x228>)
 801befa:	f001 fff9 	bl	801def0 <SUBGRF_SetPacketParams>
            break;
 801befe:	e012      	b.n	801bf26 <RadioSetTxConfig+0x1f2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801bf00:	2003      	movs	r0, #3
 801bf02:	f7ff fc39 	bl	801b778 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801bf06:	4b13      	ldr	r3, [pc, #76]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bf08:	2202      	movs	r2, #2
 801bf0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801bf0e:	4a11      	ldr	r2, [pc, #68]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bf10:	6a3b      	ldr	r3, [r7, #32]
 801bf12:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801bf14:	4b0f      	ldr	r3, [pc, #60]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bf16:	2216      	movs	r2, #22
 801bf18:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bf1c:	480e      	ldr	r0, [pc, #56]	; (801bf58 <RadioSetTxConfig+0x224>)
 801bf1e:	f001 ff15 	bl	801dd4c <SUBGRF_SetModulationParams>
            break;
 801bf22:	e000      	b.n	801bf26 <RadioSetTxConfig+0x1f2>
            break;
 801bf24:	bf00      	nop
    }



    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801bf26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801bf2a:	4618      	mov	r0, r3
 801bf2c:	f002 fa44 	bl	801e3b8 <SUBGRF_SetRfTxPower>
 801bf30:	4603      	mov	r3, r0
 801bf32:	461a      	mov	r2, r3
 801bf34:	4b07      	ldr	r3, [pc, #28]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bf36:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 801bf3a:	4b06      	ldr	r3, [pc, #24]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bf3c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801bf40:	4618      	mov	r0, r3
 801bf42:	f002 fc08 	bl	801e756 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801bf46:	4a03      	ldr	r2, [pc, #12]	; (801bf54 <RadioSetTxConfig+0x220>)
 801bf48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801bf4a:	6053      	str	r3, [r2, #4]
}
 801bf4c:	bf00      	nop
 801bf4e:	3718      	adds	r7, #24
 801bf50:	46bd      	mov	sp, r7
 801bf52:	bd80      	pop	{r7, pc}
 801bf54:	20004158 	.word	0x20004158
 801bf58:	20004190 	.word	0x20004190
 801bf5c:	20004166 	.word	0x20004166
 801bf60:	0802297c 	.word	0x0802297c
 801bf64:	08023394 	.word	0x08023394
 801bf68:	20000110 	.word	0x20000110

0801bf6c <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801bf6c:	b480      	push	{r7}
 801bf6e:	b083      	sub	sp, #12
 801bf70:	af00      	add	r7, sp, #0
 801bf72:	6078      	str	r0, [r7, #4]
    return true;
 801bf74:	2301      	movs	r3, #1
}
 801bf76:	4618      	mov	r0, r3
 801bf78:	370c      	adds	r7, #12
 801bf7a:	46bd      	mov	sp, r7
 801bf7c:	bc80      	pop	{r7}
 801bf7e:	4770      	bx	lr

0801bf80 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801bf80:	b480      	push	{r7}
 801bf82:	b085      	sub	sp, #20
 801bf84:	af00      	add	r7, sp, #0
 801bf86:	4603      	mov	r3, r0
 801bf88:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801bf8a:	2300      	movs	r3, #0
 801bf8c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801bf8e:	79fb      	ldrb	r3, [r7, #7]
 801bf90:	2b0a      	cmp	r3, #10
 801bf92:	d83e      	bhi.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
 801bf94:	a201      	add	r2, pc, #4	; (adr r2, 801bf9c <RadioGetLoRaBandwidthInHz+0x1c>)
 801bf96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bf9a:	bf00      	nop
 801bf9c:	0801bfc9 	.word	0x0801bfc9
 801bfa0:	0801bfd9 	.word	0x0801bfd9
 801bfa4:	0801bfe9 	.word	0x0801bfe9
 801bfa8:	0801bff9 	.word	0x0801bff9
 801bfac:	0801c001 	.word	0x0801c001
 801bfb0:	0801c007 	.word	0x0801c007
 801bfb4:	0801c00d 	.word	0x0801c00d
 801bfb8:	0801c013 	.word	0x0801c013
 801bfbc:	0801bfd1 	.word	0x0801bfd1
 801bfc0:	0801bfe1 	.word	0x0801bfe1
 801bfc4:	0801bff1 	.word	0x0801bff1
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801bfc8:	f641 6384 	movw	r3, #7812	; 0x1e84
 801bfcc:	60fb      	str	r3, [r7, #12]
        break;
 801bfce:	e020      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801bfd0:	f642 03b1 	movw	r3, #10417	; 0x28b1
 801bfd4:	60fb      	str	r3, [r7, #12]
        break;
 801bfd6:	e01c      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801bfd8:	f643 5309 	movw	r3, #15625	; 0x3d09
 801bfdc:	60fb      	str	r3, [r7, #12]
        break;
 801bfde:	e018      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801bfe0:	f245 1361 	movw	r3, #20833	; 0x5161
 801bfe4:	60fb      	str	r3, [r7, #12]
        break;
 801bfe6:	e014      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801bfe8:	f647 2312 	movw	r3, #31250	; 0x7a12
 801bfec:	60fb      	str	r3, [r7, #12]
        break;
 801bfee:	e010      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801bff0:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 801bff4:	60fb      	str	r3, [r7, #12]
        break;
 801bff6:	e00c      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801bff8:	f24f 4324 	movw	r3, #62500	; 0xf424
 801bffc:	60fb      	str	r3, [r7, #12]
        break;
 801bffe:	e008      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801c000:	4b07      	ldr	r3, [pc, #28]	; (801c020 <RadioGetLoRaBandwidthInHz+0xa0>)
 801c002:	60fb      	str	r3, [r7, #12]
        break;
 801c004:	e005      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801c006:	4b07      	ldr	r3, [pc, #28]	; (801c024 <RadioGetLoRaBandwidthInHz+0xa4>)
 801c008:	60fb      	str	r3, [r7, #12]
        break;
 801c00a:	e002      	b.n	801c012 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801c00c:	4b06      	ldr	r3, [pc, #24]	; (801c028 <RadioGetLoRaBandwidthInHz+0xa8>)
 801c00e:	60fb      	str	r3, [r7, #12]
        break;
 801c010:	bf00      	nop
    }

    return bandwidthInHz;
 801c012:	68fb      	ldr	r3, [r7, #12]
}
 801c014:	4618      	mov	r0, r3
 801c016:	3714      	adds	r7, #20
 801c018:	46bd      	mov	sp, r7
 801c01a:	bc80      	pop	{r7}
 801c01c:	4770      	bx	lr
 801c01e:	bf00      	nop
 801c020:	0001e848 	.word	0x0001e848
 801c024:	0003d090 	.word	0x0003d090
 801c028:	0007a120 	.word	0x0007a120

0801c02c <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801c02c:	b480      	push	{r7}
 801c02e:	b083      	sub	sp, #12
 801c030:	af00      	add	r7, sp, #0
 801c032:	6078      	str	r0, [r7, #4]
 801c034:	4608      	mov	r0, r1
 801c036:	4611      	mov	r1, r2
 801c038:	461a      	mov	r2, r3
 801c03a:	4603      	mov	r3, r0
 801c03c:	70fb      	strb	r3, [r7, #3]
 801c03e:	460b      	mov	r3, r1
 801c040:	803b      	strh	r3, [r7, #0]
 801c042:	4613      	mov	r3, r2
 801c044:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801c046:	883b      	ldrh	r3, [r7, #0]
 801c048:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801c04a:	78ba      	ldrb	r2, [r7, #2]
 801c04c:	f082 0201 	eor.w	r2, r2, #1
 801c050:	b2d2      	uxtb	r2, r2
 801c052:	2a00      	cmp	r2, #0
 801c054:	d001      	beq.n	801c05a <RadioGetGfskTimeOnAirNumerator+0x2e>
 801c056:	2208      	movs	r2, #8
 801c058:	e000      	b.n	801c05c <RadioGetGfskTimeOnAirNumerator+0x30>
 801c05a:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801c05c:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801c05e:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801c062:	7c3b      	ldrb	r3, [r7, #16]
 801c064:	7d39      	ldrb	r1, [r7, #20]
 801c066:	2900      	cmp	r1, #0
 801c068:	d001      	beq.n	801c06e <RadioGetGfskTimeOnAirNumerator+0x42>
 801c06a:	2102      	movs	r1, #2
 801c06c:	e000      	b.n	801c070 <RadioGetGfskTimeOnAirNumerator+0x44>
 801c06e:	2100      	movs	r1, #0
 801c070:	440b      	add	r3, r1
 801c072:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801c074:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801c076:	4618      	mov	r0, r3
 801c078:	370c      	adds	r7, #12
 801c07a:	46bd      	mov	sp, r7
 801c07c:	bc80      	pop	{r7}
 801c07e:	4770      	bx	lr

0801c080 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801c080:	b480      	push	{r7}
 801c082:	b08b      	sub	sp, #44	; 0x2c
 801c084:	af00      	add	r7, sp, #0
 801c086:	60f8      	str	r0, [r7, #12]
 801c088:	60b9      	str	r1, [r7, #8]
 801c08a:	4611      	mov	r1, r2
 801c08c:	461a      	mov	r2, r3
 801c08e:	460b      	mov	r3, r1
 801c090:	71fb      	strb	r3, [r7, #7]
 801c092:	4613      	mov	r3, r2
 801c094:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801c096:	79fb      	ldrb	r3, [r7, #7]
 801c098:	3304      	adds	r3, #4
 801c09a:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801c09c:	2300      	movs	r3, #0
 801c09e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801c0a2:	68bb      	ldr	r3, [r7, #8]
 801c0a4:	2b05      	cmp	r3, #5
 801c0a6:	d002      	beq.n	801c0ae <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801c0a8:	68bb      	ldr	r3, [r7, #8]
 801c0aa:	2b06      	cmp	r3, #6
 801c0ac:	d104      	bne.n	801c0b8 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801c0ae:	88bb      	ldrh	r3, [r7, #4]
 801c0b0:	2b0b      	cmp	r3, #11
 801c0b2:	d801      	bhi.n	801c0b8 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801c0b4:	230c      	movs	r3, #12
 801c0b6:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801c0b8:	68fb      	ldr	r3, [r7, #12]
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	d105      	bne.n	801c0ca <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801c0be:	68bb      	ldr	r3, [r7, #8]
 801c0c0:	2b0b      	cmp	r3, #11
 801c0c2:	d008      	beq.n	801c0d6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801c0c4:	68bb      	ldr	r3, [r7, #8]
 801c0c6:	2b0c      	cmp	r3, #12
 801c0c8:	d005      	beq.n	801c0d6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801c0ca:	68fb      	ldr	r3, [r7, #12]
 801c0cc:	2b01      	cmp	r3, #1
 801c0ce:	d105      	bne.n	801c0dc <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801c0d0:	68bb      	ldr	r3, [r7, #8]
 801c0d2:	2b0c      	cmp	r3, #12
 801c0d4:	d102      	bne.n	801c0dc <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801c0d6:	2301      	movs	r3, #1
 801c0d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801c0dc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801c0e0:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801c0e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801c0e6:	2a00      	cmp	r2, #0
 801c0e8:	d001      	beq.n	801c0ee <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801c0ea:	2210      	movs	r2, #16
 801c0ec:	e000      	b.n	801c0f0 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801c0ee:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801c0f0:	4413      	add	r3, r2
 801c0f2:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801c0f4:	68bb      	ldr	r3, [r7, #8]
 801c0f6:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801c0f8:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801c0fa:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801c0fe:	2a00      	cmp	r2, #0
 801c100:	d001      	beq.n	801c106 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801c102:	2200      	movs	r2, #0
 801c104:	e000      	b.n	801c108 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801c106:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801c108:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801c10a:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801c10c:	68bb      	ldr	r3, [r7, #8]
 801c10e:	2b06      	cmp	r3, #6
 801c110:	d803      	bhi.n	801c11a <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801c112:	68bb      	ldr	r3, [r7, #8]
 801c114:	009b      	lsls	r3, r3, #2
 801c116:	623b      	str	r3, [r7, #32]
 801c118:	e00e      	b.n	801c138 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801c11a:	69fb      	ldr	r3, [r7, #28]
 801c11c:	3308      	adds	r3, #8
 801c11e:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801c120:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c124:	2b00      	cmp	r3, #0
 801c126:	d004      	beq.n	801c132 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801c128:	68bb      	ldr	r3, [r7, #8]
 801c12a:	3b02      	subs	r3, #2
 801c12c:	009b      	lsls	r3, r3, #2
 801c12e:	623b      	str	r3, [r7, #32]
 801c130:	e002      	b.n	801c138 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801c132:	68bb      	ldr	r3, [r7, #8]
 801c134:	009b      	lsls	r3, r3, #2
 801c136:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801c138:	69fb      	ldr	r3, [r7, #28]
 801c13a:	2b00      	cmp	r3, #0
 801c13c:	da01      	bge.n	801c142 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801c13e:	2300      	movs	r3, #0
 801c140:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801c142:	69fa      	ldr	r2, [r7, #28]
 801c144:	6a3b      	ldr	r3, [r7, #32]
 801c146:	4413      	add	r3, r2
 801c148:	1e5a      	subs	r2, r3, #1
 801c14a:	6a3b      	ldr	r3, [r7, #32]
 801c14c:	fb92 f3f3 	sdiv	r3, r2, r3
 801c150:	697a      	ldr	r2, [r7, #20]
 801c152:	fb03 f202 	mul.w	r2, r3, r2
 801c156:	88bb      	ldrh	r3, [r7, #4]
 801c158:	4413      	add	r3, r2
    int32_t intermediate =
 801c15a:	330c      	adds	r3, #12
 801c15c:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801c15e:	68bb      	ldr	r3, [r7, #8]
 801c160:	2b06      	cmp	r3, #6
 801c162:	d802      	bhi.n	801c16a <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801c164:	69bb      	ldr	r3, [r7, #24]
 801c166:	3302      	adds	r3, #2
 801c168:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801c16a:	69bb      	ldr	r3, [r7, #24]
 801c16c:	009b      	lsls	r3, r3, #2
 801c16e:	1c5a      	adds	r2, r3, #1
 801c170:	68bb      	ldr	r3, [r7, #8]
 801c172:	3b02      	subs	r3, #2
 801c174:	fa02 f303 	lsl.w	r3, r2, r3
}
 801c178:	4618      	mov	r0, r3
 801c17a:	372c      	adds	r7, #44	; 0x2c
 801c17c:	46bd      	mov	sp, r7
 801c17e:	bc80      	pop	{r7}
 801c180:	4770      	bx	lr
	...

0801c184 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801c184:	b580      	push	{r7, lr}
 801c186:	b08a      	sub	sp, #40	; 0x28
 801c188:	af04      	add	r7, sp, #16
 801c18a:	60b9      	str	r1, [r7, #8]
 801c18c:	607a      	str	r2, [r7, #4]
 801c18e:	461a      	mov	r2, r3
 801c190:	4603      	mov	r3, r0
 801c192:	73fb      	strb	r3, [r7, #15]
 801c194:	4613      	mov	r3, r2
 801c196:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801c198:	2300      	movs	r3, #0
 801c19a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801c19c:	2301      	movs	r3, #1
 801c19e:	613b      	str	r3, [r7, #16]

    switch( modem )
 801c1a0:	7bfb      	ldrb	r3, [r7, #15]
 801c1a2:	2b00      	cmp	r3, #0
 801c1a4:	d002      	beq.n	801c1ac <RadioTimeOnAir+0x28>
 801c1a6:	2b01      	cmp	r3, #1
 801c1a8:	d017      	beq.n	801c1da <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801c1aa:	e035      	b.n	801c218 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801c1ac:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 801c1b0:	8c3a      	ldrh	r2, [r7, #32]
 801c1b2:	7bb9      	ldrb	r1, [r7, #14]
 801c1b4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801c1b8:	9301      	str	r3, [sp, #4]
 801c1ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c1be:	9300      	str	r3, [sp, #0]
 801c1c0:	4603      	mov	r3, r0
 801c1c2:	6878      	ldr	r0, [r7, #4]
 801c1c4:	f7ff ff32 	bl	801c02c <RadioGetGfskTimeOnAirNumerator>
 801c1c8:	4603      	mov	r3, r0
 801c1ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c1ce:	fb02 f303 	mul.w	r3, r2, r3
 801c1d2:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801c1d4:	687b      	ldr	r3, [r7, #4]
 801c1d6:	613b      	str	r3, [r7, #16]
        break;
 801c1d8:	e01e      	b.n	801c218 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801c1da:	8c39      	ldrh	r1, [r7, #32]
 801c1dc:	7bba      	ldrb	r2, [r7, #14]
 801c1de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801c1e2:	9302      	str	r3, [sp, #8]
 801c1e4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c1e8:	9301      	str	r3, [sp, #4]
 801c1ea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801c1ee:	9300      	str	r3, [sp, #0]
 801c1f0:	460b      	mov	r3, r1
 801c1f2:	6879      	ldr	r1, [r7, #4]
 801c1f4:	68b8      	ldr	r0, [r7, #8]
 801c1f6:	f7ff ff43 	bl	801c080 <RadioGetLoRaTimeOnAirNumerator>
 801c1fa:	4603      	mov	r3, r0
 801c1fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c200:	fb02 f303 	mul.w	r3, r2, r3
 801c204:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801c206:	4a0a      	ldr	r2, [pc, #40]	; (801c230 <RadioTimeOnAir+0xac>)
 801c208:	68bb      	ldr	r3, [r7, #8]
 801c20a:	4413      	add	r3, r2
 801c20c:	781b      	ldrb	r3, [r3, #0]
 801c20e:	4618      	mov	r0, r3
 801c210:	f7ff feb6 	bl	801bf80 <RadioGetLoRaBandwidthInHz>
 801c214:	6138      	str	r0, [r7, #16]
        break;
 801c216:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator); /* ST_WORKAROUND : simplified calculation with macro usage */
 801c218:	697a      	ldr	r2, [r7, #20]
 801c21a:	693b      	ldr	r3, [r7, #16]
 801c21c:	4413      	add	r3, r2
 801c21e:	1e5a      	subs	r2, r3, #1
 801c220:	693b      	ldr	r3, [r7, #16]
 801c222:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801c226:	4618      	mov	r0, r3
 801c228:	3718      	adds	r7, #24
 801c22a:	46bd      	mov	sp, r7
 801c22c:	bd80      	pop	{r7, pc}
 801c22e:	bf00      	nop
 801c230:	08023394 	.word	0x08023394

0801c234 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801c234:	b580      	push	{r7, lr}
 801c236:	b084      	sub	sp, #16
 801c238:	af00      	add	r7, sp, #0
 801c23a:	6078      	str	r0, [r7, #4]
 801c23c:	460b      	mov	r3, r1
 801c23e:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801c240:	2300      	movs	r3, #0
 801c242:	2200      	movs	r2, #0
 801c244:	f240 2101 	movw	r1, #513	; 0x201
 801c248:	f240 2001 	movw	r0, #513	; 0x201
 801c24c:	f001 fc50 	bl	801daf0 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801c250:	4b70      	ldr	r3, [pc, #448]	; (801c414 <RadioSend+0x1e0>)
 801c252:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c256:	2101      	movs	r1, #1
 801c258:	4618      	mov	r0, r3
 801c25a:	f002 f885 	bl	801e368 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if((SubgRf.Modem==MODEM_LORA) && (SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ))
 801c25e:	4b6d      	ldr	r3, [pc, #436]	; (801c414 <RadioSend+0x1e0>)
 801c260:	781b      	ldrb	r3, [r3, #0]
 801c262:	2b01      	cmp	r3, #1
 801c264:	d112      	bne.n	801c28c <RadioSend+0x58>
 801c266:	4b6b      	ldr	r3, [pc, #428]	; (801c414 <RadioSend+0x1e0>)
 801c268:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801c26c:	2b06      	cmp	r3, #6
 801c26e:	d10d      	bne.n	801c28c <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801c270:	f640 0089 	movw	r0, #2185	; 0x889
 801c274:	f001 ff98 	bl	801e1a8 <SUBGRF_ReadRegister>
 801c278:	4603      	mov	r3, r0
 801c27a:	f023 0304 	bic.w	r3, r3, #4
 801c27e:	b2db      	uxtb	r3, r3
 801c280:	4619      	mov	r1, r3
 801c282:	f640 0089 	movw	r0, #2185	; 0x889
 801c286:	f001 ff7b 	bl	801e180 <SUBGRF_WriteRegister>
 801c28a:	e00c      	b.n	801c2a6 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801c28c:	f640 0089 	movw	r0, #2185	; 0x889
 801c290:	f001 ff8a 	bl	801e1a8 <SUBGRF_ReadRegister>
 801c294:	4603      	mov	r3, r0
 801c296:	f043 0304 	orr.w	r3, r3, #4
 801c29a:	b2db      	uxtb	r3, r3
 801c29c:	4619      	mov	r1, r3
 801c29e:	f640 0089 	movw	r0, #2185	; 0x889
 801c2a2:	f001 ff6d 	bl	801e180 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch(SubgRf.Modem)
 801c2a6:	4b5b      	ldr	r3, [pc, #364]	; (801c414 <RadioSend+0x1e0>)
 801c2a8:	781b      	ldrb	r3, [r3, #0]
 801c2aa:	2b03      	cmp	r3, #3
 801c2ac:	f200 80a5 	bhi.w	801c3fa <RadioSend+0x1c6>
 801c2b0:	a201      	add	r2, pc, #4	; (adr r2, 801c2b8 <RadioSend+0x84>)
 801c2b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c2b6:	bf00      	nop
 801c2b8:	0801c2e3 	.word	0x0801c2e3
 801c2bc:	0801c2c9 	.word	0x0801c2c9
 801c2c0:	0801c343 	.word	0x0801c343
 801c2c4:	0801c363 	.word	0x0801c363
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801c2c8:	4a52      	ldr	r2, [pc, #328]	; (801c414 <RadioSend+0x1e0>)
 801c2ca:	78fb      	ldrb	r3, [r7, #3]
 801c2cc:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c2ce:	4852      	ldr	r0, [pc, #328]	; (801c418 <RadioSend+0x1e4>)
 801c2d0:	f001 fe0e 	bl	801def0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c2d4:	78fb      	ldrb	r3, [r7, #3]
 801c2d6:	2200      	movs	r2, #0
 801c2d8:	4619      	mov	r1, r3
 801c2da:	6878      	ldr	r0, [r7, #4]
 801c2dc:	f001 f92a 	bl	801d534 <SUBGRF_SendPayload>
            break;
 801c2e0:	e08c      	b.n	801c3fc <RadioSend+0x1c8>
        }
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801c2e2:	f002 fa2a 	bl	801e73a <RFW_Is_Init>
 801c2e6:	4603      	mov	r3, r0
 801c2e8:	2b01      	cmp	r3, #1
 801c2ea:	d11d      	bne.n	801c328 <RadioSend+0xf4>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801c2ec:	f107 020d 	add.w	r2, r7, #13
 801c2f0:	78fb      	ldrb	r3, [r7, #3]
 801c2f2:	4619      	mov	r1, r3
 801c2f4:	6878      	ldr	r0, [r7, #4]
 801c2f6:	f002 fa38 	bl	801e76a <RFW_TransmitInit>
 801c2fa:	4603      	mov	r3, r0
 801c2fc:	2b00      	cmp	r3, #0
 801c2fe:	d10c      	bne.n	801c31a <RadioSend+0xe6>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801c300:	7b7a      	ldrb	r2, [r7, #13]
 801c302:	4b44      	ldr	r3, [pc, #272]	; (801c414 <RadioSend+0x1e0>)
 801c304:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c306:	4844      	ldr	r0, [pc, #272]	; (801c418 <RadioSend+0x1e4>)
 801c308:	f001 fdf2 	bl	801def0 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 801c30c:	7b7b      	ldrb	r3, [r7, #13]
 801c30e:	2200      	movs	r2, #0
 801c310:	4619      	mov	r1, r3
 801c312:	6878      	ldr	r0, [r7, #4]
 801c314:	f001 f90e 	bl	801d534 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801c318:	e070      	b.n	801c3fc <RadioSend+0x1c8>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 801c31a:	4b40      	ldr	r3, [pc, #256]	; (801c41c <RadioSend+0x1e8>)
 801c31c:	2201      	movs	r2, #1
 801c31e:	2100      	movs	r1, #0
 801c320:	2002      	movs	r0, #2
 801c322:	f002 fa8f 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
 801c326:	e072      	b.n	801c40e <RadioSend+0x1da>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801c328:	4a3a      	ldr	r2, [pc, #232]	; (801c414 <RadioSend+0x1e0>)
 801c32a:	78fb      	ldrb	r3, [r7, #3]
 801c32c:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c32e:	483a      	ldr	r0, [pc, #232]	; (801c418 <RadioSend+0x1e4>)
 801c330:	f001 fdde 	bl	801def0 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 801c334:	78fb      	ldrb	r3, [r7, #3]
 801c336:	2200      	movs	r2, #0
 801c338:	4619      	mov	r1, r3
 801c33a:	6878      	ldr	r0, [r7, #4]
 801c33c:	f001 f8fa 	bl	801d534 <SUBGRF_SendPayload>
            break;
 801c340:	e05c      	b.n	801c3fc <RadioSend+0x1c8>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801c342:	4b34      	ldr	r3, [pc, #208]	; (801c414 <RadioSend+0x1e0>)
 801c344:	2202      	movs	r2, #2
 801c346:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801c348:	4a32      	ldr	r2, [pc, #200]	; (801c414 <RadioSend+0x1e0>)
 801c34a:	78fb      	ldrb	r3, [r7, #3]
 801c34c:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c34e:	4832      	ldr	r0, [pc, #200]	; (801c418 <RadioSend+0x1e4>)
 801c350:	f001 fdce 	bl	801def0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c354:	78fb      	ldrb	r3, [r7, #3]
 801c356:	2200      	movs	r2, #0
 801c358:	4619      	mov	r1, r3
 801c35a:	6878      	ldr	r0, [r7, #4]
 801c35c:	f001 f8ea 	bl	801d534 <SUBGRF_SendPayload>
            break;
 801c360:	e04c      	b.n	801c3fc <RadioSend+0x1c8>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801c362:	78fb      	ldrb	r3, [r7, #3]
 801c364:	461a      	mov	r2, r3
 801c366:	6879      	ldr	r1, [r7, #4]
 801c368:	482d      	ldr	r0, [pc, #180]	; (801c420 <RadioSend+0x1ec>)
 801c36a:	f000 fc6a 	bl	801cc42 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801c36e:	4b29      	ldr	r3, [pc, #164]	; (801c414 <RadioSend+0x1e0>)
 801c370:	2202      	movs	r2, #2
 801c372:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801c374:	78fb      	ldrb	r3, [r7, #3]
 801c376:	3301      	adds	r3, #1
 801c378:	b2da      	uxtb	r2, r3
 801c37a:	4b26      	ldr	r3, [pc, #152]	; (801c414 <RadioSend+0x1e0>)
 801c37c:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c37e:	4826      	ldr	r0, [pc, #152]	; (801c418 <RadioSend+0x1e4>)
 801c380:	f001 fdb6 	bl	801def0 <SUBGRF_SetPacketParams>

            RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801c384:	2100      	movs	r1, #0
 801c386:	20f1      	movs	r0, #241	; 0xf1
 801c388:	f000 f947 	bl	801c61a <RadioWrite>
            RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801c38c:	2100      	movs	r1, #0
 801c38e:	20f0      	movs	r0, #240	; 0xf0
 801c390:	f000 f943 	bl	801c61a <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801c394:	4b1f      	ldr	r3, [pc, #124]	; (801c414 <RadioSend+0x1e0>)
 801c396:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801c398:	2b64      	cmp	r3, #100	; 0x64
 801c39a:	d108      	bne.n	801c3ae <RadioSend+0x17a>
            {
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801c39c:	2170      	movs	r1, #112	; 0x70
 801c39e:	20f3      	movs	r0, #243	; 0xf3
 801c3a0:	f000 f93b 	bl	801c61a <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801c3a4:	211d      	movs	r1, #29
 801c3a6:	20f2      	movs	r0, #242	; 0xf2
 801c3a8:	f000 f937 	bl	801c61a <RadioWrite>
 801c3ac:	e007      	b.n	801c3be <RadioSend+0x18a>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 801c3ae:	21e1      	movs	r1, #225	; 0xe1
 801c3b0:	20f3      	movs	r0, #243	; 0xf3
 801c3b2:	f000 f932 	bl	801c61a <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801c3b6:	2104      	movs	r1, #4
 801c3b8:	20f2      	movs	r0, #242	; 0xf2
 801c3ba:	f000 f92e 	bl	801c61a <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 801c3be:	78fb      	ldrb	r3, [r7, #3]
 801c3c0:	b29b      	uxth	r3, r3
 801c3c2:	00db      	lsls	r3, r3, #3
 801c3c4:	b29b      	uxth	r3, r3
 801c3c6:	3302      	adds	r3, #2
 801c3c8:	81fb      	strh	r3, [r7, #14]
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801c3ca:	89fb      	ldrh	r3, [r7, #14]
 801c3cc:	0a1b      	lsrs	r3, r3, #8
 801c3ce:	b29b      	uxth	r3, r3
 801c3d0:	b2db      	uxtb	r3, r3
 801c3d2:	4619      	mov	r1, r3
 801c3d4:	20f4      	movs	r0, #244	; 0xf4
 801c3d6:	f000 f920 	bl	801c61a <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801c3da:	89fb      	ldrh	r3, [r7, #14]
 801c3dc:	b2db      	uxtb	r3, r3
 801c3de:	4619      	mov	r1, r3
 801c3e0:	20f5      	movs	r0, #245	; 0xf5
 801c3e2:	f000 f91a 	bl	801c61a <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 801c3e6:	78fb      	ldrb	r3, [r7, #3]
 801c3e8:	3301      	adds	r3, #1
 801c3ea:	b2db      	uxtb	r3, r3
 801c3ec:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801c3f0:	4619      	mov	r1, r3
 801c3f2:	480b      	ldr	r0, [pc, #44]	; (801c420 <RadioSend+0x1ec>)
 801c3f4:	f001 f89e 	bl	801d534 <SUBGRF_SendPayload>
            break;
 801c3f8:	e000      	b.n	801c3fc <RadioSend+0x1c8>
        }
        default:
            break;
 801c3fa:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801c3fc:	4b05      	ldr	r3, [pc, #20]	; (801c414 <RadioSend+0x1e0>)
 801c3fe:	685b      	ldr	r3, [r3, #4]
 801c400:	4619      	mov	r1, r3
 801c402:	4808      	ldr	r0, [pc, #32]	; (801c424 <RadioSend+0x1f0>)
 801c404:	f003 fb66 	bl	801fad4 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801c408:	4806      	ldr	r0, [pc, #24]	; (801c424 <RadioSend+0x1f0>)
 801c40a:	f003 fa85 	bl	801f918 <UTIL_TIMER_Start>
}
 801c40e:	3710      	adds	r7, #16
 801c410:	46bd      	mov	sp, r7
 801c412:	bd80      	pop	{r7, pc}
 801c414:	20004158 	.word	0x20004158
 801c418:	20004166 	.word	0x20004166
 801c41c:	08022984 	.word	0x08022984
 801c420:	20004054 	.word	0x20004054
 801c424:	200041b0 	.word	0x200041b0

0801c428 <RadioSleep>:

static void RadioSleep( void )
{
 801c428:	b580      	push	{r7, lr}
 801c42a:	b082      	sub	sp, #8
 801c42c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801c42e:	2300      	movs	r3, #0
 801c430:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801c432:	793b      	ldrb	r3, [r7, #4]
 801c434:	f043 0304 	orr.w	r3, r3, #4
 801c438:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801c43a:	7938      	ldrb	r0, [r7, #4]
 801c43c:	f001 f956 	bl	801d6ec <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801c440:	2002      	movs	r0, #2
 801c442:	f7e5 fa52 	bl	80018ea <HAL_Delay>
}
 801c446:	bf00      	nop
 801c448:	3708      	adds	r7, #8
 801c44a:	46bd      	mov	sp, r7
 801c44c:	bd80      	pop	{r7, pc}

0801c44e <RadioStandby>:

static void RadioStandby( void )
{
 801c44e:	b580      	push	{r7, lr}
 801c450:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801c452:	2000      	movs	r0, #0
 801c454:	f001 f97c 	bl	801d750 <SUBGRF_SetStandby>
}
 801c458:	bf00      	nop
 801c45a:	bd80      	pop	{r7, pc}

0801c45c <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801c45c:	b580      	push	{r7, lr}
 801c45e:	b082      	sub	sp, #8
 801c460:	af00      	add	r7, sp, #0
 801c462:	6078      	str	r0, [r7, #4]
    if ( 1UL == RFW_Is_Init( ) )
 801c464:	f002 f969 	bl	801e73a <RFW_Is_Init>
 801c468:	4603      	mov	r3, r0
 801c46a:	2b01      	cmp	r3, #1
 801c46c:	d102      	bne.n	801c474 <RadioRx+0x18>
    {
      RFW_ReceiveInit( );
 801c46e:	f002 f98c 	bl	801e78a <RFW_ReceiveInit>
 801c472:	e007      	b.n	801c484 <RadioRx+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c474:	2300      	movs	r3, #0
 801c476:	2200      	movs	r2, #0
 801c478:	f240 2162 	movw	r1, #610	; 0x262
 801c47c:	f240 2062 	movw	r0, #610	; 0x262
 801c480:	f001 fb36 	bl	801daf0 <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801c484:	687b      	ldr	r3, [r7, #4]
 801c486:	2b00      	cmp	r3, #0
 801c488:	d006      	beq.n	801c498 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c48a:	6879      	ldr	r1, [r7, #4]
 801c48c:	480f      	ldr	r0, [pc, #60]	; (801c4cc <RadioRx+0x70>)
 801c48e:	f003 fb21 	bl	801fad4 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c492:	480e      	ldr	r0, [pc, #56]	; (801c4cc <RadioRx+0x70>)
 801c494:	f003 fa40 	bl	801f918 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801c498:	4b0d      	ldr	r3, [pc, #52]	; (801c4d0 <RadioRx+0x74>)
 801c49a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c49e:	2100      	movs	r1, #0
 801c4a0:	4618      	mov	r0, r3
 801c4a2:	f001 ff61 	bl	801e368 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801c4a6:	4b0a      	ldr	r3, [pc, #40]	; (801c4d0 <RadioRx+0x74>)
 801c4a8:	785b      	ldrb	r3, [r3, #1]
 801c4aa:	2b00      	cmp	r3, #0
 801c4ac:	d004      	beq.n	801c4b8 <RadioRx+0x5c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801c4ae:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801c4b2:	f001 f989 	bl	801d7c8 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801c4b6:	e005      	b.n	801c4c4 <RadioRx+0x68>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801c4b8:	4b05      	ldr	r3, [pc, #20]	; (801c4d0 <RadioRx+0x74>)
 801c4ba:	689b      	ldr	r3, [r3, #8]
 801c4bc:	019b      	lsls	r3, r3, #6
 801c4be:	4618      	mov	r0, r3
 801c4c0:	f001 f982 	bl	801d7c8 <SUBGRF_SetRx>
}
 801c4c4:	bf00      	nop
 801c4c6:	3708      	adds	r7, #8
 801c4c8:	46bd      	mov	sp, r7
 801c4ca:	bd80      	pop	{r7, pc}
 801c4cc:	200041c8 	.word	0x200041c8
 801c4d0:	20004158 	.word	0x20004158

0801c4d4 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801c4d4:	b580      	push	{r7, lr}
 801c4d6:	b082      	sub	sp, #8
 801c4d8:	af00      	add	r7, sp, #0
 801c4da:	6078      	str	r0, [r7, #4]
    if (1UL==RFW_Is_Init())
 801c4dc:	f002 f92d 	bl	801e73a <RFW_Is_Init>
 801c4e0:	4603      	mov	r3, r0
 801c4e2:	2b01      	cmp	r3, #1
 801c4e4:	d102      	bne.n	801c4ec <RadioRxBoosted+0x18>
    {
      RFW_ReceiveInit();
 801c4e6:	f002 f950 	bl	801e78a <RFW_ReceiveInit>
 801c4ea:	e007      	b.n	801c4fc <RadioRxBoosted+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c4ec:	2300      	movs	r3, #0
 801c4ee:	2200      	movs	r2, #0
 801c4f0:	f240 2162 	movw	r1, #610	; 0x262
 801c4f4:	f240 2062 	movw	r0, #610	; 0x262
 801c4f8:	f001 fafa 	bl	801daf0 <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801c4fc:	687b      	ldr	r3, [r7, #4]
 801c4fe:	2b00      	cmp	r3, #0
 801c500:	d006      	beq.n	801c510 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c502:	6879      	ldr	r1, [r7, #4]
 801c504:	480f      	ldr	r0, [pc, #60]	; (801c544 <RadioRxBoosted+0x70>)
 801c506:	f003 fae5 	bl	801fad4 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c50a:	480e      	ldr	r0, [pc, #56]	; (801c544 <RadioRxBoosted+0x70>)
 801c50c:	f003 fa04 	bl	801f918 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801c510:	4b0d      	ldr	r3, [pc, #52]	; (801c548 <RadioRxBoosted+0x74>)
 801c512:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c516:	2100      	movs	r1, #0
 801c518:	4618      	mov	r0, r3
 801c51a:	f001 ff25 	bl	801e368 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801c51e:	4b0a      	ldr	r3, [pc, #40]	; (801c548 <RadioRxBoosted+0x74>)
 801c520:	785b      	ldrb	r3, [r3, #1]
 801c522:	2b00      	cmp	r3, #0
 801c524:	d004      	beq.n	801c530 <RadioRxBoosted+0x5c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801c526:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801c52a:	f001 f96d 	bl	801d808 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801c52e:	e005      	b.n	801c53c <RadioRxBoosted+0x68>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801c530:	4b05      	ldr	r3, [pc, #20]	; (801c548 <RadioRxBoosted+0x74>)
 801c532:	689b      	ldr	r3, [r3, #8]
 801c534:	019b      	lsls	r3, r3, #6
 801c536:	4618      	mov	r0, r3
 801c538:	f001 f966 	bl	801d808 <SUBGRF_SetRxBoosted>
}
 801c53c:	bf00      	nop
 801c53e:	3708      	adds	r7, #8
 801c540:	46bd      	mov	sp, r7
 801c542:	bd80      	pop	{r7, pc}
 801c544:	200041c8 	.word	0x200041c8
 801c548:	20004158 	.word	0x20004158

0801c54c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801c54c:	b580      	push	{r7, lr}
 801c54e:	b082      	sub	sp, #8
 801c550:	af00      	add	r7, sp, #0
 801c552:	6078      	str	r0, [r7, #4]
 801c554:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801c556:	4b07      	ldr	r3, [pc, #28]	; (801c574 <RadioSetRxDutyCycle+0x28>)
 801c558:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c55c:	2100      	movs	r1, #0
 801c55e:	4618      	mov	r0, r3
 801c560:	f001 ff02 	bl	801e368 <SUBGRF_SetSwitch>

    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801c564:	6839      	ldr	r1, [r7, #0]
 801c566:	6878      	ldr	r0, [r7, #4]
 801c568:	f001 f972 	bl	801d850 <SUBGRF_SetRxDutyCycle>
}
 801c56c:	bf00      	nop
 801c56e:	3708      	adds	r7, #8
 801c570:	46bd      	mov	sp, r7
 801c572:	bd80      	pop	{r7, pc}
 801c574:	20004158 	.word	0x20004158

0801c578 <RadioStartCad>:

static void RadioStartCad( void )
{
 801c578:	b580      	push	{r7, lr}
 801c57a:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801c57c:	4b09      	ldr	r3, [pc, #36]	; (801c5a4 <RadioStartCad+0x2c>)
 801c57e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c582:	2100      	movs	r1, #0
 801c584:	4618      	mov	r0, r3
 801c586:	f001 feef 	bl	801e368 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801c58a:	2300      	movs	r3, #0
 801c58c:	2200      	movs	r2, #0
 801c58e:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801c592:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801c596:	f001 faab 	bl	801daf0 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801c59a:	f001 f985 	bl	801d8a8 <SUBGRF_SetCad>
}
 801c59e:	bf00      	nop
 801c5a0:	bd80      	pop	{r7, pc}
 801c5a2:	bf00      	nop
 801c5a4:	20004158 	.word	0x20004158

0801c5a8 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801c5a8:	b580      	push	{r7, lr}
 801c5aa:	b084      	sub	sp, #16
 801c5ac:	af00      	add	r7, sp, #0
 801c5ae:	6078      	str	r0, [r7, #4]
 801c5b0:	460b      	mov	r3, r1
 801c5b2:	70fb      	strb	r3, [r7, #3]
 801c5b4:	4613      	mov	r3, r2
 801c5b6:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 801c5b8:	883b      	ldrh	r3, [r7, #0]
 801c5ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c5be:	fb02 f303 	mul.w	r3, r2, r3
 801c5c2:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801c5c4:	6878      	ldr	r0, [r7, #4]
 801c5c6:	f001 faef 	bl	801dba8 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801c5ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801c5ce:	4618      	mov	r0, r3
 801c5d0:	f001 fef2 	bl	801e3b8 <SUBGRF_SetRfTxPower>
 801c5d4:	4603      	mov	r3, r0
 801c5d6:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801c5d8:	7afb      	ldrb	r3, [r7, #11]
 801c5da:	2101      	movs	r1, #1
 801c5dc:	4618      	mov	r0, r3
 801c5de:	f001 fec3 	bl	801e368 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801c5e2:	f001 f96f 	bl	801d8c4 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801c5e6:	68f9      	ldr	r1, [r7, #12]
 801c5e8:	4804      	ldr	r0, [pc, #16]	; (801c5fc <RadioSetTxContinuousWave+0x54>)
 801c5ea:	f003 fa73 	bl	801fad4 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801c5ee:	4803      	ldr	r0, [pc, #12]	; (801c5fc <RadioSetTxContinuousWave+0x54>)
 801c5f0:	f003 f992 	bl	801f918 <UTIL_TIMER_Start>
}
 801c5f4:	bf00      	nop
 801c5f6:	3710      	adds	r7, #16
 801c5f8:	46bd      	mov	sp, r7
 801c5fa:	bd80      	pop	{r7, pc}
 801c5fc:	200041b0 	.word	0x200041b0

0801c600 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801c600:	b580      	push	{r7, lr}
 801c602:	b082      	sub	sp, #8
 801c604:	af00      	add	r7, sp, #0
 801c606:	4603      	mov	r3, r0
 801c608:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801c60a:	f001 fd26 	bl	801e05a <SUBGRF_GetRssiInst>
 801c60e:	4603      	mov	r3, r0
 801c610:	b21b      	sxth	r3, r3
}
 801c612:	4618      	mov	r0, r3
 801c614:	3708      	adds	r7, #8
 801c616:	46bd      	mov	sp, r7
 801c618:	bd80      	pop	{r7, pc}

0801c61a <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801c61a:	b580      	push	{r7, lr}
 801c61c:	b082      	sub	sp, #8
 801c61e:	af00      	add	r7, sp, #0
 801c620:	4603      	mov	r3, r0
 801c622:	460a      	mov	r2, r1
 801c624:	80fb      	strh	r3, [r7, #6]
 801c626:	4613      	mov	r3, r2
 801c628:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801c62a:	797a      	ldrb	r2, [r7, #5]
 801c62c:	88fb      	ldrh	r3, [r7, #6]
 801c62e:	4611      	mov	r1, r2
 801c630:	4618      	mov	r0, r3
 801c632:	f001 fda5 	bl	801e180 <SUBGRF_WriteRegister>
}
 801c636:	bf00      	nop
 801c638:	3708      	adds	r7, #8
 801c63a:	46bd      	mov	sp, r7
 801c63c:	bd80      	pop	{r7, pc}

0801c63e <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801c63e:	b580      	push	{r7, lr}
 801c640:	b082      	sub	sp, #8
 801c642:	af00      	add	r7, sp, #0
 801c644:	4603      	mov	r3, r0
 801c646:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801c648:	88fb      	ldrh	r3, [r7, #6]
 801c64a:	4618      	mov	r0, r3
 801c64c:	f001 fdac 	bl	801e1a8 <SUBGRF_ReadRegister>
 801c650:	4603      	mov	r3, r0
}
 801c652:	4618      	mov	r0, r3
 801c654:	3708      	adds	r7, #8
 801c656:	46bd      	mov	sp, r7
 801c658:	bd80      	pop	{r7, pc}

0801c65a <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c65a:	b580      	push	{r7, lr}
 801c65c:	b082      	sub	sp, #8
 801c65e:	af00      	add	r7, sp, #0
 801c660:	4603      	mov	r3, r0
 801c662:	6039      	str	r1, [r7, #0]
 801c664:	80fb      	strh	r3, [r7, #6]
 801c666:	4613      	mov	r3, r2
 801c668:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801c66a:	797b      	ldrb	r3, [r7, #5]
 801c66c:	b29a      	uxth	r2, r3
 801c66e:	88fb      	ldrh	r3, [r7, #6]
 801c670:	6839      	ldr	r1, [r7, #0]
 801c672:	4618      	mov	r0, r3
 801c674:	f001 fdac 	bl	801e1d0 <SUBGRF_WriteRegisters>
}
 801c678:	bf00      	nop
 801c67a:	3708      	adds	r7, #8
 801c67c:	46bd      	mov	sp, r7
 801c67e:	bd80      	pop	{r7, pc}

0801c680 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c680:	b580      	push	{r7, lr}
 801c682:	b082      	sub	sp, #8
 801c684:	af00      	add	r7, sp, #0
 801c686:	4603      	mov	r3, r0
 801c688:	6039      	str	r1, [r7, #0]
 801c68a:	80fb      	strh	r3, [r7, #6]
 801c68c:	4613      	mov	r3, r2
 801c68e:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801c690:	797b      	ldrb	r3, [r7, #5]
 801c692:	b29a      	uxth	r2, r3
 801c694:	88fb      	ldrh	r3, [r7, #6]
 801c696:	6839      	ldr	r1, [r7, #0]
 801c698:	4618      	mov	r0, r3
 801c69a:	f001 fdbb 	bl	801e214 <SUBGRF_ReadRegisters>
}
 801c69e:	bf00      	nop
 801c6a0:	3708      	adds	r7, #8
 801c6a2:	46bd      	mov	sp, r7
 801c6a4:	bd80      	pop	{r7, pc}
	...

0801c6a8 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801c6a8:	b580      	push	{r7, lr}
 801c6aa:	b082      	sub	sp, #8
 801c6ac:	af00      	add	r7, sp, #0
 801c6ae:	4603      	mov	r3, r0
 801c6b0:	460a      	mov	r2, r1
 801c6b2:	71fb      	strb	r3, [r7, #7]
 801c6b4:	4613      	mov	r3, r2
 801c6b6:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801c6b8:	79fb      	ldrb	r3, [r7, #7]
 801c6ba:	2b01      	cmp	r3, #1
 801c6bc:	d10a      	bne.n	801c6d4 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801c6be:	4a0e      	ldr	r2, [pc, #56]	; (801c6f8 <RadioSetMaxPayloadLength+0x50>)
 801c6c0:	79bb      	ldrb	r3, [r7, #6]
 801c6c2:	7013      	strb	r3, [r2, #0]
 801c6c4:	4b0c      	ldr	r3, [pc, #48]	; (801c6f8 <RadioSetMaxPayloadLength+0x50>)
 801c6c6:	781a      	ldrb	r2, [r3, #0]
 801c6c8:	4b0c      	ldr	r3, [pc, #48]	; (801c6fc <RadioSetMaxPayloadLength+0x54>)
 801c6ca:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c6cc:	480c      	ldr	r0, [pc, #48]	; (801c700 <RadioSetMaxPayloadLength+0x58>)
 801c6ce:	f001 fc0f 	bl	801def0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801c6d2:	e00d      	b.n	801c6f0 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801c6d4:	4b09      	ldr	r3, [pc, #36]	; (801c6fc <RadioSetMaxPayloadLength+0x54>)
 801c6d6:	7d5b      	ldrb	r3, [r3, #21]
 801c6d8:	2b01      	cmp	r3, #1
 801c6da:	d109      	bne.n	801c6f0 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801c6dc:	4a06      	ldr	r2, [pc, #24]	; (801c6f8 <RadioSetMaxPayloadLength+0x50>)
 801c6de:	79bb      	ldrb	r3, [r7, #6]
 801c6e0:	7013      	strb	r3, [r2, #0]
 801c6e2:	4b05      	ldr	r3, [pc, #20]	; (801c6f8 <RadioSetMaxPayloadLength+0x50>)
 801c6e4:	781a      	ldrb	r2, [r3, #0]
 801c6e6:	4b05      	ldr	r3, [pc, #20]	; (801c6fc <RadioSetMaxPayloadLength+0x54>)
 801c6e8:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c6ea:	4805      	ldr	r0, [pc, #20]	; (801c700 <RadioSetMaxPayloadLength+0x58>)
 801c6ec:	f001 fc00 	bl	801def0 <SUBGRF_SetPacketParams>
}
 801c6f0:	bf00      	nop
 801c6f2:	3708      	adds	r7, #8
 801c6f4:	46bd      	mov	sp, r7
 801c6f6:	bd80      	pop	{r7, pc}
 801c6f8:	20000110 	.word	0x20000110
 801c6fc:	20004158 	.word	0x20004158
 801c700:	20004166 	.word	0x20004166

0801c704 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801c704:	b580      	push	{r7, lr}
 801c706:	b082      	sub	sp, #8
 801c708:	af00      	add	r7, sp, #0
 801c70a:	4603      	mov	r3, r0
 801c70c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801c70e:	4a13      	ldr	r2, [pc, #76]	; (801c75c <RadioSetPublicNetwork+0x58>)
 801c710:	79fb      	ldrb	r3, [r7, #7]
 801c712:	7313      	strb	r3, [r2, #12]
 801c714:	4b11      	ldr	r3, [pc, #68]	; (801c75c <RadioSetPublicNetwork+0x58>)
 801c716:	7b1a      	ldrb	r2, [r3, #12]
 801c718:	4b10      	ldr	r3, [pc, #64]	; (801c75c <RadioSetPublicNetwork+0x58>)
 801c71a:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801c71c:	2001      	movs	r0, #1
 801c71e:	f7ff f82b 	bl	801b778 <RadioSetModem>
    if( enable == true )
 801c722:	79fb      	ldrb	r3, [r7, #7]
 801c724:	2b00      	cmp	r3, #0
 801c726:	d00a      	beq.n	801c73e <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801c728:	2134      	movs	r1, #52	; 0x34
 801c72a:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801c72e:	f001 fd27 	bl	801e180 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801c732:	2144      	movs	r1, #68	; 0x44
 801c734:	f240 7041 	movw	r0, #1857	; 0x741
 801c738:	f001 fd22 	bl	801e180 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801c73c:	e009      	b.n	801c752 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801c73e:	2114      	movs	r1, #20
 801c740:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801c744:	f001 fd1c 	bl	801e180 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801c748:	2124      	movs	r1, #36	; 0x24
 801c74a:	f240 7041 	movw	r0, #1857	; 0x741
 801c74e:	f001 fd17 	bl	801e180 <SUBGRF_WriteRegister>
}
 801c752:	bf00      	nop
 801c754:	3708      	adds	r7, #8
 801c756:	46bd      	mov	sp, r7
 801c758:	bd80      	pop	{r7, pc}
 801c75a:	bf00      	nop
 801c75c:	20004158 	.word	0x20004158

0801c760 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801c760:	b580      	push	{r7, lr}
 801c762:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801c764:	f001 fe5c 	bl	801e420 <SUBGRF_GetRadioWakeUpTime>
 801c768:	4603      	mov	r3, r0
 801c76a:	3303      	adds	r3, #3
}
 801c76c:	4618      	mov	r0, r3
 801c76e:	bd80      	pop	{r7, pc}

0801c770 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void* context )
{
 801c770:	b580      	push	{r7, lr}
 801c772:	b082      	sub	sp, #8
 801c774:	af00      	add	r7, sp, #0
 801c776:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801c778:	f000 f80e 	bl	801c798 <RadioOnTxTimeoutProcess>
}
 801c77c:	bf00      	nop
 801c77e:	3708      	adds	r7, #8
 801c780:	46bd      	mov	sp, r7
 801c782:	bd80      	pop	{r7, pc}

0801c784 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801c784:	b580      	push	{r7, lr}
 801c786:	b082      	sub	sp, #8
 801c788:	af00      	add	r7, sp, #0
 801c78a:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801c78c:	f000 f818 	bl	801c7c0 <RadioOnRxTimeoutProcess>
}
 801c790:	bf00      	nop
 801c792:	3708      	adds	r7, #8
 801c794:	46bd      	mov	sp, r7
 801c796:	bd80      	pop	{r7, pc}

0801c798 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801c798:	b580      	push	{r7, lr}
 801c79a:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c79c:	4b07      	ldr	r3, [pc, #28]	; (801c7bc <RadioOnTxTimeoutProcess+0x24>)
 801c79e:	681b      	ldr	r3, [r3, #0]
 801c7a0:	2b00      	cmp	r3, #0
 801c7a2:	d008      	beq.n	801c7b6 <RadioOnTxTimeoutProcess+0x1e>
 801c7a4:	4b05      	ldr	r3, [pc, #20]	; (801c7bc <RadioOnTxTimeoutProcess+0x24>)
 801c7a6:	681b      	ldr	r3, [r3, #0]
 801c7a8:	685b      	ldr	r3, [r3, #4]
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d003      	beq.n	801c7b6 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801c7ae:	4b03      	ldr	r3, [pc, #12]	; (801c7bc <RadioOnTxTimeoutProcess+0x24>)
 801c7b0:	681b      	ldr	r3, [r3, #0]
 801c7b2:	685b      	ldr	r3, [r3, #4]
 801c7b4:	4798      	blx	r3
    }
}
 801c7b6:	bf00      	nop
 801c7b8:	bd80      	pop	{r7, pc}
 801c7ba:	bf00      	nop
 801c7bc:	20004154 	.word	0x20004154

0801c7c0 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801c7c0:	b580      	push	{r7, lr}
 801c7c2:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c7c4:	4b07      	ldr	r3, [pc, #28]	; (801c7e4 <RadioOnRxTimeoutProcess+0x24>)
 801c7c6:	681b      	ldr	r3, [r3, #0]
 801c7c8:	2b00      	cmp	r3, #0
 801c7ca:	d008      	beq.n	801c7de <RadioOnRxTimeoutProcess+0x1e>
 801c7cc:	4b05      	ldr	r3, [pc, #20]	; (801c7e4 <RadioOnRxTimeoutProcess+0x24>)
 801c7ce:	681b      	ldr	r3, [r3, #0]
 801c7d0:	68db      	ldr	r3, [r3, #12]
 801c7d2:	2b00      	cmp	r3, #0
 801c7d4:	d003      	beq.n	801c7de <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801c7d6:	4b03      	ldr	r3, [pc, #12]	; (801c7e4 <RadioOnRxTimeoutProcess+0x24>)
 801c7d8:	681b      	ldr	r3, [r3, #0]
 801c7da:	68db      	ldr	r3, [r3, #12]
 801c7dc:	4798      	blx	r3
    }
}
 801c7de:	bf00      	nop
 801c7e0:	bd80      	pop	{r7, pc}
 801c7e2:	bf00      	nop
 801c7e4:	20004154 	.word	0x20004154

0801c7e8 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801c7e8:	b580      	push	{r7, lr}
 801c7ea:	b082      	sub	sp, #8
 801c7ec:	af00      	add	r7, sp, #0
 801c7ee:	4603      	mov	r3, r0
 801c7f0:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801c7f2:	4a05      	ldr	r2, [pc, #20]	; (801c808 <RadioOnDioIrq+0x20>)
 801c7f4:	88fb      	ldrh	r3, [r7, #6]
 801c7f6:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 801c7fa:	f000 f807 	bl	801c80c <RadioIrqProcess>
}
 801c7fe:	bf00      	nop
 801c800:	3708      	adds	r7, #8
 801c802:	46bd      	mov	sp, r7
 801c804:	bd80      	pop	{r7, pc}
 801c806:	bf00      	nop
 801c808:	20004158 	.word	0x20004158

0801c80c <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801c80c:	b5b0      	push	{r4, r5, r7, lr}
 801c80e:	b082      	sub	sp, #8
 801c810:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801c812:	2300      	movs	r3, #0
 801c814:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801c816:	2300      	movs	r3, #0
 801c818:	603b      	str	r3, [r7, #0]

    switch ( SubgRf.RadioIrq )
 801c81a:	4bb6      	ldr	r3, [pc, #728]	; (801caf4 <RadioIrqProcess+0x2e8>)
 801c81c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801c820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c824:	f000 810d 	beq.w	801ca42 <RadioIrqProcess+0x236>
 801c828:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c82c:	f300 81b7 	bgt.w	801cb9e <RadioIrqProcess+0x392>
 801c830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c834:	f000 80f1 	beq.w	801ca1a <RadioIrqProcess+0x20e>
 801c838:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c83c:	f300 81af 	bgt.w	801cb9e <RadioIrqProcess+0x392>
 801c840:	2b80      	cmp	r3, #128	; 0x80
 801c842:	f000 80d6 	beq.w	801c9f2 <RadioIrqProcess+0x1e6>
 801c846:	2b80      	cmp	r3, #128	; 0x80
 801c848:	f300 81a9 	bgt.w	801cb9e <RadioIrqProcess+0x392>
 801c84c:	2b20      	cmp	r3, #32
 801c84e:	dc49      	bgt.n	801c8e4 <RadioIrqProcess+0xd8>
 801c850:	2b00      	cmp	r3, #0
 801c852:	f340 81a4 	ble.w	801cb9e <RadioIrqProcess+0x392>
 801c856:	3b01      	subs	r3, #1
 801c858:	2b1f      	cmp	r3, #31
 801c85a:	f200 81a0 	bhi.w	801cb9e <RadioIrqProcess+0x392>
 801c85e:	a201      	add	r2, pc, #4	; (adr r2, 801c864 <RadioIrqProcess+0x58>)
 801c860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c864:	0801c8ed 	.word	0x0801c8ed
 801c868:	0801c927 	.word	0x0801c927
 801c86c:	0801cb9f 	.word	0x0801cb9f
 801c870:	0801cabd 	.word	0x0801cabd
 801c874:	0801cb9f 	.word	0x0801cb9f
 801c878:	0801cb9f 	.word	0x0801cb9f
 801c87c:	0801cb9f 	.word	0x0801cb9f
 801c880:	0801cacb 	.word	0x0801cacb
 801c884:	0801cb9f 	.word	0x0801cb9f
 801c888:	0801cb9f 	.word	0x0801cb9f
 801c88c:	0801cb9f 	.word	0x0801cb9f
 801c890:	0801cb9f 	.word	0x0801cb9f
 801c894:	0801cb9f 	.word	0x0801cb9f
 801c898:	0801cb9f 	.word	0x0801cb9f
 801c89c:	0801cb9f 	.word	0x0801cb9f
 801c8a0:	0801cae7 	.word	0x0801cae7
 801c8a4:	0801cb9f 	.word	0x0801cb9f
 801c8a8:	0801cb9f 	.word	0x0801cb9f
 801c8ac:	0801cb9f 	.word	0x0801cb9f
 801c8b0:	0801cb9f 	.word	0x0801cb9f
 801c8b4:	0801cb9f 	.word	0x0801cb9f
 801c8b8:	0801cb9f 	.word	0x0801cb9f
 801c8bc:	0801cb9f 	.word	0x0801cb9f
 801c8c0:	0801cb9f 	.word	0x0801cb9f
 801c8c4:	0801cb9f 	.word	0x0801cb9f
 801c8c8:	0801cb9f 	.word	0x0801cb9f
 801c8cc:	0801cb9f 	.word	0x0801cb9f
 801c8d0:	0801cb9f 	.word	0x0801cb9f
 801c8d4:	0801cb9f 	.word	0x0801cb9f
 801c8d8:	0801cb9f 	.word	0x0801cb9f
 801c8dc:	0801cb9f 	.word	0x0801cb9f
 801c8e0:	0801cb21 	.word	0x0801cb21
 801c8e4:	2b40      	cmp	r3, #64	; 0x40
 801c8e6:	f000 813c 	beq.w	801cb62 <RadioIrqProcess+0x356>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 801c8ea:	e158      	b.n	801cb9e <RadioIrqProcess+0x392>
        TimerStop( &TxTimeoutTimer );
 801c8ec:	4882      	ldr	r0, [pc, #520]	; (801caf8 <RadioIrqProcess+0x2ec>)
 801c8ee:	f003 f881 	bl	801f9f4 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801c8f2:	2000      	movs	r0, #0
 801c8f4:	f000 ff2c 	bl	801d750 <SUBGRF_SetStandby>
        if ( RFW_Is_LongPacketModeEnabled() == 1 )
 801c8f8:	f001 ff26 	bl	801e748 <RFW_Is_LongPacketModeEnabled>
 801c8fc:	4603      	mov	r3, r0
 801c8fe:	2b01      	cmp	r3, #1
 801c900:	d101      	bne.n	801c906 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801c902:	f001 ff4a 	bl	801e79a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801c906:	4b7d      	ldr	r3, [pc, #500]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c908:	681b      	ldr	r3, [r3, #0]
 801c90a:	2b00      	cmp	r3, #0
 801c90c:	f000 8149 	beq.w	801cba2 <RadioIrqProcess+0x396>
 801c910:	4b7a      	ldr	r3, [pc, #488]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c912:	681b      	ldr	r3, [r3, #0]
 801c914:	681b      	ldr	r3, [r3, #0]
 801c916:	2b00      	cmp	r3, #0
 801c918:	f000 8143 	beq.w	801cba2 <RadioIrqProcess+0x396>
            RadioEvents->TxDone( );
 801c91c:	4b77      	ldr	r3, [pc, #476]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c91e:	681b      	ldr	r3, [r3, #0]
 801c920:	681b      	ldr	r3, [r3, #0]
 801c922:	4798      	blx	r3
        break;
 801c924:	e13d      	b.n	801cba2 <RadioIrqProcess+0x396>
        TimerStop( &RxTimeoutTimer );
 801c926:	4876      	ldr	r0, [pc, #472]	; (801cb00 <RadioIrqProcess+0x2f4>)
 801c928:	f003 f864 	bl	801f9f4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c92c:	4b71      	ldr	r3, [pc, #452]	; (801caf4 <RadioIrqProcess+0x2e8>)
 801c92e:	785b      	ldrb	r3, [r3, #1]
 801c930:	f083 0301 	eor.w	r3, r3, #1
 801c934:	b2db      	uxtb	r3, r3
 801c936:	2b00      	cmp	r3, #0
 801c938:	d014      	beq.n	801c964 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801c93a:	2000      	movs	r0, #0
 801c93c:	f000 ff08 	bl	801d750 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( 0x0902, 0x00 );
 801c940:	2100      	movs	r1, #0
 801c942:	f640 1002 	movw	r0, #2306	; 0x902
 801c946:	f001 fc1b 	bl	801e180 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801c94a:	f640 1044 	movw	r0, #2372	; 0x944
 801c94e:	f001 fc2b 	bl	801e1a8 <SUBGRF_ReadRegister>
 801c952:	4603      	mov	r3, r0
 801c954:	f043 0302 	orr.w	r3, r3, #2
 801c958:	b2db      	uxtb	r3, r3
 801c95a:	4619      	mov	r1, r3
 801c95c:	f640 1044 	movw	r0, #2372	; 0x944
 801c960:	f001 fc0e 	bl	801e180 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size , 255 );
 801c964:	1dfb      	adds	r3, r7, #7
 801c966:	22ff      	movs	r2, #255	; 0xff
 801c968:	4619      	mov	r1, r3
 801c96a:	4866      	ldr	r0, [pc, #408]	; (801cb04 <RadioIrqProcess+0x2f8>)
 801c96c:	f000 fdc0 	bl	801d4f0 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801c970:	4865      	ldr	r0, [pc, #404]	; (801cb08 <RadioIrqProcess+0x2fc>)
 801c972:	f001 fbb3 	bl	801e0dc <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801c976:	4b61      	ldr	r3, [pc, #388]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c978:	681b      	ldr	r3, [r3, #0]
 801c97a:	2b00      	cmp	r3, #0
 801c97c:	f000 8113 	beq.w	801cba6 <RadioIrqProcess+0x39a>
 801c980:	4b5e      	ldr	r3, [pc, #376]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c982:	681b      	ldr	r3, [r3, #0]
 801c984:	689b      	ldr	r3, [r3, #8]
 801c986:	2b00      	cmp	r3, #0
 801c988:	f000 810d 	beq.w	801cba6 <RadioIrqProcess+0x39a>
            switch ( SubgRf.PacketStatus.packetType )
 801c98c:	4b59      	ldr	r3, [pc, #356]	; (801caf4 <RadioIrqProcess+0x2e8>)
 801c98e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801c992:	2b01      	cmp	r3, #1
 801c994:	d10e      	bne.n	801c9b4 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801c996:	4b59      	ldr	r3, [pc, #356]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c998:	681b      	ldr	r3, [r3, #0]
 801c99a:	689c      	ldr	r4, [r3, #8]
 801c99c:	79fb      	ldrb	r3, [r7, #7]
 801c99e:	b299      	uxth	r1, r3
 801c9a0:	4b54      	ldr	r3, [pc, #336]	; (801caf4 <RadioIrqProcess+0x2e8>)
 801c9a2:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801c9a6:	b21a      	sxth	r2, r3
 801c9a8:	4b52      	ldr	r3, [pc, #328]	; (801caf4 <RadioIrqProcess+0x2e8>)
 801c9aa:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801c9ae:	4855      	ldr	r0, [pc, #340]	; (801cb04 <RadioIrqProcess+0x2f8>)
 801c9b0:	47a0      	blx	r4
                break;
 801c9b2:	e01d      	b.n	801c9f0 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801c9b4:	4b4f      	ldr	r3, [pc, #316]	; (801caf4 <RadioIrqProcess+0x2e8>)
 801c9b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c9b8:	463a      	mov	r2, r7
 801c9ba:	4611      	mov	r1, r2
 801c9bc:	4618      	mov	r0, r3
 801c9be:	f001 fe11 	bl	801e5e4 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 801c9c2:	4b4e      	ldr	r3, [pc, #312]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c9c4:	681b      	ldr	r3, [r3, #0]
 801c9c6:	689c      	ldr	r4, [r3, #8]
 801c9c8:	79fb      	ldrb	r3, [r7, #7]
 801c9ca:	b299      	uxth	r1, r3
 801c9cc:	4b49      	ldr	r3, [pc, #292]	; (801caf4 <RadioIrqProcess+0x2e8>)
 801c9ce:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801c9d2:	b218      	sxth	r0, r3
 801c9d4:	683b      	ldr	r3, [r7, #0]
 801c9d6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801c9da:	4a4c      	ldr	r2, [pc, #304]	; (801cb0c <RadioIrqProcess+0x300>)
 801c9dc:	fb82 5203 	smull	r5, r2, r2, r3
 801c9e0:	1192      	asrs	r2, r2, #6
 801c9e2:	17db      	asrs	r3, r3, #31
 801c9e4:	1ad3      	subs	r3, r2, r3
 801c9e6:	b25b      	sxtb	r3, r3
 801c9e8:	4602      	mov	r2, r0
 801c9ea:	4846      	ldr	r0, [pc, #280]	; (801cb04 <RadioIrqProcess+0x2f8>)
 801c9ec:	47a0      	blx	r4
                break;
 801c9ee:	bf00      	nop
        break;
 801c9f0:	e0d9      	b.n	801cba6 <RadioIrqProcess+0x39a>
        SUBGRF_SetStandby( STDBY_RC );
 801c9f2:	2000      	movs	r0, #0
 801c9f4:	f000 feac 	bl	801d750 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c9f8:	4b40      	ldr	r3, [pc, #256]	; (801cafc <RadioIrqProcess+0x2f0>)
 801c9fa:	681b      	ldr	r3, [r3, #0]
 801c9fc:	2b00      	cmp	r3, #0
 801c9fe:	f000 80d4 	beq.w	801cbaa <RadioIrqProcess+0x39e>
 801ca02:	4b3e      	ldr	r3, [pc, #248]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca04:	681b      	ldr	r3, [r3, #0]
 801ca06:	699b      	ldr	r3, [r3, #24]
 801ca08:	2b00      	cmp	r3, #0
 801ca0a:	f000 80ce 	beq.w	801cbaa <RadioIrqProcess+0x39e>
            RadioEvents->CadDone( false );
 801ca0e:	4b3b      	ldr	r3, [pc, #236]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca10:	681b      	ldr	r3, [r3, #0]
 801ca12:	699b      	ldr	r3, [r3, #24]
 801ca14:	2000      	movs	r0, #0
 801ca16:	4798      	blx	r3
        break;
 801ca18:	e0c7      	b.n	801cbaa <RadioIrqProcess+0x39e>
        SUBGRF_SetStandby( STDBY_RC );
 801ca1a:	2000      	movs	r0, #0
 801ca1c:	f000 fe98 	bl	801d750 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801ca20:	4b36      	ldr	r3, [pc, #216]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca22:	681b      	ldr	r3, [r3, #0]
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	f000 80c2 	beq.w	801cbae <RadioIrqProcess+0x3a2>
 801ca2a:	4b34      	ldr	r3, [pc, #208]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca2c:	681b      	ldr	r3, [r3, #0]
 801ca2e:	699b      	ldr	r3, [r3, #24]
 801ca30:	2b00      	cmp	r3, #0
 801ca32:	f000 80bc 	beq.w	801cbae <RadioIrqProcess+0x3a2>
            RadioEvents->CadDone( true );
 801ca36:	4b31      	ldr	r3, [pc, #196]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca38:	681b      	ldr	r3, [r3, #0]
 801ca3a:	699b      	ldr	r3, [r3, #24]
 801ca3c:	2001      	movs	r0, #1
 801ca3e:	4798      	blx	r3
        break;
 801ca40:	e0b5      	b.n	801cbae <RadioIrqProcess+0x3a2>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801ca42:	4b33      	ldr	r3, [pc, #204]	; (801cb10 <RadioIrqProcess+0x304>)
 801ca44:	2201      	movs	r2, #1
 801ca46:	2100      	movs	r1, #0
 801ca48:	2002      	movs	r0, #2
 801ca4a:	f001 fefb 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801ca4e:	f000 fd35 	bl	801d4bc <SUBGRF_GetOperatingMode>
 801ca52:	4603      	mov	r3, r0
 801ca54:	2b04      	cmp	r3, #4
 801ca56:	d115      	bne.n	801ca84 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801ca58:	4827      	ldr	r0, [pc, #156]	; (801caf8 <RadioIrqProcess+0x2ec>)
 801ca5a:	f002 ffcb 	bl	801f9f4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801ca5e:	2000      	movs	r0, #0
 801ca60:	f000 fe76 	bl	801d750 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801ca64:	4b25      	ldr	r3, [pc, #148]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca66:	681b      	ldr	r3, [r3, #0]
 801ca68:	2b00      	cmp	r3, #0
 801ca6a:	f000 80a2 	beq.w	801cbb2 <RadioIrqProcess+0x3a6>
 801ca6e:	4b23      	ldr	r3, [pc, #140]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca70:	681b      	ldr	r3, [r3, #0]
 801ca72:	685b      	ldr	r3, [r3, #4]
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	f000 809c 	beq.w	801cbb2 <RadioIrqProcess+0x3a6>
                RadioEvents->TxTimeout( );
 801ca7a:	4b20      	ldr	r3, [pc, #128]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca7c:	681b      	ldr	r3, [r3, #0]
 801ca7e:	685b      	ldr	r3, [r3, #4]
 801ca80:	4798      	blx	r3
        break;
 801ca82:	e096      	b.n	801cbb2 <RadioIrqProcess+0x3a6>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801ca84:	f000 fd1a 	bl	801d4bc <SUBGRF_GetOperatingMode>
 801ca88:	4603      	mov	r3, r0
 801ca8a:	2b05      	cmp	r3, #5
 801ca8c:	f040 8091 	bne.w	801cbb2 <RadioIrqProcess+0x3a6>
            TimerStop( &RxTimeoutTimer );
 801ca90:	481b      	ldr	r0, [pc, #108]	; (801cb00 <RadioIrqProcess+0x2f4>)
 801ca92:	f002 ffaf 	bl	801f9f4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801ca96:	2000      	movs	r0, #0
 801ca98:	f000 fe5a 	bl	801d750 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801ca9c:	4b17      	ldr	r3, [pc, #92]	; (801cafc <RadioIrqProcess+0x2f0>)
 801ca9e:	681b      	ldr	r3, [r3, #0]
 801caa0:	2b00      	cmp	r3, #0
 801caa2:	f000 8086 	beq.w	801cbb2 <RadioIrqProcess+0x3a6>
 801caa6:	4b15      	ldr	r3, [pc, #84]	; (801cafc <RadioIrqProcess+0x2f0>)
 801caa8:	681b      	ldr	r3, [r3, #0]
 801caaa:	68db      	ldr	r3, [r3, #12]
 801caac:	2b00      	cmp	r3, #0
 801caae:	f000 8080 	beq.w	801cbb2 <RadioIrqProcess+0x3a6>
                RadioEvents->RxTimeout( );
 801cab2:	4b12      	ldr	r3, [pc, #72]	; (801cafc <RadioIrqProcess+0x2f0>)
 801cab4:	681b      	ldr	r3, [r3, #0]
 801cab6:	68db      	ldr	r3, [r3, #12]
 801cab8:	4798      	blx	r3
        break;
 801caba:	e07a      	b.n	801cbb2 <RadioIrqProcess+0x3a6>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801cabc:	4b15      	ldr	r3, [pc, #84]	; (801cb14 <RadioIrqProcess+0x308>)
 801cabe:	2201      	movs	r2, #1
 801cac0:	2100      	movs	r1, #0
 801cac2:	2002      	movs	r0, #2
 801cac4:	f001 febe 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801cac8:	e07a      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801caca:	4b13      	ldr	r3, [pc, #76]	; (801cb18 <RadioIrqProcess+0x30c>)
 801cacc:	2201      	movs	r2, #1
 801cace:	2100      	movs	r1, #0
 801cad0:	2002      	movs	r0, #2
 801cad2:	f001 feb7 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        if ( 1UL == RFW_Is_Init( ) )
 801cad6:	f001 fe30 	bl	801e73a <RFW_Is_Init>
 801cada:	4603      	mov	r3, r0
 801cadc:	2b01      	cmp	r3, #1
 801cade:	d16a      	bne.n	801cbb6 <RadioIrqProcess+0x3aa>
            RFW_ReceivePayload( );
 801cae0:	f001 fe61 	bl	801e7a6 <RFW_ReceivePayload>
        break;
 801cae4:	e067      	b.n	801cbb6 <RadioIrqProcess+0x3aa>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801cae6:	4b0d      	ldr	r3, [pc, #52]	; (801cb1c <RadioIrqProcess+0x310>)
 801cae8:	2201      	movs	r2, #1
 801caea:	2100      	movs	r1, #0
 801caec:	2002      	movs	r0, #2
 801caee:	f001 fea9 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801caf2:	e065      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
 801caf4:	20004158 	.word	0x20004158
 801caf8:	200041b0 	.word	0x200041b0
 801cafc:	20004154 	.word	0x20004154
 801cb00:	200041c8 	.word	0x200041c8
 801cb04:	20004054 	.word	0x20004054
 801cb08:	2000417c 	.word	0x2000417c
 801cb0c:	10624dd3 	.word	0x10624dd3
 801cb10:	0802299c 	.word	0x0802299c
 801cb14:	080229b0 	.word	0x080229b0
 801cb18:	080229bc 	.word	0x080229bc
 801cb1c:	080229c8 	.word	0x080229c8
        TimerStop( &RxTimeoutTimer );
 801cb20:	4829      	ldr	r0, [pc, #164]	; (801cbc8 <RadioIrqProcess+0x3bc>)
 801cb22:	f002 ff67 	bl	801f9f4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801cb26:	4b29      	ldr	r3, [pc, #164]	; (801cbcc <RadioIrqProcess+0x3c0>)
 801cb28:	785b      	ldrb	r3, [r3, #1]
 801cb2a:	f083 0301 	eor.w	r3, r3, #1
 801cb2e:	b2db      	uxtb	r3, r3
 801cb30:	2b00      	cmp	r3, #0
 801cb32:	d002      	beq.n	801cb3a <RadioIrqProcess+0x32e>
            SUBGRF_SetStandby( STDBY_RC );
 801cb34:	2000      	movs	r0, #0
 801cb36:	f000 fe0b 	bl	801d750 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801cb3a:	4b25      	ldr	r3, [pc, #148]	; (801cbd0 <RadioIrqProcess+0x3c4>)
 801cb3c:	681b      	ldr	r3, [r3, #0]
 801cb3e:	2b00      	cmp	r3, #0
 801cb40:	d03b      	beq.n	801cbba <RadioIrqProcess+0x3ae>
 801cb42:	4b23      	ldr	r3, [pc, #140]	; (801cbd0 <RadioIrqProcess+0x3c4>)
 801cb44:	681b      	ldr	r3, [r3, #0]
 801cb46:	68db      	ldr	r3, [r3, #12]
 801cb48:	2b00      	cmp	r3, #0
 801cb4a:	d036      	beq.n	801cbba <RadioIrqProcess+0x3ae>
            RadioEvents->RxTimeout( );
 801cb4c:	4b20      	ldr	r3, [pc, #128]	; (801cbd0 <RadioIrqProcess+0x3c4>)
 801cb4e:	681b      	ldr	r3, [r3, #0]
 801cb50:	68db      	ldr	r3, [r3, #12]
 801cb52:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801cb54:	4b1f      	ldr	r3, [pc, #124]	; (801cbd4 <RadioIrqProcess+0x3c8>)
 801cb56:	2201      	movs	r2, #1
 801cb58:	2100      	movs	r1, #0
 801cb5a:	2002      	movs	r0, #2
 801cb5c:	f001 fe72 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801cb60:	e02b      	b.n	801cbba <RadioIrqProcess+0x3ae>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801cb62:	4b1d      	ldr	r3, [pc, #116]	; (801cbd8 <RadioIrqProcess+0x3cc>)
 801cb64:	2201      	movs	r2, #1
 801cb66:	2100      	movs	r1, #0
 801cb68:	2002      	movs	r0, #2
 801cb6a:	f001 fe6b 	bl	801e844 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801cb6e:	4b17      	ldr	r3, [pc, #92]	; (801cbcc <RadioIrqProcess+0x3c0>)
 801cb70:	785b      	ldrb	r3, [r3, #1]
 801cb72:	f083 0301 	eor.w	r3, r3, #1
 801cb76:	b2db      	uxtb	r3, r3
 801cb78:	2b00      	cmp	r3, #0
 801cb7a:	d002      	beq.n	801cb82 <RadioIrqProcess+0x376>
            SUBGRF_SetStandby( STDBY_RC );
 801cb7c:	2000      	movs	r0, #0
 801cb7e:	f000 fde7 	bl	801d750 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801cb82:	4b13      	ldr	r3, [pc, #76]	; (801cbd0 <RadioIrqProcess+0x3c4>)
 801cb84:	681b      	ldr	r3, [r3, #0]
 801cb86:	2b00      	cmp	r3, #0
 801cb88:	d019      	beq.n	801cbbe <RadioIrqProcess+0x3b2>
 801cb8a:	4b11      	ldr	r3, [pc, #68]	; (801cbd0 <RadioIrqProcess+0x3c4>)
 801cb8c:	681b      	ldr	r3, [r3, #0]
 801cb8e:	691b      	ldr	r3, [r3, #16]
 801cb90:	2b00      	cmp	r3, #0
 801cb92:	d014      	beq.n	801cbbe <RadioIrqProcess+0x3b2>
            RadioEvents->RxError( );
 801cb94:	4b0e      	ldr	r3, [pc, #56]	; (801cbd0 <RadioIrqProcess+0x3c4>)
 801cb96:	681b      	ldr	r3, [r3, #0]
 801cb98:	691b      	ldr	r3, [r3, #16]
 801cb9a:	4798      	blx	r3
        break;
 801cb9c:	e00f      	b.n	801cbbe <RadioIrqProcess+0x3b2>
        break;
 801cb9e:	bf00      	nop
 801cba0:	e00e      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cba2:	bf00      	nop
 801cba4:	e00c      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cba6:	bf00      	nop
 801cba8:	e00a      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cbaa:	bf00      	nop
 801cbac:	e008      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cbae:	bf00      	nop
 801cbb0:	e006      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cbb2:	bf00      	nop
 801cbb4:	e004      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cbb6:	bf00      	nop
 801cbb8:	e002      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cbba:	bf00      	nop
 801cbbc:	e000      	b.n	801cbc0 <RadioIrqProcess+0x3b4>
        break;
 801cbbe:	bf00      	nop
  }
}
 801cbc0:	bf00      	nop
 801cbc2:	3708      	adds	r7, #8
 801cbc4:	46bd      	mov	sp, r7
 801cbc6:	bdb0      	pop	{r4, r5, r7, pc}
 801cbc8:	200041c8 	.word	0x200041c8
 801cbcc:	20004158 	.word	0x20004158
 801cbd0:	20004154 	.word	0x20004154
 801cbd4:	080229d4 	.word	0x080229d4
 801cbd8:	080229e0 	.word	0x080229e0

0801cbdc <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801cbdc:	b580      	push	{r7, lr}
 801cbde:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801cbe0:	4b09      	ldr	r3, [pc, #36]	; (801cc08 <RadioTxPrbs+0x2c>)
 801cbe2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801cbe6:	2101      	movs	r1, #1
 801cbe8:	4618      	mov	r0, r3
 801cbea:	f001 fbbd 	bl	801e368 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_PKTCTL1A, 0x2d );  // sel mode prbs9 instead of preamble
 801cbee:	4b07      	ldr	r3, [pc, #28]	; (801cc0c <RadioTxPrbs+0x30>)
 801cbf0:	212d      	movs	r1, #45	; 0x2d
 801cbf2:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801cbf6:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801cbf8:	f000 fe6d 	bl	801d8d6 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801cbfc:	4804      	ldr	r0, [pc, #16]	; (801cc10 <RadioTxPrbs+0x34>)
 801cbfe:	f000 fdc3 	bl	801d788 <SUBGRF_SetTx>
}
 801cc02:	bf00      	nop
 801cc04:	bd80      	pop	{r7, pc}
 801cc06:	bf00      	nop
 801cc08:	20004158 	.word	0x20004158
 801cc0c:	0801c61b 	.word	0x0801c61b
 801cc10:	000fffff 	.word	0x000fffff

0801cc14 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801cc14:	b580      	push	{r7, lr}
 801cc16:	b084      	sub	sp, #16
 801cc18:	af00      	add	r7, sp, #0
 801cc1a:	4603      	mov	r3, r0
 801cc1c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801cc1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801cc22:	4618      	mov	r0, r3
 801cc24:	f001 fbc8 	bl	801e3b8 <SUBGRF_SetRfTxPower>
 801cc28:	4603      	mov	r3, r0
 801cc2a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801cc2c:	7bfb      	ldrb	r3, [r7, #15]
 801cc2e:	2101      	movs	r1, #1
 801cc30:	4618      	mov	r0, r3
 801cc32:	f001 fb99 	bl	801e368 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801cc36:	f000 fe45 	bl	801d8c4 <SUBGRF_SetTxContinuousWave>
}
 801cc3a:	bf00      	nop
 801cc3c:	3710      	adds	r7, #16
 801cc3e:	46bd      	mov	sp, r7
 801cc40:	bd80      	pop	{r7, pc}

0801cc42 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801cc42:	b480      	push	{r7}
 801cc44:	b089      	sub	sp, #36	; 0x24
 801cc46:	af00      	add	r7, sp, #0
 801cc48:	60f8      	str	r0, [r7, #12]
 801cc4a:	60b9      	str	r1, [r7, #8]
 801cc4c:	4613      	mov	r3, r2
 801cc4e:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801cc50:	2300      	movs	r3, #0
 801cc52:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int i = 0;
 801cc54:	2300      	movs	r3, #0
 801cc56:	61bb      	str	r3, [r7, #24]

    for (i = 0; i < size; i++)
 801cc58:	2300      	movs	r3, #0
 801cc5a:	61bb      	str	r3, [r7, #24]
 801cc5c:	e011      	b.n	801cc82 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801cc5e:	69bb      	ldr	r3, [r7, #24]
 801cc60:	68ba      	ldr	r2, [r7, #8]
 801cc62:	4413      	add	r3, r2
 801cc64:	781a      	ldrb	r2, [r3, #0]
 801cc66:	69bb      	ldr	r3, [r7, #24]
 801cc68:	68b9      	ldr	r1, [r7, #8]
 801cc6a:	440b      	add	r3, r1
 801cc6c:	43d2      	mvns	r2, r2
 801cc6e:	b2d2      	uxtb	r2, r2
 801cc70:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801cc72:	69bb      	ldr	r3, [r7, #24]
 801cc74:	68fa      	ldr	r2, [r7, #12]
 801cc76:	4413      	add	r3, r2
 801cc78:	2200      	movs	r2, #0
 801cc7a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < size; i++)
 801cc7c:	69bb      	ldr	r3, [r7, #24]
 801cc7e:	3301      	adds	r3, #1
 801cc80:	61bb      	str	r3, [r7, #24]
 801cc82:	79fb      	ldrb	r3, [r7, #7]
 801cc84:	69ba      	ldr	r2, [r7, #24]
 801cc86:	429a      	cmp	r2, r3
 801cc88:	dbe9      	blt.n	801cc5e <payload_integration+0x1c>
    }

    for (i = 0; i < (size * 8); i++)
 801cc8a:	2300      	movs	r3, #0
 801cc8c:	61bb      	str	r3, [r7, #24]
 801cc8e:	e049      	b.n	801cd24 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801cc90:	69bb      	ldr	r3, [r7, #24]
 801cc92:	425a      	negs	r2, r3
 801cc94:	f003 0307 	and.w	r3, r3, #7
 801cc98:	f002 0207 	and.w	r2, r2, #7
 801cc9c:	bf58      	it	pl
 801cc9e:	4253      	negpl	r3, r2
 801cca0:	b2db      	uxtb	r3, r3
 801cca2:	f1c3 0307 	rsb	r3, r3, #7
 801cca6:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801cca8:	69bb      	ldr	r3, [r7, #24]
 801ccaa:	2b00      	cmp	r3, #0
 801ccac:	da00      	bge.n	801ccb0 <payload_integration+0x6e>
 801ccae:	3307      	adds	r3, #7
 801ccb0:	10db      	asrs	r3, r3, #3
 801ccb2:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801ccb4:	69bb      	ldr	r3, [r7, #24]
 801ccb6:	3301      	adds	r3, #1
 801ccb8:	425a      	negs	r2, r3
 801ccba:	f003 0307 	and.w	r3, r3, #7
 801ccbe:	f002 0207 	and.w	r2, r2, #7
 801ccc2:	bf58      	it	pl
 801ccc4:	4253      	negpl	r3, r2
 801ccc6:	b2db      	uxtb	r3, r3
 801ccc8:	f1c3 0307 	rsb	r3, r3, #7
 801cccc:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801ccce:	69bb      	ldr	r3, [r7, #24]
 801ccd0:	3301      	adds	r3, #1
 801ccd2:	2b00      	cmp	r3, #0
 801ccd4:	da00      	bge.n	801ccd8 <payload_integration+0x96>
 801ccd6:	3307      	adds	r3, #7
 801ccd8:	10db      	asrs	r3, r3, #3
 801ccda:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801ccdc:	7dbb      	ldrb	r3, [r7, #22]
 801ccde:	68ba      	ldr	r2, [r7, #8]
 801cce0:	4413      	add	r3, r2
 801cce2:	781b      	ldrb	r3, [r3, #0]
 801cce4:	461a      	mov	r2, r3
 801cce6:	7dfb      	ldrb	r3, [r7, #23]
 801cce8:	fa42 f303 	asr.w	r3, r2, r3
 801ccec:	b2db      	uxtb	r3, r3
 801ccee:	f003 0301 	and.w	r3, r3, #1
 801ccf2:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801ccf4:	7ffa      	ldrb	r2, [r7, #31]
 801ccf6:	7cfb      	ldrb	r3, [r7, #19]
 801ccf8:	4053      	eors	r3, r2
 801ccfa:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801ccfc:	7d3b      	ldrb	r3, [r7, #20]
 801ccfe:	68fa      	ldr	r2, [r7, #12]
 801cd00:	4413      	add	r3, r2
 801cd02:	781b      	ldrb	r3, [r3, #0]
 801cd04:	b25a      	sxtb	r2, r3
 801cd06:	7ff9      	ldrb	r1, [r7, #31]
 801cd08:	7d7b      	ldrb	r3, [r7, #21]
 801cd0a:	fa01 f303 	lsl.w	r3, r1, r3
 801cd0e:	b25b      	sxtb	r3, r3
 801cd10:	4313      	orrs	r3, r2
 801cd12:	b259      	sxtb	r1, r3
 801cd14:	7d3b      	ldrb	r3, [r7, #20]
 801cd16:	68fa      	ldr	r2, [r7, #12]
 801cd18:	4413      	add	r3, r2
 801cd1a:	b2ca      	uxtb	r2, r1
 801cd1c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < (size * 8); i++)
 801cd1e:	69bb      	ldr	r3, [r7, #24]
 801cd20:	3301      	adds	r3, #1
 801cd22:	61bb      	str	r3, [r7, #24]
 801cd24:	79fb      	ldrb	r3, [r7, #7]
 801cd26:	00db      	lsls	r3, r3, #3
 801cd28:	69ba      	ldr	r2, [r7, #24]
 801cd2a:	429a      	cmp	r2, r3
 801cd2c:	dbb0      	blt.n	801cc90 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801cd2e:	7ffb      	ldrb	r3, [r7, #31]
 801cd30:	01db      	lsls	r3, r3, #7
 801cd32:	b25a      	sxtb	r2, r3
 801cd34:	7ffb      	ldrb	r3, [r7, #31]
 801cd36:	019b      	lsls	r3, r3, #6
 801cd38:	b25b      	sxtb	r3, r3
 801cd3a:	4313      	orrs	r3, r2
 801cd3c:	b25b      	sxtb	r3, r3
 801cd3e:	7ffa      	ldrb	r2, [r7, #31]
 801cd40:	2a00      	cmp	r2, #0
 801cd42:	d101      	bne.n	801cd48 <payload_integration+0x106>
 801cd44:	2220      	movs	r2, #32
 801cd46:	e000      	b.n	801cd4a <payload_integration+0x108>
 801cd48:	2200      	movs	r2, #0
 801cd4a:	4313      	orrs	r3, r2
 801cd4c:	b259      	sxtb	r1, r3
 801cd4e:	79fb      	ldrb	r3, [r7, #7]
 801cd50:	68fa      	ldr	r2, [r7, #12]
 801cd52:	4413      	add	r3, r2
 801cd54:	b2ca      	uxtb	r2, r1
 801cd56:	701a      	strb	r2, [r3, #0]
}
 801cd58:	bf00      	nop
 801cd5a:	3724      	adds	r7, #36	; 0x24
 801cd5c:	46bd      	mov	sp, r7
 801cd5e:	bc80      	pop	{r7}
 801cd60:	4770      	bx	lr
	...

0801cd64 <RadioSetRxGenericConfig>:

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 801cd64:	b580      	push	{r7, lr}
 801cd66:	b08c      	sub	sp, #48	; 0x30
 801cd68:	af00      	add	r7, sp, #0
 801cd6a:	60b9      	str	r1, [r7, #8]
 801cd6c:	607a      	str	r2, [r7, #4]
 801cd6e:	603b      	str	r3, [r7, #0]
 801cd70:	4603      	mov	r3, r0
 801cd72:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801cd74:	2300      	movs	r3, #0
 801cd76:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t syncword[8] = {0};
 801cd78:	2300      	movs	r3, #0
 801cd7a:	61fb      	str	r3, [r7, #28]
 801cd7c:	2300      	movs	r3, #0
 801cd7e:	623b      	str	r3, [r7, #32]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801cd80:	f001 fcd5 	bl	801e72e <RFW_DeInit>

    if( rxContinuous != 0 )
 801cd84:	687b      	ldr	r3, [r7, #4]
 801cd86:	2b00      	cmp	r3, #0
 801cd88:	d001      	beq.n	801cd8e <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801cd8a:	2300      	movs	r3, #0
 801cd8c:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801cd8e:	687b      	ldr	r3, [r7, #4]
 801cd90:	2b00      	cmp	r3, #0
 801cd92:	bf14      	ite	ne
 801cd94:	2301      	movne	r3, #1
 801cd96:	2300      	moveq	r3, #0
 801cd98:	b2da      	uxtb	r2, r3
 801cd9a:	4b9f      	ldr	r3, [pc, #636]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cd9c:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801cd9e:	7bfb      	ldrb	r3, [r7, #15]
 801cda0:	2b00      	cmp	r3, #0
 801cda2:	d003      	beq.n	801cdac <RadioSetRxGenericConfig+0x48>
 801cda4:	2b01      	cmp	r3, #1
 801cda6:	f000 80e8 	beq.w	801cf7a <RadioSetRxGenericConfig+0x216>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801cdaa:	e1a0      	b.n	801d0ee <RadioSetRxGenericConfig+0x38a>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801cdac:	68bb      	ldr	r3, [r7, #8]
 801cdae:	68db      	ldr	r3, [r3, #12]
 801cdb0:	2b00      	cmp	r3, #0
 801cdb2:	d003      	beq.n	801cdbc <RadioSetRxGenericConfig+0x58>
 801cdb4:	68bb      	ldr	r3, [r7, #8]
 801cdb6:	691b      	ldr	r3, [r3, #16]
 801cdb8:	2b00      	cmp	r3, #0
 801cdba:	d102      	bne.n	801cdc2 <RadioSetRxGenericConfig+0x5e>
            return -1;
 801cdbc:	f04f 33ff 	mov.w	r3, #4294967295
 801cdc0:	e196      	b.n	801d0f0 <RadioSetRxGenericConfig+0x38c>
        if( config->fsk.SyncWordLength > 8 )
 801cdc2:	68bb      	ldr	r3, [r7, #8]
 801cdc4:	7d5b      	ldrb	r3, [r3, #21]
 801cdc6:	2b08      	cmp	r3, #8
 801cdc8:	d902      	bls.n	801cdd0 <RadioSetRxGenericConfig+0x6c>
            return -1;
 801cdca:	f04f 33ff 	mov.w	r3, #4294967295
 801cdce:	e18f      	b.n	801d0f0 <RadioSetRxGenericConfig+0x38c>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801cdd0:	2300      	movs	r3, #0
 801cdd2:	62bb      	str	r3, [r7, #40]	; 0x28
 801cdd4:	e00d      	b.n	801cdf2 <RadioSetRxGenericConfig+0x8e>
                syncword[i] = config->fsk.SyncWord[i];
 801cdd6:	68bb      	ldr	r3, [r7, #8]
 801cdd8:	699a      	ldr	r2, [r3, #24]
 801cdda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cddc:	4413      	add	r3, r2
 801cdde:	7819      	ldrb	r1, [r3, #0]
 801cde0:	f107 021c 	add.w	r2, r7, #28
 801cde4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cde6:	4413      	add	r3, r2
 801cde8:	460a      	mov	r2, r1
 801cdea:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801cdec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cdee:	3301      	adds	r3, #1
 801cdf0:	62bb      	str	r3, [r7, #40]	; 0x28
 801cdf2:	68bb      	ldr	r3, [r7, #8]
 801cdf4:	7d5b      	ldrb	r3, [r3, #21]
 801cdf6:	461a      	mov	r2, r3
 801cdf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cdfa:	4293      	cmp	r3, r2
 801cdfc:	dbeb      	blt.n	801cdd6 <RadioSetRxGenericConfig+0x72>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801cdfe:	68bb      	ldr	r3, [r7, #8]
 801ce00:	681b      	ldr	r3, [r3, #0]
 801ce02:	2b00      	cmp	r3, #0
 801ce04:	bf14      	ite	ne
 801ce06:	2301      	movne	r3, #1
 801ce08:	2300      	moveq	r3, #0
 801ce0a:	b2db      	uxtb	r3, r3
 801ce0c:	4618      	mov	r0, r3
 801ce0e:	f000 fd6b 	bl	801d8e8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ce12:	4b81      	ldr	r3, [pc, #516]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce14:	2200      	movs	r2, #0
 801ce16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801ce1a:	68bb      	ldr	r3, [r7, #8]
 801ce1c:	68db      	ldr	r3, [r3, #12]
 801ce1e:	4a7e      	ldr	r2, [pc, #504]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce20:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801ce22:	68bb      	ldr	r3, [r7, #8]
 801ce24:	791a      	ldrb	r2, [r3, #4]
 801ce26:	4b7c      	ldr	r3, [pc, #496]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801ce2c:	68bb      	ldr	r3, [r7, #8]
 801ce2e:	689b      	ldr	r3, [r3, #8]
 801ce30:	4618      	mov	r0, r3
 801ce32:	f001 fbaf 	bl	801e594 <SUBGRF_GetFskBandwidthRegValue>
 801ce36:	4603      	mov	r3, r0
 801ce38:	461a      	mov	r2, r3
 801ce3a:	4b77      	ldr	r3, [pc, #476]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ce40:	4b75      	ldr	r3, [pc, #468]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce42:	2200      	movs	r2, #0
 801ce44:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801ce46:	68bb      	ldr	r3, [r7, #8]
 801ce48:	691b      	ldr	r3, [r3, #16]
 801ce4a:	b29b      	uxth	r3, r3
 801ce4c:	00db      	lsls	r3, r3, #3
 801ce4e:	b29a      	uxth	r2, r3
 801ce50:	4b71      	ldr	r3, [pc, #452]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce52:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801ce54:	68bb      	ldr	r3, [r7, #8]
 801ce56:	7d1a      	ldrb	r2, [r3, #20]
 801ce58:	4b6f      	ldr	r3, [pc, #444]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce5a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801ce5c:	68bb      	ldr	r3, [r7, #8]
 801ce5e:	7d5b      	ldrb	r3, [r3, #21]
 801ce60:	00db      	lsls	r3, r3, #3
 801ce62:	b2da      	uxtb	r2, r3
 801ce64:	4b6c      	ldr	r3, [pc, #432]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce66:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801ce68:	68bb      	ldr	r3, [r7, #8]
 801ce6a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801ce6e:	4b6a      	ldr	r3, [pc, #424]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce70:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801ce72:	68bb      	ldr	r3, [r7, #8]
 801ce74:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801ce78:	2b00      	cmp	r3, #0
 801ce7a:	d105      	bne.n	801ce88 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801ce7c:	68bb      	ldr	r3, [r7, #8]
 801ce7e:	69db      	ldr	r3, [r3, #28]
 801ce80:	b2da      	uxtb	r2, r3
 801ce82:	4b65      	ldr	r3, [pc, #404]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce84:	759a      	strb	r2, [r3, #22]
 801ce86:	e00b      	b.n	801cea0 <RadioSetRxGenericConfig+0x13c>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801ce88:	68bb      	ldr	r3, [r7, #8]
 801ce8a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801ce8e:	2b02      	cmp	r3, #2
 801ce90:	d103      	bne.n	801ce9a <RadioSetRxGenericConfig+0x136>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801ce92:	4b61      	ldr	r3, [pc, #388]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce94:	22ff      	movs	r2, #255	; 0xff
 801ce96:	759a      	strb	r2, [r3, #22]
 801ce98:	e002      	b.n	801cea0 <RadioSetRxGenericConfig+0x13c>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801ce9a:	4b5f      	ldr	r3, [pc, #380]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801ce9c:	22ff      	movs	r2, #255	; 0xff
 801ce9e:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801cea0:	68bb      	ldr	r3, [r7, #8]
 801cea2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 801cea6:	2b02      	cmp	r3, #2
 801cea8:	d004      	beq.n	801ceb4 <RadioSetRxGenericConfig+0x150>
 801ceaa:	68bb      	ldr	r3, [r7, #8]
 801ceac:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801ceb0:	2b02      	cmp	r3, #2
 801ceb2:	d12d      	bne.n	801cf10 <RadioSetRxGenericConfig+0x1ac>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801ceb4:	68bb      	ldr	r3, [r7, #8]
 801ceb6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801ceba:	2bf1      	cmp	r3, #241	; 0xf1
 801cebc:	d00c      	beq.n	801ced8 <RadioSetRxGenericConfig+0x174>
 801cebe:	68bb      	ldr	r3, [r7, #8]
 801cec0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801cec4:	2bf2      	cmp	r3, #242	; 0xf2
 801cec6:	d007      	beq.n	801ced8 <RadioSetRxGenericConfig+0x174>
 801cec8:	68bb      	ldr	r3, [r7, #8]
 801ceca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801cece:	2b01      	cmp	r3, #1
 801ced0:	d002      	beq.n	801ced8 <RadioSetRxGenericConfig+0x174>
            return -1;
 801ced2:	f04f 33ff 	mov.w	r3, #4294967295
 801ced6:	e10b      	b.n	801d0f0 <RadioSetRxGenericConfig+0x38c>
          ConfigGeneric.rtx = CONFIG_RX;
 801ced8:	2300      	movs	r3, #0
 801ceda:	763b      	strb	r3, [r7, #24]
          ConfigGeneric.RxConfig = config;
 801cedc:	68bb      	ldr	r3, [r7, #8]
 801cede:	617b      	str	r3, [r7, #20]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801cee0:	4b4e      	ldr	r3, [pc, #312]	; (801d01c <RadioSetRxGenericConfig+0x2b8>)
 801cee2:	6819      	ldr	r1, [r3, #0]
 801cee4:	f107 0310 	add.w	r3, r7, #16
 801cee8:	4a4d      	ldr	r2, [pc, #308]	; (801d020 <RadioSetRxGenericConfig+0x2bc>)
 801ceea:	4618      	mov	r0, r3
 801ceec:	f001 fc12 	bl	801e714 <RFW_Init>
 801cef0:	4603      	mov	r3, r0
 801cef2:	2b00      	cmp	r3, #0
 801cef4:	d002      	beq.n	801cefc <RadioSetRxGenericConfig+0x198>
            return -1;
 801cef6:	f04f 33ff 	mov.w	r3, #4294967295
 801cefa:	e0f9      	b.n	801d0f0 <RadioSetRxGenericConfig+0x38c>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801cefc:	4b46      	ldr	r3, [pc, #280]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cefe:	2200      	movs	r2, #0
 801cf00:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801cf02:	4b45      	ldr	r3, [pc, #276]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cf04:	2201      	movs	r2, #1
 801cf06:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801cf08:	4b43      	ldr	r3, [pc, #268]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cf0a:	2200      	movs	r2, #0
 801cf0c:	755a      	strb	r2, [r3, #21]
        {
 801cf0e:	e00e      	b.n	801cf2e <RadioSetRxGenericConfig+0x1ca>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801cf10:	68bb      	ldr	r3, [r7, #8]
 801cf12:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801cf16:	4b40      	ldr	r3, [pc, #256]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cf18:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801cf1a:	68bb      	ldr	r3, [r7, #8]
 801cf1c:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801cf20:	4b3d      	ldr	r3, [pc, #244]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cf22:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801cf24:	68bb      	ldr	r3, [r7, #8]
 801cf26:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801cf2a:	4b3b      	ldr	r3, [pc, #236]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cf2c:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801cf2e:	f7ff fa8e 	bl	801c44e <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801cf32:	2000      	movs	r0, #0
 801cf34:	f7fe fc20 	bl	801b778 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cf38:	483a      	ldr	r0, [pc, #232]	; (801d024 <RadioSetRxGenericConfig+0x2c0>)
 801cf3a:	f000 ff07 	bl	801dd4c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cf3e:	483a      	ldr	r0, [pc, #232]	; (801d028 <RadioSetRxGenericConfig+0x2c4>)
 801cf40:	f000 ffd6 	bl	801def0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801cf44:	f107 031c 	add.w	r3, r7, #28
 801cf48:	4618      	mov	r0, r3
 801cf4a:	f000 fb06 	bl	801d55a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801cf4e:	68bb      	ldr	r3, [r7, #8]
 801cf50:	8c1b      	ldrh	r3, [r3, #32]
 801cf52:	4618      	mov	r0, r3
 801cf54:	f000 fb50 	bl	801d5f8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801cf58:	68bb      	ldr	r3, [r7, #8]
 801cf5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801cf5c:	4618      	mov	r0, r3
 801cf5e:	f000 fb2b 	bl	801d5b8 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801cf62:	683b      	ldr	r3, [r7, #0]
 801cf64:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801cf68:	fb03 f202 	mul.w	r2, r3, r2
 801cf6c:	68bb      	ldr	r3, [r7, #8]
 801cf6e:	68db      	ldr	r3, [r3, #12]
 801cf70:	fbb2 f3f3 	udiv	r3, r2, r3
 801cf74:	4a28      	ldr	r2, [pc, #160]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cf76:	6093      	str	r3, [r2, #8]
        break;
 801cf78:	e0b9      	b.n	801d0ee <RadioSetRxGenericConfig+0x38a>
        if( config->lora.PreambleLen == 0 )
 801cf7a:	68bb      	ldr	r3, [r7, #8]
 801cf7c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801cf7e:	2b00      	cmp	r3, #0
 801cf80:	d102      	bne.n	801cf88 <RadioSetRxGenericConfig+0x224>
            return -1;
 801cf82:	f04f 33ff 	mov.w	r3, #4294967295
 801cf86:	e0b3      	b.n	801d0f0 <RadioSetRxGenericConfig+0x38c>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801cf88:	68bb      	ldr	r3, [r7, #8]
 801cf8a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801cf8e:	2b01      	cmp	r3, #1
 801cf90:	d104      	bne.n	801cf9c <RadioSetRxGenericConfig+0x238>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 801cf92:	68bb      	ldr	r3, [r7, #8]
 801cf94:	69db      	ldr	r3, [r3, #28]
 801cf96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801cf9a:	e002      	b.n	801cfa2 <RadioSetRxGenericConfig+0x23e>
            MaxPayloadLength = 0xFF;
 801cf9c:	23ff      	movs	r3, #255	; 0xff
 801cf9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801cfa2:	68bb      	ldr	r3, [r7, #8]
 801cfa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801cfa6:	2b00      	cmp	r3, #0
 801cfa8:	bf14      	ite	ne
 801cfaa:	2301      	movne	r3, #1
 801cfac:	2300      	moveq	r3, #0
 801cfae:	b2db      	uxtb	r3, r3
 801cfb0:	4618      	mov	r0, r3
 801cfb2:	f000 fc99 	bl	801d8e8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801cfb6:	683b      	ldr	r3, [r7, #0]
 801cfb8:	b2db      	uxtb	r3, r3
 801cfba:	4618      	mov	r0, r3
 801cfbc:	f000 fca3 	bl	801d906 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801cfc0:	4b15      	ldr	r3, [pc, #84]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cfc2:	2201      	movs	r2, #1
 801cfc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801cfc8:	68bb      	ldr	r3, [r7, #8]
 801cfca:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801cfce:	4b12      	ldr	r3, [pc, #72]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cfd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801cfd4:	68bb      	ldr	r3, [r7, #8]
 801cfd6:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801cfda:	4b0f      	ldr	r3, [pc, #60]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cfdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801cfe0:	68bb      	ldr	r3, [r7, #8]
 801cfe2:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801cfe6:	4b0c      	ldr	r3, [pc, #48]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801cfe8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801cfec:	68bb      	ldr	r3, [r7, #8]
 801cfee:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801cff2:	2b02      	cmp	r3, #2
 801cff4:	d01a      	beq.n	801d02c <RadioSetRxGenericConfig+0x2c8>
 801cff6:	2b02      	cmp	r3, #2
 801cff8:	dc2c      	bgt.n	801d054 <RadioSetRxGenericConfig+0x2f0>
 801cffa:	2b00      	cmp	r3, #0
 801cffc:	d002      	beq.n	801d004 <RadioSetRxGenericConfig+0x2a0>
 801cffe:	2b01      	cmp	r3, #1
 801d000:	d005      	beq.n	801d00e <RadioSetRxGenericConfig+0x2aa>
            break;
 801d002:	e027      	b.n	801d054 <RadioSetRxGenericConfig+0x2f0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d004:	4b04      	ldr	r3, [pc, #16]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801d006:	2200      	movs	r2, #0
 801d008:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d00c:	e023      	b.n	801d056 <RadioSetRxGenericConfig+0x2f2>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d00e:	4b02      	ldr	r3, [pc, #8]	; (801d018 <RadioSetRxGenericConfig+0x2b4>)
 801d010:	2201      	movs	r2, #1
 801d012:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d016:	e01e      	b.n	801d056 <RadioSetRxGenericConfig+0x2f2>
 801d018:	20004158 	.word	0x20004158
 801d01c:	20004154 	.word	0x20004154
 801d020:	200041c8 	.word	0x200041c8
 801d024:	20004190 	.word	0x20004190
 801d028:	20004166 	.word	0x20004166
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801d02c:	68bb      	ldr	r3, [r7, #8]
 801d02e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d032:	2b0b      	cmp	r3, #11
 801d034:	d004      	beq.n	801d040 <RadioSetRxGenericConfig+0x2dc>
 801d036:	68bb      	ldr	r3, [r7, #8]
 801d038:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d03c:	2b0c      	cmp	r3, #12
 801d03e:	d104      	bne.n	801d04a <RadioSetRxGenericConfig+0x2e6>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d040:	4b2d      	ldr	r3, [pc, #180]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d042:	2201      	movs	r2, #1
 801d044:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d048:	e005      	b.n	801d056 <RadioSetRxGenericConfig+0x2f2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d04a:	4b2b      	ldr	r3, [pc, #172]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d04c:	2200      	movs	r2, #0
 801d04e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d052:	e000      	b.n	801d056 <RadioSetRxGenericConfig+0x2f2>
            break;
 801d054:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d056:	4b28      	ldr	r3, [pc, #160]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d058:	2201      	movs	r2, #1
 801d05a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801d05c:	68bb      	ldr	r3, [r7, #8]
 801d05e:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801d060:	4b25      	ldr	r3, [pc, #148]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d062:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801d064:	68bb      	ldr	r3, [r7, #8]
 801d066:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801d06a:	4b23      	ldr	r3, [pc, #140]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d06c:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801d06e:	4a22      	ldr	r2, [pc, #136]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d070:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801d074:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801d076:	68bb      	ldr	r3, [r7, #8]
 801d078:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801d07c:	4b1e      	ldr	r3, [pc, #120]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d07e:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801d082:	68bb      	ldr	r3, [r7, #8]
 801d084:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 801d088:	4b1b      	ldr	r3, [pc, #108]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d08a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 801d08e:	f7ff f9de 	bl	801c44e <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801d092:	2001      	movs	r0, #1
 801d094:	f7fe fb70 	bl	801b778 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d098:	4818      	ldr	r0, [pc, #96]	; (801d0fc <RadioSetRxGenericConfig+0x398>)
 801d09a:	f000 fe57 	bl	801dd4c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d09e:	4818      	ldr	r0, [pc, #96]	; (801d100 <RadioSetRxGenericConfig+0x39c>)
 801d0a0:	f000 ff26 	bl	801def0 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801d0a4:	4b14      	ldr	r3, [pc, #80]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d0a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d0aa:	2b01      	cmp	r3, #1
 801d0ac:	d10d      	bne.n	801d0ca <RadioSetRxGenericConfig+0x366>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801d0ae:	f240 7036 	movw	r0, #1846	; 0x736
 801d0b2:	f001 f879 	bl	801e1a8 <SUBGRF_ReadRegister>
 801d0b6:	4603      	mov	r3, r0
 801d0b8:	f023 0304 	bic.w	r3, r3, #4
 801d0bc:	b2db      	uxtb	r3, r3
 801d0be:	4619      	mov	r1, r3
 801d0c0:	f240 7036 	movw	r0, #1846	; 0x736
 801d0c4:	f001 f85c 	bl	801e180 <SUBGRF_WriteRegister>
 801d0c8:	e00c      	b.n	801d0e4 <RadioSetRxGenericConfig+0x380>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801d0ca:	f240 7036 	movw	r0, #1846	; 0x736
 801d0ce:	f001 f86b 	bl	801e1a8 <SUBGRF_ReadRegister>
 801d0d2:	4603      	mov	r3, r0
 801d0d4:	f043 0304 	orr.w	r3, r3, #4
 801d0d8:	b2db      	uxtb	r3, r3
 801d0da:	4619      	mov	r1, r3
 801d0dc:	f240 7036 	movw	r0, #1846	; 0x736
 801d0e0:	f001 f84e 	bl	801e180 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801d0e4:	4b04      	ldr	r3, [pc, #16]	; (801d0f8 <RadioSetRxGenericConfig+0x394>)
 801d0e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801d0ea:	609a      	str	r2, [r3, #8]
        break;
 801d0ec:	bf00      	nop
    }
    return status;
 801d0ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801d0f0:	4618      	mov	r0, r3
 801d0f2:	3730      	adds	r7, #48	; 0x30
 801d0f4:	46bd      	mov	sp, r7
 801d0f6:	bd80      	pop	{r7, pc}
 801d0f8:	20004158 	.word	0x20004158
 801d0fc:	20004190 	.word	0x20004190
 801d100:	20004166 	.word	0x20004166

0801d104 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801d104:	b580      	push	{r7, lr}
 801d106:	b08a      	sub	sp, #40	; 0x28
 801d108:	af00      	add	r7, sp, #0
 801d10a:	60b9      	str	r1, [r7, #8]
 801d10c:	607b      	str	r3, [r7, #4]
 801d10e:	4603      	mov	r3, r0
 801d110:	73fb      	strb	r3, [r7, #15]
 801d112:	4613      	mov	r3, r2
 801d114:	73bb      	strb	r3, [r7, #14]
    uint8_t syncword[8] = {0};
 801d116:	2300      	movs	r3, #0
 801d118:	61fb      	str	r3, [r7, #28]
 801d11a:	2300      	movs	r3, #0
 801d11c:	623b      	str	r3, [r7, #32]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801d11e:	f001 fb06 	bl	801e72e <RFW_DeInit>
    switch( modem )
 801d122:	7bfb      	ldrb	r3, [r7, #15]
 801d124:	2b02      	cmp	r3, #2
 801d126:	f000 8144 	beq.w	801d3b2 <RadioSetTxGenericConfig+0x2ae>
 801d12a:	2b02      	cmp	r3, #2
 801d12c:	f300 8160 	bgt.w	801d3f0 <RadioSetTxGenericConfig+0x2ec>
 801d130:	2b00      	cmp	r3, #0
 801d132:	d003      	beq.n	801d13c <RadioSetTxGenericConfig+0x38>
 801d134:	2b01      	cmp	r3, #1
 801d136:	f000 80b7 	beq.w	801d2a8 <RadioSetTxGenericConfig+0x1a4>
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
        break;
    default:
        break;
 801d13a:	e159      	b.n	801d3f0 <RadioSetTxGenericConfig+0x2ec>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801d13c:	68bb      	ldr	r3, [r7, #8]
 801d13e:	689b      	ldr	r3, [r3, #8]
 801d140:	2b00      	cmp	r3, #0
 801d142:	d003      	beq.n	801d14c <RadioSetTxGenericConfig+0x48>
 801d144:	68bb      	ldr	r3, [r7, #8]
 801d146:	691b      	ldr	r3, [r3, #16]
 801d148:	2b00      	cmp	r3, #0
 801d14a:	d102      	bne.n	801d152 <RadioSetTxGenericConfig+0x4e>
            return -1;
 801d14c:	f04f 33ff 	mov.w	r3, #4294967295
 801d150:	e163      	b.n	801d41a <RadioSetTxGenericConfig+0x316>
        if( config->fsk.SyncWordLength > 8 )
 801d152:	68bb      	ldr	r3, [r7, #8]
 801d154:	7d1b      	ldrb	r3, [r3, #20]
 801d156:	2b08      	cmp	r3, #8
 801d158:	d902      	bls.n	801d160 <RadioSetTxGenericConfig+0x5c>
            return -1;
 801d15a:	f04f 33ff 	mov.w	r3, #4294967295
 801d15e:	e15c      	b.n	801d41a <RadioSetTxGenericConfig+0x316>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801d160:	2300      	movs	r3, #0
 801d162:	627b      	str	r3, [r7, #36]	; 0x24
 801d164:	e00d      	b.n	801d182 <RadioSetTxGenericConfig+0x7e>
                syncword[i] = config->fsk.SyncWord[i];
 801d166:	68bb      	ldr	r3, [r7, #8]
 801d168:	699a      	ldr	r2, [r3, #24]
 801d16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d16c:	4413      	add	r3, r2
 801d16e:	7819      	ldrb	r1, [r3, #0]
 801d170:	f107 021c 	add.w	r2, r7, #28
 801d174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d176:	4413      	add	r3, r2
 801d178:	460a      	mov	r2, r1
 801d17a:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801d17c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d17e:	3301      	adds	r3, #1
 801d180:	627b      	str	r3, [r7, #36]	; 0x24
 801d182:	68bb      	ldr	r3, [r7, #8]
 801d184:	7d1b      	ldrb	r3, [r3, #20]
 801d186:	461a      	mov	r2, r3
 801d188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d18a:	4293      	cmp	r3, r2
 801d18c:	dbeb      	blt.n	801d166 <RadioSetTxGenericConfig+0x62>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d18e:	4ba5      	ldr	r3, [pc, #660]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d190:	2200      	movs	r2, #0
 801d192:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801d196:	68bb      	ldr	r3, [r7, #8]
 801d198:	689b      	ldr	r3, [r3, #8]
 801d19a:	4aa2      	ldr	r2, [pc, #648]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d19c:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801d19e:	68bb      	ldr	r3, [r7, #8]
 801d1a0:	781a      	ldrb	r2, [r3, #0]
 801d1a2:	4ba0      	ldr	r3, [pc, #640]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801d1a8:	68bb      	ldr	r3, [r7, #8]
 801d1aa:	685b      	ldr	r3, [r3, #4]
 801d1ac:	4618      	mov	r0, r3
 801d1ae:	f001 f9f1 	bl	801e594 <SUBGRF_GetFskBandwidthRegValue>
 801d1b2:	4603      	mov	r3, r0
 801d1b4:	461a      	mov	r2, r3
 801d1b6:	4b9b      	ldr	r3, [pc, #620]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801d1bc:	68bb      	ldr	r3, [r7, #8]
 801d1be:	68db      	ldr	r3, [r3, #12]
 801d1c0:	4a98      	ldr	r2, [pc, #608]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1c2:	6413      	str	r3, [r2, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d1c4:	4b97      	ldr	r3, [pc, #604]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1c6:	2200      	movs	r2, #0
 801d1c8:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801d1ca:	68bb      	ldr	r3, [r7, #8]
 801d1cc:	691b      	ldr	r3, [r3, #16]
 801d1ce:	b29b      	uxth	r3, r3
 801d1d0:	00db      	lsls	r3, r3, #3
 801d1d2:	b29a      	uxth	r2, r3
 801d1d4:	4b93      	ldr	r3, [pc, #588]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1d6:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801d1d8:	4b92      	ldr	r3, [pc, #584]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1da:	2204      	movs	r2, #4
 801d1dc:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801d1de:	68bb      	ldr	r3, [r7, #8]
 801d1e0:	7d1b      	ldrb	r3, [r3, #20]
 801d1e2:	00db      	lsls	r3, r3, #3
 801d1e4:	b2da      	uxtb	r2, r3
 801d1e6:	4b8f      	ldr	r3, [pc, #572]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1e8:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801d1ea:	4b8e      	ldr	r3, [pc, #568]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d1ec:	2200      	movs	r2, #0
 801d1ee:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801d1f0:	68bb      	ldr	r3, [r7, #8]
 801d1f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801d1f6:	2b02      	cmp	r3, #2
 801d1f8:	d003      	beq.n	801d202 <RadioSetTxGenericConfig+0xfe>
 801d1fa:	68bb      	ldr	r3, [r7, #8]
 801d1fc:	7f9b      	ldrb	r3, [r3, #30]
 801d1fe:	2b02      	cmp	r3, #2
 801d200:	d12a      	bne.n	801d258 <RadioSetTxGenericConfig+0x154>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801d202:	68bb      	ldr	r3, [r7, #8]
 801d204:	7fdb      	ldrb	r3, [r3, #31]
 801d206:	2bf1      	cmp	r3, #241	; 0xf1
 801d208:	d00a      	beq.n	801d220 <RadioSetTxGenericConfig+0x11c>
 801d20a:	68bb      	ldr	r3, [r7, #8]
 801d20c:	7fdb      	ldrb	r3, [r3, #31]
 801d20e:	2bf2      	cmp	r3, #242	; 0xf2
 801d210:	d006      	beq.n	801d220 <RadioSetTxGenericConfig+0x11c>
 801d212:	68bb      	ldr	r3, [r7, #8]
 801d214:	7fdb      	ldrb	r3, [r3, #31]
 801d216:	2b01      	cmp	r3, #1
 801d218:	d002      	beq.n	801d220 <RadioSetTxGenericConfig+0x11c>
                return -1;
 801d21a:	f04f 33ff 	mov.w	r3, #4294967295
 801d21e:	e0fc      	b.n	801d41a <RadioSetTxGenericConfig+0x316>
            ConfigGeneric.rtx = CONFIG_TX;
 801d220:	2301      	movs	r3, #1
 801d222:	763b      	strb	r3, [r7, #24]
            ConfigGeneric.TxConfig = config;
 801d224:	68bb      	ldr	r3, [r7, #8]
 801d226:	613b      	str	r3, [r7, #16]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801d228:	4b7f      	ldr	r3, [pc, #508]	; (801d428 <RadioSetTxGenericConfig+0x324>)
 801d22a:	6819      	ldr	r1, [r3, #0]
 801d22c:	f107 0310 	add.w	r3, r7, #16
 801d230:	4a7e      	ldr	r2, [pc, #504]	; (801d42c <RadioSetTxGenericConfig+0x328>)
 801d232:	4618      	mov	r0, r3
 801d234:	f001 fa6e 	bl	801e714 <RFW_Init>
 801d238:	4603      	mov	r3, r0
 801d23a:	2b00      	cmp	r3, #0
 801d23c:	d002      	beq.n	801d244 <RadioSetTxGenericConfig+0x140>
              return -1;
 801d23e:	f04f 33ff 	mov.w	r3, #4294967295
 801d242:	e0ea      	b.n	801d41a <RadioSetTxGenericConfig+0x316>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801d244:	4b77      	ldr	r3, [pc, #476]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d246:	2200      	movs	r2, #0
 801d248:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 801d24a:	4b76      	ldr	r3, [pc, #472]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d24c:	2201      	movs	r2, #1
 801d24e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801d250:	4b74      	ldr	r3, [pc, #464]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d252:	2200      	movs	r2, #0
 801d254:	755a      	strb	r2, [r3, #21]
        {
 801d256:	e00c      	b.n	801d272 <RadioSetTxGenericConfig+0x16e>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801d258:	68bb      	ldr	r3, [r7, #8]
 801d25a:	7fda      	ldrb	r2, [r3, #31]
 801d25c:	4b71      	ldr	r3, [pc, #452]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d25e:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801d260:	68bb      	ldr	r3, [r7, #8]
 801d262:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801d266:	4b6f      	ldr	r3, [pc, #444]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d268:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801d26a:	68bb      	ldr	r3, [r7, #8]
 801d26c:	7f9a      	ldrb	r2, [r3, #30]
 801d26e:	4b6d      	ldr	r3, [pc, #436]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d270:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801d272:	f7ff f8ec 	bl	801c44e <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801d276:	2000      	movs	r0, #0
 801d278:	f7fe fa7e 	bl	801b778 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d27c:	486c      	ldr	r0, [pc, #432]	; (801d430 <RadioSetTxGenericConfig+0x32c>)
 801d27e:	f000 fd65 	bl	801dd4c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d282:	486c      	ldr	r0, [pc, #432]	; (801d434 <RadioSetTxGenericConfig+0x330>)
 801d284:	f000 fe34 	bl	801def0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801d288:	f107 031c 	add.w	r3, r7, #28
 801d28c:	4618      	mov	r0, r3
 801d28e:	f000 f964 	bl	801d55a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801d292:	68bb      	ldr	r3, [r7, #8]
 801d294:	8b9b      	ldrh	r3, [r3, #28]
 801d296:	4618      	mov	r0, r3
 801d298:	f000 f9ae 	bl	801d5f8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801d29c:	68bb      	ldr	r3, [r7, #8]
 801d29e:	8c1b      	ldrh	r3, [r3, #32]
 801d2a0:	4618      	mov	r0, r3
 801d2a2:	f000 f989 	bl	801d5b8 <SUBGRF_SetCrcPolynomial>
        break;
 801d2a6:	e0a4      	b.n	801d3f2 <RadioSetTxGenericConfig+0x2ee>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d2a8:	4b5e      	ldr	r3, [pc, #376]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d2aa:	2201      	movs	r2, #1
 801d2ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801d2b0:	68bb      	ldr	r3, [r7, #8]
 801d2b2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801d2b6:	4b5b      	ldr	r3, [pc, #364]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d2b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801d2bc:	68bb      	ldr	r3, [r7, #8]
 801d2be:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 801d2c2:	4b58      	ldr	r3, [pc, #352]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d2c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801d2c8:	68bb      	ldr	r3, [r7, #8]
 801d2ca:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801d2ce:	4b55      	ldr	r3, [pc, #340]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d2d0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801d2d4:	68bb      	ldr	r3, [r7, #8]
 801d2d6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801d2da:	2b02      	cmp	r3, #2
 801d2dc:	d010      	beq.n	801d300 <RadioSetTxGenericConfig+0x1fc>
 801d2de:	2b02      	cmp	r3, #2
 801d2e0:	dc22      	bgt.n	801d328 <RadioSetTxGenericConfig+0x224>
 801d2e2:	2b00      	cmp	r3, #0
 801d2e4:	d002      	beq.n	801d2ec <RadioSetTxGenericConfig+0x1e8>
 801d2e6:	2b01      	cmp	r3, #1
 801d2e8:	d005      	beq.n	801d2f6 <RadioSetTxGenericConfig+0x1f2>
            break;
 801d2ea:	e01d      	b.n	801d328 <RadioSetTxGenericConfig+0x224>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d2ec:	4b4d      	ldr	r3, [pc, #308]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d2ee:	2200      	movs	r2, #0
 801d2f0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d2f4:	e019      	b.n	801d32a <RadioSetTxGenericConfig+0x226>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d2f6:	4b4b      	ldr	r3, [pc, #300]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d2f8:	2201      	movs	r2, #1
 801d2fa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d2fe:	e014      	b.n	801d32a <RadioSetTxGenericConfig+0x226>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801d300:	68bb      	ldr	r3, [r7, #8]
 801d302:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801d306:	2b0b      	cmp	r3, #11
 801d308:	d004      	beq.n	801d314 <RadioSetTxGenericConfig+0x210>
 801d30a:	68bb      	ldr	r3, [r7, #8]
 801d30c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801d310:	2b0c      	cmp	r3, #12
 801d312:	d104      	bne.n	801d31e <RadioSetTxGenericConfig+0x21a>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d314:	4b43      	ldr	r3, [pc, #268]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d316:	2201      	movs	r2, #1
 801d318:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d31c:	e005      	b.n	801d32a <RadioSetTxGenericConfig+0x226>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d31e:	4b41      	ldr	r3, [pc, #260]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d320:	2200      	movs	r2, #0
 801d322:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d326:	e000      	b.n	801d32a <RadioSetTxGenericConfig+0x226>
            break;
 801d328:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d32a:	4b3e      	ldr	r3, [pc, #248]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d32c:	2201      	movs	r2, #1
 801d32e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801d330:	68bb      	ldr	r3, [r7, #8]
 801d332:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 801d334:	4b3b      	ldr	r3, [pc, #236]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d336:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801d338:	68bb      	ldr	r3, [r7, #8]
 801d33a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 801d33e:	4b39      	ldr	r3, [pc, #228]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d340:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801d342:	68bb      	ldr	r3, [r7, #8]
 801d344:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 801d348:	4b36      	ldr	r3, [pc, #216]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d34a:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801d34e:	68bb      	ldr	r3, [r7, #8]
 801d350:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801d354:	4b33      	ldr	r3, [pc, #204]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d356:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 801d35a:	f7ff f878 	bl	801c44e <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801d35e:	2001      	movs	r0, #1
 801d360:	f7fe fa0a 	bl	801b778 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d364:	4832      	ldr	r0, [pc, #200]	; (801d430 <RadioSetTxGenericConfig+0x32c>)
 801d366:	f000 fcf1 	bl	801dd4c <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d36a:	4832      	ldr	r0, [pc, #200]	; (801d434 <RadioSetTxGenericConfig+0x330>)
 801d36c:	f000 fdc0 	bl	801def0 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801d370:	4b2c      	ldr	r3, [pc, #176]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d372:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801d376:	2b06      	cmp	r3, #6
 801d378:	d10d      	bne.n	801d396 <RadioSetTxGenericConfig+0x292>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801d37a:	f640 0089 	movw	r0, #2185	; 0x889
 801d37e:	f000 ff13 	bl	801e1a8 <SUBGRF_ReadRegister>
 801d382:	4603      	mov	r3, r0
 801d384:	f023 0304 	bic.w	r3, r3, #4
 801d388:	b2db      	uxtb	r3, r3
 801d38a:	4619      	mov	r1, r3
 801d38c:	f640 0089 	movw	r0, #2185	; 0x889
 801d390:	f000 fef6 	bl	801e180 <SUBGRF_WriteRegister>
        break;
 801d394:	e02d      	b.n	801d3f2 <RadioSetTxGenericConfig+0x2ee>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801d396:	f640 0089 	movw	r0, #2185	; 0x889
 801d39a:	f000 ff05 	bl	801e1a8 <SUBGRF_ReadRegister>
 801d39e:	4603      	mov	r3, r0
 801d3a0:	f043 0304 	orr.w	r3, r3, #4
 801d3a4:	b2db      	uxtb	r3, r3
 801d3a6:	4619      	mov	r1, r3
 801d3a8:	f640 0089 	movw	r0, #2185	; 0x889
 801d3ac:	f000 fee8 	bl	801e180 <SUBGRF_WriteRegister>
        break;
 801d3b0:	e01f      	b.n	801d3f2 <RadioSetTxGenericConfig+0x2ee>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801d3b2:	68bb      	ldr	r3, [r7, #8]
 801d3b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d3b6:	2b00      	cmp	r3, #0
 801d3b8:	d004      	beq.n	801d3c4 <RadioSetTxGenericConfig+0x2c0>
 801d3ba:	68bb      	ldr	r3, [r7, #8]
 801d3bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d3be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801d3c2:	d902      	bls.n	801d3ca <RadioSetTxGenericConfig+0x2c6>
            return -1;
 801d3c4:	f04f 33ff 	mov.w	r3, #4294967295
 801d3c8:	e027      	b.n	801d41a <RadioSetTxGenericConfig+0x316>
        RadioSetModem( MODEM_BPSK );
 801d3ca:	2002      	movs	r0, #2
 801d3cc:	f7fe f9d4 	bl	801b778 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801d3d0:	4b14      	ldr	r3, [pc, #80]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d3d2:	2202      	movs	r2, #2
 801d3d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801d3d8:	68bb      	ldr	r3, [r7, #8]
 801d3da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d3dc:	4a11      	ldr	r2, [pc, #68]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d3de:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801d3e0:	4b10      	ldr	r3, [pc, #64]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d3e2:	2216      	movs	r2, #22
 801d3e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d3e8:	4811      	ldr	r0, [pc, #68]	; (801d430 <RadioSetTxGenericConfig+0x32c>)
 801d3ea:	f000 fcaf 	bl	801dd4c <SUBGRF_SetModulationParams>
        break;
 801d3ee:	e000      	b.n	801d3f2 <RadioSetTxGenericConfig+0x2ee>
        break;
 801d3f0:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801d3f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d3f6:	4618      	mov	r0, r3
 801d3f8:	f000 ffde 	bl	801e3b8 <SUBGRF_SetRfTxPower>
 801d3fc:	4603      	mov	r3, r0
 801d3fe:	461a      	mov	r2, r3
 801d400:	4b08      	ldr	r3, [pc, #32]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d402:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801d406:	4b07      	ldr	r3, [pc, #28]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d408:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801d40c:	4618      	mov	r0, r3
 801d40e:	f001 f9a2 	bl	801e756 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801d412:	4a04      	ldr	r2, [pc, #16]	; (801d424 <RadioSetTxGenericConfig+0x320>)
 801d414:	687b      	ldr	r3, [r7, #4]
 801d416:	6053      	str	r3, [r2, #4]
    return 0;
 801d418:	2300      	movs	r3, #0
}
 801d41a:	4618      	mov	r0, r3
 801d41c:	3728      	adds	r7, #40	; 0x28
 801d41e:	46bd      	mov	sp, r7
 801d420:	bd80      	pop	{r7, pc}
 801d422:	bf00      	nop
 801d424:	20004158 	.word	0x20004158
 801d428:	20004154 	.word	0x20004154
 801d42c:	200041b0 	.word	0x200041b0
 801d430:	20004190 	.word	0x20004190
 801d434:	20004166 	.word	0x20004166

0801d438 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801d438:	b580      	push	{r7, lr}
 801d43a:	b084      	sub	sp, #16
 801d43c:	af00      	add	r7, sp, #0
 801d43e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801d440:	687b      	ldr	r3, [r7, #4]
 801d442:	2b00      	cmp	r3, #0
 801d444:	d002      	beq.n	801d44c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801d446:	4a1a      	ldr	r2, [pc, #104]	; (801d4b0 <SUBGRF_Init+0x78>)
 801d448:	687b      	ldr	r3, [r7, #4]
 801d44a:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801d44c:	f7e4 f892 	bl	8001574 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d450:	2002      	movs	r0, #2
 801d452:	f001 f87d 	bl	801e550 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801d456:	4b17      	ldr	r3, [pc, #92]	; (801d4b4 <SUBGRF_Init+0x7c>)
 801d458:	2200      	movs	r2, #0
 801d45a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801d45c:	2000      	movs	r0, #0
 801d45e:	f000 f977 	bl	801d750 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801d462:	f7ee ff7b 	bl	800c35c <RBI_IsTCXO>
 801d466:	4603      	mov	r3, r0
 801d468:	2b01      	cmp	r3, #1
 801d46a:	d10e      	bne.n	801d48a <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801d46c:	2140      	movs	r1, #64	; 0x40
 801d46e:	2001      	movs	r0, #1
 801d470:	f000 fb78 	bl	801db64 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801d474:	2100      	movs	r1, #0
 801d476:	f640 1011 	movw	r0, #2321	; 0x911
 801d47a:	f000 fe81 	bl	801e180 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801d47e:	237f      	movs	r3, #127	; 0x7f
 801d480:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801d482:	7b38      	ldrb	r0, [r7, #12]
 801d484:	f000 fa85 	bl	801d992 <SUBGRF_Calibrate>
 801d488:	e009      	b.n	801d49e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d48a:	2120      	movs	r1, #32
 801d48c:	f640 1011 	movw	r0, #2321	; 0x911
 801d490:	f000 fe76 	bl	801e180 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d494:	2120      	movs	r1, #32
 801d496:	f640 1012 	movw	r0, #2322	; 0x912
 801d49a:	f000 fe71 	bl	801e180 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801d49e:	f7ee ff41 	bl	800c324 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801d4a2:	4b05      	ldr	r3, [pc, #20]	; (801d4b8 <SUBGRF_Init+0x80>)
 801d4a4:	2201      	movs	r2, #1
 801d4a6:	701a      	strb	r2, [r3, #0]
}
 801d4a8:	bf00      	nop
 801d4aa:	3710      	adds	r7, #16
 801d4ac:	46bd      	mov	sp, r7
 801d4ae:	bd80      	pop	{r7, pc}
 801d4b0:	200041ec 	.word	0x200041ec
 801d4b4:	200041e8 	.word	0x200041e8
 801d4b8:	200041e0 	.word	0x200041e0

0801d4bc <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801d4bc:	b480      	push	{r7}
 801d4be:	af00      	add	r7, sp, #0
    return OperatingMode;
 801d4c0:	4b02      	ldr	r3, [pc, #8]	; (801d4cc <SUBGRF_GetOperatingMode+0x10>)
 801d4c2:	781b      	ldrb	r3, [r3, #0]
}
 801d4c4:	4618      	mov	r0, r3
 801d4c6:	46bd      	mov	sp, r7
 801d4c8:	bc80      	pop	{r7}
 801d4ca:	4770      	bx	lr
 801d4cc:	200041e0 	.word	0x200041e0

0801d4d0 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801d4d0:	b580      	push	{r7, lr}
 801d4d2:	b082      	sub	sp, #8
 801d4d4:	af00      	add	r7, sp, #0
 801d4d6:	6078      	str	r0, [r7, #4]
 801d4d8:	460b      	mov	r3, r1
 801d4da:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801d4dc:	78fb      	ldrb	r3, [r7, #3]
 801d4de:	461a      	mov	r2, r3
 801d4e0:	6879      	ldr	r1, [r7, #4]
 801d4e2:	2000      	movs	r0, #0
 801d4e4:	f000 feb8 	bl	801e258 <SUBGRF_WriteBuffer>
}
 801d4e8:	bf00      	nop
 801d4ea:	3708      	adds	r7, #8
 801d4ec:	46bd      	mov	sp, r7
 801d4ee:	bd80      	pop	{r7, pc}

0801d4f0 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801d4f0:	b580      	push	{r7, lr}
 801d4f2:	b086      	sub	sp, #24
 801d4f4:	af00      	add	r7, sp, #0
 801d4f6:	60f8      	str	r0, [r7, #12]
 801d4f8:	60b9      	str	r1, [r7, #8]
 801d4fa:	4613      	mov	r3, r2
 801d4fc:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801d4fe:	2300      	movs	r3, #0
 801d500:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801d502:	f107 0317 	add.w	r3, r7, #23
 801d506:	4619      	mov	r1, r3
 801d508:	68b8      	ldr	r0, [r7, #8]
 801d50a:	f000 fdbb 	bl	801e084 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801d50e:	68bb      	ldr	r3, [r7, #8]
 801d510:	781b      	ldrb	r3, [r3, #0]
 801d512:	79fa      	ldrb	r2, [r7, #7]
 801d514:	429a      	cmp	r2, r3
 801d516:	d201      	bcs.n	801d51c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801d518:	2301      	movs	r3, #1
 801d51a:	e007      	b.n	801d52c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801d51c:	7df8      	ldrb	r0, [r7, #23]
 801d51e:	68bb      	ldr	r3, [r7, #8]
 801d520:	781b      	ldrb	r3, [r3, #0]
 801d522:	461a      	mov	r2, r3
 801d524:	68f9      	ldr	r1, [r7, #12]
 801d526:	f000 feb9 	bl	801e29c <SUBGRF_ReadBuffer>

    return 0;
 801d52a:	2300      	movs	r3, #0
}
 801d52c:	4618      	mov	r0, r3
 801d52e:	3718      	adds	r7, #24
 801d530:	46bd      	mov	sp, r7
 801d532:	bd80      	pop	{r7, pc}

0801d534 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801d534:	b580      	push	{r7, lr}
 801d536:	b084      	sub	sp, #16
 801d538:	af00      	add	r7, sp, #0
 801d53a:	60f8      	str	r0, [r7, #12]
 801d53c:	460b      	mov	r3, r1
 801d53e:	607a      	str	r2, [r7, #4]
 801d540:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801d542:	7afb      	ldrb	r3, [r7, #11]
 801d544:	4619      	mov	r1, r3
 801d546:	68f8      	ldr	r0, [r7, #12]
 801d548:	f7ff ffc2 	bl	801d4d0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801d54c:	6878      	ldr	r0, [r7, #4]
 801d54e:	f000 f91b 	bl	801d788 <SUBGRF_SetTx>
}
 801d552:	bf00      	nop
 801d554:	3710      	adds	r7, #16
 801d556:	46bd      	mov	sp, r7
 801d558:	bd80      	pop	{r7, pc}

0801d55a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801d55a:	b580      	push	{r7, lr}
 801d55c:	b082      	sub	sp, #8
 801d55e:	af00      	add	r7, sp, #0
 801d560:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801d562:	2208      	movs	r2, #8
 801d564:	6879      	ldr	r1, [r7, #4]
 801d566:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801d56a:	f000 fe31 	bl	801e1d0 <SUBGRF_WriteRegisters>
    return 0;
 801d56e:	2300      	movs	r3, #0
}
 801d570:	4618      	mov	r0, r3
 801d572:	3708      	adds	r7, #8
 801d574:	46bd      	mov	sp, r7
 801d576:	bd80      	pop	{r7, pc}

0801d578 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801d578:	b580      	push	{r7, lr}
 801d57a:	b084      	sub	sp, #16
 801d57c:	af00      	add	r7, sp, #0
 801d57e:	4603      	mov	r3, r0
 801d580:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801d582:	88fb      	ldrh	r3, [r7, #6]
 801d584:	0a1b      	lsrs	r3, r3, #8
 801d586:	b29b      	uxth	r3, r3
 801d588:	b2db      	uxtb	r3, r3
 801d58a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801d58c:	88fb      	ldrh	r3, [r7, #6]
 801d58e:	b2db      	uxtb	r3, r3
 801d590:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d592:	f000 fb6b 	bl	801dc6c <SUBGRF_GetPacketType>
 801d596:	4603      	mov	r3, r0
 801d598:	2b00      	cmp	r3, #0
 801d59a:	d108      	bne.n	801d5ae <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801d59c:	f107 030c 	add.w	r3, r7, #12
 801d5a0:	2202      	movs	r2, #2
 801d5a2:	4619      	mov	r1, r3
 801d5a4:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801d5a8:	f000 fe12 	bl	801e1d0 <SUBGRF_WriteRegisters>
            break;
 801d5ac:	e000      	b.n	801d5b0 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801d5ae:	bf00      	nop
    }
}
 801d5b0:	bf00      	nop
 801d5b2:	3710      	adds	r7, #16
 801d5b4:	46bd      	mov	sp, r7
 801d5b6:	bd80      	pop	{r7, pc}

0801d5b8 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801d5b8:	b580      	push	{r7, lr}
 801d5ba:	b084      	sub	sp, #16
 801d5bc:	af00      	add	r7, sp, #0
 801d5be:	4603      	mov	r3, r0
 801d5c0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801d5c2:	88fb      	ldrh	r3, [r7, #6]
 801d5c4:	0a1b      	lsrs	r3, r3, #8
 801d5c6:	b29b      	uxth	r3, r3
 801d5c8:	b2db      	uxtb	r3, r3
 801d5ca:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801d5cc:	88fb      	ldrh	r3, [r7, #6]
 801d5ce:	b2db      	uxtb	r3, r3
 801d5d0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d5d2:	f000 fb4b 	bl	801dc6c <SUBGRF_GetPacketType>
 801d5d6:	4603      	mov	r3, r0
 801d5d8:	2b00      	cmp	r3, #0
 801d5da:	d108      	bne.n	801d5ee <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801d5dc:	f107 030c 	add.w	r3, r7, #12
 801d5e0:	2202      	movs	r2, #2
 801d5e2:	4619      	mov	r1, r3
 801d5e4:	f240 60be 	movw	r0, #1726	; 0x6be
 801d5e8:	f000 fdf2 	bl	801e1d0 <SUBGRF_WriteRegisters>
            break;
 801d5ec:	e000      	b.n	801d5f0 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801d5ee:	bf00      	nop
    }
}
 801d5f0:	bf00      	nop
 801d5f2:	3710      	adds	r7, #16
 801d5f4:	46bd      	mov	sp, r7
 801d5f6:	bd80      	pop	{r7, pc}

0801d5f8 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801d5f8:	b580      	push	{r7, lr}
 801d5fa:	b084      	sub	sp, #16
 801d5fc:	af00      	add	r7, sp, #0
 801d5fe:	4603      	mov	r3, r0
 801d600:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801d602:	2300      	movs	r3, #0
 801d604:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801d606:	f000 fb31 	bl	801dc6c <SUBGRF_GetPacketType>
 801d60a:	4603      	mov	r3, r0
 801d60c:	2b00      	cmp	r3, #0
 801d60e:	d121      	bne.n	801d654 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801d610:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801d614:	f000 fdc8 	bl	801e1a8 <SUBGRF_ReadRegister>
 801d618:	4603      	mov	r3, r0
 801d61a:	f023 0301 	bic.w	r3, r3, #1
 801d61e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801d620:	88fb      	ldrh	r3, [r7, #6]
 801d622:	0a1b      	lsrs	r3, r3, #8
 801d624:	b29b      	uxth	r3, r3
 801d626:	b25b      	sxtb	r3, r3
 801d628:	f003 0301 	and.w	r3, r3, #1
 801d62c:	b25a      	sxtb	r2, r3
 801d62e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d632:	4313      	orrs	r3, r2
 801d634:	b25b      	sxtb	r3, r3
 801d636:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801d638:	7bfb      	ldrb	r3, [r7, #15]
 801d63a:	4619      	mov	r1, r3
 801d63c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801d640:	f000 fd9e 	bl	801e180 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801d644:	88fb      	ldrh	r3, [r7, #6]
 801d646:	b2db      	uxtb	r3, r3
 801d648:	4619      	mov	r1, r3
 801d64a:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801d64e:	f000 fd97 	bl	801e180 <SUBGRF_WriteRegister>
            break;
 801d652:	e000      	b.n	801d656 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801d654:	bf00      	nop
    }
}
 801d656:	bf00      	nop
 801d658:	3710      	adds	r7, #16
 801d65a:	46bd      	mov	sp, r7
 801d65c:	bd80      	pop	{r7, pc}

0801d65e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801d65e:	b580      	push	{r7, lr}
 801d660:	b082      	sub	sp, #8
 801d662:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801d664:	2300      	movs	r3, #0
 801d666:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801d668:	2300      	movs	r3, #0
 801d66a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801d66c:	2300      	movs	r3, #0
 801d66e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801d670:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801d674:	f000 fd98 	bl	801e1a8 <SUBGRF_ReadRegister>
 801d678:	4603      	mov	r3, r0
 801d67a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801d67c:	79fb      	ldrb	r3, [r7, #7]
 801d67e:	f023 0301 	bic.w	r3, r3, #1
 801d682:	b2db      	uxtb	r3, r3
 801d684:	4619      	mov	r1, r3
 801d686:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801d68a:	f000 fd79 	bl	801e180 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801d68e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801d692:	f000 fd89 	bl	801e1a8 <SUBGRF_ReadRegister>
 801d696:	4603      	mov	r3, r0
 801d698:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801d69a:	79bb      	ldrb	r3, [r7, #6]
 801d69c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d6a0:	b2db      	uxtb	r3, r3
 801d6a2:	4619      	mov	r1, r3
 801d6a4:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801d6a8:	f000 fd6a 	bl	801e180 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801d6ac:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801d6b0:	f000 f88a 	bl	801d7c8 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801d6b4:	463b      	mov	r3, r7
 801d6b6:	2204      	movs	r2, #4
 801d6b8:	4619      	mov	r1, r3
 801d6ba:	f640 0019 	movw	r0, #2073	; 0x819
 801d6be:	f000 fda9 	bl	801e214 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801d6c2:	2000      	movs	r0, #0
 801d6c4:	f000 f844 	bl	801d750 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801d6c8:	79fb      	ldrb	r3, [r7, #7]
 801d6ca:	4619      	mov	r1, r3
 801d6cc:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801d6d0:	f000 fd56 	bl	801e180 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801d6d4:	79bb      	ldrb	r3, [r7, #6]
 801d6d6:	4619      	mov	r1, r3
 801d6d8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801d6dc:	f000 fd50 	bl	801e180 <SUBGRF_WriteRegister>

    return number;
 801d6e0:	683b      	ldr	r3, [r7, #0]
}
 801d6e2:	4618      	mov	r0, r3
 801d6e4:	3708      	adds	r7, #8
 801d6e6:	46bd      	mov	sp, r7
 801d6e8:	bd80      	pop	{r7, pc}
	...

0801d6ec <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801d6ec:	b580      	push	{r7, lr}
 801d6ee:	b084      	sub	sp, #16
 801d6f0:	af00      	add	r7, sp, #0
 801d6f2:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801d6f4:	2000      	movs	r0, #0
 801d6f6:	f7ee fe1c 	bl	800c332 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d6fa:	2002      	movs	r0, #2
 801d6fc:	f000 ff28 	bl	801e550 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d700:	793b      	ldrb	r3, [r7, #4]
 801d702:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d706:	b2db      	uxtb	r3, r3
 801d708:	009b      	lsls	r3, r3, #2
 801d70a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d70c:	793b      	ldrb	r3, [r7, #4]
 801d70e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d712:	b2db      	uxtb	r3, r3
 801d714:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d716:	b25b      	sxtb	r3, r3
 801d718:	4313      	orrs	r3, r2
 801d71a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801d71c:	793b      	ldrb	r3, [r7, #4]
 801d71e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d722:	b2db      	uxtb	r3, r3
 801d724:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d726:	4313      	orrs	r3, r2
 801d728:	b25b      	sxtb	r3, r3
 801d72a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d72c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801d72e:	f107 030f 	add.w	r3, r7, #15
 801d732:	2201      	movs	r2, #1
 801d734:	4619      	mov	r1, r3
 801d736:	2084      	movs	r0, #132	; 0x84
 801d738:	f000 fdd2 	bl	801e2e0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801d73c:	4b03      	ldr	r3, [pc, #12]	; (801d74c <SUBGRF_SetSleep+0x60>)
 801d73e:	2200      	movs	r2, #0
 801d740:	701a      	strb	r2, [r3, #0]
}
 801d742:	bf00      	nop
 801d744:	3710      	adds	r7, #16
 801d746:	46bd      	mov	sp, r7
 801d748:	bd80      	pop	{r7, pc}
 801d74a:	bf00      	nop
 801d74c:	200041e0 	.word	0x200041e0

0801d750 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801d750:	b580      	push	{r7, lr}
 801d752:	b082      	sub	sp, #8
 801d754:	af00      	add	r7, sp, #0
 801d756:	4603      	mov	r3, r0
 801d758:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801d75a:	1dfb      	adds	r3, r7, #7
 801d75c:	2201      	movs	r2, #1
 801d75e:	4619      	mov	r1, r3
 801d760:	2080      	movs	r0, #128	; 0x80
 801d762:	f000 fdbd 	bl	801e2e0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801d766:	79fb      	ldrb	r3, [r7, #7]
 801d768:	2b00      	cmp	r3, #0
 801d76a:	d103      	bne.n	801d774 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801d76c:	4b05      	ldr	r3, [pc, #20]	; (801d784 <SUBGRF_SetStandby+0x34>)
 801d76e:	2201      	movs	r2, #1
 801d770:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801d772:	e002      	b.n	801d77a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801d774:	4b03      	ldr	r3, [pc, #12]	; (801d784 <SUBGRF_SetStandby+0x34>)
 801d776:	2202      	movs	r2, #2
 801d778:	701a      	strb	r2, [r3, #0]
}
 801d77a:	bf00      	nop
 801d77c:	3708      	adds	r7, #8
 801d77e:	46bd      	mov	sp, r7
 801d780:	bd80      	pop	{r7, pc}
 801d782:	bf00      	nop
 801d784:	200041e0 	.word	0x200041e0

0801d788 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801d788:	b580      	push	{r7, lr}
 801d78a:	b084      	sub	sp, #16
 801d78c:	af00      	add	r7, sp, #0
 801d78e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801d790:	4b0c      	ldr	r3, [pc, #48]	; (801d7c4 <SUBGRF_SetTx+0x3c>)
 801d792:	2204      	movs	r2, #4
 801d794:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d796:	687b      	ldr	r3, [r7, #4]
 801d798:	0c1b      	lsrs	r3, r3, #16
 801d79a:	b2db      	uxtb	r3, r3
 801d79c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d79e:	687b      	ldr	r3, [r7, #4]
 801d7a0:	0a1b      	lsrs	r3, r3, #8
 801d7a2:	b2db      	uxtb	r3, r3
 801d7a4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d7a6:	687b      	ldr	r3, [r7, #4]
 801d7a8:	b2db      	uxtb	r3, r3
 801d7aa:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801d7ac:	f107 030c 	add.w	r3, r7, #12
 801d7b0:	2203      	movs	r2, #3
 801d7b2:	4619      	mov	r1, r3
 801d7b4:	2083      	movs	r0, #131	; 0x83
 801d7b6:	f000 fd93 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801d7ba:	bf00      	nop
 801d7bc:	3710      	adds	r7, #16
 801d7be:	46bd      	mov	sp, r7
 801d7c0:	bd80      	pop	{r7, pc}
 801d7c2:	bf00      	nop
 801d7c4:	200041e0 	.word	0x200041e0

0801d7c8 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801d7c8:	b580      	push	{r7, lr}
 801d7ca:	b084      	sub	sp, #16
 801d7cc:	af00      	add	r7, sp, #0
 801d7ce:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d7d0:	4b0c      	ldr	r3, [pc, #48]	; (801d804 <SUBGRF_SetRx+0x3c>)
 801d7d2:	2205      	movs	r2, #5
 801d7d4:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d7d6:	687b      	ldr	r3, [r7, #4]
 801d7d8:	0c1b      	lsrs	r3, r3, #16
 801d7da:	b2db      	uxtb	r3, r3
 801d7dc:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d7de:	687b      	ldr	r3, [r7, #4]
 801d7e0:	0a1b      	lsrs	r3, r3, #8
 801d7e2:	b2db      	uxtb	r3, r3
 801d7e4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d7e6:	687b      	ldr	r3, [r7, #4]
 801d7e8:	b2db      	uxtb	r3, r3
 801d7ea:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d7ec:	f107 030c 	add.w	r3, r7, #12
 801d7f0:	2203      	movs	r2, #3
 801d7f2:	4619      	mov	r1, r3
 801d7f4:	2082      	movs	r0, #130	; 0x82
 801d7f6:	f000 fd73 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801d7fa:	bf00      	nop
 801d7fc:	3710      	adds	r7, #16
 801d7fe:	46bd      	mov	sp, r7
 801d800:	bd80      	pop	{r7, pc}
 801d802:	bf00      	nop
 801d804:	200041e0 	.word	0x200041e0

0801d808 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801d808:	b580      	push	{r7, lr}
 801d80a:	b084      	sub	sp, #16
 801d80c:	af00      	add	r7, sp, #0
 801d80e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d810:	4b0e      	ldr	r3, [pc, #56]	; (801d84c <SUBGRF_SetRxBoosted+0x44>)
 801d812:	2205      	movs	r2, #5
 801d814:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801d816:	2197      	movs	r1, #151	; 0x97
 801d818:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801d81c:	f000 fcb0 	bl	801e180 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d820:	687b      	ldr	r3, [r7, #4]
 801d822:	0c1b      	lsrs	r3, r3, #16
 801d824:	b2db      	uxtb	r3, r3
 801d826:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d828:	687b      	ldr	r3, [r7, #4]
 801d82a:	0a1b      	lsrs	r3, r3, #8
 801d82c:	b2db      	uxtb	r3, r3
 801d82e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d830:	687b      	ldr	r3, [r7, #4]
 801d832:	b2db      	uxtb	r3, r3
 801d834:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d836:	f107 030c 	add.w	r3, r7, #12
 801d83a:	2203      	movs	r2, #3
 801d83c:	4619      	mov	r1, r3
 801d83e:	2082      	movs	r0, #130	; 0x82
 801d840:	f000 fd4e 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801d844:	bf00      	nop
 801d846:	3710      	adds	r7, #16
 801d848:	46bd      	mov	sp, r7
 801d84a:	bd80      	pop	{r7, pc}
 801d84c:	200041e0 	.word	0x200041e0

0801d850 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801d850:	b580      	push	{r7, lr}
 801d852:	b084      	sub	sp, #16
 801d854:	af00      	add	r7, sp, #0
 801d856:	6078      	str	r0, [r7, #4]
 801d858:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801d85a:	687b      	ldr	r3, [r7, #4]
 801d85c:	0c1b      	lsrs	r3, r3, #16
 801d85e:	b2db      	uxtb	r3, r3
 801d860:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801d862:	687b      	ldr	r3, [r7, #4]
 801d864:	0a1b      	lsrs	r3, r3, #8
 801d866:	b2db      	uxtb	r3, r3
 801d868:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801d86a:	687b      	ldr	r3, [r7, #4]
 801d86c:	b2db      	uxtb	r3, r3
 801d86e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801d870:	683b      	ldr	r3, [r7, #0]
 801d872:	0c1b      	lsrs	r3, r3, #16
 801d874:	b2db      	uxtb	r3, r3
 801d876:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801d878:	683b      	ldr	r3, [r7, #0]
 801d87a:	0a1b      	lsrs	r3, r3, #8
 801d87c:	b2db      	uxtb	r3, r3
 801d87e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801d880:	683b      	ldr	r3, [r7, #0]
 801d882:	b2db      	uxtb	r3, r3
 801d884:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801d886:	f107 0308 	add.w	r3, r7, #8
 801d88a:	2206      	movs	r2, #6
 801d88c:	4619      	mov	r1, r3
 801d88e:	2094      	movs	r0, #148	; 0x94
 801d890:	f000 fd26 	bl	801e2e0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801d894:	4b03      	ldr	r3, [pc, #12]	; (801d8a4 <SUBGRF_SetRxDutyCycle+0x54>)
 801d896:	2206      	movs	r2, #6
 801d898:	701a      	strb	r2, [r3, #0]
}
 801d89a:	bf00      	nop
 801d89c:	3710      	adds	r7, #16
 801d89e:	46bd      	mov	sp, r7
 801d8a0:	bd80      	pop	{r7, pc}
 801d8a2:	bf00      	nop
 801d8a4:	200041e0 	.word	0x200041e0

0801d8a8 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801d8a8:	b580      	push	{r7, lr}
 801d8aa:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801d8ac:	2200      	movs	r2, #0
 801d8ae:	2100      	movs	r1, #0
 801d8b0:	20c5      	movs	r0, #197	; 0xc5
 801d8b2:	f000 fd15 	bl	801e2e0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801d8b6:	4b02      	ldr	r3, [pc, #8]	; (801d8c0 <SUBGRF_SetCad+0x18>)
 801d8b8:	2207      	movs	r2, #7
 801d8ba:	701a      	strb	r2, [r3, #0]
}
 801d8bc:	bf00      	nop
 801d8be:	bd80      	pop	{r7, pc}
 801d8c0:	200041e0 	.word	0x200041e0

0801d8c4 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801d8c4:	b580      	push	{r7, lr}
 801d8c6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801d8c8:	2200      	movs	r2, #0
 801d8ca:	2100      	movs	r1, #0
 801d8cc:	20d1      	movs	r0, #209	; 0xd1
 801d8ce:	f000 fd07 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801d8d2:	bf00      	nop
 801d8d4:	bd80      	pop	{r7, pc}

0801d8d6 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801d8d6:	b580      	push	{r7, lr}
 801d8d8:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801d8da:	2200      	movs	r2, #0
 801d8dc:	2100      	movs	r1, #0
 801d8de:	20d2      	movs	r0, #210	; 0xd2
 801d8e0:	f000 fcfe 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801d8e4:	bf00      	nop
 801d8e6:	bd80      	pop	{r7, pc}

0801d8e8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801d8e8:	b580      	push	{r7, lr}
 801d8ea:	b082      	sub	sp, #8
 801d8ec:	af00      	add	r7, sp, #0
 801d8ee:	4603      	mov	r3, r0
 801d8f0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801d8f2:	1dfb      	adds	r3, r7, #7
 801d8f4:	2201      	movs	r2, #1
 801d8f6:	4619      	mov	r1, r3
 801d8f8:	209f      	movs	r0, #159	; 0x9f
 801d8fa:	f000 fcf1 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801d8fe:	bf00      	nop
 801d900:	3708      	adds	r7, #8
 801d902:	46bd      	mov	sp, r7
 801d904:	bd80      	pop	{r7, pc}

0801d906 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801d906:	b580      	push	{r7, lr}
 801d908:	b084      	sub	sp, #16
 801d90a:	af00      	add	r7, sp, #0
 801d90c:	4603      	mov	r3, r0
 801d90e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801d910:	1dfb      	adds	r3, r7, #7
 801d912:	2201      	movs	r2, #1
 801d914:	4619      	mov	r1, r3
 801d916:	20a0      	movs	r0, #160	; 0xa0
 801d918:	f000 fce2 	bl	801e2e0 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801d91c:	79fb      	ldrb	r3, [r7, #7]
 801d91e:	2b3f      	cmp	r3, #63	; 0x3f
 801d920:	d91c      	bls.n	801d95c <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801d922:	79fb      	ldrb	r3, [r7, #7]
 801d924:	085b      	lsrs	r3, r3, #1
 801d926:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801d928:	2300      	movs	r3, #0
 801d92a:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801d92c:	2300      	movs	r3, #0
 801d92e:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801d930:	e005      	b.n	801d93e <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801d932:	7bfb      	ldrb	r3, [r7, #15]
 801d934:	089b      	lsrs	r3, r3, #2
 801d936:	73fb      	strb	r3, [r7, #15]
            exp++;
 801d938:	7bbb      	ldrb	r3, [r7, #14]
 801d93a:	3301      	adds	r3, #1
 801d93c:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801d93e:	7bfb      	ldrb	r3, [r7, #15]
 801d940:	2b1f      	cmp	r3, #31
 801d942:	d8f6      	bhi.n	801d932 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801d944:	7bfb      	ldrb	r3, [r7, #15]
 801d946:	00db      	lsls	r3, r3, #3
 801d948:	b2da      	uxtb	r2, r3
 801d94a:	7bbb      	ldrb	r3, [r7, #14]
 801d94c:	4413      	add	r3, r2
 801d94e:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801d950:	7b7b      	ldrb	r3, [r7, #13]
 801d952:	4619      	mov	r1, r3
 801d954:	f240 7006 	movw	r0, #1798	; 0x706
 801d958:	f000 fc12 	bl	801e180 <SUBGRF_WriteRegister>
    }
}
 801d95c:	bf00      	nop
 801d95e:	3710      	adds	r7, #16
 801d960:	46bd      	mov	sp, r7
 801d962:	bd80      	pop	{r7, pc}

0801d964 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801d964:	b580      	push	{r7, lr}
 801d966:	b082      	sub	sp, #8
 801d968:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801d96a:	f7ee fcfe 	bl	800c36a <RBI_IsDCDC>
 801d96e:	4603      	mov	r3, r0
 801d970:	2b01      	cmp	r3, #1
 801d972:	d102      	bne.n	801d97a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801d974:	2301      	movs	r3, #1
 801d976:	71fb      	strb	r3, [r7, #7]
 801d978:	e001      	b.n	801d97e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801d97a:	2300      	movs	r3, #0
 801d97c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801d97e:	1dfb      	adds	r3, r7, #7
 801d980:	2201      	movs	r2, #1
 801d982:	4619      	mov	r1, r3
 801d984:	2096      	movs	r0, #150	; 0x96
 801d986:	f000 fcab 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801d98a:	bf00      	nop
 801d98c:	3708      	adds	r7, #8
 801d98e:	46bd      	mov	sp, r7
 801d990:	bd80      	pop	{r7, pc}

0801d992 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801d992:	b580      	push	{r7, lr}
 801d994:	b084      	sub	sp, #16
 801d996:	af00      	add	r7, sp, #0
 801d998:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d99a:	793b      	ldrb	r3, [r7, #4]
 801d99c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801d9a0:	b2db      	uxtb	r3, r3
 801d9a2:	019b      	lsls	r3, r3, #6
 801d9a4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d9a6:	793b      	ldrb	r3, [r7, #4]
 801d9a8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801d9ac:	b2db      	uxtb	r3, r3
 801d9ae:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d9b0:	b25b      	sxtb	r3, r3
 801d9b2:	4313      	orrs	r3, r2
 801d9b4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d9b6:	793b      	ldrb	r3, [r7, #4]
 801d9b8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801d9bc:	b2db      	uxtb	r3, r3
 801d9be:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d9c0:	b25b      	sxtb	r3, r3
 801d9c2:	4313      	orrs	r3, r2
 801d9c4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d9c6:	793b      	ldrb	r3, [r7, #4]
 801d9c8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801d9cc:	b2db      	uxtb	r3, r3
 801d9ce:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d9d0:	b25b      	sxtb	r3, r3
 801d9d2:	4313      	orrs	r3, r2
 801d9d4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d9d6:	793b      	ldrb	r3, [r7, #4]
 801d9d8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d9dc:	b2db      	uxtb	r3, r3
 801d9de:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d9e0:	b25b      	sxtb	r3, r3
 801d9e2:	4313      	orrs	r3, r2
 801d9e4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d9e6:	793b      	ldrb	r3, [r7, #4]
 801d9e8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d9ec:	b2db      	uxtb	r3, r3
 801d9ee:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d9f0:	b25b      	sxtb	r3, r3
 801d9f2:	4313      	orrs	r3, r2
 801d9f4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801d9f6:	793b      	ldrb	r3, [r7, #4]
 801d9f8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d9fc:	b2db      	uxtb	r3, r3
 801d9fe:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801da00:	4313      	orrs	r3, r2
 801da02:	b25b      	sxtb	r3, r3
 801da04:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801da06:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801da08:	f107 030f 	add.w	r3, r7, #15
 801da0c:	2201      	movs	r2, #1
 801da0e:	4619      	mov	r1, r3
 801da10:	2089      	movs	r0, #137	; 0x89
 801da12:	f000 fc65 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801da16:	bf00      	nop
 801da18:	3710      	adds	r7, #16
 801da1a:	46bd      	mov	sp, r7
 801da1c:	bd80      	pop	{r7, pc}
	...

0801da20 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801da20:	b580      	push	{r7, lr}
 801da22:	b084      	sub	sp, #16
 801da24:	af00      	add	r7, sp, #0
 801da26:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801da28:	687b      	ldr	r3, [r7, #4]
 801da2a:	4a1b      	ldr	r2, [pc, #108]	; (801da98 <SUBGRF_CalibrateImage+0x78>)
 801da2c:	4293      	cmp	r3, r2
 801da2e:	d904      	bls.n	801da3a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801da30:	23e1      	movs	r3, #225	; 0xe1
 801da32:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801da34:	23e9      	movs	r3, #233	; 0xe9
 801da36:	737b      	strb	r3, [r7, #13]
 801da38:	e022      	b.n	801da80 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801da3a:	687b      	ldr	r3, [r7, #4]
 801da3c:	4a17      	ldr	r2, [pc, #92]	; (801da9c <SUBGRF_CalibrateImage+0x7c>)
 801da3e:	4293      	cmp	r3, r2
 801da40:	d904      	bls.n	801da4c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801da42:	23d7      	movs	r3, #215	; 0xd7
 801da44:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801da46:	23db      	movs	r3, #219	; 0xdb
 801da48:	737b      	strb	r3, [r7, #13]
 801da4a:	e019      	b.n	801da80 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801da4c:	687b      	ldr	r3, [r7, #4]
 801da4e:	4a14      	ldr	r2, [pc, #80]	; (801daa0 <SUBGRF_CalibrateImage+0x80>)
 801da50:	4293      	cmp	r3, r2
 801da52:	d904      	bls.n	801da5e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801da54:	23c1      	movs	r3, #193	; 0xc1
 801da56:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801da58:	23c5      	movs	r3, #197	; 0xc5
 801da5a:	737b      	strb	r3, [r7, #13]
 801da5c:	e010      	b.n	801da80 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801da5e:	687b      	ldr	r3, [r7, #4]
 801da60:	4a10      	ldr	r2, [pc, #64]	; (801daa4 <SUBGRF_CalibrateImage+0x84>)
 801da62:	4293      	cmp	r3, r2
 801da64:	d904      	bls.n	801da70 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801da66:	2375      	movs	r3, #117	; 0x75
 801da68:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801da6a:	2381      	movs	r3, #129	; 0x81
 801da6c:	737b      	strb	r3, [r7, #13]
 801da6e:	e007      	b.n	801da80 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801da70:	687b      	ldr	r3, [r7, #4]
 801da72:	4a0d      	ldr	r2, [pc, #52]	; (801daa8 <SUBGRF_CalibrateImage+0x88>)
 801da74:	4293      	cmp	r3, r2
 801da76:	d903      	bls.n	801da80 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801da78:	236b      	movs	r3, #107	; 0x6b
 801da7a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801da7c:	236f      	movs	r3, #111	; 0x6f
 801da7e:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801da80:	f107 030c 	add.w	r3, r7, #12
 801da84:	2202      	movs	r2, #2
 801da86:	4619      	mov	r1, r3
 801da88:	2098      	movs	r0, #152	; 0x98
 801da8a:	f000 fc29 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801da8e:	bf00      	nop
 801da90:	3710      	adds	r7, #16
 801da92:	46bd      	mov	sp, r7
 801da94:	bd80      	pop	{r7, pc}
 801da96:	bf00      	nop
 801da98:	35a4e900 	.word	0x35a4e900
 801da9c:	32a9f880 	.word	0x32a9f880
 801daa0:	2de54480 	.word	0x2de54480
 801daa4:	1b6b0b00 	.word	0x1b6b0b00
 801daa8:	1954fc40 	.word	0x1954fc40

0801daac <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801daac:	b590      	push	{r4, r7, lr}
 801daae:	b085      	sub	sp, #20
 801dab0:	af00      	add	r7, sp, #0
 801dab2:	4604      	mov	r4, r0
 801dab4:	4608      	mov	r0, r1
 801dab6:	4611      	mov	r1, r2
 801dab8:	461a      	mov	r2, r3
 801daba:	4623      	mov	r3, r4
 801dabc:	71fb      	strb	r3, [r7, #7]
 801dabe:	4603      	mov	r3, r0
 801dac0:	71bb      	strb	r3, [r7, #6]
 801dac2:	460b      	mov	r3, r1
 801dac4:	717b      	strb	r3, [r7, #5]
 801dac6:	4613      	mov	r3, r2
 801dac8:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801daca:	79fb      	ldrb	r3, [r7, #7]
 801dacc:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801dace:	79bb      	ldrb	r3, [r7, #6]
 801dad0:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801dad2:	797b      	ldrb	r3, [r7, #5]
 801dad4:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801dad6:	793b      	ldrb	r3, [r7, #4]
 801dad8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801dada:	f107 030c 	add.w	r3, r7, #12
 801dade:	2204      	movs	r2, #4
 801dae0:	4619      	mov	r1, r3
 801dae2:	2095      	movs	r0, #149	; 0x95
 801dae4:	f000 fbfc 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801dae8:	bf00      	nop
 801daea:	3714      	adds	r7, #20
 801daec:	46bd      	mov	sp, r7
 801daee:	bd90      	pop	{r4, r7, pc}

0801daf0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801daf0:	b590      	push	{r4, r7, lr}
 801daf2:	b085      	sub	sp, #20
 801daf4:	af00      	add	r7, sp, #0
 801daf6:	4604      	mov	r4, r0
 801daf8:	4608      	mov	r0, r1
 801dafa:	4611      	mov	r1, r2
 801dafc:	461a      	mov	r2, r3
 801dafe:	4623      	mov	r3, r4
 801db00:	80fb      	strh	r3, [r7, #6]
 801db02:	4603      	mov	r3, r0
 801db04:	80bb      	strh	r3, [r7, #4]
 801db06:	460b      	mov	r3, r1
 801db08:	807b      	strh	r3, [r7, #2]
 801db0a:	4613      	mov	r3, r2
 801db0c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801db0e:	88fb      	ldrh	r3, [r7, #6]
 801db10:	0a1b      	lsrs	r3, r3, #8
 801db12:	b29b      	uxth	r3, r3
 801db14:	b2db      	uxtb	r3, r3
 801db16:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801db18:	88fb      	ldrh	r3, [r7, #6]
 801db1a:	b2db      	uxtb	r3, r3
 801db1c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801db1e:	88bb      	ldrh	r3, [r7, #4]
 801db20:	0a1b      	lsrs	r3, r3, #8
 801db22:	b29b      	uxth	r3, r3
 801db24:	b2db      	uxtb	r3, r3
 801db26:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801db28:	88bb      	ldrh	r3, [r7, #4]
 801db2a:	b2db      	uxtb	r3, r3
 801db2c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801db2e:	887b      	ldrh	r3, [r7, #2]
 801db30:	0a1b      	lsrs	r3, r3, #8
 801db32:	b29b      	uxth	r3, r3
 801db34:	b2db      	uxtb	r3, r3
 801db36:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801db38:	887b      	ldrh	r3, [r7, #2]
 801db3a:	b2db      	uxtb	r3, r3
 801db3c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801db3e:	883b      	ldrh	r3, [r7, #0]
 801db40:	0a1b      	lsrs	r3, r3, #8
 801db42:	b29b      	uxth	r3, r3
 801db44:	b2db      	uxtb	r3, r3
 801db46:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801db48:	883b      	ldrh	r3, [r7, #0]
 801db4a:	b2db      	uxtb	r3, r3
 801db4c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801db4e:	f107 0308 	add.w	r3, r7, #8
 801db52:	2208      	movs	r2, #8
 801db54:	4619      	mov	r1, r3
 801db56:	2008      	movs	r0, #8
 801db58:	f000 fbc2 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801db5c:	bf00      	nop
 801db5e:	3714      	adds	r7, #20
 801db60:	46bd      	mov	sp, r7
 801db62:	bd90      	pop	{r4, r7, pc}

0801db64 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801db64:	b580      	push	{r7, lr}
 801db66:	b084      	sub	sp, #16
 801db68:	af00      	add	r7, sp, #0
 801db6a:	4603      	mov	r3, r0
 801db6c:	6039      	str	r1, [r7, #0]
 801db6e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801db70:	79fb      	ldrb	r3, [r7, #7]
 801db72:	f003 0307 	and.w	r3, r3, #7
 801db76:	b2db      	uxtb	r3, r3
 801db78:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801db7a:	683b      	ldr	r3, [r7, #0]
 801db7c:	0c1b      	lsrs	r3, r3, #16
 801db7e:	b2db      	uxtb	r3, r3
 801db80:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801db82:	683b      	ldr	r3, [r7, #0]
 801db84:	0a1b      	lsrs	r3, r3, #8
 801db86:	b2db      	uxtb	r3, r3
 801db88:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801db8a:	683b      	ldr	r3, [r7, #0]
 801db8c:	b2db      	uxtb	r3, r3
 801db8e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801db90:	f107 030c 	add.w	r3, r7, #12
 801db94:	2204      	movs	r2, #4
 801db96:	4619      	mov	r1, r3
 801db98:	2097      	movs	r0, #151	; 0x97
 801db9a:	f000 fba1 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801db9e:	bf00      	nop
 801dba0:	3710      	adds	r7, #16
 801dba2:	46bd      	mov	sp, r7
 801dba4:	bd80      	pop	{r7, pc}
	...

0801dba8 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801dba8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801dbac:	b084      	sub	sp, #16
 801dbae:	af00      	add	r7, sp, #0
 801dbb0:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801dbb2:	2300      	movs	r3, #0
 801dbb4:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801dbb6:	4b1d      	ldr	r3, [pc, #116]	; (801dc2c <SUBGRF_SetRfFrequency+0x84>)
 801dbb8:	781b      	ldrb	r3, [r3, #0]
 801dbba:	f083 0301 	eor.w	r3, r3, #1
 801dbbe:	b2db      	uxtb	r3, r3
 801dbc0:	2b00      	cmp	r3, #0
 801dbc2:	d005      	beq.n	801dbd0 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801dbc4:	6878      	ldr	r0, [r7, #4]
 801dbc6:	f7ff ff2b 	bl	801da20 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801dbca:	4b18      	ldr	r3, [pc, #96]	; (801dc2c <SUBGRF_SetRfFrequency+0x84>)
 801dbcc:	2201      	movs	r2, #1
 801dbce:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 801dbd0:	687b      	ldr	r3, [r7, #4]
 801dbd2:	2200      	movs	r2, #0
 801dbd4:	461c      	mov	r4, r3
 801dbd6:	4615      	mov	r5, r2
 801dbd8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801dbdc:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801dbe0:	4a13      	ldr	r2, [pc, #76]	; (801dc30 <SUBGRF_SetRfFrequency+0x88>)
 801dbe2:	f04f 0300 	mov.w	r3, #0
 801dbe6:	4640      	mov	r0, r8
 801dbe8:	4649      	mov	r1, r9
 801dbea:	f7e2 fe4b 	bl	8000884 <__aeabi_uldivmod>
 801dbee:	4602      	mov	r2, r0
 801dbf0:	460b      	mov	r3, r1
 801dbf2:	4613      	mov	r3, r2
 801dbf4:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801dbf6:	68fb      	ldr	r3, [r7, #12]
 801dbf8:	0e1b      	lsrs	r3, r3, #24
 801dbfa:	b2db      	uxtb	r3, r3
 801dbfc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801dbfe:	68fb      	ldr	r3, [r7, #12]
 801dc00:	0c1b      	lsrs	r3, r3, #16
 801dc02:	b2db      	uxtb	r3, r3
 801dc04:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801dc06:	68fb      	ldr	r3, [r7, #12]
 801dc08:	0a1b      	lsrs	r3, r3, #8
 801dc0a:	b2db      	uxtb	r3, r3
 801dc0c:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801dc0e:	68fb      	ldr	r3, [r7, #12]
 801dc10:	b2db      	uxtb	r3, r3
 801dc12:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801dc14:	f107 0308 	add.w	r3, r7, #8
 801dc18:	2204      	movs	r2, #4
 801dc1a:	4619      	mov	r1, r3
 801dc1c:	2086      	movs	r0, #134	; 0x86
 801dc1e:	f000 fb5f 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801dc22:	bf00      	nop
 801dc24:	3710      	adds	r7, #16
 801dc26:	46bd      	mov	sp, r7
 801dc28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801dc2c:	200041e8 	.word	0x200041e8
 801dc30:	01e84800 	.word	0x01e84800

0801dc34 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801dc34:	b580      	push	{r7, lr}
 801dc36:	b082      	sub	sp, #8
 801dc38:	af00      	add	r7, sp, #0
 801dc3a:	4603      	mov	r3, r0
 801dc3c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801dc3e:	79fa      	ldrb	r2, [r7, #7]
 801dc40:	4b09      	ldr	r3, [pc, #36]	; (801dc68 <SUBGRF_SetPacketType+0x34>)
 801dc42:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801dc44:	79fb      	ldrb	r3, [r7, #7]
 801dc46:	2b00      	cmp	r3, #0
 801dc48:	d104      	bne.n	801dc54 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801dc4a:	2100      	movs	r1, #0
 801dc4c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801dc50:	f000 fa96 	bl	801e180 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801dc54:	1dfb      	adds	r3, r7, #7
 801dc56:	2201      	movs	r2, #1
 801dc58:	4619      	mov	r1, r3
 801dc5a:	208a      	movs	r0, #138	; 0x8a
 801dc5c:	f000 fb40 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801dc60:	bf00      	nop
 801dc62:	3708      	adds	r7, #8
 801dc64:	46bd      	mov	sp, r7
 801dc66:	bd80      	pop	{r7, pc}
 801dc68:	200041e1 	.word	0x200041e1

0801dc6c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801dc6c:	b480      	push	{r7}
 801dc6e:	af00      	add	r7, sp, #0
    return PacketType;
 801dc70:	4b02      	ldr	r3, [pc, #8]	; (801dc7c <SUBGRF_GetPacketType+0x10>)
 801dc72:	781b      	ldrb	r3, [r3, #0]
}
 801dc74:	4618      	mov	r0, r3
 801dc76:	46bd      	mov	sp, r7
 801dc78:	bc80      	pop	{r7}
 801dc7a:	4770      	bx	lr
 801dc7c:	200041e1 	.word	0x200041e1

0801dc80 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 801dc80:	b580      	push	{r7, lr}
 801dc82:	b084      	sub	sp, #16
 801dc84:	af00      	add	r7, sp, #0
 801dc86:	4603      	mov	r3, r0
 801dc88:	71fb      	strb	r3, [r7, #7]
 801dc8a:	460b      	mov	r3, r1
 801dc8c:	71bb      	strb	r3, [r7, #6]
 801dc8e:	4613      	mov	r3, r2
 801dc90:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 801dc92:	79fb      	ldrb	r3, [r7, #7]
 801dc94:	2b01      	cmp	r3, #1
 801dc96:	d124      	bne.n	801dce2 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 801dc98:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dc9c:	2b0f      	cmp	r3, #15
 801dc9e:	d106      	bne.n	801dcae <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 801dca0:	2301      	movs	r3, #1
 801dca2:	2201      	movs	r2, #1
 801dca4:	2100      	movs	r1, #0
 801dca6:	2006      	movs	r0, #6
 801dca8:	f7ff ff00 	bl	801daac <SUBGRF_SetPaConfig>
 801dcac:	e005      	b.n	801dcba <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 801dcae:	2301      	movs	r3, #1
 801dcb0:	2201      	movs	r2, #1
 801dcb2:	2100      	movs	r1, #0
 801dcb4:	2004      	movs	r0, #4
 801dcb6:	f7ff fef9 	bl	801daac <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 801dcba:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dcbe:	2b0d      	cmp	r3, #13
 801dcc0:	dd02      	ble.n	801dcc8 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801dcc2:	230e      	movs	r3, #14
 801dcc4:	71bb      	strb	r3, [r7, #6]
 801dcc6:	e006      	b.n	801dcd6 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 801dcc8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dccc:	f113 0f11 	cmn.w	r3, #17
 801dcd0:	da01      	bge.n	801dcd6 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801dcd2:	23ef      	movs	r3, #239	; 0xef
 801dcd4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801dcd6:	2118      	movs	r1, #24
 801dcd8:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801dcdc:	f000 fa50 	bl	801e180 <SUBGRF_WriteRegister>
 801dce0:	e025      	b.n	801dd2e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801dce2:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801dce6:	f000 fa5f 	bl	801e1a8 <SUBGRF_ReadRegister>
 801dcea:	4603      	mov	r3, r0
 801dcec:	f043 031e 	orr.w	r3, r3, #30
 801dcf0:	b2db      	uxtb	r3, r3
 801dcf2:	4619      	mov	r1, r3
 801dcf4:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801dcf8:	f000 fa42 	bl	801e180 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 801dcfc:	2301      	movs	r3, #1
 801dcfe:	2200      	movs	r2, #0
 801dd00:	2107      	movs	r1, #7
 801dd02:	2004      	movs	r0, #4
 801dd04:	f7ff fed2 	bl	801daac <SUBGRF_SetPaConfig>
        if( power > 22 )
 801dd08:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dd0c:	2b16      	cmp	r3, #22
 801dd0e:	dd02      	ble.n	801dd16 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 801dd10:	2316      	movs	r3, #22
 801dd12:	71bb      	strb	r3, [r7, #6]
 801dd14:	e006      	b.n	801dd24 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801dd16:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801dd1a:	f113 0f09 	cmn.w	r3, #9
 801dd1e:	da01      	bge.n	801dd24 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 801dd20:	23f7      	movs	r3, #247	; 0xf7
 801dd22:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801dd24:	2138      	movs	r1, #56	; 0x38
 801dd26:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801dd2a:	f000 fa29 	bl	801e180 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801dd2e:	79bb      	ldrb	r3, [r7, #6]
 801dd30:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801dd32:	797b      	ldrb	r3, [r7, #5]
 801dd34:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801dd36:	f107 030c 	add.w	r3, r7, #12
 801dd3a:	2202      	movs	r2, #2
 801dd3c:	4619      	mov	r1, r3
 801dd3e:	208e      	movs	r0, #142	; 0x8e
 801dd40:	f000 face 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801dd44:	bf00      	nop
 801dd46:	3710      	adds	r7, #16
 801dd48:	46bd      	mov	sp, r7
 801dd4a:	bd80      	pop	{r7, pc}

0801dd4c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801dd4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801dd50:	b086      	sub	sp, #24
 801dd52:	af00      	add	r7, sp, #0
 801dd54:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801dd56:	2300      	movs	r3, #0
 801dd58:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801dd5a:	4a61      	ldr	r2, [pc, #388]	; (801dee0 <SUBGRF_SetModulationParams+0x194>)
 801dd5c:	f107 0308 	add.w	r3, r7, #8
 801dd60:	e892 0003 	ldmia.w	r2, {r0, r1}
 801dd64:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801dd68:	687b      	ldr	r3, [r7, #4]
 801dd6a:	781a      	ldrb	r2, [r3, #0]
 801dd6c:	4b5d      	ldr	r3, [pc, #372]	; (801dee4 <SUBGRF_SetModulationParams+0x198>)
 801dd6e:	781b      	ldrb	r3, [r3, #0]
 801dd70:	429a      	cmp	r2, r3
 801dd72:	d004      	beq.n	801dd7e <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801dd74:	687b      	ldr	r3, [r7, #4]
 801dd76:	781b      	ldrb	r3, [r3, #0]
 801dd78:	4618      	mov	r0, r3
 801dd7a:	f7ff ff5b 	bl	801dc34 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801dd7e:	687b      	ldr	r3, [r7, #4]
 801dd80:	781b      	ldrb	r3, [r3, #0]
 801dd82:	2b03      	cmp	r3, #3
 801dd84:	f200 80a5 	bhi.w	801ded2 <SUBGRF_SetModulationParams+0x186>
 801dd88:	a201      	add	r2, pc, #4	; (adr r2, 801dd90 <SUBGRF_SetModulationParams+0x44>)
 801dd8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dd8e:	bf00      	nop
 801dd90:	0801dda1 	.word	0x0801dda1
 801dd94:	0801de61 	.word	0x0801de61
 801dd98:	0801de23 	.word	0x0801de23
 801dd9c:	0801de8f 	.word	0x0801de8f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801dda0:	2308      	movs	r3, #8
 801dda2:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801dda4:	687b      	ldr	r3, [r7, #4]
 801dda6:	685b      	ldr	r3, [r3, #4]
 801dda8:	4a4f      	ldr	r2, [pc, #316]	; (801dee8 <SUBGRF_SetModulationParams+0x19c>)
 801ddaa:	fbb2 f3f3 	udiv	r3, r2, r3
 801ddae:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801ddb0:	697b      	ldr	r3, [r7, #20]
 801ddb2:	0c1b      	lsrs	r3, r3, #16
 801ddb4:	b2db      	uxtb	r3, r3
 801ddb6:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801ddb8:	697b      	ldr	r3, [r7, #20]
 801ddba:	0a1b      	lsrs	r3, r3, #8
 801ddbc:	b2db      	uxtb	r3, r3
 801ddbe:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801ddc0:	697b      	ldr	r3, [r7, #20]
 801ddc2:	b2db      	uxtb	r3, r3
 801ddc4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801ddc6:	687b      	ldr	r3, [r7, #4]
 801ddc8:	7b1b      	ldrb	r3, [r3, #12]
 801ddca:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801ddcc:	687b      	ldr	r3, [r7, #4]
 801ddce:	7b5b      	ldrb	r3, [r3, #13]
 801ddd0:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801ddd2:	687b      	ldr	r3, [r7, #4]
 801ddd4:	689b      	ldr	r3, [r3, #8]
 801ddd6:	2200      	movs	r2, #0
 801ddd8:	461c      	mov	r4, r3
 801ddda:	4615      	mov	r5, r2
 801dddc:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801dde0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801dde4:	4a41      	ldr	r2, [pc, #260]	; (801deec <SUBGRF_SetModulationParams+0x1a0>)
 801dde6:	f04f 0300 	mov.w	r3, #0
 801ddea:	4640      	mov	r0, r8
 801ddec:	4649      	mov	r1, r9
 801ddee:	f7e2 fd49 	bl	8000884 <__aeabi_uldivmod>
 801ddf2:	4602      	mov	r2, r0
 801ddf4:	460b      	mov	r3, r1
 801ddf6:	4613      	mov	r3, r2
 801ddf8:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801ddfa:	697b      	ldr	r3, [r7, #20]
 801ddfc:	0c1b      	lsrs	r3, r3, #16
 801ddfe:	b2db      	uxtb	r3, r3
 801de00:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801de02:	697b      	ldr	r3, [r7, #20]
 801de04:	0a1b      	lsrs	r3, r3, #8
 801de06:	b2db      	uxtb	r3, r3
 801de08:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801de0a:	697b      	ldr	r3, [r7, #20]
 801de0c:	b2db      	uxtb	r3, r3
 801de0e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801de10:	7cfb      	ldrb	r3, [r7, #19]
 801de12:	b29a      	uxth	r2, r3
 801de14:	f107 0308 	add.w	r3, r7, #8
 801de18:	4619      	mov	r1, r3
 801de1a:	208b      	movs	r0, #139	; 0x8b
 801de1c:	f000 fa60 	bl	801e2e0 <SUBGRF_WriteCommand>
        break;
 801de20:	e058      	b.n	801ded4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801de22:	2304      	movs	r3, #4
 801de24:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801de26:	687b      	ldr	r3, [r7, #4]
 801de28:	691b      	ldr	r3, [r3, #16]
 801de2a:	4a2f      	ldr	r2, [pc, #188]	; (801dee8 <SUBGRF_SetModulationParams+0x19c>)
 801de2c:	fbb2 f3f3 	udiv	r3, r2, r3
 801de30:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801de32:	697b      	ldr	r3, [r7, #20]
 801de34:	0c1b      	lsrs	r3, r3, #16
 801de36:	b2db      	uxtb	r3, r3
 801de38:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801de3a:	697b      	ldr	r3, [r7, #20]
 801de3c:	0a1b      	lsrs	r3, r3, #8
 801de3e:	b2db      	uxtb	r3, r3
 801de40:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801de42:	697b      	ldr	r3, [r7, #20]
 801de44:	b2db      	uxtb	r3, r3
 801de46:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801de48:	687b      	ldr	r3, [r7, #4]
 801de4a:	7d1b      	ldrb	r3, [r3, #20]
 801de4c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801de4e:	7cfb      	ldrb	r3, [r7, #19]
 801de50:	b29a      	uxth	r2, r3
 801de52:	f107 0308 	add.w	r3, r7, #8
 801de56:	4619      	mov	r1, r3
 801de58:	208b      	movs	r0, #139	; 0x8b
 801de5a:	f000 fa41 	bl	801e2e0 <SUBGRF_WriteCommand>
        break;
 801de5e:	e039      	b.n	801ded4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801de60:	2304      	movs	r3, #4
 801de62:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801de64:	687b      	ldr	r3, [r7, #4]
 801de66:	7e1b      	ldrb	r3, [r3, #24]
 801de68:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801de6a:	687b      	ldr	r3, [r7, #4]
 801de6c:	7e5b      	ldrb	r3, [r3, #25]
 801de6e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801de70:	687b      	ldr	r3, [r7, #4]
 801de72:	7e9b      	ldrb	r3, [r3, #26]
 801de74:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801de76:	687b      	ldr	r3, [r7, #4]
 801de78:	7edb      	ldrb	r3, [r3, #27]
 801de7a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801de7c:	7cfb      	ldrb	r3, [r7, #19]
 801de7e:	b29a      	uxth	r2, r3
 801de80:	f107 0308 	add.w	r3, r7, #8
 801de84:	4619      	mov	r1, r3
 801de86:	208b      	movs	r0, #139	; 0x8b
 801de88:	f000 fa2a 	bl	801e2e0 <SUBGRF_WriteCommand>

        break;
 801de8c:	e022      	b.n	801ded4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801de8e:	2305      	movs	r3, #5
 801de90:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801de92:	687b      	ldr	r3, [r7, #4]
 801de94:	685b      	ldr	r3, [r3, #4]
 801de96:	4a14      	ldr	r2, [pc, #80]	; (801dee8 <SUBGRF_SetModulationParams+0x19c>)
 801de98:	fbb2 f3f3 	udiv	r3, r2, r3
 801de9c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801de9e:	697b      	ldr	r3, [r7, #20]
 801dea0:	0c1b      	lsrs	r3, r3, #16
 801dea2:	b2db      	uxtb	r3, r3
 801dea4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801dea6:	697b      	ldr	r3, [r7, #20]
 801dea8:	0a1b      	lsrs	r3, r3, #8
 801deaa:	b2db      	uxtb	r3, r3
 801deac:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801deae:	697b      	ldr	r3, [r7, #20]
 801deb0:	b2db      	uxtb	r3, r3
 801deb2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801deb4:	687b      	ldr	r3, [r7, #4]
 801deb6:	7b1b      	ldrb	r3, [r3, #12]
 801deb8:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801deba:	687b      	ldr	r3, [r7, #4]
 801debc:	7b5b      	ldrb	r3, [r3, #13]
 801debe:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801dec0:	7cfb      	ldrb	r3, [r7, #19]
 801dec2:	b29a      	uxth	r2, r3
 801dec4:	f107 0308 	add.w	r3, r7, #8
 801dec8:	4619      	mov	r1, r3
 801deca:	208b      	movs	r0, #139	; 0x8b
 801decc:	f000 fa08 	bl	801e2e0 <SUBGRF_WriteCommand>
        break;
 801ded0:	e000      	b.n	801ded4 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801ded2:	bf00      	nop
    }
}
 801ded4:	bf00      	nop
 801ded6:	3718      	adds	r7, #24
 801ded8:	46bd      	mov	sp, r7
 801deda:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801dede:	bf00      	nop
 801dee0:	080229f0 	.word	0x080229f0
 801dee4:	200041e1 	.word	0x200041e1
 801dee8:	3d090000 	.word	0x3d090000
 801deec:	01e84800 	.word	0x01e84800

0801def0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801def0:	b580      	push	{r7, lr}
 801def2:	b086      	sub	sp, #24
 801def4:	af00      	add	r7, sp, #0
 801def6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801def8:	2300      	movs	r3, #0
 801defa:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801defc:	4a48      	ldr	r2, [pc, #288]	; (801e020 <SUBGRF_SetPacketParams+0x130>)
 801defe:	f107 030c 	add.w	r3, r7, #12
 801df02:	ca07      	ldmia	r2, {r0, r1, r2}
 801df04:	c303      	stmia	r3!, {r0, r1}
 801df06:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801df08:	687b      	ldr	r3, [r7, #4]
 801df0a:	781a      	ldrb	r2, [r3, #0]
 801df0c:	4b45      	ldr	r3, [pc, #276]	; (801e024 <SUBGRF_SetPacketParams+0x134>)
 801df0e:	781b      	ldrb	r3, [r3, #0]
 801df10:	429a      	cmp	r2, r3
 801df12:	d004      	beq.n	801df1e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801df14:	687b      	ldr	r3, [r7, #4]
 801df16:	781b      	ldrb	r3, [r3, #0]
 801df18:	4618      	mov	r0, r3
 801df1a:	f7ff fe8b 	bl	801dc34 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801df1e:	687b      	ldr	r3, [r7, #4]
 801df20:	781b      	ldrb	r3, [r3, #0]
 801df22:	2b03      	cmp	r3, #3
 801df24:	d878      	bhi.n	801e018 <SUBGRF_SetPacketParams+0x128>
 801df26:	a201      	add	r2, pc, #4	; (adr r2, 801df2c <SUBGRF_SetPacketParams+0x3c>)
 801df28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801df2c:	0801df3d 	.word	0x0801df3d
 801df30:	0801dfcd 	.word	0x0801dfcd
 801df34:	0801dfc1 	.word	0x0801dfc1
 801df38:	0801df3d 	.word	0x0801df3d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801df3c:	687b      	ldr	r3, [r7, #4]
 801df3e:	7a5b      	ldrb	r3, [r3, #9]
 801df40:	2bf1      	cmp	r3, #241	; 0xf1
 801df42:	d10a      	bne.n	801df5a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801df44:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801df48:	f7ff fb16 	bl	801d578 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801df4c:	f248 0005 	movw	r0, #32773	; 0x8005
 801df50:	f7ff fb32 	bl	801d5b8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801df54:	2302      	movs	r3, #2
 801df56:	75bb      	strb	r3, [r7, #22]
 801df58:	e011      	b.n	801df7e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801df5a:	687b      	ldr	r3, [r7, #4]
 801df5c:	7a5b      	ldrb	r3, [r3, #9]
 801df5e:	2bf2      	cmp	r3, #242	; 0xf2
 801df60:	d10a      	bne.n	801df78 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801df62:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801df66:	f7ff fb07 	bl	801d578 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801df6a:	f241 0021 	movw	r0, #4129	; 0x1021
 801df6e:	f7ff fb23 	bl	801d5b8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801df72:	2306      	movs	r3, #6
 801df74:	75bb      	strb	r3, [r7, #22]
 801df76:	e002      	b.n	801df7e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801df78:	687b      	ldr	r3, [r7, #4]
 801df7a:	7a5b      	ldrb	r3, [r3, #9]
 801df7c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801df7e:	2309      	movs	r3, #9
 801df80:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801df82:	687b      	ldr	r3, [r7, #4]
 801df84:	885b      	ldrh	r3, [r3, #2]
 801df86:	0a1b      	lsrs	r3, r3, #8
 801df88:	b29b      	uxth	r3, r3
 801df8a:	b2db      	uxtb	r3, r3
 801df8c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801df8e:	687b      	ldr	r3, [r7, #4]
 801df90:	885b      	ldrh	r3, [r3, #2]
 801df92:	b2db      	uxtb	r3, r3
 801df94:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801df96:	687b      	ldr	r3, [r7, #4]
 801df98:	791b      	ldrb	r3, [r3, #4]
 801df9a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801df9c:	687b      	ldr	r3, [r7, #4]
 801df9e:	795b      	ldrb	r3, [r3, #5]
 801dfa0:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801dfa2:	687b      	ldr	r3, [r7, #4]
 801dfa4:	799b      	ldrb	r3, [r3, #6]
 801dfa6:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801dfa8:	687b      	ldr	r3, [r7, #4]
 801dfaa:	79db      	ldrb	r3, [r3, #7]
 801dfac:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801dfae:	687b      	ldr	r3, [r7, #4]
 801dfb0:	7a1b      	ldrb	r3, [r3, #8]
 801dfb2:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801dfb4:	7dbb      	ldrb	r3, [r7, #22]
 801dfb6:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801dfb8:	687b      	ldr	r3, [r7, #4]
 801dfba:	7a9b      	ldrb	r3, [r3, #10]
 801dfbc:	753b      	strb	r3, [r7, #20]
        break;
 801dfbe:	e022      	b.n	801e006 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801dfc0:	2301      	movs	r3, #1
 801dfc2:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801dfc4:	687b      	ldr	r3, [r7, #4]
 801dfc6:	7b1b      	ldrb	r3, [r3, #12]
 801dfc8:	733b      	strb	r3, [r7, #12]
        break;
 801dfca:	e01c      	b.n	801e006 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801dfcc:	2306      	movs	r3, #6
 801dfce:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801dfd0:	687b      	ldr	r3, [r7, #4]
 801dfd2:	89db      	ldrh	r3, [r3, #14]
 801dfd4:	0a1b      	lsrs	r3, r3, #8
 801dfd6:	b29b      	uxth	r3, r3
 801dfd8:	b2db      	uxtb	r3, r3
 801dfda:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801dfdc:	687b      	ldr	r3, [r7, #4]
 801dfde:	89db      	ldrh	r3, [r3, #14]
 801dfe0:	b2db      	uxtb	r3, r3
 801dfe2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801dfe4:	687b      	ldr	r3, [r7, #4]
 801dfe6:	7c1a      	ldrb	r2, [r3, #16]
 801dfe8:	4b0f      	ldr	r3, [pc, #60]	; (801e028 <SUBGRF_SetPacketParams+0x138>)
 801dfea:	4611      	mov	r1, r2
 801dfec:	7019      	strb	r1, [r3, #0]
 801dfee:	4613      	mov	r3, r2
 801dff0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801dff2:	687b      	ldr	r3, [r7, #4]
 801dff4:	7c5b      	ldrb	r3, [r3, #17]
 801dff6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801dff8:	687b      	ldr	r3, [r7, #4]
 801dffa:	7c9b      	ldrb	r3, [r3, #18]
 801dffc:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801dffe:	687b      	ldr	r3, [r7, #4]
 801e000:	7cdb      	ldrb	r3, [r3, #19]
 801e002:	747b      	strb	r3, [r7, #17]
        break;
 801e004:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801e006:	7dfb      	ldrb	r3, [r7, #23]
 801e008:	b29a      	uxth	r2, r3
 801e00a:	f107 030c 	add.w	r3, r7, #12
 801e00e:	4619      	mov	r1, r3
 801e010:	208c      	movs	r0, #140	; 0x8c
 801e012:	f000 f965 	bl	801e2e0 <SUBGRF_WriteCommand>
 801e016:	e000      	b.n	801e01a <SUBGRF_SetPacketParams+0x12a>
        return;
 801e018:	bf00      	nop
}
 801e01a:	3718      	adds	r7, #24
 801e01c:	46bd      	mov	sp, r7
 801e01e:	bd80      	pop	{r7, pc}
 801e020:	080229f8 	.word	0x080229f8
 801e024:	200041e1 	.word	0x200041e1
 801e028:	200041e2 	.word	0x200041e2

0801e02c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801e02c:	b580      	push	{r7, lr}
 801e02e:	b084      	sub	sp, #16
 801e030:	af00      	add	r7, sp, #0
 801e032:	4603      	mov	r3, r0
 801e034:	460a      	mov	r2, r1
 801e036:	71fb      	strb	r3, [r7, #7]
 801e038:	4613      	mov	r3, r2
 801e03a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801e03c:	79fb      	ldrb	r3, [r7, #7]
 801e03e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801e040:	79bb      	ldrb	r3, [r7, #6]
 801e042:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801e044:	f107 030c 	add.w	r3, r7, #12
 801e048:	2202      	movs	r2, #2
 801e04a:	4619      	mov	r1, r3
 801e04c:	208f      	movs	r0, #143	; 0x8f
 801e04e:	f000 f947 	bl	801e2e0 <SUBGRF_WriteCommand>
}
 801e052:	bf00      	nop
 801e054:	3710      	adds	r7, #16
 801e056:	46bd      	mov	sp, r7
 801e058:	bd80      	pop	{r7, pc}

0801e05a <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801e05a:	b580      	push	{r7, lr}
 801e05c:	b082      	sub	sp, #8
 801e05e:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801e060:	2300      	movs	r3, #0
 801e062:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801e064:	1d3b      	adds	r3, r7, #4
 801e066:	2201      	movs	r2, #1
 801e068:	4619      	mov	r1, r3
 801e06a:	2015      	movs	r0, #21
 801e06c:	f000 f95a 	bl	801e324 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801e070:	793b      	ldrb	r3, [r7, #4]
 801e072:	425b      	negs	r3, r3
 801e074:	105b      	asrs	r3, r3, #1
 801e076:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801e078:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801e07c:	4618      	mov	r0, r3
 801e07e:	3708      	adds	r7, #8
 801e080:	46bd      	mov	sp, r7
 801e082:	bd80      	pop	{r7, pc}

0801e084 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801e084:	b580      	push	{r7, lr}
 801e086:	b084      	sub	sp, #16
 801e088:	af00      	add	r7, sp, #0
 801e08a:	6078      	str	r0, [r7, #4]
 801e08c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801e08e:	f107 030c 	add.w	r3, r7, #12
 801e092:	2202      	movs	r2, #2
 801e094:	4619      	mov	r1, r3
 801e096:	2013      	movs	r0, #19
 801e098:	f000 f944 	bl	801e324 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801e09c:	f7ff fde6 	bl	801dc6c <SUBGRF_GetPacketType>
 801e0a0:	4603      	mov	r3, r0
 801e0a2:	2b01      	cmp	r3, #1
 801e0a4:	d10d      	bne.n	801e0c2 <SUBGRF_GetRxBufferStatus+0x3e>
 801e0a6:	4b0c      	ldr	r3, [pc, #48]	; (801e0d8 <SUBGRF_GetRxBufferStatus+0x54>)
 801e0a8:	781b      	ldrb	r3, [r3, #0]
 801e0aa:	b2db      	uxtb	r3, r3
 801e0ac:	2b01      	cmp	r3, #1
 801e0ae:	d108      	bne.n	801e0c2 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801e0b0:	f240 7002 	movw	r0, #1794	; 0x702
 801e0b4:	f000 f878 	bl	801e1a8 <SUBGRF_ReadRegister>
 801e0b8:	4603      	mov	r3, r0
 801e0ba:	461a      	mov	r2, r3
 801e0bc:	687b      	ldr	r3, [r7, #4]
 801e0be:	701a      	strb	r2, [r3, #0]
 801e0c0:	e002      	b.n	801e0c8 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801e0c2:	7b3a      	ldrb	r2, [r7, #12]
 801e0c4:	687b      	ldr	r3, [r7, #4]
 801e0c6:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801e0c8:	7b7a      	ldrb	r2, [r7, #13]
 801e0ca:	683b      	ldr	r3, [r7, #0]
 801e0cc:	701a      	strb	r2, [r3, #0]
}
 801e0ce:	bf00      	nop
 801e0d0:	3710      	adds	r7, #16
 801e0d2:	46bd      	mov	sp, r7
 801e0d4:	bd80      	pop	{r7, pc}
 801e0d6:	bf00      	nop
 801e0d8:	200041e2 	.word	0x200041e2

0801e0dc <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801e0dc:	b580      	push	{r7, lr}
 801e0de:	b084      	sub	sp, #16
 801e0e0:	af00      	add	r7, sp, #0
 801e0e2:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801e0e4:	f107 030c 	add.w	r3, r7, #12
 801e0e8:	2203      	movs	r2, #3
 801e0ea:	4619      	mov	r1, r3
 801e0ec:	2014      	movs	r0, #20
 801e0ee:	f000 f919 	bl	801e324 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801e0f2:	f7ff fdbb 	bl	801dc6c <SUBGRF_GetPacketType>
 801e0f6:	4603      	mov	r3, r0
 801e0f8:	461a      	mov	r2, r3
 801e0fa:	687b      	ldr	r3, [r7, #4]
 801e0fc:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801e0fe:	687b      	ldr	r3, [r7, #4]
 801e100:	781b      	ldrb	r3, [r3, #0]
 801e102:	2b00      	cmp	r3, #0
 801e104:	d002      	beq.n	801e10c <SUBGRF_GetPacketStatus+0x30>
 801e106:	2b01      	cmp	r3, #1
 801e108:	d013      	beq.n	801e132 <SUBGRF_GetPacketStatus+0x56>
 801e10a:	e02a      	b.n	801e162 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801e10c:	7b3a      	ldrb	r2, [r7, #12]
 801e10e:	687b      	ldr	r3, [r7, #4]
 801e110:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801e112:	7b7b      	ldrb	r3, [r7, #13]
 801e114:	425b      	negs	r3, r3
 801e116:	105b      	asrs	r3, r3, #1
 801e118:	b25a      	sxtb	r2, r3
 801e11a:	687b      	ldr	r3, [r7, #4]
 801e11c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801e11e:	7bbb      	ldrb	r3, [r7, #14]
 801e120:	425b      	negs	r3, r3
 801e122:	105b      	asrs	r3, r3, #1
 801e124:	b25a      	sxtb	r2, r3
 801e126:	687b      	ldr	r3, [r7, #4]
 801e128:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801e12a:	687b      	ldr	r3, [r7, #4]
 801e12c:	2200      	movs	r2, #0
 801e12e:	609a      	str	r2, [r3, #8]
            break;
 801e130:	e020      	b.n	801e174 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801e132:	7b3b      	ldrb	r3, [r7, #12]
 801e134:	425b      	negs	r3, r3
 801e136:	105b      	asrs	r3, r3, #1
 801e138:	b25a      	sxtb	r2, r3
 801e13a:	687b      	ldr	r3, [r7, #4]
 801e13c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801e13e:	7b7b      	ldrb	r3, [r7, #13]
 801e140:	b25b      	sxtb	r3, r3
 801e142:	3302      	adds	r3, #2
 801e144:	109b      	asrs	r3, r3, #2
 801e146:	b25a      	sxtb	r2, r3
 801e148:	687b      	ldr	r3, [r7, #4]
 801e14a:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801e14c:	7bbb      	ldrb	r3, [r7, #14]
 801e14e:	425b      	negs	r3, r3
 801e150:	105b      	asrs	r3, r3, #1
 801e152:	b25a      	sxtb	r2, r3
 801e154:	687b      	ldr	r3, [r7, #4]
 801e156:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801e158:	4b08      	ldr	r3, [pc, #32]	; (801e17c <SUBGRF_GetPacketStatus+0xa0>)
 801e15a:	681a      	ldr	r2, [r3, #0]
 801e15c:	687b      	ldr	r3, [r7, #4]
 801e15e:	611a      	str	r2, [r3, #16]
            break;
 801e160:	e008      	b.n	801e174 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801e162:	2214      	movs	r2, #20
 801e164:	2100      	movs	r1, #0
 801e166:	6878      	ldr	r0, [r7, #4]
 801e168:	f000 fe7d 	bl	801ee66 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801e16c:	687b      	ldr	r3, [r7, #4]
 801e16e:	220f      	movs	r2, #15
 801e170:	701a      	strb	r2, [r3, #0]
            break;
 801e172:	bf00      	nop
    }
}
 801e174:	bf00      	nop
 801e176:	3710      	adds	r7, #16
 801e178:	46bd      	mov	sp, r7
 801e17a:	bd80      	pop	{r7, pc}
 801e17c:	200041e4 	.word	0x200041e4

0801e180 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801e180:	b580      	push	{r7, lr}
 801e182:	b082      	sub	sp, #8
 801e184:	af00      	add	r7, sp, #0
 801e186:	4603      	mov	r3, r0
 801e188:	460a      	mov	r2, r1
 801e18a:	80fb      	strh	r3, [r7, #6]
 801e18c:	4613      	mov	r3, r2
 801e18e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801e190:	1d7a      	adds	r2, r7, #5
 801e192:	88f9      	ldrh	r1, [r7, #6]
 801e194:	2301      	movs	r3, #1
 801e196:	4803      	ldr	r0, [pc, #12]	; (801e1a4 <SUBGRF_WriteRegister+0x24>)
 801e198:	f7e8 fdf8 	bl	8006d8c <HAL_SUBGHZ_WriteRegisters>
}
 801e19c:	bf00      	nop
 801e19e:	3708      	adds	r7, #8
 801e1a0:	46bd      	mov	sp, r7
 801e1a2:	bd80      	pop	{r7, pc}
 801e1a4:	20000a74 	.word	0x20000a74

0801e1a8 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801e1a8:	b580      	push	{r7, lr}
 801e1aa:	b084      	sub	sp, #16
 801e1ac:	af00      	add	r7, sp, #0
 801e1ae:	4603      	mov	r3, r0
 801e1b0:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801e1b2:	f107 020f 	add.w	r2, r7, #15
 801e1b6:	88f9      	ldrh	r1, [r7, #6]
 801e1b8:	2301      	movs	r3, #1
 801e1ba:	4804      	ldr	r0, [pc, #16]	; (801e1cc <SUBGRF_ReadRegister+0x24>)
 801e1bc:	f7e8 fe45 	bl	8006e4a <HAL_SUBGHZ_ReadRegisters>
    return data;
 801e1c0:	7bfb      	ldrb	r3, [r7, #15]
}
 801e1c2:	4618      	mov	r0, r3
 801e1c4:	3710      	adds	r7, #16
 801e1c6:	46bd      	mov	sp, r7
 801e1c8:	bd80      	pop	{r7, pc}
 801e1ca:	bf00      	nop
 801e1cc:	20000a74 	.word	0x20000a74

0801e1d0 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801e1d0:	b580      	push	{r7, lr}
 801e1d2:	b086      	sub	sp, #24
 801e1d4:	af00      	add	r7, sp, #0
 801e1d6:	4603      	mov	r3, r0
 801e1d8:	6039      	str	r1, [r7, #0]
 801e1da:	80fb      	strh	r3, [r7, #6]
 801e1dc:	4613      	mov	r3, r2
 801e1de:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e1e0:	f3ef 8310 	mrs	r3, PRIMASK
 801e1e4:	60fb      	str	r3, [r7, #12]
  return(result);
 801e1e6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e1e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e1ea:	b672      	cpsid	i
}
 801e1ec:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801e1ee:	88bb      	ldrh	r3, [r7, #4]
 801e1f0:	88f9      	ldrh	r1, [r7, #6]
 801e1f2:	683a      	ldr	r2, [r7, #0]
 801e1f4:	4806      	ldr	r0, [pc, #24]	; (801e210 <SUBGRF_WriteRegisters+0x40>)
 801e1f6:	f7e8 fdc9 	bl	8006d8c <HAL_SUBGHZ_WriteRegisters>
 801e1fa:	697b      	ldr	r3, [r7, #20]
 801e1fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e1fe:	693b      	ldr	r3, [r7, #16]
 801e200:	f383 8810 	msr	PRIMASK, r3
}
 801e204:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e206:	bf00      	nop
 801e208:	3718      	adds	r7, #24
 801e20a:	46bd      	mov	sp, r7
 801e20c:	bd80      	pop	{r7, pc}
 801e20e:	bf00      	nop
 801e210:	20000a74 	.word	0x20000a74

0801e214 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801e214:	b580      	push	{r7, lr}
 801e216:	b086      	sub	sp, #24
 801e218:	af00      	add	r7, sp, #0
 801e21a:	4603      	mov	r3, r0
 801e21c:	6039      	str	r1, [r7, #0]
 801e21e:	80fb      	strh	r3, [r7, #6]
 801e220:	4613      	mov	r3, r2
 801e222:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e224:	f3ef 8310 	mrs	r3, PRIMASK
 801e228:	60fb      	str	r3, [r7, #12]
  return(result);
 801e22a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e22c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e22e:	b672      	cpsid	i
}
 801e230:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801e232:	88bb      	ldrh	r3, [r7, #4]
 801e234:	88f9      	ldrh	r1, [r7, #6]
 801e236:	683a      	ldr	r2, [r7, #0]
 801e238:	4806      	ldr	r0, [pc, #24]	; (801e254 <SUBGRF_ReadRegisters+0x40>)
 801e23a:	f7e8 fe06 	bl	8006e4a <HAL_SUBGHZ_ReadRegisters>
 801e23e:	697b      	ldr	r3, [r7, #20]
 801e240:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e242:	693b      	ldr	r3, [r7, #16]
 801e244:	f383 8810 	msr	PRIMASK, r3
}
 801e248:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e24a:	bf00      	nop
 801e24c:	3718      	adds	r7, #24
 801e24e:	46bd      	mov	sp, r7
 801e250:	bd80      	pop	{r7, pc}
 801e252:	bf00      	nop
 801e254:	20000a74 	.word	0x20000a74

0801e258 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801e258:	b580      	push	{r7, lr}
 801e25a:	b086      	sub	sp, #24
 801e25c:	af00      	add	r7, sp, #0
 801e25e:	4603      	mov	r3, r0
 801e260:	6039      	str	r1, [r7, #0]
 801e262:	71fb      	strb	r3, [r7, #7]
 801e264:	4613      	mov	r3, r2
 801e266:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e268:	f3ef 8310 	mrs	r3, PRIMASK
 801e26c:	60fb      	str	r3, [r7, #12]
  return(result);
 801e26e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e270:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e272:	b672      	cpsid	i
}
 801e274:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801e276:	79bb      	ldrb	r3, [r7, #6]
 801e278:	b29b      	uxth	r3, r3
 801e27a:	79f9      	ldrb	r1, [r7, #7]
 801e27c:	683a      	ldr	r2, [r7, #0]
 801e27e:	4806      	ldr	r0, [pc, #24]	; (801e298 <SUBGRF_WriteBuffer+0x40>)
 801e280:	f7e8 fef7 	bl	8007072 <HAL_SUBGHZ_WriteBuffer>
 801e284:	697b      	ldr	r3, [r7, #20]
 801e286:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e288:	693b      	ldr	r3, [r7, #16]
 801e28a:	f383 8810 	msr	PRIMASK, r3
}
 801e28e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e290:	bf00      	nop
 801e292:	3718      	adds	r7, #24
 801e294:	46bd      	mov	sp, r7
 801e296:	bd80      	pop	{r7, pc}
 801e298:	20000a74 	.word	0x20000a74

0801e29c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801e29c:	b580      	push	{r7, lr}
 801e29e:	b086      	sub	sp, #24
 801e2a0:	af00      	add	r7, sp, #0
 801e2a2:	4603      	mov	r3, r0
 801e2a4:	6039      	str	r1, [r7, #0]
 801e2a6:	71fb      	strb	r3, [r7, #7]
 801e2a8:	4613      	mov	r3, r2
 801e2aa:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e2ac:	f3ef 8310 	mrs	r3, PRIMASK
 801e2b0:	60fb      	str	r3, [r7, #12]
  return(result);
 801e2b2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e2b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e2b6:	b672      	cpsid	i
}
 801e2b8:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801e2ba:	79bb      	ldrb	r3, [r7, #6]
 801e2bc:	b29b      	uxth	r3, r3
 801e2be:	79f9      	ldrb	r1, [r7, #7]
 801e2c0:	683a      	ldr	r2, [r7, #0]
 801e2c2:	4806      	ldr	r0, [pc, #24]	; (801e2dc <SUBGRF_ReadBuffer+0x40>)
 801e2c4:	f7e8 ff28 	bl	8007118 <HAL_SUBGHZ_ReadBuffer>
 801e2c8:	697b      	ldr	r3, [r7, #20]
 801e2ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e2cc:	693b      	ldr	r3, [r7, #16]
 801e2ce:	f383 8810 	msr	PRIMASK, r3
}
 801e2d2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e2d4:	bf00      	nop
 801e2d6:	3718      	adds	r7, #24
 801e2d8:	46bd      	mov	sp, r7
 801e2da:	bd80      	pop	{r7, pc}
 801e2dc:	20000a74 	.word	0x20000a74

0801e2e0 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e2e0:	b580      	push	{r7, lr}
 801e2e2:	b086      	sub	sp, #24
 801e2e4:	af00      	add	r7, sp, #0
 801e2e6:	4603      	mov	r3, r0
 801e2e8:	6039      	str	r1, [r7, #0]
 801e2ea:	71fb      	strb	r3, [r7, #7]
 801e2ec:	4613      	mov	r3, r2
 801e2ee:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e2f0:	f3ef 8310 	mrs	r3, PRIMASK
 801e2f4:	60fb      	str	r3, [r7, #12]
  return(result);
 801e2f6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e2f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e2fa:	b672      	cpsid	i
}
 801e2fc:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801e2fe:	88bb      	ldrh	r3, [r7, #4]
 801e300:	79f9      	ldrb	r1, [r7, #7]
 801e302:	683a      	ldr	r2, [r7, #0]
 801e304:	4806      	ldr	r0, [pc, #24]	; (801e320 <SUBGRF_WriteCommand+0x40>)
 801e306:	f7e8 fe01 	bl	8006f0c <HAL_SUBGHZ_ExecSetCmd>
 801e30a:	697b      	ldr	r3, [r7, #20]
 801e30c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e30e:	693b      	ldr	r3, [r7, #16]
 801e310:	f383 8810 	msr	PRIMASK, r3
}
 801e314:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e316:	bf00      	nop
 801e318:	3718      	adds	r7, #24
 801e31a:	46bd      	mov	sp, r7
 801e31c:	bd80      	pop	{r7, pc}
 801e31e:	bf00      	nop
 801e320:	20000a74 	.word	0x20000a74

0801e324 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e324:	b580      	push	{r7, lr}
 801e326:	b086      	sub	sp, #24
 801e328:	af00      	add	r7, sp, #0
 801e32a:	4603      	mov	r3, r0
 801e32c:	6039      	str	r1, [r7, #0]
 801e32e:	71fb      	strb	r3, [r7, #7]
 801e330:	4613      	mov	r3, r2
 801e332:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e334:	f3ef 8310 	mrs	r3, PRIMASK
 801e338:	60fb      	str	r3, [r7, #12]
  return(result);
 801e33a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e33c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e33e:	b672      	cpsid	i
}
 801e340:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801e342:	88bb      	ldrh	r3, [r7, #4]
 801e344:	79f9      	ldrb	r1, [r7, #7]
 801e346:	683a      	ldr	r2, [r7, #0]
 801e348:	4806      	ldr	r0, [pc, #24]	; (801e364 <SUBGRF_ReadCommand+0x40>)
 801e34a:	f7e8 fe3e 	bl	8006fca <HAL_SUBGHZ_ExecGetCmd>
 801e34e:	697b      	ldr	r3, [r7, #20]
 801e350:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e352:	693b      	ldr	r3, [r7, #16]
 801e354:	f383 8810 	msr	PRIMASK, r3
}
 801e358:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e35a:	bf00      	nop
 801e35c:	3718      	adds	r7, #24
 801e35e:	46bd      	mov	sp, r7
 801e360:	bd80      	pop	{r7, pc}
 801e362:	bf00      	nop
 801e364:	20000a74 	.word	0x20000a74

0801e368 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801e368:	b580      	push	{r7, lr}
 801e36a:	b084      	sub	sp, #16
 801e36c:	af00      	add	r7, sp, #0
 801e36e:	4603      	mov	r3, r0
 801e370:	460a      	mov	r2, r1
 801e372:	71fb      	strb	r3, [r7, #7]
 801e374:	4613      	mov	r3, r2
 801e376:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801e378:	2301      	movs	r3, #1
 801e37a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801e37c:	79bb      	ldrb	r3, [r7, #6]
 801e37e:	2b01      	cmp	r3, #1
 801e380:	d10d      	bne.n	801e39e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801e382:	79fb      	ldrb	r3, [r7, #7]
 801e384:	2b01      	cmp	r3, #1
 801e386:	d104      	bne.n	801e392 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801e388:	2302      	movs	r3, #2
 801e38a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801e38c:	2004      	movs	r0, #4
 801e38e:	f000 f8df 	bl	801e550 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801e392:	79fb      	ldrb	r3, [r7, #7]
 801e394:	2b02      	cmp	r3, #2
 801e396:	d107      	bne.n	801e3a8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801e398:	2303      	movs	r3, #3
 801e39a:	73fb      	strb	r3, [r7, #15]
 801e39c:	e004      	b.n	801e3a8 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801e39e:	79bb      	ldrb	r3, [r7, #6]
 801e3a0:	2b00      	cmp	r3, #0
 801e3a2:	d101      	bne.n	801e3a8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801e3a4:	2301      	movs	r3, #1
 801e3a6:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801e3a8:	7bfb      	ldrb	r3, [r7, #15]
 801e3aa:	4618      	mov	r0, r3
 801e3ac:	f7ed ffc1 	bl	800c332 <RBI_ConfigRFSwitch>
}
 801e3b0:	bf00      	nop
 801e3b2:	3710      	adds	r7, #16
 801e3b4:	46bd      	mov	sp, r7
 801e3b6:	bd80      	pop	{r7, pc}

0801e3b8 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 801e3b8:	b580      	push	{r7, lr}
 801e3ba:	b084      	sub	sp, #16
 801e3bc:	af00      	add	r7, sp, #0
 801e3be:	4603      	mov	r3, r0
 801e3c0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801e3c2:	2301      	movs	r3, #1
 801e3c4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801e3c6:	f7ed ffc2 	bl	800c34e <RBI_GetTxConfig>
 801e3ca:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801e3cc:	68bb      	ldr	r3, [r7, #8]
 801e3ce:	2b02      	cmp	r3, #2
 801e3d0:	d016      	beq.n	801e400 <SUBGRF_SetRfTxPower+0x48>
 801e3d2:	68bb      	ldr	r3, [r7, #8]
 801e3d4:	2b02      	cmp	r3, #2
 801e3d6:	dc16      	bgt.n	801e406 <SUBGRF_SetRfTxPower+0x4e>
 801e3d8:	68bb      	ldr	r3, [r7, #8]
 801e3da:	2b00      	cmp	r3, #0
 801e3dc:	d003      	beq.n	801e3e6 <SUBGRF_SetRfTxPower+0x2e>
 801e3de:	68bb      	ldr	r3, [r7, #8]
 801e3e0:	2b01      	cmp	r3, #1
 801e3e2:	d00a      	beq.n	801e3fa <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801e3e4:	e00f      	b.n	801e406 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801e3e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e3ea:	2b0f      	cmp	r3, #15
 801e3ec:	dd02      	ble.n	801e3f4 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801e3ee:	2302      	movs	r3, #2
 801e3f0:	73fb      	strb	r3, [r7, #15]
            break;
 801e3f2:	e009      	b.n	801e408 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801e3f4:	2301      	movs	r3, #1
 801e3f6:	73fb      	strb	r3, [r7, #15]
            break;
 801e3f8:	e006      	b.n	801e408 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801e3fa:	2301      	movs	r3, #1
 801e3fc:	73fb      	strb	r3, [r7, #15]
            break;
 801e3fe:	e003      	b.n	801e408 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801e400:	2302      	movs	r3, #2
 801e402:	73fb      	strb	r3, [r7, #15]
            break;
 801e404:	e000      	b.n	801e408 <SUBGRF_SetRfTxPower+0x50>
            break;
 801e406:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801e408:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801e40c:	7bfb      	ldrb	r3, [r7, #15]
 801e40e:	2202      	movs	r2, #2
 801e410:	4618      	mov	r0, r3
 801e412:	f7ff fc35 	bl	801dc80 <SUBGRF_SetTxParams>

    return paSelect;
 801e416:	7bfb      	ldrb	r3, [r7, #15]
}
 801e418:	4618      	mov	r0, r3
 801e41a:	3710      	adds	r7, #16
 801e41c:	46bd      	mov	sp, r7
 801e41e:	bd80      	pop	{r7, pc}

0801e420 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801e420:	b480      	push	{r7}
 801e422:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801e424:	2301      	movs	r3, #1
}
 801e426:	4618      	mov	r0, r3
 801e428:	46bd      	mov	sp, r7
 801e42a:	bc80      	pop	{r7}
 801e42c:	4770      	bx	lr
	...

0801e430 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e430:	b580      	push	{r7, lr}
 801e432:	b082      	sub	sp, #8
 801e434:	af00      	add	r7, sp, #0
 801e436:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801e438:	4b03      	ldr	r3, [pc, #12]	; (801e448 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801e43a:	681b      	ldr	r3, [r3, #0]
 801e43c:	2001      	movs	r0, #1
 801e43e:	4798      	blx	r3
}
 801e440:	bf00      	nop
 801e442:	3708      	adds	r7, #8
 801e444:	46bd      	mov	sp, r7
 801e446:	bd80      	pop	{r7, pc}
 801e448:	200041ec 	.word	0x200041ec

0801e44c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e44c:	b580      	push	{r7, lr}
 801e44e:	b082      	sub	sp, #8
 801e450:	af00      	add	r7, sp, #0
 801e452:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801e454:	4b03      	ldr	r3, [pc, #12]	; (801e464 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801e456:	681b      	ldr	r3, [r3, #0]
 801e458:	2002      	movs	r0, #2
 801e45a:	4798      	blx	r3
}
 801e45c:	bf00      	nop
 801e45e:	3708      	adds	r7, #8
 801e460:	46bd      	mov	sp, r7
 801e462:	bd80      	pop	{r7, pc}
 801e464:	200041ec 	.word	0x200041ec

0801e468 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801e468:	b580      	push	{r7, lr}
 801e46a:	b082      	sub	sp, #8
 801e46c:	af00      	add	r7, sp, #0
 801e46e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801e470:	4b03      	ldr	r3, [pc, #12]	; (801e480 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801e472:	681b      	ldr	r3, [r3, #0]
 801e474:	2040      	movs	r0, #64	; 0x40
 801e476:	4798      	blx	r3
}
 801e478:	bf00      	nop
 801e47a:	3708      	adds	r7, #8
 801e47c:	46bd      	mov	sp, r7
 801e47e:	bd80      	pop	{r7, pc}
 801e480:	200041ec 	.word	0x200041ec

0801e484 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801e484:	b580      	push	{r7, lr}
 801e486:	b082      	sub	sp, #8
 801e488:	af00      	add	r7, sp, #0
 801e48a:	6078      	str	r0, [r7, #4]
 801e48c:	460b      	mov	r3, r1
 801e48e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801e490:	78fb      	ldrb	r3, [r7, #3]
 801e492:	2b00      	cmp	r3, #0
 801e494:	d002      	beq.n	801e49c <HAL_SUBGHZ_CADStatusCallback+0x18>
 801e496:	2b01      	cmp	r3, #1
 801e498:	d005      	beq.n	801e4a6 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801e49a:	e00a      	b.n	801e4b2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801e49c:	4b07      	ldr	r3, [pc, #28]	; (801e4bc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e49e:	681b      	ldr	r3, [r3, #0]
 801e4a0:	2080      	movs	r0, #128	; 0x80
 801e4a2:	4798      	blx	r3
            break;
 801e4a4:	e005      	b.n	801e4b2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801e4a6:	4b05      	ldr	r3, [pc, #20]	; (801e4bc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e4a8:	681b      	ldr	r3, [r3, #0]
 801e4aa:	f44f 7080 	mov.w	r0, #256	; 0x100
 801e4ae:	4798      	blx	r3
            break;
 801e4b0:	bf00      	nop
    }
}
 801e4b2:	bf00      	nop
 801e4b4:	3708      	adds	r7, #8
 801e4b6:	46bd      	mov	sp, r7
 801e4b8:	bd80      	pop	{r7, pc}
 801e4ba:	bf00      	nop
 801e4bc:	200041ec 	.word	0x200041ec

0801e4c0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e4c0:	b580      	push	{r7, lr}
 801e4c2:	b082      	sub	sp, #8
 801e4c4:	af00      	add	r7, sp, #0
 801e4c6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801e4c8:	4b04      	ldr	r3, [pc, #16]	; (801e4dc <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801e4ca:	681b      	ldr	r3, [r3, #0]
 801e4cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 801e4d0:	4798      	blx	r3
}
 801e4d2:	bf00      	nop
 801e4d4:	3708      	adds	r7, #8
 801e4d6:	46bd      	mov	sp, r7
 801e4d8:	bd80      	pop	{r7, pc}
 801e4da:	bf00      	nop
 801e4dc:	200041ec 	.word	0x200041ec

0801e4e0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e4e0:	b580      	push	{r7, lr}
 801e4e2:	b082      	sub	sp, #8
 801e4e4:	af00      	add	r7, sp, #0
 801e4e6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801e4e8:	4b03      	ldr	r3, [pc, #12]	; (801e4f8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801e4ea:	681b      	ldr	r3, [r3, #0]
 801e4ec:	2020      	movs	r0, #32
 801e4ee:	4798      	blx	r3
}
 801e4f0:	bf00      	nop
 801e4f2:	3708      	adds	r7, #8
 801e4f4:	46bd      	mov	sp, r7
 801e4f6:	bd80      	pop	{r7, pc}
 801e4f8:	200041ec 	.word	0x200041ec

0801e4fc <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e4fc:	b580      	push	{r7, lr}
 801e4fe:	b082      	sub	sp, #8
 801e500:	af00      	add	r7, sp, #0
 801e502:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801e504:	4b03      	ldr	r3, [pc, #12]	; (801e514 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801e506:	681b      	ldr	r3, [r3, #0]
 801e508:	2004      	movs	r0, #4
 801e50a:	4798      	blx	r3
}
 801e50c:	bf00      	nop
 801e50e:	3708      	adds	r7, #8
 801e510:	46bd      	mov	sp, r7
 801e512:	bd80      	pop	{r7, pc}
 801e514:	200041ec 	.word	0x200041ec

0801e518 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e518:	b580      	push	{r7, lr}
 801e51a:	b082      	sub	sp, #8
 801e51c:	af00      	add	r7, sp, #0
 801e51e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801e520:	4b03      	ldr	r3, [pc, #12]	; (801e530 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801e522:	681b      	ldr	r3, [r3, #0]
 801e524:	2008      	movs	r0, #8
 801e526:	4798      	blx	r3
}
 801e528:	bf00      	nop
 801e52a:	3708      	adds	r7, #8
 801e52c:	46bd      	mov	sp, r7
 801e52e:	bd80      	pop	{r7, pc}
 801e530:	200041ec 	.word	0x200041ec

0801e534 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e534:	b580      	push	{r7, lr}
 801e536:	b082      	sub	sp, #8
 801e538:	af00      	add	r7, sp, #0
 801e53a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801e53c:	4b03      	ldr	r3, [pc, #12]	; (801e54c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801e53e:	681b      	ldr	r3, [r3, #0]
 801e540:	2010      	movs	r0, #16
 801e542:	4798      	blx	r3
}
 801e544:	bf00      	nop
 801e546:	3708      	adds	r7, #8
 801e548:	46bd      	mov	sp, r7
 801e54a:	bd80      	pop	{r7, pc}
 801e54c:	200041ec 	.word	0x200041ec

0801e550 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801e550:	b580      	push	{r7, lr}
 801e552:	b084      	sub	sp, #16
 801e554:	af00      	add	r7, sp, #0
 801e556:	4603      	mov	r3, r0
 801e558:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801e55a:	f7ed ff06 	bl	800c36a <RBI_IsDCDC>
 801e55e:	4603      	mov	r3, r0
 801e560:	2b01      	cmp	r3, #1
 801e562:	d112      	bne.n	801e58a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801e564:	f640 1023 	movw	r0, #2339	; 0x923
 801e568:	f7ff fe1e 	bl	801e1a8 <SUBGRF_ReadRegister>
 801e56c:	4603      	mov	r3, r0
 801e56e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801e570:	7bfb      	ldrb	r3, [r7, #15]
 801e572:	f023 0306 	bic.w	r3, r3, #6
 801e576:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801e578:	7bfa      	ldrb	r2, [r7, #15]
 801e57a:	79fb      	ldrb	r3, [r7, #7]
 801e57c:	4313      	orrs	r3, r2
 801e57e:	b2db      	uxtb	r3, r3
 801e580:	4619      	mov	r1, r3
 801e582:	f640 1023 	movw	r0, #2339	; 0x923
 801e586:	f7ff fdfb 	bl	801e180 <SUBGRF_WriteRegister>
  }
}
 801e58a:	bf00      	nop
 801e58c:	3710      	adds	r7, #16
 801e58e:	46bd      	mov	sp, r7
 801e590:	bd80      	pop	{r7, pc}
	...

0801e594 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801e594:	b480      	push	{r7}
 801e596:	b085      	sub	sp, #20
 801e598:	af00      	add	r7, sp, #0
 801e59a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801e59c:	687b      	ldr	r3, [r7, #4]
 801e59e:	2b00      	cmp	r3, #0
 801e5a0:	d101      	bne.n	801e5a6 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801e5a2:	231f      	movs	r3, #31
 801e5a4:	e016      	b.n	801e5d4 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e5a6:	2300      	movs	r3, #0
 801e5a8:	73fb      	strb	r3, [r7, #15]
 801e5aa:	e00f      	b.n	801e5cc <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801e5ac:	7bfb      	ldrb	r3, [r7, #15]
 801e5ae:	4a0c      	ldr	r2, [pc, #48]	; (801e5e0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e5b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801e5b4:	687a      	ldr	r2, [r7, #4]
 801e5b6:	429a      	cmp	r2, r3
 801e5b8:	d205      	bcs.n	801e5c6 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801e5ba:	7bfb      	ldrb	r3, [r7, #15]
 801e5bc:	4a08      	ldr	r2, [pc, #32]	; (801e5e0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e5be:	00db      	lsls	r3, r3, #3
 801e5c0:	4413      	add	r3, r2
 801e5c2:	791b      	ldrb	r3, [r3, #4]
 801e5c4:	e006      	b.n	801e5d4 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e5c6:	7bfb      	ldrb	r3, [r7, #15]
 801e5c8:	3301      	adds	r3, #1
 801e5ca:	73fb      	strb	r3, [r7, #15]
 801e5cc:	7bfb      	ldrb	r3, [r7, #15]
 801e5ce:	2b15      	cmp	r3, #21
 801e5d0:	d9ec      	bls.n	801e5ac <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801e5d2:	e7fe      	b.n	801e5d2 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801e5d4:	4618      	mov	r0, r3
 801e5d6:	3714      	adds	r7, #20
 801e5d8:	46bd      	mov	sp, r7
 801e5da:	bc80      	pop	{r7}
 801e5dc:	4770      	bx	lr
 801e5de:	bf00      	nop
 801e5e0:	08023398 	.word	0x08023398

0801e5e4 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801e5e4:	b580      	push	{r7, lr}
 801e5e6:	b08a      	sub	sp, #40	; 0x28
 801e5e8:	af00      	add	r7, sp, #0
 801e5ea:	6078      	str	r0, [r7, #4]
 801e5ec:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801e5ee:	4b35      	ldr	r3, [pc, #212]	; (801e6c4 <SUBGRF_GetCFO+0xe0>)
 801e5f0:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSEL ));
 801e5f2:	f640 0007 	movw	r0, #2055	; 0x807
 801e5f6:	f7ff fdd7 	bl	801e1a8 <SUBGRF_ReadRegister>
 801e5fa:	4603      	mov	r3, r0
 801e5fc:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801e5fe:	7ffb      	ldrb	r3, [r7, #31]
 801e600:	08db      	lsrs	r3, r3, #3
 801e602:	b2db      	uxtb	r3, r3
 801e604:	f003 0303 	and.w	r3, r3, #3
 801e608:	3328      	adds	r3, #40	; 0x28
 801e60a:	443b      	add	r3, r7
 801e60c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801e610:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801e612:	7ffb      	ldrb	r3, [r7, #31]
 801e614:	f003 0307 	and.w	r3, r3, #7
 801e618:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 801e61a:	7fba      	ldrb	r2, [r7, #30]
 801e61c:	7f7b      	ldrb	r3, [r7, #29]
 801e61e:	3b01      	subs	r3, #1
 801e620:	fa02 f303 	lsl.w	r3, r2, r3
 801e624:	461a      	mov	r2, r3
 801e626:	4b28      	ldr	r3, [pc, #160]	; (801e6c8 <SUBGRF_GetCFO+0xe4>)
 801e628:	fbb3 f3f2 	udiv	r3, r3, r2
 801e62c:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801e62e:	69ba      	ldr	r2, [r7, #24]
 801e630:	687b      	ldr	r3, [r7, #4]
 801e632:	fbb2 f3f3 	udiv	r3, r2, r3
 801e636:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801e638:	2301      	movs	r3, #1
 801e63a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801e63e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e642:	697a      	ldr	r2, [r7, #20]
 801e644:	fb02 f303 	mul.w	r3, r2, r3
 801e648:	2b07      	cmp	r3, #7
 801e64a:	d802      	bhi.n	801e652 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801e64c:	2302      	movs	r3, #2
 801e64e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 801e652:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e656:	697a      	ldr	r2, [r7, #20]
 801e658:	fb02 f303 	mul.w	r3, r2, r3
 801e65c:	2b03      	cmp	r3, #3
 801e65e:	d802      	bhi.n	801e666 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801e660:	2304      	movs	r3, #4
 801e662:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801e666:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801e66a:	69bb      	ldr	r3, [r7, #24]
 801e66c:	fb02 f303 	mul.w	r3, r2, r3
 801e670:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_CFO_H ) & 0xF ) << 8;
 801e672:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 801e676:	f7ff fd97 	bl	801e1a8 <SUBGRF_ReadRegister>
 801e67a:	4603      	mov	r3, r0
 801e67c:	021b      	lsls	r3, r3, #8
 801e67e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801e682:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_CFO_L );
 801e684:	f240 60b1 	movw	r0, #1713	; 0x6b1
 801e688:	f7ff fd8e 	bl	801e1a8 <SUBGRF_ReadRegister>
 801e68c:	4603      	mov	r3, r0
 801e68e:	461a      	mov	r2, r3
 801e690:	6a3b      	ldr	r3, [r7, #32]
 801e692:	4313      	orrs	r3, r2
 801e694:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801e696:	6a3b      	ldr	r3, [r7, #32]
 801e698:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801e69c:	2b00      	cmp	r3, #0
 801e69e:	d005      	beq.n	801e6ac <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801e6a0:	6a3b      	ldr	r3, [r7, #32]
 801e6a2:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801e6a6:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801e6aa:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801e6ac:	693b      	ldr	r3, [r7, #16]
 801e6ae:	095b      	lsrs	r3, r3, #5
 801e6b0:	6a3a      	ldr	r2, [r7, #32]
 801e6b2:	fb02 f303 	mul.w	r3, r2, r3
 801e6b6:	11da      	asrs	r2, r3, #7
 801e6b8:	683b      	ldr	r3, [r7, #0]
 801e6ba:	601a      	str	r2, [r3, #0]
}
 801e6bc:	bf00      	nop
 801e6be:	3728      	adds	r7, #40	; 0x28
 801e6c0:	46bd      	mov	sp, r7
 801e6c2:	bd80      	pop	{r7, pc}
 801e6c4:	0c0a0804 	.word	0x0c0a0804
 801e6c8:	01e84800 	.word	0x01e84800

0801e6cc <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 801e6cc:	b480      	push	{r7}
 801e6ce:	b087      	sub	sp, #28
 801e6d0:	af00      	add	r7, sp, #0
 801e6d2:	4603      	mov	r3, r0
 801e6d4:	60b9      	str	r1, [r7, #8]
 801e6d6:	607a      	str	r2, [r7, #4]
 801e6d8:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 801e6da:	2300      	movs	r3, #0
 801e6dc:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 801e6de:	f04f 33ff 	mov.w	r3, #4294967295
 801e6e2:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801e6e4:	697b      	ldr	r3, [r7, #20]
}
 801e6e6:	4618      	mov	r0, r3
 801e6e8:	371c      	adds	r7, #28
 801e6ea:	46bd      	mov	sp, r7
 801e6ec:	bc80      	pop	{r7}
 801e6ee:	4770      	bx	lr

0801e6f0 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 801e6f0:	b480      	push	{r7}
 801e6f2:	b087      	sub	sp, #28
 801e6f4:	af00      	add	r7, sp, #0
 801e6f6:	4603      	mov	r3, r0
 801e6f8:	60b9      	str	r1, [r7, #8]
 801e6fa:	607a      	str	r2, [r7, #4]
 801e6fc:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 801e6fe:	2300      	movs	r3, #0
 801e700:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801e702:	f04f 33ff 	mov.w	r3, #4294967295
 801e706:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801e708:	697b      	ldr	r3, [r7, #20]
}
 801e70a:	4618      	mov	r0, r3
 801e70c:	371c      	adds	r7, #28
 801e70e:	46bd      	mov	sp, r7
 801e710:	bc80      	pop	{r7}
 801e712:	4770      	bx	lr

0801e714 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 801e714:	b480      	push	{r7}
 801e716:	b085      	sub	sp, #20
 801e718:	af00      	add	r7, sp, #0
 801e71a:	60f8      	str	r0, [r7, #12]
 801e71c:	60b9      	str	r1, [r7, #8]
 801e71e:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 801e720:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801e724:	4618      	mov	r0, r3
 801e726:	3714      	adds	r7, #20
 801e728:	46bd      	mov	sp, r7
 801e72a:	bc80      	pop	{r7}
 801e72c:	4770      	bx	lr

0801e72e <RFW_DeInit>:

void RFW_DeInit( void)
{
 801e72e:	b480      	push	{r7}
 801e730:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801e732:	bf00      	nop
 801e734:	46bd      	mov	sp, r7
 801e736:	bc80      	pop	{r7}
 801e738:	4770      	bx	lr

0801e73a <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 801e73a:	b480      	push	{r7}
 801e73c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 801e73e:	2300      	movs	r3, #0
#endif
}
 801e740:	4618      	mov	r0, r3
 801e742:	46bd      	mov	sp, r7
 801e744:	bc80      	pop	{r7}
 801e746:	4770      	bx	lr

0801e748 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 801e748:	b480      	push	{r7}
 801e74a:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 801e74c:	2300      	movs	r3, #0
#endif
}
 801e74e:	4618      	mov	r0, r3
 801e750:	46bd      	mov	sp, r7
 801e752:	bc80      	pop	{r7}
 801e754:	4770      	bx	lr

0801e756 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 801e756:	b480      	push	{r7}
 801e758:	b083      	sub	sp, #12
 801e75a:	af00      	add	r7, sp, #0
 801e75c:	4603      	mov	r3, r0
 801e75e:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 801e760:	bf00      	nop
 801e762:	370c      	adds	r7, #12
 801e764:	46bd      	mov	sp, r7
 801e766:	bc80      	pop	{r7}
 801e768:	4770      	bx	lr

0801e76a <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 801e76a:	b480      	push	{r7}
 801e76c:	b087      	sub	sp, #28
 801e76e:	af00      	add	r7, sp, #0
 801e770:	60f8      	str	r0, [r7, #12]
 801e772:	460b      	mov	r3, r1
 801e774:	607a      	str	r2, [r7, #4]
 801e776:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 801e778:	f04f 33ff 	mov.w	r3, #4294967295
 801e77c:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;
    
    status= 0;
  }
#endif
  return status;
 801e77e:	697b      	ldr	r3, [r7, #20]
}
 801e780:	4618      	mov	r0, r3
 801e782:	371c      	adds	r7, #28
 801e784:	46bd      	mov	sp, r7
 801e786:	bc80      	pop	{r7}
 801e788:	4770      	bx	lr

0801e78a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801e78a:	b480      	push	{r7}
 801e78c:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;
  
  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 801e78e:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801e792:	4618      	mov	r0, r3
 801e794:	46bd      	mov	sp, r7
 801e796:	bc80      	pop	{r7}
 801e798:	4770      	bx	lr

0801e79a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 801e79a:	b480      	push	{r7}
 801e79c:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_PKTCTL1A);
  SUBGRF_WriteRegister(SUBGHZ_PKTCTL1A, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_RTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 801e79e:	bf00      	nop
 801e7a0:	46bd      	mov	sp, r7
 801e7a2:	bc80      	pop	{r7}
 801e7a4:	4770      	bx	lr

0801e7a6 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801e7a6:	b480      	push	{r7}
 801e7a8:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 801e7aa:	bf00      	nop
 801e7ac:	46bd      	mov	sp, r7
 801e7ae:	bc80      	pop	{r7}
 801e7b0:	4770      	bx	lr

0801e7b2 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 801e7b2:	b480      	push	{r7}
 801e7b4:	b083      	sub	sp, #12
 801e7b6:	af00      	add	r7, sp, #0
 801e7b8:	4603      	mov	r3, r0
 801e7ba:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 801e7bc:	bf00      	nop
 801e7be:	370c      	adds	r7, #12
 801e7c0:	46bd      	mov	sp, r7
 801e7c2:	bc80      	pop	{r7}
 801e7c4:	4770      	bx	lr
	...

0801e7c8 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801e7c8:	b580      	push	{r7, lr}
 801e7ca:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801e7cc:	2218      	movs	r2, #24
 801e7ce:	2100      	movs	r1, #0
 801e7d0:	4807      	ldr	r0, [pc, #28]	; (801e7f0 <UTIL_ADV_TRACE_Init+0x28>)
 801e7d2:	f000 fb48 	bl	801ee66 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801e7d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801e7da:	2100      	movs	r1, #0
 801e7dc:	4805      	ldr	r0, [pc, #20]	; (801e7f4 <UTIL_ADV_TRACE_Init+0x2c>)
 801e7de:	f000 fb42 	bl	801ee66 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801e7e2:	4b05      	ldr	r3, [pc, #20]	; (801e7f8 <UTIL_ADV_TRACE_Init+0x30>)
 801e7e4:	681b      	ldr	r3, [r3, #0]
 801e7e6:	4805      	ldr	r0, [pc, #20]	; (801e7fc <UTIL_ADV_TRACE_Init+0x34>)
 801e7e8:	4798      	blx	r3
 801e7ea:	4603      	mov	r3, r0
}
 801e7ec:	4618      	mov	r0, r3
 801e7ee:	bd80      	pop	{r7, pc}
 801e7f0:	200041f0 	.word	0x200041f0
 801e7f4:	20004208 	.word	0x20004208
 801e7f8:	08022b68 	.word	0x08022b68
 801e7fc:	0801ea9d 	.word	0x0801ea9d

0801e800 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801e800:	b480      	push	{r7}
 801e802:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801e804:	4b06      	ldr	r3, [pc, #24]	; (801e820 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801e806:	8a5a      	ldrh	r2, [r3, #18]
 801e808:	4b05      	ldr	r3, [pc, #20]	; (801e820 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801e80a:	8a1b      	ldrh	r3, [r3, #16]
 801e80c:	429a      	cmp	r2, r3
 801e80e:	d101      	bne.n	801e814 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801e810:	2301      	movs	r3, #1
 801e812:	e000      	b.n	801e816 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801e814:	2300      	movs	r3, #0
}
 801e816:	4618      	mov	r0, r3
 801e818:	46bd      	mov	sp, r7
 801e81a:	bc80      	pop	{r7}
 801e81c:	4770      	bx	lr
 801e81e:	bf00      	nop
 801e820:	200041f0 	.word	0x200041f0

0801e824 <UTIL_ADV_TRACE_StartRxProcess>:

UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_StartRxProcess(void (*UserCallback)(uint8_t *PData, uint16_t Size, uint8_t Error))
{
 801e824:	b580      	push	{r7, lr}
 801e826:	b082      	sub	sp, #8
 801e828:	af00      	add	r7, sp, #0
 801e82a:	6078      	str	r0, [r7, #4]
  /* start the RX process */
  return UTIL_TraceDriver.StartRx(UserCallback);
 801e82c:	4b04      	ldr	r3, [pc, #16]	; (801e840 <UTIL_ADV_TRACE_StartRxProcess+0x1c>)
 801e82e:	689b      	ldr	r3, [r3, #8]
 801e830:	6878      	ldr	r0, [r7, #4]
 801e832:	4798      	blx	r3
 801e834:	4603      	mov	r3, r0
}
 801e836:	4618      	mov	r0, r3
 801e838:	3708      	adds	r7, #8
 801e83a:	46bd      	mov	sp, r7
 801e83c:	bd80      	pop	{r7, pc}
 801e83e:	bf00      	nop
 801e840:	08022b68 	.word	0x08022b68

0801e844 <UTIL_ADV_TRACE_COND_FSend>:

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801e844:	b408      	push	{r3}
 801e846:	b580      	push	{r7, lr}
 801e848:	b08d      	sub	sp, #52	; 0x34
 801e84a:	af00      	add	r7, sp, #0
 801e84c:	60f8      	str	r0, [r7, #12]
 801e84e:	60b9      	str	r1, [r7, #8]
 801e850:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801e852:	2300      	movs	r3, #0
 801e854:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801e856:	2300      	movs	r3, #0
 801e858:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801e85a:	4b37      	ldr	r3, [pc, #220]	; (801e938 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801e85c:	7a1b      	ldrb	r3, [r3, #8]
 801e85e:	461a      	mov	r2, r3
 801e860:	68fb      	ldr	r3, [r7, #12]
 801e862:	4293      	cmp	r3, r2
 801e864:	d902      	bls.n	801e86c <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801e866:	f06f 0304 	mvn.w	r3, #4
 801e86a:	e05e      	b.n	801e92a <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801e86c:	4b32      	ldr	r3, [pc, #200]	; (801e938 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801e86e:	68da      	ldr	r2, [r3, #12]
 801e870:	68bb      	ldr	r3, [r7, #8]
 801e872:	4013      	ands	r3, r2
 801e874:	68ba      	ldr	r2, [r7, #8]
 801e876:	429a      	cmp	r2, r3
 801e878:	d002      	beq.n	801e880 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801e87a:	f06f 0305 	mvn.w	r3, #5
 801e87e:	e054      	b.n	801e92a <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801e880:	4b2d      	ldr	r3, [pc, #180]	; (801e938 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801e882:	685b      	ldr	r3, [r3, #4]
 801e884:	2b00      	cmp	r3, #0
 801e886:	d00a      	beq.n	801e89e <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801e888:	687b      	ldr	r3, [r7, #4]
 801e88a:	2b00      	cmp	r3, #0
 801e88c:	d007      	beq.n	801e89e <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801e88e:	4b2a      	ldr	r3, [pc, #168]	; (801e938 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801e890:	685b      	ldr	r3, [r3, #4]
 801e892:	f107 0116 	add.w	r1, r7, #22
 801e896:	f107 0218 	add.w	r2, r7, #24
 801e89a:	4610      	mov	r0, r2
 801e89c:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801e89e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801e8a2:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801e8a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e8a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801e8a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 801e8ac:	4823      	ldr	r0, [pc, #140]	; (801e93c <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801e8ae:	f001 ff79 	bl	80207a4 <tiny_vsnprintf_like>
 801e8b2:	4603      	mov	r3, r0
 801e8b4:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801e8b6:	f000 f9fb 	bl	801ecb0 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801e8ba:	8afa      	ldrh	r2, [r7, #22]
 801e8bc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801e8be:	4413      	add	r3, r2
 801e8c0:	b29b      	uxth	r3, r3
 801e8c2:	f107 0214 	add.w	r2, r7, #20
 801e8c6:	4611      	mov	r1, r2
 801e8c8:	4618      	mov	r0, r3
 801e8ca:	f000 f973 	bl	801ebb4 <TRACE_AllocateBufer>
 801e8ce:	4603      	mov	r3, r0
 801e8d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e8d4:	d025      	beq.n	801e922 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801e8d6:	2300      	movs	r3, #0
 801e8d8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801e8da:	e00e      	b.n	801e8fa <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801e8dc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801e8de:	8aba      	ldrh	r2, [r7, #20]
 801e8e0:	3330      	adds	r3, #48	; 0x30
 801e8e2:	443b      	add	r3, r7
 801e8e4:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801e8e8:	4b15      	ldr	r3, [pc, #84]	; (801e940 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801e8ea:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801e8ec:	8abb      	ldrh	r3, [r7, #20]
 801e8ee:	3301      	adds	r3, #1
 801e8f0:	b29b      	uxth	r3, r3
 801e8f2:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801e8f4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801e8f6:	3301      	adds	r3, #1
 801e8f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801e8fa:	8afb      	ldrh	r3, [r7, #22]
 801e8fc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801e8fe:	429a      	cmp	r2, r3
 801e900:	d3ec      	bcc.n	801e8dc <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801e902:	8abb      	ldrh	r3, [r7, #20]
 801e904:	461a      	mov	r2, r3
 801e906:	4b0e      	ldr	r3, [pc, #56]	; (801e940 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801e908:	18d0      	adds	r0, r2, r3
 801e90a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e90c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801e90e:	f44f 7100 	mov.w	r1, #512	; 0x200
 801e912:	f001 ff47 	bl	80207a4 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801e916:	f000 f9e9 	bl	801ecec <TRACE_UnLock>

    return TRACE_Send();
 801e91a:	f000 f83b 	bl	801e994 <TRACE_Send>
 801e91e:	4603      	mov	r3, r0
 801e920:	e003      	b.n	801e92a <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801e922:	f000 f9e3 	bl	801ecec <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801e926:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801e92a:	4618      	mov	r0, r3
 801e92c:	3734      	adds	r7, #52	; 0x34
 801e92e:	46bd      	mov	sp, r7
 801e930:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801e934:	b001      	add	sp, #4
 801e936:	4770      	bx	lr
 801e938:	200041f0 	.word	0x200041f0
 801e93c:	20004608 	.word	0x20004608
 801e940:	20004208 	.word	0x20004208

0801e944 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801e944:	b480      	push	{r7}
 801e946:	b083      	sub	sp, #12
 801e948:	af00      	add	r7, sp, #0
 801e94a:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801e94c:	4a03      	ldr	r2, [pc, #12]	; (801e95c <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801e94e:	687b      	ldr	r3, [r7, #4]
 801e950:	6053      	str	r3, [r2, #4]
}
 801e952:	bf00      	nop
 801e954:	370c      	adds	r7, #12
 801e956:	46bd      	mov	sp, r7
 801e958:	bc80      	pop	{r7}
 801e95a:	4770      	bx	lr
 801e95c:	200041f0 	.word	0x200041f0

0801e960 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801e960:	b480      	push	{r7}
 801e962:	b083      	sub	sp, #12
 801e964:	af00      	add	r7, sp, #0
 801e966:	4603      	mov	r3, r0
 801e968:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801e96a:	4a04      	ldr	r2, [pc, #16]	; (801e97c <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801e96c:	79fb      	ldrb	r3, [r7, #7]
 801e96e:	7213      	strb	r3, [r2, #8]
}
 801e970:	bf00      	nop
 801e972:	370c      	adds	r7, #12
 801e974:	46bd      	mov	sp, r7
 801e976:	bc80      	pop	{r7}
 801e978:	4770      	bx	lr
 801e97a:	bf00      	nop
 801e97c:	200041f0 	.word	0x200041f0

0801e980 <UTIL_ADV_TRACE_GetVerboseLevel>:

uint8_t UTIL_ADV_TRACE_GetVerboseLevel(void)
{
 801e980:	b480      	push	{r7}
 801e982:	af00      	add	r7, sp, #0
  return ADV_TRACE_Ctx.CurrentVerboseLevel;
 801e984:	4b02      	ldr	r3, [pc, #8]	; (801e990 <UTIL_ADV_TRACE_GetVerboseLevel+0x10>)
 801e986:	7a1b      	ldrb	r3, [r3, #8]
}
 801e988:	4618      	mov	r0, r3
 801e98a:	46bd      	mov	sp, r7
 801e98c:	bc80      	pop	{r7}
 801e98e:	4770      	bx	lr
 801e990:	200041f0 	.word	0x200041f0

0801e994 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801e994:	b580      	push	{r7, lr}
 801e996:	b088      	sub	sp, #32
 801e998:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801e99a:	2300      	movs	r3, #0
 801e99c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801e99e:	2300      	movs	r3, #0
 801e9a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e9a2:	f3ef 8310 	mrs	r3, PRIMASK
 801e9a6:	613b      	str	r3, [r7, #16]
  return(result);
 801e9a8:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801e9aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e9ac:	b672      	cpsid	i
}
 801e9ae:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801e9b0:	f000 f9ba 	bl	801ed28 <TRACE_IsLocked>
 801e9b4:	4603      	mov	r3, r0
 801e9b6:	2b00      	cmp	r3, #0
 801e9b8:	d15d      	bne.n	801ea76 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801e9ba:	f000 f979 	bl	801ecb0 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801e9be:	4b34      	ldr	r3, [pc, #208]	; (801ea90 <TRACE_Send+0xfc>)
 801e9c0:	8a1a      	ldrh	r2, [r3, #16]
 801e9c2:	4b33      	ldr	r3, [pc, #204]	; (801ea90 <TRACE_Send+0xfc>)
 801e9c4:	8a5b      	ldrh	r3, [r3, #18]
 801e9c6:	429a      	cmp	r2, r3
 801e9c8:	d04d      	beq.n	801ea66 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801e9ca:	4b31      	ldr	r3, [pc, #196]	; (801ea90 <TRACE_Send+0xfc>)
 801e9cc:	789b      	ldrb	r3, [r3, #2]
 801e9ce:	2b01      	cmp	r3, #1
 801e9d0:	d117      	bne.n	801ea02 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801e9d2:	4b2f      	ldr	r3, [pc, #188]	; (801ea90 <TRACE_Send+0xfc>)
 801e9d4:	881a      	ldrh	r2, [r3, #0]
 801e9d6:	4b2e      	ldr	r3, [pc, #184]	; (801ea90 <TRACE_Send+0xfc>)
 801e9d8:	8a1b      	ldrh	r3, [r3, #16]
 801e9da:	1ad3      	subs	r3, r2, r3
 801e9dc:	b29a      	uxth	r2, r3
 801e9de:	4b2c      	ldr	r3, [pc, #176]	; (801ea90 <TRACE_Send+0xfc>)
 801e9e0:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801e9e2:	4b2b      	ldr	r3, [pc, #172]	; (801ea90 <TRACE_Send+0xfc>)
 801e9e4:	2202      	movs	r2, #2
 801e9e6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801e9e8:	4b29      	ldr	r3, [pc, #164]	; (801ea90 <TRACE_Send+0xfc>)
 801e9ea:	2200      	movs	r2, #0
 801e9ec:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801e9ee:	4b28      	ldr	r3, [pc, #160]	; (801ea90 <TRACE_Send+0xfc>)
 801e9f0:	8a9b      	ldrh	r3, [r3, #20]
 801e9f2:	2b00      	cmp	r3, #0
 801e9f4:	d105      	bne.n	801ea02 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801e9f6:	4b26      	ldr	r3, [pc, #152]	; (801ea90 <TRACE_Send+0xfc>)
 801e9f8:	2200      	movs	r2, #0
 801e9fa:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801e9fc:	4b24      	ldr	r3, [pc, #144]	; (801ea90 <TRACE_Send+0xfc>)
 801e9fe:	2200      	movs	r2, #0
 801ea00:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801ea02:	4b23      	ldr	r3, [pc, #140]	; (801ea90 <TRACE_Send+0xfc>)
 801ea04:	789b      	ldrb	r3, [r3, #2]
 801ea06:	2b00      	cmp	r3, #0
 801ea08:	d115      	bne.n	801ea36 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801ea0a:	4b21      	ldr	r3, [pc, #132]	; (801ea90 <TRACE_Send+0xfc>)
 801ea0c:	8a5a      	ldrh	r2, [r3, #18]
 801ea0e:	4b20      	ldr	r3, [pc, #128]	; (801ea90 <TRACE_Send+0xfc>)
 801ea10:	8a1b      	ldrh	r3, [r3, #16]
 801ea12:	429a      	cmp	r2, r3
 801ea14:	d908      	bls.n	801ea28 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801ea16:	4b1e      	ldr	r3, [pc, #120]	; (801ea90 <TRACE_Send+0xfc>)
 801ea18:	8a5a      	ldrh	r2, [r3, #18]
 801ea1a:	4b1d      	ldr	r3, [pc, #116]	; (801ea90 <TRACE_Send+0xfc>)
 801ea1c:	8a1b      	ldrh	r3, [r3, #16]
 801ea1e:	1ad3      	subs	r3, r2, r3
 801ea20:	b29a      	uxth	r2, r3
 801ea22:	4b1b      	ldr	r3, [pc, #108]	; (801ea90 <TRACE_Send+0xfc>)
 801ea24:	829a      	strh	r2, [r3, #20]
 801ea26:	e006      	b.n	801ea36 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801ea28:	4b19      	ldr	r3, [pc, #100]	; (801ea90 <TRACE_Send+0xfc>)
 801ea2a:	8a1b      	ldrh	r3, [r3, #16]
 801ea2c:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801ea30:	b29a      	uxth	r2, r3
 801ea32:	4b17      	ldr	r3, [pc, #92]	; (801ea90 <TRACE_Send+0xfc>)
 801ea34:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801ea36:	4b16      	ldr	r3, [pc, #88]	; (801ea90 <TRACE_Send+0xfc>)
 801ea38:	8a1b      	ldrh	r3, [r3, #16]
 801ea3a:	461a      	mov	r2, r3
 801ea3c:	4b15      	ldr	r3, [pc, #84]	; (801ea94 <TRACE_Send+0x100>)
 801ea3e:	4413      	add	r3, r2
 801ea40:	61bb      	str	r3, [r7, #24]
 801ea42:	697b      	ldr	r3, [r7, #20]
 801ea44:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ea46:	68fb      	ldr	r3, [r7, #12]
 801ea48:	f383 8810 	msr	PRIMASK, r3
}
 801ea4c:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801ea4e:	f7e2 ff15 	bl	800187c <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801ea52:	4b11      	ldr	r3, [pc, #68]	; (801ea98 <TRACE_Send+0x104>)
 801ea54:	68db      	ldr	r3, [r3, #12]
 801ea56:	4a0e      	ldr	r2, [pc, #56]	; (801ea90 <TRACE_Send+0xfc>)
 801ea58:	8a92      	ldrh	r2, [r2, #20]
 801ea5a:	4611      	mov	r1, r2
 801ea5c:	69b8      	ldr	r0, [r7, #24]
 801ea5e:	4798      	blx	r3
 801ea60:	4603      	mov	r3, r0
 801ea62:	77fb      	strb	r3, [r7, #31]
 801ea64:	e00d      	b.n	801ea82 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801ea66:	f000 f941 	bl	801ecec <TRACE_UnLock>
 801ea6a:	697b      	ldr	r3, [r7, #20]
 801ea6c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ea6e:	68bb      	ldr	r3, [r7, #8]
 801ea70:	f383 8810 	msr	PRIMASK, r3
}
 801ea74:	e005      	b.n	801ea82 <TRACE_Send+0xee>
 801ea76:	697b      	ldr	r3, [r7, #20]
 801ea78:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ea7a:	687b      	ldr	r3, [r7, #4]
 801ea7c:	f383 8810 	msr	PRIMASK, r3
}
 801ea80:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801ea82:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ea86:	4618      	mov	r0, r3
 801ea88:	3720      	adds	r7, #32
 801ea8a:	46bd      	mov	sp, r7
 801ea8c:	bd80      	pop	{r7, pc}
 801ea8e:	bf00      	nop
 801ea90:	200041f0 	.word	0x200041f0
 801ea94:	20004208 	.word	0x20004208
 801ea98:	08022b68 	.word	0x08022b68

0801ea9c <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801ea9c:	b580      	push	{r7, lr}
 801ea9e:	b088      	sub	sp, #32
 801eaa0:	af00      	add	r7, sp, #0
 801eaa2:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801eaa4:	2300      	movs	r3, #0
 801eaa6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801eaa8:	f3ef 8310 	mrs	r3, PRIMASK
 801eaac:	617b      	str	r3, [r7, #20]
  return(result);
 801eaae:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801eab0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801eab2:	b672      	cpsid	i
}
 801eab4:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801eab6:	4b3c      	ldr	r3, [pc, #240]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eab8:	789b      	ldrb	r3, [r3, #2]
 801eaba:	2b02      	cmp	r3, #2
 801eabc:	d106      	bne.n	801eacc <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801eabe:	4b3a      	ldr	r3, [pc, #232]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eac0:	2200      	movs	r2, #0
 801eac2:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801eac4:	4b38      	ldr	r3, [pc, #224]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eac6:	2200      	movs	r2, #0
 801eac8:	821a      	strh	r2, [r3, #16]
 801eaca:	e00a      	b.n	801eae2 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801eacc:	4b36      	ldr	r3, [pc, #216]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eace:	8a1a      	ldrh	r2, [r3, #16]
 801ead0:	4b35      	ldr	r3, [pc, #212]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801ead2:	8a9b      	ldrh	r3, [r3, #20]
 801ead4:	4413      	add	r3, r2
 801ead6:	b29b      	uxth	r3, r3
 801ead8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801eadc:	b29a      	uxth	r2, r3
 801eade:	4b32      	ldr	r3, [pc, #200]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eae0:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801eae2:	4b31      	ldr	r3, [pc, #196]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eae4:	8a1a      	ldrh	r2, [r3, #16]
 801eae6:	4b30      	ldr	r3, [pc, #192]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eae8:	8a5b      	ldrh	r3, [r3, #18]
 801eaea:	429a      	cmp	r2, r3
 801eaec:	d04d      	beq.n	801eb8a <TRACE_TxCpltCallback+0xee>
 801eaee:	4b2e      	ldr	r3, [pc, #184]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eaf0:	8adb      	ldrh	r3, [r3, #22]
 801eaf2:	2b01      	cmp	r3, #1
 801eaf4:	d149      	bne.n	801eb8a <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801eaf6:	4b2c      	ldr	r3, [pc, #176]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eaf8:	789b      	ldrb	r3, [r3, #2]
 801eafa:	2b01      	cmp	r3, #1
 801eafc:	d117      	bne.n	801eb2e <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801eafe:	4b2a      	ldr	r3, [pc, #168]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb00:	881a      	ldrh	r2, [r3, #0]
 801eb02:	4b29      	ldr	r3, [pc, #164]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb04:	8a1b      	ldrh	r3, [r3, #16]
 801eb06:	1ad3      	subs	r3, r2, r3
 801eb08:	b29a      	uxth	r2, r3
 801eb0a:	4b27      	ldr	r3, [pc, #156]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb0c:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801eb0e:	4b26      	ldr	r3, [pc, #152]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb10:	2202      	movs	r2, #2
 801eb12:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801eb14:	4b24      	ldr	r3, [pc, #144]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb16:	2200      	movs	r2, #0
 801eb18:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801eb1a:	4b23      	ldr	r3, [pc, #140]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb1c:	8a9b      	ldrh	r3, [r3, #20]
 801eb1e:	2b00      	cmp	r3, #0
 801eb20:	d105      	bne.n	801eb2e <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801eb22:	4b21      	ldr	r3, [pc, #132]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb24:	2200      	movs	r2, #0
 801eb26:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801eb28:	4b1f      	ldr	r3, [pc, #124]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb2a:	2200      	movs	r2, #0
 801eb2c:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801eb2e:	4b1e      	ldr	r3, [pc, #120]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb30:	789b      	ldrb	r3, [r3, #2]
 801eb32:	2b00      	cmp	r3, #0
 801eb34:	d115      	bne.n	801eb62 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801eb36:	4b1c      	ldr	r3, [pc, #112]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb38:	8a5a      	ldrh	r2, [r3, #18]
 801eb3a:	4b1b      	ldr	r3, [pc, #108]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb3c:	8a1b      	ldrh	r3, [r3, #16]
 801eb3e:	429a      	cmp	r2, r3
 801eb40:	d908      	bls.n	801eb54 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801eb42:	4b19      	ldr	r3, [pc, #100]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb44:	8a5a      	ldrh	r2, [r3, #18]
 801eb46:	4b18      	ldr	r3, [pc, #96]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb48:	8a1b      	ldrh	r3, [r3, #16]
 801eb4a:	1ad3      	subs	r3, r2, r3
 801eb4c:	b29a      	uxth	r2, r3
 801eb4e:	4b16      	ldr	r3, [pc, #88]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb50:	829a      	strh	r2, [r3, #20]
 801eb52:	e006      	b.n	801eb62 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801eb54:	4b14      	ldr	r3, [pc, #80]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb56:	8a1b      	ldrh	r3, [r3, #16]
 801eb58:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801eb5c:	b29a      	uxth	r2, r3
 801eb5e:	4b12      	ldr	r3, [pc, #72]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb60:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801eb62:	4b11      	ldr	r3, [pc, #68]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb64:	8a1b      	ldrh	r3, [r3, #16]
 801eb66:	461a      	mov	r2, r3
 801eb68:	4b10      	ldr	r3, [pc, #64]	; (801ebac <TRACE_TxCpltCallback+0x110>)
 801eb6a:	4413      	add	r3, r2
 801eb6c:	61fb      	str	r3, [r7, #28]
 801eb6e:	69bb      	ldr	r3, [r7, #24]
 801eb70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eb72:	693b      	ldr	r3, [r7, #16]
 801eb74:	f383 8810 	msr	PRIMASK, r3
}
 801eb78:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801eb7a:	4b0d      	ldr	r3, [pc, #52]	; (801ebb0 <TRACE_TxCpltCallback+0x114>)
 801eb7c:	68db      	ldr	r3, [r3, #12]
 801eb7e:	4a0a      	ldr	r2, [pc, #40]	; (801eba8 <TRACE_TxCpltCallback+0x10c>)
 801eb80:	8a92      	ldrh	r2, [r2, #20]
 801eb82:	4611      	mov	r1, r2
 801eb84:	69f8      	ldr	r0, [r7, #28]
 801eb86:	4798      	blx	r3
 801eb88:	e00a      	b.n	801eba0 <TRACE_TxCpltCallback+0x104>
 801eb8a:	69bb      	ldr	r3, [r7, #24]
 801eb8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eb8e:	68fb      	ldr	r3, [r7, #12]
 801eb90:	f383 8810 	msr	PRIMASK, r3
}
 801eb94:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801eb96:	f7e2 fe79 	bl	800188c <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801eb9a:	f000 f8a7 	bl	801ecec <TRACE_UnLock>
  }
}
 801eb9e:	bf00      	nop
 801eba0:	bf00      	nop
 801eba2:	3720      	adds	r7, #32
 801eba4:	46bd      	mov	sp, r7
 801eba6:	bd80      	pop	{r7, pc}
 801eba8:	200041f0 	.word	0x200041f0
 801ebac:	20004208 	.word	0x20004208
 801ebb0:	08022b68 	.word	0x08022b68

0801ebb4 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801ebb4:	b480      	push	{r7}
 801ebb6:	b087      	sub	sp, #28
 801ebb8:	af00      	add	r7, sp, #0
 801ebba:	4603      	mov	r3, r0
 801ebbc:	6039      	str	r1, [r7, #0]
 801ebbe:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801ebc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ebc4:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ebc6:	f3ef 8310 	mrs	r3, PRIMASK
 801ebca:	60fb      	str	r3, [r7, #12]
  return(result);
 801ebcc:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ebce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ebd0:	b672      	cpsid	i
}
 801ebd2:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801ebd4:	4b35      	ldr	r3, [pc, #212]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ebd6:	8a5a      	ldrh	r2, [r3, #18]
 801ebd8:	4b34      	ldr	r3, [pc, #208]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ebda:	8a1b      	ldrh	r3, [r3, #16]
 801ebdc:	429a      	cmp	r2, r3
 801ebde:	d11b      	bne.n	801ec18 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801ebe0:	4b32      	ldr	r3, [pc, #200]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ebe2:	8a5b      	ldrh	r3, [r3, #18]
 801ebe4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801ebe8:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801ebea:	88fa      	ldrh	r2, [r7, #6]
 801ebec:	8afb      	ldrh	r3, [r7, #22]
 801ebee:	429a      	cmp	r2, r3
 801ebf0:	d33a      	bcc.n	801ec68 <TRACE_AllocateBufer+0xb4>
 801ebf2:	4b2e      	ldr	r3, [pc, #184]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ebf4:	8a1b      	ldrh	r3, [r3, #16]
 801ebf6:	88fa      	ldrh	r2, [r7, #6]
 801ebf8:	429a      	cmp	r2, r3
 801ebfa:	d235      	bcs.n	801ec68 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801ebfc:	4b2b      	ldr	r3, [pc, #172]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ebfe:	2201      	movs	r2, #1
 801ec00:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801ec02:	4b2a      	ldr	r3, [pc, #168]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec04:	8a5a      	ldrh	r2, [r3, #18]
 801ec06:	4b29      	ldr	r3, [pc, #164]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec08:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801ec0a:	4b28      	ldr	r3, [pc, #160]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec0c:	8a1b      	ldrh	r3, [r3, #16]
 801ec0e:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801ec10:	4b26      	ldr	r3, [pc, #152]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec12:	2200      	movs	r2, #0
 801ec14:	825a      	strh	r2, [r3, #18]
 801ec16:	e027      	b.n	801ec68 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801ec18:	4b24      	ldr	r3, [pc, #144]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec1a:	8a5a      	ldrh	r2, [r3, #18]
 801ec1c:	4b23      	ldr	r3, [pc, #140]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec1e:	8a1b      	ldrh	r3, [r3, #16]
 801ec20:	429a      	cmp	r2, r3
 801ec22:	d91b      	bls.n	801ec5c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801ec24:	4b21      	ldr	r3, [pc, #132]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec26:	8a5b      	ldrh	r3, [r3, #18]
 801ec28:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801ec2c:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801ec2e:	88fa      	ldrh	r2, [r7, #6]
 801ec30:	8afb      	ldrh	r3, [r7, #22]
 801ec32:	429a      	cmp	r2, r3
 801ec34:	d318      	bcc.n	801ec68 <TRACE_AllocateBufer+0xb4>
 801ec36:	4b1d      	ldr	r3, [pc, #116]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec38:	8a1b      	ldrh	r3, [r3, #16]
 801ec3a:	88fa      	ldrh	r2, [r7, #6]
 801ec3c:	429a      	cmp	r2, r3
 801ec3e:	d213      	bcs.n	801ec68 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801ec40:	4b1a      	ldr	r3, [pc, #104]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec42:	2201      	movs	r2, #1
 801ec44:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801ec46:	4b19      	ldr	r3, [pc, #100]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec48:	8a5a      	ldrh	r2, [r3, #18]
 801ec4a:	4b18      	ldr	r3, [pc, #96]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec4c:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801ec4e:	4b17      	ldr	r3, [pc, #92]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec50:	8a1b      	ldrh	r3, [r3, #16]
 801ec52:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801ec54:	4b15      	ldr	r3, [pc, #84]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec56:	2200      	movs	r2, #0
 801ec58:	825a      	strh	r2, [r3, #18]
 801ec5a:	e005      	b.n	801ec68 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801ec5c:	4b13      	ldr	r3, [pc, #76]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec5e:	8a1a      	ldrh	r2, [r3, #16]
 801ec60:	4b12      	ldr	r3, [pc, #72]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec62:	8a5b      	ldrh	r3, [r3, #18]
 801ec64:	1ad3      	subs	r3, r2, r3
 801ec66:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801ec68:	8afa      	ldrh	r2, [r7, #22]
 801ec6a:	88fb      	ldrh	r3, [r7, #6]
 801ec6c:	429a      	cmp	r2, r3
 801ec6e:	d90f      	bls.n	801ec90 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801ec70:	4b0e      	ldr	r3, [pc, #56]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec72:	8a5a      	ldrh	r2, [r3, #18]
 801ec74:	683b      	ldr	r3, [r7, #0]
 801ec76:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801ec78:	4b0c      	ldr	r3, [pc, #48]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec7a:	8a5a      	ldrh	r2, [r3, #18]
 801ec7c:	88fb      	ldrh	r3, [r7, #6]
 801ec7e:	4413      	add	r3, r2
 801ec80:	b29b      	uxth	r3, r3
 801ec82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801ec86:	b29a      	uxth	r2, r3
 801ec88:	4b08      	ldr	r3, [pc, #32]	; (801ecac <TRACE_AllocateBufer+0xf8>)
 801ec8a:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801ec8c:	2300      	movs	r3, #0
 801ec8e:	82bb      	strh	r3, [r7, #20]
 801ec90:	693b      	ldr	r3, [r7, #16]
 801ec92:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ec94:	68bb      	ldr	r3, [r7, #8]
 801ec96:	f383 8810 	msr	PRIMASK, r3
}
 801ec9a:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801ec9c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801eca0:	4618      	mov	r0, r3
 801eca2:	371c      	adds	r7, #28
 801eca4:	46bd      	mov	sp, r7
 801eca6:	bc80      	pop	{r7}
 801eca8:	4770      	bx	lr
 801ecaa:	bf00      	nop
 801ecac:	200041f0 	.word	0x200041f0

0801ecb0 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801ecb0:	b480      	push	{r7}
 801ecb2:	b085      	sub	sp, #20
 801ecb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ecb6:	f3ef 8310 	mrs	r3, PRIMASK
 801ecba:	607b      	str	r3, [r7, #4]
  return(result);
 801ecbc:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ecbe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801ecc0:	b672      	cpsid	i
}
 801ecc2:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801ecc4:	4b08      	ldr	r3, [pc, #32]	; (801ece8 <TRACE_Lock+0x38>)
 801ecc6:	8adb      	ldrh	r3, [r3, #22]
 801ecc8:	3301      	adds	r3, #1
 801ecca:	b29a      	uxth	r2, r3
 801eccc:	4b06      	ldr	r3, [pc, #24]	; (801ece8 <TRACE_Lock+0x38>)
 801ecce:	82da      	strh	r2, [r3, #22]
 801ecd0:	68fb      	ldr	r3, [r7, #12]
 801ecd2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ecd4:	68bb      	ldr	r3, [r7, #8]
 801ecd6:	f383 8810 	msr	PRIMASK, r3
}
 801ecda:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801ecdc:	bf00      	nop
 801ecde:	3714      	adds	r7, #20
 801ece0:	46bd      	mov	sp, r7
 801ece2:	bc80      	pop	{r7}
 801ece4:	4770      	bx	lr
 801ece6:	bf00      	nop
 801ece8:	200041f0 	.word	0x200041f0

0801ecec <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801ecec:	b480      	push	{r7}
 801ecee:	b085      	sub	sp, #20
 801ecf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ecf2:	f3ef 8310 	mrs	r3, PRIMASK
 801ecf6:	607b      	str	r3, [r7, #4]
  return(result);
 801ecf8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ecfa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801ecfc:	b672      	cpsid	i
}
 801ecfe:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801ed00:	4b08      	ldr	r3, [pc, #32]	; (801ed24 <TRACE_UnLock+0x38>)
 801ed02:	8adb      	ldrh	r3, [r3, #22]
 801ed04:	3b01      	subs	r3, #1
 801ed06:	b29a      	uxth	r2, r3
 801ed08:	4b06      	ldr	r3, [pc, #24]	; (801ed24 <TRACE_UnLock+0x38>)
 801ed0a:	82da      	strh	r2, [r3, #22]
 801ed0c:	68fb      	ldr	r3, [r7, #12]
 801ed0e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ed10:	68bb      	ldr	r3, [r7, #8]
 801ed12:	f383 8810 	msr	PRIMASK, r3
}
 801ed16:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801ed18:	bf00      	nop
 801ed1a:	3714      	adds	r7, #20
 801ed1c:	46bd      	mov	sp, r7
 801ed1e:	bc80      	pop	{r7}
 801ed20:	4770      	bx	lr
 801ed22:	bf00      	nop
 801ed24:	200041f0 	.word	0x200041f0

0801ed28 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801ed28:	b480      	push	{r7}
 801ed2a:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801ed2c:	4b05      	ldr	r3, [pc, #20]	; (801ed44 <TRACE_IsLocked+0x1c>)
 801ed2e:	8adb      	ldrh	r3, [r3, #22]
 801ed30:	2b00      	cmp	r3, #0
 801ed32:	bf14      	ite	ne
 801ed34:	2301      	movne	r3, #1
 801ed36:	2300      	moveq	r3, #0
 801ed38:	b2db      	uxtb	r3, r3
}
 801ed3a:	4618      	mov	r0, r3
 801ed3c:	46bd      	mov	sp, r7
 801ed3e:	bc80      	pop	{r7}
 801ed40:	4770      	bx	lr
 801ed42:	bf00      	nop
 801ed44:	200041f0 	.word	0x200041f0

0801ed48 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801ed48:	b480      	push	{r7}
 801ed4a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801ed4c:	4b04      	ldr	r3, [pc, #16]	; (801ed60 <UTIL_LPM_Init+0x18>)
 801ed4e:	2200      	movs	r2, #0
 801ed50:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801ed52:	4b04      	ldr	r3, [pc, #16]	; (801ed64 <UTIL_LPM_Init+0x1c>)
 801ed54:	2200      	movs	r2, #0
 801ed56:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801ed58:	bf00      	nop
 801ed5a:	46bd      	mov	sp, r7
 801ed5c:	bc80      	pop	{r7}
 801ed5e:	4770      	bx	lr
 801ed60:	20004808 	.word	0x20004808
 801ed64:	2000480c 	.word	0x2000480c

0801ed68 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801ed68:	b480      	push	{r7}
 801ed6a:	b087      	sub	sp, #28
 801ed6c:	af00      	add	r7, sp, #0
 801ed6e:	6078      	str	r0, [r7, #4]
 801ed70:	460b      	mov	r3, r1
 801ed72:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ed74:	f3ef 8310 	mrs	r3, PRIMASK
 801ed78:	613b      	str	r3, [r7, #16]
  return(result);
 801ed7a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801ed7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ed7e:	b672      	cpsid	i
}
 801ed80:	bf00      	nop
  
  switch( state )
 801ed82:	78fb      	ldrb	r3, [r7, #3]
 801ed84:	2b00      	cmp	r3, #0
 801ed86:	d008      	beq.n	801ed9a <UTIL_LPM_SetStopMode+0x32>
 801ed88:	2b01      	cmp	r3, #1
 801ed8a:	d10e      	bne.n	801edaa <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801ed8c:	4b0d      	ldr	r3, [pc, #52]	; (801edc4 <UTIL_LPM_SetStopMode+0x5c>)
 801ed8e:	681a      	ldr	r2, [r3, #0]
 801ed90:	687b      	ldr	r3, [r7, #4]
 801ed92:	4313      	orrs	r3, r2
 801ed94:	4a0b      	ldr	r2, [pc, #44]	; (801edc4 <UTIL_LPM_SetStopMode+0x5c>)
 801ed96:	6013      	str	r3, [r2, #0]
      break;
 801ed98:	e008      	b.n	801edac <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801ed9a:	687b      	ldr	r3, [r7, #4]
 801ed9c:	43da      	mvns	r2, r3
 801ed9e:	4b09      	ldr	r3, [pc, #36]	; (801edc4 <UTIL_LPM_SetStopMode+0x5c>)
 801eda0:	681b      	ldr	r3, [r3, #0]
 801eda2:	4013      	ands	r3, r2
 801eda4:	4a07      	ldr	r2, [pc, #28]	; (801edc4 <UTIL_LPM_SetStopMode+0x5c>)
 801eda6:	6013      	str	r3, [r2, #0]
      break;
 801eda8:	e000      	b.n	801edac <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801edaa:	bf00      	nop
 801edac:	697b      	ldr	r3, [r7, #20]
 801edae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801edb0:	68fb      	ldr	r3, [r7, #12]
 801edb2:	f383 8810 	msr	PRIMASK, r3
}
 801edb6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801edb8:	bf00      	nop
 801edba:	371c      	adds	r7, #28
 801edbc:	46bd      	mov	sp, r7
 801edbe:	bc80      	pop	{r7}
 801edc0:	4770      	bx	lr
 801edc2:	bf00      	nop
 801edc4:	20004808 	.word	0x20004808

0801edc8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801edc8:	b480      	push	{r7}
 801edca:	b087      	sub	sp, #28
 801edcc:	af00      	add	r7, sp, #0
 801edce:	6078      	str	r0, [r7, #4]
 801edd0:	460b      	mov	r3, r1
 801edd2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801edd4:	f3ef 8310 	mrs	r3, PRIMASK
 801edd8:	613b      	str	r3, [r7, #16]
  return(result);
 801edda:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801eddc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801edde:	b672      	cpsid	i
}
 801ede0:	bf00      	nop
  
  switch(state)
 801ede2:	78fb      	ldrb	r3, [r7, #3]
 801ede4:	2b00      	cmp	r3, #0
 801ede6:	d008      	beq.n	801edfa <UTIL_LPM_SetOffMode+0x32>
 801ede8:	2b01      	cmp	r3, #1
 801edea:	d10e      	bne.n	801ee0a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801edec:	4b0d      	ldr	r3, [pc, #52]	; (801ee24 <UTIL_LPM_SetOffMode+0x5c>)
 801edee:	681a      	ldr	r2, [r3, #0]
 801edf0:	687b      	ldr	r3, [r7, #4]
 801edf2:	4313      	orrs	r3, r2
 801edf4:	4a0b      	ldr	r2, [pc, #44]	; (801ee24 <UTIL_LPM_SetOffMode+0x5c>)
 801edf6:	6013      	str	r3, [r2, #0]
      break;
 801edf8:	e008      	b.n	801ee0c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801edfa:	687b      	ldr	r3, [r7, #4]
 801edfc:	43da      	mvns	r2, r3
 801edfe:	4b09      	ldr	r3, [pc, #36]	; (801ee24 <UTIL_LPM_SetOffMode+0x5c>)
 801ee00:	681b      	ldr	r3, [r3, #0]
 801ee02:	4013      	ands	r3, r2
 801ee04:	4a07      	ldr	r2, [pc, #28]	; (801ee24 <UTIL_LPM_SetOffMode+0x5c>)
 801ee06:	6013      	str	r3, [r2, #0]
      break;
 801ee08:	e000      	b.n	801ee0c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801ee0a:	bf00      	nop
 801ee0c:	697b      	ldr	r3, [r7, #20]
 801ee0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ee10:	68fb      	ldr	r3, [r7, #12]
 801ee12:	f383 8810 	msr	PRIMASK, r3
}
 801ee16:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801ee18:	bf00      	nop
 801ee1a:	371c      	adds	r7, #28
 801ee1c:	46bd      	mov	sp, r7
 801ee1e:	bc80      	pop	{r7}
 801ee20:	4770      	bx	lr
 801ee22:	bf00      	nop
 801ee24:	2000480c 	.word	0x2000480c

0801ee28 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801ee28:	b480      	push	{r7}
 801ee2a:	b087      	sub	sp, #28
 801ee2c:	af00      	add	r7, sp, #0
 801ee2e:	60f8      	str	r0, [r7, #12]
 801ee30:	60b9      	str	r1, [r7, #8]
 801ee32:	4613      	mov	r3, r2
 801ee34:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801ee36:	68fb      	ldr	r3, [r7, #12]
 801ee38:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801ee3a:	68bb      	ldr	r3, [r7, #8]
 801ee3c:	613b      	str	r3, [r7, #16]

  while( size-- )
 801ee3e:	e007      	b.n	801ee50 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801ee40:	693a      	ldr	r2, [r7, #16]
 801ee42:	1c53      	adds	r3, r2, #1
 801ee44:	613b      	str	r3, [r7, #16]
 801ee46:	697b      	ldr	r3, [r7, #20]
 801ee48:	1c59      	adds	r1, r3, #1
 801ee4a:	6179      	str	r1, [r7, #20]
 801ee4c:	7812      	ldrb	r2, [r2, #0]
 801ee4e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801ee50:	88fb      	ldrh	r3, [r7, #6]
 801ee52:	1e5a      	subs	r2, r3, #1
 801ee54:	80fa      	strh	r2, [r7, #6]
 801ee56:	2b00      	cmp	r3, #0
 801ee58:	d1f2      	bne.n	801ee40 <UTIL_MEM_cpy_8+0x18>
    }
}
 801ee5a:	bf00      	nop
 801ee5c:	bf00      	nop
 801ee5e:	371c      	adds	r7, #28
 801ee60:	46bd      	mov	sp, r7
 801ee62:	bc80      	pop	{r7}
 801ee64:	4770      	bx	lr

0801ee66 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801ee66:	b480      	push	{r7}
 801ee68:	b085      	sub	sp, #20
 801ee6a:	af00      	add	r7, sp, #0
 801ee6c:	6078      	str	r0, [r7, #4]
 801ee6e:	460b      	mov	r3, r1
 801ee70:	70fb      	strb	r3, [r7, #3]
 801ee72:	4613      	mov	r3, r2
 801ee74:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801ee76:	687b      	ldr	r3, [r7, #4]
 801ee78:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801ee7a:	e004      	b.n	801ee86 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801ee7c:	68fb      	ldr	r3, [r7, #12]
 801ee7e:	1c5a      	adds	r2, r3, #1
 801ee80:	60fa      	str	r2, [r7, #12]
 801ee82:	78fa      	ldrb	r2, [r7, #3]
 801ee84:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801ee86:	883b      	ldrh	r3, [r7, #0]
 801ee88:	1e5a      	subs	r2, r3, #1
 801ee8a:	803a      	strh	r2, [r7, #0]
 801ee8c:	2b00      	cmp	r3, #0
 801ee8e:	d1f5      	bne.n	801ee7c <UTIL_MEM_set_8+0x16>
  }
}
 801ee90:	bf00      	nop
 801ee92:	bf00      	nop
 801ee94:	3714      	adds	r7, #20
 801ee96:	46bd      	mov	sp, r7
 801ee98:	bc80      	pop	{r7}
 801ee9a:	4770      	bx	lr

0801ee9c <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801ee9c:	b580      	push	{r7, lr}
 801ee9e:	b08c      	sub	sp, #48	; 0x30
 801eea0:	af00      	add	r7, sp, #0
 801eea2:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801eea4:	4b67      	ldr	r3, [pc, #412]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801eea6:	681b      	ldr	r3, [r3, #0]
 801eea8:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 801eeaa:	4b66      	ldr	r3, [pc, #408]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801eeac:	681a      	ldr	r2, [r3, #0]
 801eeae:	687b      	ldr	r3, [r7, #4]
 801eeb0:	4013      	ands	r3, r2
 801eeb2:	4a64      	ldr	r2, [pc, #400]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801eeb4:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801eeb6:	e083      	b.n	801efc0 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 801eeb8:	2300      	movs	r3, #0
 801eeba:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801eebc:	e002      	b.n	801eec4 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 801eebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801eec0:	3301      	adds	r3, #1
 801eec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801eec4:	4a60      	ldr	r2, [pc, #384]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801eec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801eec8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801eecc:	4b5f      	ldr	r3, [pc, #380]	; (801f04c <UTIL_SEQ_Run+0x1b0>)
 801eece:	681b      	ldr	r3, [r3, #0]
 801eed0:	401a      	ands	r2, r3
 801eed2:	4b5c      	ldr	r3, [pc, #368]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801eed4:	681b      	ldr	r3, [r3, #0]
 801eed6:	4013      	ands	r3, r2
 801eed8:	2b00      	cmp	r3, #0
 801eeda:	d0f0      	beq.n	801eebe <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 801eedc:	4a5a      	ldr	r2, [pc, #360]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801eede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801eee0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801eee4:	4b59      	ldr	r3, [pc, #356]	; (801f04c <UTIL_SEQ_Run+0x1b0>)
 801eee6:	681b      	ldr	r3, [r3, #0]
 801eee8:	401a      	ands	r2, r3
 801eeea:	4b56      	ldr	r3, [pc, #344]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801eeec:	681b      	ldr	r3, [r3, #0]
 801eeee:	4013      	ands	r3, r2
 801eef0:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801eef2:	4a55      	ldr	r2, [pc, #340]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801eef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801eef6:	00db      	lsls	r3, r3, #3
 801eef8:	4413      	add	r3, r2
 801eefa:	685a      	ldr	r2, [r3, #4]
 801eefc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eefe:	4013      	ands	r3, r2
 801ef00:	2b00      	cmp	r3, #0
 801ef02:	d106      	bne.n	801ef12 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801ef04:	4a50      	ldr	r2, [pc, #320]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801ef06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef08:	00db      	lsls	r3, r3, #3
 801ef0a:	4413      	add	r3, r2
 801ef0c:	f04f 32ff 	mov.w	r2, #4294967295
 801ef10:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801ef12:	4a4d      	ldr	r2, [pc, #308]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801ef14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef16:	00db      	lsls	r3, r3, #3
 801ef18:	4413      	add	r3, r2
 801ef1a:	685a      	ldr	r2, [r3, #4]
 801ef1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ef1e:	4013      	ands	r3, r2
 801ef20:	4618      	mov	r0, r3
 801ef22:	f000 f967 	bl	801f1f4 <SEQ_BitPosition>
 801ef26:	4603      	mov	r3, r0
 801ef28:	461a      	mov	r2, r3
 801ef2a:	4b49      	ldr	r3, [pc, #292]	; (801f050 <UTIL_SEQ_Run+0x1b4>)
 801ef2c:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801ef2e:	4a46      	ldr	r2, [pc, #280]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801ef30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef32:	00db      	lsls	r3, r3, #3
 801ef34:	4413      	add	r3, r2
 801ef36:	685a      	ldr	r2, [r3, #4]
 801ef38:	4b45      	ldr	r3, [pc, #276]	; (801f050 <UTIL_SEQ_Run+0x1b4>)
 801ef3a:	681b      	ldr	r3, [r3, #0]
 801ef3c:	2101      	movs	r1, #1
 801ef3e:	fa01 f303 	lsl.w	r3, r1, r3
 801ef42:	43db      	mvns	r3, r3
 801ef44:	401a      	ands	r2, r3
 801ef46:	4940      	ldr	r1, [pc, #256]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801ef48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef4a:	00db      	lsls	r3, r3, #3
 801ef4c:	440b      	add	r3, r1
 801ef4e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ef50:	f3ef 8310 	mrs	r3, PRIMASK
 801ef54:	61bb      	str	r3, [r7, #24]
  return(result);
 801ef56:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ef58:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801ef5a:	b672      	cpsid	i
}
 801ef5c:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801ef5e:	4b3c      	ldr	r3, [pc, #240]	; (801f050 <UTIL_SEQ_Run+0x1b4>)
 801ef60:	681b      	ldr	r3, [r3, #0]
 801ef62:	2201      	movs	r2, #1
 801ef64:	fa02 f303 	lsl.w	r3, r2, r3
 801ef68:	43da      	mvns	r2, r3
 801ef6a:	4b3a      	ldr	r3, [pc, #232]	; (801f054 <UTIL_SEQ_Run+0x1b8>)
 801ef6c:	681b      	ldr	r3, [r3, #0]
 801ef6e:	4013      	ands	r3, r2
 801ef70:	4a38      	ldr	r2, [pc, #224]	; (801f054 <UTIL_SEQ_Run+0x1b8>)
 801ef72:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ef74:	2302      	movs	r3, #2
 801ef76:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ef78:	e013      	b.n	801efa2 <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801ef7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef7c:	3b01      	subs	r3, #1
 801ef7e:	4a32      	ldr	r2, [pc, #200]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801ef80:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801ef84:	4b32      	ldr	r3, [pc, #200]	; (801f050 <UTIL_SEQ_Run+0x1b4>)
 801ef86:	681b      	ldr	r3, [r3, #0]
 801ef88:	2201      	movs	r2, #1
 801ef8a:	fa02 f303 	lsl.w	r3, r2, r3
 801ef8e:	43da      	mvns	r2, r3
 801ef90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef92:	3b01      	subs	r3, #1
 801ef94:	400a      	ands	r2, r1
 801ef96:	492c      	ldr	r1, [pc, #176]	; (801f048 <UTIL_SEQ_Run+0x1ac>)
 801ef98:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ef9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ef9e:	3b01      	subs	r3, #1
 801efa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 801efa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801efa4:	2b00      	cmp	r3, #0
 801efa6:	d1e8      	bne.n	801ef7a <UTIL_SEQ_Run+0xde>
 801efa8:	6a3b      	ldr	r3, [r7, #32]
 801efaa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801efac:	697b      	ldr	r3, [r7, #20]
 801efae:	f383 8810 	msr	PRIMASK, r3
}
 801efb2:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801efb4:	4b26      	ldr	r3, [pc, #152]	; (801f050 <UTIL_SEQ_Run+0x1b4>)
 801efb6:	681b      	ldr	r3, [r3, #0]
 801efb8:	4a27      	ldr	r2, [pc, #156]	; (801f058 <UTIL_SEQ_Run+0x1bc>)
 801efba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801efbe:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801efc0:	4b24      	ldr	r3, [pc, #144]	; (801f054 <UTIL_SEQ_Run+0x1b8>)
 801efc2:	681a      	ldr	r2, [r3, #0]
 801efc4:	4b21      	ldr	r3, [pc, #132]	; (801f04c <UTIL_SEQ_Run+0x1b0>)
 801efc6:	681b      	ldr	r3, [r3, #0]
 801efc8:	401a      	ands	r2, r3
 801efca:	4b1e      	ldr	r3, [pc, #120]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801efcc:	681b      	ldr	r3, [r3, #0]
 801efce:	4013      	ands	r3, r2
 801efd0:	2b00      	cmp	r3, #0
 801efd2:	d007      	beq.n	801efe4 <UTIL_SEQ_Run+0x148>
 801efd4:	4b21      	ldr	r3, [pc, #132]	; (801f05c <UTIL_SEQ_Run+0x1c0>)
 801efd6:	681a      	ldr	r2, [r3, #0]
 801efd8:	4b21      	ldr	r3, [pc, #132]	; (801f060 <UTIL_SEQ_Run+0x1c4>)
 801efda:	681b      	ldr	r3, [r3, #0]
 801efdc:	4013      	ands	r3, r2
 801efde:	2b00      	cmp	r3, #0
 801efe0:	f43f af6a 	beq.w	801eeb8 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801efe4:	4b1a      	ldr	r3, [pc, #104]	; (801f050 <UTIL_SEQ_Run+0x1b4>)
 801efe6:	f04f 32ff 	mov.w	r2, #4294967295
 801efea:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801efec:	f000 f8f6 	bl	801f1dc <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801eff0:	f3ef 8310 	mrs	r3, PRIMASK
 801eff4:	613b      	str	r3, [r7, #16]
  return(result);
 801eff6:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801eff8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801effa:	b672      	cpsid	i
}
 801effc:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 801effe:	4b15      	ldr	r3, [pc, #84]	; (801f054 <UTIL_SEQ_Run+0x1b8>)
 801f000:	681a      	ldr	r2, [r3, #0]
 801f002:	4b12      	ldr	r3, [pc, #72]	; (801f04c <UTIL_SEQ_Run+0x1b0>)
 801f004:	681b      	ldr	r3, [r3, #0]
 801f006:	401a      	ands	r2, r3
 801f008:	4b0e      	ldr	r3, [pc, #56]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801f00a:	681b      	ldr	r3, [r3, #0]
 801f00c:	4013      	ands	r3, r2
 801f00e:	2b00      	cmp	r3, #0
 801f010:	d108      	bne.n	801f024 <UTIL_SEQ_Run+0x188>
 801f012:	4b12      	ldr	r3, [pc, #72]	; (801f05c <UTIL_SEQ_Run+0x1c0>)
 801f014:	681a      	ldr	r2, [r3, #0]
 801f016:	4b12      	ldr	r3, [pc, #72]	; (801f060 <UTIL_SEQ_Run+0x1c4>)
 801f018:	681b      	ldr	r3, [r3, #0]
 801f01a:	4013      	ands	r3, r2
 801f01c:	2b00      	cmp	r3, #0
 801f01e:	d101      	bne.n	801f024 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 801f020:	f7e2 fb22 	bl	8001668 <UTIL_SEQ_Idle>
 801f024:	69fb      	ldr	r3, [r7, #28]
 801f026:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f028:	68fb      	ldr	r3, [r7, #12]
 801f02a:	f383 8810 	msr	PRIMASK, r3
}
 801f02e:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 801f030:	f000 f8da 	bl	801f1e8 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801f034:	4a03      	ldr	r2, [pc, #12]	; (801f044 <UTIL_SEQ_Run+0x1a8>)
 801f036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f038:	6013      	str	r3, [r2, #0]

  return;
 801f03a:	bf00      	nop
}
 801f03c:	3730      	adds	r7, #48	; 0x30
 801f03e:	46bd      	mov	sp, r7
 801f040:	bd80      	pop	{r7, pc}
 801f042:	bf00      	nop
 801f044:	20000118 	.word	0x20000118
 801f048:	200048a0 	.word	0x200048a0
 801f04c:	20000114 	.word	0x20000114
 801f050:	2000481c 	.word	0x2000481c
 801f054:	20004810 	.word	0x20004810
 801f058:	20004820 	.word	0x20004820
 801f05c:	20004814 	.word	0x20004814
 801f060:	20004818 	.word	0x20004818

0801f064 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801f064:	b580      	push	{r7, lr}
 801f066:	b088      	sub	sp, #32
 801f068:	af00      	add	r7, sp, #0
 801f06a:	60f8      	str	r0, [r7, #12]
 801f06c:	60b9      	str	r1, [r7, #8]
 801f06e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f070:	f3ef 8310 	mrs	r3, PRIMASK
 801f074:	617b      	str	r3, [r7, #20]
  return(result);
 801f076:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801f078:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f07a:	b672      	cpsid	i
}
 801f07c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801f07e:	68f8      	ldr	r0, [r7, #12]
 801f080:	f000 f8b8 	bl	801f1f4 <SEQ_BitPosition>
 801f084:	4603      	mov	r3, r0
 801f086:	4619      	mov	r1, r3
 801f088:	4a06      	ldr	r2, [pc, #24]	; (801f0a4 <UTIL_SEQ_RegTask+0x40>)
 801f08a:	687b      	ldr	r3, [r7, #4]
 801f08c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801f090:	69fb      	ldr	r3, [r7, #28]
 801f092:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f094:	69bb      	ldr	r3, [r7, #24]
 801f096:	f383 8810 	msr	PRIMASK, r3
}
 801f09a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801f09c:	bf00      	nop
}
 801f09e:	3720      	adds	r7, #32
 801f0a0:	46bd      	mov	sp, r7
 801f0a2:	bd80      	pop	{r7, pc}
 801f0a4:	20004820 	.word	0x20004820

0801f0a8 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801f0a8:	b480      	push	{r7}
 801f0aa:	b087      	sub	sp, #28
 801f0ac:	af00      	add	r7, sp, #0
 801f0ae:	6078      	str	r0, [r7, #4]
 801f0b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f0b2:	f3ef 8310 	mrs	r3, PRIMASK
 801f0b6:	60fb      	str	r3, [r7, #12]
  return(result);
 801f0b8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801f0ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f0bc:	b672      	cpsid	i
}
 801f0be:	bf00      	nop

  TaskSet |= TaskId_bm;
 801f0c0:	4b0d      	ldr	r3, [pc, #52]	; (801f0f8 <UTIL_SEQ_SetTask+0x50>)
 801f0c2:	681a      	ldr	r2, [r3, #0]
 801f0c4:	687b      	ldr	r3, [r7, #4]
 801f0c6:	4313      	orrs	r3, r2
 801f0c8:	4a0b      	ldr	r2, [pc, #44]	; (801f0f8 <UTIL_SEQ_SetTask+0x50>)
 801f0ca:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801f0cc:	4a0b      	ldr	r2, [pc, #44]	; (801f0fc <UTIL_SEQ_SetTask+0x54>)
 801f0ce:	683b      	ldr	r3, [r7, #0]
 801f0d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f0d4:	687b      	ldr	r3, [r7, #4]
 801f0d6:	431a      	orrs	r2, r3
 801f0d8:	4908      	ldr	r1, [pc, #32]	; (801f0fc <UTIL_SEQ_SetTask+0x54>)
 801f0da:	683b      	ldr	r3, [r7, #0]
 801f0dc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801f0e0:	697b      	ldr	r3, [r7, #20]
 801f0e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f0e4:	693b      	ldr	r3, [r7, #16]
 801f0e6:	f383 8810 	msr	PRIMASK, r3
}
 801f0ea:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801f0ec:	bf00      	nop
}
 801f0ee:	371c      	adds	r7, #28
 801f0f0:	46bd      	mov	sp, r7
 801f0f2:	bc80      	pop	{r7}
 801f0f4:	4770      	bx	lr
 801f0f6:	bf00      	nop
 801f0f8:	20004810 	.word	0x20004810
 801f0fc:	200048a0 	.word	0x200048a0

0801f100 <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 801f100:	b480      	push	{r7}
 801f102:	b087      	sub	sp, #28
 801f104:	af00      	add	r7, sp, #0
 801f106:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f108:	f3ef 8310 	mrs	r3, PRIMASK
 801f10c:	60fb      	str	r3, [r7, #12]
  return(result);
 801f10e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801f110:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f112:	b672      	cpsid	i
}
 801f114:	bf00      	nop

  EvtSet |= EvtId_bm;
 801f116:	4b08      	ldr	r3, [pc, #32]	; (801f138 <UTIL_SEQ_SetEvt+0x38>)
 801f118:	681a      	ldr	r2, [r3, #0]
 801f11a:	687b      	ldr	r3, [r7, #4]
 801f11c:	4313      	orrs	r3, r2
 801f11e:	4a06      	ldr	r2, [pc, #24]	; (801f138 <UTIL_SEQ_SetEvt+0x38>)
 801f120:	6013      	str	r3, [r2, #0]
 801f122:	697b      	ldr	r3, [r7, #20]
 801f124:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f126:	693b      	ldr	r3, [r7, #16]
 801f128:	f383 8810 	msr	PRIMASK, r3
}
 801f12c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801f12e:	bf00      	nop
}
 801f130:	371c      	adds	r7, #28
 801f132:	46bd      	mov	sp, r7
 801f134:	bc80      	pop	{r7}
 801f136:	4770      	bx	lr
 801f138:	20004814 	.word	0x20004814

0801f13c <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 801f13c:	b580      	push	{r7, lr}
 801f13e:	b086      	sub	sp, #24
 801f140:	af00      	add	r7, sp, #0
 801f142:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_idx;
  UTIL_SEQ_bm_t wait_task_idx;
  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 801f144:	4b1b      	ldr	r3, [pc, #108]	; (801f1b4 <UTIL_SEQ_WaitEvt+0x78>)
 801f146:	681b      	ldr	r3, [r3, #0]
 801f148:	613b      	str	r3, [r7, #16]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 801f14a:	4b1a      	ldr	r3, [pc, #104]	; (801f1b4 <UTIL_SEQ_WaitEvt+0x78>)
 801f14c:	681b      	ldr	r3, [r3, #0]
 801f14e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f152:	d102      	bne.n	801f15a <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0;
 801f154:	2300      	movs	r3, #0
 801f156:	617b      	str	r3, [r7, #20]
 801f158:	e005      	b.n	801f166 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = 1 << CurrentTaskIdx;
 801f15a:	4b16      	ldr	r3, [pc, #88]	; (801f1b4 <UTIL_SEQ_WaitEvt+0x78>)
 801f15c:	681b      	ldr	r3, [r3, #0]
 801f15e:	2201      	movs	r2, #1
 801f160:	fa02 f303 	lsl.w	r3, r2, r3
 801f164:	617b      	str	r3, [r7, #20]
  }

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 801f166:	4b14      	ldr	r3, [pc, #80]	; (801f1b8 <UTIL_SEQ_WaitEvt+0x7c>)
 801f168:	681b      	ldr	r3, [r3, #0]
 801f16a:	60fb      	str	r3, [r7, #12]
  EvtWaited = EvtId_bm;
 801f16c:	4a12      	ldr	r2, [pc, #72]	; (801f1b8 <UTIL_SEQ_WaitEvt+0x7c>)
 801f16e:	687b      	ldr	r3, [r7, #4]
 801f170:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again from the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while ((EvtSet & EvtWaited) == 0U)
 801f172:	e005      	b.n	801f180 <UTIL_SEQ_WaitEvt+0x44>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtWaited);
 801f174:	4b10      	ldr	r3, [pc, #64]	; (801f1b8 <UTIL_SEQ_WaitEvt+0x7c>)
 801f176:	681b      	ldr	r3, [r3, #0]
 801f178:	4619      	mov	r1, r3
 801f17a:	6978      	ldr	r0, [r7, #20]
 801f17c:	f000 f820 	bl	801f1c0 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtWaited) == 0U)
 801f180:	4b0e      	ldr	r3, [pc, #56]	; (801f1bc <UTIL_SEQ_WaitEvt+0x80>)
 801f182:	681a      	ldr	r2, [r3, #0]
 801f184:	4b0c      	ldr	r3, [pc, #48]	; (801f1b8 <UTIL_SEQ_WaitEvt+0x7c>)
 801f186:	681b      	ldr	r3, [r3, #0]
 801f188:	4013      	ands	r3, r2
 801f18a:	2b00      	cmp	r3, #0
 801f18c:	d0f2      	beq.n	801f174 <UTIL_SEQ_WaitEvt+0x38>
  /**
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 801f18e:	4a09      	ldr	r2, [pc, #36]	; (801f1b4 <UTIL_SEQ_WaitEvt+0x78>)
 801f190:	693b      	ldr	r3, [r7, #16]
 801f192:	6013      	str	r3, [r2, #0]

  EvtSet &= (~EvtWaited);
 801f194:	4b08      	ldr	r3, [pc, #32]	; (801f1b8 <UTIL_SEQ_WaitEvt+0x7c>)
 801f196:	681b      	ldr	r3, [r3, #0]
 801f198:	43da      	mvns	r2, r3
 801f19a:	4b08      	ldr	r3, [pc, #32]	; (801f1bc <UTIL_SEQ_WaitEvt+0x80>)
 801f19c:	681b      	ldr	r3, [r3, #0]
 801f19e:	4013      	ands	r3, r2
 801f1a0:	4a06      	ldr	r2, [pc, #24]	; (801f1bc <UTIL_SEQ_WaitEvt+0x80>)
 801f1a2:	6013      	str	r3, [r2, #0]
  EvtWaited = event_waited_id_backup;
 801f1a4:	4a04      	ldr	r2, [pc, #16]	; (801f1b8 <UTIL_SEQ_WaitEvt+0x7c>)
 801f1a6:	68fb      	ldr	r3, [r7, #12]
 801f1a8:	6013      	str	r3, [r2, #0]

  return;
 801f1aa:	bf00      	nop
}
 801f1ac:	3718      	adds	r7, #24
 801f1ae:	46bd      	mov	sp, r7
 801f1b0:	bd80      	pop	{r7, pc}
 801f1b2:	bf00      	nop
 801f1b4:	2000481c 	.word	0x2000481c
 801f1b8:	20004818 	.word	0x20004818
 801f1bc:	20004814 	.word	0x20004814

0801f1c0 <UTIL_SEQ_EvtIdle>:
{
  return (EvtSet & EvtWaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 801f1c0:	b580      	push	{r7, lr}
 801f1c2:	b082      	sub	sp, #8
 801f1c4:	af00      	add	r7, sp, #0
 801f1c6:	6078      	str	r0, [r7, #4]
 801f1c8:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(~TaskId_bm);
 801f1ca:	687b      	ldr	r3, [r7, #4]
 801f1cc:	43db      	mvns	r3, r3
 801f1ce:	4618      	mov	r0, r3
 801f1d0:	f7ff fe64 	bl	801ee9c <UTIL_SEQ_Run>
  return;
 801f1d4:	bf00      	nop
}
 801f1d6:	3708      	adds	r7, #8
 801f1d8:	46bd      	mov	sp, r7
 801f1da:	bd80      	pop	{r7, pc}

0801f1dc <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801f1dc:	b480      	push	{r7}
 801f1de:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f1e0:	bf00      	nop
}
 801f1e2:	46bd      	mov	sp, r7
 801f1e4:	bc80      	pop	{r7}
 801f1e6:	4770      	bx	lr

0801f1e8 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801f1e8:	b480      	push	{r7}
 801f1ea:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f1ec:	bf00      	nop
}
 801f1ee:	46bd      	mov	sp, r7
 801f1f0:	bc80      	pop	{r7}
 801f1f2:	4770      	bx	lr

0801f1f4 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801f1f4:	b480      	push	{r7}
 801f1f6:	b085      	sub	sp, #20
 801f1f8:	af00      	add	r7, sp, #0
 801f1fa:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 801f1fc:	2300      	movs	r3, #0
 801f1fe:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801f200:	687b      	ldr	r3, [r7, #4]
 801f202:	0c1b      	lsrs	r3, r3, #16
 801f204:	041b      	lsls	r3, r3, #16
 801f206:	2b00      	cmp	r3, #0
 801f208:	d104      	bne.n	801f214 <SEQ_BitPosition+0x20>
 801f20a:	2310      	movs	r3, #16
 801f20c:	73fb      	strb	r3, [r7, #15]
 801f20e:	687b      	ldr	r3, [r7, #4]
 801f210:	041b      	lsls	r3, r3, #16
 801f212:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801f214:	687b      	ldr	r3, [r7, #4]
 801f216:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801f21a:	2b00      	cmp	r3, #0
 801f21c:	d105      	bne.n	801f22a <SEQ_BitPosition+0x36>
 801f21e:	7bfb      	ldrb	r3, [r7, #15]
 801f220:	3308      	adds	r3, #8
 801f222:	73fb      	strb	r3, [r7, #15]
 801f224:	687b      	ldr	r3, [r7, #4]
 801f226:	021b      	lsls	r3, r3, #8
 801f228:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801f22a:	687b      	ldr	r3, [r7, #4]
 801f22c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801f230:	2b00      	cmp	r3, #0
 801f232:	d105      	bne.n	801f240 <SEQ_BitPosition+0x4c>
 801f234:	7bfb      	ldrb	r3, [r7, #15]
 801f236:	3304      	adds	r3, #4
 801f238:	73fb      	strb	r3, [r7, #15]
 801f23a:	687b      	ldr	r3, [r7, #4]
 801f23c:	011b      	lsls	r3, r3, #4
 801f23e:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801f240:	687b      	ldr	r3, [r7, #4]
 801f242:	0f1b      	lsrs	r3, r3, #28
 801f244:	4a06      	ldr	r2, [pc, #24]	; (801f260 <SEQ_BitPosition+0x6c>)
 801f246:	5cd2      	ldrb	r2, [r2, r3]
 801f248:	7bfb      	ldrb	r3, [r7, #15]
 801f24a:	4413      	add	r3, r2
 801f24c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801f24e:	7bfb      	ldrb	r3, [r7, #15]
 801f250:	f1c3 031f 	rsb	r3, r3, #31
 801f254:	b2db      	uxtb	r3, r3
}
 801f256:	4618      	mov	r0, r3
 801f258:	3714      	adds	r7, #20
 801f25a:	46bd      	mov	sp, r7
 801f25c:	bc80      	pop	{r7}
 801f25e:	4770      	bx	lr
 801f260:	08023448 	.word	0x08023448

0801f264 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801f264:	b082      	sub	sp, #8
 801f266:	b480      	push	{r7}
 801f268:	b087      	sub	sp, #28
 801f26a:	af00      	add	r7, sp, #0
 801f26c:	60f8      	str	r0, [r7, #12]
 801f26e:	1d38      	adds	r0, r7, #4
 801f270:	e880 0006 	stmia.w	r0, {r1, r2}
 801f274:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801f276:	2300      	movs	r3, #0
 801f278:	613b      	str	r3, [r7, #16]
 801f27a:	2300      	movs	r3, #0
 801f27c:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801f27e:	687a      	ldr	r2, [r7, #4]
 801f280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f282:	4413      	add	r3, r2
 801f284:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801f286:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f28a:	b29a      	uxth	r2, r3
 801f28c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f290:	b29b      	uxth	r3, r3
 801f292:	4413      	add	r3, r2
 801f294:	b29b      	uxth	r3, r3
 801f296:	b21b      	sxth	r3, r3
 801f298:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801f29a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f29e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f2a2:	db0a      	blt.n	801f2ba <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801f2a4:	693b      	ldr	r3, [r7, #16]
 801f2a6:	3301      	adds	r3, #1
 801f2a8:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801f2aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f2ae:	b29b      	uxth	r3, r3
 801f2b0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801f2b4:	b29b      	uxth	r3, r3
 801f2b6:	b21b      	sxth	r3, r3
 801f2b8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f2ba:	68fb      	ldr	r3, [r7, #12]
 801f2bc:	461a      	mov	r2, r3
 801f2be:	f107 0310 	add.w	r3, r7, #16
 801f2c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f2c6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f2ca:	68f8      	ldr	r0, [r7, #12]
 801f2cc:	371c      	adds	r7, #28
 801f2ce:	46bd      	mov	sp, r7
 801f2d0:	bc80      	pop	{r7}
 801f2d2:	b002      	add	sp, #8
 801f2d4:	4770      	bx	lr

0801f2d6 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801f2d6:	b082      	sub	sp, #8
 801f2d8:	b480      	push	{r7}
 801f2da:	b087      	sub	sp, #28
 801f2dc:	af00      	add	r7, sp, #0
 801f2de:	60f8      	str	r0, [r7, #12]
 801f2e0:	1d38      	adds	r0, r7, #4
 801f2e2:	e880 0006 	stmia.w	r0, {r1, r2}
 801f2e6:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801f2e8:	2300      	movs	r3, #0
 801f2ea:	613b      	str	r3, [r7, #16]
 801f2ec:	2300      	movs	r3, #0
 801f2ee:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801f2f0:	687a      	ldr	r2, [r7, #4]
 801f2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2f4:	1ad3      	subs	r3, r2, r3
 801f2f6:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801f2f8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f2fc:	b29a      	uxth	r2, r3
 801f2fe:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f302:	b29b      	uxth	r3, r3
 801f304:	1ad3      	subs	r3, r2, r3
 801f306:	b29b      	uxth	r3, r3
 801f308:	b21b      	sxth	r3, r3
 801f30a:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801f30c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f310:	2b00      	cmp	r3, #0
 801f312:	da0a      	bge.n	801f32a <SysTimeSub+0x54>
  {
    c.Seconds--;
 801f314:	693b      	ldr	r3, [r7, #16]
 801f316:	3b01      	subs	r3, #1
 801f318:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801f31a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f31e:	b29b      	uxth	r3, r3
 801f320:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801f324:	b29b      	uxth	r3, r3
 801f326:	b21b      	sxth	r3, r3
 801f328:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f32a:	68fb      	ldr	r3, [r7, #12]
 801f32c:	461a      	mov	r2, r3
 801f32e:	f107 0310 	add.w	r3, r7, #16
 801f332:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f336:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f33a:	68f8      	ldr	r0, [r7, #12]
 801f33c:	371c      	adds	r7, #28
 801f33e:	46bd      	mov	sp, r7
 801f340:	bc80      	pop	{r7}
 801f342:	b002      	add	sp, #8
 801f344:	4770      	bx	lr
	...

0801f348 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801f348:	b580      	push	{r7, lr}
 801f34a:	b088      	sub	sp, #32
 801f34c:	af02      	add	r7, sp, #8
 801f34e:	463b      	mov	r3, r7
 801f350:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f354:	2300      	movs	r3, #0
 801f356:	60bb      	str	r3, [r7, #8]
 801f358:	2300      	movs	r3, #0
 801f35a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f35c:	4b10      	ldr	r3, [pc, #64]	; (801f3a0 <SysTimeSet+0x58>)
 801f35e:	691b      	ldr	r3, [r3, #16]
 801f360:	f107 0208 	add.w	r2, r7, #8
 801f364:	3204      	adds	r2, #4
 801f366:	4610      	mov	r0, r2
 801f368:	4798      	blx	r3
 801f36a:	4603      	mov	r3, r0
 801f36c:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801f36e:	f107 0010 	add.w	r0, r7, #16
 801f372:	68fb      	ldr	r3, [r7, #12]
 801f374:	9300      	str	r3, [sp, #0]
 801f376:	68bb      	ldr	r3, [r7, #8]
 801f378:	463a      	mov	r2, r7
 801f37a:	ca06      	ldmia	r2, {r1, r2}
 801f37c:	f7ff ffab 	bl	801f2d6 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801f380:	4b07      	ldr	r3, [pc, #28]	; (801f3a0 <SysTimeSet+0x58>)
 801f382:	681b      	ldr	r3, [r3, #0]
 801f384:	693a      	ldr	r2, [r7, #16]
 801f386:	4610      	mov	r0, r2
 801f388:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801f38a:	4b05      	ldr	r3, [pc, #20]	; (801f3a0 <SysTimeSet+0x58>)
 801f38c:	689b      	ldr	r3, [r3, #8]
 801f38e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801f392:	4610      	mov	r0, r2
 801f394:	4798      	blx	r3
}
 801f396:	bf00      	nop
 801f398:	3718      	adds	r7, #24
 801f39a:	46bd      	mov	sp, r7
 801f39c:	bd80      	pop	{r7, pc}
 801f39e:	bf00      	nop
 801f3a0:	08022b54 	.word	0x08022b54

0801f3a4 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801f3a4:	b580      	push	{r7, lr}
 801f3a6:	b08a      	sub	sp, #40	; 0x28
 801f3a8:	af02      	add	r7, sp, #8
 801f3aa:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f3ac:	2300      	movs	r3, #0
 801f3ae:	61bb      	str	r3, [r7, #24]
 801f3b0:	2300      	movs	r3, #0
 801f3b2:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801f3b4:	2300      	movs	r3, #0
 801f3b6:	613b      	str	r3, [r7, #16]
 801f3b8:	2300      	movs	r3, #0
 801f3ba:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f3bc:	4b14      	ldr	r3, [pc, #80]	; (801f410 <SysTimeGet+0x6c>)
 801f3be:	691b      	ldr	r3, [r3, #16]
 801f3c0:	f107 0218 	add.w	r2, r7, #24
 801f3c4:	3204      	adds	r2, #4
 801f3c6:	4610      	mov	r0, r2
 801f3c8:	4798      	blx	r3
 801f3ca:	4603      	mov	r3, r0
 801f3cc:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f3ce:	4b10      	ldr	r3, [pc, #64]	; (801f410 <SysTimeGet+0x6c>)
 801f3d0:	68db      	ldr	r3, [r3, #12]
 801f3d2:	4798      	blx	r3
 801f3d4:	4603      	mov	r3, r0
 801f3d6:	b21b      	sxth	r3, r3
 801f3d8:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f3da:	4b0d      	ldr	r3, [pc, #52]	; (801f410 <SysTimeGet+0x6c>)
 801f3dc:	685b      	ldr	r3, [r3, #4]
 801f3de:	4798      	blx	r3
 801f3e0:	4603      	mov	r3, r0
 801f3e2:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801f3e4:	f107 0010 	add.w	r0, r7, #16
 801f3e8:	69fb      	ldr	r3, [r7, #28]
 801f3ea:	9300      	str	r3, [sp, #0]
 801f3ec:	69bb      	ldr	r3, [r7, #24]
 801f3ee:	f107 0208 	add.w	r2, r7, #8
 801f3f2:	ca06      	ldmia	r2, {r1, r2}
 801f3f4:	f7ff ff36 	bl	801f264 <SysTimeAdd>

  return sysTime;
 801f3f8:	687b      	ldr	r3, [r7, #4]
 801f3fa:	461a      	mov	r2, r3
 801f3fc:	f107 0310 	add.w	r3, r7, #16
 801f400:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f404:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f408:	6878      	ldr	r0, [r7, #4]
 801f40a:	3720      	adds	r7, #32
 801f40c:	46bd      	mov	sp, r7
 801f40e:	bd80      	pop	{r7, pc}
 801f410:	08022b54 	.word	0x08022b54

0801f414 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801f414:	b580      	push	{r7, lr}
 801f416:	b084      	sub	sp, #16
 801f418:	af00      	add	r7, sp, #0
 801f41a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f41c:	2300      	movs	r3, #0
 801f41e:	60bb      	str	r3, [r7, #8]
 801f420:	2300      	movs	r3, #0
 801f422:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f424:	4b0a      	ldr	r3, [pc, #40]	; (801f450 <SysTimeGetMcuTime+0x3c>)
 801f426:	691b      	ldr	r3, [r3, #16]
 801f428:	f107 0208 	add.w	r2, r7, #8
 801f42c:	3204      	adds	r2, #4
 801f42e:	4610      	mov	r0, r2
 801f430:	4798      	blx	r3
 801f432:	4603      	mov	r3, r0
 801f434:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 801f436:	687b      	ldr	r3, [r7, #4]
 801f438:	461a      	mov	r2, r3
 801f43a:	f107 0308 	add.w	r3, r7, #8
 801f43e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f442:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f446:	6878      	ldr	r0, [r7, #4]
 801f448:	3710      	adds	r7, #16
 801f44a:	46bd      	mov	sp, r7
 801f44c:	bd80      	pop	{r7, pc}
 801f44e:	bf00      	nop
 801f450:	08022b54 	.word	0x08022b54

0801f454 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801f454:	b580      	push	{r7, lr}
 801f456:	b088      	sub	sp, #32
 801f458:	af02      	add	r7, sp, #8
 801f45a:	463b      	mov	r3, r7
 801f45c:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f460:	4b0f      	ldr	r3, [pc, #60]	; (801f4a0 <SysTimeToMs+0x4c>)
 801f462:	68db      	ldr	r3, [r3, #12]
 801f464:	4798      	blx	r3
 801f466:	4603      	mov	r3, r0
 801f468:	b21b      	sxth	r3, r3
 801f46a:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f46c:	4b0c      	ldr	r3, [pc, #48]	; (801f4a0 <SysTimeToMs+0x4c>)
 801f46e:	685b      	ldr	r3, [r3, #4]
 801f470:	4798      	blx	r3
 801f472:	4603      	mov	r3, r0
 801f474:	613b      	str	r3, [r7, #16]
  
  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801f476:	f107 0008 	add.w	r0, r7, #8
 801f47a:	697b      	ldr	r3, [r7, #20]
 801f47c:	9300      	str	r3, [sp, #0]
 801f47e:	693b      	ldr	r3, [r7, #16]
 801f480:	463a      	mov	r2, r7
 801f482:	ca06      	ldmia	r2, {r1, r2}
 801f484:	f7ff ff27 	bl	801f2d6 <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801f488:	68bb      	ldr	r3, [r7, #8]
 801f48a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f48e:	fb02 f303 	mul.w	r3, r2, r3
 801f492:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801f496:	4413      	add	r3, r2
}
 801f498:	4618      	mov	r0, r3
 801f49a:	3718      	adds	r7, #24
 801f49c:	46bd      	mov	sp, r7
 801f49e:	bd80      	pop	{r7, pc}
 801f4a0:	08022b54 	.word	0x08022b54

0801f4a4 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801f4a4:	b580      	push	{r7, lr}
 801f4a6:	b08a      	sub	sp, #40	; 0x28
 801f4a8:	af02      	add	r7, sp, #8
 801f4aa:	6078      	str	r0, [r7, #4]
 801f4ac:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801f4ae:	683b      	ldr	r3, [r7, #0]
 801f4b0:	4a19      	ldr	r2, [pc, #100]	; (801f518 <SysTimeFromMs+0x74>)
 801f4b2:	fba2 2303 	umull	r2, r3, r2, r3
 801f4b6:	099b      	lsrs	r3, r3, #6
 801f4b8:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801f4ba:	69fb      	ldr	r3, [r7, #28]
 801f4bc:	617b      	str	r3, [r7, #20]
 801f4be:	683b      	ldr	r3, [r7, #0]
 801f4c0:	b29a      	uxth	r2, r3
 801f4c2:	69fb      	ldr	r3, [r7, #28]
 801f4c4:	b29b      	uxth	r3, r3
 801f4c6:	4619      	mov	r1, r3
 801f4c8:	0149      	lsls	r1, r1, #5
 801f4ca:	1ac9      	subs	r1, r1, r3
 801f4cc:	0089      	lsls	r1, r1, #2
 801f4ce:	440b      	add	r3, r1
 801f4d0:	00db      	lsls	r3, r3, #3
 801f4d2:	b29b      	uxth	r3, r3
 801f4d4:	1ad3      	subs	r3, r2, r3
 801f4d6:	b29b      	uxth	r3, r3
 801f4d8:	b21b      	sxth	r3, r3
 801f4da:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801f4dc:	f107 030c 	add.w	r3, r7, #12
 801f4e0:	2200      	movs	r2, #0
 801f4e2:	601a      	str	r2, [r3, #0]
 801f4e4:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f4e6:	4b0d      	ldr	r3, [pc, #52]	; (801f51c <SysTimeFromMs+0x78>)
 801f4e8:	68db      	ldr	r3, [r3, #12]
 801f4ea:	4798      	blx	r3
 801f4ec:	4603      	mov	r3, r0
 801f4ee:	b21b      	sxth	r3, r3
 801f4f0:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f4f2:	4b0a      	ldr	r3, [pc, #40]	; (801f51c <SysTimeFromMs+0x78>)
 801f4f4:	685b      	ldr	r3, [r3, #4]
 801f4f6:	4798      	blx	r3
 801f4f8:	4603      	mov	r3, r0
 801f4fa:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801f4fc:	6878      	ldr	r0, [r7, #4]
 801f4fe:	693b      	ldr	r3, [r7, #16]
 801f500:	9300      	str	r3, [sp, #0]
 801f502:	68fb      	ldr	r3, [r7, #12]
 801f504:	f107 0214 	add.w	r2, r7, #20
 801f508:	ca06      	ldmia	r2, {r1, r2}
 801f50a:	f7ff feab 	bl	801f264 <SysTimeAdd>
}
 801f50e:	6878      	ldr	r0, [r7, #4]
 801f510:	3720      	adds	r7, #32
 801f512:	46bd      	mov	sp, r7
 801f514:	bd80      	pop	{r7, pc}
 801f516:	bf00      	nop
 801f518:	10624dd3 	.word	0x10624dd3
 801f51c:	08022b54 	.word	0x08022b54

0801f520 <SysTimeLocalTime>:
        ( ( uint32_t )localtime->tm_hour * TM_SECONDS_IN_1HOUR ) );
  return nbsecs - CALC_REF_YEAR_TO_UNIX_REF_YEAR_COMPENSATION_IN_SECONDS;
}

void SysTimeLocalTime( const uint32_t timestamp, struct tm *localtime )
{
 801f520:	b590      	push	{r4, r7, lr}
 801f522:	b08d      	sub	sp, #52	; 0x34
 801f524:	af00      	add	r7, sp, #0
 801f526:	6078      	str	r0, [r7, #4]
 801f528:	6039      	str	r1, [r7, #0]
  uint32_t correctionMonth[4] =
 801f52a:	4b54      	ldr	r3, [pc, #336]	; (801f67c <SysTimeLocalTime+0x15c>)
 801f52c:	f107 041c 	add.w	r4, r7, #28
 801f530:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801f532:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    DAYS_IN_MONTH_CORRECTION_LEAP,
    DAYS_IN_MONTH_CORRECTION_NORM,
    DAYS_IN_MONTH_CORRECTION_NORM,
    DAYS_IN_MONTH_CORRECTION_NORM
  };
  uint32_t weekDays = 1; // Monday 1st January 1968
 801f536:	2301      	movs	r3, #1
 801f538:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t minutes;
  uint32_t days;
  uint32_t divOut;
  uint32_t divReminder;

  CalendarDiv86400( timestamp + CALC_REF_YEAR_TO_UNIX_REF_YEAR_COMPENSATION_IN_SECONDS, &days, &seconds );
 801f53a:	687a      	ldr	r2, [r7, #4]
 801f53c:	4b50      	ldr	r3, [pc, #320]	; (801f680 <SysTimeLocalTime+0x160>)
 801f53e:	4413      	add	r3, r2
 801f540:	f107 0218 	add.w	r2, r7, #24
 801f544:	f107 0110 	add.w	r1, r7, #16
 801f548:	4618      	mov	r0, r3
 801f54a:	f000 f8ef 	bl	801f72c <CalendarDiv86400>

  // Calculates seconds
  CalendarDiv60( seconds, &minutes, &divReminder );
 801f54e:	69bb      	ldr	r3, [r7, #24]
 801f550:	f107 0208 	add.w	r2, r7, #8
 801f554:	f107 0114 	add.w	r1, r7, #20
 801f558:	4618      	mov	r0, r3
 801f55a:	f000 f95b 	bl	801f814 <CalendarDiv60>
  localtime->tm_sec = ( uint8_t )divReminder;
 801f55e:	68bb      	ldr	r3, [r7, #8]
 801f560:	b2db      	uxtb	r3, r3
 801f562:	461a      	mov	r2, r3
 801f564:	683b      	ldr	r3, [r7, #0]
 801f566:	601a      	str	r2, [r3, #0]

  // Calculates minutes and hours
  CalendarDiv60( minutes, &divOut, &divReminder);
 801f568:	697b      	ldr	r3, [r7, #20]
 801f56a:	f107 0208 	add.w	r2, r7, #8
 801f56e:	f107 010c 	add.w	r1, r7, #12
 801f572:	4618      	mov	r0, r3
 801f574:	f000 f94e 	bl	801f814 <CalendarDiv60>
  localtime->tm_min = ( uint8_t )divReminder;
 801f578:	68bb      	ldr	r3, [r7, #8]
 801f57a:	b2db      	uxtb	r3, r3
 801f57c:	461a      	mov	r2, r3
 801f57e:	683b      	ldr	r3, [r7, #0]
 801f580:	605a      	str	r2, [r3, #4]
  localtime->tm_hour = ( uint8_t )divOut;
 801f582:	68fb      	ldr	r3, [r7, #12]
 801f584:	b2db      	uxtb	r3, r3
 801f586:	461a      	mov	r2, r3
 801f588:	683b      	ldr	r3, [r7, #0]
 801f58a:	609a      	str	r2, [r3, #8]

  // Calculates year
  localtime->tm_year = DIV_365_25( days );
 801f58c:	693b      	ldr	r3, [r7, #16]
 801f58e:	4a3d      	ldr	r2, [pc, #244]	; (801f684 <SysTimeLocalTime+0x164>)
 801f590:	fb02 f303 	mul.w	r3, r2, r3
 801f594:	f503 43b1 	add.w	r3, r3, #22656	; 0x5880
 801f598:	335e      	adds	r3, #94	; 0x5e
 801f59a:	0e5b      	lsrs	r3, r3, #25
 801f59c:	461a      	mov	r2, r3
 801f59e:	683b      	ldr	r3, [r7, #0]
 801f5a0:	615a      	str	r2, [r3, #20]
  days-= DIVC_BY_4( ( TM_DAYS_IN_YEAR * 3 + TM_DAYS_IN_LEAP_YEAR ) * localtime->tm_year );
 801f5a2:	693a      	ldr	r2, [r7, #16]
 801f5a4:	683b      	ldr	r3, [r7, #0]
 801f5a6:	695b      	ldr	r3, [r3, #20]
 801f5a8:	4619      	mov	r1, r3
 801f5aa:	f240 53b5 	movw	r3, #1461	; 0x5b5
 801f5ae:	fb01 f303 	mul.w	r3, r1, r3
 801f5b2:	3303      	adds	r3, #3
 801f5b4:	089b      	lsrs	r3, r3, #2
 801f5b6:	1ad3      	subs	r3, r2, r3
 801f5b8:	613b      	str	r3, [r7, #16]

  localtime->tm_yday = days;
 801f5ba:	693b      	ldr	r3, [r7, #16]
 801f5bc:	461a      	mov	r2, r3
 801f5be:	683b      	ldr	r3, [r7, #0]
 801f5c0:	61da      	str	r2, [r3, #28]

  // Calculates month
  localtime->tm_mon = CalendarGetMonth( days, localtime->tm_year );
 801f5c2:	693a      	ldr	r2, [r7, #16]
 801f5c4:	683b      	ldr	r3, [r7, #0]
 801f5c6:	695b      	ldr	r3, [r3, #20]
 801f5c8:	4619      	mov	r1, r3
 801f5ca:	4610      	mov	r0, r2
 801f5cc:	f000 f85e 	bl	801f68c <CalendarGetMonth>
 801f5d0:	4603      	mov	r3, r0
 801f5d2:	461a      	mov	r2, r3
 801f5d4:	683b      	ldr	r3, [r7, #0]
 801f5d6:	611a      	str	r2, [r3, #16]

  // calculates weekdays
  weekDays += DIVC_BY_4( ( localtime->tm_year * 5 ) );
 801f5d8:	683b      	ldr	r3, [r7, #0]
 801f5da:	695a      	ldr	r2, [r3, #20]
 801f5dc:	4613      	mov	r3, r2
 801f5de:	009b      	lsls	r3, r3, #2
 801f5e0:	4413      	add	r3, r2
 801f5e2:	3303      	adds	r3, #3
 801f5e4:	109b      	asrs	r3, r3, #2
 801f5e6:	461a      	mov	r2, r3
 801f5e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f5ea:	4413      	add	r3, r2
 801f5ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  weekDays += days;
 801f5ee:	693b      	ldr	r3, [r7, #16]
 801f5f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f5f2:	4413      	add	r3, r2
 801f5f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  localtime->tm_wday = MODULO_7( weekDays );
 801f5f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f5f8:	3301      	adds	r3, #1
 801f5fa:	4a23      	ldr	r2, [pc, #140]	; (801f688 <SysTimeLocalTime+0x168>)
 801f5fc:	fb02 f303 	mul.w	r3, r2, r3
 801f600:	0d5a      	lsrs	r2, r3, #21
 801f602:	4613      	mov	r3, r2
 801f604:	00db      	lsls	r3, r3, #3
 801f606:	1a9b      	subs	r3, r3, r2
 801f608:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f60a:	1ad3      	subs	r3, r2, r3
 801f60c:	461a      	mov	r2, r3
 801f60e:	683b      	ldr	r3, [r7, #0]
 801f610:	619a      	str	r2, [r3, #24]

  days -= ( DIVC_BY_2( ( localtime->tm_mon ) * ( 30 + 31 ) ) -
        ( ( ( correctionMonth[localtime->tm_year % 4] >> ( ( localtime->tm_mon ) * 2 ) ) & 0x03 ) ) );
 801f612:	683b      	ldr	r3, [r7, #0]
 801f614:	695b      	ldr	r3, [r3, #20]
 801f616:	425a      	negs	r2, r3
 801f618:	f003 0303 	and.w	r3, r3, #3
 801f61c:	f002 0203 	and.w	r2, r2, #3
 801f620:	bf58      	it	pl
 801f622:	4253      	negpl	r3, r2
 801f624:	009b      	lsls	r3, r3, #2
 801f626:	3330      	adds	r3, #48	; 0x30
 801f628:	443b      	add	r3, r7
 801f62a:	f853 2c14 	ldr.w	r2, [r3, #-20]
 801f62e:	683b      	ldr	r3, [r7, #0]
 801f630:	691b      	ldr	r3, [r3, #16]
 801f632:	005b      	lsls	r3, r3, #1
 801f634:	fa22 f303 	lsr.w	r3, r2, r3
 801f638:	f003 0103 	and.w	r1, r3, #3
  days -= ( DIVC_BY_2( ( localtime->tm_mon ) * ( 30 + 31 ) ) -
 801f63c:	683b      	ldr	r3, [r7, #0]
 801f63e:	691a      	ldr	r2, [r3, #16]
 801f640:	4613      	mov	r3, r2
 801f642:	011b      	lsls	r3, r3, #4
 801f644:	1a9b      	subs	r3, r3, r2
 801f646:	009b      	lsls	r3, r3, #2
 801f648:	4413      	add	r3, r2
 801f64a:	3301      	adds	r3, #1
 801f64c:	105b      	asrs	r3, r3, #1
 801f64e:	1aca      	subs	r2, r1, r3
 801f650:	693b      	ldr	r3, [r7, #16]
 801f652:	4413      	add	r3, r2
 801f654:	613b      	str	r3, [r7, #16]

  // Convert 0 to 1 indexed.
  localtime->tm_mday = days + 1;
 801f656:	693b      	ldr	r3, [r7, #16]
 801f658:	3301      	adds	r3, #1
 801f65a:	461a      	mov	r2, r3
 801f65c:	683b      	ldr	r3, [r7, #0]
 801f65e:	60da      	str	r2, [r3, #12]

  localtime->tm_year += CALC_REF_YEAR;
 801f660:	683b      	ldr	r3, [r7, #0]
 801f662:	695b      	ldr	r3, [r3, #20]
 801f664:	f103 0244 	add.w	r2, r3, #68	; 0x44
 801f668:	683b      	ldr	r3, [r7, #0]
 801f66a:	615a      	str	r2, [r3, #20]

  localtime->tm_isdst = -1;
 801f66c:	683b      	ldr	r3, [r7, #0]
 801f66e:	f04f 32ff 	mov.w	r2, #4294967295
 801f672:	621a      	str	r2, [r3, #32]
}
 801f674:	bf00      	nop
 801f676:	3734      	adds	r7, #52	; 0x34
 801f678:	46bd      	mov	sp, r7
 801f67a:	bd90      	pop	{r4, r7, pc}
 801f67c:	08022a20 	.word	0x08022a20
 801f680:	03c3b880 	.word	0x03c3b880
 801f684:	000166db 	.word	0x000166db
 801f688:	00049249 	.word	0x00049249

0801f68c <CalendarGetMonth>:
  *  @addtogroup SYSTIME_private_function
  *
  *  @{
  */
static uint32_t CalendarGetMonth( uint32_t days, uint32_t year )
{
 801f68c:	b580      	push	{r7, lr}
 801f68e:	b084      	sub	sp, #16
 801f690:	af00      	add	r7, sp, #0
 801f692:	6078      	str	r0, [r7, #4]
 801f694:	6039      	str	r1, [r7, #0]
  uint32_t month;
  if( ( year % 4 ) == 0 )
 801f696:	683b      	ldr	r3, [r7, #0]
 801f698:	f003 0303 	and.w	r3, r3, #3
 801f69c:	2b00      	cmp	r3, #0
 801f69e:	d120      	bne.n	801f6e2 <CalendarGetMonth+0x56>
  {   /*leap year*/
    if( days < END_OF_FEBRUARY_LEAP )
 801f6a0:	687b      	ldr	r3, [r7, #4]
 801f6a2:	2b3b      	cmp	r3, #59	; 0x3b
 801f6a4:	d806      	bhi.n	801f6b4 <CalendarGetMonth+0x28>
    {   // January or February
      // month =  days * 2 / ( 30 + 31 );
      month = CalendarDiv61( days * 2 );
 801f6a6:	687b      	ldr	r3, [r7, #4]
 801f6a8:	005b      	lsls	r3, r3, #1
 801f6aa:	4618      	mov	r0, r3
 801f6ac:	f000 f87e 	bl	801f7ac <CalendarDiv61>
 801f6b0:	60f8      	str	r0, [r7, #12]
 801f6b2:	e036      	b.n	801f722 <CalendarGetMonth+0x96>
    }
    else if( days < END_OF_JULY_LEAP )
 801f6b4:	687b      	ldr	r3, [r7, #4]
 801f6b6:	2bd4      	cmp	r3, #212	; 0xd4
 801f6b8:	d809      	bhi.n	801f6ce <CalendarGetMonth+0x42>
    {
      month = CalendarDiv61( ( days - END_OF_FEBRUARY_LEAP ) * 2 ) + 2;
 801f6ba:	687b      	ldr	r3, [r7, #4]
 801f6bc:	3b3c      	subs	r3, #60	; 0x3c
 801f6be:	005b      	lsls	r3, r3, #1
 801f6c0:	4618      	mov	r0, r3
 801f6c2:	f000 f873 	bl	801f7ac <CalendarDiv61>
 801f6c6:	4603      	mov	r3, r0
 801f6c8:	3302      	adds	r3, #2
 801f6ca:	60fb      	str	r3, [r7, #12]
 801f6cc:	e029      	b.n	801f722 <CalendarGetMonth+0x96>
    }
    else
    {
      month = CalendarDiv61( ( days - END_OF_JULY_LEAP ) * 2 ) + 7;
 801f6ce:	687b      	ldr	r3, [r7, #4]
 801f6d0:	3bd5      	subs	r3, #213	; 0xd5
 801f6d2:	005b      	lsls	r3, r3, #1
 801f6d4:	4618      	mov	r0, r3
 801f6d6:	f000 f869 	bl	801f7ac <CalendarDiv61>
 801f6da:	4603      	mov	r3, r0
 801f6dc:	3307      	adds	r3, #7
 801f6de:	60fb      	str	r3, [r7, #12]
 801f6e0:	e01f      	b.n	801f722 <CalendarGetMonth+0x96>
    }
  }
  else
  {
    if( days < END_OF_FEBRUARY_NORM )
 801f6e2:	687b      	ldr	r3, [r7, #4]
 801f6e4:	2b3a      	cmp	r3, #58	; 0x3a
 801f6e6:	d806      	bhi.n	801f6f6 <CalendarGetMonth+0x6a>
    {   // January or February
      month = CalendarDiv61( days * 2 );
 801f6e8:	687b      	ldr	r3, [r7, #4]
 801f6ea:	005b      	lsls	r3, r3, #1
 801f6ec:	4618      	mov	r0, r3
 801f6ee:	f000 f85d 	bl	801f7ac <CalendarDiv61>
 801f6f2:	60f8      	str	r0, [r7, #12]
 801f6f4:	e015      	b.n	801f722 <CalendarGetMonth+0x96>
    }
    else if( days < END_OF_JULY_NORM )
 801f6f6:	687b      	ldr	r3, [r7, #4]
 801f6f8:	2bd3      	cmp	r3, #211	; 0xd3
 801f6fa:	d809      	bhi.n	801f710 <CalendarGetMonth+0x84>
    {
      month = CalendarDiv61( ( days - END_OF_FEBRUARY_NORM ) * 2 ) + 2;
 801f6fc:	687b      	ldr	r3, [r7, #4]
 801f6fe:	3b3b      	subs	r3, #59	; 0x3b
 801f700:	005b      	lsls	r3, r3, #1
 801f702:	4618      	mov	r0, r3
 801f704:	f000 f852 	bl	801f7ac <CalendarDiv61>
 801f708:	4603      	mov	r3, r0
 801f70a:	3302      	adds	r3, #2
 801f70c:	60fb      	str	r3, [r7, #12]
 801f70e:	e008      	b.n	801f722 <CalendarGetMonth+0x96>
    }
    else
    {
      month = CalendarDiv61( ( days - END_OF_JULY_NORM ) * 2 ) + 7;
 801f710:	687b      	ldr	r3, [r7, #4]
 801f712:	3bd4      	subs	r3, #212	; 0xd4
 801f714:	005b      	lsls	r3, r3, #1
 801f716:	4618      	mov	r0, r3
 801f718:	f000 f848 	bl	801f7ac <CalendarDiv61>
 801f71c:	4603      	mov	r3, r0
 801f71e:	3307      	adds	r3, #7
 801f720:	60fb      	str	r3, [r7, #12]
    }
  }
  return month;
 801f722:	68fb      	ldr	r3, [r7, #12]
}
 801f724:	4618      	mov	r0, r3
 801f726:	3710      	adds	r7, #16
 801f728:	46bd      	mov	sp, r7
 801f72a:	bd80      	pop	{r7, pc}

0801f72c <CalendarDiv86400>:

static void CalendarDiv86400( uint32_t in, uint32_t* out, uint32_t* remainder )
{
 801f72c:	b480      	push	{r7}
 801f72e:	b087      	sub	sp, #28
 801f730:	af00      	add	r7, sp, #0
 801f732:	60f8      	str	r0, [r7, #12]
 801f734:	60b9      	str	r1, [r7, #8]
 801f736:	607a      	str	r2, [r7, #4]
#if 0
  *remainder = in % SECONDS_IN_1DAY;
  *out     = in / SECONDS_IN_1DAY;
#else
  uint32_t outTemp = 0;
 801f738:	2300      	movs	r3, #0
 801f73a:	617b      	str	r3, [r7, #20]
  uint32_t divResult = DIV_APPROX_86400( in );
 801f73c:	68fb      	ldr	r3, [r7, #12]
 801f73e:	0c9a      	lsrs	r2, r3, #18
 801f740:	68fb      	ldr	r3, [r7, #12]
 801f742:	0c5b      	lsrs	r3, r3, #17
 801f744:	4413      	add	r3, r2
 801f746:	613b      	str	r3, [r7, #16]

  while( divResult >=1 )
 801f748:	e010      	b.n	801f76c <CalendarDiv86400+0x40>
  {
    outTemp += divResult;
 801f74a:	697a      	ldr	r2, [r7, #20]
 801f74c:	693b      	ldr	r3, [r7, #16]
 801f74e:	4413      	add	r3, r2
 801f750:	617b      	str	r3, [r7, #20]
    in -= divResult * 86400;
 801f752:	693b      	ldr	r3, [r7, #16]
 801f754:	4a13      	ldr	r2, [pc, #76]	; (801f7a4 <CalendarDiv86400+0x78>)
 801f756:	fb02 f303 	mul.w	r3, r2, r3
 801f75a:	68fa      	ldr	r2, [r7, #12]
 801f75c:	1ad3      	subs	r3, r2, r3
 801f75e:	60fb      	str	r3, [r7, #12]
    divResult= DIV_APPROX_86400( in );
 801f760:	68fb      	ldr	r3, [r7, #12]
 801f762:	0c9a      	lsrs	r2, r3, #18
 801f764:	68fb      	ldr	r3, [r7, #12]
 801f766:	0c5b      	lsrs	r3, r3, #17
 801f768:	4413      	add	r3, r2
 801f76a:	613b      	str	r3, [r7, #16]
  while( divResult >=1 )
 801f76c:	693b      	ldr	r3, [r7, #16]
 801f76e:	2b00      	cmp	r3, #0
 801f770:	d1eb      	bne.n	801f74a <CalendarDiv86400+0x1e>
  }
  if( in >= 86400 )
 801f772:	68fb      	ldr	r3, [r7, #12]
 801f774:	4a0c      	ldr	r2, [pc, #48]	; (801f7a8 <CalendarDiv86400+0x7c>)
 801f776:	4293      	cmp	r3, r2
 801f778:	d908      	bls.n	801f78c <CalendarDiv86400+0x60>
  {
    outTemp += 1;
 801f77a:	697b      	ldr	r3, [r7, #20]
 801f77c:	3301      	adds	r3, #1
 801f77e:	617b      	str	r3, [r7, #20]
    in -= 86400;
 801f780:	68fb      	ldr	r3, [r7, #12]
 801f782:	f5a3 33a8 	sub.w	r3, r3, #86016	; 0x15000
 801f786:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 801f78a:	60fb      	str	r3, [r7, #12]
  }

  *remainder = in;
 801f78c:	687b      	ldr	r3, [r7, #4]
 801f78e:	68fa      	ldr	r2, [r7, #12]
 801f790:	601a      	str	r2, [r3, #0]
  *out = outTemp;
 801f792:	68bb      	ldr	r3, [r7, #8]
 801f794:	697a      	ldr	r2, [r7, #20]
 801f796:	601a      	str	r2, [r3, #0]
#endif
}
 801f798:	bf00      	nop
 801f79a:	371c      	adds	r7, #28
 801f79c:	46bd      	mov	sp, r7
 801f79e:	bc80      	pop	{r7}
 801f7a0:	4770      	bx	lr
 801f7a2:	bf00      	nop
 801f7a4:	00015180 	.word	0x00015180
 801f7a8:	0001517f 	.word	0x0001517f

0801f7ac <CalendarDiv61>:

static uint32_t CalendarDiv61( uint32_t in )
{
 801f7ac:	b480      	push	{r7}
 801f7ae:	b085      	sub	sp, #20
 801f7b0:	af00      	add	r7, sp, #0
 801f7b2:	6078      	str	r0, [r7, #4]
#if 0
  return( in / 61 );
#else
  uint32_t outTemp = 0;
 801f7b4:	2300      	movs	r3, #0
 801f7b6:	60fb      	str	r3, [r7, #12]
  uint32_t divResult = DIV_APPROX_61( in );
 801f7b8:	687b      	ldr	r3, [r7, #4]
 801f7ba:	4a15      	ldr	r2, [pc, #84]	; (801f810 <CalendarDiv61+0x64>)
 801f7bc:	fb02 f303 	mul.w	r3, r2, r3
 801f7c0:	0d9b      	lsrs	r3, r3, #22
 801f7c2:	60bb      	str	r3, [r7, #8]
  while( divResult >=1 )
 801f7c4:	e012      	b.n	801f7ec <CalendarDiv61+0x40>
  {
    outTemp += divResult;
 801f7c6:	68fa      	ldr	r2, [r7, #12]
 801f7c8:	68bb      	ldr	r3, [r7, #8]
 801f7ca:	4413      	add	r3, r2
 801f7cc:	60fb      	str	r3, [r7, #12]
    in -= divResult * 61;
 801f7ce:	68ba      	ldr	r2, [r7, #8]
 801f7d0:	4613      	mov	r3, r2
 801f7d2:	011b      	lsls	r3, r3, #4
 801f7d4:	1a9b      	subs	r3, r3, r2
 801f7d6:	009b      	lsls	r3, r3, #2
 801f7d8:	4413      	add	r3, r2
 801f7da:	687a      	ldr	r2, [r7, #4]
 801f7dc:	1ad3      	subs	r3, r2, r3
 801f7de:	607b      	str	r3, [r7, #4]
    divResult = DIV_APPROX_61( in );
 801f7e0:	687b      	ldr	r3, [r7, #4]
 801f7e2:	4a0b      	ldr	r2, [pc, #44]	; (801f810 <CalendarDiv61+0x64>)
 801f7e4:	fb02 f303 	mul.w	r3, r2, r3
 801f7e8:	0d9b      	lsrs	r3, r3, #22
 801f7ea:	60bb      	str	r3, [r7, #8]
  while( divResult >=1 )
 801f7ec:	68bb      	ldr	r3, [r7, #8]
 801f7ee:	2b00      	cmp	r3, #0
 801f7f0:	d1e9      	bne.n	801f7c6 <CalendarDiv61+0x1a>
  }
  if( in >= 61 )
 801f7f2:	687b      	ldr	r3, [r7, #4]
 801f7f4:	2b3c      	cmp	r3, #60	; 0x3c
 801f7f6:	d905      	bls.n	801f804 <CalendarDiv61+0x58>
  {
    outTemp += 1;
 801f7f8:	68fb      	ldr	r3, [r7, #12]
 801f7fa:	3301      	adds	r3, #1
 801f7fc:	60fb      	str	r3, [r7, #12]
    in -= 61;
 801f7fe:	687b      	ldr	r3, [r7, #4]
 801f800:	3b3d      	subs	r3, #61	; 0x3d
 801f802:	607b      	str	r3, [r7, #4]
  }
  return outTemp;
 801f804:	68fb      	ldr	r3, [r7, #12]
#endif
}
 801f806:	4618      	mov	r0, r3
 801f808:	3714      	adds	r7, #20
 801f80a:	46bd      	mov	sp, r7
 801f80c:	bc80      	pop	{r7}
 801f80e:	4770      	bx	lr
 801f810:	00010c97 	.word	0x00010c97

0801f814 <CalendarDiv60>:

static void CalendarDiv60( uint32_t in, uint32_t* out, uint32_t* remainder )
{
 801f814:	b480      	push	{r7}
 801f816:	b087      	sub	sp, #28
 801f818:	af00      	add	r7, sp, #0
 801f81a:	60f8      	str	r0, [r7, #12]
 801f81c:	60b9      	str	r1, [r7, #8]
 801f81e:	607a      	str	r2, [r7, #4]
#if 0
  *remainder = in % 60;
  *out     = in / 60;
#else
  uint32_t outTemp = 0;
 801f820:	2300      	movs	r3, #0
 801f822:	617b      	str	r3, [r7, #20]
  uint32_t divResult = DIV_APPROX_60( in );
 801f824:	68fb      	ldr	r3, [r7, #12]
 801f826:	f244 4244 	movw	r2, #17476	; 0x4444
 801f82a:	fb02 f303 	mul.w	r3, r2, r3
 801f82e:	0d1b      	lsrs	r3, r3, #20
 801f830:	613b      	str	r3, [r7, #16]

  while( divResult >=1 )
 801f832:	e013      	b.n	801f85c <CalendarDiv60+0x48>
  {
    outTemp += divResult;
 801f834:	697a      	ldr	r2, [r7, #20]
 801f836:	693b      	ldr	r3, [r7, #16]
 801f838:	4413      	add	r3, r2
 801f83a:	617b      	str	r3, [r7, #20]
    in -= divResult * 60;
 801f83c:	693a      	ldr	r2, [r7, #16]
 801f83e:	4613      	mov	r3, r2
 801f840:	011b      	lsls	r3, r3, #4
 801f842:	1a9b      	subs	r3, r3, r2
 801f844:	009b      	lsls	r3, r3, #2
 801f846:	461a      	mov	r2, r3
 801f848:	68fb      	ldr	r3, [r7, #12]
 801f84a:	1a9b      	subs	r3, r3, r2
 801f84c:	60fb      	str	r3, [r7, #12]
    divResult = DIV_APPROX_60( in );
 801f84e:	68fb      	ldr	r3, [r7, #12]
 801f850:	f244 4244 	movw	r2, #17476	; 0x4444
 801f854:	fb02 f303 	mul.w	r3, r2, r3
 801f858:	0d1b      	lsrs	r3, r3, #20
 801f85a:	613b      	str	r3, [r7, #16]
  while( divResult >=1 )
 801f85c:	693b      	ldr	r3, [r7, #16]
 801f85e:	2b00      	cmp	r3, #0
 801f860:	d1e8      	bne.n	801f834 <CalendarDiv60+0x20>
  }
  if( in >= 60 )
 801f862:	68fb      	ldr	r3, [r7, #12]
 801f864:	2b3b      	cmp	r3, #59	; 0x3b
 801f866:	d905      	bls.n	801f874 <CalendarDiv60+0x60>
  {
    outTemp += 1;
 801f868:	697b      	ldr	r3, [r7, #20]
 801f86a:	3301      	adds	r3, #1
 801f86c:	617b      	str	r3, [r7, #20]
    in -= 60;
 801f86e:	68fb      	ldr	r3, [r7, #12]
 801f870:	3b3c      	subs	r3, #60	; 0x3c
 801f872:	60fb      	str	r3, [r7, #12]
  }
  *remainder = in;
 801f874:	687b      	ldr	r3, [r7, #4]
 801f876:	68fa      	ldr	r2, [r7, #12]
 801f878:	601a      	str	r2, [r3, #0]
  *out = outTemp;
 801f87a:	68bb      	ldr	r3, [r7, #8]
 801f87c:	697a      	ldr	r2, [r7, #20]
 801f87e:	601a      	str	r2, [r3, #0]
#endif
}
 801f880:	bf00      	nop
 801f882:	371c      	adds	r7, #28
 801f884:	46bd      	mov	sp, r7
 801f886:	bc80      	pop	{r7}
 801f888:	4770      	bx	lr
	...

0801f88c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801f88c:	b580      	push	{r7, lr}
 801f88e:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801f890:	4b04      	ldr	r3, [pc, #16]	; (801f8a4 <UTIL_TIMER_Init+0x18>)
 801f892:	2200      	movs	r2, #0
 801f894:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801f896:	4b04      	ldr	r3, [pc, #16]	; (801f8a8 <UTIL_TIMER_Init+0x1c>)
 801f898:	681b      	ldr	r3, [r3, #0]
 801f89a:	4798      	blx	r3
 801f89c:	4603      	mov	r3, r0
}
 801f89e:	4618      	mov	r0, r3
 801f8a0:	bd80      	pop	{r7, pc}
 801f8a2:	bf00      	nop
 801f8a4:	200048b0 	.word	0x200048b0
 801f8a8:	08022b28 	.word	0x08022b28

0801f8ac <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801f8ac:	b580      	push	{r7, lr}
 801f8ae:	b084      	sub	sp, #16
 801f8b0:	af00      	add	r7, sp, #0
 801f8b2:	60f8      	str	r0, [r7, #12]
 801f8b4:	60b9      	str	r1, [r7, #8]
 801f8b6:	603b      	str	r3, [r7, #0]
 801f8b8:	4613      	mov	r3, r2
 801f8ba:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801f8bc:	68fb      	ldr	r3, [r7, #12]
 801f8be:	2b00      	cmp	r3, #0
 801f8c0:	d023      	beq.n	801f90a <UTIL_TIMER_Create+0x5e>
 801f8c2:	683b      	ldr	r3, [r7, #0]
 801f8c4:	2b00      	cmp	r3, #0
 801f8c6:	d020      	beq.n	801f90a <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801f8c8:	68fb      	ldr	r3, [r7, #12]
 801f8ca:	2200      	movs	r2, #0
 801f8cc:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801f8ce:	4b11      	ldr	r3, [pc, #68]	; (801f914 <UTIL_TIMER_Create+0x68>)
 801f8d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f8d2:	68b8      	ldr	r0, [r7, #8]
 801f8d4:	4798      	blx	r3
 801f8d6:	4602      	mov	r2, r0
 801f8d8:	68fb      	ldr	r3, [r7, #12]
 801f8da:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801f8dc:	68fb      	ldr	r3, [r7, #12]
 801f8de:	2200      	movs	r2, #0
 801f8e0:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801f8e2:	68fb      	ldr	r3, [r7, #12]
 801f8e4:	2200      	movs	r2, #0
 801f8e6:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f8e8:	68fb      	ldr	r3, [r7, #12]
 801f8ea:	2200      	movs	r2, #0
 801f8ec:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801f8ee:	68fb      	ldr	r3, [r7, #12]
 801f8f0:	683a      	ldr	r2, [r7, #0]
 801f8f2:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801f8f4:	68fb      	ldr	r3, [r7, #12]
 801f8f6:	69ba      	ldr	r2, [r7, #24]
 801f8f8:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801f8fa:	68fb      	ldr	r3, [r7, #12]
 801f8fc:	79fa      	ldrb	r2, [r7, #7]
 801f8fe:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801f900:	68fb      	ldr	r3, [r7, #12]
 801f902:	2200      	movs	r2, #0
 801f904:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801f906:	2300      	movs	r3, #0
 801f908:	e000      	b.n	801f90c <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801f90a:	2301      	movs	r3, #1
  }
}
 801f90c:	4618      	mov	r0, r3
 801f90e:	3710      	adds	r7, #16
 801f910:	46bd      	mov	sp, r7
 801f912:	bd80      	pop	{r7, pc}
 801f914:	08022b28 	.word	0x08022b28

0801f918 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801f918:	b580      	push	{r7, lr}
 801f91a:	b08a      	sub	sp, #40	; 0x28
 801f91c:	af00      	add	r7, sp, #0
 801f91e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f920:	2300      	movs	r3, #0
 801f922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801f926:	687b      	ldr	r3, [r7, #4]
 801f928:	2b00      	cmp	r3, #0
 801f92a:	d056      	beq.n	801f9da <UTIL_TIMER_Start+0xc2>
 801f92c:	6878      	ldr	r0, [r7, #4]
 801f92e:	f000 f9a9 	bl	801fc84 <TimerExists>
 801f932:	4603      	mov	r3, r0
 801f934:	f083 0301 	eor.w	r3, r3, #1
 801f938:	b2db      	uxtb	r3, r3
 801f93a:	2b00      	cmp	r3, #0
 801f93c:	d04d      	beq.n	801f9da <UTIL_TIMER_Start+0xc2>
 801f93e:	687b      	ldr	r3, [r7, #4]
 801f940:	7a5b      	ldrb	r3, [r3, #9]
 801f942:	2b00      	cmp	r3, #0
 801f944:	d149      	bne.n	801f9da <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f946:	f3ef 8310 	mrs	r3, PRIMASK
 801f94a:	613b      	str	r3, [r7, #16]
  return(result);
 801f94c:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f94e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f950:	b672      	cpsid	i
}
 801f952:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801f954:	687b      	ldr	r3, [r7, #4]
 801f956:	685b      	ldr	r3, [r3, #4]
 801f958:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801f95a:	4b24      	ldr	r3, [pc, #144]	; (801f9ec <UTIL_TIMER_Start+0xd4>)
 801f95c:	6a1b      	ldr	r3, [r3, #32]
 801f95e:	4798      	blx	r3
 801f960:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801f962:	6a3a      	ldr	r2, [r7, #32]
 801f964:	69bb      	ldr	r3, [r7, #24]
 801f966:	429a      	cmp	r2, r3
 801f968:	d201      	bcs.n	801f96e <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801f96a:	69bb      	ldr	r3, [r7, #24]
 801f96c:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801f96e:	687b      	ldr	r3, [r7, #4]
 801f970:	6a3a      	ldr	r2, [r7, #32]
 801f972:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801f974:	687b      	ldr	r3, [r7, #4]
 801f976:	2200      	movs	r2, #0
 801f978:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801f97a:	687b      	ldr	r3, [r7, #4]
 801f97c:	2201      	movs	r2, #1
 801f97e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f980:	687b      	ldr	r3, [r7, #4]
 801f982:	2200      	movs	r2, #0
 801f984:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801f986:	4b1a      	ldr	r3, [pc, #104]	; (801f9f0 <UTIL_TIMER_Start+0xd8>)
 801f988:	681b      	ldr	r3, [r3, #0]
 801f98a:	2b00      	cmp	r3, #0
 801f98c:	d106      	bne.n	801f99c <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801f98e:	4b17      	ldr	r3, [pc, #92]	; (801f9ec <UTIL_TIMER_Start+0xd4>)
 801f990:	691b      	ldr	r3, [r3, #16]
 801f992:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801f994:	6878      	ldr	r0, [r7, #4]
 801f996:	f000 f9eb 	bl	801fd70 <TimerInsertNewHeadTimer>
 801f99a:	e017      	b.n	801f9cc <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801f99c:	4b13      	ldr	r3, [pc, #76]	; (801f9ec <UTIL_TIMER_Start+0xd4>)
 801f99e:	699b      	ldr	r3, [r3, #24]
 801f9a0:	4798      	blx	r3
 801f9a2:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801f9a4:	687b      	ldr	r3, [r7, #4]
 801f9a6:	681a      	ldr	r2, [r3, #0]
 801f9a8:	697b      	ldr	r3, [r7, #20]
 801f9aa:	441a      	add	r2, r3
 801f9ac:	687b      	ldr	r3, [r7, #4]
 801f9ae:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801f9b0:	687b      	ldr	r3, [r7, #4]
 801f9b2:	681a      	ldr	r2, [r3, #0]
 801f9b4:	4b0e      	ldr	r3, [pc, #56]	; (801f9f0 <UTIL_TIMER_Start+0xd8>)
 801f9b6:	681b      	ldr	r3, [r3, #0]
 801f9b8:	681b      	ldr	r3, [r3, #0]
 801f9ba:	429a      	cmp	r2, r3
 801f9bc:	d203      	bcs.n	801f9c6 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801f9be:	6878      	ldr	r0, [r7, #4]
 801f9c0:	f000 f9d6 	bl	801fd70 <TimerInsertNewHeadTimer>
 801f9c4:	e002      	b.n	801f9cc <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801f9c6:	6878      	ldr	r0, [r7, #4]
 801f9c8:	f000 f9a2 	bl	801fd10 <TimerInsertTimer>
 801f9cc:	69fb      	ldr	r3, [r7, #28]
 801f9ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f9d0:	68fb      	ldr	r3, [r7, #12]
 801f9d2:	f383 8810 	msr	PRIMASK, r3
}
 801f9d6:	bf00      	nop
  {
 801f9d8:	e002      	b.n	801f9e0 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801f9da:	2301      	movs	r3, #1
 801f9dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 801f9e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801f9e4:	4618      	mov	r0, r3
 801f9e6:	3728      	adds	r7, #40	; 0x28
 801f9e8:	46bd      	mov	sp, r7
 801f9ea:	bd80      	pop	{r7, pc}
 801f9ec:	08022b28 	.word	0x08022b28
 801f9f0:	200048b0 	.word	0x200048b0

0801f9f4 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801f9f4:	b580      	push	{r7, lr}
 801f9f6:	b088      	sub	sp, #32
 801f9f8:	af00      	add	r7, sp, #0
 801f9fa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f9fc:	2300      	movs	r3, #0
 801f9fe:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801fa00:	687b      	ldr	r3, [r7, #4]
 801fa02:	2b00      	cmp	r3, #0
 801fa04:	d05b      	beq.n	801fabe <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fa06:	f3ef 8310 	mrs	r3, PRIMASK
 801fa0a:	60fb      	str	r3, [r7, #12]
  return(result);
 801fa0c:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801fa0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801fa10:	b672      	cpsid	i
}
 801fa12:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801fa14:	4b2d      	ldr	r3, [pc, #180]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa16:	681b      	ldr	r3, [r3, #0]
 801fa18:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801fa1a:	4b2c      	ldr	r3, [pc, #176]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa1c:	681b      	ldr	r3, [r3, #0]
 801fa1e:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801fa20:	687b      	ldr	r3, [r7, #4]
 801fa22:	2201      	movs	r2, #1
 801fa24:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801fa26:	4b29      	ldr	r3, [pc, #164]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa28:	681b      	ldr	r3, [r3, #0]
 801fa2a:	2b00      	cmp	r3, #0
 801fa2c:	d041      	beq.n	801fab2 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801fa2e:	687b      	ldr	r3, [r7, #4]
 801fa30:	2200      	movs	r2, #0
 801fa32:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801fa34:	4b25      	ldr	r3, [pc, #148]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa36:	681b      	ldr	r3, [r3, #0]
 801fa38:	687a      	ldr	r2, [r7, #4]
 801fa3a:	429a      	cmp	r2, r3
 801fa3c:	d134      	bne.n	801faa8 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801fa3e:	4b23      	ldr	r3, [pc, #140]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa40:	681b      	ldr	r3, [r3, #0]
 801fa42:	2200      	movs	r2, #0
 801fa44:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801fa46:	4b21      	ldr	r3, [pc, #132]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa48:	681b      	ldr	r3, [r3, #0]
 801fa4a:	695b      	ldr	r3, [r3, #20]
 801fa4c:	2b00      	cmp	r3, #0
 801fa4e:	d00a      	beq.n	801fa66 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801fa50:	4b1e      	ldr	r3, [pc, #120]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa52:	681b      	ldr	r3, [r3, #0]
 801fa54:	695b      	ldr	r3, [r3, #20]
 801fa56:	4a1d      	ldr	r2, [pc, #116]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa58:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801fa5a:	4b1c      	ldr	r3, [pc, #112]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa5c:	681b      	ldr	r3, [r3, #0]
 801fa5e:	4618      	mov	r0, r3
 801fa60:	f000 f92c 	bl	801fcbc <TimerSetTimeout>
 801fa64:	e023      	b.n	801faae <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801fa66:	4b1a      	ldr	r3, [pc, #104]	; (801fad0 <UTIL_TIMER_Stop+0xdc>)
 801fa68:	68db      	ldr	r3, [r3, #12]
 801fa6a:	4798      	blx	r3
            TimerListHead = NULL;
 801fa6c:	4b17      	ldr	r3, [pc, #92]	; (801facc <UTIL_TIMER_Stop+0xd8>)
 801fa6e:	2200      	movs	r2, #0
 801fa70:	601a      	str	r2, [r3, #0]
 801fa72:	e01c      	b.n	801faae <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801fa74:	697a      	ldr	r2, [r7, #20]
 801fa76:	687b      	ldr	r3, [r7, #4]
 801fa78:	429a      	cmp	r2, r3
 801fa7a:	d110      	bne.n	801fa9e <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801fa7c:	697b      	ldr	r3, [r7, #20]
 801fa7e:	695b      	ldr	r3, [r3, #20]
 801fa80:	2b00      	cmp	r3, #0
 801fa82:	d006      	beq.n	801fa92 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801fa84:	697b      	ldr	r3, [r7, #20]
 801fa86:	695b      	ldr	r3, [r3, #20]
 801fa88:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801fa8a:	69bb      	ldr	r3, [r7, #24]
 801fa8c:	697a      	ldr	r2, [r7, #20]
 801fa8e:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801fa90:	e00d      	b.n	801faae <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801fa92:	2300      	movs	r3, #0
 801fa94:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801fa96:	69bb      	ldr	r3, [r7, #24]
 801fa98:	697a      	ldr	r2, [r7, #20]
 801fa9a:	615a      	str	r2, [r3, #20]
            break;
 801fa9c:	e007      	b.n	801faae <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801fa9e:	697b      	ldr	r3, [r7, #20]
 801faa0:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801faa2:	697b      	ldr	r3, [r7, #20]
 801faa4:	695b      	ldr	r3, [r3, #20]
 801faa6:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801faa8:	697b      	ldr	r3, [r7, #20]
 801faaa:	2b00      	cmp	r3, #0
 801faac:	d1e2      	bne.n	801fa74 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801faae:	2300      	movs	r3, #0
 801fab0:	77fb      	strb	r3, [r7, #31]
 801fab2:	693b      	ldr	r3, [r7, #16]
 801fab4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fab6:	68bb      	ldr	r3, [r7, #8]
 801fab8:	f383 8810 	msr	PRIMASK, r3
}
 801fabc:	e001      	b.n	801fac2 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801fabe:	2301      	movs	r3, #1
 801fac0:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801fac2:	7ffb      	ldrb	r3, [r7, #31]
}
 801fac4:	4618      	mov	r0, r3
 801fac6:	3720      	adds	r7, #32
 801fac8:	46bd      	mov	sp, r7
 801faca:	bd80      	pop	{r7, pc}
 801facc:	200048b0 	.word	0x200048b0
 801fad0:	08022b28 	.word	0x08022b28

0801fad4 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801fad4:	b580      	push	{r7, lr}
 801fad6:	b084      	sub	sp, #16
 801fad8:	af00      	add	r7, sp, #0
 801fada:	6078      	str	r0, [r7, #4]
 801fadc:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801fade:	2300      	movs	r3, #0
 801fae0:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801fae2:	687b      	ldr	r3, [r7, #4]
 801fae4:	2b00      	cmp	r3, #0
 801fae6:	d102      	bne.n	801faee <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801fae8:	2301      	movs	r3, #1
 801faea:	73fb      	strb	r3, [r7, #15]
 801faec:	e014      	b.n	801fb18 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801faee:	4b0d      	ldr	r3, [pc, #52]	; (801fb24 <UTIL_TIMER_SetPeriod+0x50>)
 801faf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801faf2:	6838      	ldr	r0, [r7, #0]
 801faf4:	4798      	blx	r3
 801faf6:	4602      	mov	r2, r0
 801faf8:	687b      	ldr	r3, [r7, #4]
 801fafa:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801fafc:	6878      	ldr	r0, [r7, #4]
 801fafe:	f000 f8c1 	bl	801fc84 <TimerExists>
 801fb02:	4603      	mov	r3, r0
 801fb04:	2b00      	cmp	r3, #0
 801fb06:	d007      	beq.n	801fb18 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801fb08:	6878      	ldr	r0, [r7, #4]
 801fb0a:	f7ff ff73 	bl	801f9f4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801fb0e:	6878      	ldr	r0, [r7, #4]
 801fb10:	f7ff ff02 	bl	801f918 <UTIL_TIMER_Start>
 801fb14:	4603      	mov	r3, r0
 801fb16:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801fb18:	7bfb      	ldrb	r3, [r7, #15]
}
 801fb1a:	4618      	mov	r0, r3
 801fb1c:	3710      	adds	r7, #16
 801fb1e:	46bd      	mov	sp, r7
 801fb20:	bd80      	pop	{r7, pc}
 801fb22:	bf00      	nop
 801fb24:	08022b28 	.word	0x08022b28

0801fb28 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801fb28:	b590      	push	{r4, r7, lr}
 801fb2a:	b089      	sub	sp, #36	; 0x24
 801fb2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fb2e:	f3ef 8310 	mrs	r3, PRIMASK
 801fb32:	60bb      	str	r3, [r7, #8]
  return(result);
 801fb34:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801fb36:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801fb38:	b672      	cpsid	i
}
 801fb3a:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801fb3c:	4b38      	ldr	r3, [pc, #224]	; (801fc20 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801fb3e:	695b      	ldr	r3, [r3, #20]
 801fb40:	4798      	blx	r3
 801fb42:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801fb44:	4b36      	ldr	r3, [pc, #216]	; (801fc20 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801fb46:	691b      	ldr	r3, [r3, #16]
 801fb48:	4798      	blx	r3
 801fb4a:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801fb4c:	693a      	ldr	r2, [r7, #16]
 801fb4e:	697b      	ldr	r3, [r7, #20]
 801fb50:	1ad3      	subs	r3, r2, r3
 801fb52:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801fb54:	4b33      	ldr	r3, [pc, #204]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fb56:	681b      	ldr	r3, [r3, #0]
 801fb58:	2b00      	cmp	r3, #0
 801fb5a:	d037      	beq.n	801fbcc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801fb5c:	4b31      	ldr	r3, [pc, #196]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fb5e:	681b      	ldr	r3, [r3, #0]
 801fb60:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801fb62:	69fb      	ldr	r3, [r7, #28]
 801fb64:	681b      	ldr	r3, [r3, #0]
 801fb66:	68fa      	ldr	r2, [r7, #12]
 801fb68:	429a      	cmp	r2, r3
 801fb6a:	d206      	bcs.n	801fb7a <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801fb6c:	69fb      	ldr	r3, [r7, #28]
 801fb6e:	681a      	ldr	r2, [r3, #0]
 801fb70:	68fb      	ldr	r3, [r7, #12]
 801fb72:	1ad2      	subs	r2, r2, r3
 801fb74:	69fb      	ldr	r3, [r7, #28]
 801fb76:	601a      	str	r2, [r3, #0]
 801fb78:	e002      	b.n	801fb80 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801fb7a:	69fb      	ldr	r3, [r7, #28]
 801fb7c:	2200      	movs	r2, #0
 801fb7e:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801fb80:	69fb      	ldr	r3, [r7, #28]
 801fb82:	695b      	ldr	r3, [r3, #20]
 801fb84:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801fb86:	69fb      	ldr	r3, [r7, #28]
 801fb88:	2b00      	cmp	r3, #0
 801fb8a:	d1ea      	bne.n	801fb62 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801fb8c:	e01e      	b.n	801fbcc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801fb8e:	4b25      	ldr	r3, [pc, #148]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fb90:	681b      	ldr	r3, [r3, #0]
 801fb92:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801fb94:	4b23      	ldr	r3, [pc, #140]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fb96:	681b      	ldr	r3, [r3, #0]
 801fb98:	695b      	ldr	r3, [r3, #20]
 801fb9a:	4a22      	ldr	r2, [pc, #136]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fb9c:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801fb9e:	69fb      	ldr	r3, [r7, #28]
 801fba0:	2200      	movs	r2, #0
 801fba2:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801fba4:	69fb      	ldr	r3, [r7, #28]
 801fba6:	2200      	movs	r2, #0
 801fba8:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801fbaa:	69fb      	ldr	r3, [r7, #28]
 801fbac:	68db      	ldr	r3, [r3, #12]
 801fbae:	69fa      	ldr	r2, [r7, #28]
 801fbb0:	6912      	ldr	r2, [r2, #16]
 801fbb2:	4610      	mov	r0, r2
 801fbb4:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801fbb6:	69fb      	ldr	r3, [r7, #28]
 801fbb8:	7adb      	ldrb	r3, [r3, #11]
 801fbba:	2b01      	cmp	r3, #1
 801fbbc:	d106      	bne.n	801fbcc <UTIL_TIMER_IRQ_Handler+0xa4>
 801fbbe:	69fb      	ldr	r3, [r7, #28]
 801fbc0:	7a9b      	ldrb	r3, [r3, #10]
 801fbc2:	2b00      	cmp	r3, #0
 801fbc4:	d102      	bne.n	801fbcc <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801fbc6:	69f8      	ldr	r0, [r7, #28]
 801fbc8:	f7ff fea6 	bl	801f918 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801fbcc:	4b15      	ldr	r3, [pc, #84]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fbce:	681b      	ldr	r3, [r3, #0]
 801fbd0:	2b00      	cmp	r3, #0
 801fbd2:	d00d      	beq.n	801fbf0 <UTIL_TIMER_IRQ_Handler+0xc8>
 801fbd4:	4b13      	ldr	r3, [pc, #76]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fbd6:	681b      	ldr	r3, [r3, #0]
 801fbd8:	681b      	ldr	r3, [r3, #0]
 801fbda:	2b00      	cmp	r3, #0
 801fbdc:	d0d7      	beq.n	801fb8e <UTIL_TIMER_IRQ_Handler+0x66>
 801fbde:	4b11      	ldr	r3, [pc, #68]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fbe0:	681b      	ldr	r3, [r3, #0]
 801fbe2:	681c      	ldr	r4, [r3, #0]
 801fbe4:	4b0e      	ldr	r3, [pc, #56]	; (801fc20 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801fbe6:	699b      	ldr	r3, [r3, #24]
 801fbe8:	4798      	blx	r3
 801fbea:	4603      	mov	r3, r0
 801fbec:	429c      	cmp	r4, r3
 801fbee:	d3ce      	bcc.n	801fb8e <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801fbf0:	4b0c      	ldr	r3, [pc, #48]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fbf2:	681b      	ldr	r3, [r3, #0]
 801fbf4:	2b00      	cmp	r3, #0
 801fbf6:	d009      	beq.n	801fc0c <UTIL_TIMER_IRQ_Handler+0xe4>
 801fbf8:	4b0a      	ldr	r3, [pc, #40]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fbfa:	681b      	ldr	r3, [r3, #0]
 801fbfc:	7a1b      	ldrb	r3, [r3, #8]
 801fbfe:	2b00      	cmp	r3, #0
 801fc00:	d104      	bne.n	801fc0c <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801fc02:	4b08      	ldr	r3, [pc, #32]	; (801fc24 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fc04:	681b      	ldr	r3, [r3, #0]
 801fc06:	4618      	mov	r0, r3
 801fc08:	f000 f858 	bl	801fcbc <TimerSetTimeout>
 801fc0c:	69bb      	ldr	r3, [r7, #24]
 801fc0e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fc10:	687b      	ldr	r3, [r7, #4]
 801fc12:	f383 8810 	msr	PRIMASK, r3
}
 801fc16:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801fc18:	bf00      	nop
 801fc1a:	3724      	adds	r7, #36	; 0x24
 801fc1c:	46bd      	mov	sp, r7
 801fc1e:	bd90      	pop	{r4, r7, pc}
 801fc20:	08022b28 	.word	0x08022b28
 801fc24:	200048b0 	.word	0x200048b0

0801fc28 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801fc28:	b580      	push	{r7, lr}
 801fc2a:	b082      	sub	sp, #8
 801fc2c:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801fc2e:	4b06      	ldr	r3, [pc, #24]	; (801fc48 <UTIL_TIMER_GetCurrentTime+0x20>)
 801fc30:	69db      	ldr	r3, [r3, #28]
 801fc32:	4798      	blx	r3
 801fc34:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801fc36:	4b04      	ldr	r3, [pc, #16]	; (801fc48 <UTIL_TIMER_GetCurrentTime+0x20>)
 801fc38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801fc3a:	6878      	ldr	r0, [r7, #4]
 801fc3c:	4798      	blx	r3
 801fc3e:	4603      	mov	r3, r0
}
 801fc40:	4618      	mov	r0, r3
 801fc42:	3708      	adds	r7, #8
 801fc44:	46bd      	mov	sp, r7
 801fc46:	bd80      	pop	{r7, pc}
 801fc48:	08022b28 	.word	0x08022b28

0801fc4c <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801fc4c:	b580      	push	{r7, lr}
 801fc4e:	b084      	sub	sp, #16
 801fc50:	af00      	add	r7, sp, #0
 801fc52:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801fc54:	4b0a      	ldr	r3, [pc, #40]	; (801fc80 <UTIL_TIMER_GetElapsedTime+0x34>)
 801fc56:	69db      	ldr	r3, [r3, #28]
 801fc58:	4798      	blx	r3
 801fc5a:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801fc5c:	4b08      	ldr	r3, [pc, #32]	; (801fc80 <UTIL_TIMER_GetElapsedTime+0x34>)
 801fc5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fc60:	6878      	ldr	r0, [r7, #4]
 801fc62:	4798      	blx	r3
 801fc64:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801fc66:	4b06      	ldr	r3, [pc, #24]	; (801fc80 <UTIL_TIMER_GetElapsedTime+0x34>)
 801fc68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801fc6a:	68f9      	ldr	r1, [r7, #12]
 801fc6c:	68ba      	ldr	r2, [r7, #8]
 801fc6e:	1a8a      	subs	r2, r1, r2
 801fc70:	4610      	mov	r0, r2
 801fc72:	4798      	blx	r3
 801fc74:	4603      	mov	r3, r0
}
 801fc76:	4618      	mov	r0, r3
 801fc78:	3710      	adds	r7, #16
 801fc7a:	46bd      	mov	sp, r7
 801fc7c:	bd80      	pop	{r7, pc}
 801fc7e:	bf00      	nop
 801fc80:	08022b28 	.word	0x08022b28

0801fc84 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801fc84:	b480      	push	{r7}
 801fc86:	b085      	sub	sp, #20
 801fc88:	af00      	add	r7, sp, #0
 801fc8a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801fc8c:	4b0a      	ldr	r3, [pc, #40]	; (801fcb8 <TimerExists+0x34>)
 801fc8e:	681b      	ldr	r3, [r3, #0]
 801fc90:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801fc92:	e008      	b.n	801fca6 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801fc94:	68fa      	ldr	r2, [r7, #12]
 801fc96:	687b      	ldr	r3, [r7, #4]
 801fc98:	429a      	cmp	r2, r3
 801fc9a:	d101      	bne.n	801fca0 <TimerExists+0x1c>
    {
      return true;
 801fc9c:	2301      	movs	r3, #1
 801fc9e:	e006      	b.n	801fcae <TimerExists+0x2a>
    }
    cur = cur->Next;
 801fca0:	68fb      	ldr	r3, [r7, #12]
 801fca2:	695b      	ldr	r3, [r3, #20]
 801fca4:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801fca6:	68fb      	ldr	r3, [r7, #12]
 801fca8:	2b00      	cmp	r3, #0
 801fcaa:	d1f3      	bne.n	801fc94 <TimerExists+0x10>
  }
  return false;
 801fcac:	2300      	movs	r3, #0
}
 801fcae:	4618      	mov	r0, r3
 801fcb0:	3714      	adds	r7, #20
 801fcb2:	46bd      	mov	sp, r7
 801fcb4:	bc80      	pop	{r7}
 801fcb6:	4770      	bx	lr
 801fcb8:	200048b0 	.word	0x200048b0

0801fcbc <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801fcbc:	b590      	push	{r4, r7, lr}
 801fcbe:	b085      	sub	sp, #20
 801fcc0:	af00      	add	r7, sp, #0
 801fcc2:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801fcc4:	4b11      	ldr	r3, [pc, #68]	; (801fd0c <TimerSetTimeout+0x50>)
 801fcc6:	6a1b      	ldr	r3, [r3, #32]
 801fcc8:	4798      	blx	r3
 801fcca:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801fccc:	687b      	ldr	r3, [r7, #4]
 801fcce:	2201      	movs	r2, #1
 801fcd0:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801fcd2:	687b      	ldr	r3, [r7, #4]
 801fcd4:	681c      	ldr	r4, [r3, #0]
 801fcd6:	4b0d      	ldr	r3, [pc, #52]	; (801fd0c <TimerSetTimeout+0x50>)
 801fcd8:	699b      	ldr	r3, [r3, #24]
 801fcda:	4798      	blx	r3
 801fcdc:	4602      	mov	r2, r0
 801fcde:	68fb      	ldr	r3, [r7, #12]
 801fce0:	4413      	add	r3, r2
 801fce2:	429c      	cmp	r4, r3
 801fce4:	d207      	bcs.n	801fcf6 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801fce6:	4b09      	ldr	r3, [pc, #36]	; (801fd0c <TimerSetTimeout+0x50>)
 801fce8:	699b      	ldr	r3, [r3, #24]
 801fcea:	4798      	blx	r3
 801fcec:	4602      	mov	r2, r0
 801fcee:	68fb      	ldr	r3, [r7, #12]
 801fcf0:	441a      	add	r2, r3
 801fcf2:	687b      	ldr	r3, [r7, #4]
 801fcf4:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801fcf6:	4b05      	ldr	r3, [pc, #20]	; (801fd0c <TimerSetTimeout+0x50>)
 801fcf8:	689b      	ldr	r3, [r3, #8]
 801fcfa:	687a      	ldr	r2, [r7, #4]
 801fcfc:	6812      	ldr	r2, [r2, #0]
 801fcfe:	4610      	mov	r0, r2
 801fd00:	4798      	blx	r3
}
 801fd02:	bf00      	nop
 801fd04:	3714      	adds	r7, #20
 801fd06:	46bd      	mov	sp, r7
 801fd08:	bd90      	pop	{r4, r7, pc}
 801fd0a:	bf00      	nop
 801fd0c:	08022b28 	.word	0x08022b28

0801fd10 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801fd10:	b480      	push	{r7}
 801fd12:	b085      	sub	sp, #20
 801fd14:	af00      	add	r7, sp, #0
 801fd16:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801fd18:	4b14      	ldr	r3, [pc, #80]	; (801fd6c <TimerInsertTimer+0x5c>)
 801fd1a:	681b      	ldr	r3, [r3, #0]
 801fd1c:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801fd1e:	4b13      	ldr	r3, [pc, #76]	; (801fd6c <TimerInsertTimer+0x5c>)
 801fd20:	681b      	ldr	r3, [r3, #0]
 801fd22:	695b      	ldr	r3, [r3, #20]
 801fd24:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801fd26:	e012      	b.n	801fd4e <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801fd28:	687b      	ldr	r3, [r7, #4]
 801fd2a:	681a      	ldr	r2, [r3, #0]
 801fd2c:	68bb      	ldr	r3, [r7, #8]
 801fd2e:	681b      	ldr	r3, [r3, #0]
 801fd30:	429a      	cmp	r2, r3
 801fd32:	d905      	bls.n	801fd40 <TimerInsertTimer+0x30>
    {
        cur = next;
 801fd34:	68bb      	ldr	r3, [r7, #8]
 801fd36:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801fd38:	68bb      	ldr	r3, [r7, #8]
 801fd3a:	695b      	ldr	r3, [r3, #20]
 801fd3c:	60bb      	str	r3, [r7, #8]
 801fd3e:	e006      	b.n	801fd4e <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801fd40:	68fb      	ldr	r3, [r7, #12]
 801fd42:	687a      	ldr	r2, [r7, #4]
 801fd44:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801fd46:	687b      	ldr	r3, [r7, #4]
 801fd48:	68ba      	ldr	r2, [r7, #8]
 801fd4a:	615a      	str	r2, [r3, #20]
        return;
 801fd4c:	e009      	b.n	801fd62 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801fd4e:	68fb      	ldr	r3, [r7, #12]
 801fd50:	695b      	ldr	r3, [r3, #20]
 801fd52:	2b00      	cmp	r3, #0
 801fd54:	d1e8      	bne.n	801fd28 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801fd56:	68fb      	ldr	r3, [r7, #12]
 801fd58:	687a      	ldr	r2, [r7, #4]
 801fd5a:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801fd5c:	687b      	ldr	r3, [r7, #4]
 801fd5e:	2200      	movs	r2, #0
 801fd60:	615a      	str	r2, [r3, #20]
}
 801fd62:	3714      	adds	r7, #20
 801fd64:	46bd      	mov	sp, r7
 801fd66:	bc80      	pop	{r7}
 801fd68:	4770      	bx	lr
 801fd6a:	bf00      	nop
 801fd6c:	200048b0 	.word	0x200048b0

0801fd70 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801fd70:	b580      	push	{r7, lr}
 801fd72:	b084      	sub	sp, #16
 801fd74:	af00      	add	r7, sp, #0
 801fd76:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801fd78:	4b0b      	ldr	r3, [pc, #44]	; (801fda8 <TimerInsertNewHeadTimer+0x38>)
 801fd7a:	681b      	ldr	r3, [r3, #0]
 801fd7c:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801fd7e:	68fb      	ldr	r3, [r7, #12]
 801fd80:	2b00      	cmp	r3, #0
 801fd82:	d002      	beq.n	801fd8a <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801fd84:	68fb      	ldr	r3, [r7, #12]
 801fd86:	2200      	movs	r2, #0
 801fd88:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801fd8a:	687b      	ldr	r3, [r7, #4]
 801fd8c:	68fa      	ldr	r2, [r7, #12]
 801fd8e:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801fd90:	4a05      	ldr	r2, [pc, #20]	; (801fda8 <TimerInsertNewHeadTimer+0x38>)
 801fd92:	687b      	ldr	r3, [r7, #4]
 801fd94:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801fd96:	4b04      	ldr	r3, [pc, #16]	; (801fda8 <TimerInsertNewHeadTimer+0x38>)
 801fd98:	681b      	ldr	r3, [r3, #0]
 801fd9a:	4618      	mov	r0, r3
 801fd9c:	f7ff ff8e 	bl	801fcbc <TimerSetTimeout>
}
 801fda0:	bf00      	nop
 801fda2:	3710      	adds	r7, #16
 801fda4:	46bd      	mov	sp, r7
 801fda6:	bd80      	pop	{r7, pc}
 801fda8:	200048b0 	.word	0x200048b0

0801fdac <tiny_vfscanf>:
 * vfscanf
 */

static inline int
VFSCANF(const char *str, const char *fmt0, va_list ap)
{
 801fdac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801fdb0:	f5ad 7d2c 	sub.w	sp, sp, #688	; 0x2b0
 801fdb4:	af00      	add	r7, sp, #0
 801fdb6:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 801fdba:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 801fdbe:	6018      	str	r0, [r3, #0]
 801fdc0:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 801fdc4:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 801fdc8:	6019      	str	r1, [r3, #0]
 801fdca:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 801fdce:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 801fdd2:	601a      	str	r2, [r3, #0]
  u_char *fmt = (u_char *)fmt0;
 801fdd4:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 801fdd8:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 801fddc:	681b      	ldr	r3, [r3, #0]
 801fdde:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
#else  
  static short basefix[17] =
    { 10, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 };
#endif
    
   fp_p = str;
 801fde2:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 801fde6:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 801fdea:	681b      	ldr	r3, [r3, #0]
 801fdec:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
  fp_r = strlen(str);
 801fdf0:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 801fdf4:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 801fdf8:	6818      	ldr	r0, [r3, #0]
 801fdfa:	f7e0 f9c1 	bl	8000180 <strlen>
 801fdfe:	4603      	mov	r3, r0
 801fe00:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288

  nassigned = 0;
 801fe04:	2300      	movs	r3, #0
 801fe06:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  nread = 0;
 801fe0a:	2300      	movs	r3, #0
 801fe0c:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
  base = 0;    /* XXX just to keep gcc happy */
 801fe10:	2300      	movs	r3, #0
 801fe12:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
  for (;;) {
    c = *fmt++;
 801fe16:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 801fe1a:	1c53      	adds	r3, r2, #1
 801fe1c:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 801fe20:	7813      	ldrb	r3, [r2, #0]
 801fe22:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
    if (c == 0)
 801fe26:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe2a:	2b00      	cmp	r3, #0
 801fe2c:	d102      	bne.n	801fe34 <tiny_vfscanf+0x88>
      return (nassigned);
 801fe2e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 801fe32:	e386      	b.n	8020542 <tiny_vfscanf+0x796>
          isspace(*fp_p))
        nread++, fp_r--, fp_p++;
      continue;
    }
#endif
    if (c != '%')
 801fe34:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe38:	2b25      	cmp	r3, #37	; 0x25
 801fe3a:	f040 809f 	bne.w	801ff7c <tiny_vfscanf+0x1d0>
      goto literal;
    width = 0;
 801fe3e:	2300      	movs	r3, #0
 801fe40:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
    flags = 0;
 801fe44:	2300      	movs	r3, #0
 801fe46:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
    /*
     * switch on the format.  continue if done;
     * break once format type is derived.
     */
again:    c = *fmt++;
 801fe4a:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 801fe4e:	1c53      	adds	r3, r2, #1
 801fe50:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 801fe54:	7813      	ldrb	r3, [r2, #0]
 801fe56:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
    switch (c) {
 801fe5a:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe5e:	2b78      	cmp	r3, #120	; 0x78
 801fe60:	f300 8102 	bgt.w	8020068 <tiny_vfscanf+0x2bc>
 801fe64:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe68:	2b44      	cmp	r3, #68	; 0x44
 801fe6a:	da13      	bge.n	801fe94 <tiny_vfscanf+0xe8>
 801fe6c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe70:	2b39      	cmp	r3, #57	; 0x39
 801fe72:	f300 80f9 	bgt.w	8020068 <tiny_vfscanf+0x2bc>
 801fe76:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe7a:	2b30      	cmp	r3, #48	; 0x30
 801fe7c:	f280 80bc 	bge.w	801fff8 <tiny_vfscanf+0x24c>
 801fe80:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe84:	2b00      	cmp	r3, #0
 801fe86:	f000 80ec 	beq.w	8020062 <tiny_vfscanf+0x2b6>
 801fe8a:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe8e:	2b25      	cmp	r3, #37	; 0x25
 801fe90:	d075      	beq.n	801ff7e <tiny_vfscanf+0x1d2>
      if (isupper(c))
        flags |= LONG;
      c = CT_INT;
      base = 10;
#endif
      break;
 801fe92:	e0e9      	b.n	8020068 <tiny_vfscanf+0x2bc>
    switch (c) {
 801fe94:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801fe98:	3b44      	subs	r3, #68	; 0x44
 801fe9a:	2b34      	cmp	r3, #52	; 0x34
 801fe9c:	f200 80e4 	bhi.w	8020068 <tiny_vfscanf+0x2bc>
 801fea0:	a201      	add	r2, pc, #4	; (adr r2, 801fea8 <tiny_vfscanf+0xfc>)
 801fea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801fea6:	bf00      	nop
 801fea8:	08020015 	.word	0x08020015
 801feac:	08020069 	.word	0x08020069
 801feb0:	08020069 	.word	0x08020069
 801feb4:	08020069 	.word	0x08020069
 801feb8:	08020069 	.word	0x08020069
 801febc:	08020069 	.word	0x08020069
 801fec0:	08020069 	.word	0x08020069
 801fec4:	08020069 	.word	0x08020069
 801fec8:	08020069 	.word	0x08020069
 801fecc:	08020069 	.word	0x08020069
 801fed0:	08020069 	.word	0x08020069
 801fed4:	08020069 	.word	0x08020069
 801fed8:	08020069 	.word	0x08020069
 801fedc:	08020069 	.word	0x08020069
 801fee0:	08020069 	.word	0x08020069
 801fee4:	08020069 	.word	0x08020069
 801fee8:	08020069 	.word	0x08020069
 801feec:	08020069 	.word	0x08020069
 801fef0:	08020069 	.word	0x08020069
 801fef4:	08020069 	.word	0x08020069
 801fef8:	08020049 	.word	0x08020049
 801fefc:	08020069 	.word	0x08020069
 801ff00:	08020069 	.word	0x08020069
 801ff04:	08020069 	.word	0x08020069
 801ff08:	08020069 	.word	0x08020069
 801ff0c:	08020069 	.word	0x08020069
 801ff10:	08020069 	.word	0x08020069
 801ff14:	08020069 	.word	0x08020069
 801ff18:	08020069 	.word	0x08020069
 801ff1c:	08020069 	.word	0x08020069
 801ff20:	08020069 	.word	0x08020069
 801ff24:	08020069 	.word	0x08020069
 801ff28:	08020021 	.word	0x08020021
 801ff2c:	08020069 	.word	0x08020069
 801ff30:	08020069 	.word	0x08020069
 801ff34:	08020069 	.word	0x08020069
 801ff38:	0801ffbb 	.word	0x0801ffbb
 801ff3c:	08020069 	.word	0x08020069
 801ff40:	08020069 	.word	0x08020069
 801ff44:	08020069 	.word	0x08020069
 801ff48:	0801ffeb 	.word	0x0801ffeb
 801ff4c:	08020069 	.word	0x08020069
 801ff50:	08020069 	.word	0x08020069
 801ff54:	08020069 	.word	0x08020069
 801ff58:	08020069 	.word	0x08020069
 801ff5c:	08020069 	.word	0x08020069
 801ff60:	08020069 	.word	0x08020069
 801ff64:	08020069 	.word	0x08020069
 801ff68:	08020069 	.word	0x08020069
 801ff6c:	0802002f 	.word	0x0802002f
 801ff70:	08020069 	.word	0x08020069
 801ff74:	08020069 	.word	0x08020069
 801ff78:	08020049 	.word	0x08020049
      goto literal;
 801ff7c:	bf00      	nop
      if (fp_r <= 0 && __srefill(fp))
 801ff7e:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 801ff82:	2b00      	cmp	r3, #0
 801ff84:	f340 82cb 	ble.w	802051e <tiny_vfscanf+0x772>
      if (*fp_p != c)
 801ff88:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801ff8c:	781b      	ldrb	r3, [r3, #0]
 801ff8e:	461a      	mov	r2, r3
 801ff90:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 801ff94:	4293      	cmp	r3, r2
 801ff96:	f040 82cf 	bne.w	8020538 <tiny_vfscanf+0x78c>
      fp_r--, fp_p++;
 801ff9a:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 801ff9e:	3b01      	subs	r3, #1
 801ffa0:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 801ffa4:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 801ffa8:	3301      	adds	r3, #1
 801ffaa:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      nread++;
 801ffae:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 801ffb2:	3301      	adds	r3, #1
 801ffb4:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
      continue;
 801ffb8:	e2b0      	b.n	802051c <tiny_vfscanf+0x770>
      if (*fmt == 'h') {
 801ffba:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 801ffbe:	781b      	ldrb	r3, [r3, #0]
 801ffc0:	2b68      	cmp	r3, #104	; 0x68
 801ffc2:	d10b      	bne.n	801ffdc <tiny_vfscanf+0x230>
        fmt++;
 801ffc4:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 801ffc8:	3301      	adds	r3, #1
 801ffca:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
        flags |= SHORTSHORT;
 801ffce:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801ffd2:	f043 0308 	orr.w	r3, r3, #8
 801ffd6:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 801ffda:	e736      	b.n	801fe4a <tiny_vfscanf+0x9e>
        flags |= SHORT;
 801ffdc:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801ffe0:	f043 0304 	orr.w	r3, r3, #4
 801ffe4:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      goto again;
 801ffe8:	e72f      	b.n	801fe4a <tiny_vfscanf+0x9e>
      flags |= LONG;
 801ffea:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 801ffee:	f043 0301 	orr.w	r3, r3, #1
 801fff2:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      goto again;
 801fff6:	e728      	b.n	801fe4a <tiny_vfscanf+0x9e>
      width = width * 10 + c - '0';
 801fff8:	f8d7 22a4 	ldr.w	r2, [r7, #676]	; 0x2a4
 801fffc:	4613      	mov	r3, r2
 801fffe:	009b      	lsls	r3, r3, #2
 8020000:	4413      	add	r3, r2
 8020002:	005b      	lsls	r3, r3, #1
 8020004:	461a      	mov	r2, r3
 8020006:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 802000a:	4413      	add	r3, r2
 802000c:	3b30      	subs	r3, #48	; 0x30
 802000e:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
      goto again;
 8020012:	e71a      	b.n	801fe4a <tiny_vfscanf+0x9e>
      flags |= LONG;
 8020014:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8020018:	f043 0301 	orr.w	r3, r3, #1
 802001c:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      c = CT_INT;
 8020020:	2303      	movs	r3, #3
 8020022:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      base = 10;
 8020026:	230a      	movs	r3, #10
 8020028:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 802002c:	e01d      	b.n	802006a <tiny_vfscanf+0x2be>
      c = CT_INT;
 802002e:	2303      	movs	r3, #3
 8020030:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      flags |= UNSIGNED;
 8020034:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8020038:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802003c:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      base = 10;
 8020040:	230a      	movs	r3, #10
 8020042:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 8020046:	e010      	b.n	802006a <tiny_vfscanf+0x2be>
      c = CT_INT;
 8020048:	2303      	movs	r3, #3
 802004a:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      flags |= UNSIGNED;
 802004e:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8020052:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8020056:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      base = 16;
 802005a:	2310      	movs	r3, #16
 802005c:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 8020060:	e003      	b.n	802006a <tiny_vfscanf+0x2be>
      return (EOF);
 8020062:	f04f 33ff 	mov.w	r3, #4294967295
 8020066:	e26c      	b.n	8020542 <tiny_vfscanf+0x796>
      break;
 8020068:	bf00      	nop
    }

    /*
     * We have a conversion that requires input.
     */
    if (fp_r <= 0 && __srefill(fp))
 802006a:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 802006e:	2b00      	cmp	r3, #0
 8020070:	f340 8257 	ble.w	8020522 <tiny_vfscanf+0x776>
#endif
    
    /*
     * Do the conversion.
     */
    switch (c) {
 8020074:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 8020078:	2b03      	cmp	r3, #3
 802007a:	f47f aecc 	bne.w	801fe16 <tiny_vfscanf+0x6a>
#ifdef hardway
      if (width == 0 || width > sizeof(buf) - 1)
        width = sizeof(buf) - 1;
#else
      /* size_t is unsigned, hence this optimisation */
      if (--width > sizeof(buf) - 2)
 802007e:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 8020082:	3b01      	subs	r3, #1
 8020084:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 8020088:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 802008c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020090:	d303      	bcc.n	802009a <tiny_vfscanf+0x2ee>
        width = sizeof(buf) - 2;
 8020092:	f240 13ff 	movw	r3, #511	; 0x1ff
 8020096:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
      width++;
 802009a:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 802009e:	3301      	adds	r3, #1
 80200a0:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
#endif

#ifdef TINY_NO_OX
      flags |= SIGNOK | NDIGITS;
 80200a4:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80200a8:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 80200ac:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
      flags |= SIGNOK | NDIGITS | NZDIGITS;
#endif
      
      sign_minus = 0;
 80200b0:	2300      	movs	r3, #0
 80200b2:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
      value = 0;
 80200b6:	f04f 0200 	mov.w	r2, #0
 80200ba:	f04f 0300 	mov.w	r3, #0
 80200be:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
      for (p = buf; width; width--) {
 80200c2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80200c6:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 80200ca:	e182      	b.n	80203d2 <tiny_vfscanf+0x626>
        c = *fp_p;
 80200cc:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80200d0:	781b      	ldrb	r3, [r3, #0]
 80200d2:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 80200d6:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 80200da:	3b2b      	subs	r3, #43	; 0x2b
 80200dc:	2b3b      	cmp	r3, #59	; 0x3b
 80200de:	f200 817e 	bhi.w	80203de <tiny_vfscanf+0x632>
 80200e2:	a201      	add	r2, pc, #4	; (adr r2, 80200e8 <tiny_vfscanf+0x33c>)
 80200e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80200e8:	08020369 	.word	0x08020369
 80200ec:	080203df 	.word	0x080203df
 80200f0:	08020357 	.word	0x08020357
 80200f4:	080203df 	.word	0x080203df
 80200f8:	080203df 	.word	0x080203df
 80200fc:	080201d9 	.word	0x080201d9
 8020100:	080201d9 	.word	0x080201d9
 8020104:	080201d9 	.word	0x080201d9
 8020108:	080201d9 	.word	0x080201d9
 802010c:	080201d9 	.word	0x080201d9
 8020110:	080201d9 	.word	0x080201d9
 8020114:	080201d9 	.word	0x080201d9
 8020118:	080201d9 	.word	0x080201d9
 802011c:	080201d9 	.word	0x080201d9
 8020120:	080201d9 	.word	0x080201d9
 8020124:	080203df 	.word	0x080203df
 8020128:	080203df 	.word	0x080203df
 802012c:	080203df 	.word	0x080203df
 8020130:	080203df 	.word	0x080203df
 8020134:	080203df 	.word	0x080203df
 8020138:	080203df 	.word	0x080203df
 802013c:	080203df 	.word	0x080203df
 8020140:	08020251 	.word	0x08020251
 8020144:	08020251 	.word	0x08020251
 8020148:	08020251 	.word	0x08020251
 802014c:	08020251 	.word	0x08020251
 8020150:	08020251 	.word	0x08020251
 8020154:	08020251 	.word	0x08020251
 8020158:	080203df 	.word	0x080203df
 802015c:	080203df 	.word	0x080203df
 8020160:	080203df 	.word	0x080203df
 8020164:	080203df 	.word	0x080203df
 8020168:	080203df 	.word	0x080203df
 802016c:	080203df 	.word	0x080203df
 8020170:	080203df 	.word	0x080203df
 8020174:	080203df 	.word	0x080203df
 8020178:	080203df 	.word	0x080203df
 802017c:	080203df 	.word	0x080203df
 8020180:	080203df 	.word	0x080203df
 8020184:	080203df 	.word	0x080203df
 8020188:	080203df 	.word	0x080203df
 802018c:	080203df 	.word	0x080203df
 8020190:	080203df 	.word	0x080203df
 8020194:	080203df 	.word	0x080203df
 8020198:	080203df 	.word	0x080203df
 802019c:	080203df 	.word	0x080203df
 80201a0:	080203df 	.word	0x080203df
 80201a4:	080203df 	.word	0x080203df
 80201a8:	080203df 	.word	0x080203df
 80201ac:	080203df 	.word	0x080203df
 80201b0:	080203df 	.word	0x080203df
 80201b4:	080203df 	.word	0x080203df
 80201b8:	080203df 	.word	0x080203df
 80201bc:	080203df 	.word	0x080203df
 80201c0:	080202d5 	.word	0x080202d5
 80201c4:	080202d5 	.word	0x080202d5
 80201c8:	080202d5 	.word	0x080202d5
 80201cc:	080202d5 	.word	0x080202d5
 80201d0:	080202d5 	.word	0x080202d5
 80201d4:	080202d5 	.word	0x080202d5
        /* we only support base 10 and 16 */
        case '1': case '2': case '3':
        case '4': case '5': case '6': case '7':
        case '8': case '9':
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 80201d8:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80201dc:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 80201e0:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - '0';
 80201e4:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 80201e8:	17da      	asrs	r2, r3, #31
 80201ea:	663b      	str	r3, [r7, #96]	; 0x60
 80201ec:	667a      	str	r2, [r7, #100]	; 0x64
 80201ee:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 80201f2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80201f6:	460a      	mov	r2, r1
 80201f8:	fb02 f203 	mul.w	r2, r2, r3
 80201fc:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8020200:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
 8020204:	4601      	mov	r1, r0
 8020206:	fb01 f303 	mul.w	r3, r1, r3
 802020a:	441a      	add	r2, r3
 802020c:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8020210:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8020212:	fba3 4501 	umull	r4, r5, r3, r1
 8020216:	1953      	adds	r3, r2, r5
 8020218:	461d      	mov	r5, r3
 802021a:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 802021e:	17da      	asrs	r2, r3, #31
 8020220:	64bb      	str	r3, [r7, #72]	; 0x48
 8020222:	64fa      	str	r2, [r7, #76]	; 0x4c
 8020224:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8020228:	460b      	mov	r3, r1
 802022a:	18e3      	adds	r3, r4, r3
 802022c:	643b      	str	r3, [r7, #64]	; 0x40
 802022e:	4613      	mov	r3, r2
 8020230:	eb45 0303 	adc.w	r3, r5, r3
 8020234:	647b      	str	r3, [r7, #68]	; 0x44
 8020236:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802023a:	4611      	mov	r1, r2
 802023c:	3930      	subs	r1, #48	; 0x30
 802023e:	61b9      	str	r1, [r7, #24]
 8020240:	f143 33ff 	adc.w	r3, r3, #4294967295
 8020244:	61fb      	str	r3, [r7, #28]
 8020246:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802024a:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;
 802024e:	e0a4      	b.n	802039a <tiny_vfscanf+0x5ee>
          
        /* letters ok iff hex */
        case 'A': case 'B': case 'C':
        case 'D': case 'E': case 'F':
          /* no need to fix base here */
          if (base <= 10)
 8020250:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 8020254:	2b0a      	cmp	r3, #10
 8020256:	f340 809a 	ble.w	802038e <tiny_vfscanf+0x5e2>
            break;  /* not legal here */
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 802025a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 802025e:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 8020262:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - 'A' + 10;
 8020266:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 802026a:	17da      	asrs	r2, r3, #31
 802026c:	65bb      	str	r3, [r7, #88]	; 0x58
 802026e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8020270:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8020274:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8020278:	460a      	mov	r2, r1
 802027a:	fb02 f203 	mul.w	r2, r2, r3
 802027e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8020282:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
 8020286:	4601      	mov	r1, r0
 8020288:	fb01 f303 	mul.w	r3, r1, r3
 802028c:	441a      	add	r2, r3
 802028e:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8020292:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8020294:	fba3 8901 	umull	r8, r9, r3, r1
 8020298:	eb02 0309 	add.w	r3, r2, r9
 802029c:	4699      	mov	r9, r3
 802029e:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 80202a2:	17da      	asrs	r2, r3, #31
 80202a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80202a6:	63fa      	str	r2, [r7, #60]	; 0x3c
 80202a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80202ac:	4611      	mov	r1, r2
 80202ae:	eb18 0101 	adds.w	r1, r8, r1
 80202b2:	6339      	str	r1, [r7, #48]	; 0x30
 80202b4:	eb49 0303 	adc.w	r3, r9, r3
 80202b8:	637b      	str	r3, [r7, #52]	; 0x34
 80202ba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80202be:	4611      	mov	r1, r2
 80202c0:	3937      	subs	r1, #55	; 0x37
 80202c2:	6139      	str	r1, [r7, #16]
 80202c4:	f143 33ff 	adc.w	r3, r3, #4294967295
 80202c8:	617b      	str	r3, [r7, #20]
 80202ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80202ce:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;          
 80202d2:	e062      	b.n	802039a <tiny_vfscanf+0x5ee>
        
        case 'a': case 'b': case 'c':
        case 'd': case 'e': case 'f':
          /* no need to fix base here */
          if (base <= 10)
 80202d4:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 80202d8:	2b0a      	cmp	r3, #10
 80202da:	dd5a      	ble.n	8020392 <tiny_vfscanf+0x5e6>
            break;  /* not legal here */
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 80202dc:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80202e0:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 80202e4:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - 'a' + 10;
 80202e8:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 80202ec:	17da      	asrs	r2, r3, #31
 80202ee:	653b      	str	r3, [r7, #80]	; 0x50
 80202f0:	657a      	str	r2, [r7, #84]	; 0x54
 80202f2:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 80202f6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80202fa:	460a      	mov	r2, r1
 80202fc:	fb02 f203 	mul.w	r2, r2, r3
 8020300:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8020304:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
 8020308:	4601      	mov	r1, r0
 802030a:	fb01 f303 	mul.w	r3, r1, r3
 802030e:	441a      	add	r2, r3
 8020310:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8020314:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8020316:	fba3 ab01 	umull	sl, fp, r3, r1
 802031a:	eb02 030b 	add.w	r3, r2, fp
 802031e:	469b      	mov	fp, r3
 8020320:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 8020324:	17da      	asrs	r2, r3, #31
 8020326:	62bb      	str	r3, [r7, #40]	; 0x28
 8020328:	62fa      	str	r2, [r7, #44]	; 0x2c
 802032a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802032e:	4611      	mov	r1, r2
 8020330:	eb1a 0101 	adds.w	r1, sl, r1
 8020334:	6239      	str	r1, [r7, #32]
 8020336:	eb4b 0303 	adc.w	r3, fp, r3
 802033a:	627b      	str	r3, [r7, #36]	; 0x24
 802033c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8020340:	4611      	mov	r1, r2
 8020342:	3957      	subs	r1, #87	; 0x57
 8020344:	60b9      	str	r1, [r7, #8]
 8020346:	f143 33ff 	adc.w	r3, r3, #4294967295
 802034a:	60fb      	str	r3, [r7, #12]
 802034c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8020350:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;
 8020354:	e021      	b.n	802039a <tiny_vfscanf+0x5ee>

        /* sign ok only as first character */
        case '-':
          if (!(flags & HAVESIGN)) {
 8020356:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 802035a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 802035e:	2b00      	cmp	r3, #0
 8020360:	d102      	bne.n	8020368 <tiny_vfscanf+0x5bc>
            sign_minus = 1;
 8020362:	2301      	movs	r3, #1
 8020364:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
          }
          /* FALLTHROUGH */
        case '+':
          if (flags & SIGNOK) {
 8020368:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 802036c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8020370:	2b00      	cmp	r3, #0
 8020372:	d010      	beq.n	8020396 <tiny_vfscanf+0x5ea>
            flags &= ~SIGNOK;
 8020374:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8020378:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802037c:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
            flags |= HAVESIGN;
 8020380:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8020384:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020388:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
            goto ok;
 802038c:	e005      	b.n	802039a <tiny_vfscanf+0x5ee>
            break;  /* not legal here */
 802038e:	bf00      	nop
 8020390:	e025      	b.n	80203de <tiny_vfscanf+0x632>
            break;  /* not legal here */
 8020392:	bf00      	nop
 8020394:	e023      	b.n	80203de <tiny_vfscanf+0x632>
          }
          break;
 8020396:	bf00      	nop

        /*
         * If we got here, c is not a legal character
         * for a number.  Stop accumulating digits.
         */
        break;
 8020398:	e021      	b.n	80203de <tiny_vfscanf+0x632>
    ok:
        /*
         * c is legal: store it and look at the next.
         */
        *p++ = c;
 802039a:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 802039e:	1c53      	adds	r3, r2, #1
 80203a0:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 80203a4:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 80203a8:	b2db      	uxtb	r3, r3
 80203aa:	7013      	strb	r3, [r2, #0]
        if (--fp_r > 0)
 80203ac:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80203b0:	3b01      	subs	r3, #1
 80203b2:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 80203b6:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 80203ba:	2b00      	cmp	r3, #0
 80203bc:	dd11      	ble.n	80203e2 <tiny_vfscanf+0x636>
          fp_p++;
 80203be:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80203c2:	3301      	adds	r3, #1
 80203c4:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      for (p = buf; width; width--) {
 80203c8:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80203cc:	3b01      	subs	r3, #1
 80203ce:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 80203d2:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 80203d6:	2b00      	cmp	r3, #0
 80203d8:	f47f ae78 	bne.w	80200cc <tiny_vfscanf+0x320>
 80203dc:	e002      	b.n	80203e4 <tiny_vfscanf+0x638>
        break;
 80203de:	bf00      	nop
 80203e0:	e000      	b.n	80203e4 <tiny_vfscanf+0x638>
        else if (__srefill(fp))
          break;    /* EOF */
 80203e2:	bf00      	nop
       * If we had only a sign, it is no good; push
       * back the sign.  If the number ends in `x',
       * it was [sign] '0' 'x', so push back the x
       * and treat it as [sign] '0'.
       */
      if (flags & NDIGITS) {
 80203e4:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80203e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80203ec:	2b00      	cmp	r3, #0
 80203ee:	d020      	beq.n	8020432 <tiny_vfscanf+0x686>
        if (p > buf)
 80203f0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80203f4:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 80203f8:	429a      	cmp	r2, r3
 80203fa:	f240 809f 	bls.w	802053c <tiny_vfscanf+0x790>
        {
          --c;
 80203fe:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 8020402:	3b01      	subs	r3, #1
 8020404:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
          --p;
 8020408:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 802040c:	3b01      	subs	r3, #1
 802040e:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
          ungetc(c++, fp);
 8020412:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 8020416:	3301      	adds	r3, #1
 8020418:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 802041c:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8020420:	3b01      	subs	r3, #1
 8020422:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 8020426:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 802042a:	3301      	adds	r3, #1
 802042c:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
          /* There is a dummy post-increment to 
             avoid an unused value warning */
        }
        goto match_failure;
 8020430:	e084      	b.n	802053c <tiny_vfscanf+0x790>
      {
#else
      if ((flags & SUPPRESS) == 0) {
#endif

        *p = '\0';
 8020432:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 8020436:	2300      	movs	r3, #0
 8020438:	7013      	strb	r3, [r2, #0]
        if (sign_minus)
 802043a:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 802043e:	2b00      	cmp	r3, #0
 8020440:	d00b      	beq.n	802045a <tiny_vfscanf+0x6ae>
          value = -value;
 8020442:	e9d7 23a0 	ldrd	r2, r3, [r7, #640]	; 0x280
 8020446:	2100      	movs	r1, #0
 8020448:	4250      	negs	r0, r2
 802044a:	6038      	str	r0, [r7, #0]
 802044c:	eb61 0303 	sbc.w	r3, r1, r3
 8020450:	607b      	str	r3, [r7, #4]
 8020452:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020456:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          *va_arg(ap, size_t *) = value;
        else if (flags & PTRINT)
          *va_arg(ap, ptrdiff_t *) = value;
        else 
#endif
        if (flags & LONG)
 802045a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 802045e:	f003 0301 	and.w	r3, r3, #1
 8020462:	2b00      	cmp	r3, #0
 8020464:	d00f      	beq.n	8020486 <tiny_vfscanf+0x6da>
          *va_arg(ap, long *) = value;
 8020466:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 802046a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 802046e:	6819      	ldr	r1, [r3, #0]
 8020470:	1d0a      	adds	r2, r1, #4
 8020472:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 8020476:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 802047a:	601a      	str	r2, [r3, #0]
 802047c:	680a      	ldr	r2, [r1, #0]
 802047e:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8020482:	6013      	str	r3, [r2, #0]
 8020484:	e03a      	b.n	80204fc <tiny_vfscanf+0x750>
        else if (flags & SHORT)
 8020486:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 802048a:	f003 0304 	and.w	r3, r3, #4
 802048e:	2b00      	cmp	r3, #0
 8020490:	d00f      	beq.n	80204b2 <tiny_vfscanf+0x706>
          *va_arg(ap, short *) = value;
 8020492:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 8020496:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 802049a:	6819      	ldr	r1, [r3, #0]
 802049c:	1d0a      	adds	r2, r1, #4
 802049e:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 80204a2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80204a6:	601a      	str	r2, [r3, #0]
 80204a8:	680a      	ldr	r2, [r1, #0]
 80204aa:	f9b7 3280 	ldrsh.w	r3, [r7, #640]	; 0x280
 80204ae:	8013      	strh	r3, [r2, #0]
 80204b0:	e024      	b.n	80204fc <tiny_vfscanf+0x750>
        else if (flags & SHORTSHORT)
 80204b2:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80204b6:	f003 0308 	and.w	r3, r3, #8
 80204ba:	2b00      	cmp	r3, #0
 80204bc:	d00f      	beq.n	80204de <tiny_vfscanf+0x732>
          *va_arg(ap, char *) = value;
 80204be:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 80204c2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80204c6:	6819      	ldr	r1, [r3, #0]
 80204c8:	1d0a      	adds	r2, r1, #4
 80204ca:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 80204ce:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80204d2:	601a      	str	r2, [r3, #0]
 80204d4:	680a      	ldr	r2, [r1, #0]
 80204d6:	f897 3280 	ldrb.w	r3, [r7, #640]	; 0x280
 80204da:	7013      	strb	r3, [r2, #0]
 80204dc:	e00e      	b.n	80204fc <tiny_vfscanf+0x750>
        else
          *va_arg(ap, int *) = value;
 80204de:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 80204e2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80204e6:	6819      	ldr	r1, [r3, #0]
 80204e8:	1d0a      	adds	r2, r1, #4
 80204ea:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 80204ee:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80204f2:	601a      	str	r2, [r3, #0]
 80204f4:	680a      	ldr	r2, [r1, #0]
 80204f6:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 80204fa:	6013      	str	r3, [r2, #0]
        nassigned++;
 80204fc:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8020500:	3301      	adds	r3, #1
 8020502:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
      }
      nread += p - buf;
 8020506:	f107 0278 	add.w	r2, r7, #120	; 0x78
 802050a:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 802050e:	1a9a      	subs	r2, r3, r2
 8020510:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8020514:	4413      	add	r3, r2
 8020516:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
      break;
 802051a:	bf00      	nop
    c = *fmt++;
 802051c:	e47b      	b.n	801fe16 <tiny_vfscanf+0x6a>
        goto input_failure;
 802051e:	bf00      	nop
 8020520:	e000      	b.n	8020524 <tiny_vfscanf+0x778>
      goto input_failure;
 8020522:	bf00      	nop
      break;
#endif /* FLOATING_POINT */
    }
  }
input_failure:
  return (nassigned ? nassigned : -1);
 8020524:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8020528:	2b00      	cmp	r3, #0
 802052a:	d002      	beq.n	8020532 <tiny_vfscanf+0x786>
 802052c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8020530:	e007      	b.n	8020542 <tiny_vfscanf+0x796>
 8020532:	f04f 33ff 	mov.w	r3, #4294967295
 8020536:	e004      	b.n	8020542 <tiny_vfscanf+0x796>
        goto match_failure;
 8020538:	bf00      	nop
 802053a:	e000      	b.n	802053e <tiny_vfscanf+0x792>
        goto match_failure;
 802053c:	bf00      	nop
match_failure:
  return (nassigned);
 802053e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
}
 8020542:	4618      	mov	r0, r3
 8020544:	f507 772c 	add.w	r7, r7, #688	; 0x2b0
 8020548:	46bd      	mov	sp, r7
 802054a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802054e:	bf00      	nop

08020550 <tiny_sscanf>:
}
#endif

int
tiny_sscanf(const char *str, const char *fmt, ...)
{
 8020550:	b40e      	push	{r1, r2, r3}
 8020552:	b580      	push	{r7, lr}
 8020554:	b085      	sub	sp, #20
 8020556:	af00      	add	r7, sp, #0
 8020558:	6078      	str	r0, [r7, #4]
  int ret;
  va_list ap;
  
  va_start(ap, fmt);
 802055a:	f107 0320 	add.w	r3, r7, #32
 802055e:	60bb      	str	r3, [r7, #8]
  ret = tiny_vfscanf(str, fmt, ap);
 8020560:	68ba      	ldr	r2, [r7, #8]
 8020562:	69f9      	ldr	r1, [r7, #28]
 8020564:	6878      	ldr	r0, [r7, #4]
 8020566:	f7ff fc21 	bl	801fdac <tiny_vfscanf>
 802056a:	60f8      	str	r0, [r7, #12]
  va_end(ap);
  return (ret);
 802056c:	68fb      	ldr	r3, [r7, #12]
}
 802056e:	4618      	mov	r0, r3
 8020570:	3714      	adds	r7, #20
 8020572:	46bd      	mov	sp, r7
 8020574:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8020578:	b003      	add	sp, #12
 802057a:	4770      	bx	lr

0802057c <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 802057c:	b480      	push	{r7}
 802057e:	b085      	sub	sp, #20
 8020580:	af00      	add	r7, sp, #0
 8020582:	6078      	str	r0, [r7, #4]
  int i = 0;
 8020584:	2300      	movs	r3, #0
 8020586:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8020588:	e00e      	b.n	80205a8 <ee_skip_atoi+0x2c>
 802058a:	68fa      	ldr	r2, [r7, #12]
 802058c:	4613      	mov	r3, r2
 802058e:	009b      	lsls	r3, r3, #2
 8020590:	4413      	add	r3, r2
 8020592:	005b      	lsls	r3, r3, #1
 8020594:	4618      	mov	r0, r3
 8020596:	687b      	ldr	r3, [r7, #4]
 8020598:	681b      	ldr	r3, [r3, #0]
 802059a:	1c59      	adds	r1, r3, #1
 802059c:	687a      	ldr	r2, [r7, #4]
 802059e:	6011      	str	r1, [r2, #0]
 80205a0:	781b      	ldrb	r3, [r3, #0]
 80205a2:	4403      	add	r3, r0
 80205a4:	3b30      	subs	r3, #48	; 0x30
 80205a6:	60fb      	str	r3, [r7, #12]
 80205a8:	687b      	ldr	r3, [r7, #4]
 80205aa:	681b      	ldr	r3, [r3, #0]
 80205ac:	781b      	ldrb	r3, [r3, #0]
 80205ae:	2b2f      	cmp	r3, #47	; 0x2f
 80205b0:	d904      	bls.n	80205bc <ee_skip_atoi+0x40>
 80205b2:	687b      	ldr	r3, [r7, #4]
 80205b4:	681b      	ldr	r3, [r3, #0]
 80205b6:	781b      	ldrb	r3, [r3, #0]
 80205b8:	2b39      	cmp	r3, #57	; 0x39
 80205ba:	d9e6      	bls.n	802058a <ee_skip_atoi+0xe>
  return i;
 80205bc:	68fb      	ldr	r3, [r7, #12]
}
 80205be:	4618      	mov	r0, r3
 80205c0:	3714      	adds	r7, #20
 80205c2:	46bd      	mov	sp, r7
 80205c4:	bc80      	pop	{r7}
 80205c6:	4770      	bx	lr

080205c8 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 80205c8:	b480      	push	{r7}
 80205ca:	b099      	sub	sp, #100	; 0x64
 80205cc:	af00      	add	r7, sp, #0
 80205ce:	60f8      	str	r0, [r7, #12]
 80205d0:	60b9      	str	r1, [r7, #8]
 80205d2:	607a      	str	r2, [r7, #4]
 80205d4:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 80205d6:	4b71      	ldr	r3, [pc, #452]	; (802079c <ee_number+0x1d4>)
 80205d8:	681b      	ldr	r3, [r3, #0]
 80205da:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 80205dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80205de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80205e2:	2b00      	cmp	r3, #0
 80205e4:	d002      	beq.n	80205ec <ee_number+0x24>
 80205e6:	4b6e      	ldr	r3, [pc, #440]	; (80207a0 <ee_number+0x1d8>)
 80205e8:	681b      	ldr	r3, [r3, #0]
 80205ea:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 80205ec:	683b      	ldr	r3, [r7, #0]
 80205ee:	2b01      	cmp	r3, #1
 80205f0:	dd02      	ble.n	80205f8 <ee_number+0x30>
 80205f2:	683b      	ldr	r3, [r7, #0]
 80205f4:	2b24      	cmp	r3, #36	; 0x24
 80205f6:	dd01      	ble.n	80205fc <ee_number+0x34>
 80205f8:	2300      	movs	r3, #0
 80205fa:	e0ca      	b.n	8020792 <ee_number+0x1ca>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 80205fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80205fe:	f003 0301 	and.w	r3, r3, #1
 8020602:	2b00      	cmp	r3, #0
 8020604:	d001      	beq.n	802060a <ee_number+0x42>
 8020606:	2330      	movs	r3, #48	; 0x30
 8020608:	e000      	b.n	802060c <ee_number+0x44>
 802060a:	2320      	movs	r3, #32
 802060c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8020610:	2300      	movs	r3, #0
 8020612:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8020616:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8020618:	f003 0302 	and.w	r3, r3, #2
 802061c:	2b00      	cmp	r3, #0
 802061e:	d00b      	beq.n	8020638 <ee_number+0x70>
  {
    if (num < 0)
 8020620:	687b      	ldr	r3, [r7, #4]
 8020622:	2b00      	cmp	r3, #0
 8020624:	da08      	bge.n	8020638 <ee_number+0x70>
    {
      sign = '-';
 8020626:	232d      	movs	r3, #45	; 0x2d
 8020628:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 802062c:	687b      	ldr	r3, [r7, #4]
 802062e:	425b      	negs	r3, r3
 8020630:	607b      	str	r3, [r7, #4]
      size--;
 8020632:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8020634:	3b01      	subs	r3, #1
 8020636:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8020638:	2300      	movs	r3, #0
 802063a:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 802063c:	687b      	ldr	r3, [r7, #4]
 802063e:	2b00      	cmp	r3, #0
 8020640:	d11e      	bne.n	8020680 <ee_number+0xb8>
    tmp[i++] = '0';
 8020642:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020644:	1c5a      	adds	r2, r3, #1
 8020646:	657a      	str	r2, [r7, #84]	; 0x54
 8020648:	3360      	adds	r3, #96	; 0x60
 802064a:	443b      	add	r3, r7
 802064c:	2230      	movs	r2, #48	; 0x30
 802064e:	f803 2c50 	strb.w	r2, [r3, #-80]
 8020652:	e018      	b.n	8020686 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8020654:	687b      	ldr	r3, [r7, #4]
 8020656:	683a      	ldr	r2, [r7, #0]
 8020658:	fbb3 f1f2 	udiv	r1, r3, r2
 802065c:	fb01 f202 	mul.w	r2, r1, r2
 8020660:	1a9b      	subs	r3, r3, r2
 8020662:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8020664:	441a      	add	r2, r3
 8020666:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020668:	1c59      	adds	r1, r3, #1
 802066a:	6579      	str	r1, [r7, #84]	; 0x54
 802066c:	7812      	ldrb	r2, [r2, #0]
 802066e:	3360      	adds	r3, #96	; 0x60
 8020670:	443b      	add	r3, r7
 8020672:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8020676:	687a      	ldr	r2, [r7, #4]
 8020678:	683b      	ldr	r3, [r7, #0]
 802067a:	fbb2 f3f3 	udiv	r3, r2, r3
 802067e:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8020680:	687b      	ldr	r3, [r7, #4]
 8020682:	2b00      	cmp	r3, #0
 8020684:	d1e6      	bne.n	8020654 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 8020686:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8020688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 802068a:	429a      	cmp	r2, r3
 802068c:	dd01      	ble.n	8020692 <ee_number+0xca>
 802068e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020690:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8020692:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8020694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8020696:	1ad3      	subs	r3, r2, r3
 8020698:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 802069a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802069c:	f003 0301 	and.w	r3, r3, #1
 80206a0:	2b00      	cmp	r3, #0
 80206a2:	d112      	bne.n	80206ca <ee_number+0x102>
 80206a4:	e00c      	b.n	80206c0 <ee_number+0xf8>
 80206a6:	68fb      	ldr	r3, [r7, #12]
 80206a8:	1c5a      	adds	r2, r3, #1
 80206aa:	60fa      	str	r2, [r7, #12]
 80206ac:	2220      	movs	r2, #32
 80206ae:	701a      	strb	r2, [r3, #0]
 80206b0:	68bb      	ldr	r3, [r7, #8]
 80206b2:	3b01      	subs	r3, #1
 80206b4:	60bb      	str	r3, [r7, #8]
 80206b6:	68bb      	ldr	r3, [r7, #8]
 80206b8:	2b00      	cmp	r3, #0
 80206ba:	d101      	bne.n	80206c0 <ee_number+0xf8>
 80206bc:	68fb      	ldr	r3, [r7, #12]
 80206be:	e068      	b.n	8020792 <ee_number+0x1ca>
 80206c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80206c2:	1e5a      	subs	r2, r3, #1
 80206c4:	66ba      	str	r2, [r7, #104]	; 0x68
 80206c6:	2b00      	cmp	r3, #0
 80206c8:	dced      	bgt.n	80206a6 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 80206ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80206ce:	2b00      	cmp	r3, #0
 80206d0:	d01b      	beq.n	802070a <ee_number+0x142>
 80206d2:	68fb      	ldr	r3, [r7, #12]
 80206d4:	1c5a      	adds	r2, r3, #1
 80206d6:	60fa      	str	r2, [r7, #12]
 80206d8:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80206dc:	701a      	strb	r2, [r3, #0]
 80206de:	68bb      	ldr	r3, [r7, #8]
 80206e0:	3b01      	subs	r3, #1
 80206e2:	60bb      	str	r3, [r7, #8]
 80206e4:	68bb      	ldr	r3, [r7, #8]
 80206e6:	2b00      	cmp	r3, #0
 80206e8:	d10f      	bne.n	802070a <ee_number+0x142>
 80206ea:	68fb      	ldr	r3, [r7, #12]
 80206ec:	e051      	b.n	8020792 <ee_number+0x1ca>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 80206ee:	68fb      	ldr	r3, [r7, #12]
 80206f0:	1c5a      	adds	r2, r3, #1
 80206f2:	60fa      	str	r2, [r7, #12]
 80206f4:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 80206f8:	701a      	strb	r2, [r3, #0]
 80206fa:	68bb      	ldr	r3, [r7, #8]
 80206fc:	3b01      	subs	r3, #1
 80206fe:	60bb      	str	r3, [r7, #8]
 8020700:	68bb      	ldr	r3, [r7, #8]
 8020702:	2b00      	cmp	r3, #0
 8020704:	d101      	bne.n	802070a <ee_number+0x142>
 8020706:	68fb      	ldr	r3, [r7, #12]
 8020708:	e043      	b.n	8020792 <ee_number+0x1ca>
 802070a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802070c:	1e5a      	subs	r2, r3, #1
 802070e:	66ba      	str	r2, [r7, #104]	; 0x68
 8020710:	2b00      	cmp	r3, #0
 8020712:	dcec      	bgt.n	80206ee <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8020714:	e00c      	b.n	8020730 <ee_number+0x168>
 8020716:	68fb      	ldr	r3, [r7, #12]
 8020718:	1c5a      	adds	r2, r3, #1
 802071a:	60fa      	str	r2, [r7, #12]
 802071c:	2230      	movs	r2, #48	; 0x30
 802071e:	701a      	strb	r2, [r3, #0]
 8020720:	68bb      	ldr	r3, [r7, #8]
 8020722:	3b01      	subs	r3, #1
 8020724:	60bb      	str	r3, [r7, #8]
 8020726:	68bb      	ldr	r3, [r7, #8]
 8020728:	2b00      	cmp	r3, #0
 802072a:	d101      	bne.n	8020730 <ee_number+0x168>
 802072c:	68fb      	ldr	r3, [r7, #12]
 802072e:	e030      	b.n	8020792 <ee_number+0x1ca>
 8020730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8020732:	1e5a      	subs	r2, r3, #1
 8020734:	66fa      	str	r2, [r7, #108]	; 0x6c
 8020736:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8020738:	429a      	cmp	r2, r3
 802073a:	dbec      	blt.n	8020716 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 802073c:	e010      	b.n	8020760 <ee_number+0x198>
 802073e:	68fb      	ldr	r3, [r7, #12]
 8020740:	1c5a      	adds	r2, r3, #1
 8020742:	60fa      	str	r2, [r7, #12]
 8020744:	f107 0110 	add.w	r1, r7, #16
 8020748:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 802074a:	440a      	add	r2, r1
 802074c:	7812      	ldrb	r2, [r2, #0]
 802074e:	701a      	strb	r2, [r3, #0]
 8020750:	68bb      	ldr	r3, [r7, #8]
 8020752:	3b01      	subs	r3, #1
 8020754:	60bb      	str	r3, [r7, #8]
 8020756:	68bb      	ldr	r3, [r7, #8]
 8020758:	2b00      	cmp	r3, #0
 802075a:	d101      	bne.n	8020760 <ee_number+0x198>
 802075c:	68fb      	ldr	r3, [r7, #12]
 802075e:	e018      	b.n	8020792 <ee_number+0x1ca>
 8020760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8020762:	1e5a      	subs	r2, r3, #1
 8020764:	657a      	str	r2, [r7, #84]	; 0x54
 8020766:	2b00      	cmp	r3, #0
 8020768:	dce9      	bgt.n	802073e <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 802076a:	e00c      	b.n	8020786 <ee_number+0x1be>
 802076c:	68fb      	ldr	r3, [r7, #12]
 802076e:	1c5a      	adds	r2, r3, #1
 8020770:	60fa      	str	r2, [r7, #12]
 8020772:	2220      	movs	r2, #32
 8020774:	701a      	strb	r2, [r3, #0]
 8020776:	68bb      	ldr	r3, [r7, #8]
 8020778:	3b01      	subs	r3, #1
 802077a:	60bb      	str	r3, [r7, #8]
 802077c:	68bb      	ldr	r3, [r7, #8]
 802077e:	2b00      	cmp	r3, #0
 8020780:	d101      	bne.n	8020786 <ee_number+0x1be>
 8020782:	68fb      	ldr	r3, [r7, #12]
 8020784:	e005      	b.n	8020792 <ee_number+0x1ca>
 8020786:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8020788:	1e5a      	subs	r2, r3, #1
 802078a:	66ba      	str	r2, [r7, #104]	; 0x68
 802078c:	2b00      	cmp	r3, #0
 802078e:	dced      	bgt.n	802076c <ee_number+0x1a4>

  return str;
 8020790:	68fb      	ldr	r3, [r7, #12]
}
 8020792:	4618      	mov	r0, r3
 8020794:	3764      	adds	r7, #100	; 0x64
 8020796:	46bd      	mov	sp, r7
 8020798:	bc80      	pop	{r7}
 802079a:	4770      	bx	lr
 802079c:	2000011c 	.word	0x2000011c
 80207a0:	20000120 	.word	0x20000120

080207a4 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 80207a4:	b580      	push	{r7, lr}
 80207a6:	b092      	sub	sp, #72	; 0x48
 80207a8:	af04      	add	r7, sp, #16
 80207aa:	60f8      	str	r0, [r7, #12]
 80207ac:	60b9      	str	r1, [r7, #8]
 80207ae:	607a      	str	r2, [r7, #4]
 80207b0:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 80207b2:	68bb      	ldr	r3, [r7, #8]
 80207b4:	2b00      	cmp	r3, #0
 80207b6:	dc01      	bgt.n	80207bc <tiny_vsnprintf_like+0x18>
  {
    return 0;
 80207b8:	2300      	movs	r3, #0
 80207ba:	e13e      	b.n	8020a3a <tiny_vsnprintf_like+0x296>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80207bc:	68fb      	ldr	r3, [r7, #12]
 80207be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80207c0:	e128      	b.n	8020a14 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 80207c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80207c4:	68fb      	ldr	r3, [r7, #12]
 80207c6:	1ad2      	subs	r2, r2, r3
 80207c8:	68bb      	ldr	r3, [r7, #8]
 80207ca:	3b01      	subs	r3, #1
 80207cc:	429a      	cmp	r2, r3
 80207ce:	f280 812e 	bge.w	8020a2e <tiny_vsnprintf_like+0x28a>
    
    if (*fmt != '%')
 80207d2:	687b      	ldr	r3, [r7, #4]
 80207d4:	781b      	ldrb	r3, [r3, #0]
 80207d6:	2b25      	cmp	r3, #37	; 0x25
 80207d8:	d006      	beq.n	80207e8 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 80207da:	687a      	ldr	r2, [r7, #4]
 80207dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80207de:	1c59      	adds	r1, r3, #1
 80207e0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80207e2:	7812      	ldrb	r2, [r2, #0]
 80207e4:	701a      	strb	r2, [r3, #0]
      continue;
 80207e6:	e112      	b.n	8020a0e <tiny_vsnprintf_like+0x26a>
    }
                  
    // Process flags
    flags = 0;
 80207e8:	2300      	movs	r3, #0
 80207ea:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 80207ec:	687b      	ldr	r3, [r7, #4]
 80207ee:	3301      	adds	r3, #1
 80207f0:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 80207f2:	687b      	ldr	r3, [r7, #4]
 80207f4:	781b      	ldrb	r3, [r3, #0]
 80207f6:	2b30      	cmp	r3, #48	; 0x30
 80207f8:	d103      	bne.n	8020802 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 80207fa:	6a3b      	ldr	r3, [r7, #32]
 80207fc:	f043 0301 	orr.w	r3, r3, #1
 8020800:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8020802:	f04f 33ff 	mov.w	r3, #4294967295
 8020806:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8020808:	687b      	ldr	r3, [r7, #4]
 802080a:	781b      	ldrb	r3, [r3, #0]
 802080c:	2b2f      	cmp	r3, #47	; 0x2f
 802080e:	d908      	bls.n	8020822 <tiny_vsnprintf_like+0x7e>
 8020810:	687b      	ldr	r3, [r7, #4]
 8020812:	781b      	ldrb	r3, [r3, #0]
 8020814:	2b39      	cmp	r3, #57	; 0x39
 8020816:	d804      	bhi.n	8020822 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8020818:	1d3b      	adds	r3, r7, #4
 802081a:	4618      	mov	r0, r3
 802081c:	f7ff feae 	bl	802057c <ee_skip_atoi>
 8020820:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8020822:	f04f 33ff 	mov.w	r3, #4294967295
 8020826:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8020828:	f04f 33ff 	mov.w	r3, #4294967295
 802082c:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 802082e:	230a      	movs	r3, #10
 8020830:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8020832:	687b      	ldr	r3, [r7, #4]
 8020834:	781b      	ldrb	r3, [r3, #0]
 8020836:	3b58      	subs	r3, #88	; 0x58
 8020838:	2b20      	cmp	r3, #32
 802083a:	f200 8094 	bhi.w	8020966 <tiny_vsnprintf_like+0x1c2>
 802083e:	a201      	add	r2, pc, #4	; (adr r2, 8020844 <tiny_vsnprintf_like+0xa0>)
 8020840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020844:	0802094f 	.word	0x0802094f
 8020848:	08020967 	.word	0x08020967
 802084c:	08020967 	.word	0x08020967
 8020850:	08020967 	.word	0x08020967
 8020854:	08020967 	.word	0x08020967
 8020858:	08020967 	.word	0x08020967
 802085c:	08020967 	.word	0x08020967
 8020860:	08020967 	.word	0x08020967
 8020864:	08020967 	.word	0x08020967
 8020868:	08020967 	.word	0x08020967
 802086c:	08020967 	.word	0x08020967
 8020870:	080208d3 	.word	0x080208d3
 8020874:	0802095d 	.word	0x0802095d
 8020878:	08020967 	.word	0x08020967
 802087c:	08020967 	.word	0x08020967
 8020880:	08020967 	.word	0x08020967
 8020884:	08020967 	.word	0x08020967
 8020888:	0802095d 	.word	0x0802095d
 802088c:	08020967 	.word	0x08020967
 8020890:	08020967 	.word	0x08020967
 8020894:	08020967 	.word	0x08020967
 8020898:	08020967 	.word	0x08020967
 802089c:	08020967 	.word	0x08020967
 80208a0:	08020967 	.word	0x08020967
 80208a4:	08020967 	.word	0x08020967
 80208a8:	08020967 	.word	0x08020967
 80208ac:	08020967 	.word	0x08020967
 80208b0:	080208f3 	.word	0x080208f3
 80208b4:	08020967 	.word	0x08020967
 80208b8:	080209b3 	.word	0x080209b3
 80208bc:	08020967 	.word	0x08020967
 80208c0:	08020967 	.word	0x08020967
 80208c4:	08020957 	.word	0x08020957
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 80208c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80208ca:	1c5a      	adds	r2, r3, #1
 80208cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80208ce:	2220      	movs	r2, #32
 80208d0:	701a      	strb	r2, [r3, #0]
 80208d2:	69fb      	ldr	r3, [r7, #28]
 80208d4:	3b01      	subs	r3, #1
 80208d6:	61fb      	str	r3, [r7, #28]
 80208d8:	69fb      	ldr	r3, [r7, #28]
 80208da:	2b00      	cmp	r3, #0
 80208dc:	dcf4      	bgt.n	80208c8 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 80208de:	683b      	ldr	r3, [r7, #0]
 80208e0:	1d1a      	adds	r2, r3, #4
 80208e2:	603a      	str	r2, [r7, #0]
 80208e4:	6819      	ldr	r1, [r3, #0]
 80208e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80208e8:	1c5a      	adds	r2, r3, #1
 80208ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80208ec:	b2ca      	uxtb	r2, r1
 80208ee:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 80208f0:	e08d      	b.n	8020a0e <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 80208f2:	683b      	ldr	r3, [r7, #0]
 80208f4:	1d1a      	adds	r2, r3, #4
 80208f6:	603a      	str	r2, [r7, #0]
 80208f8:	681b      	ldr	r3, [r3, #0]
 80208fa:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 80208fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80208fe:	2b00      	cmp	r3, #0
 8020900:	d101      	bne.n	8020906 <tiny_vsnprintf_like+0x162>
 8020902:	4b50      	ldr	r3, [pc, #320]	; (8020a44 <tiny_vsnprintf_like+0x2a0>)
 8020904:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8020906:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020908:	f7df fc3a 	bl	8000180 <strlen>
 802090c:	4603      	mov	r3, r0
 802090e:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8020910:	e004      	b.n	802091c <tiny_vsnprintf_like+0x178>
 8020912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020914:	1c5a      	adds	r2, r3, #1
 8020916:	62fa      	str	r2, [r7, #44]	; 0x2c
 8020918:	2220      	movs	r2, #32
 802091a:	701a      	strb	r2, [r3, #0]
 802091c:	69fb      	ldr	r3, [r7, #28]
 802091e:	1e5a      	subs	r2, r3, #1
 8020920:	61fa      	str	r2, [r7, #28]
 8020922:	693a      	ldr	r2, [r7, #16]
 8020924:	429a      	cmp	r2, r3
 8020926:	dbf4      	blt.n	8020912 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8020928:	2300      	movs	r3, #0
 802092a:	62bb      	str	r3, [r7, #40]	; 0x28
 802092c:	e00a      	b.n	8020944 <tiny_vsnprintf_like+0x1a0>
 802092e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8020930:	1c53      	adds	r3, r2, #1
 8020932:	627b      	str	r3, [r7, #36]	; 0x24
 8020934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020936:	1c59      	adds	r1, r3, #1
 8020938:	62f9      	str	r1, [r7, #44]	; 0x2c
 802093a:	7812      	ldrb	r2, [r2, #0]
 802093c:	701a      	strb	r2, [r3, #0]
 802093e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020940:	3301      	adds	r3, #1
 8020942:	62bb      	str	r3, [r7, #40]	; 0x28
 8020944:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8020946:	693b      	ldr	r3, [r7, #16]
 8020948:	429a      	cmp	r2, r3
 802094a:	dbf0      	blt.n	802092e <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 802094c:	e05f      	b.n	8020a0e <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 802094e:	6a3b      	ldr	r3, [r7, #32]
 8020950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020954:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8020956:	2310      	movs	r3, #16
 8020958:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 802095a:	e02b      	b.n	80209b4 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 802095c:	6a3b      	ldr	r3, [r7, #32]
 802095e:	f043 0302 	orr.w	r3, r3, #2
 8020962:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8020964:	e025      	b.n	80209b2 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8020966:	687b      	ldr	r3, [r7, #4]
 8020968:	781b      	ldrb	r3, [r3, #0]
 802096a:	2b25      	cmp	r3, #37	; 0x25
 802096c:	d004      	beq.n	8020978 <tiny_vsnprintf_like+0x1d4>
 802096e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020970:	1c5a      	adds	r2, r3, #1
 8020972:	62fa      	str	r2, [r7, #44]	; 0x2c
 8020974:	2225      	movs	r2, #37	; 0x25
 8020976:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8020978:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802097a:	68fb      	ldr	r3, [r7, #12]
 802097c:	1ad2      	subs	r2, r2, r3
 802097e:	68bb      	ldr	r3, [r7, #8]
 8020980:	3b01      	subs	r3, #1
 8020982:	429a      	cmp	r2, r3
 8020984:	da16      	bge.n	80209b4 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 8020986:	687b      	ldr	r3, [r7, #4]
 8020988:	781b      	ldrb	r3, [r3, #0]
 802098a:	2b00      	cmp	r3, #0
 802098c:	d006      	beq.n	802099c <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 802098e:	687a      	ldr	r2, [r7, #4]
 8020990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020992:	1c59      	adds	r1, r3, #1
 8020994:	62f9      	str	r1, [r7, #44]	; 0x2c
 8020996:	7812      	ldrb	r2, [r2, #0]
 8020998:	701a      	strb	r2, [r3, #0]
 802099a:	e002      	b.n	80209a2 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 802099c:	687b      	ldr	r3, [r7, #4]
 802099e:	3b01      	subs	r3, #1
 80209a0:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 80209a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80209a4:	68fb      	ldr	r3, [r7, #12]
 80209a6:	1ad2      	subs	r2, r2, r3
 80209a8:	68bb      	ldr	r3, [r7, #8]
 80209aa:	3b01      	subs	r3, #1
 80209ac:	429a      	cmp	r2, r3
 80209ae:	db2d      	blt.n	8020a0c <tiny_vsnprintf_like+0x268>
 80209b0:	e000      	b.n	80209b4 <tiny_vsnprintf_like+0x210>
        break;
 80209b2:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 80209b4:	697b      	ldr	r3, [r7, #20]
 80209b6:	2b6c      	cmp	r3, #108	; 0x6c
 80209b8:	d105      	bne.n	80209c6 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 80209ba:	683b      	ldr	r3, [r7, #0]
 80209bc:	1d1a      	adds	r2, r3, #4
 80209be:	603a      	str	r2, [r7, #0]
 80209c0:	681b      	ldr	r3, [r3, #0]
 80209c2:	637b      	str	r3, [r7, #52]	; 0x34
 80209c4:	e00f      	b.n	80209e6 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 80209c6:	6a3b      	ldr	r3, [r7, #32]
 80209c8:	f003 0302 	and.w	r3, r3, #2
 80209cc:	2b00      	cmp	r3, #0
 80209ce:	d005      	beq.n	80209dc <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 80209d0:	683b      	ldr	r3, [r7, #0]
 80209d2:	1d1a      	adds	r2, r3, #4
 80209d4:	603a      	str	r2, [r7, #0]
 80209d6:	681b      	ldr	r3, [r3, #0]
 80209d8:	637b      	str	r3, [r7, #52]	; 0x34
 80209da:	e004      	b.n	80209e6 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 80209dc:	683b      	ldr	r3, [r7, #0]
 80209de:	1d1a      	adds	r2, r3, #4
 80209e0:	603a      	str	r2, [r7, #0]
 80209e2:	681b      	ldr	r3, [r3, #0]
 80209e4:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 80209e6:	68bb      	ldr	r3, [r7, #8]
 80209e8:	1e5a      	subs	r2, r3, #1
 80209ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80209ec:	68fb      	ldr	r3, [r7, #12]
 80209ee:	1acb      	subs	r3, r1, r3
 80209f0:	1ad1      	subs	r1, r2, r3
 80209f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80209f4:	6a3b      	ldr	r3, [r7, #32]
 80209f6:	9302      	str	r3, [sp, #8]
 80209f8:	69bb      	ldr	r3, [r7, #24]
 80209fa:	9301      	str	r3, [sp, #4]
 80209fc:	69fb      	ldr	r3, [r7, #28]
 80209fe:	9300      	str	r3, [sp, #0]
 8020a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020a02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8020a04:	f7ff fde0 	bl	80205c8 <ee_number>
 8020a08:	62f8      	str	r0, [r7, #44]	; 0x2c
 8020a0a:	e000      	b.n	8020a0e <tiny_vsnprintf_like+0x26a>
        continue;
 8020a0c:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8020a0e:	687b      	ldr	r3, [r7, #4]
 8020a10:	3301      	adds	r3, #1
 8020a12:	607b      	str	r3, [r7, #4]
 8020a14:	687b      	ldr	r3, [r7, #4]
 8020a16:	781b      	ldrb	r3, [r3, #0]
 8020a18:	2b00      	cmp	r3, #0
 8020a1a:	f47f aed2 	bne.w	80207c2 <tiny_vsnprintf_like+0x1e>
 8020a1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020a20:	68fb      	ldr	r3, [r7, #12]
 8020a22:	1ad2      	subs	r2, r2, r3
 8020a24:	68bb      	ldr	r3, [r7, #8]
 8020a26:	3b01      	subs	r3, #1
 8020a28:	429a      	cmp	r2, r3
 8020a2a:	f6bf aeca 	bge.w	80207c2 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 8020a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a30:	2200      	movs	r2, #0
 8020a32:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8020a34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020a36:	68fb      	ldr	r3, [r7, #12]
 8020a38:	1ad3      	subs	r3, r2, r3
}
 8020a3a:	4618      	mov	r0, r3
 8020a3c:	3738      	adds	r7, #56	; 0x38
 8020a3e:	46bd      	mov	sp, r7
 8020a40:	bd80      	pop	{r7, pc}
 8020a42:	bf00      	nop
 8020a44:	08022a80 	.word	0x08022a80

08020a48 <memset>:
 8020a48:	4402      	add	r2, r0
 8020a4a:	4603      	mov	r3, r0
 8020a4c:	4293      	cmp	r3, r2
 8020a4e:	d100      	bne.n	8020a52 <memset+0xa>
 8020a50:	4770      	bx	lr
 8020a52:	f803 1b01 	strb.w	r1, [r3], #1
 8020a56:	e7f9      	b.n	8020a4c <memset+0x4>

08020a58 <strncmp>:
 8020a58:	b510      	push	{r4, lr}
 8020a5a:	b16a      	cbz	r2, 8020a78 <strncmp+0x20>
 8020a5c:	3901      	subs	r1, #1
 8020a5e:	1884      	adds	r4, r0, r2
 8020a60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020a64:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020a68:	429a      	cmp	r2, r3
 8020a6a:	d103      	bne.n	8020a74 <strncmp+0x1c>
 8020a6c:	42a0      	cmp	r0, r4
 8020a6e:	d001      	beq.n	8020a74 <strncmp+0x1c>
 8020a70:	2a00      	cmp	r2, #0
 8020a72:	d1f5      	bne.n	8020a60 <strncmp+0x8>
 8020a74:	1ad0      	subs	r0, r2, r3
 8020a76:	bd10      	pop	{r4, pc}
 8020a78:	4610      	mov	r0, r2
 8020a7a:	e7fc      	b.n	8020a76 <strncmp+0x1e>

08020a7c <__libc_init_array>:
 8020a7c:	b570      	push	{r4, r5, r6, lr}
 8020a7e:	4d0d      	ldr	r5, [pc, #52]	; (8020ab4 <__libc_init_array+0x38>)
 8020a80:	4c0d      	ldr	r4, [pc, #52]	; (8020ab8 <__libc_init_array+0x3c>)
 8020a82:	1b64      	subs	r4, r4, r5
 8020a84:	10a4      	asrs	r4, r4, #2
 8020a86:	2600      	movs	r6, #0
 8020a88:	42a6      	cmp	r6, r4
 8020a8a:	d109      	bne.n	8020aa0 <__libc_init_array+0x24>
 8020a8c:	4d0b      	ldr	r5, [pc, #44]	; (8020abc <__libc_init_array+0x40>)
 8020a8e:	4c0c      	ldr	r4, [pc, #48]	; (8020ac0 <__libc_init_array+0x44>)
 8020a90:	f000 f89a 	bl	8020bc8 <_init>
 8020a94:	1b64      	subs	r4, r4, r5
 8020a96:	10a4      	asrs	r4, r4, #2
 8020a98:	2600      	movs	r6, #0
 8020a9a:	42a6      	cmp	r6, r4
 8020a9c:	d105      	bne.n	8020aaa <__libc_init_array+0x2e>
 8020a9e:	bd70      	pop	{r4, r5, r6, pc}
 8020aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8020aa4:	4798      	blx	r3
 8020aa6:	3601      	adds	r6, #1
 8020aa8:	e7ee      	b.n	8020a88 <__libc_init_array+0xc>
 8020aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8020aae:	4798      	blx	r3
 8020ab0:	3601      	adds	r6, #1
 8020ab2:	e7f2      	b.n	8020a9a <__libc_init_array+0x1e>
 8020ab4:	08023460 	.word	0x08023460
 8020ab8:	08023460 	.word	0x08023460
 8020abc:	08023460 	.word	0x08023460
 8020ac0:	08023464 	.word	0x08023464
 8020ac4:	00000000 	.word	0x00000000

08020ac8 <floor>:
 8020ac8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8020acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020ad0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8020ad4:	2e13      	cmp	r6, #19
 8020ad6:	460b      	mov	r3, r1
 8020ad8:	4607      	mov	r7, r0
 8020ada:	460c      	mov	r4, r1
 8020adc:	4605      	mov	r5, r0
 8020ade:	dc32      	bgt.n	8020b46 <floor+0x7e>
 8020ae0:	2e00      	cmp	r6, #0
 8020ae2:	da14      	bge.n	8020b0e <floor+0x46>
 8020ae4:	a334      	add	r3, pc, #208	; (adr r3, 8020bb8 <floor+0xf0>)
 8020ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020aea:	f7df fb57 	bl	800019c <__adddf3>
 8020aee:	2200      	movs	r2, #0
 8020af0:	2300      	movs	r3, #0
 8020af2:	f7df fd87 	bl	8000604 <__aeabi_dcmpgt>
 8020af6:	b138      	cbz	r0, 8020b08 <floor+0x40>
 8020af8:	2c00      	cmp	r4, #0
 8020afa:	da56      	bge.n	8020baa <floor+0xe2>
 8020afc:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8020b00:	4325      	orrs	r5, r4
 8020b02:	d055      	beq.n	8020bb0 <floor+0xe8>
 8020b04:	4c2e      	ldr	r4, [pc, #184]	; (8020bc0 <floor+0xf8>)
 8020b06:	2500      	movs	r5, #0
 8020b08:	4623      	mov	r3, r4
 8020b0a:	462f      	mov	r7, r5
 8020b0c:	e025      	b.n	8020b5a <floor+0x92>
 8020b0e:	4a2d      	ldr	r2, [pc, #180]	; (8020bc4 <floor+0xfc>)
 8020b10:	fa42 f806 	asr.w	r8, r2, r6
 8020b14:	ea01 0208 	and.w	r2, r1, r8
 8020b18:	4302      	orrs	r2, r0
 8020b1a:	d01e      	beq.n	8020b5a <floor+0x92>
 8020b1c:	a326      	add	r3, pc, #152	; (adr r3, 8020bb8 <floor+0xf0>)
 8020b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b22:	f7df fb3b 	bl	800019c <__adddf3>
 8020b26:	2200      	movs	r2, #0
 8020b28:	2300      	movs	r3, #0
 8020b2a:	f7df fd6b 	bl	8000604 <__aeabi_dcmpgt>
 8020b2e:	2800      	cmp	r0, #0
 8020b30:	d0ea      	beq.n	8020b08 <floor+0x40>
 8020b32:	2c00      	cmp	r4, #0
 8020b34:	bfbe      	ittt	lt
 8020b36:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8020b3a:	4133      	asrlt	r3, r6
 8020b3c:	18e4      	addlt	r4, r4, r3
 8020b3e:	ea24 0408 	bic.w	r4, r4, r8
 8020b42:	2500      	movs	r5, #0
 8020b44:	e7e0      	b.n	8020b08 <floor+0x40>
 8020b46:	2e33      	cmp	r6, #51	; 0x33
 8020b48:	dd0b      	ble.n	8020b62 <floor+0x9a>
 8020b4a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8020b4e:	d104      	bne.n	8020b5a <floor+0x92>
 8020b50:	4602      	mov	r2, r0
 8020b52:	f7df fb23 	bl	800019c <__adddf3>
 8020b56:	4607      	mov	r7, r0
 8020b58:	460b      	mov	r3, r1
 8020b5a:	4638      	mov	r0, r7
 8020b5c:	4619      	mov	r1, r3
 8020b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020b62:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8020b66:	f04f 38ff 	mov.w	r8, #4294967295
 8020b6a:	fa28 f802 	lsr.w	r8, r8, r2
 8020b6e:	ea10 0f08 	tst.w	r0, r8
 8020b72:	d0f2      	beq.n	8020b5a <floor+0x92>
 8020b74:	a310      	add	r3, pc, #64	; (adr r3, 8020bb8 <floor+0xf0>)
 8020b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b7a:	f7df fb0f 	bl	800019c <__adddf3>
 8020b7e:	2200      	movs	r2, #0
 8020b80:	2300      	movs	r3, #0
 8020b82:	f7df fd3f 	bl	8000604 <__aeabi_dcmpgt>
 8020b86:	2800      	cmp	r0, #0
 8020b88:	d0be      	beq.n	8020b08 <floor+0x40>
 8020b8a:	2c00      	cmp	r4, #0
 8020b8c:	da0a      	bge.n	8020ba4 <floor+0xdc>
 8020b8e:	2e14      	cmp	r6, #20
 8020b90:	d101      	bne.n	8020b96 <floor+0xce>
 8020b92:	3401      	adds	r4, #1
 8020b94:	e006      	b.n	8020ba4 <floor+0xdc>
 8020b96:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8020b9a:	2301      	movs	r3, #1
 8020b9c:	40b3      	lsls	r3, r6
 8020b9e:	441d      	add	r5, r3
 8020ba0:	42af      	cmp	r7, r5
 8020ba2:	d8f6      	bhi.n	8020b92 <floor+0xca>
 8020ba4:	ea25 0508 	bic.w	r5, r5, r8
 8020ba8:	e7ae      	b.n	8020b08 <floor+0x40>
 8020baa:	2500      	movs	r5, #0
 8020bac:	462c      	mov	r4, r5
 8020bae:	e7ab      	b.n	8020b08 <floor+0x40>
 8020bb0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8020bb4:	e7a8      	b.n	8020b08 <floor+0x40>
 8020bb6:	bf00      	nop
 8020bb8:	8800759c 	.word	0x8800759c
 8020bbc:	7e37e43c 	.word	0x7e37e43c
 8020bc0:	bff00000 	.word	0xbff00000
 8020bc4:	000fffff 	.word	0x000fffff

08020bc8 <_init>:
 8020bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020bca:	bf00      	nop
 8020bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020bce:	bc08      	pop	{r3}
 8020bd0:	469e      	mov	lr, r3
 8020bd2:	4770      	bx	lr

08020bd4 <_fini>:
 8020bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020bd6:	bf00      	nop
 8020bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020bda:	bc08      	pop	{r3}
 8020bdc:	469e      	mov	lr, r3
 8020bde:	4770      	bx	lr
