|project
clk => clk.IN1
rst_n => ~NO_FANOUT~
tx << u1:t.port3
in[0] => Equal0.IN31
in[0] => Equal1.IN31
in[0] => Equal2.IN31
in[0] => Equal3.IN31
in[0] => Equal4.IN31
in[0] => Equal5.IN31
in[0] => Equal6.IN31
in[0] => Equal7.IN31
in[0] => Equal8.IN31
in[0] => Equal9.IN31
in[0] => Equal10.IN31
in[0] => Equal11.IN31
in[0] => Equal12.IN31
in[0] => Equal13.IN31
in[0] => Equal14.IN31
in[0] => Equal15.IN31
in[1] => Equal0.IN30
in[1] => Equal1.IN30
in[1] => Equal2.IN30
in[1] => Equal3.IN30
in[1] => Equal4.IN30
in[1] => Equal5.IN30
in[1] => Equal6.IN30
in[1] => Equal7.IN30
in[1] => Equal8.IN30
in[1] => Equal9.IN30
in[1] => Equal10.IN30
in[1] => Equal11.IN30
in[1] => Equal12.IN30
in[1] => Equal13.IN30
in[1] => Equal14.IN30
in[1] => Equal15.IN30
in[2] => Equal0.IN29
in[2] => Equal1.IN29
in[2] => Equal2.IN29
in[2] => Equal3.IN29
in[2] => Equal4.IN29
in[2] => Equal5.IN29
in[2] => Equal6.IN29
in[2] => Equal7.IN29
in[2] => Equal8.IN29
in[2] => Equal9.IN29
in[2] => Equal10.IN29
in[2] => Equal11.IN29
in[2] => Equal12.IN29
in[2] => Equal13.IN29
in[2] => Equal14.IN29
in[2] => Equal15.IN29
in[3] => Equal0.IN28
in[3] => Equal1.IN28
in[3] => Equal2.IN28
in[3] => Equal3.IN28
in[3] => Equal4.IN28
in[3] => Equal5.IN28
in[3] => Equal6.IN28
in[3] => Equal7.IN28
in[3] => Equal8.IN28
in[3] => Equal9.IN28
in[3] => Equal10.IN28
in[3] => Equal11.IN28
in[3] => Equal12.IN28
in[3] => Equal13.IN28
in[3] => Equal14.IN28
in[3] => Equal15.IN28
in[4] => Equal0.IN27
in[4] => Equal1.IN27
in[4] => Equal2.IN27
in[4] => Equal3.IN27
in[4] => Equal4.IN27
in[4] => Equal5.IN27
in[4] => Equal6.IN27
in[4] => Equal7.IN27
in[4] => Equal8.IN27
in[4] => Equal9.IN27
in[4] => Equal10.IN27
in[4] => Equal11.IN27
in[4] => Equal12.IN27
in[4] => Equal13.IN27
in[4] => Equal14.IN27
in[4] => Equal15.IN27
in[5] => Equal0.IN26
in[5] => Equal1.IN26
in[5] => Equal2.IN26
in[5] => Equal3.IN26
in[5] => Equal4.IN26
in[5] => Equal5.IN26
in[5] => Equal6.IN26
in[5] => Equal7.IN26
in[5] => Equal8.IN26
in[5] => Equal9.IN26
in[5] => Equal10.IN26
in[5] => Equal11.IN26
in[5] => Equal12.IN26
in[5] => Equal13.IN26
in[5] => Equal14.IN26
in[5] => Equal15.IN26
in[6] => Equal0.IN25
in[6] => Equal1.IN25
in[6] => Equal2.IN25
in[6] => Equal3.IN25
in[6] => Equal4.IN25
in[6] => Equal5.IN25
in[6] => Equal6.IN25
in[6] => Equal7.IN25
in[6] => Equal8.IN25
in[6] => Equal9.IN25
in[6] => Equal10.IN25
in[6] => Equal11.IN25
in[6] => Equal12.IN25
in[6] => Equal13.IN25
in[6] => Equal14.IN25
in[6] => Equal15.IN25
in[7] => Equal0.IN24
in[7] => Equal1.IN24
in[7] => Equal2.IN24
in[7] => Equal3.IN24
in[7] => Equal4.IN24
in[7] => Equal5.IN24
in[7] => Equal6.IN24
in[7] => Equal7.IN24
in[7] => Equal8.IN24
in[7] => Equal9.IN24
in[7] => Equal10.IN24
in[7] => Equal11.IN24
in[7] => Equal12.IN24
in[7] => Equal13.IN24
in[7] => Equal14.IN24
in[7] => Equal15.IN24
in[8] => Equal0.IN23
in[8] => Equal1.IN23
in[8] => Equal2.IN23
in[8] => Equal3.IN23
in[8] => Equal4.IN23
in[8] => Equal5.IN23
in[8] => Equal6.IN23
in[8] => Equal7.IN23
in[8] => Equal8.IN23
in[8] => Equal9.IN23
in[8] => Equal10.IN23
in[8] => Equal11.IN23
in[8] => Equal12.IN23
in[8] => Equal13.IN23
in[8] => Equal14.IN23
in[8] => Equal15.IN23
in[9] => Equal0.IN22
in[9] => Equal1.IN22
in[9] => Equal2.IN22
in[9] => Equal3.IN22
in[9] => Equal4.IN22
in[9] => Equal5.IN22
in[9] => Equal6.IN22
in[9] => Equal7.IN22
in[9] => Equal8.IN22
in[9] => Equal9.IN22
in[9] => Equal10.IN22
in[9] => Equal11.IN22
in[9] => Equal12.IN22
in[9] => Equal13.IN22
in[9] => Equal14.IN22
in[9] => Equal15.IN22
in[10] => Equal0.IN21
in[10] => Equal1.IN21
in[10] => Equal2.IN21
in[10] => Equal3.IN21
in[10] => Equal4.IN21
in[10] => Equal5.IN21
in[10] => Equal6.IN21
in[10] => Equal7.IN21
in[10] => Equal8.IN21
in[10] => Equal9.IN21
in[10] => Equal10.IN21
in[10] => Equal11.IN21
in[10] => Equal12.IN21
in[10] => Equal13.IN21
in[10] => Equal14.IN21
in[10] => Equal15.IN21
in[11] => Equal0.IN20
in[11] => Equal1.IN20
in[11] => Equal2.IN20
in[11] => Equal3.IN20
in[11] => Equal4.IN20
in[11] => Equal5.IN20
in[11] => Equal6.IN20
in[11] => Equal7.IN20
in[11] => Equal8.IN20
in[11] => Equal9.IN20
in[11] => Equal10.IN20
in[11] => Equal11.IN20
in[11] => Equal12.IN20
in[11] => Equal13.IN20
in[11] => Equal14.IN20
in[11] => Equal15.IN20
in[12] => Equal0.IN19
in[12] => Equal1.IN19
in[12] => Equal2.IN19
in[12] => Equal3.IN19
in[12] => Equal4.IN19
in[12] => Equal5.IN19
in[12] => Equal6.IN19
in[12] => Equal7.IN19
in[12] => Equal8.IN19
in[12] => Equal9.IN19
in[12] => Equal10.IN19
in[12] => Equal11.IN19
in[12] => Equal12.IN19
in[12] => Equal13.IN19
in[12] => Equal14.IN19
in[12] => Equal15.IN19
in[13] => Equal0.IN18
in[13] => Equal1.IN18
in[13] => Equal2.IN18
in[13] => Equal3.IN18
in[13] => Equal4.IN18
in[13] => Equal5.IN18
in[13] => Equal6.IN18
in[13] => Equal7.IN18
in[13] => Equal8.IN18
in[13] => Equal9.IN18
in[13] => Equal10.IN18
in[13] => Equal11.IN18
in[13] => Equal12.IN18
in[13] => Equal13.IN18
in[13] => Equal14.IN18
in[13] => Equal15.IN18
in[14] => Equal0.IN17
in[14] => Equal1.IN17
in[14] => Equal2.IN17
in[14] => Equal3.IN17
in[14] => Equal4.IN17
in[14] => Equal5.IN17
in[14] => Equal6.IN17
in[14] => Equal7.IN17
in[14] => Equal8.IN17
in[14] => Equal9.IN17
in[14] => Equal10.IN17
in[14] => Equal11.IN17
in[14] => Equal12.IN17
in[14] => Equal13.IN17
in[14] => Equal14.IN17
in[14] => Equal15.IN17
in[15] => Equal0.IN16
in[15] => Equal1.IN16
in[15] => Equal2.IN16
in[15] => Equal3.IN16
in[15] => Equal4.IN16
in[15] => Equal5.IN16
in[15] => Equal6.IN16
in[15] => Equal7.IN16
in[15] => Equal8.IN16
in[15] => Equal9.IN16
in[15] => Equal10.IN16
in[15] => Equal11.IN16
in[15] => Equal12.IN16
in[15] => Equal13.IN16
in[15] => Equal14.IN16
in[15] => Equal15.IN16
out[0] << WideOr15.DB_MAX_OUTPUT_PORT_TYPE
out[1] << WideOr14.DB_MAX_OUTPUT_PORT_TYPE
out[2] << WideOr13.DB_MAX_OUTPUT_PORT_TYPE
out[3] << WideOr12.DB_MAX_OUTPUT_PORT_TYPE
out[4] << WideOr11.DB_MAX_OUTPUT_PORT_TYPE
out[5] << WideOr10.DB_MAX_OUTPUT_PORT_TYPE
out[6] << WideOr9.DB_MAX_OUTPUT_PORT_TYPE
out[7] << WideOr8.DB_MAX_OUTPUT_PORT_TYPE
out[8] << WideOr7.DB_MAX_OUTPUT_PORT_TYPE
out[9] << WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[10] << WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[11] << WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[12] << WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[13] << WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[14] << WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[15] << WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|u1:t
clk => rightShiftReg[0].CLK
clk => rightShiftReg[1].CLK
clk => rightShiftReg[2].CLK
clk => rightShiftReg[3].CLK
clk => rightShiftReg[4].CLK
clk => rightShiftReg[5].CLK
clk => rightShiftReg[6].CLK
clk => rightShiftReg[7].CLK
clk => rightShiftReg[8].CLK
clk => rightShiftReg[9].CLK
clk => bitCounter[0].CLK
clk => bitCounter[1].CLK
clk => bitCounter[2].CLK
clk => bitCounter[3].CLK
clk => bitCounter[4].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => state.CLK
reset => state.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => bitCounter.OUTPUTSELECT
reset => bitCounter.OUTPUTSELECT
reset => bitCounter.OUTPUTSELECT
reset => bitCounter.OUTPUTSELECT
reset => bitCounter.OUTPUTSELECT
reset => rightShiftReg[0].ENA
reset => rightShiftReg[1].ENA
reset => rightShiftReg[2].ENA
reset => rightShiftReg[3].ENA
reset => rightShiftReg[4].ENA
reset => rightShiftReg[5].ENA
reset => rightShiftReg[6].ENA
reset => rightShiftReg[7].ENA
reset => rightShiftReg[8].ENA
reset => rightShiftReg[9].ENA
data[0] => rightShiftReg.DATAB
data[0] => Equal0.IN7
data[0] => d[0].DATAIN
data[1] => rightShiftReg.DATAB
data[1] => Equal0.IN6
data[1] => d[1].DATAIN
data[2] => rightShiftReg.DATAB
data[2] => Equal0.IN5
data[2] => d[2].DATAIN
data[3] => rightShiftReg.DATAB
data[3] => Equal0.IN4
data[3] => d[3].DATAIN
data[4] => rightShiftReg.DATAB
data[4] => Equal0.IN3
data[4] => d[4].DATAIN
data[5] => rightShiftReg.DATAB
data[5] => Equal0.IN2
data[5] => d[5].DATAIN
data[6] => rightShiftReg.DATAB
data[6] => Equal0.IN1
data[6] => d[6].DATAIN
data[7] => rightShiftReg.DATAB
data[7] => Equal0.IN0
data[7] => d[7].DATAIN
TxD <= TxD.DB_MAX_OUTPUT_PORT_TYPE


