#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb  1 14:57:23 2021
# Process ID: 16688
# Current directory: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27168 C:\Users\Jianning\Desktop\EE2026\Week 4\lab_2_graded\lab_2_graded.xpr
# Log file: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/vivado.log
# Journal file: C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.xpr}
update_compile_order -fileset sources_1
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new
file mkdir {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_two_complement.v} w ]
add_files -fileset sim_1 {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_two_complement.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top two_complement [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source eight_bit_subtractor.tcl
close_sim
launch_simulation
source eight_bit_subtractor.tcl
close_sim
launch_simulation
source eight_bit_subtractor.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_two_complement [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_two_complement.tcl
close_sim
launch_simulation
source test_two_complement.tcl
close_sim
launch_simulation
source test_two_complement.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top eight_bit_subtractor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v} w ]
add_files -fileset sim_1 {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_subtractor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_subtractor.tcl
update_compile_order -fileset sources_1
close_sim
current_sim simulation_6
launch_simulation
source test_subtractor.tcl
close_sim
launch_simulation
source test_subtractor.tcl
close_sim
launch_simulation
source test_subtractor.tcl
close_sim
launch_simulation
source test_subtractor.tcl
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
current_sim simulation_6
launch_simulation
launch_simulation
source test_subtractor.tcl
close_sim
launch_simulation
source test_subtractor.tcl
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new
file mkdir C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1
file mkdir {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/constrs_1/new/my_basys3_constraints.xdc}}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v} w ]
add_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v} w ]
add_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/seven_segment.v}}
update_compile_order -fileset sources_1
close_sim
current_sim simulation_6
launch_simulation
source test_subtractor.tcl
update_compile_order -fileset sources_1
close_sim
current_sim simulation_6
launch_simulation
source test_subtractor.tcl
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/eight_bit_subtractor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/eight_bit_subtractor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v} w ]
add_files {{C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/main.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top main [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top eight_bit_subtractor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
close_sim
launch_simulation
source test_subtractor.tcl
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.runs/impl_1/eight_bit_subtractor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
current_sim simulation_6
close_sim
close_sim
