

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Mon Jan  6 15:37:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    168|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   6252|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    203|
|Register         |        -|      -|     510|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     510|   6623|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +-------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U1  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U2  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U3  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U4  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U5  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U6  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    +-------------------------+----------------------+---------+-------+---+------+
    |Total                    |                      |        0|      0|  0|  6252|
    +-------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_17_fu_154_p2                       |     +    |      0|  0|  39|          32|           1|
    |i_1_fu_134_p2                        |     +    |      0|  0|  39|          32|           1|
    |ap_block_state11_pp0_stage0_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp1_stage0_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_pp1_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_149_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_129_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |in_stream_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_s_fu_107_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 168|         178|          84|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         16|    1|         16|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |i1_reg_75                      |   9|          2|   32|         64|
    |i_reg_86                       |   9|          2|   32|         64|
    |in_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream_V_data_V_0_data_out  |   9|          2|   32|         64|
    |in_stream_V_data_V_0_state     |  15|          3|    2|          6|
    |in_stream_V_last_0_state       |  15|          3|    2|          6|
    |out_stream_V_V_blk_n           |   9|          2|    1|          2|
    |out_stream_V_V_din             |  15|          3|   32|         96|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 203|         45|  139|        330|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |IFM_bound_reg_221               |  32|   0|   32|          0|
    |IFM_size_0_reg_192              |  32|   0|   32|          0|
    |IFM_size_1_reg_216              |  32|   0|   32|          0|
    |KER_bound_reg_202               |  32|   0|   32|          0|
    |KER_size_0_reg_187              |  32|   0|   32|          0|
    |KER_size_1_reg_197              |  32|   0|   32|          0|
    |ap_CS_fsm                       |  15|   0|   15|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |exitcond1_reg_226               |   1|   0|    1|          0|
    |exitcond_reg_207                |   1|   0|    1|          0|
    |i1_reg_75                       |  32|   0|   32|          0|
    |i_reg_86                        |  32|   0|   32|          0|
    |in_stream_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |in_stream_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |in_stream_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_last_0_state        |   2|   0|    2|          0|
    |reg_102                         |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_data_V_2_reg_164            |  32|   0|   32|          0|
    |tmp_data_V_3_reg_170            |  32|   0|   32|          0|
    |tmp_data_V_4_reg_176            |  32|   0|   32|          0|
    |tmp_data_V_5_reg_182            |  32|   0|   32|          0|
    |tmp_s_reg_160                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 510|   0|  510|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_out              | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_write            | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|in_stream_TDATA        |  in |   32|    axis    | in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last  |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last  |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last  |    pointer   |
|out_stream_V_V_din     | out |   32|   ap_fifo  |   out_stream_V_V   |    pointer   |
|out_stream_V_V_full_n  |  in |    1|   ap_fifo  |   out_stream_V_V   |    pointer   |
|out_stream_V_V_write   | out |    1|   ap_fifo  |   out_stream_V_V   |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	14  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond)
	12  / (!exitcond)
12 --> 
	11  / true
13 --> 
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	13  / (exitcond1)
	17  / (!exitcond1)
17 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:9]   --->   Operation 18 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [./../hw_library/axi_dma_slave.h:9]   --->   Operation 19 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V)" [./../hw_library/axi_dma_slave.h:11]   --->   Operation 20 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_data_V, 0" [./../hw_library/axi_dma_slave.h:41]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_158 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:13]   --->   Operation 22 'read' 'empty_158' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i1 } %empty_158, 0" [./../hw_library/axi_dma_slave.h:13]   --->   Operation 23 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_1)" [./../hw_library/axi_dma_slave.h:15]   --->   Operation 24 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_159 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:17]   --->   Operation 25 'read' 'empty_159' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i1 } %empty_159, 0" [./../hw_library/axi_dma_slave.h:17]   --->   Operation 26 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_2)" [./../hw_library/axi_dma_slave.h:19]   --->   Operation 27 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_160 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:21]   --->   Operation 28 'read' 'empty_160' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i32, i1 } %empty_160, 0" [./../hw_library/axi_dma_slave.h:21]   --->   Operation 29 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_3)" [./../hw_library/axi_dma_slave.h:23]   --->   Operation 30 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_161 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:25]   --->   Operation 31 'read' 'empty_161' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i32, i1 } %empty_161, 0" [./../hw_library/axi_dma_slave.h:25]   --->   Operation 32 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_4)" [./../hw_library/axi_dma_slave.h:27]   --->   Operation 33 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_162 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:29]   --->   Operation 34 'read' 'empty_162' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i32, i1 } %empty_162, 0" [./../hw_library/axi_dma_slave.h:29]   --->   Operation 35 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_5)" [./../hw_library/axi_dma_slave.h:31]   --->   Operation 36 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_163 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:33]   --->   Operation 37 'read' 'empty_163' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i32, i1 } %empty_163, 0" [./../hw_library/axi_dma_slave.h:33]   --->   Operation 38 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_6)" [./../hw_library/axi_dma_slave.h:35]   --->   Operation 39 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str138, [1 x i8]* @p_str139)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i1* %in_stream_V_last, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%empty_164 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:37]   --->   Operation 42 'read' 'empty_164' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i32, i1 } %empty_164, 0" [./../hw_library/axi_dma_slave.h:37]   --->   Operation 43 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_7)" [./../hw_library/axi_dma_slave.h:39]   --->   Operation 44 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %5" [./../hw_library/axi_dma_slave.h:41]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_data_V_5, %tmp_data_V_2" [./../hw_library/axi_dma_slave.h:56]   --->   Operation 46 'mul' 'KER_size_0' <Predicate = (!tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (12.5ns)   --->   "%IFM_size_0 = mul i32 %tmp_data_V_4, %tmp_data_V_3" [./../hw_library/axi_dma_slave.h:42]   --->   Operation 47 'mul' 'IFM_size_0' <Predicate = (tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 48 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_data_V_2, %KER_size_0" [./../hw_library/axi_dma_slave.h:57]   --->   Operation 48 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_slave.h:59]   --->   Operation 49 'specfucore' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [./../hw_library/axi_dma_slave.h:55]   --->   Operation 50 'specregionbegin' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_data_V_3, %KER_size_1" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 51 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_slave.h:60]   --->   Operation 52 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_slave.h:61]   --->   Operation 53 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (1.76ns)   --->   "br label %6" [./../hw_library/axi_dma_slave.h:63]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ 0, %5 ], [ %i_1, %7 ]"   --->   Operation 55 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i1, %KER_bound" [./../hw_library/axi_dma_slave.h:63]   --->   Operation 56 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i1, 1" [./../hw_library/axi_dma_slave.h:63]   --->   Operation 57 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [./../hw_library/axi_dma_slave.h:63]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%empty_168 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:65]   --->   Operation 59 'read' 'empty_168' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i32, i1 } %empty_168, 0" [./../hw_library/axi_dma_slave.h:65]   --->   Operation 60 'extractvalue' 'tmp_data_V_9' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.63>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [./../hw_library/axi_dma_slave.h:63]   --->   Operation 61 'specregionbegin' 'tmp_101' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/axi_dma_slave.h:64]   --->   Operation 62 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_9)" [./../hw_library/axi_dma_slave.h:66]   --->   Operation 63 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_101)" [./../hw_library/axi_dma_slave.h:67]   --->   Operation 64 'specregionend' 'empty_169' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "br label %6" [./../hw_library/axi_dma_slave.h:63]   --->   Operation 65 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_99)" [./../hw_library/axi_dma_slave.h:68]   --->   Operation 66 'specregionend' 'empty_170' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 67 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [./../hw_library/axi_dma_slave.h:54]   --->   Operation 68 'specregionend' 'empty_167' <Predicate = (tmp_s)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "br label %9" [./../hw_library/axi_dma_slave.h:54]   --->   Operation 69 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/axi_dma_slave.h:69]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 12.5>
ST_14 : Operation 71 [1/1] (12.5ns)   --->   "%IFM_size_1 = mul i32 %tmp_data_V_4, %IFM_size_0" [./../hw_library/axi_dma_slave.h:43]   --->   Operation 71 'mul' 'IFM_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %IFM_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_slave.h:45]   --->   Operation 72 'specfucore' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 12.5>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [./../hw_library/axi_dma_slave.h:41]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (12.5ns)   --->   "%IFM_bound = mul i32 %tmp_data_V_1, %IFM_size_1" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 74 'mul' 'IFM_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %IFM_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_slave.h:46]   --->   Operation 75 'specfucore' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %IFM_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_slave.h:47]   --->   Operation 76 'specfucore' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/axi_dma_slave.h:49]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 10> <Delay = 2.55>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %1 ], [ %i_17, %3 ]"   --->   Operation 78 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %i, %IFM_bound" [./../hw_library/axi_dma_slave.h:49]   --->   Operation 79 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (2.55ns)   --->   "%i_17 = add i32 %i, 1" [./../hw_library/axi_dma_slave.h:49]   --->   Operation 80 'add' 'i_17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %3" [./../hw_library/axi_dma_slave.h:49]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%empty_165 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_stream_V_data_V, i1* %in_stream_V_last)" [./../hw_library/axi_dma_slave.h:51]   --->   Operation 82 'read' 'empty_165' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i32, i1 } %empty_165, 0" [./../hw_library/axi_dma_slave.h:51]   --->   Operation 83 'extractvalue' 'tmp_data_V_8' <Predicate = (!exitcond1)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 3.63>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [./../hw_library/axi_dma_slave.h:49]   --->   Operation 84 'specregionbegin' 'tmp_100' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/axi_dma_slave.h:50]   --->   Operation 85 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_data_V_8)" [./../hw_library/axi_dma_slave.h:52]   --->   Operation 86 'write' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_100)" [./../hw_library/axi_dma_slave.h:53]   --->   Operation 87 'specregionend' 'empty_166' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/axi_dma_slave.h:49]   --->   Operation 88 'br' <Predicate = (!exitcond1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (read           ) [ 000000000000000000]
tmp_data_V   (extractvalue   ) [ 000000000000000000]
StgValue_20  (write          ) [ 000000000000000000]
tmp_s        (icmp           ) [ 001111111111111111]
empty_158    (read           ) [ 000000000000000000]
tmp_data_V_1 (extractvalue   ) [ 000111111000001100]
StgValue_24  (write          ) [ 000000000000000000]
empty_159    (read           ) [ 000000000000000000]
tmp_data_V_2 (extractvalue   ) [ 000011111100000000]
StgValue_27  (write          ) [ 000000000000000000]
empty_160    (read           ) [ 000000000000000000]
tmp_data_V_3 (extractvalue   ) [ 000001111110000000]
StgValue_30  (write          ) [ 000000000000000000]
empty_161    (read           ) [ 000000000000000000]
tmp_data_V_4 (extractvalue   ) [ 000000111000001000]
StgValue_33  (write          ) [ 000000000000000000]
empty_162    (read           ) [ 000000000000000000]
tmp_data_V_5 (extractvalue   ) [ 000000011000000000]
StgValue_36  (write          ) [ 000000000000000000]
empty_163    (read           ) [ 000000000000000000]
tmp_data_V_6 (extractvalue   ) [ 000000000000000000]
StgValue_39  (write          ) [ 000000000000000000]
StgValue_40  (specinterface  ) [ 000000000000000000]
StgValue_41  (specinterface  ) [ 000000000000000000]
empty_164    (read           ) [ 000000000000000000]
tmp_data_V_7 (extractvalue   ) [ 000000000000000000]
StgValue_44  (write          ) [ 000000000000000000]
StgValue_45  (br             ) [ 000000000000000000]
KER_size_0   (mul            ) [ 000000000100000000]
IFM_size_0   (mul            ) [ 000000000000001000]
KER_size_1   (mul            ) [ 000000000010000000]
StgValue_49  (specfucore     ) [ 000000000000000000]
tmp_99       (specregionbegin) [ 000000000001110000]
KER_bound    (mul            ) [ 000000000001100000]
StgValue_52  (specfucore     ) [ 000000000000000000]
StgValue_53  (specfucore     ) [ 000000000000000000]
StgValue_54  (br             ) [ 000000000011100000]
i1           (phi            ) [ 000000000001000000]
exitcond     (icmp           ) [ 000000000001100000]
i_1          (add            ) [ 000000000011100000]
StgValue_58  (br             ) [ 000000000000000000]
empty_168    (read           ) [ 000000000000000000]
tmp_data_V_9 (extractvalue   ) [ 000000000001100000]
tmp_101      (specregionbegin) [ 000000000000000000]
StgValue_62  (specpipeline   ) [ 000000000000000000]
StgValue_63  (write          ) [ 000000000000000000]
empty_169    (specregionend  ) [ 000000000000000000]
StgValue_65  (br             ) [ 000000000011100000]
empty_170    (specregionend  ) [ 000000000000000000]
StgValue_67  (br             ) [ 000000000000000000]
empty_167    (specregionend  ) [ 000000000000000000]
StgValue_69  (br             ) [ 000000000000000000]
StgValue_70  (ret            ) [ 000000000000000000]
IFM_size_1   (mul            ) [ 000000000000000100]
StgValue_72  (specfucore     ) [ 000000000000000000]
tmp          (specregionbegin) [ 000000000000010011]
IFM_bound    (mul            ) [ 000000000000000011]
StgValue_75  (specfucore     ) [ 000000000000000000]
StgValue_76  (specfucore     ) [ 000000000000000000]
StgValue_77  (br             ) [ 000000000000000111]
i            (phi            ) [ 000000000000000010]
exitcond1    (icmp           ) [ 000000000000000011]
i_17         (add            ) [ 000000000000000111]
StgValue_81  (br             ) [ 000000000000000000]
empty_165    (read           ) [ 000000000000000000]
tmp_data_V_8 (extractvalue   ) [ 000000000000000011]
tmp_100      (specregionbegin) [ 000000000000000000]
StgValue_85  (specpipeline   ) [ 000000000000000000]
StgValue_86  (write          ) [ 000000000000000000]
empty_166    (specregionend  ) [ 000000000000000000]
StgValue_88  (br             ) [ 000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="33" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_158/2 empty_159/3 empty_160/4 empty_161/5 empty_162/6 empty_163/7 empty_164/8 empty_168/11 empty_165/16 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 StgValue_24/2 StgValue_27/3 StgValue_30/4 StgValue_33/5 StgValue_36/6 StgValue_39/7 StgValue_44/8 StgValue_63/12 StgValue_86/17 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i1_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i1_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/11 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/16 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="33" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_1/2 tmp_data_V_2/3 tmp_data_V_3/4 tmp_data_V_4/5 tmp_data_V_5/6 tmp_data_V_6/7 tmp_data_V_7/8 tmp_data_V_9/11 tmp_data_V_8/16 "/>
</bind>
</comp>

<comp id="102" class="1005" name="reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 tmp_data_V_9 tmp_data_V_8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_s_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="KER_size_0_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2"/>
<pin id="115" dir="0" index="1" bw="32" slack="5"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="IFM_size_0_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="3"/>
<pin id="119" dir="0" index="1" bw="32" slack="4"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_size_0/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="KER_size_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="6"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="KER_bound_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="6"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/10 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exitcond_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="IFM_size_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="4"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_size_1/14 "/>
</bind>
</comp>

<comp id="144" class="1004" name="IFM_bound_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="8"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_bound/15 "/>
</bind>
</comp>

<comp id="149" class="1004" name="exitcond1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/16 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_17_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/16 "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_s_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="7"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_data_V_2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="5"/>
<pin id="166" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_data_V_3_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="4"/>
<pin id="172" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_data_V_4_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="3"/>
<pin id="178" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_data_V_5_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="KER_size_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="192" class="1005" name="IFM_size_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_size_0 "/>
</bind>
</comp>

<comp id="197" class="1005" name="KER_size_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="KER_bound_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="207" class="1005" name="exitcond_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="IFM_size_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_size_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="IFM_bound_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_bound "/>
</bind>
</comp>

<comp id="226" class="1005" name="exitcond1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_17_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="60" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="111"><net_src comp="97" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="133"><net_src comp="79" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="79" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="148"><net_src comp="102" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="90" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="90" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="107" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="97" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="173"><net_src comp="97" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="179"><net_src comp="97" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="185"><net_src comp="97" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="190"><net_src comp="113" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="195"><net_src comp="117" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="200"><net_src comp="121" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="205"><net_src comp="125" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="210"><net_src comp="129" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="134" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="219"><net_src comp="140" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="224"><net_src comp="144" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="229"><net_src comp="149" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="154" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_V_data_V | {}
	Port: in_stream_V_last | {}
	Port: out_stream_V_V | {1 2 3 4 5 6 7 8 12 17 }
 - Input state : 
	Port: AXI_DMA_SLAVE : in_stream_V_data_V | {1 2 3 4 5 6 7 8 11 16 }
	Port: AXI_DMA_SLAVE : in_stream_V_last | {1 2 3 4 5 6 7 8 11 16 }
  - Chain level:
	State 1
		StgValue_20 : 1
		tmp_s : 1
	State 2
		StgValue_24 : 1
	State 3
		StgValue_27 : 1
	State 4
		StgValue_30 : 1
	State 5
		StgValue_33 : 1
	State 6
		StgValue_36 : 1
	State 7
		StgValue_39 : 1
	State 8
		StgValue_44 : 1
	State 9
	State 10
		StgValue_53 : 1
	State 11
		exitcond : 1
		i_1 : 1
		StgValue_58 : 2
	State 12
		empty_169 : 1
	State 13
	State 14
	State 15
		StgValue_76 : 1
	State 16
		exitcond1 : 1
		i_17 : 1
		StgValue_81 : 2
	State 17
		empty_166 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          | KER_size_0_fu_113 |    0    |    0    |   1042  |
|          | IFM_size_0_fu_117 |    0    |    0    |   1042  |
|    mul   | KER_size_1_fu_121 |    0    |    0    |   1042  |
|          |  KER_bound_fu_125 |    0    |    0    |   1042  |
|          | IFM_size_1_fu_140 |    0    |    0    |   1042  |
|          |  IFM_bound_fu_144 |    0    |    0    |   1042  |
|----------|-------------------|---------|---------|---------|
|    add   |     i_1_fu_134    |    0    |    0    |    39   |
|          |    i_17_fu_154    |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_s_fu_107   |    0    |    0    |    18   |
|   icmp   |  exitcond_fu_129  |    0    |    0    |    18   |
|          |  exitcond1_fu_149 |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|   read   |   grp_read_fu_60  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_68  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|extractvalue|     grp_fu_97     |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    0    |    0    |   6384  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  IFM_bound_reg_221 |   32   |
| IFM_size_0_reg_192 |   32   |
| IFM_size_1_reg_216 |   32   |
|  KER_bound_reg_202 |   32   |
| KER_size_0_reg_187 |   32   |
| KER_size_1_reg_197 |   32   |
|  exitcond1_reg_226 |    1   |
|  exitcond_reg_207  |    1   |
|      i1_reg_75     |   32   |
|    i_17_reg_230    |   32   |
|     i_1_reg_211    |   32   |
|      i_reg_86      |   32   |
|       reg_102      |   32   |
|tmp_data_V_2_reg_164|   32   |
|tmp_data_V_3_reg_170|   32   |
|tmp_data_V_4_reg_176|   32   |
|tmp_data_V_5_reg_182|   32   |
|    tmp_s_reg_160   |    1   |
+--------------------+--------+
|        Total       |   483  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  6384  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   483  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   483  |  6393  |
+-----------+--------+--------+--------+--------+
