

================================================================
== Vivado HLS Report for 'do_macc'
================================================================
* Date:           Fri Apr 15 14:50:41 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        squeezenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+----------+
        |                        |              |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module    | min | max | min | max |   Type   |
        +------------------------+--------------+-----+-----+-----+-----+----------+
        |grp_do_macc_macc_fu_25  |do_macc_macc  |   53|   53|    5|    5| function |
        +------------------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     10|    1288|    1865|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     104|
|Register         |        -|      -|      54|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     10|    1342|    1969|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+------+------+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+--------------+---------+-------+------+------+
    |grp_do_macc_macc_fu_25  |do_macc_macc  |        0|     10|  1288|  1865|
    +------------------------+--------------+---------+-------+------+------+
    |Total                   |              |        0|     10|  1288|  1865|
    +------------------------+--------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  96|         55|    1|         55|
    |filt_in_ce0   |   1|          2|    1|          2|
    |filt_in_ce1   |   1|          2|    1|          2|
    |img_in_ce0    |   1|          2|    1|          2|
    |img_in_ce1    |   1|          2|    1|          2|
    |prod_out_ce0  |   1|          2|    1|          2|
    |prod_out_ce1  |   1|          2|    1|          2|
    |prod_out_we0  |   1|          2|    1|          2|
    |prod_out_we1  |   1|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 104|         71|    9|         71|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  54|   0|   54|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  54|   0|   54|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    do_macc   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    do_macc   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    do_macc   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    do_macc   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    do_macc   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    do_macc   | return value |
|img_in_address0    | out |    4|  ap_memory |    img_in    |     array    |
|img_in_ce0         | out |    1|  ap_memory |    img_in    |     array    |
|img_in_q0          |  in |   32|  ap_memory |    img_in    |     array    |
|img_in_address1    | out |    4|  ap_memory |    img_in    |     array    |
|img_in_ce1         | out |    1|  ap_memory |    img_in    |     array    |
|img_in_q1          |  in |   32|  ap_memory |    img_in    |     array    |
|filt_in_address0   | out |    4|  ap_memory |    filt_in   |     array    |
|filt_in_ce0        | out |    1|  ap_memory |    filt_in   |     array    |
|filt_in_q0         |  in |   32|  ap_memory |    filt_in   |     array    |
|filt_in_address1   | out |    4|  ap_memory |    filt_in   |     array    |
|filt_in_ce1        | out |    1|  ap_memory |    filt_in   |     array    |
|filt_in_q1         |  in |   32|  ap_memory |    filt_in   |     array    |
|sum_out            | out |   32|   ap_vld   |    sum_out   |    pointer   |
|sum_out_ap_vld     | out |    1|   ap_vld   |    sum_out   |    pointer   |
|prod_out_address0  | out |    4|  ap_memory |   prod_out   |     array    |
|prod_out_ce0       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_we0       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_d0        | out |   32|  ap_memory |   prod_out   |     array    |
|prod_out_address1  | out |    4|  ap_memory |   prod_out   |     array    |
|prod_out_ce1       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_we1       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_d1        | out |   32|  ap_memory |   prod_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

