Classic Timing Analyzer report for hardware
Thu Apr 26 18:34:01 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.657 ns                         ; reset                            ; controlador:ctrl|state[4]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 36.603 ns                        ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.659 ns                        ; reset                            ; controlador:ctrl|state[3]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 35.54 MHz ( period = 28.135 ns ) ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 35.54 MHz ( period = 28.135 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.927 ns               ;
; N/A                                     ; 35.61 MHz ( period = 28.085 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.814 ns               ;
; N/A                                     ; 35.63 MHz ( period = 28.063 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.803 ns               ;
; N/A                                     ; 35.63 MHz ( period = 28.063 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.803 ns               ;
; N/A                                     ; 35.64 MHz ( period = 28.057 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.847 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.029 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.779 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.029 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.779 ns               ;
; N/A                                     ; 35.70 MHz ( period = 28.010 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.802 ns               ;
; N/A                                     ; 35.75 MHz ( period = 27.973 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.765 ns               ;
; N/A                                     ; 35.77 MHz ( period = 27.960 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.689 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.678 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.678 ns               ;
; N/A                                     ; 35.80 MHz ( period = 27.932 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.722 ns               ;
; N/A                                     ; 35.81 MHz ( period = 27.923 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.652 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.904 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.654 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.904 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.654 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.903 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.676 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.903 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.676 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.903 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.676 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.901 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.641 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.901 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.641 ns               ;
; N/A                                     ; 35.85 MHz ( period = 27.895 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.685 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.660 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.660 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.660 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.660 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.660 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.660 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.867 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.617 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.867 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.617 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.641 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.641 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.641 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.641 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.857 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.649 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.857 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.649 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.857 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.649 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.826 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.585 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.590 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.590 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.590 ns               ;
; N/A                                     ; 35.97 MHz ( period = 27.798 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.589 ns               ;
; N/A                                     ; 35.97 MHz ( period = 27.798 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.589 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.778 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.551 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.778 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.551 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.778 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.551 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.752 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.535 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.752 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.535 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.752 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.535 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.752 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.535 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.752 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.535 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.752 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.535 ns               ;
; N/A                                     ; 36.05 MHz ( period = 27.741 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.514 ns               ;
; N/A                                     ; 36.05 MHz ( period = 27.741 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.514 ns               ;
; N/A                                     ; 36.05 MHz ( period = 27.741 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.514 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.733 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.516 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.733 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.516 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.733 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.516 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.733 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.516 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.732 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.524 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.732 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.524 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.732 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.524 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.498 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.498 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.498 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.498 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.498 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.715 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.498 ns               ;
; N/A                                     ; 36.10 MHz ( period = 27.701 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.460 ns               ;
; N/A                                     ; 36.10 MHz ( period = 27.699 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.465 ns               ;
; N/A                                     ; 36.10 MHz ( period = 27.699 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.465 ns               ;
; N/A                                     ; 36.10 MHz ( period = 27.699 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.465 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.696 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.479 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.696 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.479 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.696 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.479 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.696 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.479 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.695 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.487 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.695 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.487 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.695 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.487 ns               ;
; N/A                                     ; 36.14 MHz ( period = 27.673 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 36.14 MHz ( period = 27.673 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.664 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.423 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.662 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.428 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.662 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.428 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.662 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.428 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.636 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.427 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.636 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.427 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.536 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.317 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.525 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.284 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.525 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.284 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.499 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.280 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.293 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.486 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.204 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.464 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.193 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.464 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.193 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.458 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.237 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.449 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.167 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.437 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.229 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.430 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.169 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.430 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.169 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.428 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.220 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.427 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.156 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.427 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.156 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.421 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.200 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.400 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.159 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.400 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.159 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.393 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.132 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.393 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.132 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.387 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.116 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.378 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.107 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.369 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.168 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.365 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.105 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.365 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.105 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.363 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.122 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.363 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.122 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.359 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.149 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.356 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.096 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.356 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.096 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.140 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.332 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.131 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.331 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.081 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.331 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.081 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.072 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.072 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.066 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.066 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.066 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.050 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.050 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.050 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.050 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.050 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.050 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.267 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.029 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.267 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.029 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.267 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.029 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.263 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.044 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.259 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.031 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.259 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.031 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.259 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.031 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.259 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.031 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.039 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.039 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.039 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.241 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.241 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.241 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.241 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.241 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.241 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.227 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.975 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.225 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.980 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.225 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.980 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.225 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.980 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.222 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.994 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.222 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.994 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.222 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.994 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.222 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.994 ns               ;
; N/A                                     ; 36.74 MHz ( period = 27.221 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.002 ns               ;
; N/A                                     ; 36.74 MHz ( period = 27.221 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.002 ns               ;
; N/A                                     ; 36.74 MHz ( period = 27.221 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.002 ns               ;
; N/A                                     ; 36.75 MHz ( period = 27.213 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.931 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.205 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.978 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.205 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.978 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.205 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.978 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.199 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.979 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.199 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.979 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.969 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.969 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.969 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.191 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.920 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.191 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.920 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.938 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.188 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.943 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.188 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.943 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.188 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.943 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.185 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.964 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.179 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.179 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.179 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.179 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.179 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.179 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.170 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.953 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.170 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.953 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.170 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.953 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.170 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.953 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.170 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.953 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.170 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.953 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.162 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.942 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.162 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.942 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.160 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.943 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.160 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.943 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.160 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.943 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.160 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.943 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.159 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.951 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.159 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.951 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.159 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.951 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.157 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.896 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.157 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.896 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 4.657 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 4.387 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 4.240 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 3.678 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 2.188 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 0.907 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 36.603 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 36.478 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 36.441 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 36.004 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.967 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.905 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.896 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.796 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.731 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.671 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.634 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.602 ns  ; controlador:ctrl|state[5]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.601 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.575 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.528 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.497 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.436 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.398 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.388 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.344 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.203 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 35.197 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.160 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.098 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.089 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.924 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.915 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.795 ns  ; controlador:ctrl|state[5]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.794 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.790 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.768 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.753 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.721 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.690 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.629 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.591 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.581 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.537 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.396 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.316 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.279 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.217 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.209 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.208 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.205 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.080 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.043 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.914 ns  ; controlador:ctrl|state[5]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.913 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.887 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.840 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.809 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.748 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.710 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.700 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.656 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.606 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.569 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.515 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.510 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.507 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.498 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.402 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.385 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.348 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 33.333 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.300 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.270 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.204 ns  ; controlador:ctrl|state[5]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.203 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.177 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.130 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.099 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.038 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.000 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.990 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.954 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.946 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.911 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.874 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.812 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.805 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.803 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.789 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.638 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.521 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.509 ns  ; controlador:ctrl|state[5]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.508 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.493 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.482 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.463 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.435 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.404 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.343 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.336 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.305 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.295 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.266 ns  ; RegDesloc:Deslocamento|temp[6]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.251 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.214 ns  ; Registrador:PCreg|Saida[1]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.147 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.110 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.014 ns  ; Registrador:B|Saida[6]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.982 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.975 ns  ; Registrador:B|Saida[5]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.970 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.811 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.761 ns  ; Registrador:PCreg|Saida[2]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.757 ns  ; Registrador:A|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.708 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.672 ns  ; Registrador:B|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.652 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.634 ns  ; Registrador:A|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.612 ns  ; Registrador:B|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.583 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.582 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.575 ns  ; RegDesloc:Deslocamento|temp[5]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.546 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.529 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.462 ns  ; Registrador:B|Saida[4]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.459 ns  ; RegDesloc:Deslocamento|temp[6]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.407 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.366 ns  ; Registrador:PCreg|Saida[0]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.311 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.275 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.266 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.207 ns  ; Registrador:B|Saida[6]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.202 ns  ; Registrador:A|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.168 ns  ; Registrador:B|Saida[5]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.163 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.150 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.116 ns  ; Registrador:B|Saida[0]           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.113 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.109 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.101 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.072 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.010 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.001 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.954 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.950 ns  ; Registrador:A|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.933 ns  ; Registrador:A|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.907 ns  ; Registrador:PCreg|Saida[4]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.902 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.872 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.865 ns  ; Registrador:B|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.845 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.836 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.827 ns  ; Registrador:A|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.778 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.768 ns  ; RegDesloc:Deslocamento|temp[5]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.740 ns  ; Instr_Reg:inst_reg|Instr15_0[8]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.714 ns  ; Registrador:B|Saida[10]          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.707 ns  ; controlador:ctrl|state[5]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.706 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.680 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.676 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.659 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.655 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.653 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.648 ns  ; Registrador:B|Saida[2]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.639 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.633 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.616 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.602 ns  ; controlador:ctrl|state[3]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.578 ns  ; RegDesloc:Deslocamento|temp[6]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.577 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.568 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.559 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.556 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.541 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.534 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.526 ns  ; Registrador:PCreg|Saida[1]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.504 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.503 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.497 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.493 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.476 ns  ; Registrador:PCreg|Saida[3]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.449 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.403 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.395 ns  ; Registrador:A|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.391 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.374 ns  ; Registrador:B|Saida[8]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.326 ns  ; Registrador:B|Saida[6]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.308 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.287 ns  ; Registrador:B|Saida[5]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.282 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.274 ns  ; controlador:ctrl|state[5]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.273 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.247 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.214 ns  ; RegDesloc:Deslocamento|temp[8]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.207 ns  ; Registrador:B|Saida[1]           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.200 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.179 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.177 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.169 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.142 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.126 ns  ; Registrador:A|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.108 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.100 ns  ; Registrador:PCreg|Saida[4]       ; Alu[30] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.659 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -1.940 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -3.430 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -3.592 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -3.633 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -3.750 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 26 18:34:00 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 35.54 MHz between source register "Instr_Reg:inst_reg|Instr31_26[5]" and destination register "Registrador:PCreg|Saida[30]" (period= 28.135 ns)
    Info: + Longest register to register delay is 27.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y36_N11; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
        Info: 2: + IC(0.887 ns) + CELL(0.178 ns) = 1.065 ns; Loc. = LCCOMB_X44_Y36_N28; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr8~1'
        Info: 3: + IC(0.572 ns) + CELL(0.545 ns) = 2.182 ns; Loc. = LCCOMB_X44_Y36_N26; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr8~2'
        Info: 4: + IC(0.316 ns) + CELL(0.521 ns) = 3.019 ns; Loc. = LCCOMB_X44_Y36_N4; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~8'
        Info: 5: + IC(0.312 ns) + CELL(0.319 ns) = 3.650 ns; Loc. = LCCOMB_X44_Y36_N30; Fanout = 50; COMB Node = 'controlador:ctrl|Selector14~9'
        Info: 6: + IC(0.332 ns) + CELL(0.178 ns) = 4.160 ns; Loc. = LCCOMB_X44_Y36_N16; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 7: + IC(0.305 ns) + CELL(0.322 ns) = 4.787 ns; Loc. = LCCOMB_X44_Y36_N18; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 8: + IC(0.871 ns) + CELL(0.521 ns) = 6.179 ns; Loc. = LCCOMB_X44_Y35_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.297 ns) + CELL(0.178 ns) = 6.654 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 10: + IC(0.302 ns) + CELL(0.178 ns) = 7.134 ns; Loc. = LCCOMB_X44_Y35_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 11: + IC(0.303 ns) + CELL(0.178 ns) = 7.615 ns; Loc. = LCCOMB_X44_Y35_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.296 ns) + CELL(0.322 ns) = 8.233 ns; Loc. = LCCOMB_X44_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 13: + IC(0.301 ns) + CELL(0.178 ns) = 8.712 ns; Loc. = LCCOMB_X44_Y35_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.290 ns) + CELL(0.178 ns) = 9.180 ns; Loc. = LCCOMB_X44_Y35_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 15: + IC(0.304 ns) + CELL(0.178 ns) = 9.662 ns; Loc. = LCCOMB_X44_Y35_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.301 ns) + CELL(0.319 ns) = 10.282 ns; Loc. = LCCOMB_X44_Y35_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 17: + IC(0.301 ns) + CELL(0.178 ns) = 10.761 ns; Loc. = LCCOMB_X44_Y35_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.302 ns) + CELL(0.322 ns) = 11.385 ns; Loc. = LCCOMB_X44_Y35_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 19: + IC(0.302 ns) + CELL(0.178 ns) = 11.865 ns; Loc. = LCCOMB_X44_Y35_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.293 ns) + CELL(0.178 ns) = 12.336 ns; Loc. = LCCOMB_X44_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 21: + IC(1.175 ns) + CELL(0.178 ns) = 13.689 ns; Loc. = LCCOMB_X48_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.298 ns) + CELL(0.178 ns) = 14.165 ns; Loc. = LCCOMB_X48_Y36_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 23: + IC(0.301 ns) + CELL(0.178 ns) = 14.644 ns; Loc. = LCCOMB_X48_Y36_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.295 ns) + CELL(0.178 ns) = 15.117 ns; Loc. = LCCOMB_X48_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 25: + IC(0.304 ns) + CELL(0.178 ns) = 15.599 ns; Loc. = LCCOMB_X48_Y36_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(0.295 ns) + CELL(0.319 ns) = 16.213 ns; Loc. = LCCOMB_X48_Y36_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 27: + IC(0.302 ns) + CELL(0.178 ns) = 16.693 ns; Loc. = LCCOMB_X48_Y36_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.309 ns) + CELL(0.319 ns) = 17.321 ns; Loc. = LCCOMB_X48_Y36_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 29: + IC(0.304 ns) + CELL(0.178 ns) = 17.803 ns; Loc. = LCCOMB_X48_Y36_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.308 ns) + CELL(0.319 ns) = 18.430 ns; Loc. = LCCOMB_X48_Y36_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 31: + IC(0.307 ns) + CELL(0.178 ns) = 18.915 ns; Loc. = LCCOMB_X48_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.295 ns) + CELL(0.178 ns) = 19.388 ns; Loc. = LCCOMB_X48_Y36_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 33: + IC(0.318 ns) + CELL(0.322 ns) = 20.028 ns; Loc. = LCCOMB_X48_Y36_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.294 ns) + CELL(0.178 ns) = 20.500 ns; Loc. = LCCOMB_X48_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 35: + IC(1.116 ns) + CELL(0.178 ns) = 21.794 ns; Loc. = LCCOMB_X49_Y33_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.567 ns) + CELL(0.178 ns) = 22.539 ns; Loc. = LCCOMB_X48_Y33_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 37: + IC(0.313 ns) + CELL(0.178 ns) = 23.030 ns; Loc. = LCCOMB_X48_Y33_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[28]~32'
        Info: 38: + IC(0.923 ns) + CELL(0.178 ns) = 24.131 ns; Loc. = LCCOMB_X47_Y36_N24; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[29]~27'
        Info: 39: + IC(0.922 ns) + CELL(0.451 ns) = 25.504 ns; Loc. = LCCOMB_X48_Y33_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 40: + IC(0.295 ns) + CELL(0.178 ns) = 25.977 ns; Loc. = LCCOMB_X48_Y33_N16; Fanout = 29; COMB Node = 'comb~9'
        Info: 41: + IC(0.315 ns) + CELL(0.322 ns) = 26.614 ns; Loc. = LCCOMB_X48_Y33_N26; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~44'
        Info: 42: + IC(0.555 ns) + CELL(0.758 ns) = 27.927 ns; Loc. = LCFF_X47_Y33_N3; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[30]'
        Info: Total cell delay = 10.629 ns ( 38.06 % )
        Info: Total interconnect delay = 17.298 ns ( 61.94 % )
    Info: - Smallest clock skew is 0.031 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.077 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.325 ns) + CELL(0.602 ns) = 3.077 ns; Loc. = LCFF_X47_Y33_N3; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[30]'
            Info: Total cell delay = 1.628 ns ( 52.91 % )
            Info: Total interconnect delay = 1.449 ns ( 47.09 % )
        Info: - Longest clock path from clock "clock" to source register is 3.046 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X44_Y36_N11; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
            Info: Total cell delay = 1.628 ns ( 53.45 % )
            Info: Total interconnect delay = 1.418 ns ( 46.55 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is 4.657 ns
    Info: + Longest pin to register delay is 7.741 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(4.036 ns) + CELL(0.322 ns) = 5.384 ns; Loc. = LCCOMB_X51_Y36_N22; Fanout = 1; COMB Node = 'controlador:ctrl|state~52'
        Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 6.201 ns; Loc. = LCCOMB_X51_Y36_N10; Fanout = 1; COMB Node = 'controlador:ctrl|state~69'
        Info: 4: + IC(1.127 ns) + CELL(0.413 ns) = 7.741 ns; Loc. = LCFF_X44_Y36_N1; Fanout = 70; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 2.282 ns ( 29.48 % )
        Info: Total interconnect delay = 5.459 ns ( 70.52 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.046 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X44_Y36_N1; Fanout = 70; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 53.45 % )
        Info: Total interconnect delay = 1.418 ns ( 46.55 % )
Info: tco from clock "clock" to destination pin "Alu[31]" through register "Instr_Reg:inst_reg|Instr31_26[5]" is 36.603 ns
    Info: + Longest clock path from clock "clock" to source register is 3.046 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X44_Y36_N11; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
        Info: Total cell delay = 1.628 ns ( 53.45 % )
        Info: Total interconnect delay = 1.418 ns ( 46.55 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 33.280 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y36_N11; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[5]'
        Info: 2: + IC(0.887 ns) + CELL(0.178 ns) = 1.065 ns; Loc. = LCCOMB_X44_Y36_N28; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr8~1'
        Info: 3: + IC(0.572 ns) + CELL(0.545 ns) = 2.182 ns; Loc. = LCCOMB_X44_Y36_N26; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr8~2'
        Info: 4: + IC(0.316 ns) + CELL(0.521 ns) = 3.019 ns; Loc. = LCCOMB_X44_Y36_N4; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~8'
        Info: 5: + IC(0.312 ns) + CELL(0.319 ns) = 3.650 ns; Loc. = LCCOMB_X44_Y36_N30; Fanout = 50; COMB Node = 'controlador:ctrl|Selector14~9'
        Info: 6: + IC(0.332 ns) + CELL(0.178 ns) = 4.160 ns; Loc. = LCCOMB_X44_Y36_N16; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 7: + IC(0.305 ns) + CELL(0.322 ns) = 4.787 ns; Loc. = LCCOMB_X44_Y36_N18; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 8: + IC(0.871 ns) + CELL(0.521 ns) = 6.179 ns; Loc. = LCCOMB_X44_Y35_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.297 ns) + CELL(0.178 ns) = 6.654 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 10: + IC(0.302 ns) + CELL(0.178 ns) = 7.134 ns; Loc. = LCCOMB_X44_Y35_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 11: + IC(0.303 ns) + CELL(0.178 ns) = 7.615 ns; Loc. = LCCOMB_X44_Y35_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.296 ns) + CELL(0.322 ns) = 8.233 ns; Loc. = LCCOMB_X44_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 13: + IC(0.301 ns) + CELL(0.178 ns) = 8.712 ns; Loc. = LCCOMB_X44_Y35_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.290 ns) + CELL(0.178 ns) = 9.180 ns; Loc. = LCCOMB_X44_Y35_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 15: + IC(0.304 ns) + CELL(0.178 ns) = 9.662 ns; Loc. = LCCOMB_X44_Y35_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.301 ns) + CELL(0.319 ns) = 10.282 ns; Loc. = LCCOMB_X44_Y35_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 17: + IC(0.301 ns) + CELL(0.178 ns) = 10.761 ns; Loc. = LCCOMB_X44_Y35_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.302 ns) + CELL(0.322 ns) = 11.385 ns; Loc. = LCCOMB_X44_Y35_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 19: + IC(0.302 ns) + CELL(0.178 ns) = 11.865 ns; Loc. = LCCOMB_X44_Y35_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.293 ns) + CELL(0.178 ns) = 12.336 ns; Loc. = LCCOMB_X44_Y35_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 21: + IC(1.175 ns) + CELL(0.178 ns) = 13.689 ns; Loc. = LCCOMB_X48_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.298 ns) + CELL(0.178 ns) = 14.165 ns; Loc. = LCCOMB_X48_Y36_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 23: + IC(0.301 ns) + CELL(0.178 ns) = 14.644 ns; Loc. = LCCOMB_X48_Y36_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.295 ns) + CELL(0.178 ns) = 15.117 ns; Loc. = LCCOMB_X48_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 25: + IC(0.304 ns) + CELL(0.178 ns) = 15.599 ns; Loc. = LCCOMB_X48_Y36_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(0.295 ns) + CELL(0.319 ns) = 16.213 ns; Loc. = LCCOMB_X48_Y36_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 27: + IC(0.302 ns) + CELL(0.178 ns) = 16.693 ns; Loc. = LCCOMB_X48_Y36_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.309 ns) + CELL(0.319 ns) = 17.321 ns; Loc. = LCCOMB_X48_Y36_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 29: + IC(0.304 ns) + CELL(0.178 ns) = 17.803 ns; Loc. = LCCOMB_X48_Y36_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.308 ns) + CELL(0.319 ns) = 18.430 ns; Loc. = LCCOMB_X48_Y36_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 31: + IC(0.307 ns) + CELL(0.178 ns) = 18.915 ns; Loc. = LCCOMB_X48_Y36_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.295 ns) + CELL(0.178 ns) = 19.388 ns; Loc. = LCCOMB_X48_Y36_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 33: + IC(0.318 ns) + CELL(0.322 ns) = 20.028 ns; Loc. = LCCOMB_X48_Y36_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.294 ns) + CELL(0.178 ns) = 20.500 ns; Loc. = LCCOMB_X48_Y36_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 35: + IC(1.116 ns) + CELL(0.178 ns) = 21.794 ns; Loc. = LCCOMB_X49_Y33_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.567 ns) + CELL(0.178 ns) = 22.539 ns; Loc. = LCCOMB_X48_Y33_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 37: + IC(0.313 ns) + CELL(0.178 ns) = 23.030 ns; Loc. = LCCOMB_X48_Y33_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~33'
        Info: 38: + IC(0.289 ns) + CELL(0.178 ns) = 23.497 ns; Loc. = LCCOMB_X48_Y33_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~34'
        Info: 39: + IC(0.301 ns) + CELL(0.178 ns) = 23.976 ns; Loc. = LCCOMB_X48_Y33_N22; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]~5'
        Info: 40: + IC(0.292 ns) + CELL(0.178 ns) = 24.446 ns; Loc. = LCCOMB_X48_Y33_N0; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]~7'
        Info: 41: + IC(0.296 ns) + CELL(0.178 ns) = 24.920 ns; Loc. = LCCOMB_X48_Y33_N12; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[31]~29'
        Info: 42: + IC(5.334 ns) + CELL(3.026 ns) = 33.280 ns; Loc. = PIN_AK8; Fanout = 0; PIN Node = 'Alu[31]'
        Info: Total cell delay = 12.480 ns ( 37.50 % )
        Info: Total interconnect delay = 20.800 ns ( 62.50 % )
Info: th for register "controlador:ctrl|state[3]" (data pin = "reset", clock pin = "clock") is -0.659 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.046 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.294 ns) + CELL(0.602 ns) = 3.046 ns; Loc. = LCFF_X43_Y36_N19; Fanout = 64; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.628 ns ( 53.45 % )
        Info: Total interconnect delay = 1.418 ns ( 46.55 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.991 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(2.412 ns) + CELL(0.457 ns) = 3.895 ns; Loc. = LCCOMB_X43_Y36_N18; Fanout = 1; COMB Node = 'controlador:ctrl|state~41'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.991 ns; Loc. = LCFF_X43_Y36_N19; Fanout = 64; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.579 ns ( 39.56 % )
        Info: Total interconnect delay = 2.412 ns ( 60.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Thu Apr 26 18:34:02 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


