{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747995458108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747995458109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 15:17:37 2025 " "Processing started: Fri May 23 15:17:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747995458109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747995458109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747995458109 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747995460031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegement-Behavioural " "Found design unit 1: sevenSegement-Behavioural" {  } { { "sevenSegement.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/sevenSegement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462577 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegement " "Found entity 1: sevenSegement" {  } { { "sevenSegement.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/sevenSegement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747995462577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "MyPackage.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/MyPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747995462581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462584 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747995462584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/fetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462587 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747995462587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-bhv " "Found design unit 1: decode-bhv" {  } { { "decode.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/decode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462590 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747995462590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behv " "Found design unit 1: control-behv" {  } { { "control.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462594 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747995462594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-bhv " "Found design unit 1: controlUnit-bhv" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462597 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747995462597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747995462597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlUnit " "Elaborating entity \"controlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747995462707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_pcout controlUnit.vhd(18) " "Verilog HDL or VHDL warning at controlUnit.vhd(18): object \"top_pcout\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462720 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"jump\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462721 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegDst controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"RegDst\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462721 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWrite controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"RegWrite\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462722 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemToReg controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"MemToReg\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462722 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"ALUSrc\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462722 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq_control controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"beq_control\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462722 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp controlUnit.vhd(21) " "Verilog HDL or VHDL warning at controlUnit.vhd(21): object \"ALUOp\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462722 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_data controlUnit.vhd(22) " "Verilog HDL or VHDL warning at controlUnit.vhd(22): object \"read_data\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747995462722 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[0\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[0\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462745 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[1\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[1\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462745 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[2\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[2\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462745 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[3\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[3\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462746 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[4\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[4\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462746 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[5\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[5\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462746 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[6\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[6\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462746 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[7\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[7\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462746 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[8\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[8\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462747 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[9\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[9\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462747 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[10\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[10\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462747 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[11\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[11\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462747 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[12\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[12\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462747 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[13\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[13\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462748 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[14\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[14\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462748 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[15\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[15\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462748 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[16\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[16\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462748 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[17\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[17\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462749 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[18\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[18\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462749 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[19\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[19\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462749 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[20\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[20\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462749 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[21\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[21\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462750 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[22\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[22\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462750 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[23\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[23\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462750 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[24\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[24\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462750 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[25\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[25\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462751 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[26\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[26\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462751 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[27\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[27\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462751 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[28\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[28\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462752 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[29\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[29\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462752 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[30\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[30\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462752 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[31\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[31\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747995462752 "|controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:f1 " "Elaborating entity \"fetch\" for hierarchy \"fetch:f1\"" {  } { { "controlUnit.vhd" "f1" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995462815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:F2 " "Elaborating entity \"decode\" for hierarchy \"decode:F2\"" {  } { { "controlUnit.vhd" "F2" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995462845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:u_memory " "Elaborating entity \"memory\" for hierarchy \"memory:u_memory\"" {  } { { "controlUnit.vhd" "u_memory" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995463027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u_control " "Elaborating entity \"control\" for hierarchy \"control:u_control\"" {  } { { "controlUnit.vhd" "u_control" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995463049 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc control.vhd(8) " "VHDL Signal Declaration warning at control.vhd(8): used implicit default value for signal \"pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/control.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1747995463050 "|controlUnit|control:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegement sevenSegement:u7 " "Elaborating entity \"sevenSegement\" for hierarchy \"sevenSegement:u7\"" {  } { { "controlUnit.vhd" "u7" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995463067 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:f1\|mem " "RAM logic \"fetch:f1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fetch.vhd" "mem" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/fetch.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1747995464167 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1747995464167 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1747995464744 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[4\] hexout\[3\] " "Duplicate LATCH primitive \"hexout\[4\]\" merged with LATCH primitive \"hexout\[3\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[13\] hexout\[5\] " "Duplicate LATCH primitive \"hexout\[13\]\" merged with LATCH primitive \"hexout\[5\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[6\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[6\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[8\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[8\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[9\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[9\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[10\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[10\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[11\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[11\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[12\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[12\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[14\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[14\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[15\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[15\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[20\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[20\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[24\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[24\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[25\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[25\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[30\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[30\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[31\] hexout\[26\] " "Duplicate LATCH primitive \"hexout\[31\]\" merged with LATCH primitive \"hexout\[26\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747995464848 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1747995464848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[1\] " "Latch hexout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464854 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[3\] " "Latch hexout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464854 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[0\] " "Latch hexout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464856 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[2\] " "Latch hexout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464856 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[5\] " "Latch hexout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464856 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[7\] " "Latch hexout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464856 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[18\] " "Latch hexout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464857 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[17\] " "Latch hexout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464857 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[16\] " "Latch hexout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464857 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[19\] " "Latch hexout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464857 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[22\] " "Latch hexout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464858 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[21\] " "Latch hexout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464858 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[23\] " "Latch hexout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464858 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[26\] " "Latch hexout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464858 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[27\] " "Latch hexout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464858 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[29\] " "Latch hexout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464858 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[28\] " "Latch hexout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747995464859 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747995464859 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "decode.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/decode.vhd" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747995464863 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747995464863 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747995465026 "|controlUnit|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747995465026 "|controlUnit|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747995465026 "|controlUnit|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747995465026 "|controlUnit|hex3[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1747995465026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1747995465242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747995465706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747995466461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747995466461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747995466985 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747995466985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747995466985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747995466985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747995467058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 15:17:47 2025 " "Processing ended: Fri May 23 15:17:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747995467058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747995467058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747995467058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747995467058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747995470862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747995470863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 15:17:48 2025 " "Processing started: Fri May 23 15:17:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747995470863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747995470863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747995470864 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747995475566 ""}
{ "Info" "0" "" "Project  = controlUnit" {  } {  } 0 0 "Project  = controlUnit" 0 0 "Fitter" 0 0 1747995475569 ""}
{ "Info" "0" "" "Revision = controlUnit" {  } {  } 0 0 "Revision = controlUnit" 0 0 "Fitter" 0 0 1747995475570 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1747995475768 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "controlUnit EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"controlUnit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747995475781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747995475878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747995475884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747995475884 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747995476542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747995476613 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747995477779 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747995477779 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 393 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747995477810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 395 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747995477810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 397 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747995477810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 399 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747995477810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 401 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747995477810 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747995477810 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747995477819 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 74 " "No exact pin location assignment(s) for 74 pins of 74 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[0\] " "Pin hex0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[1\] " "Pin hex0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[2\] " "Pin hex0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[3\] " "Pin hex0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[4\] " "Pin hex0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[5\] " "Pin hex0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[6\] " "Pin hex0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[0\] " "Pin hex1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[1\] " "Pin hex1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[2\] " "Pin hex1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[3\] " "Pin hex1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[4\] " "Pin hex1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[5\] " "Pin hex1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[6\] " "Pin hex1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[0\] " "Pin hex2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[1\] " "Pin hex2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[2\] " "Pin hex2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[3\] " "Pin hex2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[4\] " "Pin hex2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[5\] " "Pin hex2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[6\] " "Pin hex2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[0\] " "Pin hex3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[1\] " "Pin hex3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[2\] " "Pin hex3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[3\] " "Pin hex3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[4\] " "Pin hex3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[5\] " "Pin hex3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[6\] " "Pin hex3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[0\] " "Pin hex4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[1\] " "Pin hex4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[2\] " "Pin hex4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[3\] " "Pin hex4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[4\] " "Pin hex4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[5\] " "Pin hex4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[6\] " "Pin hex4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[0\] " "Pin hex5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[1\] " "Pin hex5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[2\] " "Pin hex5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[3\] " "Pin hex5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[4\] " "Pin hex5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[5\] " "Pin hex5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[6\] " "Pin hex5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[0\] " "Pin hex6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex6[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[1\] " "Pin hex6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex6[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[2\] " "Pin hex6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex6[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[3\] " "Pin hex6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex6[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[4\] " "Pin hex6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex6[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[5\] " "Pin hex6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex6[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex6\[6\] " "Pin hex6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex6[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[0\] " "Pin hex7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex7[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[1\] " "Pin hex7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex7[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[2\] " "Pin hex7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex7[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[3\] " "Pin hex7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex7[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[4\] " "Pin hex7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex7[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[5\] " "Pin hex7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex7[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex7\[6\] " "Pin hex7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex7[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Pin leds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Pin leds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Pin leds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Pin leds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[4\] " "Pin leds\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[5\] " "Pin leds\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[5] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[6\] " "Pin leds\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[7\] " "Pin leds\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[8\] " "Pin leds\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[8] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[9\] " "Pin leds\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[9] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[1\] " "Pin sw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[3\] " "Pin sw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[2\] " "Pin sw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[0\] " "Pin sw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[4\] " "Pin sw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "topclock " "Pin topclock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { topclock } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { topclock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "topreset " "Pin topreset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { topreset } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { topreset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWRT " "Pin RegWRT not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegWRT } } } { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWRT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747995479848 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1747995479848 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1747995480766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "controlUnit.sdc " "Synopsys Design Constraints File file not found: 'controlUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747995480768 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747995480771 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747995480775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747995480775 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747995480780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "topclock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node topclock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747995480841 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { topclock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 386 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747995480841 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexout\[9\]~18  " "Automatically promoted node hexout\[9\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747995480841 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexout[9]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747995480841 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "topreset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node topreset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747995480842 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { topreset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 0 { 0 ""} 0 387 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747995480842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747995481555 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747995481556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747995481556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747995481559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747995481559 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747995481560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747995481560 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747995481560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747995481562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1747995481563 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747995481563 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "72 unused 2.5V 6 66 0 " "Number of I/O pins in group: 72 (unused VREF, 2.5V VCCIO, 6 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1747995481572 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1747995481572 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747995481572 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747995481575 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1747995481575 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747995481575 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747995481755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747995491278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747995491680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747995491702 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747995499707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747995499707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747995500517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "E:/SingleCycleProcessorMIPS/ControlUnit/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1747995504403 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747995504403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747995506287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1747995506287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747995506287 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1747995506320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747995506450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747995507038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747995507117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747995507557 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747995508654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/SingleCycleProcessorMIPS/ControlUnit/output_files/controlUnit.fit.smsg " "Generated suppressed messages file E:/SingleCycleProcessorMIPS/ControlUnit/output_files/controlUnit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747995510282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5139 " "Peak virtual memory: 5139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747995510830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 15:18:30 2025 " "Processing ended: Fri May 23 15:18:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747995510830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747995510830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747995510830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747995510830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747995513341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747995513342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 15:18:33 2025 " "Processing started: Fri May 23 15:18:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747995513342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747995513342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747995513342 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747995518911 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747995519127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747995521334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 15:18:41 2025 " "Processing ended: Fri May 23 15:18:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747995521334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747995521334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747995521334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747995521334 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747995522202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747995524446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747995524447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 15:18:43 2025 " "Processing started: Fri May 23 15:18:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747995524447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747995524447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta controlUnit -c controlUnit " "Command: quartus_sta controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747995524447 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1747995524681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747995524869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747995524870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747995524942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747995524942 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1747995525277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "controlUnit.sdc " "Synopsys Design Constraints File file not found: 'controlUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1747995525390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1747995525391 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name topclock topclock " "create_clock -period 1.000 -name topclock topclock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525391 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525391 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525391 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1747995525942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525942 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1747995525944 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1747995525956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747995525974 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747995525974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.899 " "Worst-case setup slack is -0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899              -3.116 topclock  " "   -0.899              -3.116 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435              -2.293 sw\[0\]  " "   -0.435              -2.293 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995525977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.286 " "Worst-case hold slack is -3.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286             -50.213 sw\[0\]  " "   -3.286             -50.213 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 topclock  " "    0.386               0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995525981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747995525985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747995525988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.517 sw\[0\]  " "   -3.000             -58.517 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 topclock  " "   -3.000             -10.710 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995525992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995525992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747995526103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1747995526144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1747995527026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747995527103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747995527103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.699 " "Worst-case setup slack is -0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699              -2.309 topclock  " "   -0.699              -2.309 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -2.547 sw\[0\]  " "   -0.378              -2.547 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995527108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.913 " "Worst-case hold slack is -2.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913             -44.482 sw\[0\]  " "   -2.913             -44.482 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 topclock  " "    0.340               0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995527116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747995527122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747995527129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.578 sw\[0\]  " "   -3.000             -49.578 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.710 topclock  " "   -3.000             -10.710 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995527137 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747995527248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747995527488 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747995527488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.136 " "Worst-case setup slack is -0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.609 sw\[0\]  " "   -0.136              -0.609 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 topclock  " "    0.078               0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995527496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.751 " "Worst-case hold slack is -1.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.751             -27.174 sw\[0\]  " "   -1.751             -27.174 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 topclock  " "    0.175               0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995527505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747995527514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747995527521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.733 sw\[0\]  " "   -3.000             -25.733 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.395 topclock  " "   -3.000              -9.395 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747995527529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747995527529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747995528384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747995528386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747995528539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 15:18:48 2025 " "Processing ended: Fri May 23 15:18:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747995528539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747995528539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747995528539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747995528539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747995533520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747995533521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 15:18:53 2025 " "Processing started: Fri May 23 15:18:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747995533521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747995533521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747995533521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit_7_1200mv_85c_slow.vo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit_7_1200mv_85c_slow.vo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit_7_1200mv_0c_slow.vo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit_7_1200mv_0c_slow.vo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit_min_1200mv_0c_fast.vo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit_min_1200mv_0c_fast.vo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit.vo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit.vo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit_7_1200mv_85c_v_slow.sdo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit_7_1200mv_85c_v_slow.sdo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit_7_1200mv_0c_v_slow.sdo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit_7_1200mv_0c_v_slow.sdo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit_min_1200mv_0c_v_fast.sdo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit_min_1200mv_0c_v_fast.sdo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "controlUnit_v.sdo D:/alterafiles/lab_01_coa/nandgate/simulation/qsim// simulation " "Generated file controlUnit_v.sdo in folder \"D:/alterafiles/lab_01_coa/nandgate/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1747995534910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747995535036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 15:18:55 2025 " "Processing ended: Fri May 23 15:18:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747995535036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747995535036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747995535036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747995535036 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus II Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747995536045 ""}
