begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2008 Joseph Koshy  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Common code for handling Intel CPUs.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmc.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmckern.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cputypes.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/specialreg.h>
end_include

begin_function
specifier|static
name|int
name|intel_switch_in
parameter_list|(
name|struct
name|pmc_cpu
modifier|*
name|pc
parameter_list|,
name|struct
name|pmc_process
modifier|*
name|pp
parameter_list|)
block|{
operator|(
name|void
operator|)
name|pc
expr_stmt|;
name|PMCDBG3
argument_list|(
name|MDP
argument_list|,
name|SWI
argument_list|,
literal|1
argument_list|,
literal|"pc=%p pp=%p enable-msr=%d"
argument_list|,
name|pc
argument_list|,
name|pp
argument_list|,
name|pp
operator|->
name|pp_flags
operator|&
name|PMC_PP_ENABLE_MSR_ACCESS
argument_list|)
expr_stmt|;
comment|/* allow the RDPMC instruction if needed */
if|if
condition|(
name|pp
operator|->
name|pp_flags
operator|&
name|PMC_PP_ENABLE_MSR_ACCESS
condition|)
name|load_cr4
argument_list|(
name|rcr4
argument_list|()
operator||
name|CR4_PCE
argument_list|)
expr_stmt|;
name|PMCDBG1
argument_list|(
name|MDP
argument_list|,
name|SWI
argument_list|,
literal|1
argument_list|,
literal|"cr4=0x%jx"
argument_list|,
operator|(
name|uintmax_t
operator|)
name|rcr4
argument_list|()
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|intel_switch_out
parameter_list|(
name|struct
name|pmc_cpu
modifier|*
name|pc
parameter_list|,
name|struct
name|pmc_process
modifier|*
name|pp
parameter_list|)
block|{
operator|(
name|void
operator|)
name|pc
expr_stmt|;
operator|(
name|void
operator|)
name|pp
expr_stmt|;
comment|/* can be NULL */
name|PMCDBG3
argument_list|(
name|MDP
argument_list|,
name|SWO
argument_list|,
literal|1
argument_list|,
literal|"pc=%p pp=%p cr4=0x%jx"
argument_list|,
name|pc
argument_list|,
name|pp
argument_list|,
operator|(
name|uintmax_t
operator|)
name|rcr4
argument_list|()
argument_list|)
expr_stmt|;
comment|/* always turn off the RDPMC instruction */
name|load_cr4
argument_list|(
name|rcr4
argument_list|()
operator|&
operator|~
name|CR4_PCE
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|struct
name|pmc_mdep
modifier|*
name|pmc_intel_initialize
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|pmc_mdep
modifier|*
name|pmc_mdep
decl_stmt|;
name|enum
name|pmc_cputype
name|cputype
decl_stmt|;
name|int
name|error
decl_stmt|,
name|model
decl_stmt|,
name|nclasses
decl_stmt|,
name|ncpus
decl_stmt|,
name|stepping
decl_stmt|,
name|verov
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_INTEL
argument_list|,
operator|(
literal|"[intel,%d] Initializing non-intel processor"
operator|,
name|__LINE__
operator|)
argument_list|)
expr_stmt|;
name|PMCDBG1
argument_list|(
name|MDP
argument_list|,
name|INI
argument_list|,
literal|0
argument_list|,
literal|"intel-initialize cpuid=0x%x"
argument_list|,
name|cpu_id
argument_list|)
expr_stmt|;
name|cputype
operator|=
operator|-
literal|1
expr_stmt|;
name|nclasses
operator|=
literal|2
expr_stmt|;
name|error
operator|=
literal|0
expr_stmt|;
name|verov
operator|=
literal|0
expr_stmt|;
name|model
operator|=
operator|(
operator|(
name|cpu_id
operator|&
literal|0xF0000
operator|)
operator|>>
literal|12
operator|)
operator||
operator|(
operator|(
name|cpu_id
operator|&
literal|0xF0
operator|)
operator|>>
literal|4
operator|)
expr_stmt|;
name|stepping
operator|=
name|cpu_id
operator|&
literal|0xF
expr_stmt|;
switch|switch
condition|(
name|cpu_id
operator|&
literal|0xF00
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
case|case
literal|0x500
case|:
comment|/* Pentium family processors */
name|cputype
operator|=
name|PMC_CPU_INTEL_P5
expr_stmt|;
break|break;
endif|#
directive|endif
case|case
literal|0x600
case|:
comment|/* Pentium Pro, Celeron, Pentium II& III */
switch|switch
condition|(
name|model
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
case|case
literal|0x1
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_P6
expr_stmt|;
break|break;
case|case
literal|0x3
case|:
case|case
literal|0x5
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_PII
expr_stmt|;
break|break;
case|case
literal|0x6
case|:
case|case
literal|0x16
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_CL
expr_stmt|;
break|break;
case|case
literal|0x7
case|:
case|case
literal|0x8
case|:
case|case
literal|0xA
case|:
case|case
literal|0xB
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_PIII
expr_stmt|;
break|break;
case|case
literal|0x9
case|:
case|case
literal|0xD
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_PM
expr_stmt|;
break|break;
endif|#
directive|endif
case|case
literal|0xE
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_CORE
expr_stmt|;
break|break;
case|case
literal|0xF
case|:
comment|/* Per Intel document 315338-020. */
if|if
condition|(
name|stepping
operator|==
literal|0x7
condition|)
block|{
name|cputype
operator|=
name|PMC_CPU_INTEL_CORE
expr_stmt|;
name|verov
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
name|cputype
operator|=
name|PMC_CPU_INTEL_CORE2
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
block|}
break|break;
case|case
literal|0x17
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_CORE2EXTREME
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x1C
case|:
comment|/* Per Intel document 320047-002. */
name|cputype
operator|=
name|PMC_CPU_INTEL_ATOM
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x1A
case|:
case|case
literal|0x1E
case|:
comment|/* 				 * Per Intel document 253669-032 9/2009, 				 * pages A-2 and A-57 				 */
case|case
literal|0x1F
case|:
comment|/* 				 * Per Intel document 253669-032 9/2009, 				 * pages A-2 and A-57 				 */
name|cputype
operator|=
name|PMC_CPU_INTEL_COREI7
expr_stmt|;
name|nclasses
operator|=
literal|5
expr_stmt|;
break|break;
case|case
literal|0x2E
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_NEHALEM_EX
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x25
case|:
comment|/* Per Intel document 253669-033US 12/2009. */
case|case
literal|0x2C
case|:
comment|/* Per Intel document 253669-033US 12/2009. */
name|cputype
operator|=
name|PMC_CPU_INTEL_WESTMERE
expr_stmt|;
name|nclasses
operator|=
literal|5
expr_stmt|;
break|break;
case|case
literal|0x2F
case|:
comment|/* Westmere-EX, seen in wild */
name|cputype
operator|=
name|PMC_CPU_INTEL_WESTMERE_EX
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x2A
case|:
comment|/* Per Intel document 253669-039US 05/2011. */
name|cputype
operator|=
name|PMC_CPU_INTEL_SANDYBRIDGE
expr_stmt|;
name|nclasses
operator|=
literal|5
expr_stmt|;
break|break;
case|case
literal|0x2D
case|:
comment|/* Per Intel document 253669-044US 08/2012. */
name|cputype
operator|=
name|PMC_CPU_INTEL_SANDYBRIDGE_XEON
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x3A
case|:
comment|/* Per Intel document 253669-043US 05/2012. */
name|cputype
operator|=
name|PMC_CPU_INTEL_IVYBRIDGE
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x3E
case|:
comment|/* Per Intel document 325462-045US 01/2013. */
name|cputype
operator|=
name|PMC_CPU_INTEL_IVYBRIDGE_XEON
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x4e
case|:
case|case
literal|0x5e
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_SKYLAKE
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x55
case|:
comment|/* SDM rev 63 */
name|cputype
operator|=
name|PMC_CPU_INTEL_SKYLAKE_XEON
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x3D
case|:
case|case
literal|0x47
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_BROADWELL
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x4f
case|:
case|case
literal|0x56
case|:
name|cputype
operator|=
name|PMC_CPU_INTEL_BROADWELL_XEON
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x3F
case|:
comment|/* Per Intel document 325462-045US 09/2014. */
case|case
literal|0x46
case|:
comment|/* Per Intel document 325462-045US 09/2014. */
comment|/* Should 46 be XEON. probably its own? */
name|cputype
operator|=
name|PMC_CPU_INTEL_HASWELL_XEON
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
case|case
literal|0x3C
case|:
comment|/* Per Intel document 325462-045US 01/2013. */
case|case
literal|0x45
case|:
comment|/* Per Intel document 325462-045US 09/2014. */
name|cputype
operator|=
name|PMC_CPU_INTEL_HASWELL
expr_stmt|;
name|nclasses
operator|=
literal|5
expr_stmt|;
break|break;
case|case
literal|0x4D
case|:
comment|/* Per Intel document 330061-001 01/2014. */
name|cputype
operator|=
name|PMC_CPU_INTEL_ATOM_SILVERMONT
expr_stmt|;
name|nclasses
operator|=
literal|3
expr_stmt|;
break|break;
block|}
break|break;
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
operator|||
name|defined
argument_list|(
name|__amd64__
argument_list|)
case|case
literal|0xF00
case|:
comment|/* P4 */
if|if
condition|(
name|model
operator|>=
literal|0
operator|&&
name|model
operator|<=
literal|6
condition|)
comment|/* known models */
name|cputype
operator|=
name|PMC_CPU_INTEL_PIV
expr_stmt|;
break|break;
block|}
endif|#
directive|endif
if|if
condition|(
operator|(
name|int
operator|)
name|cputype
operator|==
operator|-
literal|1
condition|)
block|{
name|printf
argument_list|(
literal|"pmc: Unknown Intel CPU.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|NULL
operator|)
return|;
block|}
comment|/* Allocate base class and initialize machine dependent struct */
name|pmc_mdep
operator|=
name|pmc_mdep_alloc
argument_list|(
name|nclasses
argument_list|)
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_cputype
operator|=
name|cputype
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_switch_in
operator|=
name|intel_switch_in
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_switch_out
operator|=
name|intel_switch_out
expr_stmt|;
name|ncpus
operator|=
name|pmc_cpu_max
argument_list|()
expr_stmt|;
name|error
operator|=
name|pmc_tsc_initialize
argument_list|(
name|pmc_mdep
argument_list|,
name|ncpus
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
condition|)
goto|goto
name|error
goto|;
switch|switch
condition|(
name|cputype
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
operator|||
name|defined
argument_list|(
name|__amd64__
argument_list|)
comment|/* 		 * Intel Core, Core 2 and Atom processors. 		 */
case|case
name|PMC_CPU_INTEL_ATOM
case|:
case|case
name|PMC_CPU_INTEL_ATOM_SILVERMONT
case|:
case|case
name|PMC_CPU_INTEL_BROADWELL
case|:
case|case
name|PMC_CPU_INTEL_BROADWELL_XEON
case|:
case|case
name|PMC_CPU_INTEL_SKYLAKE_XEON
case|:
case|case
name|PMC_CPU_INTEL_SKYLAKE
case|:
case|case
name|PMC_CPU_INTEL_CORE
case|:
case|case
name|PMC_CPU_INTEL_CORE2
case|:
case|case
name|PMC_CPU_INTEL_CORE2EXTREME
case|:
case|case
name|PMC_CPU_INTEL_COREI7
case|:
case|case
name|PMC_CPU_INTEL_NEHALEM_EX
case|:
case|case
name|PMC_CPU_INTEL_IVYBRIDGE
case|:
case|case
name|PMC_CPU_INTEL_SANDYBRIDGE
case|:
case|case
name|PMC_CPU_INTEL_WESTMERE
case|:
case|case
name|PMC_CPU_INTEL_WESTMERE_EX
case|:
case|case
name|PMC_CPU_INTEL_SANDYBRIDGE_XEON
case|:
case|case
name|PMC_CPU_INTEL_IVYBRIDGE_XEON
case|:
case|case
name|PMC_CPU_INTEL_HASWELL
case|:
case|case
name|PMC_CPU_INTEL_HASWELL_XEON
case|:
name|error
operator|=
name|pmc_core_initialize
argument_list|(
name|pmc_mdep
argument_list|,
name|ncpus
argument_list|,
name|verov
argument_list|)
expr_stmt|;
break|break;
comment|/* 		 * Intel Pentium 4 Processors, and P4/EMT64 processors. 		 */
case|case
name|PMC_CPU_INTEL_PIV
case|:
name|error
operator|=
name|pmc_p4_initialize
argument_list|(
name|pmc_mdep
argument_list|,
name|ncpus
argument_list|)
expr_stmt|;
break|break;
endif|#
directive|endif
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
comment|/* 		 * P6 Family Processors 		 */
case|case
name|PMC_CPU_INTEL_P6
case|:
case|case
name|PMC_CPU_INTEL_CL
case|:
case|case
name|PMC_CPU_INTEL_PII
case|:
case|case
name|PMC_CPU_INTEL_PIII
case|:
case|case
name|PMC_CPU_INTEL_PM
case|:
name|error
operator|=
name|pmc_p6_initialize
argument_list|(
name|pmc_mdep
argument_list|,
name|ncpus
argument_list|)
expr_stmt|;
break|break;
comment|/* 		 * Intel Pentium PMCs. 		 */
case|case
name|PMC_CPU_INTEL_P5
case|:
name|error
operator|=
name|pmc_p5_initialize
argument_list|(
name|pmc_mdep
argument_list|,
name|ncpus
argument_list|)
expr_stmt|;
break|break;
endif|#
directive|endif
default|default:
name|KASSERT
argument_list|(
literal|0
argument_list|,
operator|(
literal|"[intel,%d] Unknown CPU type"
operator|,
name|__LINE__
operator|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|error
condition|)
block|{
name|pmc_tsc_finalize
argument_list|(
name|pmc_mdep
argument_list|)
expr_stmt|;
goto|goto
name|error
goto|;
block|}
comment|/* 	 * Init the uncore class. 	 */
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
operator|||
name|defined
argument_list|(
name|__amd64__
argument_list|)
switch|switch
condition|(
name|cputype
condition|)
block|{
comment|/* 		 * Intel Corei7 and Westmere processors. 		 */
case|case
name|PMC_CPU_INTEL_COREI7
case|:
case|case
name|PMC_CPU_INTEL_HASWELL
case|:
case|case
name|PMC_CPU_INTEL_SANDYBRIDGE
case|:
case|case
name|PMC_CPU_INTEL_WESTMERE
case|:
case|case
name|PMC_CPU_INTEL_BROADWELL
case|:
name|error
operator|=
name|pmc_uncore_initialize
argument_list|(
name|pmc_mdep
argument_list|,
name|ncpus
argument_list|)
expr_stmt|;
break|break;
default|default:
break|break;
block|}
endif|#
directive|endif
name|error
label|:
if|if
condition|(
name|error
condition|)
block|{
name|pmc_mdep_free
argument_list|(
name|pmc_mdep
argument_list|)
expr_stmt|;
name|pmc_mdep
operator|=
name|NULL
expr_stmt|;
block|}
return|return
operator|(
name|pmc_mdep
operator|)
return|;
block|}
end_function

begin_function
name|void
name|pmc_intel_finalize
parameter_list|(
name|struct
name|pmc_mdep
modifier|*
name|md
parameter_list|)
block|{
name|pmc_tsc_finalize
argument_list|(
name|md
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|md
operator|->
name|pmd_cputype
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
operator|||
name|defined
argument_list|(
name|__amd64__
argument_list|)
case|case
name|PMC_CPU_INTEL_ATOM
case|:
case|case
name|PMC_CPU_INTEL_ATOM_SILVERMONT
case|:
case|case
name|PMC_CPU_INTEL_BROADWELL
case|:
case|case
name|PMC_CPU_INTEL_BROADWELL_XEON
case|:
case|case
name|PMC_CPU_INTEL_SKYLAKE_XEON
case|:
case|case
name|PMC_CPU_INTEL_SKYLAKE
case|:
case|case
name|PMC_CPU_INTEL_CORE
case|:
case|case
name|PMC_CPU_INTEL_CORE2
case|:
case|case
name|PMC_CPU_INTEL_CORE2EXTREME
case|:
case|case
name|PMC_CPU_INTEL_COREI7
case|:
case|case
name|PMC_CPU_INTEL_NEHALEM_EX
case|:
case|case
name|PMC_CPU_INTEL_HASWELL
case|:
case|case
name|PMC_CPU_INTEL_HASWELL_XEON
case|:
case|case
name|PMC_CPU_INTEL_IVYBRIDGE
case|:
case|case
name|PMC_CPU_INTEL_SANDYBRIDGE
case|:
case|case
name|PMC_CPU_INTEL_WESTMERE
case|:
case|case
name|PMC_CPU_INTEL_WESTMERE_EX
case|:
case|case
name|PMC_CPU_INTEL_SANDYBRIDGE_XEON
case|:
case|case
name|PMC_CPU_INTEL_IVYBRIDGE_XEON
case|:
name|pmc_core_finalize
argument_list|(
name|md
argument_list|)
expr_stmt|;
break|break;
case|case
name|PMC_CPU_INTEL_PIV
case|:
name|pmc_p4_finalize
argument_list|(
name|md
argument_list|)
expr_stmt|;
break|break;
endif|#
directive|endif
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
case|case
name|PMC_CPU_INTEL_P6
case|:
case|case
name|PMC_CPU_INTEL_CL
case|:
case|case
name|PMC_CPU_INTEL_PII
case|:
case|case
name|PMC_CPU_INTEL_PIII
case|:
case|case
name|PMC_CPU_INTEL_PM
case|:
name|pmc_p6_finalize
argument_list|(
name|md
argument_list|)
expr_stmt|;
break|break;
case|case
name|PMC_CPU_INTEL_P5
case|:
name|pmc_p5_finalize
argument_list|(
name|md
argument_list|)
expr_stmt|;
break|break;
endif|#
directive|endif
default|default:
name|KASSERT
argument_list|(
literal|0
argument_list|,
operator|(
literal|"[intel,%d] unknown CPU type"
operator|,
name|__LINE__
operator|)
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Uncore. 	 */
if|#
directive|if
name|defined
argument_list|(
name|__i386__
argument_list|)
operator|||
name|defined
argument_list|(
name|__amd64__
argument_list|)
switch|switch
condition|(
name|md
operator|->
name|pmd_cputype
condition|)
block|{
case|case
name|PMC_CPU_INTEL_BROADWELL
case|:
case|case
name|PMC_CPU_INTEL_COREI7
case|:
case|case
name|PMC_CPU_INTEL_HASWELL
case|:
case|case
name|PMC_CPU_INTEL_SANDYBRIDGE
case|:
case|case
name|PMC_CPU_INTEL_WESTMERE
case|:
name|pmc_uncore_finalize
argument_list|(
name|md
argument_list|)
expr_stmt|;
break|break;
default|default:
break|break;
block|}
endif|#
directive|endif
block|}
end_function

end_unit

