<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/tlong/Documents/CENG-450-Project/processorProj/processorTestBench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="processortestbench" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
<<<<<<< HEAD
   <WVObjectSize size="17" />
=======
   <WVObjectSize size="15" />
>>>>>>> d1d16647a98c0652245ab0cf838648ed3d7a02e0
   <wvobject fp_name="/processortestbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/ctrl0/instruction" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instruction[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/ctrl0/opcode_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_out[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_out[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/ctrl0/ra_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ra_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/ctrl0/rb_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rb_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">rb_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/ctrl0/rc_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rc_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">rc_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/cpu0/reg0/wr_index" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">wr_index[2:0]</obj_property>
      <obj_property name="ObjectShortName">wr_index[2:0]</obj_property>
   </wvobject>
<<<<<<< HEAD
   <wvobject fp_name="/processortestbench/uut/cpu0/alu0/in1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">in1[15:0]</obj_property>
      <obj_property name="ObjectShortName">in1[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/cpu0/alu0/in2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">in2[15:0]</obj_property>
      <obj_property name="ObjectShortName">in2[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/cpu0/alu0/result" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">result[15:0]</obj_property>
      <obj_property name="ObjectShortName">result[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
=======
   <wvobject fp_name="/processortestbench/uut/cpu0/alu0/result" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">result[15:0]</obj_property>
      <obj_property name="ObjectShortName">result[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
>>>>>>> d1d16647a98c0652245ab0cf838648ed3d7a02e0
   </wvobject>
   <wvobject fp_name="/processortestbench/result_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">result_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">result_out[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/ctrl0/reg_wen" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reg_wen</obj_property>
      <obj_property name="ObjectShortName">reg_wen</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/cpu0/reg0/wr_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr_enable</obj_property>
      <obj_property name="ObjectShortName">wr_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">reg_file[0:7]</obj_property>
      <obj_property name="ObjectShortName">reg_file[0:7]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[0]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">reg_file[0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[1]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">reg_file[1]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[2]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">reg_file[2]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[3]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">reg_file[3]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[4]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">reg_file[4]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[5]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">reg_file[5]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[6]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">reg_file[6]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/processortestbench/uut/cpu0/reg0/reg_file[7]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">reg_file[7]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/processortestbench/wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">wr_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processortestbench/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
