<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p718" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_718{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_718{left:648px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_718{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_718{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_718{left:281px;bottom:937px;letter-spacing:0.16px;word-spacing:0.48px;}
#t6_718{left:352px;bottom:937px;}
#t7_718{left:358px;bottom:937px;letter-spacing:0.12px;}
#t8_718{left:392px;bottom:937px;letter-spacing:0.15px;}
#t9_718{left:96px;bottom:890px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ta_718{left:96px;bottom:616px;letter-spacing:0.19px;}
#tb_718{left:192px;bottom:616px;letter-spacing:0.18px;}
#tc_718{left:96px;bottom:580px;letter-spacing:0.11px;word-spacing:-0.44px;}
#td_718{left:96px;bottom:559px;letter-spacing:0.12px;word-spacing:-0.47px;}
#te_718{left:96px;bottom:537px;letter-spacing:0.1px;word-spacing:-0.49px;}
#tf_718{left:676px;bottom:537px;}
#tg_718{left:682px;bottom:537px;letter-spacing:0.12px;word-spacing:-0.57px;}
#th_718{left:96px;bottom:516px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_718{left:96px;bottom:481px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_718{left:96px;bottom:459px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tk_718{left:96px;bottom:438px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tl_718{left:96px;bottom:416px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tm_718{left:96px;bottom:395px;letter-spacing:0.12px;word-spacing:-1.15px;}
#tn_718{left:96px;bottom:374px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_718{left:101px;bottom:1027px;letter-spacing:-0.13px;}
#tp_718{left:472px;bottom:1027px;letter-spacing:-0.13px;}
#tq_718{left:495px;bottom:1027px;letter-spacing:-0.13px;}
#tr_718{left:824px;bottom:1027px;}
#ts_718{left:268px;bottom:993px;letter-spacing:-0.12px;}
#tt_718{left:584px;bottom:993px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_718{left:120px;bottom:841px;letter-spacing:-0.19px;word-spacing:1.21px;}
#tv_718{left:182px;bottom:841px;}
#tw_718{left:188px;bottom:841px;letter-spacing:0.12px;}
#tx_718{left:222px;bottom:841px;letter-spacing:0.16px;}
#ty_718{left:125px;bottom:813px;letter-spacing:-0.03px;word-spacing:0.05px;}
#tz_718{left:286px;bottom:813px;letter-spacing:0.16px;}
#t10_718{left:569px;bottom:813px;letter-spacing:0.12px;}
#t11_718{left:180px;bottom:788px;}
#t12_718{left:251px;bottom:788px;letter-spacing:0.17px;}
#t13_718{left:369px;bottom:788px;letter-spacing:0.09px;word-spacing:0.02px;}
#t14_718{left:180px;bottom:764px;}
#t15_718{left:251px;bottom:764px;letter-spacing:0.05px;}
#t16_718{left:369px;bottom:764px;letter-spacing:0.09px;word-spacing:-0.08px;}
#t17_718{left:180px;bottom:730px;}
#t18_718{left:251px;bottom:730px;letter-spacing:0.12px;}
#t19_718{left:369px;bottom:739px;letter-spacing:0.1px;word-spacing:-0.17px;}
#t1a_718{left:369px;bottom:721px;letter-spacing:0.09px;}
#t1b_718{left:180px;bottom:687px;}
#t1c_718{left:251px;bottom:687px;letter-spacing:0.17px;}
#t1d_718{left:369px;bottom:696px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1e_718{left:369px;bottom:678px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1f_718{left:96px;bottom:325px;letter-spacing:-0.19px;word-spacing:1.21px;}
#t1g_718{left:158px;bottom:325px;}
#t1h_718{left:164px;bottom:325px;letter-spacing:0.21px;}
#t1i_718{left:198px;bottom:325px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t1j_718{left:120px;bottom:296px;letter-spacing:0.11px;}
#t1k_718{left:125px;bottom:278px;letter-spacing:0.11px;}
#t1l_718{left:402px;bottom:287px;letter-spacing:0.12px;word-spacing:0.04px;}
#t1m_718{left:753px;bottom:296px;letter-spacing:0.11px;}
#t1n_718{left:762px;bottom:278px;letter-spacing:-0.15px;}
#t1o_718{left:131px;bottom:252px;letter-spacing:0.11px;}
#t1p_718{left:147px;bottom:230px;}
#t1q_718{left:211px;bottom:253px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t1r_718{left:776px;bottom:253px;}
#t1s_718{left:211px;bottom:229px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t1t_718{left:776px;bottom:229px;letter-spacing:0.11px;}
#t1u_718{left:147px;bottom:180px;}
#t1v_718{left:211px;bottom:204px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1w_718{left:776px;bottom:180px;}
#t1x_718{left:211px;bottom:180px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1y_718{left:211px;bottom:156px;letter-spacing:0.11px;}
#t1z_718{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_718{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_718{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_718{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_718{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s5_718{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_718{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_718{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_718{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s9_718{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_718{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sb_718{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts718" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg718Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg718" style="-webkit-user-select: none;"><object width="935" height="1210" data="718/718.svg" type="image/svg+xml" id="pdf718" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_718" class="t s1_718">263 </span><span id="t2_718" class="t s2_718">Exceptions and Interrupts </span>
<span id="t3_718" class="t s1_718">AMD64 Technology </span><span id="t4_718" class="t s1_718">24593—Rev. 3.41—June 2023 </span>
<span id="t5_718" class="t s3_718">Figure 8</span><span id="t6_718" class="t s4_718">-</span><span id="t7_718" class="t s3_718">4. </span><span id="t8_718" class="t s3_718">Control-Protection Error Code </span>
<span id="t9_718" class="t s5_718">The control-protection error codes are defined below: </span>
<span id="ta_718" class="t s6_718">8.5 </span><span id="tb_718" class="t s6_718">Priorities </span>
<span id="tc_718" class="t s5_718">To allow for consistent handling of multiple-interrupt conditions, simultaneous interrupts are </span>
<span id="td_718" class="t s5_718">prioritized by the processor. The AMD64 architecture defines priorities between groups of interrupts, </span>
<span id="te_718" class="t s5_718">and interrupt prioritization within a group is implementation dependent. Table 8</span><span id="tf_718" class="t s7_718">-</span><span id="tg_718" class="t s5_718">9 shows the interrupt </span>
<span id="th_718" class="t s5_718">priorities defined by the AMD64 architecture. </span>
<span id="ti_718" class="t s5_718">When simultaneous interrupts occur, the processor transfers control to the highest-priority interrupt </span>
<span id="tj_718" class="t s5_718">handler. Lower-priority interrupts from external sources are held pending by the processor, and they </span>
<span id="tk_718" class="t s5_718">are handled after the higher-priority interrupt is handled. Lower-priority interrupts that result from </span>
<span id="tl_718" class="t s5_718">internal sources are discarded. Those interrupts reoccur when the high-priority interrupt handler </span>
<span id="tm_718" class="t s5_718">completes and transfers control back to the interrupted instruction. Software interrupts are discarded as </span>
<span id="tn_718" class="t s5_718">well, and reoccur when the software-interrupt instruction is restarted. </span>
<span id="to_718" class="t s8_718">31 </span><span id="tp_718" class="t s8_718">15 </span><span id="tq_718" class="t s8_718">14 </span><span id="tr_718" class="t s8_718">0 </span>
<span id="ts_718" class="t s8_718">Reserved </span><span id="tt_718" class="t s8_718">Control-protection error code </span>
<span id="tu_718" class="t s3_718">Table 8</span><span id="tv_718" class="t s4_718">-</span><span id="tw_718" class="t s3_718">8. </span><span id="tx_718" class="t s3_718">Control-Protection Error Codes </span>
<span id="ty_718" class="t s9_718">Error Code Value </span><span id="tz_718" class="t s9_718">Name </span><span id="t10_718" class="t s9_718">Cause </span>
<span id="t11_718" class="t sa_718">1 </span><span id="t12_718" class="t sa_718">NEAR-RET </span><span id="t13_718" class="t sa_718">A RET (near) instruction encountered a return address mismatch. </span>
<span id="t14_718" class="t sa_718">2 </span><span id="t15_718" class="t sa_718">FAR-RET/IRET </span><span id="t16_718" class="t sa_718">A RET (far) or IRET instruction encountered a return address mismatch. </span>
<span id="t17_718" class="t sa_718">3 </span><span id="t18_718" class="t sa_718">RSTORSSP </span>
<span id="t19_718" class="t sa_718">An RSTORSSP instruction encountered an invalid shadow stack restore </span>
<span id="t1a_718" class="t sa_718">token. </span>
<span id="t1b_718" class="t sa_718">4 </span><span id="t1c_718" class="t sa_718">SETSSBSY </span>
<span id="t1d_718" class="t sa_718">A SETSSBSY instruction encountered an invalid supervisor shadow </span>
<span id="t1e_718" class="t sa_718">stack token. </span>
<span id="t1f_718" class="t s3_718">Table 8</span><span id="t1g_718" class="t s4_718">-</span><span id="t1h_718" class="t s3_718">9. </span><span id="t1i_718" class="t s3_718">Simultaneous Interrupt Priorities </span>
<span id="t1j_718" class="t s9_718">Interrupt </span>
<span id="t1k_718" class="t s9_718">Priority </span>
<span id="t1l_718" class="t s9_718">Interrupt Condition </span>
<span id="t1m_718" class="t s9_718">Interrupt </span>
<span id="t1n_718" class="t s9_718">Vector </span>
<span id="t1o_718" class="t sa_718">(High) </span>
<span id="t1p_718" class="t sa_718">0 </span>
<span id="t1q_718" class="t sa_718">Processor Reset </span><span id="t1r_718" class="t sa_718">— </span>
<span id="t1s_718" class="t sa_718">Machine-Check Exception </span><span id="t1t_718" class="t sa_718">18 </span>
<span id="t1u_718" class="t sa_718">1 </span>
<span id="t1v_718" class="t sa_718">External Processor Initialization (INIT) </span>
<span id="t1w_718" class="t sa_718">— </span><span id="t1x_718" class="t sa_718">SMI Interrupt </span>
<span id="t1y_718" class="t sa_718">External Clock Stop (Stpclk) </span>
<span id="t1z_718" class="t sb_718">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
