|nes
CLOCK_50 => CLOCK_50.IN5
KEY[0] => controller_data[4].IN1
KEY[1] => reset_ah.IN4
KEY[2] => controller_data[6].IN1
KEY[3] => controller_data[7].IN1
SW[0] => controller_data[0].IN1
SW[1] => controller_data[5].IN1
SW[2] => controller_data[3].IN1
SW[3] => controller_data[2].IN1
SW[4] => controller_data[1].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
VGA_R[0] <= SystemPalette:Systempalette.read_data
VGA_R[1] <= SystemPalette:Systempalette.read_data
VGA_R[2] <= SystemPalette:Systempalette.read_data
VGA_R[3] <= SystemPalette:Systempalette.read_data
VGA_R[4] <= SystemPalette:Systempalette.read_data
VGA_R[5] <= SystemPalette:Systempalette.read_data
VGA_R[6] <= SystemPalette:Systempalette.read_data
VGA_R[7] <= SystemPalette:Systempalette.read_data
VGA_G[0] <= SystemPalette:Systempalette.read_data
VGA_G[1] <= SystemPalette:Systempalette.read_data
VGA_G[2] <= SystemPalette:Systempalette.read_data
VGA_G[3] <= SystemPalette:Systempalette.read_data
VGA_G[4] <= SystemPalette:Systempalette.read_data
VGA_G[5] <= SystemPalette:Systempalette.read_data
VGA_G[6] <= SystemPalette:Systempalette.read_data
VGA_G[7] <= SystemPalette:Systempalette.read_data
VGA_B[0] <= SystemPalette:Systempalette.read_data
VGA_B[1] <= SystemPalette:Systempalette.read_data
VGA_B[2] <= SystemPalette:Systempalette.read_data
VGA_B[3] <= SystemPalette:Systempalette.read_data
VGA_B[4] <= SystemPalette:Systempalette.read_data
VGA_B[5] <= SystemPalette:Systempalette.read_data
VGA_B[6] <= SystemPalette:Systempalette.read_data
VGA_B[7] <= SystemPalette:Systempalette.read_data
VGA_CLK <= PPUClk.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
VGA_BLANK_N <= PPU:Ricoh_2C02.blank
VGA_VS <= PPU:Ricoh_2C02.VS
VGA_HS <= PPU:Ricoh_2C02.HS


|nes|mux4_8:BUSMUX
Din0[0] => Mux7.IN0
Din0[1] => Mux6.IN0
Din0[2] => Mux5.IN0
Din0[3] => Mux4.IN0
Din0[4] => Mux3.IN0
Din0[5] => Mux2.IN0
Din0[6] => Mux1.IN0
Din0[7] => Mux0.IN0
Din1[0] => Mux7.IN1
Din1[1] => Mux6.IN1
Din1[2] => Mux5.IN1
Din1[3] => Mux4.IN1
Din1[4] => Mux3.IN1
Din1[5] => Mux2.IN1
Din1[6] => Mux1.IN1
Din1[7] => Mux0.IN1
Din2[0] => Mux7.IN2
Din2[1] => Mux6.IN2
Din2[2] => Mux5.IN2
Din2[3] => Mux4.IN2
Din2[4] => Mux3.IN2
Din2[5] => Mux2.IN2
Din2[6] => Mux1.IN2
Din2[7] => Mux0.IN2
Din3[0] => Mux7.IN3
Din3[1] => Mux6.IN3
Din3[2] => Mux5.IN3
Din3[3] => Mux4.IN3
Din3[4] => Mux3.IN3
Din3[5] => Mux2.IN3
Din3[6] => Mux1.IN3
Din3[7] => Mux0.IN3
select[0] => Mux0.IN5
select[0] => Mux1.IN5
select[0] => Mux2.IN5
select[0] => Mux3.IN5
select[0] => Mux4.IN5
select[0] => Mux5.IN5
select[0] => Mux6.IN5
select[0] => Mux7.IN5
select[1] => Mux0.IN4
select[1] => Mux1.IN4
select[1] => Mux2.IN4
select[1] => Mux3.IN4
select[1] => Mux4.IN4
select[1] => Mux5.IN4
select[1] => Mux6.IN4
select[1] => Mux7.IN4
Dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|prg_rom:PRGROM
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem.waddr_a[6].DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem.waddr_a[7].DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
address[8] => mem.waddr_a[8].DATAIN
address[8] => mem.WADDR8
address[8] => mem.RADDR8
address[9] => mem.waddr_a[9].DATAIN
address[9] => mem.WADDR9
address[9] => mem.RADDR9
address[10] => mem.waddr_a[10].DATAIN
address[10] => mem.WADDR10
address[10] => mem.RADDR10
address[11] => mem.waddr_a[11].DATAIN
address[11] => mem.WADDR11
address[11] => mem.RADDR11
address[12] => mem.waddr_a[12].DATAIN
address[12] => mem.WADDR12
address[12] => mem.RADDR12
address[13] => mem.waddr_a[13].DATAIN
address[13] => mem.WADDR13
address[13] => mem.RADDR13
address[14] => mem.waddr_a[14].DATAIN
address[14] => mem.WADDR14
address[14] => mem.RADDR14
address[15] => ~NO_FANOUT~
Clk => mem.we_a.CLK
Clk => mem.waddr_a[14].CLK
Clk => mem.waddr_a[13].CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg
CPUClk => ~NO_FANOUT~
Clk => Clk.IN1
Reset => reg8:PPUCTRL.Reset
Reset => reg8:PPUMASK.Reset
Reset => reg2002:PPUSTATUS.Reset
Reset => comb.IN0
Reset => reg8:OAMDATA.Reset
Reset => reg8:PPUSCROLL.Reset
Reset => reg8:PPUADDR.Reset
Reset => reg8:PPUDATA.Reset
Reset => reg8:OAMDMA.Reset
Reset => reg8:PPUDataBuffer.Reset
Reset => State~3.DATAIN
Reset => VINC_State~3.DATAIN
Load => OAMDMA_Load.DATAB
Load => load_wire_PPU.DATAB
Load => load_wire_PPU.DATAB
Load => always0.IN1
Plus4 => oamaddrmux_select[1].IN1
Plus1 => oamaddrmux_select.IN1
Plus1 => comb.IN1
OAMADDRCLR => comb.IN1
VBLANK_set => reg2002:PPUSTATUS.VBLANK_set
VBLANK_clear => reg2002:PPUSTATUS.VBLANK_clear
PaletteTrue => load_buffer.IN1
DMA_select => DMA_select.IN1
OAMAddrInc => comb.IN1
Address[0] => Address[0].IN2
Address[1] => Address[1].IN2
Address[2] => Address[2].IN2
Address[3] => LessThan0.IN29
Address[3] => Equal0.IN15
Address[3] => Equal1.IN13
Address[3] => Equal2.IN13
Address[4] => LessThan0.IN28
Address[4] => Equal0.IN14
Address[4] => Equal1.IN1
Address[4] => Equal2.IN12
Address[5] => LessThan0.IN27
Address[5] => Equal0.IN13
Address[5] => Equal1.IN12
Address[5] => Equal2.IN11
Address[6] => LessThan0.IN26
Address[6] => Equal0.IN12
Address[6] => Equal1.IN11
Address[6] => Equal2.IN10
Address[7] => LessThan0.IN25
Address[7] => Equal0.IN11
Address[7] => Equal1.IN10
Address[7] => Equal2.IN9
Address[8] => LessThan0.IN24
Address[8] => Equal0.IN10
Address[8] => Equal1.IN9
Address[8] => Equal2.IN8
Address[9] => LessThan0.IN23
Address[9] => Equal0.IN9
Address[9] => Equal1.IN8
Address[9] => Equal2.IN7
Address[10] => LessThan0.IN22
Address[10] => Equal0.IN8
Address[10] => Equal1.IN7
Address[10] => Equal2.IN6
Address[11] => LessThan0.IN21
Address[11] => Equal0.IN7
Address[11] => Equal1.IN6
Address[11] => Equal2.IN5
Address[12] => LessThan0.IN20
Address[12] => Equal0.IN6
Address[12] => Equal1.IN5
Address[12] => Equal2.IN4
Address[13] => LessThan0.IN19
Address[13] => Equal0.IN0
Address[13] => Equal1.IN4
Address[13] => Equal2.IN0
Address[14] => LessThan0.IN18
Address[14] => Equal0.IN5
Address[14] => Equal1.IN0
Address[14] => Equal2.IN3
Address[15] => LessThan0.IN17
Address[15] => Equal0.IN4
Address[15] => Equal1.IN3
Address[15] => Equal2.IN2
Data_in_CPU[0] => Data_in_CPU[0].IN3
Data_in_CPU[1] => Data_in_CPU[1].IN3
Data_in_CPU[2] => Data_in_CPU[2].IN3
Data_in_CPU[3] => Data_in_CPU[3].IN3
Data_in_CPU[4] => Data_in_CPU[4].IN3
Data_in_CPU[5] => Data_in_CPU[5].IN3
Data_in_CPU[6] => Data_in_CPU[6].IN3
Data_in_CPU[7] => Data_in_CPU[7].IN3
VRAM_data[0] => VRAM_data[0].IN1
VRAM_data[1] => VRAM_data[1].IN1
VRAM_data[2] => VRAM_data[2].IN1
VRAM_data[3] => VRAM_data[3].IN1
VRAM_data[4] => VRAM_data[4].IN1
VRAM_data[5] => VRAM_data[5].IN1
VRAM_data[6] => VRAM_data[6].IN1
VRAM_data[7] => VRAM_data[7].IN1
Palette_RAM_data[0] => Palette_RAM_data[0].IN1
Palette_RAM_data[1] => Palette_RAM_data[1].IN1
Palette_RAM_data[2] => Palette_RAM_data[2].IN1
Palette_RAM_data[3] => Palette_RAM_data[3].IN1
Palette_RAM_data[4] => Palette_RAM_data[4].IN1
Palette_RAM_data[5] => Palette_RAM_data[5].IN1
Palette_RAM_data[6] => Palette_RAM_data[6].IN1
Palette_RAM_data[7] => Palette_RAM_data[7].IN1
DMA_in[0] => DMA_in[0].IN1
DMA_in[1] => DMA_in[1].IN1
DMA_in[2] => DMA_in[2].IN1
DMA_in[3] => DMA_in[3].IN1
DMA_in[4] => DMA_in[4].IN1
DMA_in[5] => DMA_in[5].IN1
DMA_in[6] => DMA_in[6].IN1
DMA_in[7] => DMA_in[7].IN1
Data_out[0] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[0] <= PPU_Out0[0].DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[1] <= PPU_Out0[1].DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[2] <= PPU_Out0[2].DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[3] <= PPU_Out0[3].DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[4] <= PPU_Out0[4].DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[5] <= PPU_Out0[5].DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[6] <= PPU_Out0[6].DB_MAX_OUTPUT_PORT_TYPE
PPUCTRL_out[7] <= PPU_Out0[7].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[0] <= PPU_Out1[0].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[1] <= PPU_Out1[1].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[2] <= PPU_Out1[2].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[3] <= PPU_Out1[3].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[4] <= PPU_Out1[4].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[5] <= PPU_Out1[5].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[6] <= PPU_Out1[6].DB_MAX_OUTPUT_PORT_TYPE
PPUMASK_out[7] <= PPU_Out1[7].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[0] <= PPU_Out2[0].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[1] <= PPU_Out2[1].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[2] <= PPU_Out2[2].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[3] <= PPU_Out2[3].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[4] <= PPU_Out2[4].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[5] <= PPU_Out2[5].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[6] <= PPU_Out2[6].DB_MAX_OUTPUT_PORT_TYPE
PPUSTATUS_out[7] <= PPU_Out2[7].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[0] <= PPU_Out4[0].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[1] <= PPU_Out4[1].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[2] <= PPU_Out4[2].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[3] <= PPU_Out4[3].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[4] <= PPU_Out4[4].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[5] <= PPU_Out4[5].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[6] <= PPU_Out4[6].DB_MAX_OUTPUT_PORT_TYPE
OAMDATA_out[7] <= PPU_Out4[7].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[0] <= PPU_Out5[0].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[1] <= PPU_Out5[1].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[2] <= PPU_Out5[2].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[3] <= PPU_Out5[3].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[4] <= PPU_Out5[4].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[5] <= PPU_Out5[5].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[6] <= PPU_Out5[6].DB_MAX_OUTPUT_PORT_TYPE
PPUSCROLL_out[7] <= PPU_Out5[7].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[0] <= PPU_Out6[0].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[1] <= PPU_Out6[1].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[2] <= PPU_Out6[2].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[3] <= PPU_Out6[3].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[4] <= PPU_Out6[4].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[5] <= PPU_Out6[5].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[6] <= PPU_Out6[6].DB_MAX_OUTPUT_PORT_TYPE
PPUADDR_out[7] <= PPU_Out6[7].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[0] <= PPU_Out7[0].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[1] <= PPU_Out7[1].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[2] <= PPU_Out7[2].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[3] <= PPU_Out7[3].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[4] <= PPU_Out7[4].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[5] <= PPU_Out7[5].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[6] <= PPU_Out7[6].DB_MAX_OUTPUT_PORT_TYPE
PPUDATA_out[7] <= PPU_Out7[7].DB_MAX_OUTPUT_PORT_TYPE
DMA[0] <= reg8:OAMDMA.Data_Out[0]
DMA[1] <= reg8:OAMDMA.Data_Out[1]
DMA[2] <= reg8:OAMDMA.Data_Out[2]
DMA[3] <= reg8:OAMDMA.Data_Out[3]
DMA[4] <= reg8:OAMDMA.Data_Out[4]
DMA[5] <= reg8:OAMDMA.Data_Out[5]
DMA[6] <= reg8:OAMDMA.Data_Out[6]
DMA[7] <= reg8:OAMDMA.Data_Out[7]
OAMAddr[0] <= PPU_Out3[0].DB_MAX_OUTPUT_PORT_TYPE
OAMAddr[1] <= PPU_Out3[1].DB_MAX_OUTPUT_PORT_TYPE
OAMAddr[2] <= PPU_Out3[2].DB_MAX_OUTPUT_PORT_TYPE
OAMAddr[3] <= PPU_Out3[3].DB_MAX_OUTPUT_PORT_TYPE
OAMAddr[4] <= PPU_Out3[4].DB_MAX_OUTPUT_PORT_TYPE
OAMAddr[5] <= PPU_Out3[5].DB_MAX_OUTPUT_PORT_TYPE
OAMAddr[6] <= PPU_Out3[6].DB_MAX_OUTPUT_PORT_TYPE
OAMAddr[7] <= PPU_Out3[7].DB_MAX_OUTPUT_PORT_TYPE
WT_clear <= always7.DB_MAX_OUTPUT_PORT_TYPE
WT_load <= WT_load.DB_MAX_OUTPUT_PORT_TYPE
Load2004 <= decoder8:PPUDecoder.Dout4
Load2005 <= decoder8:PPUDecoder.Dout5
Load2006 <= decoder8:PPUDecoder.Dout6
Load2007 <= PPU_Load7.DB_MAX_OUTPUT_PORT_TYPE
VINC <= VINC.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|decoder8:PPUDecoder
Din => D7.DATAB
Din => D6.DATAB
Din => D5.DATAB
Din => D4.DATAB
Din => D3.DATAB
Din => D2.DATAB
Din => D1.DATAB
Din => D0.DATAB
select[0] => Decoder0.IN2
select[1] => Decoder0.IN1
select[2] => Decoder0.IN0
Dout0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
Dout1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
Dout2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
Dout3 <= D3.DB_MAX_OUTPUT_PORT_TYPE
Dout4 <= D4.DB_MAX_OUTPUT_PORT_TYPE
Dout5 <= D5.DB_MAX_OUTPUT_PORT_TYPE
Dout6 <= D6.DB_MAX_OUTPUT_PORT_TYPE
Dout7 <= D7.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|mux8:PPUMux
Din0[0] => Mux7.IN0
Din0[1] => Mux6.IN0
Din0[2] => Mux5.IN0
Din0[3] => Mux4.IN0
Din0[4] => Mux3.IN0
Din0[5] => Mux2.IN0
Din0[6] => Mux1.IN0
Din0[7] => Mux0.IN0
Din1[0] => Mux7.IN1
Din1[1] => Mux6.IN1
Din1[2] => Mux5.IN1
Din1[3] => Mux4.IN1
Din1[4] => Mux3.IN1
Din1[5] => Mux2.IN1
Din1[6] => Mux1.IN1
Din1[7] => Mux0.IN1
Din2[0] => Mux7.IN2
Din2[1] => Mux6.IN2
Din2[2] => Mux5.IN2
Din2[3] => Mux4.IN2
Din2[4] => Mux3.IN2
Din2[5] => Mux2.IN2
Din2[6] => Mux1.IN2
Din2[7] => Mux0.IN2
Din3[0] => Mux7.IN3
Din3[1] => Mux6.IN3
Din3[2] => Mux5.IN3
Din3[3] => Mux4.IN3
Din3[4] => Mux3.IN3
Din3[5] => Mux2.IN3
Din3[6] => Mux1.IN3
Din3[7] => Mux0.IN3
Din4[0] => Mux7.IN4
Din4[1] => Mux6.IN4
Din4[2] => Mux5.IN4
Din4[3] => Mux4.IN4
Din4[4] => Mux3.IN4
Din4[5] => Mux2.IN4
Din4[6] => Mux1.IN4
Din4[7] => Mux0.IN4
Din5[0] => Mux7.IN5
Din5[1] => Mux6.IN5
Din5[2] => Mux5.IN5
Din5[3] => Mux4.IN5
Din5[4] => Mux3.IN5
Din5[5] => Mux2.IN5
Din5[6] => Mux1.IN5
Din5[7] => Mux0.IN5
Din6[0] => Mux7.IN6
Din6[1] => Mux6.IN6
Din6[2] => Mux5.IN6
Din6[3] => Mux4.IN6
Din6[4] => Mux3.IN6
Din6[5] => Mux2.IN6
Din6[6] => Mux1.IN6
Din6[7] => Mux0.IN6
Din7[0] => Mux7.IN7
Din7[1] => Mux6.IN7
Din7[2] => Mux5.IN7
Din7[3] => Mux4.IN7
Din7[4] => Mux3.IN7
Din7[5] => Mux2.IN7
Din7[6] => Mux1.IN7
Din7[7] => Mux0.IN7
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN10
select[0] => Mux5.IN10
select[0] => Mux6.IN10
select[0] => Mux7.IN10
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN9
select[1] => Mux5.IN9
select[1] => Mux6.IN9
select[1] => Mux7.IN9
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN8
select[2] => Mux5.IN8
select[2] => Mux6.IN8
select[2] => Mux7.IN8
Dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|mux2_8:PPUDATAMux
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|mux2_8:PPUReadMux
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|mux2_8:OAMDATAMux
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|mux3_8:OAMADDRMux
Din0[0] => Selector7.IN3
Din0[1] => Selector6.IN3
Din0[2] => Selector5.IN3
Din0[3] => Selector4.IN3
Din0[4] => Selector3.IN3
Din0[5] => Selector2.IN3
Din0[6] => Selector1.IN3
Din0[7] => Selector0.IN3
Din1[0] => Selector7.IN4
Din1[1] => Selector6.IN4
Din1[2] => Selector5.IN4
Din1[3] => Selector4.IN4
Din1[4] => Selector3.IN4
Din1[5] => Selector2.IN4
Din1[6] => Selector1.IN4
Din1[7] => Selector0.IN4
Din2[0] => Selector7.IN5
Din2[1] => Selector6.IN5
Din2[2] => Selector5.IN5
Din2[3] => Selector4.IN5
Din2[4] => Selector3.IN5
Din2[5] => Selector2.IN5
Din2[6] => Selector1.IN5
Din2[7] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
Dout[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:PPUCTRL
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:PPUMASK
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg2002:PPUSTATUS
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out.OUTPUTSELECT
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
VBLANK_set => Data_Out.OUTPUTSELECT
VBLANK_clear => always0.IN0
PPUSTATUS_true => always0.IN1
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:OAMADDR
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:OAMDATA
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:PPUSCROLL
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:PPUADDR
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:PPUDATA
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:OAMDMA
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|IO_register_file:IOreg|reg8:PPUDataBuffer
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|cpu_ram:CPURAM
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem.waddr_a[6].DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem.waddr_a[7].DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
address[8] => mem.waddr_a[8].DATAIN
address[8] => mem.WADDR8
address[8] => mem.RADDR8
address[9] => mem.waddr_a[9].DATAIN
address[9] => mem.WADDR9
address[9] => mem.RADDR9
address[10] => mem.waddr_a[10].DATAIN
address[10] => mem.WADDR10
address[10] => mem.RADDR10
Clk => mem.we_a.CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03
Clk => Clk.IN15
Reset => Reset.IN15
IRQ => ~NO_FANOUT~
NMI => NMI.IN1
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => Next_state.OUTPUTSELECT
StopCPU => always2.IN1
Data_in[0] => Data_in[0].IN8
Data_in[1] => Data_in[1].IN8
Data_in[2] => Data_in[2].IN8
Data_in[3] => Data_in[3].IN8
Data_in[4] => Data_in[4].IN8
Data_in[5] => Data_in[5].IN8
Data_in[6] => Data_in[6].IN8
Data_in[7] => Data_in[7].IN8
controller_data[0] => controller_data[0].IN1
controller_data[1] => controller_data[1].IN1
controller_data[2] => controller_data[2].IN1
controller_data[3] => controller_data[3].IN1
controller_data[4] => controller_data[4].IN1
controller_data[5] => controller_data[5].IN1
controller_data[6] => controller_data[6].IN1
controller_data[7] => controller_data[7].IN1
DMA[0] => dma_pointer[8].IN1
DMA[1] => dma_pointer[9].IN1
DMA[2] => dma_pointer[10].IN1
DMA[3] => dma_pointer[11].IN1
DMA[4] => dma_pointer[12].IN1
DMA[5] => dma_pointer[13].IN1
DMA[6] => dma_pointer[14].IN1
DMA[7] => dma_pointer[15].IN1
Data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Data4016[0] <= reg4016:Reg4016.Data_Out
Data4016[1] <= reg4016:Reg4016.Data_Out
Data4016[2] <= reg4016:Reg4016.Data_Out
Data4016[3] <= reg4016:Reg4016.Data_Out
Data4016[4] <= reg4016:Reg4016.Data_Out
Data4016[5] <= reg4016:Reg4016.Data_Out
Data4016[6] <= reg4016:Reg4016.Data_Out
Data4016[7] <= reg4016:Reg4016.Data_Out
OAMOffset[0] <= counter_out[0].DB_MAX_OUTPUT_PORT_TYPE
OAMOffset[1] <= counter_out[1].DB_MAX_OUTPUT_PORT_TYPE
OAMOffset[2] <= counter_out[2].DB_MAX_OUTPUT_PORT_TYPE
OAMOffset[3] <= counter_out[3].DB_MAX_OUTPUT_PORT_TYPE
OAMOffset[4] <= counter_out[4].DB_MAX_OUTPUT_PORT_TYPE
OAMOffset[5] <= counter_out[5].DB_MAX_OUTPUT_PORT_TYPE
OAMOffset[6] <= counter_out[6].DB_MAX_OUTPUT_PORT_TYPE
OAMOffset[7] <= counter_out[7].DB_MAX_OUTPUT_PORT_TYPE
Address_out[0] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[1] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[2] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[3] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[4] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[5] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[6] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[7] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[8] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[9] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[10] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[11] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[12] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[13] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[14] <= addr_decoder:ADDRESS_DECODE.address_out
Address_out[15] <= addr_decoder:ADDRESS_DECODE.address_out
BUS_SELECT[0] <= addr_decoder:ADDRESS_DECODE.bus_select
BUS_SELECT[1] <= addr_decoder:ADDRESS_DECODE.bus_select
WE <= addr_decoder:ADDRESS_DECODE.we
REG_LOAD <= addr_decoder:ADDRESS_DECODE.reg_file_load
DMA_select <= Equal967.DB_MAX_OUTPUT_PORT_TYPE
OAMWrite <= Equal968.DB_MAX_OUTPUT_PORT_TYPE
OAMAddrInc <= <GND>


|nes|CPU:Ricoh_2A03|reg8:X
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|reg8:Y
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|reg8:A
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|pc_reg:PC
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Reset => Data_Out[8]~reg0.ACLR
Reset => Data_Out[9]~reg0.ACLR
Reset => Data_Out[10]~reg0.ACLR
Reset => Data_Out[11]~reg0.ACLR
Reset => Data_Out[12]~reg0.ACLR
Reset => Data_Out[13]~reg0.ACLR
Reset => Data_Out[14]~reg0.ACLR
Reset => Data_Out[15]~reg0.ACLR
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out[7]~reg0.ENA
LoadUB => Data_Out[6]~reg0.ENA
LoadUB => Data_Out[5]~reg0.ENA
LoadUB => Data_Out[4]~reg0.ENA
LoadUB => Data_Out[3]~reg0.ENA
LoadUB => Data_Out[2]~reg0.ENA
LoadUB => Data_Out[1]~reg0.ENA
LoadUB => Data_Out[0]~reg0.ENA
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[0] => Data_Out.DATAB
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|sp_reg:StackPointer
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.PRESET
Reset => Data_Out[1]~reg0.PRESET
Reset => Data_Out[2]~reg0.PRESET
Reset => Data_Out[3]~reg0.PRESET
Reset => Data_Out[4]~reg0.PRESET
Reset => Data_Out[5]~reg0.PRESET
Reset => Data_Out[6]~reg0.PRESET
Reset => Data_Out[7]~reg0.PRESET
Load => Data_Out[0]~reg0.ENA
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|p_reg:P
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
SEI => Data_Out.OUTPUTSELECT
SEC => Data_Out.OUTPUTSELECT
CLI => Data_Out.OUTPUTSELECT
CLC => Data_Out.OUTPUTSELECT
CLV => Data_Out.OUTPUTSELECT
N => Data_Out.DATAB
LoadN => Data_Out.OUTPUTSELECT
V => Data_Out.DATAB
LoadV => Data_Out.OUTPUTSELECT
Z => Data_Out.DATAB
LoadZ => Data_Out.OUTPUTSELECT
C => Data_Out.DATAB
LoadC => Data_Out.OUTPUTSELECT
BRK => Data_Out.OUTPUTSELECT
PLP => Data_Out.OUTPUTSELECT
PLP => Data_Out.OUTPUTSELECT
PLP => Data_Out.OUTPUTSELECT
PLP => Data_Out.OUTPUTSELECT
PLP => Data_Out.OUTPUTSELECT
PLP => Data_Out.OUTPUTSELECT
PLP => Data_Out[5]~reg0.ENA
PLP => Data_Out[3]~reg0.ENA
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|ADDR_REG:reg_addr
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.PRESET
Reset => Data_Out[3]~reg0.PRESET
Reset => Data_Out[4]~reg0.PRESET
Reset => Data_Out[5]~reg0.PRESET
Reset => Data_Out[6]~reg0.PRESET
Reset => Data_Out[7]~reg0.PRESET
Reset => Data_Out[8]~reg0.PRESET
Reset => Data_Out[9]~reg0.PRESET
Reset => Data_Out[10]~reg0.PRESET
Reset => Data_Out[11]~reg0.PRESET
Reset => Data_Out[12]~reg0.PRESET
Reset => Data_Out[13]~reg0.PRESET
Reset => Data_Out[14]~reg0.PRESET
Reset => Data_Out[15]~reg0.PRESET
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
IRQ => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
NMI => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[0] => Data_Out.DATAB
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|pc_reg:INDIRECT
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Reset => Data_Out[8]~reg0.ACLR
Reset => Data_Out[9]~reg0.ACLR
Reset => Data_Out[10]~reg0.ACLR
Reset => Data_Out[11]~reg0.ACLR
Reset => Data_Out[12]~reg0.ACLR
Reset => Data_Out[13]~reg0.ACLR
Reset => Data_Out[14]~reg0.ACLR
Reset => Data_Out[15]~reg0.ACLR
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out.OUTPUTSELECT
LoadUB => Data_Out[7]~reg0.ENA
LoadUB => Data_Out[6]~reg0.ENA
LoadUB => Data_Out[5]~reg0.ENA
LoadUB => Data_Out[4]~reg0.ENA
LoadUB => Data_Out[3]~reg0.ENA
LoadUB => Data_Out[2]~reg0.ENA
LoadUB => Data_Out[1]~reg0.ENA
LoadUB => Data_Out[0]~reg0.ENA
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
LoadLB => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[0] => Data_Out.DATAB
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[1] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[2] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[3] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[4] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[5] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[6] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[7] => Data_Out.DATAB
Data_In[8] => Data_Out.DATAB
Data_In[9] => Data_Out.DATAB
Data_In[10] => Data_Out.DATAB
Data_In[11] => Data_Out.DATAB
Data_In[12] => Data_Out.DATAB
Data_In[13] => Data_Out.DATAB
Data_In[14] => Data_Out.DATAB
Data_In[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|reg8:DATA_BUFFER
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|reg8:DMA_COUNTER
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|controller_reg:ControllerReg
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].PRESET
Reset => data[1].PRESET
Reset => data[2].PRESET
Reset => data[3].PRESET
Reset => data[4].PRESET
Reset => data[5].PRESET
Reset => data[6].PRESET
Reset => data[7].PRESET
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|reg4016:Reg4016
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out.OUTPUTSELECT
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Shift_In => Data_Out.DATAB
Shift_Enable => Data_Out.OUTPUTSELECT
Data_In[0] => Data_Out.DATAB
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|flip_flop:Strobe
Clk => q.CLK
Reset => q.ACLR
Load => q.ENA
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset
offset[0] => sext[0].DATAIN
offset[1] => sext[1].DATAIN
offset[2] => sext[2].DATAIN
offset[3] => sext[3].DATAIN
offset[4] => sext[4].DATAIN
offset[5] => sext[5].DATAIN
offset[6] => sext[6].DATAIN
offset[7] => offset[7].IN8
sext[0] <= offset[0].DB_MAX_OUTPUT_PORT_TYPE
sext[1] <= offset[1].DB_MAX_OUTPUT_PORT_TYPE
sext[2] <= offset[2].DB_MAX_OUTPUT_PORT_TYPE
sext[3] <= offset[3].DB_MAX_OUTPUT_PORT_TYPE
sext[4] <= offset[4].DB_MAX_OUTPUT_PORT_TYPE
sext[5] <= offset[5].DB_MAX_OUTPUT_PORT_TYPE
sext[6] <= offset[6].DB_MAX_OUTPUT_PORT_TYPE
sext[7] <= offset[7].DB_MAX_OUTPUT_PORT_TYPE
sext[8] <= mux2:m0.Dout
sext[9] <= mux2:m1.Dout
sext[10] <= mux2:m2.Dout
sext[11] <= mux2:m3.Dout
sext[12] <= mux2:m4.Dout
sext[13] <= mux2:m5.Dout
sext[14] <= mux2:m6.Dout
sext[15] <= mux2:m7.Dout


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m0
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m1
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m2
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m3
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m4
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m5
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m6
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|PCoffset8:pc_offset|mux2:m7
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|edge_detector:NMI_detector
NMI => NMI.IN1
Clk => Clk.IN2
Reset => Reset.IN2
NMI_assert <= NMI_assert.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|edge_detector:NMI_detector|nmi_flipflop:FF1
Clk => q.CLK
Reset => q.PRESET
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|edge_detector:NMI_detector|nmi_flipflop:FF2
Clk => q.CLK
Reset => q.PRESET
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|reg1:NMI_reg
Clk => out.CLK
Reset => always0.IN0
nmi_assert => out.ENA
nmi_done => always0.IN1
nmi_status <= out.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux7_8:databus_mux
Din0[0] => Mux7.IN0
Din0[1] => Mux6.IN0
Din0[2] => Mux5.IN0
Din0[3] => Mux4.IN0
Din0[4] => Mux3.IN0
Din0[5] => Mux2.IN0
Din0[6] => Mux1.IN0
Din0[7] => Mux0.IN0
Din1[0] => Mux7.IN1
Din1[1] => Mux6.IN1
Din1[2] => Mux5.IN1
Din1[3] => Mux4.IN1
Din1[4] => Mux3.IN1
Din1[5] => Mux2.IN1
Din1[6] => Mux1.IN1
Din1[7] => Mux0.IN1
Din2[0] => Mux7.IN2
Din2[1] => Mux6.IN2
Din2[2] => Mux5.IN2
Din2[3] => Mux4.IN2
Din2[4] => Mux3.IN2
Din2[5] => Mux2.IN2
Din2[6] => Mux1.IN2
Din2[7] => Mux0.IN2
Din3[0] => Mux7.IN3
Din3[1] => Mux6.IN3
Din3[2] => Mux5.IN3
Din3[3] => Mux4.IN3
Din3[4] => Mux3.IN3
Din3[5] => Mux2.IN3
Din3[6] => Mux1.IN3
Din3[7] => Mux0.IN3
Din4[0] => Mux7.IN4
Din4[1] => Mux6.IN4
Din4[2] => Mux5.IN4
Din4[3] => Mux4.IN4
Din4[4] => Mux3.IN4
Din4[5] => Mux2.IN4
Din4[6] => Mux1.IN4
Din4[7] => Mux0.IN4
Din5[0] => Mux7.IN5
Din5[1] => Mux6.IN5
Din5[2] => Mux5.IN5
Din5[3] => Mux4.IN5
Din5[4] => Mux3.IN5
Din5[5] => Mux2.IN5
Din5[6] => Mux1.IN5
Din5[7] => Mux0.IN5
Din6[0] => Mux7.IN6
Din6[0] => Mux7.IN7
Din6[1] => Mux6.IN6
Din6[1] => Mux6.IN7
Din6[2] => Mux5.IN6
Din6[2] => Mux5.IN7
Din6[3] => Mux4.IN6
Din6[3] => Mux4.IN7
Din6[4] => Mux3.IN6
Din6[4] => Mux3.IN7
Din6[5] => Mux2.IN6
Din6[5] => Mux2.IN7
Din6[6] => Mux1.IN6
Din6[6] => Mux1.IN7
Din6[7] => Mux0.IN6
Din6[7] => Mux0.IN7
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN10
select[0] => Mux5.IN10
select[0] => Mux6.IN10
select[0] => Mux7.IN10
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN9
select[1] => Mux5.IN9
select[1] => Mux6.IN9
select[1] => Mux7.IN9
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN8
select[2] => Mux5.IN8
select[2] => Mux6.IN8
select[2] => Mux7.IN8
Dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux2_8:MUX_Y
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux2_8:MUX_A
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux3_8:MUX_X
Din0[0] => Selector7.IN3
Din0[1] => Selector6.IN3
Din0[2] => Selector5.IN3
Din0[3] => Selector4.IN3
Din0[4] => Selector3.IN3
Din0[5] => Selector2.IN3
Din0[6] => Selector1.IN3
Din0[7] => Selector0.IN3
Din1[0] => Selector7.IN4
Din1[1] => Selector6.IN4
Din1[2] => Selector5.IN4
Din1[3] => Selector4.IN4
Din1[4] => Selector3.IN4
Din1[5] => Selector2.IN4
Din1[6] => Selector1.IN4
Din1[7] => Selector0.IN4
Din2[0] => Selector7.IN5
Din2[1] => Selector6.IN5
Din2[2] => Selector5.IN5
Din2[3] => Selector4.IN5
Din2[4] => Selector3.IN5
Din2[5] => Selector2.IN5
Din2[6] => Selector1.IN5
Din2[7] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
Dout[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux4_16:MUX_PC
Din0[0] => Mux15.IN0
Din0[1] => Mux14.IN0
Din0[2] => Mux13.IN0
Din0[3] => Mux12.IN0
Din0[4] => Mux11.IN0
Din0[5] => Mux10.IN0
Din0[6] => Mux9.IN0
Din0[7] => Mux8.IN0
Din0[8] => Mux7.IN0
Din0[9] => Mux6.IN0
Din0[10] => Mux5.IN0
Din0[11] => Mux4.IN0
Din0[12] => Mux3.IN0
Din0[13] => Mux2.IN0
Din0[14] => Mux1.IN0
Din0[15] => Mux0.IN0
Din1[0] => Mux15.IN1
Din1[1] => Mux14.IN1
Din1[2] => Mux13.IN1
Din1[3] => Mux12.IN1
Din1[4] => Mux11.IN1
Din1[5] => Mux10.IN1
Din1[6] => Mux9.IN1
Din1[7] => Mux8.IN1
Din1[8] => Mux7.IN1
Din1[9] => Mux6.IN1
Din1[10] => Mux5.IN1
Din1[11] => Mux4.IN1
Din1[12] => Mux3.IN1
Din1[13] => Mux2.IN1
Din1[14] => Mux1.IN1
Din1[15] => Mux0.IN1
Din2[0] => Mux15.IN2
Din2[1] => Mux14.IN2
Din2[2] => Mux13.IN2
Din2[3] => Mux12.IN2
Din2[4] => Mux11.IN2
Din2[5] => Mux10.IN2
Din2[6] => Mux9.IN2
Din2[7] => Mux8.IN2
Din2[8] => Mux7.IN2
Din2[9] => Mux6.IN2
Din2[10] => Mux5.IN2
Din2[11] => Mux4.IN2
Din2[12] => Mux3.IN2
Din2[13] => Mux2.IN2
Din2[14] => Mux1.IN2
Din2[15] => Mux0.IN2
Din3[0] => Mux15.IN3
Din3[1] => Mux14.IN3
Din3[2] => Mux13.IN3
Din3[3] => Mux12.IN3
Din3[4] => Mux11.IN3
Din3[5] => Mux10.IN3
Din3[6] => Mux9.IN3
Din3[7] => Mux8.IN3
Din3[8] => Mux7.IN3
Din3[9] => Mux6.IN3
Din3[10] => Mux5.IN3
Din3[11] => Mux4.IN3
Din3[12] => Mux3.IN3
Din3[13] => Mux2.IN3
Din3[14] => Mux1.IN3
Din3[15] => Mux0.IN3
select[0] => Mux0.IN5
select[0] => Mux1.IN5
select[0] => Mux2.IN5
select[0] => Mux3.IN5
select[0] => Mux4.IN5
select[0] => Mux5.IN5
select[0] => Mux6.IN5
select[0] => Mux7.IN5
select[0] => Mux8.IN5
select[0] => Mux9.IN5
select[0] => Mux10.IN5
select[0] => Mux11.IN5
select[0] => Mux12.IN5
select[0] => Mux13.IN5
select[0] => Mux14.IN5
select[0] => Mux15.IN5
select[1] => Mux0.IN4
select[1] => Mux1.IN4
select[1] => Mux2.IN4
select[1] => Mux3.IN4
select[1] => Mux4.IN4
select[1] => Mux5.IN4
select[1] => Mux6.IN4
select[1] => Mux7.IN4
select[1] => Mux8.IN4
select[1] => Mux9.IN4
select[1] => Mux10.IN4
select[1] => Mux11.IN4
select[1] => Mux12.IN4
select[1] => Mux13.IN4
select[1] => Mux14.IN4
select[1] => Mux15.IN4
Dout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux11_16:MUX_ADDR
Din0[0] => Mux15.IN0
Din0[1] => Mux14.IN0
Din0[2] => Mux13.IN0
Din0[3] => Mux12.IN0
Din0[4] => Mux11.IN0
Din0[5] => Mux10.IN0
Din0[6] => Mux9.IN0
Din0[7] => Mux8.IN0
Din0[8] => Mux7.IN0
Din0[9] => Mux6.IN0
Din0[10] => Mux5.IN0
Din0[11] => Mux4.IN0
Din0[12] => Mux3.IN0
Din0[13] => Mux2.IN0
Din0[14] => Mux1.IN0
Din0[15] => Mux0.IN0
Din1[0] => Mux15.IN1
Din1[1] => Mux14.IN1
Din1[2] => Mux13.IN1
Din1[3] => Mux12.IN1
Din1[4] => Mux11.IN1
Din1[5] => Mux10.IN1
Din1[6] => Mux9.IN1
Din1[7] => Mux8.IN1
Din1[8] => Mux7.IN1
Din1[9] => Mux6.IN1
Din1[10] => Mux5.IN1
Din1[11] => Mux4.IN1
Din1[12] => Mux3.IN1
Din1[13] => Mux2.IN1
Din1[14] => Mux1.IN1
Din1[15] => Mux0.IN1
Din2[0] => Mux15.IN2
Din2[1] => Mux14.IN2
Din2[2] => Mux13.IN2
Din2[3] => Mux12.IN2
Din2[4] => Mux11.IN2
Din2[5] => Mux10.IN2
Din2[6] => Mux9.IN2
Din2[7] => Mux8.IN2
Din2[8] => Mux7.IN2
Din2[9] => Mux6.IN2
Din2[10] => Mux5.IN2
Din2[11] => Mux4.IN2
Din2[12] => Mux3.IN2
Din2[13] => Mux2.IN2
Din2[14] => Mux1.IN2
Din2[15] => Mux0.IN2
Din3[0] => Mux15.IN3
Din3[1] => Mux14.IN3
Din3[2] => Mux13.IN3
Din3[3] => Mux12.IN3
Din3[4] => Mux11.IN3
Din3[5] => Mux10.IN3
Din3[6] => Mux9.IN3
Din3[7] => Mux8.IN3
Din3[8] => Mux7.IN3
Din3[9] => Mux6.IN3
Din3[10] => Mux5.IN3
Din3[11] => Mux4.IN3
Din3[12] => Mux3.IN3
Din3[13] => Mux2.IN3
Din3[14] => Mux1.IN3
Din3[15] => Mux0.IN3
Din4[0] => Mux15.IN4
Din4[1] => Mux14.IN4
Din4[2] => Mux13.IN4
Din4[3] => Mux12.IN4
Din4[4] => Mux11.IN4
Din4[5] => Mux10.IN4
Din4[6] => Mux9.IN4
Din4[7] => Mux8.IN4
Din4[8] => Mux7.IN4
Din4[9] => Mux6.IN4
Din4[10] => Mux5.IN4
Din4[11] => Mux4.IN4
Din4[12] => Mux3.IN4
Din4[13] => Mux2.IN4
Din4[14] => Mux1.IN4
Din4[15] => Mux0.IN4
Din5[0] => Mux15.IN5
Din5[1] => Mux14.IN5
Din5[2] => Mux13.IN5
Din5[3] => Mux12.IN5
Din5[4] => Mux11.IN5
Din5[5] => Mux10.IN5
Din5[6] => Mux9.IN5
Din5[7] => Mux8.IN5
Din5[8] => Mux7.IN5
Din5[9] => Mux6.IN5
Din5[10] => Mux5.IN5
Din5[11] => Mux4.IN5
Din5[12] => Mux3.IN5
Din5[13] => Mux2.IN5
Din5[14] => Mux1.IN5
Din5[15] => Mux0.IN5
Din6[0] => Mux15.IN6
Din6[1] => Mux14.IN6
Din6[2] => Mux13.IN6
Din6[3] => Mux12.IN6
Din6[4] => Mux11.IN6
Din6[5] => Mux10.IN6
Din6[6] => Mux9.IN6
Din6[7] => Mux8.IN6
Din6[8] => Mux7.IN6
Din6[9] => Mux6.IN6
Din6[10] => Mux5.IN6
Din6[11] => Mux4.IN6
Din6[12] => Mux3.IN6
Din6[13] => Mux2.IN6
Din6[14] => Mux1.IN6
Din6[15] => Mux0.IN6
Din7[0] => Mux15.IN7
Din7[1] => Mux14.IN7
Din7[2] => Mux13.IN7
Din7[3] => Mux12.IN7
Din7[4] => Mux11.IN7
Din7[5] => Mux10.IN7
Din7[6] => Mux9.IN7
Din7[7] => Mux8.IN7
Din7[8] => Mux7.IN7
Din7[9] => Mux6.IN7
Din7[10] => Mux5.IN7
Din7[11] => Mux4.IN7
Din7[12] => Mux3.IN7
Din7[13] => Mux2.IN7
Din7[14] => Mux1.IN7
Din7[15] => Mux0.IN7
Din8[0] => Mux15.IN8
Din8[1] => Mux14.IN8
Din8[2] => Mux13.IN8
Din8[3] => Mux12.IN8
Din8[4] => Mux11.IN8
Din8[5] => Mux10.IN8
Din8[6] => Mux9.IN8
Din8[7] => Mux8.IN8
Din8[8] => Mux7.IN8
Din8[9] => Mux6.IN8
Din8[10] => Mux5.IN8
Din8[11] => Mux4.IN8
Din8[12] => Mux3.IN8
Din8[13] => Mux2.IN8
Din8[14] => Mux1.IN8
Din8[15] => Mux0.IN8
Din9[0] => Mux15.IN9
Din9[1] => Mux14.IN9
Din9[2] => Mux13.IN9
Din9[3] => Mux12.IN9
Din9[4] => Mux11.IN9
Din9[5] => Mux10.IN9
Din9[6] => Mux9.IN9
Din9[7] => Mux8.IN9
Din9[8] => Mux7.IN9
Din9[9] => Mux6.IN9
Din9[10] => Mux5.IN9
Din9[11] => Mux4.IN9
Din9[12] => Mux3.IN9
Din9[13] => Mux2.IN9
Din9[14] => Mux1.IN9
Din9[15] => Mux0.IN9
Din10[0] => Mux15.IN10
Din10[0] => Mux15.IN11
Din10[0] => Mux15.IN12
Din10[0] => Mux15.IN13
Din10[0] => Mux15.IN14
Din10[0] => Mux15.IN15
Din10[1] => Mux14.IN10
Din10[1] => Mux14.IN11
Din10[1] => Mux14.IN12
Din10[1] => Mux14.IN13
Din10[1] => Mux14.IN14
Din10[1] => Mux14.IN15
Din10[2] => Mux13.IN10
Din10[2] => Mux13.IN11
Din10[2] => Mux13.IN12
Din10[2] => Mux13.IN13
Din10[2] => Mux13.IN14
Din10[2] => Mux13.IN15
Din10[3] => Mux12.IN10
Din10[3] => Mux12.IN11
Din10[3] => Mux12.IN12
Din10[3] => Mux12.IN13
Din10[3] => Mux12.IN14
Din10[3] => Mux12.IN15
Din10[4] => Mux11.IN10
Din10[4] => Mux11.IN11
Din10[4] => Mux11.IN12
Din10[4] => Mux11.IN13
Din10[4] => Mux11.IN14
Din10[4] => Mux11.IN15
Din10[5] => Mux10.IN10
Din10[5] => Mux10.IN11
Din10[5] => Mux10.IN12
Din10[5] => Mux10.IN13
Din10[5] => Mux10.IN14
Din10[5] => Mux10.IN15
Din10[6] => Mux9.IN10
Din10[6] => Mux9.IN11
Din10[6] => Mux9.IN12
Din10[6] => Mux9.IN13
Din10[6] => Mux9.IN14
Din10[6] => Mux9.IN15
Din10[7] => Mux8.IN10
Din10[7] => Mux8.IN11
Din10[7] => Mux8.IN12
Din10[7] => Mux8.IN13
Din10[7] => Mux8.IN14
Din10[7] => Mux8.IN15
Din10[8] => Mux7.IN10
Din10[8] => Mux7.IN11
Din10[8] => Mux7.IN12
Din10[8] => Mux7.IN13
Din10[8] => Mux7.IN14
Din10[8] => Mux7.IN15
Din10[9] => Mux6.IN10
Din10[9] => Mux6.IN11
Din10[9] => Mux6.IN12
Din10[9] => Mux6.IN13
Din10[9] => Mux6.IN14
Din10[9] => Mux6.IN15
Din10[10] => Mux5.IN10
Din10[10] => Mux5.IN11
Din10[10] => Mux5.IN12
Din10[10] => Mux5.IN13
Din10[10] => Mux5.IN14
Din10[10] => Mux5.IN15
Din10[11] => Mux4.IN10
Din10[11] => Mux4.IN11
Din10[11] => Mux4.IN12
Din10[11] => Mux4.IN13
Din10[11] => Mux4.IN14
Din10[11] => Mux4.IN15
Din10[12] => Mux3.IN10
Din10[12] => Mux3.IN11
Din10[12] => Mux3.IN12
Din10[12] => Mux3.IN13
Din10[12] => Mux3.IN14
Din10[12] => Mux3.IN15
Din10[13] => Mux2.IN10
Din10[13] => Mux2.IN11
Din10[13] => Mux2.IN12
Din10[13] => Mux2.IN13
Din10[13] => Mux2.IN14
Din10[13] => Mux2.IN15
Din10[14] => Mux1.IN10
Din10[14] => Mux1.IN11
Din10[14] => Mux1.IN12
Din10[14] => Mux1.IN13
Din10[14] => Mux1.IN14
Din10[14] => Mux1.IN15
Din10[15] => Mux0.IN10
Din10[15] => Mux0.IN11
Din10[15] => Mux0.IN12
Din10[15] => Mux0.IN13
Din10[15] => Mux0.IN14
Din10[15] => Mux0.IN15
select[0] => Mux0.IN19
select[0] => Mux1.IN19
select[0] => Mux2.IN19
select[0] => Mux3.IN19
select[0] => Mux4.IN19
select[0] => Mux5.IN19
select[0] => Mux6.IN19
select[0] => Mux7.IN19
select[0] => Mux8.IN19
select[0] => Mux9.IN19
select[0] => Mux10.IN19
select[0] => Mux11.IN19
select[0] => Mux12.IN19
select[0] => Mux13.IN19
select[0] => Mux14.IN19
select[0] => Mux15.IN19
select[1] => Mux0.IN18
select[1] => Mux1.IN18
select[1] => Mux2.IN18
select[1] => Mux3.IN18
select[1] => Mux4.IN18
select[1] => Mux5.IN18
select[1] => Mux6.IN18
select[1] => Mux7.IN18
select[1] => Mux8.IN18
select[1] => Mux9.IN18
select[1] => Mux10.IN18
select[1] => Mux11.IN18
select[1] => Mux12.IN18
select[1] => Mux13.IN18
select[1] => Mux14.IN18
select[1] => Mux15.IN18
select[2] => Mux0.IN17
select[2] => Mux1.IN17
select[2] => Mux2.IN17
select[2] => Mux3.IN17
select[2] => Mux4.IN17
select[2] => Mux5.IN17
select[2] => Mux6.IN17
select[2] => Mux7.IN17
select[2] => Mux8.IN17
select[2] => Mux9.IN17
select[2] => Mux10.IN17
select[2] => Mux11.IN17
select[2] => Mux12.IN17
select[2] => Mux13.IN17
select[2] => Mux14.IN17
select[2] => Mux15.IN17
select[3] => Mux0.IN16
select[3] => Mux1.IN16
select[3] => Mux2.IN16
select[3] => Mux3.IN16
select[3] => Mux4.IN16
select[3] => Mux5.IN16
select[3] => Mux6.IN16
select[3] => Mux7.IN16
select[3] => Mux8.IN16
select[3] => Mux9.IN16
select[3] => Mux10.IN16
select[3] => Mux11.IN16
select[3] => Mux12.IN16
select[3] => Mux13.IN16
select[3] => Mux14.IN16
select[3] => Mux15.IN16
Dout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux5_16:MUX_IND
Din0[0] => Mux15.IN0
Din0[1] => Mux14.IN0
Din0[2] => Mux13.IN0
Din0[3] => Mux12.IN0
Din0[4] => Mux11.IN0
Din0[5] => Mux10.IN0
Din0[6] => Mux9.IN0
Din0[7] => Mux8.IN0
Din0[8] => Mux7.IN0
Din0[9] => Mux6.IN0
Din0[10] => Mux5.IN0
Din0[11] => Mux4.IN0
Din0[12] => Mux3.IN0
Din0[13] => Mux2.IN0
Din0[14] => Mux1.IN0
Din0[15] => Mux0.IN0
Din1[0] => Mux15.IN1
Din1[1] => Mux14.IN1
Din1[2] => Mux13.IN1
Din1[3] => Mux12.IN1
Din1[4] => Mux11.IN1
Din1[5] => Mux10.IN1
Din1[6] => Mux9.IN1
Din1[7] => Mux8.IN1
Din1[8] => Mux7.IN1
Din1[9] => Mux6.IN1
Din1[10] => Mux5.IN1
Din1[11] => Mux4.IN1
Din1[12] => Mux3.IN1
Din1[13] => Mux2.IN1
Din1[14] => Mux1.IN1
Din1[15] => Mux0.IN1
Din2[0] => Mux15.IN2
Din2[1] => Mux14.IN2
Din2[2] => Mux13.IN2
Din2[3] => Mux12.IN2
Din2[4] => Mux11.IN2
Din2[5] => Mux10.IN2
Din2[6] => Mux9.IN2
Din2[7] => Mux8.IN2
Din2[8] => Mux7.IN2
Din2[9] => Mux6.IN2
Din2[10] => Mux5.IN2
Din2[11] => Mux4.IN2
Din2[12] => Mux3.IN2
Din2[13] => Mux2.IN2
Din2[14] => Mux1.IN2
Din2[15] => Mux0.IN2
Din3[0] => Mux15.IN3
Din3[1] => Mux14.IN3
Din3[2] => Mux13.IN3
Din3[3] => Mux12.IN3
Din3[4] => Mux11.IN3
Din3[5] => Mux10.IN3
Din3[6] => Mux9.IN3
Din3[7] => Mux8.IN3
Din3[8] => Mux7.IN3
Din3[9] => Mux6.IN3
Din3[10] => Mux5.IN3
Din3[11] => Mux4.IN3
Din3[12] => Mux3.IN3
Din3[13] => Mux2.IN3
Din3[14] => Mux1.IN3
Din3[15] => Mux0.IN3
Din4[0] => Mux15.IN4
Din4[0] => Mux15.IN5
Din4[0] => Mux15.IN6
Din4[0] => Mux15.IN7
Din4[1] => Mux14.IN4
Din4[1] => Mux14.IN5
Din4[1] => Mux14.IN6
Din4[1] => Mux14.IN7
Din4[2] => Mux13.IN4
Din4[2] => Mux13.IN5
Din4[2] => Mux13.IN6
Din4[2] => Mux13.IN7
Din4[3] => Mux12.IN4
Din4[3] => Mux12.IN5
Din4[3] => Mux12.IN6
Din4[3] => Mux12.IN7
Din4[4] => Mux11.IN4
Din4[4] => Mux11.IN5
Din4[4] => Mux11.IN6
Din4[4] => Mux11.IN7
Din4[5] => Mux10.IN4
Din4[5] => Mux10.IN5
Din4[5] => Mux10.IN6
Din4[5] => Mux10.IN7
Din4[6] => Mux9.IN4
Din4[6] => Mux9.IN5
Din4[6] => Mux9.IN6
Din4[6] => Mux9.IN7
Din4[7] => Mux8.IN4
Din4[7] => Mux8.IN5
Din4[7] => Mux8.IN6
Din4[7] => Mux8.IN7
Din4[8] => Mux7.IN4
Din4[8] => Mux7.IN5
Din4[8] => Mux7.IN6
Din4[8] => Mux7.IN7
Din4[9] => Mux6.IN4
Din4[9] => Mux6.IN5
Din4[9] => Mux6.IN6
Din4[9] => Mux6.IN7
Din4[10] => Mux5.IN4
Din4[10] => Mux5.IN5
Din4[10] => Mux5.IN6
Din4[10] => Mux5.IN7
Din4[11] => Mux4.IN4
Din4[11] => Mux4.IN5
Din4[11] => Mux4.IN6
Din4[11] => Mux4.IN7
Din4[12] => Mux3.IN4
Din4[12] => Mux3.IN5
Din4[12] => Mux3.IN6
Din4[12] => Mux3.IN7
Din4[13] => Mux2.IN4
Din4[13] => Mux2.IN5
Din4[13] => Mux2.IN6
Din4[13] => Mux2.IN7
Din4[14] => Mux1.IN4
Din4[14] => Mux1.IN5
Din4[14] => Mux1.IN6
Din4[14] => Mux1.IN7
Din4[15] => Mux0.IN4
Din4[15] => Mux0.IN5
Din4[15] => Mux0.IN6
Din4[15] => Mux0.IN7
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN10
select[0] => Mux5.IN10
select[0] => Mux6.IN10
select[0] => Mux7.IN10
select[0] => Mux8.IN10
select[0] => Mux9.IN10
select[0] => Mux10.IN10
select[0] => Mux11.IN10
select[0] => Mux12.IN10
select[0] => Mux13.IN10
select[0] => Mux14.IN10
select[0] => Mux15.IN10
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN9
select[1] => Mux5.IN9
select[1] => Mux6.IN9
select[1] => Mux7.IN9
select[1] => Mux8.IN9
select[1] => Mux9.IN9
select[1] => Mux10.IN9
select[1] => Mux11.IN9
select[1] => Mux12.IN9
select[1] => Mux13.IN9
select[1] => Mux14.IN9
select[1] => Mux15.IN9
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN8
select[2] => Mux5.IN8
select[2] => Mux6.IN8
select[2] => Mux7.IN8
select[2] => Mux8.IN8
select[2] => Mux9.IN8
select[2] => Mux10.IN8
select[2] => Mux11.IN8
select[2] => Mux12.IN8
select[2] => Mux13.IN8
select[2] => Mux14.IN8
select[2] => Mux15.IN8
Dout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux2_8:PCdataout_mux
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux3_8:MUX_SP
Din0[0] => Selector7.IN3
Din0[1] => Selector6.IN3
Din0[2] => Selector5.IN3
Din0[3] => Selector4.IN3
Din0[4] => Selector3.IN3
Din0[5] => Selector2.IN3
Din0[6] => Selector1.IN3
Din0[7] => Selector0.IN3
Din1[0] => Selector7.IN4
Din1[1] => Selector6.IN4
Din1[2] => Selector5.IN4
Din1[3] => Selector4.IN4
Din1[4] => Selector3.IN4
Din1[5] => Selector2.IN4
Din1[6] => Selector1.IN4
Din1[7] => Selector0.IN4
Din2[0] => Selector7.IN5
Din2[1] => Selector6.IN5
Din2[2] => Selector5.IN5
Din2[3] => Selector4.IN5
Din2[4] => Selector3.IN5
Din2[5] => Selector2.IN5
Din2[6] => Selector1.IN5
Din2[7] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
Dout[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|Computation_Unit:ALU
C_flag => Add1.IN18
C_flag => Add3.IN18
C_flag => ROL_M[0].IN2
C_flag => ROR_M[7].IN2
n_select => n_select.IN1
v_select[0] => v_select[0].IN1
v_select[1] => v_select[1].IN1
ALUK[0] => ALUK[0].IN1
ALUK[1] => ALUK[1].IN1
ALUK[2] => ALUK[2].IN1
ALUK[3] => ALUK[3].IN1
ALUK[4] => ALUK[4].IN1
c_select[0] => c_select[0].IN1
c_select[1] => c_select[1].IN1
c_select[2] => c_select[2].IN1
c_select[3] => c_select[3].IN1
Accumulator[0] => Accumulator[0].IN4
Accumulator[1] => Accumulator[1].IN5
Accumulator[2] => Accumulator[2].IN5
Accumulator[3] => Accumulator[3].IN5
Accumulator[4] => Accumulator[4].IN5
Accumulator[5] => Accumulator[5].IN5
Accumulator[6] => Accumulator[6].IN5
Accumulator[7] => Accumulator[7].IN4
X[0] => X[0].IN1
X[1] => X[1].IN1
X[2] => X[2].IN1
X[3] => X[3].IN1
X[4] => X[4].IN1
X[5] => X[5].IN1
X[6] => X[6].IN1
X[7] => X[7].IN1
Y[0] => Y[0].IN1
Y[1] => Y[1].IN1
Y[2] => Y[2].IN1
Y[3] => Y[3].IN1
Y[4] => Y[4].IN1
Y[5] => Y[5].IN1
Y[6] => Y[6].IN1
Y[7] => Y[7].IN1
M[0] => M[0].IN4
M[1] => M[1].IN5
M[2] => M[2].IN5
M[3] => M[3].IN5
M[4] => M[4].IN5
M[5] => M[5].IN5
M[6] => M[6].IN6
M[7] => M[7].IN5
SP[0] => SP[0].IN1
SP[1] => SP[1].IN1
SP[2] => SP[2].IN1
SP[3] => SP[3].IN1
SP[4] => SP[4].IN1
SP[5] => SP[5].IN1
SP[6] => SP[6].IN1
SP[7] => SP[7].IN1
result[0] <= compute_mux:function_gen.Dout
result[1] <= compute_mux:function_gen.Dout
result[2] <= compute_mux:function_gen.Dout
result[3] <= compute_mux:function_gen.Dout
result[4] <= compute_mux:function_gen.Dout
result[5] <= compute_mux:function_gen.Dout
result[6] <= compute_mux:function_gen.Dout
result[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
v_flag <= mux4_1:v_mux.Dout
c_flag <= mux9:carry_mux.Dout
neg_flag <= mux2:neg_mux.Dout
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|Computation_Unit:ALU|mux2:neg_mux
Din0 => Dout_wire.DATAA
Din1 => Dout_wire.DATAB
select => Decoder0.IN0
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|Computation_Unit:ALU|mux4_1:v_mux
Din0 => Mux0.IN0
Din1 => Mux0.IN1
Din2 => Mux0.IN2
Din3 => Mux0.IN3
select[0] => Mux0.IN5
select[1] => Mux0.IN4
Dout <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|Computation_Unit:ALU|mux9:carry_mux
Din0 => Mux0.IN0
Din1 => Mux0.IN1
Din2 => Mux0.IN2
Din3 => Mux0.IN3
Din4 => Mux0.IN4
Din5 => Mux0.IN5
Din6 => Mux0.IN6
Din7 => Mux0.IN7
Din8 => Mux0.IN8
Din8 => Mux0.IN9
Din8 => Mux0.IN10
Din8 => Mux0.IN11
Din8 => Mux0.IN12
Din8 => Mux0.IN13
Din8 => Mux0.IN14
Din8 => Mux0.IN15
select[0] => Mux0.IN19
select[1] => Mux0.IN18
select[2] => Mux0.IN17
select[3] => Mux0.IN16
Dout <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|Computation_Unit:ALU|compute_mux:function_gen
ORA[0] => Mux7.IN0
ORA[1] => Mux6.IN0
ORA[2] => Mux5.IN0
ORA[3] => Mux4.IN0
ORA[4] => Mux3.IN0
ORA[5] => Mux2.IN0
ORA[6] => Mux1.IN0
ORA[7] => Mux0.IN0
AND[0] => Mux7.IN1
AND[1] => Mux6.IN1
AND[2] => Mux5.IN1
AND[3] => Mux4.IN1
AND[4] => Mux3.IN1
AND[5] => Mux2.IN1
AND[6] => Mux1.IN1
AND[7] => Mux0.IN1
EOR[0] => Mux7.IN2
EOR[1] => Mux6.IN2
EOR[2] => Mux5.IN2
EOR[3] => Mux4.IN2
EOR[4] => Mux3.IN2
EOR[5] => Mux2.IN2
EOR[6] => Mux1.IN2
EOR[7] => Mux0.IN2
ADC[0] => Mux7.IN3
ADC[1] => Mux6.IN3
ADC[2] => Mux5.IN3
ADC[3] => Mux4.IN3
ADC[4] => Mux3.IN3
ADC[5] => Mux2.IN3
ADC[6] => Mux1.IN3
ADC[7] => Mux0.IN3
SBC[0] => Mux7.IN4
SBC[1] => Mux6.IN4
SBC[2] => Mux5.IN4
SBC[3] => Mux4.IN4
SBC[4] => Mux3.IN4
SBC[5] => Mux2.IN4
SBC[6] => Mux1.IN4
SBC[7] => Mux0.IN4
LSR_A[0] => Mux7.IN5
LSR_A[1] => Mux6.IN5
LSR_A[2] => Mux5.IN5
LSR_A[3] => Mux4.IN5
LSR_A[4] => Mux3.IN5
LSR_A[5] => Mux2.IN5
LSR_A[6] => Mux1.IN5
LSR_A[7] => Mux0.IN5
LSR_M[0] => Mux7.IN6
LSR_M[1] => Mux6.IN6
LSR_M[2] => Mux5.IN6
LSR_M[3] => Mux4.IN6
LSR_M[4] => Mux3.IN6
LSR_M[5] => Mux2.IN6
LSR_M[6] => Mux1.IN6
LSR_M[7] => Mux0.IN6
ROL_A[0] => Mux7.IN7
ROL_A[1] => Mux6.IN7
ROL_A[2] => Mux5.IN7
ROL_A[3] => Mux4.IN7
ROL_A[4] => Mux3.IN7
ROL_A[5] => Mux2.IN7
ROL_A[6] => Mux1.IN7
ROL_A[7] => Mux0.IN7
ROL_M[0] => Mux7.IN8
ROL_M[1] => Mux6.IN8
ROL_M[2] => Mux5.IN8
ROL_M[3] => Mux4.IN8
ROL_M[4] => Mux3.IN8
ROL_M[5] => Mux2.IN8
ROL_M[6] => Mux1.IN8
ROL_M[7] => Mux0.IN8
ROR_A[0] => Mux7.IN9
ROR_A[1] => Mux6.IN9
ROR_A[2] => Mux5.IN9
ROR_A[3] => Mux4.IN9
ROR_A[4] => Mux3.IN9
ROR_A[5] => Mux2.IN9
ROR_A[6] => Mux1.IN9
ROR_A[7] => Mux0.IN9
ROR_M[0] => Mux7.IN10
ROR_M[1] => Mux6.IN10
ROR_M[2] => Mux5.IN10
ROR_M[3] => Mux4.IN10
ROR_M[4] => Mux3.IN10
ROR_M[5] => Mux2.IN10
ROR_M[6] => Mux1.IN10
ROR_M[7] => Mux0.IN10
PASS_X[0] => Mux7.IN11
PASS_X[1] => Mux6.IN11
PASS_X[2] => Mux5.IN11
PASS_X[3] => Mux4.IN11
PASS_X[4] => Mux3.IN11
PASS_X[5] => Mux2.IN11
PASS_X[6] => Mux1.IN11
PASS_X[7] => Mux0.IN11
PASS_Y[0] => Mux7.IN12
PASS_Y[1] => Mux6.IN12
PASS_Y[2] => Mux5.IN12
PASS_Y[3] => Mux4.IN12
PASS_Y[4] => Mux3.IN12
PASS_Y[5] => Mux2.IN12
PASS_Y[6] => Mux1.IN12
PASS_Y[7] => Mux0.IN12
PASS_M[0] => Mux7.IN13
PASS_M[1] => Mux6.IN13
PASS_M[2] => Mux5.IN13
PASS_M[3] => Mux4.IN13
PASS_M[4] => Mux3.IN13
PASS_M[5] => Mux2.IN13
PASS_M[6] => Mux1.IN13
PASS_M[7] => Mux0.IN13
PASS_A[0] => Mux7.IN14
PASS_A[1] => Mux6.IN14
PASS_A[2] => Mux5.IN14
PASS_A[3] => Mux4.IN14
PASS_A[4] => Mux3.IN14
PASS_A[5] => Mux2.IN14
PASS_A[6] => Mux1.IN14
PASS_A[7] => Mux0.IN14
ASL_A[0] => Mux7.IN15
ASL_A[1] => Mux6.IN15
ASL_A[2] => Mux5.IN15
ASL_A[3] => Mux4.IN15
ASL_A[4] => Mux3.IN15
ASL_A[5] => Mux2.IN15
ASL_A[6] => Mux1.IN15
ASL_A[7] => Mux0.IN15
ASL_M[0] => Mux7.IN16
ASL_M[1] => Mux6.IN16
ASL_M[2] => Mux5.IN16
ASL_M[3] => Mux4.IN16
ASL_M[4] => Mux3.IN16
ASL_M[5] => Mux2.IN16
ASL_M[6] => Mux1.IN16
ASL_M[7] => Mux0.IN16
INC_X[0] => Mux7.IN17
INC_X[1] => Mux6.IN17
INC_X[2] => Mux5.IN17
INC_X[3] => Mux4.IN17
INC_X[4] => Mux3.IN17
INC_X[5] => Mux2.IN17
INC_X[6] => Mux1.IN17
INC_X[7] => Mux0.IN17
INC_Y[0] => Mux7.IN18
INC_Y[1] => Mux6.IN18
INC_Y[2] => Mux5.IN18
INC_Y[3] => Mux4.IN18
INC_Y[4] => Mux3.IN18
INC_Y[5] => Mux2.IN18
INC_Y[6] => Mux1.IN18
INC_Y[7] => Mux0.IN18
INC_M[0] => Mux7.IN19
INC_M[1] => Mux6.IN19
INC_M[2] => Mux5.IN19
INC_M[3] => Mux4.IN19
INC_M[4] => Mux3.IN19
INC_M[5] => Mux2.IN19
INC_M[6] => Mux1.IN19
INC_M[7] => Mux0.IN19
DEC_X[0] => Mux7.IN20
DEC_X[1] => Mux6.IN20
DEC_X[2] => Mux5.IN20
DEC_X[3] => Mux4.IN20
DEC_X[4] => Mux3.IN20
DEC_X[5] => Mux2.IN20
DEC_X[6] => Mux1.IN20
DEC_X[7] => Mux0.IN20
DEC_Y[0] => Mux7.IN21
DEC_Y[1] => Mux6.IN21
DEC_Y[2] => Mux5.IN21
DEC_Y[3] => Mux4.IN21
DEC_Y[4] => Mux3.IN21
DEC_Y[5] => Mux2.IN21
DEC_Y[6] => Mux1.IN21
DEC_Y[7] => Mux0.IN21
DEC_M[0] => Mux7.IN22
DEC_M[1] => Mux6.IN22
DEC_M[2] => Mux5.IN22
DEC_M[3] => Mux4.IN22
DEC_M[4] => Mux3.IN22
DEC_M[5] => Mux2.IN22
DEC_M[6] => Mux1.IN22
DEC_M[7] => Mux0.IN22
CMP[0] => Mux7.IN23
CMP[1] => Mux6.IN23
CMP[2] => Mux5.IN23
CMP[3] => Mux4.IN23
CMP[4] => Mux3.IN23
CMP[5] => Mux2.IN23
CMP[6] => Mux1.IN23
CMP[7] => Mux0.IN23
CPX[0] => Mux7.IN24
CPX[1] => Mux6.IN24
CPX[2] => Mux5.IN24
CPX[3] => Mux4.IN24
CPX[4] => Mux3.IN24
CPX[5] => Mux2.IN24
CPX[6] => Mux1.IN24
CPX[7] => Mux0.IN24
CPY[0] => Mux7.IN25
CPY[1] => Mux6.IN25
CPY[2] => Mux5.IN25
CPY[3] => Mux4.IN25
CPY[4] => Mux3.IN25
CPY[5] => Mux2.IN25
CPY[6] => Mux1.IN25
CPY[7] => Mux0.IN25
PASS_SP[0] => Mux7.IN26
PASS_SP[0] => Mux7.IN27
PASS_SP[0] => Mux7.IN28
PASS_SP[0] => Mux7.IN29
PASS_SP[0] => Mux7.IN30
PASS_SP[0] => Mux7.IN31
PASS_SP[1] => Mux6.IN26
PASS_SP[1] => Mux6.IN27
PASS_SP[1] => Mux6.IN28
PASS_SP[1] => Mux6.IN29
PASS_SP[1] => Mux6.IN30
PASS_SP[1] => Mux6.IN31
PASS_SP[2] => Mux5.IN26
PASS_SP[2] => Mux5.IN27
PASS_SP[2] => Mux5.IN28
PASS_SP[2] => Mux5.IN29
PASS_SP[2] => Mux5.IN30
PASS_SP[2] => Mux5.IN31
PASS_SP[3] => Mux4.IN26
PASS_SP[3] => Mux4.IN27
PASS_SP[3] => Mux4.IN28
PASS_SP[3] => Mux4.IN29
PASS_SP[3] => Mux4.IN30
PASS_SP[3] => Mux4.IN31
PASS_SP[4] => Mux3.IN26
PASS_SP[4] => Mux3.IN27
PASS_SP[4] => Mux3.IN28
PASS_SP[4] => Mux3.IN29
PASS_SP[4] => Mux3.IN30
PASS_SP[4] => Mux3.IN31
PASS_SP[5] => Mux2.IN26
PASS_SP[5] => Mux2.IN27
PASS_SP[5] => Mux2.IN28
PASS_SP[5] => Mux2.IN29
PASS_SP[5] => Mux2.IN30
PASS_SP[5] => Mux2.IN31
PASS_SP[6] => Mux1.IN26
PASS_SP[6] => Mux1.IN27
PASS_SP[6] => Mux1.IN28
PASS_SP[6] => Mux1.IN29
PASS_SP[6] => Mux1.IN30
PASS_SP[6] => Mux1.IN31
PASS_SP[7] => Mux0.IN26
PASS_SP[7] => Mux0.IN27
PASS_SP[7] => Mux0.IN28
PASS_SP[7] => Mux0.IN29
PASS_SP[7] => Mux0.IN30
PASS_SP[7] => Mux0.IN31
select[0] => Mux0.IN36
select[0] => Mux1.IN36
select[0] => Mux2.IN36
select[0] => Mux3.IN36
select[0] => Mux4.IN36
select[0] => Mux5.IN36
select[0] => Mux6.IN36
select[0] => Mux7.IN36
select[1] => Mux0.IN35
select[1] => Mux1.IN35
select[1] => Mux2.IN35
select[1] => Mux3.IN35
select[1] => Mux4.IN35
select[1] => Mux5.IN35
select[1] => Mux6.IN35
select[1] => Mux7.IN35
select[2] => Mux0.IN34
select[2] => Mux1.IN34
select[2] => Mux2.IN34
select[2] => Mux3.IN34
select[2] => Mux4.IN34
select[2] => Mux5.IN34
select[2] => Mux6.IN34
select[2] => Mux7.IN34
select[3] => Mux0.IN33
select[3] => Mux1.IN33
select[3] => Mux2.IN33
select[3] => Mux3.IN33
select[3] => Mux4.IN33
select[3] => Mux5.IN33
select[3] => Mux6.IN33
select[3] => Mux7.IN33
select[4] => Mux0.IN32
select[4] => Mux1.IN32
select[4] => Mux2.IN32
select[4] => Mux3.IN32
select[4] => Mux4.IN32
select[4] => Mux5.IN32
select[4] => Mux6.IN32
select[4] => Mux7.IN32
Dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|addr_decoder:ADDRESS_DECODE
address[0] => LessThan0.IN32
address[0] => LessThan1.IN32
address[0] => LessThan2.IN32
address[0] => LessThan3.IN32
address[0] => LessThan4.IN32
address[0] => LessThan5.IN32
address[0] => LessThan6.IN32
address[0] => address_out[0].DATAIN
address[0] => Equal0.IN15
address[1] => LessThan0.IN31
address[1] => LessThan1.IN31
address[1] => LessThan2.IN31
address[1] => LessThan3.IN31
address[1] => LessThan4.IN31
address[1] => LessThan5.IN31
address[1] => LessThan6.IN31
address[1] => address_out[1].DATAIN
address[1] => Equal0.IN3
address[2] => LessThan0.IN30
address[2] => LessThan1.IN30
address[2] => LessThan2.IN30
address[2] => LessThan3.IN30
address[2] => LessThan4.IN30
address[2] => LessThan5.IN30
address[2] => LessThan6.IN30
address[2] => address_out[2].DATAIN
address[2] => Equal0.IN2
address[3] => LessThan0.IN29
address[3] => LessThan1.IN29
address[3] => LessThan2.IN29
address[3] => LessThan3.IN29
address[3] => LessThan4.IN29
address[3] => LessThan5.IN29
address[3] => LessThan6.IN29
address[3] => address_out[3].DATAIN
address[3] => Equal0.IN14
address[4] => LessThan0.IN28
address[4] => LessThan1.IN28
address[4] => LessThan2.IN28
address[4] => LessThan3.IN28
address[4] => LessThan4.IN28
address[4] => LessThan5.IN28
address[4] => LessThan6.IN28
address[4] => address_out[4].DATAIN
address[4] => Equal0.IN1
address[5] => LessThan0.IN27
address[5] => LessThan1.IN27
address[5] => LessThan2.IN27
address[5] => LessThan3.IN27
address[5] => LessThan4.IN27
address[5] => Add0.IN22
address[5] => LessThan5.IN27
address[5] => LessThan6.IN27
address[5] => address_wire.DATAA
address[5] => address_wire.DATAB
address[5] => address_wire.DATAB
address[5] => Equal0.IN13
address[6] => LessThan0.IN26
address[6] => LessThan1.IN26
address[6] => LessThan2.IN26
address[6] => LessThan3.IN26
address[6] => LessThan4.IN26
address[6] => Add0.IN21
address[6] => LessThan5.IN26
address[6] => LessThan6.IN26
address[6] => address_wire.DATAA
address[6] => address_wire.DATAB
address[6] => address_wire.DATAB
address[6] => Equal0.IN12
address[7] => LessThan0.IN25
address[7] => LessThan1.IN25
address[7] => LessThan2.IN25
address[7] => LessThan3.IN25
address[7] => LessThan4.IN25
address[7] => Add0.IN20
address[7] => LessThan5.IN25
address[7] => LessThan6.IN25
address[7] => address_wire.DATAA
address[7] => address_wire.DATAB
address[7] => address_wire.DATAB
address[7] => Equal0.IN11
address[8] => LessThan0.IN24
address[8] => LessThan1.IN24
address[8] => LessThan2.IN24
address[8] => LessThan3.IN24
address[8] => LessThan4.IN24
address[8] => Add0.IN19
address[8] => LessThan5.IN24
address[8] => LessThan6.IN24
address[8] => address_wire.DATAA
address[8] => address_wire.DATAB
address[8] => address_wire.DATAB
address[8] => Equal0.IN10
address[9] => LessThan0.IN23
address[9] => LessThan1.IN23
address[9] => LessThan2.IN23
address[9] => LessThan3.IN23
address[9] => LessThan4.IN23
address[9] => Add0.IN18
address[9] => LessThan5.IN23
address[9] => LessThan6.IN23
address[9] => address_wire.DATAA
address[9] => address_wire.DATAB
address[9] => address_wire.DATAB
address[9] => Equal0.IN9
address[10] => LessThan0.IN22
address[10] => LessThan1.IN22
address[10] => LessThan2.IN22
address[10] => LessThan3.IN22
address[10] => LessThan4.IN22
address[10] => Add0.IN17
address[10] => LessThan5.IN22
address[10] => LessThan6.IN22
address[10] => address_wire.DATAA
address[10] => address_wire.DATAB
address[10] => address_wire.DATAB
address[10] => Equal0.IN8
address[11] => LessThan0.IN21
address[11] => LessThan1.IN21
address[11] => LessThan2.IN21
address[11] => LessThan3.IN21
address[11] => LessThan4.IN21
address[11] => Add0.IN16
address[11] => LessThan5.IN21
address[11] => LessThan6.IN21
address[11] => address_wire.DATAA
address[11] => address_wire.DATAB
address[11] => address_wire.DATAB
address[11] => Equal0.IN7
address[12] => LessThan0.IN20
address[12] => LessThan1.IN20
address[12] => LessThan2.IN20
address[12] => LessThan3.IN20
address[12] => LessThan4.IN20
address[12] => Add0.IN15
address[12] => LessThan5.IN20
address[12] => LessThan6.IN20
address[12] => address_wire.DATAA
address[12] => address_wire.DATAB
address[12] => address_wire.DATAB
address[12] => Equal0.IN6
address[13] => LessThan0.IN19
address[13] => LessThan1.IN19
address[13] => LessThan2.IN19
address[13] => LessThan3.IN19
address[13] => LessThan4.IN19
address[13] => Add0.IN14
address[13] => LessThan5.IN19
address[13] => LessThan6.IN19
address[13] => Add1.IN6
address[13] => address_wire.DATAA
address[13] => address_wire.DATAB
address[13] => address_wire.DATAB
address[13] => Equal0.IN5
address[14] => LessThan0.IN18
address[14] => LessThan1.IN18
address[14] => LessThan2.IN18
address[14] => LessThan3.IN18
address[14] => LessThan4.IN18
address[14] => Add0.IN13
address[14] => LessThan5.IN18
address[14] => LessThan6.IN18
address[14] => Add1.IN5
address[14] => Add2.IN4
address[14] => address_wire.DATAB
address[14] => address_wire.DATAB
address[14] => Equal0.IN0
address[15] => LessThan0.IN17
address[15] => LessThan1.IN17
address[15] => LessThan2.IN17
address[15] => LessThan3.IN17
address[15] => LessThan4.IN17
address[15] => Add0.IN12
address[15] => LessThan5.IN17
address[15] => LessThan6.IN17
address[15] => Add1.IN4
address[15] => Add2.IN3
address[15] => address_wire.DATAB
address[15] => address_wire.DATAB
address[15] => Equal0.IN4
w => WE.DATAB
w => read4016.DATAB
w => REG_LOAD.DATAA
w => load4016.DATAB
address_out[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
bus_select[0] <= bus.DB_MAX_OUTPUT_PORT_TYPE
bus_select[1] <= bus.DB_MAX_OUTPUT_PORT_TYPE
we <= WE.DB_MAX_OUTPUT_PORT_TYPE
reg_file_load <= REG_LOAD.DB_MAX_OUTPUT_PORT_TYPE
Load4016 <= load4016.DB_MAX_OUTPUT_PORT_TYPE
Read4016 <= read4016.DB_MAX_OUTPUT_PORT_TYPE


|nes|CPU:Ricoh_2A03|mux2_16:MUXUB
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din0[8] => Dout_wire.DATAA
Din0[9] => Dout_wire.DATAA
Din0[10] => Dout_wire.DATAA
Din0[11] => Dout_wire.DATAA
Din0[12] => Dout_wire.DATAA
Din0[13] => Dout_wire.DATAA
Din0[14] => Dout_wire.DATAA
Din0[15] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
Din1[8] => Dout_wire.DATAB
Din1[9] => Dout_wire.DATAB
Din1[10] => Dout_wire.DATAB
Din1[11] => Dout_wire.DATAB
Din1[12] => Dout_wire.DATAB
Din1[13] => Dout_wire.DATAB
Din1[14] => Dout_wire.DATAB
Din1[15] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02
MasterClk => MasterClk.IN3
Clk => Clk.IN1
CPUClk => flip_flop:WriteToggle.Clk
Reset => Reset.IN1
WT_clear => comb.IN0
WT_load => flip_flop:WriteToggle.Load
Load2004 => Load2004.IN1
Load2005 => fine_x:FineXReg.Load2005
Load2005 => t_reg:Treg.Load2005
Load2006 => t_reg:Treg.Load2006
Load2006 => v_reg:Vreg.Load2006
Load2007 => comb.IN1
Load2007 => flip_flop:WE_CPU.D
VINC => VINC.IN1
write_oam => write_oam.IN1
PPUCTRL[0] => t_reg:Treg.PPUCTRL_2[0]
PPUCTRL[1] => t_reg:Treg.PPUCTRL_2[1]
PPUCTRL[2] => PPUCTRL[2].IN1
PPUCTRL[3] => PPUCTRL[3].IN1
PPUCTRL[4] => PPUCTRL[4].IN1
PPUCTRL[5] => ~NO_FANOUT~
PPUCTRL[6] => ~NO_FANOUT~
PPUCTRL[7] => NMI.IN0
PPUMASK[0] => PPURender:RenderingUnit.PPUMASK[0]
PPUMASK[1] => PPURender:RenderingUnit.PPUMASK[1]
PPUMASK[2] => PPURender:RenderingUnit.PPUMASK[2]
PPUMASK[3] => rendering_disabled.IN0
PPUMASK[3] => PPURender:RenderingUnit.PPUMASK[3]
PPUMASK[4] => rendering_disabled.IN1
PPUMASK[4] => PPURender:RenderingUnit.PPUMASK[4]
PPUMASK[5] => PPURender:RenderingUnit.PPUMASK[5]
PPUMASK[6] => PPURender:RenderingUnit.PPUMASK[6]
PPUMASK[7] => PPURender:RenderingUnit.PPUMASK[7]
PPUSTATUS[0] => ~NO_FANOUT~
PPUSTATUS[1] => ~NO_FANOUT~
PPUSTATUS[2] => ~NO_FANOUT~
PPUSTATUS[3] => ~NO_FANOUT~
PPUSTATUS[4] => ~NO_FANOUT~
PPUSTATUS[5] => ~NO_FANOUT~
PPUSTATUS[6] => ~NO_FANOUT~
PPUSTATUS[7] => NMI.IN1
OAMADDR[0] => Add0.IN8
OAMADDR[0] => PPURender:RenderingUnit.OAMADDR[0]
OAMADDR[1] => Add0.IN7
OAMADDR[1] => PPURender:RenderingUnit.OAMADDR[1]
OAMADDR[2] => Add0.IN6
OAMADDR[2] => PPURender:RenderingUnit.OAMADDR[2]
OAMADDR[3] => Add0.IN5
OAMADDR[3] => PPURender:RenderingUnit.OAMADDR[3]
OAMADDR[4] => Add0.IN4
OAMADDR[4] => PPURender:RenderingUnit.OAMADDR[4]
OAMADDR[5] => Add0.IN3
OAMADDR[5] => PPURender:RenderingUnit.OAMADDR[5]
OAMADDR[6] => Add0.IN2
OAMADDR[6] => PPURender:RenderingUnit.OAMADDR[6]
OAMADDR[7] => Add0.IN1
OAMADDR[7] => PPURender:RenderingUnit.OAMADDR[7]
OAMDATA[0] => OAMDATA[0].IN1
OAMDATA[1] => OAMDATA[1].IN1
OAMDATA[2] => OAMDATA[2].IN1
OAMDATA[3] => OAMDATA[3].IN1
OAMDATA[4] => OAMDATA[4].IN1
OAMDATA[5] => OAMDATA[5].IN1
OAMDATA[6] => OAMDATA[6].IN1
OAMDATA[7] => OAMDATA[7].IN1
PPUSCROLL[0] => fine_x:FineXReg.Scroll3[0]
PPUSCROLL[0] => t_reg:Treg.PPUSCROLL[0]
PPUSCROLL[1] => fine_x:FineXReg.Scroll3[1]
PPUSCROLL[1] => t_reg:Treg.PPUSCROLL[1]
PPUSCROLL[2] => fine_x:FineXReg.Scroll3[2]
PPUSCROLL[2] => t_reg:Treg.PPUSCROLL[2]
PPUSCROLL[3] => t_reg:Treg.PPUSCROLL[3]
PPUSCROLL[4] => t_reg:Treg.PPUSCROLL[4]
PPUSCROLL[5] => t_reg:Treg.PPUSCROLL[5]
PPUSCROLL[6] => t_reg:Treg.PPUSCROLL[6]
PPUSCROLL[7] => t_reg:Treg.PPUSCROLL[7]
PPUADDR[0] => t_reg:Treg.PPUADDR[0]
PPUADDR[1] => t_reg:Treg.PPUADDR[1]
PPUADDR[2] => t_reg:Treg.PPUADDR[2]
PPUADDR[3] => t_reg:Treg.PPUADDR[3]
PPUADDR[4] => t_reg:Treg.PPUADDR[4]
PPUADDR[5] => t_reg:Treg.PPUADDR[5]
PPUADDR[6] => t_reg:Treg.PPUADDR[6]
PPUADDR[7] => t_reg:Treg.PPUADDR[7]
PPUDATA[0] => PPUDATA[0].IN1
PPUDATA[1] => PPUDATA[1].IN1
PPUDATA[2] => PPUDATA[2].IN1
PPUDATA[3] => PPUDATA[3].IN1
PPUDATA[4] => PPUDATA[4].IN1
PPUDATA[5] => PPUDATA[5].IN1
PPUDATA[6] => PPUDATA[6].IN1
PPUDATA[7] => PPUDATA[7].IN1
OAMOffset[0] => Add0.IN16
OAMOffset[1] => Add0.IN15
OAMOffset[2] => Add0.IN14
OAMOffset[3] => Add0.IN13
OAMOffset[4] => Add0.IN12
OAMOffset[5] => Add0.IN11
OAMOffset[6] => Add0.IN10
OAMOffset[7] => Add0.IN9
Palette_RAM_data[0] <= PaletteRAM:Palette_RAM.read_data[0]
Palette_RAM_data[1] <= PaletteRAM:Palette_RAM.read_data[1]
Palette_RAM_data[2] <= PaletteRAM:Palette_RAM.read_data[2]
Palette_RAM_data[3] <= PaletteRAM:Palette_RAM.read_data[3]
Palette_RAM_data[4] <= PaletteRAM:Palette_RAM.read_data[4]
Palette_RAM_data[5] <= PaletteRAM:Palette_RAM.read_data[5]
Palette_RAM_data[6] <= PaletteRAM:Palette_RAM.read_data[6]
Palette_RAM_data[7] <= PaletteRAM:Palette_RAM.read_data[7]
VRAM_data[0] <= VRAM:PPUVRAM.read_data
VRAM_data[1] <= VRAM:PPUVRAM.read_data
VRAM_data[2] <= VRAM:PPUVRAM.read_data
VRAM_data[3] <= VRAM:PPUVRAM.read_data
VRAM_data[4] <= VRAM:PPUVRAM.read_data
VRAM_data[5] <= VRAM:PPUVRAM.read_data
VRAM_data[6] <= VRAM:PPUVRAM.read_data
VRAM_data[7] <= VRAM:PPUVRAM.read_data
Zero_hit <= PPURender:RenderingUnit.Zero_hit
PaletteTrue <= PPU_addr_decoder:PPUAddrDecoder.PaletteTrue
Plus1 <= PPURender:RenderingUnit.Plus1
Plus4 <= PPURender:RenderingUnit.Plus4
OAMADDRCLR <= PPURender:RenderingUnit.OAMADDRCLR
blank <= always3.DB_MAX_OUTPUT_PORT_TYPE
VBLANK_set <= VBLANK_set.DB_MAX_OUTPUT_PORT_TYPE
VBLANK_clear <= VBLANK_clear.DB_MAX_OUTPUT_PORT_TYPE
NMI <= NMI.DB_MAX_OUTPUT_PORT_TYPE
HS <= hs.DB_MAX_OUTPUT_PORT_TYPE
VS <= vs.DB_MAX_OUTPUT_PORT_TYPE
StopCPU <= Selector32.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|OAM:PrimaryOAM
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem.waddr_a[6].DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem.waddr_a[7].DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
Clk => mem.we_a.CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
Clk => mem.we_a.CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit
Clk => Clk.IN1
Reset => x_counter_file:CounterFile.Reset
Reset => attribute_reg_file:SpriteAttributes.Reset
Reset => reg8:PatternDataC0.Reset
Reset => reg8:PatternDataC1.Reset
Reset => shift_reg8:PatternDataB0.Reset
Reset => shift_reg8:PatternDataB1.Reset
Reset => shiftin_reg8:PatternDataA0.Reset
Reset => shiftin_reg8:PatternDataA1.Reset
Reset => reg2:PaletteLatch.Reset
Reset => counter4:SpriteCounter.Reset
Reset => comb.IN1
Reset => comb.IN1
Reset => flip_flop:SpriteZeroFF.Reset
Reset => tile_prioritizer:TilePrioritizer.Reset
Reset => State~3.DATAIN
HBLANK => always1.IN1
x_decrement => x_counter_file:CounterFile.Start
shift_b => shift_reg8:PatternDataB0.Shift_Enable
shift_b => shift_reg8:PatternDataB1.Shift_Enable
shift_a => shiftin_reg8:PatternDataA0.Load
shift_a => shiftin_reg8:PatternDataA1.Load
load_c_lb => reg8:PatternDataC0.Load
load_c_ub => reg8:PatternDataC1.Load
load_b => shift_reg8:PatternDataB0.Load
load_b => shift_reg8:PatternDataB1.Load
attr_latch_ld => reg2:PaletteLatch.Load
RenderingDisabled => always1.IN1
RenderingDisabled => always1.IN1
display => comb.IN1
display => comb.IN1
display => comb.IN1
display => comb.IN1
display => comb.IN1
display => comb.IN1
display => comb.IN1
display => comb.IN1
SOAM[0] => x_counter_file:CounterFile.Data_in[0]
SOAM[0] => attribute_reg_file:SpriteAttributes.Data_in[0]
SOAM[1] => x_counter_file:CounterFile.Data_in[1]
SOAM[1] => attribute_reg_file:SpriteAttributes.Data_in[1]
SOAM[2] => x_counter_file:CounterFile.Data_in[2]
SOAM[2] => attribute_reg_file:SpriteAttributes.Data_in[2]
SOAM[3] => x_counter_file:CounterFile.Data_in[3]
SOAM[3] => attribute_reg_file:SpriteAttributes.Data_in[3]
SOAM[4] => x_counter_file:CounterFile.Data_in[4]
SOAM[4] => attribute_reg_file:SpriteAttributes.Data_in[4]
SOAM[5] => x_counter_file:CounterFile.Data_in[5]
SOAM[5] => attribute_reg_file:SpriteAttributes.Data_in[5]
SOAM[6] => x_counter_file:CounterFile.Data_in[6]
SOAM[6] => attribute_reg_file:SpriteAttributes.Data_in[6]
SOAM[7] => x_counter_file:CounterFile.Data_in[7]
SOAM[7] => attribute_reg_file:SpriteAttributes.Data_in[7]
CHR_ROM[0] => tile_prioritizer:TilePrioritizer.Data_in[0]
CHR_ROM[0] => reg8:PatternDataC0.Data_In[0]
CHR_ROM[0] => reg8:PatternDataC1.Data_In[0]
CHR_ROM[1] => tile_prioritizer:TilePrioritizer.Data_in[1]
CHR_ROM[1] => reg8:PatternDataC0.Data_In[1]
CHR_ROM[1] => reg8:PatternDataC1.Data_In[1]
CHR_ROM[2] => tile_prioritizer:TilePrioritizer.Data_in[2]
CHR_ROM[2] => reg8:PatternDataC0.Data_In[2]
CHR_ROM[2] => reg8:PatternDataC1.Data_In[2]
CHR_ROM[3] => tile_prioritizer:TilePrioritizer.Data_in[3]
CHR_ROM[3] => reg8:PatternDataC0.Data_In[3]
CHR_ROM[3] => reg8:PatternDataC1.Data_In[3]
CHR_ROM[4] => tile_prioritizer:TilePrioritizer.Data_in[4]
CHR_ROM[4] => reg8:PatternDataC0.Data_In[4]
CHR_ROM[4] => reg8:PatternDataC1.Data_In[4]
CHR_ROM[5] => tile_prioritizer:TilePrioritizer.Data_in[5]
CHR_ROM[5] => reg8:PatternDataC0.Data_In[5]
CHR_ROM[5] => reg8:PatternDataC1.Data_In[5]
CHR_ROM[6] => tile_prioritizer:TilePrioritizer.Data_in[6]
CHR_ROM[6] => reg8:PatternDataC0.Data_In[6]
CHR_ROM[6] => reg8:PatternDataC1.Data_In[6]
CHR_ROM[7] => tile_prioritizer:TilePrioritizer.Data_in[7]
CHR_ROM[7] => reg8:PatternDataC0.Data_In[7]
CHR_ROM[7] => reg8:PatternDataC1.Data_In[7]
AT[0] => PaletteSelect:PaletteSelector.Palette_Attribute[0]
AT[1] => PaletteSelect:PaletteSelector.Palette_Attribute[1]
AT[2] => PaletteSelect:PaletteSelector.Palette_Attribute[2]
AT[3] => PaletteSelect:PaletteSelector.Palette_Attribute[3]
AT[4] => PaletteSelect:PaletteSelector.Palette_Attribute[4]
AT[5] => PaletteSelect:PaletteSelector.Palette_Attribute[5]
AT[6] => PaletteSelect:PaletteSelector.Palette_Attribute[6]
AT[7] => PaletteSelect:PaletteSelector.Palette_Attribute[7]
OAM[0] => LessThan2.IN10
OAM[0] => Add0.IN16
OAM[1] => LessThan2.IN9
OAM[1] => Add0.IN15
OAM[2] => LessThan2.IN8
OAM[2] => Add0.IN14
OAM[3] => LessThan2.IN7
OAM[3] => Add0.IN13
OAM[4] => LessThan2.IN6
OAM[4] => Add0.IN12
OAM[5] => LessThan2.IN5
OAM[5] => Add0.IN11
OAM[6] => LessThan2.IN4
OAM[6] => Add0.IN10
OAM[7] => LessThan2.IN3
OAM[7] => Add0.IN9
OAMADDR[0] => Equal4.IN7
OAMADDR[1] => Equal4.IN6
OAMADDR[2] => Equal4.IN5
OAMADDR[3] => Equal4.IN4
OAMADDR[4] => Equal4.IN3
OAMADDR[5] => Equal4.IN2
OAMADDR[6] => Equal4.IN1
OAMADDR[7] => Equal4.IN0
PPUMASK[0] => ~NO_FANOUT~
PPUMASK[1] => ~NO_FANOUT~
PPUMASK[2] => ~NO_FANOUT~
PPUMASK[3] => comb.IN1
PPUMASK[4] => ~NO_FANOUT~
PPUMASK[5] => ~NO_FANOUT~
PPUMASK[6] => ~NO_FANOUT~
PPUMASK[7] => ~NO_FANOUT~
Dot_Counter[0] => x_counter_file:CounterFile.dot[0]
Dot_Counter[0] => Equal0.IN9
Dot_Counter[0] => Equal2.IN9
Dot_Counter[0] => Equal5.IN9
Dot_Counter[1] => x_counter_file:CounterFile.dot[1]
Dot_Counter[1] => Equal0.IN8
Dot_Counter[1] => Equal2.IN8
Dot_Counter[1] => Equal5.IN8
Dot_Counter[2] => x_counter_file:CounterFile.dot[2]
Dot_Counter[2] => Equal0.IN7
Dot_Counter[2] => Equal2.IN7
Dot_Counter[2] => Equal5.IN1
Dot_Counter[3] => x_counter_file:CounterFile.dot[3]
Dot_Counter[3] => Equal0.IN6
Dot_Counter[3] => Equal2.IN6
Dot_Counter[3] => Equal5.IN7
Dot_Counter[4] => x_counter_file:CounterFile.dot[4]
Dot_Counter[4] => Equal0.IN5
Dot_Counter[4] => Equal2.IN5
Dot_Counter[4] => Equal5.IN6
Dot_Counter[5] => x_counter_file:CounterFile.dot[5]
Dot_Counter[5] => Equal0.IN4
Dot_Counter[5] => Equal2.IN4
Dot_Counter[5] => Equal5.IN5
Dot_Counter[6] => x_counter_file:CounterFile.dot[6]
Dot_Counter[6] => Equal0.IN3
Dot_Counter[6] => Equal2.IN0
Dot_Counter[6] => Equal5.IN4
Dot_Counter[7] => x_counter_file:CounterFile.dot[7]
Dot_Counter[7] => Equal0.IN2
Dot_Counter[7] => Equal2.IN3
Dot_Counter[7] => Equal5.IN3
Dot_Counter[8] => x_counter_file:CounterFile.dot[8]
Dot_Counter[8] => Equal0.IN1
Dot_Counter[8] => Equal2.IN2
Dot_Counter[8] => Equal5.IN0
Dot_Counter[9] => x_counter_file:CounterFile.dot[9]
Dot_Counter[9] => Equal0.IN0
Dot_Counter[9] => Equal2.IN1
Dot_Counter[9] => Equal5.IN2
Line_Counter[0] => LessThan0.IN20
Line_Counter[0] => LessThan2.IN20
Line_Counter[0] => LessThan3.IN20
Line_Counter[0] => Equal1.IN2
Line_Counter[1] => LessThan0.IN19
Line_Counter[1] => LessThan2.IN19
Line_Counter[1] => LessThan3.IN19
Line_Counter[1] => Equal1.IN9
Line_Counter[2] => LessThan0.IN18
Line_Counter[2] => LessThan2.IN18
Line_Counter[2] => LessThan3.IN18
Line_Counter[2] => Equal1.IN1
Line_Counter[3] => LessThan0.IN17
Line_Counter[3] => LessThan2.IN17
Line_Counter[3] => LessThan3.IN17
Line_Counter[3] => Equal1.IN8
Line_Counter[4] => LessThan0.IN16
Line_Counter[4] => LessThan2.IN16
Line_Counter[4] => LessThan3.IN16
Line_Counter[4] => Equal1.IN7
Line_Counter[5] => LessThan0.IN15
Line_Counter[5] => LessThan2.IN15
Line_Counter[5] => LessThan3.IN15
Line_Counter[5] => Equal1.IN6
Line_Counter[6] => LessThan0.IN14
Line_Counter[6] => LessThan2.IN14
Line_Counter[6] => LessThan3.IN14
Line_Counter[6] => Equal1.IN5
Line_Counter[7] => LessThan0.IN13
Line_Counter[7] => LessThan2.IN13
Line_Counter[7] => LessThan3.IN13
Line_Counter[7] => Equal1.IN4
Line_Counter[8] => LessThan0.IN12
Line_Counter[8] => LessThan2.IN12
Line_Counter[8] => LessThan3.IN12
Line_Counter[8] => Equal1.IN0
Line_Counter[9] => LessThan0.IN11
Line_Counter[9] => LessThan2.IN11
Line_Counter[9] => LessThan3.IN11
Line_Counter[9] => Equal1.IN3
CoarseX[0] => PaletteSelect:PaletteSelector.CoarseX[0]
CoarseX[1] => PaletteSelect:PaletteSelector.CoarseX[1]
CoarseX[2] => PaletteSelect:PaletteSelector.CoarseX[2]
CoarseY[0] => PaletteSelect:PaletteSelector.CoarseY[0]
CoarseY[1] => PaletteSelect:PaletteSelector.CoarseY[1]
CoarseY[2] => PaletteSelect:PaletteSelector.CoarseY[2]
Pixel_address[0] <= mux2_5:PriorityMux.Dout
Pixel_address[1] <= mux2_5:PriorityMux.Dout
Pixel_address[2] <= mux2_5:PriorityMux.Dout
Pixel_address[3] <= mux2_5:PriorityMux.Dout
Pixel_address[4] <= mux2_5:PriorityMux.Dout
SOAMPtr[0] <= SOAMPTR:SOAMpointer.Data_Out
SOAMPtr[1] <= SOAMPTR:SOAMpointer.Data_Out
SOAMPtr[2] <= SOAMPTR:SOAMpointer.Data_Out
SOAMPtr[3] <= SOAMPTR:SOAMpointer.Data_Out
SOAMPtr[4] <= SOAMPTR:SOAMpointer.Data_Out
SOAMMuxSelect[0] <= SOAMMuxSelect[0].DB_MAX_OUTPUT_PORT_TYPE
SOAMMuxSelect[1] <= SOAMMuxSelect[1].DB_MAX_OUTPUT_PORT_TYPE
Zero_hit <= flip_flop:SpriteZeroFF.Q
Plus1 <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
Plus4 <= oamaddr_plus4.DB_MAX_OUTPUT_PORT_TYPE
WriteSOAM <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
OAMADDRCLR <= OAMADDRCLR.DB_MAX_OUTPUT_PORT_TYPE
YRegLoad <= YRegLoad.DB_MAX_OUTPUT_PORT_TYPE
SOAMCHRSelect <= SOAMCHRSelect.DB_MAX_OUTPUT_PORT_TYPE
FineYInc <= FineYInc.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer
Clk => shift_reg8:TileReg0UB.Clk
Clk => shift_reg8:TileReg0LB.Clk
Clk => shift_reg8:TileReg1UB.Clk
Clk => shift_reg8:TileReg1LB.Clk
Clk => shift_reg8:TileReg2UB.Clk
Clk => shift_reg8:TileReg2LB.Clk
Clk => shift_reg8:TileReg3UB.Clk
Clk => shift_reg8:TileReg3LB.Clk
Clk => shift_reg8:TileReg4UB.Clk
Clk => shift_reg8:TileReg4LB.Clk
Clk => shift_reg8:TileReg5UB.Clk
Clk => shift_reg8:TileReg5LB.Clk
Clk => shift_reg8:TileReg6UB.Clk
Clk => shift_reg8:TileReg6LB.Clk
Clk => shift_reg8:TileReg7UB.Clk
Clk => shift_reg8:TileReg7LB.Clk
Reset => shift_reg8:TileReg0UB.Reset
Reset => shift_reg8:TileReg0LB.Reset
Reset => shift_reg8:TileReg1UB.Reset
Reset => shift_reg8:TileReg1LB.Reset
Reset => shift_reg8:TileReg2UB.Reset
Reset => shift_reg8:TileReg2LB.Reset
Reset => shift_reg8:TileReg3UB.Reset
Reset => shift_reg8:TileReg3LB.Reset
Reset => shift_reg8:TileReg4UB.Reset
Reset => shift_reg8:TileReg4LB.Reset
Reset => shift_reg8:TileReg5UB.Reset
Reset => shift_reg8:TileReg5LB.Reset
Reset => shift_reg8:TileReg6UB.Reset
Reset => shift_reg8:TileReg6LB.Reset
Reset => shift_reg8:TileReg7UB.Reset
Reset => shift_reg8:TileReg7LB.Reset
LoadUB => LoadUB.IN1
LoadLB => LoadLB.IN1
Attr0[0] => Attr0[0].IN1
Attr0[1] => Attr0[1].IN1
Attr0[2] => ~NO_FANOUT~
Attr0[3] => ~NO_FANOUT~
Attr0[4] => ~NO_FANOUT~
Attr0[5] => Attr0[5].IN1
Attr0[6] => ~NO_FANOUT~
Attr0[7] => ~NO_FANOUT~
Attr1[0] => Attr1[0].IN1
Attr1[1] => Attr1[1].IN1
Attr1[2] => ~NO_FANOUT~
Attr1[3] => ~NO_FANOUT~
Attr1[4] => ~NO_FANOUT~
Attr1[5] => Attr1[5].IN1
Attr1[6] => ~NO_FANOUT~
Attr1[7] => ~NO_FANOUT~
Attr2[0] => Attr2[0].IN1
Attr2[1] => Attr2[1].IN1
Attr2[2] => ~NO_FANOUT~
Attr2[3] => ~NO_FANOUT~
Attr2[4] => ~NO_FANOUT~
Attr2[5] => Attr2[5].IN1
Attr2[6] => ~NO_FANOUT~
Attr2[7] => ~NO_FANOUT~
Attr3[0] => Attr3[0].IN1
Attr3[1] => Attr3[1].IN1
Attr3[2] => ~NO_FANOUT~
Attr3[3] => ~NO_FANOUT~
Attr3[4] => ~NO_FANOUT~
Attr3[5] => Attr3[5].IN1
Attr3[6] => ~NO_FANOUT~
Attr3[7] => ~NO_FANOUT~
Attr4[0] => Attr4[0].IN1
Attr4[1] => Attr4[1].IN1
Attr4[2] => ~NO_FANOUT~
Attr4[3] => ~NO_FANOUT~
Attr4[4] => ~NO_FANOUT~
Attr4[5] => Attr4[5].IN1
Attr4[6] => ~NO_FANOUT~
Attr4[7] => ~NO_FANOUT~
Attr5[0] => Attr5[0].IN1
Attr5[1] => Attr5[1].IN1
Attr5[2] => ~NO_FANOUT~
Attr5[3] => ~NO_FANOUT~
Attr5[4] => ~NO_FANOUT~
Attr5[5] => Attr5[5].IN1
Attr5[6] => ~NO_FANOUT~
Attr5[7] => ~NO_FANOUT~
Attr6[0] => Attr6[0].IN1
Attr6[1] => Attr6[1].IN1
Attr6[2] => ~NO_FANOUT~
Attr6[3] => ~NO_FANOUT~
Attr6[4] => ~NO_FANOUT~
Attr6[5] => Attr6[5].IN1
Attr6[6] => ~NO_FANOUT~
Attr6[7] => ~NO_FANOUT~
Attr7[0] => Attr7[0].IN1
Attr7[1] => Attr7[1].IN1
Attr7[2] => ~NO_FANOUT~
Attr7[3] => ~NO_FANOUT~
Attr7[4] => ~NO_FANOUT~
Attr7[5] => Attr7[5].IN1
Attr7[6] => ~NO_FANOUT~
Attr7[7] => ~NO_FANOUT~
Shift0 => shift_reg8:TileReg0UB.Shift_Enable
Shift0 => shift_reg8:TileReg0LB.Shift_Enable
Shift0 => always0.IN0
Shift1 => shift_reg8:TileReg1UB.Shift_Enable
Shift1 => shift_reg8:TileReg1LB.Shift_Enable
Shift1 => always0.IN0
Shift2 => shift_reg8:TileReg2UB.Shift_Enable
Shift2 => shift_reg8:TileReg2LB.Shift_Enable
Shift2 => always0.IN0
Shift3 => shift_reg8:TileReg3UB.Shift_Enable
Shift3 => shift_reg8:TileReg3LB.Shift_Enable
Shift3 => always0.IN0
Shift4 => shift_reg8:TileReg4UB.Shift_Enable
Shift4 => shift_reg8:TileReg4LB.Shift_Enable
Shift4 => always0.IN0
Shift5 => shift_reg8:TileReg5UB.Shift_Enable
Shift5 => shift_reg8:TileReg5LB.Shift_Enable
Shift5 => always0.IN0
Shift6 => shift_reg8:TileReg6UB.Shift_Enable
Shift6 => shift_reg8:TileReg6LB.Shift_Enable
Shift6 => always0.IN0
Shift7 => shift_reg8:TileReg7UB.Shift_Enable
Shift7 => shift_reg8:TileReg7LB.Shift_Enable
Shift7 => always0.IN0
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => select[2].IN2
Data_in[0] => shift_reg8:TileReg0UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg0LB.Data_In[0]
Data_in[0] => shift_reg8:TileReg1UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg1LB.Data_In[0]
Data_in[0] => shift_reg8:TileReg2UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg2LB.Data_In[0]
Data_in[0] => shift_reg8:TileReg3UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg3LB.Data_In[0]
Data_in[0] => shift_reg8:TileReg4UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg4LB.Data_In[0]
Data_in[0] => shift_reg8:TileReg5UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg5LB.Data_In[0]
Data_in[0] => shift_reg8:TileReg6UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg6LB.Data_In[0]
Data_in[0] => shift_reg8:TileReg7UB.Data_In[0]
Data_in[0] => shift_reg8:TileReg7LB.Data_In[0]
Data_in[1] => shift_reg8:TileReg0UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg0LB.Data_In[1]
Data_in[1] => shift_reg8:TileReg1UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg1LB.Data_In[1]
Data_in[1] => shift_reg8:TileReg2UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg2LB.Data_In[1]
Data_in[1] => shift_reg8:TileReg3UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg3LB.Data_In[1]
Data_in[1] => shift_reg8:TileReg4UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg4LB.Data_In[1]
Data_in[1] => shift_reg8:TileReg5UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg5LB.Data_In[1]
Data_in[1] => shift_reg8:TileReg6UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg6LB.Data_In[1]
Data_in[1] => shift_reg8:TileReg7UB.Data_In[1]
Data_in[1] => shift_reg8:TileReg7LB.Data_In[1]
Data_in[2] => shift_reg8:TileReg0UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg0LB.Data_In[2]
Data_in[2] => shift_reg8:TileReg1UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg1LB.Data_In[2]
Data_in[2] => shift_reg8:TileReg2UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg2LB.Data_In[2]
Data_in[2] => shift_reg8:TileReg3UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg3LB.Data_In[2]
Data_in[2] => shift_reg8:TileReg4UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg4LB.Data_In[2]
Data_in[2] => shift_reg8:TileReg5UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg5LB.Data_In[2]
Data_in[2] => shift_reg8:TileReg6UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg6LB.Data_In[2]
Data_in[2] => shift_reg8:TileReg7UB.Data_In[2]
Data_in[2] => shift_reg8:TileReg7LB.Data_In[2]
Data_in[3] => shift_reg8:TileReg0UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg0LB.Data_In[3]
Data_in[3] => shift_reg8:TileReg1UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg1LB.Data_In[3]
Data_in[3] => shift_reg8:TileReg2UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg2LB.Data_In[3]
Data_in[3] => shift_reg8:TileReg3UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg3LB.Data_In[3]
Data_in[3] => shift_reg8:TileReg4UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg4LB.Data_In[3]
Data_in[3] => shift_reg8:TileReg5UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg5LB.Data_In[3]
Data_in[3] => shift_reg8:TileReg6UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg6LB.Data_In[3]
Data_in[3] => shift_reg8:TileReg7UB.Data_In[3]
Data_in[3] => shift_reg8:TileReg7LB.Data_In[3]
Data_in[4] => shift_reg8:TileReg0UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg0LB.Data_In[4]
Data_in[4] => shift_reg8:TileReg1UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg1LB.Data_In[4]
Data_in[4] => shift_reg8:TileReg2UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg2LB.Data_In[4]
Data_in[4] => shift_reg8:TileReg3UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg3LB.Data_In[4]
Data_in[4] => shift_reg8:TileReg4UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg4LB.Data_In[4]
Data_in[4] => shift_reg8:TileReg5UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg5LB.Data_In[4]
Data_in[4] => shift_reg8:TileReg6UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg6LB.Data_In[4]
Data_in[4] => shift_reg8:TileReg7UB.Data_In[4]
Data_in[4] => shift_reg8:TileReg7LB.Data_In[4]
Data_in[5] => shift_reg8:TileReg0UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg0LB.Data_In[5]
Data_in[5] => shift_reg8:TileReg1UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg1LB.Data_In[5]
Data_in[5] => shift_reg8:TileReg2UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg2LB.Data_In[5]
Data_in[5] => shift_reg8:TileReg3UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg3LB.Data_In[5]
Data_in[5] => shift_reg8:TileReg4UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg4LB.Data_In[5]
Data_in[5] => shift_reg8:TileReg5UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg5LB.Data_In[5]
Data_in[5] => shift_reg8:TileReg6UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg6LB.Data_In[5]
Data_in[5] => shift_reg8:TileReg7UB.Data_In[5]
Data_in[5] => shift_reg8:TileReg7LB.Data_In[5]
Data_in[6] => shift_reg8:TileReg0UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg0LB.Data_In[6]
Data_in[6] => shift_reg8:TileReg1UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg1LB.Data_In[6]
Data_in[6] => shift_reg8:TileReg2UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg2LB.Data_In[6]
Data_in[6] => shift_reg8:TileReg3UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg3LB.Data_In[6]
Data_in[6] => shift_reg8:TileReg4UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg4LB.Data_In[6]
Data_in[6] => shift_reg8:TileReg5UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg5LB.Data_In[6]
Data_in[6] => shift_reg8:TileReg6UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg6LB.Data_In[6]
Data_in[6] => shift_reg8:TileReg7UB.Data_In[6]
Data_in[6] => shift_reg8:TileReg7LB.Data_In[6]
Data_in[7] => shift_reg8:TileReg0UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg0LB.Data_In[7]
Data_in[7] => shift_reg8:TileReg1UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg1LB.Data_In[7]
Data_in[7] => shift_reg8:TileReg2UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg2LB.Data_In[7]
Data_in[7] => shift_reg8:TileReg3UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg3LB.Data_In[7]
Data_in[7] => shift_reg8:TileReg4UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg4LB.Data_In[7]
Data_in[7] => shift_reg8:TileReg5UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg5LB.Data_In[7]
Data_in[7] => shift_reg8:TileReg6UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg6LB.Data_In[7]
Data_in[7] => shift_reg8:TileReg7UB.Data_In[7]
Data_in[7] => shift_reg8:TileReg7LB.Data_In[7]
Data_out[0] <= mux8_5:PixelMux.Dout
Data_out[1] <= mux8_5:PixelMux.Dout
Data_out[2] <= mux8_5:PixelMux.Dout
Data_out[3] <= mux8_5:PixelMux.Dout
Data_out[4] <= mux8_5:PixelMux.Dout
BGselect <= prioritymux:PriorityMux.Dout
SpriteZero <= select_logic.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|decoder8:TileDecoderUB
Din => D7.DATAB
Din => D6.DATAB
Din => D5.DATAB
Din => D4.DATAB
Din => D3.DATAB
Din => D2.DATAB
Din => D1.DATAB
Din => D0.DATAB
select[0] => Decoder0.IN2
select[1] => Decoder0.IN1
select[2] => Decoder0.IN0
Dout0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
Dout1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
Dout2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
Dout3 <= D3.DB_MAX_OUTPUT_PORT_TYPE
Dout4 <= D4.DB_MAX_OUTPUT_PORT_TYPE
Dout5 <= D5.DB_MAX_OUTPUT_PORT_TYPE
Dout6 <= D6.DB_MAX_OUTPUT_PORT_TYPE
Dout7 <= D7.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|decoder8:TileDecoderLB
Din => D7.DATAB
Din => D6.DATAB
Din => D5.DATAB
Din => D4.DATAB
Din => D3.DATAB
Din => D2.DATAB
Din => D1.DATAB
Din => D0.DATAB
select[0] => Decoder0.IN2
select[1] => Decoder0.IN1
select[2] => Decoder0.IN0
Dout0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
Dout1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
Dout2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
Dout3 <= D3.DB_MAX_OUTPUT_PORT_TYPE
Dout4 <= D4.DB_MAX_OUTPUT_PORT_TYPE
Dout5 <= D5.DB_MAX_OUTPUT_PORT_TYPE
Dout6 <= D6.DB_MAX_OUTPUT_PORT_TYPE
Dout7 <= D7.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg0UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg0LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg1UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg1LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg2UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg2LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg3UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg3LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg4UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg4LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg5UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg5LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg6UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg6LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg7UB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|shift_reg8:TileReg7LB
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|mux8_5:PixelMux
Din0[0] => Mux4.IN0
Din0[1] => Mux3.IN0
Din0[2] => Mux2.IN0
Din0[3] => Mux1.IN0
Din0[4] => Mux0.IN0
Din1[0] => Mux4.IN1
Din1[1] => Mux3.IN1
Din1[2] => Mux2.IN1
Din1[3] => Mux1.IN1
Din1[4] => Mux0.IN1
Din2[0] => Mux4.IN2
Din2[1] => Mux3.IN2
Din2[2] => Mux2.IN2
Din2[3] => Mux1.IN2
Din2[4] => Mux0.IN2
Din3[0] => Mux4.IN3
Din3[1] => Mux3.IN3
Din3[2] => Mux2.IN3
Din3[3] => Mux1.IN3
Din3[4] => Mux0.IN3
Din4[0] => Mux4.IN4
Din4[1] => Mux3.IN4
Din4[2] => Mux2.IN4
Din4[3] => Mux1.IN4
Din4[4] => Mux0.IN4
Din5[0] => Mux4.IN5
Din5[1] => Mux3.IN5
Din5[2] => Mux2.IN5
Din5[3] => Mux1.IN5
Din5[4] => Mux0.IN5
Din6[0] => Mux4.IN6
Din6[1] => Mux3.IN6
Din6[2] => Mux2.IN6
Din6[3] => Mux1.IN6
Din6[4] => Mux0.IN6
Din7[0] => Mux4.IN7
Din7[1] => Mux3.IN7
Din7[2] => Mux2.IN7
Din7[3] => Mux1.IN7
Din7[4] => Mux0.IN7
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN10
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN9
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN8
Dout[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|tile_prioritizer:TilePrioritizer|prioritymux:PriorityMux
Din0 => Mux0.IN0
Din1 => Mux0.IN1
Din2 => Mux0.IN2
Din3 => Mux0.IN3
Din4 => Mux0.IN4
Din5 => Mux0.IN5
Din6 => Mux0.IN6
Din7 => Mux0.IN7
select[0] => Mux0.IN10
select[1] => Mux0.IN9
select[2] => Mux0.IN8
inactive => Dout_wire.OUTPUTSELECT
Dout <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile
Clk => tile_decrementor8:Counter0.Clk
Clk => tile_decrementor8:Counter1.Clk
Clk => tile_decrementor8:Counter2.Clk
Clk => tile_decrementor8:Counter3.Clk
Clk => tile_decrementor8:Counter4.Clk
Clk => tile_decrementor8:Counter5.Clk
Clk => tile_decrementor8:Counter6.Clk
Clk => tile_decrementor8:Counter7.Clk
Reset => tile_decrementor8:Counter0.Reset
Reset => tile_decrementor8:Counter1.Reset
Reset => tile_decrementor8:Counter2.Reset
Reset => tile_decrementor8:Counter3.Reset
Reset => tile_decrementor8:Counter4.Reset
Reset => tile_decrementor8:Counter5.Reset
Reset => tile_decrementor8:Counter6.Reset
Reset => tile_decrementor8:Counter7.Reset
Load => Load.IN1
Start => tile_decrementor8:Counter0.Start
Start => tile_decrementor8:Counter1.Start
Start => tile_decrementor8:Counter2.Start
Start => tile_decrementor8:Counter3.Start
Start => tile_decrementor8:Counter4.Start
Start => tile_decrementor8:Counter5.Start
Start => tile_decrementor8:Counter6.Start
Start => tile_decrementor8:Counter7.Start
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
Data_in[0] => tile_decrementor8:Counter0.Data_In[0]
Data_in[0] => tile_decrementor8:Counter1.Data_In[0]
Data_in[0] => tile_decrementor8:Counter2.Data_In[0]
Data_in[0] => tile_decrementor8:Counter3.Data_In[0]
Data_in[0] => tile_decrementor8:Counter4.Data_In[0]
Data_in[0] => tile_decrementor8:Counter5.Data_In[0]
Data_in[0] => tile_decrementor8:Counter6.Data_In[0]
Data_in[0] => tile_decrementor8:Counter7.Data_In[0]
Data_in[1] => tile_decrementor8:Counter0.Data_In[1]
Data_in[1] => tile_decrementor8:Counter1.Data_In[1]
Data_in[1] => tile_decrementor8:Counter2.Data_In[1]
Data_in[1] => tile_decrementor8:Counter3.Data_In[1]
Data_in[1] => tile_decrementor8:Counter4.Data_In[1]
Data_in[1] => tile_decrementor8:Counter5.Data_In[1]
Data_in[1] => tile_decrementor8:Counter6.Data_In[1]
Data_in[1] => tile_decrementor8:Counter7.Data_In[1]
Data_in[2] => tile_decrementor8:Counter0.Data_In[2]
Data_in[2] => tile_decrementor8:Counter1.Data_In[2]
Data_in[2] => tile_decrementor8:Counter2.Data_In[2]
Data_in[2] => tile_decrementor8:Counter3.Data_In[2]
Data_in[2] => tile_decrementor8:Counter4.Data_In[2]
Data_in[2] => tile_decrementor8:Counter5.Data_In[2]
Data_in[2] => tile_decrementor8:Counter6.Data_In[2]
Data_in[2] => tile_decrementor8:Counter7.Data_In[2]
Data_in[3] => tile_decrementor8:Counter0.Data_In[3]
Data_in[3] => tile_decrementor8:Counter1.Data_In[3]
Data_in[3] => tile_decrementor8:Counter2.Data_In[3]
Data_in[3] => tile_decrementor8:Counter3.Data_In[3]
Data_in[3] => tile_decrementor8:Counter4.Data_In[3]
Data_in[3] => tile_decrementor8:Counter5.Data_In[3]
Data_in[3] => tile_decrementor8:Counter6.Data_In[3]
Data_in[3] => tile_decrementor8:Counter7.Data_In[3]
Data_in[4] => tile_decrementor8:Counter0.Data_In[4]
Data_in[4] => tile_decrementor8:Counter1.Data_In[4]
Data_in[4] => tile_decrementor8:Counter2.Data_In[4]
Data_in[4] => tile_decrementor8:Counter3.Data_In[4]
Data_in[4] => tile_decrementor8:Counter4.Data_In[4]
Data_in[4] => tile_decrementor8:Counter5.Data_In[4]
Data_in[4] => tile_decrementor8:Counter6.Data_In[4]
Data_in[4] => tile_decrementor8:Counter7.Data_In[4]
Data_in[5] => tile_decrementor8:Counter0.Data_In[5]
Data_in[5] => tile_decrementor8:Counter1.Data_In[5]
Data_in[5] => tile_decrementor8:Counter2.Data_In[5]
Data_in[5] => tile_decrementor8:Counter3.Data_In[5]
Data_in[5] => tile_decrementor8:Counter4.Data_In[5]
Data_in[5] => tile_decrementor8:Counter5.Data_In[5]
Data_in[5] => tile_decrementor8:Counter6.Data_In[5]
Data_in[5] => tile_decrementor8:Counter7.Data_In[5]
Data_in[6] => tile_decrementor8:Counter0.Data_In[6]
Data_in[6] => tile_decrementor8:Counter1.Data_In[6]
Data_in[6] => tile_decrementor8:Counter2.Data_In[6]
Data_in[6] => tile_decrementor8:Counter3.Data_In[6]
Data_in[6] => tile_decrementor8:Counter4.Data_In[6]
Data_in[6] => tile_decrementor8:Counter5.Data_In[6]
Data_in[6] => tile_decrementor8:Counter6.Data_In[6]
Data_in[6] => tile_decrementor8:Counter7.Data_In[6]
Data_in[7] => tile_decrementor8:Counter0.Data_In[7]
Data_in[7] => tile_decrementor8:Counter1.Data_In[7]
Data_in[7] => tile_decrementor8:Counter2.Data_In[7]
Data_in[7] => tile_decrementor8:Counter3.Data_In[7]
Data_in[7] => tile_decrementor8:Counter4.Data_In[7]
Data_in[7] => tile_decrementor8:Counter5.Data_In[7]
Data_in[7] => tile_decrementor8:Counter6.Data_In[7]
Data_in[7] => tile_decrementor8:Counter7.Data_In[7]
dot[0] => tile_decrementor8:Counter0.dot[0]
dot[0] => tile_decrementor8:Counter1.dot[0]
dot[0] => tile_decrementor8:Counter2.dot[0]
dot[0] => tile_decrementor8:Counter3.dot[0]
dot[0] => tile_decrementor8:Counter4.dot[0]
dot[0] => tile_decrementor8:Counter5.dot[0]
dot[0] => tile_decrementor8:Counter6.dot[0]
dot[0] => tile_decrementor8:Counter7.dot[0]
dot[1] => tile_decrementor8:Counter0.dot[1]
dot[1] => tile_decrementor8:Counter1.dot[1]
dot[1] => tile_decrementor8:Counter2.dot[1]
dot[1] => tile_decrementor8:Counter3.dot[1]
dot[1] => tile_decrementor8:Counter4.dot[1]
dot[1] => tile_decrementor8:Counter5.dot[1]
dot[1] => tile_decrementor8:Counter6.dot[1]
dot[1] => tile_decrementor8:Counter7.dot[1]
dot[2] => tile_decrementor8:Counter0.dot[2]
dot[2] => tile_decrementor8:Counter1.dot[2]
dot[2] => tile_decrementor8:Counter2.dot[2]
dot[2] => tile_decrementor8:Counter3.dot[2]
dot[2] => tile_decrementor8:Counter4.dot[2]
dot[2] => tile_decrementor8:Counter5.dot[2]
dot[2] => tile_decrementor8:Counter6.dot[2]
dot[2] => tile_decrementor8:Counter7.dot[2]
dot[3] => tile_decrementor8:Counter0.dot[3]
dot[3] => tile_decrementor8:Counter1.dot[3]
dot[3] => tile_decrementor8:Counter2.dot[3]
dot[3] => tile_decrementor8:Counter3.dot[3]
dot[3] => tile_decrementor8:Counter4.dot[3]
dot[3] => tile_decrementor8:Counter5.dot[3]
dot[3] => tile_decrementor8:Counter6.dot[3]
dot[3] => tile_decrementor8:Counter7.dot[3]
dot[4] => tile_decrementor8:Counter0.dot[4]
dot[4] => tile_decrementor8:Counter1.dot[4]
dot[4] => tile_decrementor8:Counter2.dot[4]
dot[4] => tile_decrementor8:Counter3.dot[4]
dot[4] => tile_decrementor8:Counter4.dot[4]
dot[4] => tile_decrementor8:Counter5.dot[4]
dot[4] => tile_decrementor8:Counter6.dot[4]
dot[4] => tile_decrementor8:Counter7.dot[4]
dot[5] => tile_decrementor8:Counter0.dot[5]
dot[5] => tile_decrementor8:Counter1.dot[5]
dot[5] => tile_decrementor8:Counter2.dot[5]
dot[5] => tile_decrementor8:Counter3.dot[5]
dot[5] => tile_decrementor8:Counter4.dot[5]
dot[5] => tile_decrementor8:Counter5.dot[5]
dot[5] => tile_decrementor8:Counter6.dot[5]
dot[5] => tile_decrementor8:Counter7.dot[5]
dot[6] => tile_decrementor8:Counter0.dot[6]
dot[6] => tile_decrementor8:Counter1.dot[6]
dot[6] => tile_decrementor8:Counter2.dot[6]
dot[6] => tile_decrementor8:Counter3.dot[6]
dot[6] => tile_decrementor8:Counter4.dot[6]
dot[6] => tile_decrementor8:Counter5.dot[6]
dot[6] => tile_decrementor8:Counter6.dot[6]
dot[6] => tile_decrementor8:Counter7.dot[6]
dot[7] => tile_decrementor8:Counter0.dot[7]
dot[7] => tile_decrementor8:Counter1.dot[7]
dot[7] => tile_decrementor8:Counter2.dot[7]
dot[7] => tile_decrementor8:Counter3.dot[7]
dot[7] => tile_decrementor8:Counter4.dot[7]
dot[7] => tile_decrementor8:Counter5.dot[7]
dot[7] => tile_decrementor8:Counter6.dot[7]
dot[7] => tile_decrementor8:Counter7.dot[7]
dot[8] => tile_decrementor8:Counter0.dot[8]
dot[8] => tile_decrementor8:Counter1.dot[8]
dot[8] => tile_decrementor8:Counter2.dot[8]
dot[8] => tile_decrementor8:Counter3.dot[8]
dot[8] => tile_decrementor8:Counter4.dot[8]
dot[8] => tile_decrementor8:Counter5.dot[8]
dot[8] => tile_decrementor8:Counter6.dot[8]
dot[8] => tile_decrementor8:Counter7.dot[8]
dot[9] => tile_decrementor8:Counter0.dot[9]
dot[9] => tile_decrementor8:Counter1.dot[9]
dot[9] => tile_decrementor8:Counter2.dot[9]
dot[9] => tile_decrementor8:Counter3.dot[9]
dot[9] => tile_decrementor8:Counter4.dot[9]
dot[9] => tile_decrementor8:Counter5.dot[9]
dot[9] => tile_decrementor8:Counter6.dot[9]
dot[9] => tile_decrementor8:Counter7.dot[9]
Shift0 <= tile_decrementor8:Counter0.Shift_Signal
Shift1 <= tile_decrementor8:Counter1.Shift_Signal
Shift2 <= tile_decrementor8:Counter2.Shift_Signal
Shift3 <= tile_decrementor8:Counter3.Shift_Signal
Shift4 <= tile_decrementor8:Counter4.Shift_Signal
Shift5 <= tile_decrementor8:Counter5.Shift_Signal
Shift6 <= tile_decrementor8:Counter6.Shift_Signal
Shift7 <= tile_decrementor8:Counter7.Shift_Signal


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|decoder8:CounterDecoder
Din => D7.DATAB
Din => D6.DATAB
Din => D5.DATAB
Din => D4.DATAB
Din => D3.DATAB
Din => D2.DATAB
Din => D1.DATAB
Din => D0.DATAB
select[0] => Decoder0.IN2
select[1] => Decoder0.IN1
select[2] => Decoder0.IN0
Dout0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
Dout1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
Dout2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
Dout3 <= D3.DB_MAX_OUTPUT_PORT_TYPE
Dout4 <= D4.DB_MAX_OUTPUT_PORT_TYPE
Dout5 <= D5.DB_MAX_OUTPUT_PORT_TYPE
Dout6 <= D6.DB_MAX_OUTPUT_PORT_TYPE
Dout7 <= D7.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter0
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter1
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter2
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter3
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter4
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter5
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter6
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|x_counter_file:CounterFile|tile_decrementor8:Counter7
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Reset => count[4].ACLR
Reset => count[5].ACLR
Reset => count[6].ACLR
Reset => count[7].ACLR
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Load => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Start => count.OUTPUTSELECT
Data_In[0] => count.DATAB
Data_In[1] => count.DATAB
Data_In[2] => count.DATAB
Data_In[3] => count.DATAB
Data_In[4] => count.DATAB
Data_In[5] => count.DATAB
Data_In[6] => count.DATAB
Data_In[7] => count.DATAB
dot[0] => LessThan1.IN20
dot[1] => LessThan1.IN19
dot[2] => LessThan1.IN18
dot[3] => LessThan1.IN17
dot[4] => LessThan1.IN16
dot[5] => LessThan1.IN15
dot[6] => LessThan1.IN14
dot[7] => LessThan1.IN13
dot[8] => LessThan1.IN12
dot[9] => LessThan1.IN11
Shift_Signal <= always1.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes
Clk => reg8:Sprite0.Clk
Clk => reg8:Sprite1.Clk
Clk => reg8:Sprite2.Clk
Clk => reg8:Sprite3.Clk
Clk => reg8:Sprite4.Clk
Clk => reg8:Sprite5.Clk
Clk => reg8:Sprite6.Clk
Clk => reg8:Sprite7.Clk
Reset => reg8:Sprite0.Reset
Reset => reg8:Sprite1.Reset
Reset => reg8:Sprite2.Reset
Reset => reg8:Sprite3.Reset
Reset => reg8:Sprite4.Reset
Reset => reg8:Sprite5.Reset
Reset => reg8:Sprite6.Reset
Reset => reg8:Sprite7.Reset
Load => Load.IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
Data_in[0] => reg8:Sprite0.Data_In[0]
Data_in[0] => reg8:Sprite1.Data_In[0]
Data_in[0] => reg8:Sprite2.Data_In[0]
Data_in[0] => reg8:Sprite3.Data_In[0]
Data_in[0] => reg8:Sprite4.Data_In[0]
Data_in[0] => reg8:Sprite5.Data_In[0]
Data_in[0] => reg8:Sprite6.Data_In[0]
Data_in[0] => reg8:Sprite7.Data_In[0]
Data_in[1] => reg8:Sprite0.Data_In[1]
Data_in[1] => reg8:Sprite1.Data_In[1]
Data_in[1] => reg8:Sprite2.Data_In[1]
Data_in[1] => reg8:Sprite3.Data_In[1]
Data_in[1] => reg8:Sprite4.Data_In[1]
Data_in[1] => reg8:Sprite5.Data_In[1]
Data_in[1] => reg8:Sprite6.Data_In[1]
Data_in[1] => reg8:Sprite7.Data_In[1]
Data_in[2] => reg8:Sprite0.Data_In[2]
Data_in[2] => reg8:Sprite1.Data_In[2]
Data_in[2] => reg8:Sprite2.Data_In[2]
Data_in[2] => reg8:Sprite3.Data_In[2]
Data_in[2] => reg8:Sprite4.Data_In[2]
Data_in[2] => reg8:Sprite5.Data_In[2]
Data_in[2] => reg8:Sprite6.Data_In[2]
Data_in[2] => reg8:Sprite7.Data_In[2]
Data_in[3] => reg8:Sprite0.Data_In[3]
Data_in[3] => reg8:Sprite1.Data_In[3]
Data_in[3] => reg8:Sprite2.Data_In[3]
Data_in[3] => reg8:Sprite3.Data_In[3]
Data_in[3] => reg8:Sprite4.Data_In[3]
Data_in[3] => reg8:Sprite5.Data_In[3]
Data_in[3] => reg8:Sprite6.Data_In[3]
Data_in[3] => reg8:Sprite7.Data_In[3]
Data_in[4] => reg8:Sprite0.Data_In[4]
Data_in[4] => reg8:Sprite1.Data_In[4]
Data_in[4] => reg8:Sprite2.Data_In[4]
Data_in[4] => reg8:Sprite3.Data_In[4]
Data_in[4] => reg8:Sprite4.Data_In[4]
Data_in[4] => reg8:Sprite5.Data_In[4]
Data_in[4] => reg8:Sprite6.Data_In[4]
Data_in[4] => reg8:Sprite7.Data_In[4]
Data_in[5] => reg8:Sprite0.Data_In[5]
Data_in[5] => reg8:Sprite1.Data_In[5]
Data_in[5] => reg8:Sprite2.Data_In[5]
Data_in[5] => reg8:Sprite3.Data_In[5]
Data_in[5] => reg8:Sprite4.Data_In[5]
Data_in[5] => reg8:Sprite5.Data_In[5]
Data_in[5] => reg8:Sprite6.Data_In[5]
Data_in[5] => reg8:Sprite7.Data_In[5]
Data_in[6] => reg8:Sprite0.Data_In[6]
Data_in[6] => reg8:Sprite1.Data_In[6]
Data_in[6] => reg8:Sprite2.Data_In[6]
Data_in[6] => reg8:Sprite3.Data_In[6]
Data_in[6] => reg8:Sprite4.Data_In[6]
Data_in[6] => reg8:Sprite5.Data_In[6]
Data_in[6] => reg8:Sprite6.Data_In[6]
Data_in[6] => reg8:Sprite7.Data_In[6]
Data_in[7] => reg8:Sprite0.Data_In[7]
Data_in[7] => reg8:Sprite1.Data_In[7]
Data_in[7] => reg8:Sprite2.Data_In[7]
Data_in[7] => reg8:Sprite3.Data_In[7]
Data_in[7] => reg8:Sprite4.Data_In[7]
Data_in[7] => reg8:Sprite5.Data_In[7]
Data_in[7] => reg8:Sprite6.Data_In[7]
Data_in[7] => reg8:Sprite7.Data_In[7]
Dout0[0] <= reg8:Sprite0.Data_Out[0]
Dout0[1] <= reg8:Sprite0.Data_Out[1]
Dout0[2] <= reg8:Sprite0.Data_Out[2]
Dout0[3] <= reg8:Sprite0.Data_Out[3]
Dout0[4] <= reg8:Sprite0.Data_Out[4]
Dout0[5] <= reg8:Sprite0.Data_Out[5]
Dout0[6] <= reg8:Sprite0.Data_Out[6]
Dout0[7] <= reg8:Sprite0.Data_Out[7]
Dout1[0] <= reg8:Sprite1.Data_Out[0]
Dout1[1] <= reg8:Sprite1.Data_Out[1]
Dout1[2] <= reg8:Sprite1.Data_Out[2]
Dout1[3] <= reg8:Sprite1.Data_Out[3]
Dout1[4] <= reg8:Sprite1.Data_Out[4]
Dout1[5] <= reg8:Sprite1.Data_Out[5]
Dout1[6] <= reg8:Sprite1.Data_Out[6]
Dout1[7] <= reg8:Sprite1.Data_Out[7]
Dout2[0] <= reg8:Sprite2.Data_Out[0]
Dout2[1] <= reg8:Sprite2.Data_Out[1]
Dout2[2] <= reg8:Sprite2.Data_Out[2]
Dout2[3] <= reg8:Sprite2.Data_Out[3]
Dout2[4] <= reg8:Sprite2.Data_Out[4]
Dout2[5] <= reg8:Sprite2.Data_Out[5]
Dout2[6] <= reg8:Sprite2.Data_Out[6]
Dout2[7] <= reg8:Sprite2.Data_Out[7]
Dout3[0] <= reg8:Sprite3.Data_Out[0]
Dout3[1] <= reg8:Sprite3.Data_Out[1]
Dout3[2] <= reg8:Sprite3.Data_Out[2]
Dout3[3] <= reg8:Sprite3.Data_Out[3]
Dout3[4] <= reg8:Sprite3.Data_Out[4]
Dout3[5] <= reg8:Sprite3.Data_Out[5]
Dout3[6] <= reg8:Sprite3.Data_Out[6]
Dout3[7] <= reg8:Sprite3.Data_Out[7]
Dout4[0] <= reg8:Sprite4.Data_Out[0]
Dout4[1] <= reg8:Sprite4.Data_Out[1]
Dout4[2] <= reg8:Sprite4.Data_Out[2]
Dout4[3] <= reg8:Sprite4.Data_Out[3]
Dout4[4] <= reg8:Sprite4.Data_Out[4]
Dout4[5] <= reg8:Sprite4.Data_Out[5]
Dout4[6] <= reg8:Sprite4.Data_Out[6]
Dout4[7] <= reg8:Sprite4.Data_Out[7]
Dout5[0] <= reg8:Sprite5.Data_Out[0]
Dout5[1] <= reg8:Sprite5.Data_Out[1]
Dout5[2] <= reg8:Sprite5.Data_Out[2]
Dout5[3] <= reg8:Sprite5.Data_Out[3]
Dout5[4] <= reg8:Sprite5.Data_Out[4]
Dout5[5] <= reg8:Sprite5.Data_Out[5]
Dout5[6] <= reg8:Sprite5.Data_Out[6]
Dout5[7] <= reg8:Sprite5.Data_Out[7]
Dout6[0] <= reg8:Sprite6.Data_Out[0]
Dout6[1] <= reg8:Sprite6.Data_Out[1]
Dout6[2] <= reg8:Sprite6.Data_Out[2]
Dout6[3] <= reg8:Sprite6.Data_Out[3]
Dout6[4] <= reg8:Sprite6.Data_Out[4]
Dout6[5] <= reg8:Sprite6.Data_Out[5]
Dout6[6] <= reg8:Sprite6.Data_Out[6]
Dout6[7] <= reg8:Sprite6.Data_Out[7]
Dout7[0] <= reg8:Sprite7.Data_Out[0]
Dout7[1] <= reg8:Sprite7.Data_Out[1]
Dout7[2] <= reg8:Sprite7.Data_Out[2]
Dout7[3] <= reg8:Sprite7.Data_Out[3]
Dout7[4] <= reg8:Sprite7.Data_Out[4]
Dout7[5] <= reg8:Sprite7.Data_Out[5]
Dout7[6] <= reg8:Sprite7.Data_Out[6]
Dout7[7] <= reg8:Sprite7.Data_Out[7]


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|decoder8:AttrDecoder
Din => D7.DATAB
Din => D6.DATAB
Din => D5.DATAB
Din => D4.DATAB
Din => D3.DATAB
Din => D2.DATAB
Din => D1.DATAB
Din => D0.DATAB
select[0] => Decoder0.IN2
select[1] => Decoder0.IN1
select[2] => Decoder0.IN0
Dout0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
Dout1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
Dout2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
Dout3 <= D3.DB_MAX_OUTPUT_PORT_TYPE
Dout4 <= D4.DB_MAX_OUTPUT_PORT_TYPE
Dout5 <= D5.DB_MAX_OUTPUT_PORT_TYPE
Dout6 <= D6.DB_MAX_OUTPUT_PORT_TYPE
Dout7 <= D7.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite0
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite1
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite2
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite3
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite4
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite5
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite6
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|attribute_reg_file:SpriteAttributes|reg8:Sprite7
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|mux2_5:PriorityMux
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|reg8:PatternDataC0
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|reg8:PatternDataC1
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shift_reg8:PatternDataB0
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shift_reg8:PatternDataB1
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Load => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Shift_Enable => data.OUTPUTSELECT
Data_In[0] => data.DATAB
Data_In[1] => data.DATAB
Data_In[2] => data.DATAB
Data_In[3] => data.DATAB
Data_In[4] => data.DATAB
Data_In[5] => data.DATAB
Data_In[6] => data.DATAB
Data_In[7] => data.DATAB
Data_Out <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shiftin_reg8:PatternDataA0
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data[7].ENA
Load => data[6].ENA
Load => data[5].ENA
Load => data[4].ENA
Load => data[3].ENA
Load => data[2].ENA
Load => data[1].ENA
Load => data[0].ENA
Data_In => data[0].DATAIN
Data_Out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|shiftin_reg8:PatternDataA1
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Clk => data[5].CLK
Clk => data[6].CLK
Clk => data[7].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Reset => data[5].ACLR
Reset => data[6].ACLR
Reset => data[7].ACLR
Load => data[7].ENA
Load => data[6].ENA
Load => data[5].ENA
Load => data[4].ENA
Load => data[3].ENA
Load => data[2].ENA
Load => data[1].ENA
Load => data[0].ENA
Data_In => data[0].DATAIN
Data_Out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|PaletteSelect:PaletteSelector
CoarseX[0] => Equal0.IN31
CoarseX[0] => Equal1.IN0
CoarseX[1] => Add0.IN4
CoarseX[2] => Add0.IN3
CoarseY[0] => Equal2.IN31
CoarseY[0] => Equal3.IN0
CoarseY[1] => Equal2.IN30
CoarseY[1] => Equal3.IN31
CoarseY[2] => ~NO_FANOUT~
Palette_Attribute[0] => latches.DATAB
Palette_Attribute[1] => latches.DATAB
Palette_Attribute[2] => latches.DATAB
Palette_Attribute[3] => latches.DATAB
Palette_Attribute[4] => latches.DATAA
Palette_Attribute[5] => latches.DATAA
Palette_Attribute[6] => latches.DATAA
Palette_Attribute[7] => latches.DATAA
Latches[0] <= latches.DB_MAX_OUTPUT_PORT_TYPE
Latches[1] <= latches.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|reg2:PaletteLatch
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|counter4:SpriteCounter
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Reset => count[3].ACLR
Increment => count.OUTPUTSELECT
Increment => count.OUTPUTSELECT
Increment => count.OUTPUTSELECT
Increment => count.OUTPUTSELECT
Decrement => count.OUTPUTSELECT
Decrement => count.OUTPUTSELECT
Decrement => count.OUTPUTSELECT
Decrement => count.OUTPUTSELECT
Data_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|counter3:SpriteIncrementor
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
Increment => count[2].ENA
Increment => count[1].ENA
Increment => count[0].ENA
Data_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|SOAMPTR:SOAMpointer
Clk => data[0].CLK
Clk => data[1].CLK
Clk => data[2].CLK
Clk => data[3].CLK
Clk => data[4].CLK
Reset => data[0].ACLR
Reset => data[1].ACLR
Reset => data[2].ACLR
Reset => data[3].ACLR
Reset => data[4].ACLR
Set1 => data.OUTPUTSELECT
Set1 => data.OUTPUTSELECT
Set1 => data.OUTPUTSELECT
Set1 => data.OUTPUTSELECT
Set1 => data.OUTPUTSELECT
Plus1 => data.OUTPUTSELECT
Plus1 => data.OUTPUTSELECT
Plus1 => data.OUTPUTSELECT
Plus1 => data.OUTPUTSELECT
Plus1 => data.OUTPUTSELECT
Plus2 => data.OUTPUTSELECT
Plus2 => data.OUTPUTSELECT
Plus2 => data.OUTPUTSELECT
Plus2 => data.OUTPUTSELECT
Data_Out[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPURender:RenderingUnit|flip_flop:SpriteZeroFF
Clk => q.CLK
Reset => q.ACLR
Load => q.ENA
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|reg8:AttrBuffer
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|chr_rom:CHRROM
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem.waddr_a[6].DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem.waddr_a[7].DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
address[8] => mem.waddr_a[8].DATAIN
address[8] => mem.WADDR8
address[8] => mem.RADDR8
address[9] => mem.waddr_a[9].DATAIN
address[9] => mem.WADDR9
address[9] => mem.RADDR9
address[10] => mem.waddr_a[10].DATAIN
address[10] => mem.WADDR10
address[10] => mem.RADDR10
address[11] => mem.waddr_a[11].DATAIN
address[11] => mem.WADDR11
address[11] => mem.RADDR11
address[12] => mem.waddr_a[12].DATAIN
address[12] => mem.WADDR12
address[12] => mem.RADDR12
Clk => mem.we_a.CLK
Clk => mem.waddr_a[12].CLK
Clk => mem.waddr_a[11].CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PPU_addr_decoder:PPUAddrDecoder
address[0] => LessThan0.IN28
address[0] => LessThan1.IN28
address[0] => LessThan2.IN28
address[0] => LessThan3.IN28
address[0] => LessThan4.IN28
address[0] => LessThan5.IN28
address[0] => LessThan6.IN28
address[0] => LessThan7.IN28
address[0] => LessThan8.IN28
address[0] => LessThan9.IN28
address[0] => LessThan10.IN28
address[0] => LessThan11.IN28
address[0] => LessThan12.IN28
address[0] => LessThan13.IN28
address[0] => LessThan14.IN28
address[0] => address_wire.DATAA
address[1] => LessThan0.IN27
address[1] => LessThan1.IN27
address[1] => LessThan2.IN27
address[1] => LessThan3.IN27
address[1] => LessThan4.IN27
address[1] => LessThan5.IN27
address[1] => LessThan6.IN27
address[1] => LessThan7.IN27
address[1] => LessThan8.IN27
address[1] => LessThan9.IN27
address[1] => LessThan10.IN27
address[1] => LessThan11.IN27
address[1] => LessThan12.IN27
address[1] => LessThan13.IN27
address[1] => LessThan14.IN27
address[1] => address_wire.DATAA
address[2] => LessThan0.IN26
address[2] => LessThan1.IN26
address[2] => LessThan2.IN26
address[2] => LessThan3.IN26
address[2] => LessThan4.IN26
address[2] => LessThan5.IN26
address[2] => LessThan6.IN26
address[2] => LessThan7.IN26
address[2] => LessThan8.IN26
address[2] => LessThan9.IN26
address[2] => LessThan10.IN26
address[2] => LessThan11.IN26
address[2] => LessThan12.IN26
address[2] => LessThan13.IN26
address[2] => LessThan14.IN26
address[2] => address_wire.DATAA
address[2] => address_wire.DATAB
address[3] => LessThan0.IN25
address[3] => LessThan1.IN25
address[3] => LessThan2.IN25
address[3] => LessThan3.IN25
address[3] => LessThan4.IN25
address[3] => LessThan5.IN25
address[3] => LessThan6.IN25
address[3] => LessThan7.IN25
address[3] => LessThan8.IN25
address[3] => LessThan9.IN25
address[3] => LessThan10.IN25
address[3] => LessThan11.IN25
address[3] => LessThan12.IN25
address[3] => LessThan13.IN25
address[3] => LessThan14.IN25
address[3] => address_wire.DATAA
address[3] => address_wire.DATAB
address[4] => LessThan0.IN24
address[4] => LessThan1.IN24
address[4] => LessThan2.IN24
address[4] => LessThan3.IN24
address[4] => LessThan4.IN24
address[4] => LessThan5.IN24
address[4] => LessThan6.IN24
address[4] => LessThan7.IN24
address[4] => LessThan8.IN24
address[4] => LessThan9.IN24
address[4] => LessThan10.IN24
address[4] => LessThan11.IN24
address[4] => LessThan12.IN24
address[4] => LessThan13.IN24
address[4] => LessThan14.IN24
address[4] => address_wire.DATAA
address[4] => address_wire.DATAB
address[5] => LessThan0.IN23
address[5] => LessThan1.IN23
address[5] => LessThan2.IN23
address[5] => LessThan3.IN23
address[5] => LessThan4.IN23
address[5] => LessThan5.IN23
address[5] => LessThan6.IN23
address[5] => LessThan7.IN23
address[5] => LessThan8.IN23
address[5] => LessThan9.IN23
address[5] => LessThan10.IN23
address[5] => LessThan11.IN23
address[5] => LessThan12.IN23
address[5] => LessThan13.IN23
address[5] => LessThan14.IN23
address[5] => address_wire.DATAB
address[5] => address_wire.DATAB
address[5] => address_wire.DATAB
address[6] => LessThan0.IN22
address[6] => LessThan1.IN22
address[6] => LessThan2.IN22
address[6] => LessThan3.IN22
address[6] => LessThan4.IN22
address[6] => LessThan5.IN22
address[6] => LessThan6.IN22
address[6] => LessThan7.IN22
address[6] => LessThan8.IN22
address[6] => LessThan9.IN22
address[6] => LessThan10.IN22
address[6] => LessThan11.IN22
address[6] => LessThan12.IN22
address[6] => LessThan13.IN22
address[6] => LessThan14.IN22
address[6] => address_wire.DATAB
address[6] => address_wire.DATAB
address[6] => address_wire.DATAB
address[7] => LessThan0.IN21
address[7] => LessThan1.IN21
address[7] => LessThan2.IN21
address[7] => LessThan3.IN21
address[7] => LessThan4.IN21
address[7] => LessThan5.IN21
address[7] => LessThan6.IN21
address[7] => LessThan7.IN21
address[7] => LessThan8.IN21
address[7] => LessThan9.IN21
address[7] => LessThan10.IN21
address[7] => LessThan11.IN21
address[7] => LessThan12.IN21
address[7] => LessThan13.IN21
address[7] => LessThan14.IN21
address[7] => address_wire.DATAB
address[7] => address_wire.DATAB
address[7] => address_wire.DATAB
address[7] => address_wire.DATAB
address[8] => LessThan0.IN20
address[8] => LessThan1.IN20
address[8] => LessThan2.IN20
address[8] => LessThan3.IN20
address[8] => LessThan4.IN20
address[8] => LessThan5.IN20
address[8] => LessThan6.IN20
address[8] => LessThan7.IN20
address[8] => LessThan8.IN20
address[8] => LessThan9.IN20
address[8] => LessThan10.IN20
address[8] => LessThan11.IN20
address[8] => LessThan12.IN20
address[8] => LessThan13.IN20
address[8] => LessThan14.IN20
address[8] => address_wire.DATAB
address[8] => address_wire.DATAB
address[8] => address_wire.DATAB
address[8] => address_wire.DATAB
address[9] => LessThan0.IN19
address[9] => LessThan1.IN19
address[9] => LessThan2.IN19
address[9] => LessThan3.IN19
address[9] => LessThan4.IN19
address[9] => LessThan5.IN19
address[9] => LessThan6.IN19
address[9] => LessThan7.IN19
address[9] => LessThan8.IN19
address[9] => LessThan9.IN19
address[9] => LessThan10.IN19
address[9] => LessThan11.IN19
address[9] => LessThan12.IN19
address[9] => LessThan13.IN19
address[9] => LessThan14.IN19
address[9] => address_wire.DATAB
address[9] => address_wire.DATAB
address[9] => address_wire.DATAB
address[9] => address_wire.DATAB
address[10] => LessThan0.IN18
address[10] => LessThan1.IN18
address[10] => LessThan2.IN18
address[10] => LessThan3.IN18
address[10] => LessThan4.IN18
address[10] => LessThan5.IN18
address[10] => LessThan6.IN18
address[10] => LessThan7.IN18
address[10] => Add1.IN8
address[10] => address_wire.DATAA
address[10] => address_wire.DATAB
address[10] => LessThan8.IN18
address[10] => LessThan9.IN18
address[10] => LessThan10.IN18
address[10] => LessThan11.IN18
address[10] => LessThan12.IN18
address[10] => LessThan13.IN18
address[10] => LessThan14.IN18
address[10] => Add4.IN8
address[10] => address_wire.DATAA
address[10] => address_wire.DATAB
address[10] => address_wire.DATAB
address[10] => address_wire.DATAB
address[11] => LessThan0.IN17
address[11] => LessThan1.IN17
address[11] => LessThan2.IN17
address[11] => LessThan3.IN17
address[11] => LessThan4.IN17
address[11] => LessThan5.IN17
address[11] => LessThan6.IN17
address[11] => LessThan7.IN17
address[11] => Add1.IN7
address[11] => Add2.IN6
address[11] => address_wire.DATAB
address[11] => LessThan8.IN17
address[11] => LessThan9.IN17
address[11] => LessThan10.IN17
address[11] => LessThan11.IN17
address[11] => LessThan12.IN17
address[11] => LessThan13.IN17
address[11] => LessThan14.IN17
address[11] => Add4.IN7
address[11] => Add5.IN6
address[11] => address_wire.DATAB
address[11] => address_wire.DATAB
address[11] => address_wire.DATAB
address[12] => LessThan0.IN16
address[12] => LessThan1.IN16
address[12] => LessThan2.IN16
address[12] => LessThan3.IN16
address[12] => LessThan4.IN16
address[12] => LessThan5.IN16
address[12] => LessThan6.IN16
address[12] => LessThan7.IN16
address[12] => Add1.IN6
address[12] => Add2.IN5
address[12] => address_wire.DATAB
address[12] => LessThan8.IN16
address[12] => LessThan9.IN16
address[12] => LessThan10.IN16
address[12] => Add3.IN4
address[12] => LessThan11.IN16
address[12] => LessThan12.IN16
address[12] => LessThan13.IN16
address[12] => LessThan14.IN16
address[12] => Add4.IN6
address[12] => Add5.IN5
address[12] => address_wire.DATAB
address[13] => LessThan0.IN15
address[13] => LessThan1.IN15
address[13] => LessThan2.IN15
address[13] => LessThan3.IN15
address[13] => Add0.IN2
address[13] => LessThan4.IN15
address[13] => LessThan5.IN15
address[13] => LessThan6.IN15
address[13] => LessThan7.IN15
address[13] => Add1.IN5
address[13] => Add2.IN4
address[13] => LessThan8.IN15
address[13] => LessThan9.IN15
address[13] => LessThan10.IN15
address[13] => Add3.IN3
address[13] => LessThan11.IN15
address[13] => LessThan12.IN15
address[13] => LessThan13.IN15
address[13] => LessThan14.IN15
address[13] => Add4.IN5
address[13] => Add5.IN4
address[13] => address_wire.DATAB
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => address_wire.OUTPUTSELECT
fetch_attr_byte => VRAM_True.OUTPUTSELECT
fetch_attr_byte => palette_true.OUTPUTSELECT
address_out[0] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE
PaletteTrue <= palette_true.DB_MAX_OUTPUT_PORT_TYPE
vram_true <= VRAM_True.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|reg8:Yregister
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|reg8:NametableBuffer
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Reset => Data_Out[0]~reg0.ACLR
Reset => Data_Out[1]~reg0.ACLR
Reset => Data_Out[2]~reg0.ACLR
Reset => Data_Out[3]~reg0.ACLR
Reset => Data_Out[4]~reg0.ACLR
Reset => Data_Out[5]~reg0.ACLR
Reset => Data_Out[6]~reg0.ACLR
Reset => Data_Out[7]~reg0.ACLR
Load => Data_Out[7]~reg0.ENA
Load => Data_Out[6]~reg0.ENA
Load => Data_Out[5]~reg0.ENA
Load => Data_Out[4]~reg0.ENA
Load => Data_Out[3]~reg0.ENA
Load => Data_Out[2]~reg0.ENA
Load => Data_Out[1]~reg0.ENA
Load => Data_Out[0]~reg0.ENA
Data_In[0] => Data_Out[0]~reg0.DATAIN
Data_In[1] => Data_Out[1]~reg0.DATAIN
Data_In[2] => Data_Out[2]~reg0.DATAIN
Data_In[3] => Data_Out[3]~reg0.DATAIN
Data_In[4] => Data_Out[4]~reg0.DATAIN
Data_In[5] => Data_Out[5]~reg0.DATAIN
Data_In[6] => Data_Out[6]~reg0.DATAIN
Data_In[7] => Data_Out[7]~reg0.DATAIN
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|Palette_addr_decoder:PaletteAddrDecoder
address[0] => always0.IN0
address[0] => address_out[0].DATAIN
address[1] => always0.IN1
address[1] => address_out[1].DATAIN
address[2] => address_out[2].DATAIN
address[3] => address_out[3].DATAIN
address[4] => always0.IN1
address[4] => Add0.IN2
address[4] => address_wire.DATAA
address_out[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|PaletteRAM:Palette_RAM
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
Clk => mem.we_a.CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|mux2_5:PaletteRamMux
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|flip_flop:WriteToggle
Clk => q.CLK
Reset => q.ACLR
Load => q.ENA
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|flip_flop:WE_CPU
Clk => q.CLK
Reset => q.ACLR
Load => q.ENA
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|flip_flop:WE_OAM
Clk => q.CLK
Reset => q.ACLR
Load => q.ENA
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|fine_x:FineXReg
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Reset => count[0].ACLR
Reset => count[1].ACLR
Reset => count[2].ACLR
IncX => count.OUTPUTSELECT
IncX => count.OUTPUTSELECT
IncX => count.OUTPUTSELECT
Load2005 => always0.IN0
WT_out => always0.IN1
Scroll3[0] => count.DATAB
Scroll3[1] => count.DATAB
Scroll3[2] => count.DATAB
Count[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
Count[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
Count[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|t_reg:Treg
Clk => data_out[0].CLK
Clk => data_out[1].CLK
Clk => data_out[2].CLK
Clk => data_out[3].CLK
Clk => data_out[4].CLK
Clk => data_out[5].CLK
Clk => data_out[6].CLK
Clk => data_out[7].CLK
Clk => data_out[8].CLK
Clk => data_out[9].CLK
Clk => data_out[10].CLK
Clk => data_out[11].CLK
Clk => data_out[12].CLK
Clk => data_out[13].CLK
Clk => data_out[14].CLK
Reset => data_out[0].ACLR
Reset => data_out[1].ACLR
Reset => data_out[2].ACLR
Reset => data_out[3].ACLR
Reset => data_out[4].ACLR
Reset => data_out[5].ACLR
Reset => data_out[6].ACLR
Reset => data_out[7].ACLR
Reset => data_out[8].ACLR
Reset => data_out[9].ACLR
Reset => data_out[10].ACLR
Reset => data_out[11].ACLR
Reset => data_out[12].ACLR
Reset => data_out[13].ACLR
Reset => data_out[14].ACLR
Load2005 => always0.IN0
Load2005 => always0.IN0
Load2006 => always0.IN0
Load2006 => always0.IN0
WT => always0.IN1
WT => always0.IN1
WT => always0.IN1
WT => always0.IN1
PPUCTRL_2[0] => ~NO_FANOUT~
PPUCTRL_2[1] => ~NO_FANOUT~
PPUSCROLL[0] => data_out.DATAB
PPUSCROLL[0] => data_out.DATAB
PPUSCROLL[1] => data_out.DATAB
PPUSCROLL[1] => data_out.DATAB
PPUSCROLL[2] => data_out.DATAB
PPUSCROLL[2] => data_out.DATAB
PPUSCROLL[3] => data_out.DATAB
PPUSCROLL[3] => data_out.DATAB
PPUSCROLL[4] => data_out.DATAB
PPUSCROLL[4] => data_out.DATAB
PPUSCROLL[5] => data_out.DATAB
PPUSCROLL[6] => data_out.DATAB
PPUSCROLL[7] => data_out.DATAB
PPUADDR[0] => data_out.DATAB
PPUADDR[0] => data_out.DATAB
PPUADDR[1] => data_out.DATAB
PPUADDR[1] => data_out.DATAB
PPUADDR[2] => data_out.DATAB
PPUADDR[2] => data_out.DATAB
PPUADDR[3] => data_out.DATAB
PPUADDR[3] => data_out.DATAB
PPUADDR[4] => data_out.DATAB
PPUADDR[4] => data_out.DATAB
PPUADDR[5] => data_out.DATAB
PPUADDR[5] => data_out.DATAB
PPUADDR[6] => data_out.DATAB
PPUADDR[7] => data_out.DATAB
Data_Out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|v_reg:Vreg
Clk => data_out[0].CLK
Clk => data_out[1].CLK
Clk => data_out[2].CLK
Clk => data_out[3].CLK
Clk => data_out[4].CLK
Clk => data_out[5].CLK
Clk => data_out[6].CLK
Clk => data_out[7].CLK
Clk => data_out[8].CLK
Clk => data_out[9].CLK
Clk => data_out[10].CLK
Clk => data_out[11].CLK
Clk => data_out[12].CLK
Clk => data_out[13].CLK
Clk => data_out[14].CLK
Reset => data_out[0].ACLR
Reset => data_out[1].ACLR
Reset => data_out[2].ACLR
Reset => data_out[3].ACLR
Reset => data_out[4].ACLR
Reset => data_out[5].ACLR
Reset => data_out[6].ACLR
Reset => data_out[7].ACLR
Reset => data_out[8].ACLR
Reset => data_out[9].ACLR
Reset => data_out[10].ACLR
Reset => data_out[11].ACLR
Reset => data_out[12].ACLR
Reset => data_out[13].ACLR
Reset => data_out[14].ACLR
Load2006 => always0.IN0
WT => always0.IN1
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
VINC => data_out.OUTPUTSELECT
x_overflow => always0.IN1
x_overflow => always0.IN1
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
FineYInc => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_h => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
copy_v => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out.OUTPUTSELECT
CoarseYInc => data_out[0].ENA
CoarseYInc => data_out[4].ENA
CoarseYInc => data_out[3].ENA
CoarseYInc => data_out[2].ENA
CoarseYInc => data_out[1].ENA
t[0] => data_out.DATAB
t[0] => data_out.DATAB
t[1] => data_out.DATAB
t[1] => data_out.DATAB
t[2] => data_out.DATAB
t[2] => data_out.DATAB
t[3] => data_out.DATAB
t[3] => data_out.DATAB
t[4] => data_out.DATAB
t[4] => data_out.DATAB
t[5] => data_out.DATAB
t[5] => data_out.DATAB
t[6] => data_out.DATAB
t[6] => data_out.DATAB
t[7] => data_out.DATAB
t[7] => data_out.DATAB
t[8] => data_out.DATAB
t[8] => data_out.DATAB
t[9] => data_out.DATAB
t[9] => data_out.DATAB
t[10] => data_out.DATAB
t[10] => data_out.DATAB
t[11] => data_out.DATAB
t[11] => data_out.DATAB
t[12] => data_out.DATAB
t[12] => data_out.DATAB
t[13] => data_out.DATAB
t[13] => data_out.DATAB
t[14] => data_out.DATAB
t[14] => data_out.DATAB
VINC_In[0] => data_out.DATAB
VINC_In[1] => data_out.DATAB
VINC_In[2] => data_out.DATAB
VINC_In[3] => data_out.DATAB
VINC_In[4] => data_out.DATAB
VINC_In[5] => data_out.DATAB
VINC_In[6] => data_out.DATAB
VINC_In[7] => data_out.DATAB
VINC_In[8] => data_out.DATAB
VINC_In[9] => data_out.DATAB
VINC_In[10] => data_out.DATAB
VINC_In[11] => data_out.DATAB
VINC_In[12] => data_out.DATAB
VINC_In[13] => data_out.DATAB
VINC_In[14] => data_out.DATAB
Data_Out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|VINCMux:VregMux
Din0[0] => Selector14.IN3
Din0[1] => Selector13.IN3
Din0[2] => Selector12.IN3
Din0[3] => Selector11.IN3
Din0[4] => Selector10.IN3
Din0[5] => Selector9.IN3
Din0[6] => Selector8.IN3
Din0[7] => Selector7.IN3
Din0[8] => Selector6.IN3
Din0[9] => Selector5.IN3
Din0[10] => Selector4.IN3
Din0[11] => Selector3.IN3
Din0[12] => Selector2.IN3
Din0[13] => Selector1.IN3
Din0[14] => Selector0.IN3
Din1[0] => Selector14.IN4
Din1[1] => Selector13.IN4
Din1[2] => Selector12.IN4
Din1[3] => Selector11.IN4
Din1[4] => Selector10.IN4
Din1[5] => Selector9.IN4
Din1[6] => Selector8.IN4
Din1[7] => Selector7.IN4
Din1[8] => Selector6.IN4
Din1[9] => Selector5.IN4
Din1[10] => Selector4.IN4
Din1[11] => Selector3.IN4
Din1[12] => Selector2.IN4
Din1[13] => Selector1.IN4
Din1[14] => Selector0.IN4
Din2[0] => Selector14.IN5
Din2[1] => Selector13.IN5
Din2[2] => Selector12.IN5
Din2[3] => Selector11.IN5
Din2[4] => Selector10.IN5
Din2[5] => Selector9.IN5
Din2[6] => Selector8.IN5
Din2[7] => Selector7.IN5
Din2[8] => Selector6.IN5
Din2[9] => Selector5.IN5
Din2[10] => Selector4.IN5
Din2[11] => Selector3.IN5
Din2[12] => Selector2.IN5
Din2[13] => Selector1.IN5
Din2[14] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
Dout[0] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|VRAM:PPUVRAM
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem.waddr_a[6].DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem.waddr_a[7].DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
address[8] => mem.waddr_a[8].DATAIN
address[8] => mem.WADDR8
address[8] => mem.RADDR8
address[9] => mem.waddr_a[9].DATAIN
address[9] => mem.WADDR9
address[9] => mem.RADDR9
address[10] => mem.waddr_a[10].DATAIN
address[10] => mem.WADDR10
address[10] => mem.RADDR10
Clk => mem.we_a.CLK
Clk => mem.waddr_a[10].CLK
Clk => mem.waddr_a[9].CLK
Clk => mem.waddr_a[8].CLK
Clk => mem.waddr_a[7].CLK
Clk => mem.waddr_a[6].CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|mux3_8:SOAMInMux
Din0[0] => Selector7.IN3
Din0[1] => Selector6.IN3
Din0[2] => Selector5.IN3
Din0[3] => Selector4.IN3
Din0[4] => Selector3.IN3
Din0[5] => Selector2.IN3
Din0[6] => Selector1.IN3
Din0[7] => Selector0.IN3
Din1[0] => Selector7.IN4
Din1[1] => Selector6.IN4
Din1[2] => Selector5.IN4
Din1[3] => Selector4.IN4
Din1[4] => Selector3.IN4
Din1[5] => Selector2.IN4
Din1[6] => Selector1.IN4
Din1[7] => Selector0.IN4
Din2[0] => Selector7.IN5
Din2[1] => Selector6.IN5
Din2[2] => Selector5.IN5
Din2[3] => Selector4.IN5
Din2[4] => Selector3.IN5
Din2[5] => Selector2.IN5
Din2[6] => Selector1.IN5
Din2[7] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
Dout[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|mux3_13:CHRROMMUX
Din0[0] => Selector12.IN3
Din0[1] => Selector11.IN3
Din0[2] => Selector10.IN3
Din0[3] => Selector9.IN3
Din0[4] => Selector8.IN3
Din0[5] => Selector7.IN3
Din0[6] => Selector6.IN3
Din0[7] => Selector5.IN3
Din0[8] => Selector4.IN3
Din0[9] => Selector3.IN3
Din0[10] => Selector2.IN3
Din0[11] => Selector1.IN3
Din0[12] => Selector0.IN3
Din1[0] => Selector12.IN4
Din1[1] => Selector11.IN4
Din1[2] => Selector10.IN4
Din1[3] => Selector9.IN4
Din1[4] => Selector8.IN4
Din1[5] => Selector7.IN4
Din1[6] => Selector6.IN4
Din1[7] => Selector5.IN4
Din1[8] => Selector4.IN4
Din1[9] => Selector3.IN4
Din1[10] => Selector2.IN4
Din1[11] => Selector1.IN4
Din1[12] => Selector0.IN4
Din2[0] => Selector12.IN5
Din2[1] => Selector11.IN5
Din2[2] => Selector10.IN5
Din2[3] => Selector9.IN5
Din2[4] => Selector8.IN5
Din2[5] => Selector7.IN5
Din2[6] => Selector6.IN5
Din2[7] => Selector5.IN5
Din2[8] => Selector4.IN5
Din2[9] => Selector3.IN5
Din2[10] => Selector2.IN5
Din2[11] => Selector1.IN5
Din2[12] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
Dout[0] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|mux2_13:SOAMCHRMUX
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din0[8] => Dout_wire.DATAA
Din0[9] => Dout_wire.DATAA
Din0[10] => Dout_wire.DATAA
Din0[11] => Dout_wire.DATAA
Din0[12] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
Din1[8] => Dout_wire.DATAB
Din1[9] => Dout_wire.DATAB
Din1[10] => Dout_wire.DATAB
Din1[11] => Dout_wire.DATAB
Din1[12] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|PPU:Ricoh_2C02|mux2_13:NAMCHRMUX
Din0[0] => Dout_wire.DATAA
Din0[1] => Dout_wire.DATAA
Din0[2] => Dout_wire.DATAA
Din0[3] => Dout_wire.DATAA
Din0[4] => Dout_wire.DATAA
Din0[5] => Dout_wire.DATAA
Din0[6] => Dout_wire.DATAA
Din0[7] => Dout_wire.DATAA
Din0[8] => Dout_wire.DATAA
Din0[9] => Dout_wire.DATAA
Din0[10] => Dout_wire.DATAA
Din0[11] => Dout_wire.DATAA
Din0[12] => Dout_wire.DATAA
Din1[0] => Dout_wire.DATAB
Din1[1] => Dout_wire.DATAB
Din1[2] => Dout_wire.DATAB
Din1[3] => Dout_wire.DATAB
Din1[4] => Dout_wire.DATAB
Din1[5] => Dout_wire.DATAB
Din1[6] => Dout_wire.DATAB
Din1[7] => Dout_wire.DATAB
Din1[8] => Dout_wire.DATAB
Din1[9] => Dout_wire.DATAB
Din1[10] => Dout_wire.DATAB
Din1[11] => Dout_wire.DATAB
Din1[12] => Dout_wire.DATAB
select => Decoder0.IN0
Dout[0] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_wire.DB_MAX_OUTPUT_PORT_TYPE


|nes|clockdiv:ClockDivider
Clk => PPUtick.CLK
Reset => Reset.IN1
PPUClk <= PPUtick.DB_MAX_OUTPUT_PORT_TYPE
CPUClk <= cpuclk:cpuclock.ClkOut


|nes|clockdiv:ClockDivider|cpuclk:cpuclock
Clk => Clk.IN2
Reset => Reset.IN3
ClkOut <= ClkOut.DB_MAX_OUTPUT_PORT_TYPE


|nes|clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff1
Clk => q.CLK
Reset => q.ACLR
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff2
Clk => q.CLK
Reset => q.ACLR
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff3
Clk => q.CLK
Reset => q.ACLR
D => q.DATAIN
Q <= q.DB_MAX_OUTPUT_PORT_TYPE


|nes|SystemPalette:Systempalette
address[0] => mem.waddr_a[0].DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem.waddr_a[1].DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem.waddr_a[2].DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem.waddr_a[3].DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem.waddr_a[4].DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem.waddr_a[5].DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
Clk => mem.we_a.CLK
Clk => mem.waddr_a[5].CLK
Clk => mem.waddr_a[4].CLK
Clk => mem.waddr_a[3].CLK
Clk => mem.waddr_a[2].CLK
Clk => mem.waddr_a[1].CLK
Clk => mem.waddr_a[0].CLK
Clk => mem.data_a[23].CLK
Clk => mem.data_a[22].CLK
Clk => mem.data_a[21].CLK
Clk => mem.data_a[20].CLK
Clk => mem.data_a[19].CLK
Clk => mem.data_a[18].CLK
Clk => mem.data_a[17].CLK
Clk => mem.data_a[16].CLK
Clk => mem.data_a[15].CLK
Clk => mem.data_a[14].CLK
Clk => mem.data_a[13].CLK
Clk => mem.data_a[12].CLK
Clk => mem.data_a[11].CLK
Clk => mem.data_a[10].CLK
Clk => mem.data_a[9].CLK
Clk => mem.data_a[8].CLK
Clk => mem.data_a[7].CLK
Clk => mem.data_a[6].CLK
Clk => mem.data_a[5].CLK
Clk => mem.data_a[4].CLK
Clk => mem.data_a[3].CLK
Clk => mem.data_a[2].CLK
Clk => mem.data_a[1].CLK
Clk => mem.data_a[0].CLK
Clk => d_out[0].CLK
Clk => d_out[1].CLK
Clk => d_out[2].CLK
Clk => d_out[3].CLK
Clk => d_out[4].CLK
Clk => d_out[5].CLK
Clk => d_out[6].CLK
Clk => d_out[7].CLK
Clk => d_out[8].CLK
Clk => d_out[9].CLK
Clk => d_out[10].CLK
Clk => d_out[11].CLK
Clk => d_out[12].CLK
Clk => d_out[13].CLK
Clk => d_out[14].CLK
Clk => d_out[15].CLK
Clk => d_out[16].CLK
Clk => d_out[17].CLK
Clk => d_out[18].CLK
Clk => d_out[19].CLK
Clk => d_out[20].CLK
Clk => d_out[21].CLK
Clk => d_out[22].CLK
Clk => d_out[23].CLK
Clk => mem.CLK0
WE => mem.we_a.DATAIN
WE => mem.WE
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
read_data[0] <= d_out[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= d_out[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= d_out[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= d_out[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= d_out[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= d_out[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= d_out[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= d_out[7].DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= d_out[8].DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= d_out[9].DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= d_out[10].DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= d_out[11].DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= d_out[12].DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= d_out[13].DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= d_out[14].DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= d_out[15].DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= d_out[16].DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= d_out[17].DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= d_out[18].DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= d_out[19].DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= d_out[20].DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= d_out[21].DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= d_out[22].DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= d_out[23].DB_MAX_OUTPUT_PORT_TYPE


