{
  "design_name": "Systolic4x4_serial_io",
  "top_module": "Systolic4x4_serial_io",
  "rtl_files": [
    "pe_mac.sv",
    "systolic4x4.sv",
    "serializer.sv",
    "deserializer.sv",
    "systolic4x4_serial_io.sv"
  ],
  "sdc_file": "constraints.sdc",
  "pin_constraints_file": "pins.pcf",
  "clock_name": "clk",
  "target_freq_hz": 500000000,
  "pdk": "sky130",
  "standard_cell_library": "sky130_fd_sc_hd",
  "power_domain": [
    {
      "name": "core",
      "voltage": 1.0,
      "vdd_name": "vccd",
      "gnd_name": "vssd",
      "power": true
    }
  ],
  "clock_ports": [
    "clk"
  ],
  "reset_ports": [
    "rst_n"
  ],
  "io_ports": [
    "start",
    "done",
    "A_in_serial_data",
    "A_in_serial_clk",
    "A_in_frame_sync",
    "B_in_serial_data",
    "B_in_serial_clk",
    "B_in_frame_sync",
    "C_out_serial_data",
    "C_out_serial_clk",
    "C_out_frame_sync"
  ],
  "clock_info": {
    "clk": {
      "frequency_hz": 500000000,
      "waveform": [0, 1]
    }
  },
  "floorplan": {
    "die_size_x_um": 5000,
    "die_size_y_um": 5000,
    "core_offset_x_um": 200,
    "core_offset_y_um": 200,
    "core_size_x_um": 4600,
    "core_size_y_um": 4600
  }
}
