// Seed: 2679067575
module module_0 (
    output tri1 id_0,
    output supply0 id_1
);
  wire id_3;
  wire [-1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd2
) (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output logic id_4,
    output tri _id_5
    , id_7
);
  parameter id_8 = 1;
  assign id_4 = 1;
  always @(posedge id_8, posedge 1) id_4 = -1;
  logic [-1 : 1 'd0] id_9, id_10;
  always @(posedge 1 or id_2) begin : LABEL_0
    id_9 <= -1;
  end
  logic id_11[id_5 : 1] = id_10;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
