Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,15
design__inferred_latch__count,0
design__instance__count,1031
design__instance__area,12644.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,2
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.00033653099671937525
power__switching__total,0.0001205472945002839
power__leakage__total,7.466088192131792E-8
power__total,0.00045715292799286544
clock__skew__worst_hold__corner:nom_tt_025C_3v30,8.06306333411752
clock__skew__worst_setup__corner:nom_tt_025C_3v30,10.860136208825852
timing__hold__ws__corner:nom_tt_025C_3v30,0.5817040347393235
timing__setup__ws__corner:nom_tt_025C_3v30,8.793263255313889
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.581704
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,34.546314
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,10
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,2
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,8.444409854828343
clock__skew__worst_setup__corner:nom_ss_125C_3v00,13.70283836295834
timing__hold__ws__corner:nom_ss_125C_3v00,1.4610832957060236
timing__setup__ws__corner:nom_ss_125C_3v00,6.094632526715575
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.461083
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,29.098452
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,2
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,7.903130817915758
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,9.676392405674617
timing__hold__ws__corner:nom_ff_n40C_3v60,0.2100653044303784
timing__setup__ws__corner:nom_ff_n40C_3v60,9.97764032969628
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.210065
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,36.753372
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,10
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,8.464471141361482
clock__skew__worst_setup,9.659655571060437
timing__hold__ws,0.20882685061138317
timing__setup__ws,6.017519097779454
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.208827
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,29.018536
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1031
design__instance__area__stdcell,12644.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.243315
design__instance__utilization__stdcell,0.243315
design__instance__count__class:tie_cell,12
design__instance__count__class:buffer,4
design__instance__count__class:inverter,334
design__instance__count__class:sequential_cell,39
design__instance__count__class:multi_input_combinational_cell,194
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,9733.58
design__violations,0
design__instance__count__class:timing_repair_buffer,17
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,623
route__net__special,2
route__drc_errors__iter:1,62
route__wirelength__iter:1,10276
route__drc_errors__iter:2,16
route__wirelength__iter:2,10144
route__drc_errors__iter:3,4
route__wirelength__iter:3,10146
route__drc_errors__iter:4,0
route__wirelength__iter:4,10147
route__drc_errors,0
route__wirelength,10147
route__vias,2809
route__vias__singlecut,2809
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,245.22
design__instance__count__class:fill_cell,1043
timing__unannotated_net__count__corner:nom_tt_025C_3v30,317
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,317
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,317
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,2
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,8.05682299236422
clock__skew__worst_setup__corner:min_tt_025C_3v30,10.832039571902431
timing__hold__ws__corner:min_tt_025C_3v30,0.5797449351346629
timing__setup__ws__corner:min_tt_025C_3v30,8.829543568427876
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.579745
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,34.580616
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,317
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,6
design__max_fanout_violation__count__corner:min_ss_125C_3v00,2
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,8.42299853705908
clock__skew__worst_setup__corner:min_ss_125C_3v00,13.649749272776143
timing__hold__ws__corner:min_ss_125C_3v00,1.4574328822978153
timing__setup__ws__corner:min_ss_125C_3v00,6.160434114978474
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.457433
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,29.164135
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,317
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,2
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,7.900445854477069
clock__skew__worst_setup__corner:min_ff_n40C_3v60,9.659655571060437
timing__hold__ws__corner:min_ff_n40C_3v60,0.20882685061138317
timing__setup__ws__corner:min_ff_n40C_3v60,9.99959077178155
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.208827
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,36.806705
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,317
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,2
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,8.070907726142167
clock__skew__worst_setup__corner:max_tt_025C_3v30,10.893037891135746
timing__hold__ws__corner:max_tt_025C_3v30,0.5836591375409825
timing__setup__ws__corner:max_tt_025C_3v30,8.751639660675867
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.583659
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,34.449791
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,317
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,10
design__max_fanout_violation__count__corner:max_ss_125C_3v00,2
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,8.464471141361482
clock__skew__worst_setup__corner:max_ss_125C_3v00,13.76127784009213
timing__hold__ws__corner:max_ss_125C_3v00,1.4647603544675765
timing__setup__ws__corner:max_ss_125C_3v00,6.017519097779454
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.464760
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,29.018536
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,317
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,2
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,7.907611678169872
clock__skew__worst_setup__corner:max_ff_n40C_3v60,9.694425980818233
timing__hold__ws__corner:max_ff_n40C_3v60,0.21145796823185542
timing__setup__ws__corner:max_ff_n40C_3v60,9.952380534725613
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.211458
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,36.689133
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,317
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,317
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000474913
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000337468
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000002604
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000337468
design_powergrid__voltage__worst,0.0000337468
design_powergrid__voltage__worst__net:VPWR,3.29995
design_powergrid__drop__worst,0.0000474913
design_powergrid__drop__worst__net:VPWR,0.0000474913
design_powergrid__voltage__worst__net:VGND,0.0000337468
design_powergrid__drop__worst__net:VGND,0.0000337468
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00000261999999999999990261587666517950623301658197306096553802490234375
ir__drop__worst,0.000047500000000000002615095640035036694825976155698299407958984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
