

================================================================
== Vitis HLS Report for 'ReadFromMem_Pipeline_VITIS_LOOP_153_8'
================================================================
* Date:           Wed Nov  2 22:59:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_8  |        ?|        ?|        21|         12|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 12, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 24 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ifc66_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc66"   --->   Operation 25 'read' 'ifc66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln153_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln153"   --->   Operation 26 'read' 'sext_ln153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln153_cast = sext i28 %sext_ln153_read"   --->   Operation 27 'sext' 'sext_ln153_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer, i64 666, i64 30, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc6, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_23, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %i_3"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i32 %i_3" [FC_Layer.cpp:159]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%icmp_ln153 = icmp_eq  i32 %i, i32 %sext_ln153_cast" [FC_Layer.cpp:153]   --->   Operation 34 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln153 = add i32 %i, i32 1" [FC_Layer.cpp:153]   --->   Operation 35 'add' 'add_ln153' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %.split77, void %._crit_edge42.loopexit.exitStub" [FC_Layer.cpp:153]   --->   Operation 36 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %i, i7 0" [FC_Layer.cpp:155]   --->   Operation 37 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i39 %shl_ln4" [FC_Layer.cpp:155]   --->   Operation 38 'zext' 'zext_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln155_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %i, i5 0" [FC_Layer.cpp:155]   --->   Operation 39 'bitconcatenate' 'shl_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i32 %i" [FC_Layer.cpp:155]   --->   Operation 40 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln155, i5 0" [FC_Layer.cpp:155]   --->   Operation 41 'bitconcatenate' 'trunc_ln5' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i37 %shl_ln155_1" [FC_Layer.cpp:155]   --->   Operation 42 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.17ns)   --->   "%sub_ln155 = sub i40 %zext_ln155, i40 %zext_ln155_1" [FC_Layer.cpp:155]   --->   Operation 43 'sub' 'sub_ln155' <Predicate = (!icmp_ln153)> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i40 %sub_ln155" [FC_Layer.cpp:155]   --->   Operation 44 'sext' 'sext_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.18ns)   --->   "%add_ln155 = add i41 %sext_ln155, i41 2560" [FC_Layer.cpp:155]   --->   Operation 45 'add' 'add_ln155' <Predicate = (!icmp_ln153)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i41 %add_ln155" [FC_Layer.cpp:155]   --->   Operation 46 'sext' 'sext_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.36ns)   --->   "%add_ln155_1 = add i64 %sext_ln155_1, i64 %ifc66_read" [FC_Layer.cpp:155]   --->   Operation 47 'add' 'add_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln155_1, i32 4, i32 63" [FC_Layer.cpp:156]   --->   Operation 48 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %i" [FC_Layer.cpp:159]   --->   Operation 49 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln159, i3 0" [FC_Layer.cpp:159]   --->   Operation 50 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.96ns)   --->   "%sub_ln159 = sub i11 %trunc_ln5, i11 %shl_ln5" [FC_Layer.cpp:159]   --->   Operation 51 'sub' 'sub_ln159' <Predicate = (!icmp_ln153)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln153 = store i32 %add_ln153, i32 %i_3" [FC_Layer.cpp:153]   --->   Operation 52 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i60 %trunc_ln6" [FC_Layer.cpp:156]   --->   Operation 53 'sext' 'sext_ln156' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ifc6_addr = getelementptr i128 %ifc6, i64 %sext_ln156" [FC_Layer.cpp:156]   --->   Operation 54 'getelementptr' 'ifc6_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 55 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6" [FC_Layer.cpp:156]   --->   Operation 55 'readreq' 'empty' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6" [FC_Layer.cpp:156]   --->   Operation 56 'readreq' 'empty' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 57 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6" [FC_Layer.cpp:156]   --->   Operation 57 'readreq' 'empty' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6" [FC_Layer.cpp:156]   --->   Operation 58 'readreq' 'empty' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 59 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6" [FC_Layer.cpp:156]   --->   Operation 59 'readreq' 'empty' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6" [FC_Layer.cpp:156]   --->   Operation 60 'readreq' 'empty' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6" [FC_Layer.cpp:156]   --->   Operation 61 'readreq' 'empty' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 62 [1/1] (7.30ns)   --->   "%ifc6_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr"   --->   Operation 62 'read' 'ifc6_addr_read' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %ifc6_addr_read"   --->   Operation 63 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_25_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read, i32 32, i32 63"   --->   Operation 64 'partselect' 'p_Result_25_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_25_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read, i32 64, i32 95"   --->   Operation 65 'partselect' 'p_Result_25_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_25_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read, i32 96, i32 127"   --->   Operation 66 'partselect' 'p_Result_25_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 189 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 67 [1/1] (7.30ns)   --->   "%ifc6_addr_read_1 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr"   --->   Operation 67 'read' 'ifc6_addr_read_1' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i11 %sub_ln159"   --->   Operation 68 'zext' 'zext_ln674' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%iact_buffer_addr = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln674" [FC_Layer.cpp:161]   --->   Operation 69 'getelementptr' 'iact_buffer_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %trunc_ln674, i11 %iact_buffer_addr" [FC_Layer.cpp:161]   --->   Operation 70 'store' 'store_ln161' <Predicate = (!icmp_ln153)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln161 = or i11 %sub_ln159, i11 1" [FC_Layer.cpp:161]   --->   Operation 71 'or' 'or_ln161' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i11 %or_ln161" [FC_Layer.cpp:161]   --->   Operation 72 'zext' 'zext_ln161' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%iact_buffer_addr_1 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161" [FC_Layer.cpp:161]   --->   Operation 73 'getelementptr' 'iact_buffer_addr_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_1, i11 %iact_buffer_addr_1" [FC_Layer.cpp:161]   --->   Operation 74 'store' 'store_ln161' <Predicate = (!icmp_ln153)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i128 %ifc6_addr_read_1"   --->   Operation 75 'trunc' 'trunc_ln674_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_25_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_1, i32 32, i32 63"   --->   Operation 76 'partselect' 'p_Result_25_5' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_25_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_1, i32 64, i32 95"   --->   Operation 77 'partselect' 'p_Result_25_6' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_25_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_1, i32 96, i32 127"   --->   Operation 78 'partselect' 'p_Result_25_7' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 79 [1/1] (7.30ns)   --->   "%ifc6_addr_read_2 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr"   --->   Operation 79 'read' 'ifc6_addr_read_2' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln161_1 = or i11 %sub_ln159, i11 2" [FC_Layer.cpp:161]   --->   Operation 80 'or' 'or_ln161_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i11 %or_ln161_1" [FC_Layer.cpp:161]   --->   Operation 81 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%iact_buffer_addr_2 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_1" [FC_Layer.cpp:161]   --->   Operation 82 'getelementptr' 'iact_buffer_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_2, i11 %iact_buffer_addr_2" [FC_Layer.cpp:161]   --->   Operation 83 'store' 'store_ln161' <Predicate = (!icmp_ln153)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln161_2 = or i11 %sub_ln159, i11 3" [FC_Layer.cpp:161]   --->   Operation 84 'or' 'or_ln161_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i11 %or_ln161_2" [FC_Layer.cpp:161]   --->   Operation 85 'zext' 'zext_ln161_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%iact_buffer_addr_3 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_2" [FC_Layer.cpp:161]   --->   Operation 86 'getelementptr' 'iact_buffer_addr_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_3, i11 %iact_buffer_addr_3" [FC_Layer.cpp:161]   --->   Operation 87 'store' 'store_ln161' <Predicate = (!icmp_ln153)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i128 %ifc6_addr_read_2"   --->   Operation 88 'trunc' 'trunc_ln674_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_25_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_2, i32 32, i32 63"   --->   Operation 89 'partselect' 'p_Result_25_9' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_25_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_2, i32 64, i32 95"   --->   Operation 90 'partselect' 'p_Result_25_s' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_25_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_2, i32 96, i32 127"   --->   Operation 91 'partselect' 'p_Result_25_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 92 [1/1] (7.30ns)   --->   "%ifc6_addr_read_3 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr"   --->   Operation 92 'read' 'ifc6_addr_read_3' <Predicate = (!icmp_ln153)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln161_3 = or i11 %sub_ln159, i11 4" [FC_Layer.cpp:161]   --->   Operation 93 'or' 'or_ln161_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln161_3 = zext i11 %or_ln161_3" [FC_Layer.cpp:161]   --->   Operation 94 'zext' 'zext_ln161_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%iact_buffer_addr_4 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_3" [FC_Layer.cpp:161]   --->   Operation 95 'getelementptr' 'iact_buffer_addr_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %trunc_ln674_3, i11 %iact_buffer_addr_4" [FC_Layer.cpp:161]   --->   Operation 96 'store' 'store_ln161' <Predicate = (!icmp_ln153)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln161_4 = or i11 %sub_ln159, i11 5" [FC_Layer.cpp:161]   --->   Operation 97 'or' 'or_ln161_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln161_4 = zext i11 %or_ln161_4" [FC_Layer.cpp:161]   --->   Operation 98 'zext' 'zext_ln161_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%iact_buffer_addr_5 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_4" [FC_Layer.cpp:161]   --->   Operation 99 'getelementptr' 'iact_buffer_addr_5' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_5, i11 %iact_buffer_addr_5" [FC_Layer.cpp:161]   --->   Operation 100 'store' 'store_ln161' <Predicate = (!icmp_ln153)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln674_5 = trunc i128 %ifc6_addr_read_3"   --->   Operation 101 'trunc' 'trunc_ln674_5' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_25_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_3, i32 32, i32 63"   --->   Operation 102 'partselect' 'p_Result_25_8' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_25_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_3, i32 64, i32 95"   --->   Operation 103 'partselect' 'p_Result_25_10' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_25_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_3, i32 96, i32 127"   --->   Operation 104 'partselect' 'p_Result_25_11' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 105 [1/1] (7.30ns)   --->   "%ifc6_addr_read_4 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr"   --->   Operation 105 'read' 'ifc6_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln161_5 = or i11 %sub_ln159, i11 6" [FC_Layer.cpp:161]   --->   Operation 106 'or' 'or_ln161_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln161_5 = zext i11 %or_ln161_5" [FC_Layer.cpp:161]   --->   Operation 107 'zext' 'zext_ln161_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%iact_buffer_addr_6 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_5" [FC_Layer.cpp:161]   --->   Operation 108 'getelementptr' 'iact_buffer_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_6, i11 %iact_buffer_addr_6" [FC_Layer.cpp:161]   --->   Operation 109 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln161_6 = or i11 %sub_ln159, i11 7" [FC_Layer.cpp:161]   --->   Operation 110 'or' 'or_ln161_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln161_6 = zext i11 %or_ln161_6" [FC_Layer.cpp:161]   --->   Operation 111 'zext' 'zext_ln161_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%iact_buffer_addr_7 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_6" [FC_Layer.cpp:161]   --->   Operation 112 'getelementptr' 'iact_buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_7, i11 %iact_buffer_addr_7" [FC_Layer.cpp:161]   --->   Operation 113 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln674_6 = trunc i128 %ifc6_addr_read_4"   --->   Operation 114 'trunc' 'trunc_ln674_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_25_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_4, i32 32, i32 63"   --->   Operation 115 'partselect' 'p_Result_25_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_25_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_4, i32 64, i32 95"   --->   Operation 116 'partselect' 'p_Result_25_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_25_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_4, i32 96, i32 127"   --->   Operation 117 'partselect' 'p_Result_25_14' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 118 [1/1] (7.30ns)   --->   "%ifc6_addr_read_5 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr"   --->   Operation 118 'read' 'ifc6_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 119 [1/1] (0.96ns)   --->   "%add_ln161 = add i11 %sub_ln159, i11 8" [FC_Layer.cpp:161]   --->   Operation 119 'add' 'add_ln161' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln161_7 = zext i11 %add_ln161" [FC_Layer.cpp:161]   --->   Operation 120 'zext' 'zext_ln161_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%iact_buffer_addr_8 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_7" [FC_Layer.cpp:161]   --->   Operation 121 'getelementptr' 'iact_buffer_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %trunc_ln674_4, i11 %iact_buffer_addr_8" [FC_Layer.cpp:161]   --->   Operation 122 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 123 [1/1] (0.96ns)   --->   "%add_ln161_1 = add i11 %sub_ln159, i11 9" [FC_Layer.cpp:161]   --->   Operation 123 'add' 'add_ln161_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln161_8 = zext i11 %add_ln161_1" [FC_Layer.cpp:161]   --->   Operation 124 'zext' 'zext_ln161_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%iact_buffer_addr_9 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_8" [FC_Layer.cpp:161]   --->   Operation 125 'getelementptr' 'iact_buffer_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_9, i11 %iact_buffer_addr_9" [FC_Layer.cpp:161]   --->   Operation 126 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln674_7 = trunc i128 %ifc6_addr_read_5"   --->   Operation 127 'trunc' 'trunc_ln674_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_25_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_5, i32 32, i32 63"   --->   Operation 128 'partselect' 'p_Result_25_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_25_16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_5, i32 64, i32 95"   --->   Operation 129 'partselect' 'p_Result_25_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_25_17 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_5, i32 96, i32 127"   --->   Operation 130 'partselect' 'p_Result_25_17' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.26>
ST_15 : Operation 131 [1/1] (0.96ns)   --->   "%add_ln161_2 = add i11 %sub_ln159, i11 10" [FC_Layer.cpp:161]   --->   Operation 131 'add' 'add_ln161_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln161_9 = zext i11 %add_ln161_2" [FC_Layer.cpp:161]   --->   Operation 132 'zext' 'zext_ln161_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%iact_buffer_addr_10 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_9" [FC_Layer.cpp:161]   --->   Operation 133 'getelementptr' 'iact_buffer_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_s, i11 %iact_buffer_addr_10" [FC_Layer.cpp:161]   --->   Operation 134 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 135 [1/1] (0.96ns)   --->   "%add_ln161_3 = add i11 %sub_ln159, i11 11" [FC_Layer.cpp:161]   --->   Operation 135 'add' 'add_ln161_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln161_10 = zext i11 %add_ln161_3" [FC_Layer.cpp:161]   --->   Operation 136 'zext' 'zext_ln161_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%iact_buffer_addr_11 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_10" [FC_Layer.cpp:161]   --->   Operation 137 'getelementptr' 'iact_buffer_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_4, i11 %iact_buffer_addr_11" [FC_Layer.cpp:161]   --->   Operation 138 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 16 <SV = 15> <Delay = 2.26>
ST_16 : Operation 139 [1/1] (0.96ns)   --->   "%add_ln161_4 = add i11 %sub_ln159, i11 12" [FC_Layer.cpp:161]   --->   Operation 139 'add' 'add_ln161_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln161_11 = zext i11 %add_ln161_4" [FC_Layer.cpp:161]   --->   Operation 140 'zext' 'zext_ln161_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%iact_buffer_addr_12 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_11" [FC_Layer.cpp:161]   --->   Operation 141 'getelementptr' 'iact_buffer_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %trunc_ln674_5, i11 %iact_buffer_addr_12" [FC_Layer.cpp:161]   --->   Operation 142 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 143 [1/1] (0.96ns)   --->   "%add_ln161_5 = add i11 %sub_ln159, i11 13" [FC_Layer.cpp:161]   --->   Operation 143 'add' 'add_ln161_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln161_12 = zext i11 %add_ln161_5" [FC_Layer.cpp:161]   --->   Operation 144 'zext' 'zext_ln161_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%iact_buffer_addr_13 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_12" [FC_Layer.cpp:161]   --->   Operation 145 'getelementptr' 'iact_buffer_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_8, i11 %iact_buffer_addr_13" [FC_Layer.cpp:161]   --->   Operation 146 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 17 <SV = 16> <Delay = 2.26>
ST_17 : Operation 147 [1/1] (0.96ns)   --->   "%add_ln161_6 = add i11 %sub_ln159, i11 14" [FC_Layer.cpp:161]   --->   Operation 147 'add' 'add_ln161_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln161_13 = zext i11 %add_ln161_6" [FC_Layer.cpp:161]   --->   Operation 148 'zext' 'zext_ln161_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%iact_buffer_addr_14 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_13" [FC_Layer.cpp:161]   --->   Operation 149 'getelementptr' 'iact_buffer_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_10, i11 %iact_buffer_addr_14" [FC_Layer.cpp:161]   --->   Operation 150 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 151 [1/1] (0.96ns)   --->   "%add_ln161_7 = add i11 %sub_ln159, i11 15" [FC_Layer.cpp:161]   --->   Operation 151 'add' 'add_ln161_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln161_14 = zext i11 %add_ln161_7" [FC_Layer.cpp:161]   --->   Operation 152 'zext' 'zext_ln161_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%iact_buffer_addr_15 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_14" [FC_Layer.cpp:161]   --->   Operation 153 'getelementptr' 'iact_buffer_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_11, i11 %iact_buffer_addr_15" [FC_Layer.cpp:161]   --->   Operation 154 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 18 <SV = 17> <Delay = 2.26>
ST_18 : Operation 155 [1/1] (0.96ns)   --->   "%add_ln161_8 = add i11 %sub_ln159, i11 16" [FC_Layer.cpp:161]   --->   Operation 155 'add' 'add_ln161_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln161_15 = zext i11 %add_ln161_8" [FC_Layer.cpp:161]   --->   Operation 156 'zext' 'zext_ln161_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%iact_buffer_addr_16 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_15" [FC_Layer.cpp:161]   --->   Operation 157 'getelementptr' 'iact_buffer_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %trunc_ln674_6, i11 %iact_buffer_addr_16" [FC_Layer.cpp:161]   --->   Operation 158 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 159 [1/1] (0.96ns)   --->   "%add_ln161_9 = add i11 %sub_ln159, i11 17" [FC_Layer.cpp:161]   --->   Operation 159 'add' 'add_ln161_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln161_16 = zext i11 %add_ln161_9" [FC_Layer.cpp:161]   --->   Operation 160 'zext' 'zext_ln161_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%iact_buffer_addr_17 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_16" [FC_Layer.cpp:161]   --->   Operation 161 'getelementptr' 'iact_buffer_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_12, i11 %iact_buffer_addr_17" [FC_Layer.cpp:161]   --->   Operation 162 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 19 <SV = 18> <Delay = 2.26>
ST_19 : Operation 163 [1/1] (0.96ns)   --->   "%add_ln161_10 = add i11 %sub_ln159, i11 18" [FC_Layer.cpp:161]   --->   Operation 163 'add' 'add_ln161_10' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln161_17 = zext i11 %add_ln161_10" [FC_Layer.cpp:161]   --->   Operation 164 'zext' 'zext_ln161_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%iact_buffer_addr_18 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_17" [FC_Layer.cpp:161]   --->   Operation 165 'getelementptr' 'iact_buffer_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_13, i11 %iact_buffer_addr_18" [FC_Layer.cpp:161]   --->   Operation 166 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 167 [1/1] (0.96ns)   --->   "%add_ln161_11 = add i11 %sub_ln159, i11 19" [FC_Layer.cpp:161]   --->   Operation 167 'add' 'add_ln161_11' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln161_18 = zext i11 %add_ln161_11" [FC_Layer.cpp:161]   --->   Operation 168 'zext' 'zext_ln161_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%iact_buffer_addr_19 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_18" [FC_Layer.cpp:161]   --->   Operation 169 'getelementptr' 'iact_buffer_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_14, i11 %iact_buffer_addr_19" [FC_Layer.cpp:161]   --->   Operation 170 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 20 <SV = 19> <Delay = 2.26>
ST_20 : Operation 171 [1/1] (0.96ns)   --->   "%add_ln161_12 = add i11 %sub_ln159, i11 20" [FC_Layer.cpp:161]   --->   Operation 171 'add' 'add_ln161_12' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln161_19 = zext i11 %add_ln161_12" [FC_Layer.cpp:161]   --->   Operation 172 'zext' 'zext_ln161_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%iact_buffer_addr_20 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_19" [FC_Layer.cpp:161]   --->   Operation 173 'getelementptr' 'iact_buffer_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %trunc_ln674_7, i11 %iact_buffer_addr_20" [FC_Layer.cpp:161]   --->   Operation 174 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 175 [1/1] (0.96ns)   --->   "%add_ln161_13 = add i11 %sub_ln159, i11 21" [FC_Layer.cpp:161]   --->   Operation 175 'add' 'add_ln161_13' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln161_20 = zext i11 %add_ln161_13" [FC_Layer.cpp:161]   --->   Operation 176 'zext' 'zext_ln161_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%iact_buffer_addr_21 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_20" [FC_Layer.cpp:161]   --->   Operation 177 'getelementptr' 'iact_buffer_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_15, i11 %iact_buffer_addr_21" [FC_Layer.cpp:161]   --->   Operation 178 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 21 <SV = 20> <Delay = 2.26>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [FC_Layer.cpp:153]   --->   Operation 179 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.96ns)   --->   "%add_ln161_14 = add i11 %sub_ln159, i11 22" [FC_Layer.cpp:161]   --->   Operation 180 'add' 'add_ln161_14' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln161_21 = zext i11 %add_ln161_14" [FC_Layer.cpp:161]   --->   Operation 181 'zext' 'zext_ln161_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%iact_buffer_addr_22 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_21" [FC_Layer.cpp:161]   --->   Operation 182 'getelementptr' 'iact_buffer_addr_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_16, i11 %iact_buffer_addr_22" [FC_Layer.cpp:161]   --->   Operation 183 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 184 [1/1] (0.96ns)   --->   "%add_ln161_15 = add i11 %sub_ln159, i11 23" [FC_Layer.cpp:161]   --->   Operation 184 'add' 'add_ln161_15' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln161_22 = zext i11 %add_ln161_15" [FC_Layer.cpp:161]   --->   Operation 185 'zext' 'zext_ln161_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%iact_buffer_addr_23 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_22" [FC_Layer.cpp:161]   --->   Operation 186 'getelementptr' 'iact_buffer_addr_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (1.29ns)   --->   "%store_ln161 = store i32 %p_Result_25_17, i11 %iact_buffer_addr_23" [FC_Layer.cpp:161]   --->   Operation 187 'store' 'store_ln161' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.72ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', FC_Layer.cpp:159) on local variable 'i' [14]  (0 ns)
	'sub' operation ('sub_ln155', FC_Layer.cpp:155) [27]  (1.18 ns)
	'add' operation ('add_ln155', FC_Layer.cpp:155) [29]  (1.18 ns)
	'add' operation ('add_ln155_1', FC_Layer.cpp:155) [31]  (1.36 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('ifc6_addr', FC_Layer.cpp:156) [34]  (0 ns)
	bus request operation ('empty', FC_Layer.cpp:156) on port 'ifc6' (FC_Layer.cpp:156) [35]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FC_Layer.cpp:156) on port 'ifc6' (FC_Layer.cpp:156) [35]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FC_Layer.cpp:156) on port 'ifc6' (FC_Layer.cpp:156) [35]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FC_Layer.cpp:156) on port 'ifc6' (FC_Layer.cpp:156) [35]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FC_Layer.cpp:156) on port 'ifc6' (FC_Layer.cpp:156) [35]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FC_Layer.cpp:156) on port 'ifc6' (FC_Layer.cpp:156) [35]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FC_Layer.cpp:156) on port 'ifc6' (FC_Layer.cpp:156) [35]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_read') on port 'ifc6' [36]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_read_1') on port 'ifc6' [37]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_read_2') on port 'ifc6' [38]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_read_3') on port 'ifc6' [39]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_read_4') on port 'ifc6' [40]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('ifc6_addr_read_5') on port 'ifc6' [41]  (7.3 ns)

 <State 15>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln161_2', FC_Layer.cpp:161) [95]  (0.965 ns)
	'getelementptr' operation ('iact_buffer_addr_10', FC_Layer.cpp:161) [97]  (0 ns)
	'store' operation ('store_ln161', FC_Layer.cpp:161) of variable 'p_Result_25_s' on array 'iact_buffer' [98]  (1.3 ns)

 <State 16>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln161_4', FC_Layer.cpp:161) [105]  (0.965 ns)
	'getelementptr' operation ('iact_buffer_addr_12', FC_Layer.cpp:161) [107]  (0 ns)
	'store' operation ('store_ln161', FC_Layer.cpp:161) of variable 'trunc_ln674_5' on array 'iact_buffer' [108]  (1.3 ns)

 <State 17>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln161_6', FC_Layer.cpp:161) [115]  (0.965 ns)
	'getelementptr' operation ('iact_buffer_addr_14', FC_Layer.cpp:161) [117]  (0 ns)
	'store' operation ('store_ln161', FC_Layer.cpp:161) of variable 'p_Result_25_10' on array 'iact_buffer' [118]  (1.3 ns)

 <State 18>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln161_8', FC_Layer.cpp:161) [125]  (0.965 ns)
	'getelementptr' operation ('iact_buffer_addr_16', FC_Layer.cpp:161) [127]  (0 ns)
	'store' operation ('store_ln161', FC_Layer.cpp:161) of variable 'trunc_ln674_6' on array 'iact_buffer' [128]  (1.3 ns)

 <State 19>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln161_10', FC_Layer.cpp:161) [135]  (0.965 ns)
	'getelementptr' operation ('iact_buffer_addr_18', FC_Layer.cpp:161) [137]  (0 ns)
	'store' operation ('store_ln161', FC_Layer.cpp:161) of variable 'p_Result_25_13' on array 'iact_buffer' [138]  (1.3 ns)

 <State 20>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln161_12', FC_Layer.cpp:161) [145]  (0.965 ns)
	'getelementptr' operation ('iact_buffer_addr_20', FC_Layer.cpp:161) [147]  (0 ns)
	'store' operation ('store_ln161', FC_Layer.cpp:161) of variable 'trunc_ln674_7' on array 'iact_buffer' [148]  (1.3 ns)

 <State 21>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln161_14', FC_Layer.cpp:161) [155]  (0.965 ns)
	'getelementptr' operation ('iact_buffer_addr_22', FC_Layer.cpp:161) [157]  (0 ns)
	'store' operation ('store_ln161', FC_Layer.cpp:161) of variable 'p_Result_25_16' on array 'iact_buffer' [158]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
