

================================================================
== Vitis HLS Report for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4'
================================================================
* Date:           Wed Jan  3 23:38:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_354_4  |        ?|        ?|        13|         12|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 12, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 16 2 
15 --> 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%upperLimit_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %upperLimit_1"   --->   Operation 17 'read' 'upperLimit_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %DynamicPlacement_II_load_2"   --->   Operation 18 'read' 'DynamicPlacement_II_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%idxprom60_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idxprom60"   --->   Operation 19 'read' 'idxprom60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idxprom60_cast = sext i5 %idxprom60_read"   --->   Operation 20 'sext' 'idxprom60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%IDX_pd_modulo_load = load i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 22 'load' 'IDX_pd_modulo_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %IDX_pd_modulo_load, i4 0" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.48ns)   --->   "%add_ln356 = add i11 %tmp_s, i11 %idxprom60_cast" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 24 'add' 'add_ln356' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i11 %add_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 25 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%placement_dynamic_occupy_addr = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %zext_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 26 'getelementptr' 'placement_dynamic_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%placement_dynamic_occupy_load = load i11 %placement_dynamic_occupy_addr" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 27 'load' 'placement_dynamic_occupy_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>

State 3 <SV = 2> <Delay = 4.92>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%placement_dynamic_occupy_load = load i11 %placement_dynamic_occupy_addr" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 29 'load' 'placement_dynamic_occupy_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%IDX_pd_load = load i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 30 'load' 'IDX_pd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %placement_dynamic_occupy_load, void %.exitStub, void" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 31 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%add_ln361 = add i8 %IDX_pd_load, i8 1" [DynMap/DynMap_4HLS.cpp:361]   --->   Operation 32 'add' 'add_ln361' <Predicate = (placement_dynamic_occupy_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln361 = store i8 %add_ln361, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:361]   --->   Operation 33 'store' 'store_ln361' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_3 : Operation 34 [12/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 34 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.31ns)   --->   "%icmp_ln363 = icmp_eq  i8 %add_ln361, i8 %upperLimit_1_read" [DynMap/DynMap_4HLS.cpp:363]   --->   Operation 35 'icmp' 'icmp_ln363' <Predicate = (placement_dynamic_occupy_load)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln363 = br i1 %icmp_ln363, void, void %.exitStub1" [DynMap/DynMap_4HLS.cpp:363]   --->   Operation 36 'br' 'br_ln363' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln354 = br void" [DynMap/DynMap_4HLS.cpp:354]   --->   Operation 37 'br' 'br_ln354' <Predicate = (placement_dynamic_occupy_load & !icmp_ln363)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 38 [11/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 38 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.61>
ST_5 : Operation 39 [10/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 39 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 40 [9/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 40 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 41 [8/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 41 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.61>
ST_8 : Operation 42 [7/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 42 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 43 [6/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 43 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 44 [5/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 44 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 45 [4/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 45 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.61>
ST_12 : Operation 46 [3/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 46 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.61>
ST_13 : Operation 47 [2/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 47 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.61>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [DynMap/DynMap_4HLS.cpp:361]   --->   Operation 48 'specloopname' 'specloopname_ln361' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_14 : Operation 49 [1/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 49 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln362 = trunc i7 %srem_ln362" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 50 'trunc' 'trunc_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln362 = store i7 %trunc_ln362, i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 51 'store' 'store_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln356 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln356_out, i11 %add_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 52 'write' 'write_ln356' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %IDX_pd_load_1_out, i8 %IDX_pd_load" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 53 'write' 'write_ln8' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 54 'br' 'br_ln0' <Predicate = (placement_dynamic_occupy_load)> <Delay = 1.29>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.exitStub, i1 0, void %.exitStub1"   --->   Operation 55 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 1.29>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln356 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln356_out, i11 %add_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 57 'write' 'write_ln356' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %IDX_pd_load_1_out, i8 %IDX_pd_load" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 58 'write' 'write_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 4.25ns
The critical path consists of the following:
	'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo' [16]  (0 ns)
	'add' operation ('add_ln356', DynMap/DynMap_4HLS.cpp:356) [18]  (1.48 ns)
	'getelementptr' operation ('placement_dynamic_occupy_addr', DynMap/DynMap_4HLS.cpp:356) [20]  (0 ns)
	'load' operation ('placement_dynamic_occupy_load', DynMap/DynMap_4HLS.cpp:356) on array 'placement_dynamic_occupy' [21]  (2.77 ns)

 <State 3>: 4.92ns
The critical path consists of the following:
	'load' operation ('IDX_pd_load', DynMap/DynMap_4HLS.cpp:8) on static variable 'IDX_pd' [22]  (0 ns)
	'add' operation ('add_ln361', DynMap/DynMap_4HLS.cpp:361) [26]  (1.31 ns)
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 4>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 5>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 6>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 7>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 8>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 9>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 10>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 11>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 12>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 13>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 14>: 3.62ns
The critical path consists of the following:
	'srem' operation ('srem_ln362', DynMap/DynMap_4HLS.cpp:362) [28]  (3.62 ns)

 <State 15>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [44]  (1.3 ns)
	'phi' operation ('UnifiedRetVal') [44]  (0 ns)

 <State 16>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [44]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
