#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jan  8 11:06:07 2025
# Process ID: 14026
# Current directory: /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD
# Command line: vivado
# Log file: /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/vivado.log
# Journal file: /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/vivado.jou
# Running On        :miles-XPS-15-9510
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency     :800.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16474 MB
# Swap memory       :2147 MB
# Total Virtual     :18622 MB
# Available Virtual :14134 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.xpr
INFO: [Project 1-313] Project file moved from '/home/miles/Documents/Kria_KR260_PMOD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Kria_BD.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Kria_BD_axi_gpio_14_0
Kria_BD_axi_gpio_13_0
Kria_BD_axi_gpio_12_0
Kria_BD_axi_gpio_10_0
Kria_BD_axi_gpio_9_0
Kria_BD_axi_gpio_8_0
Kria_BD_axi_gpio_7_0
Kria_BD_axi_gpio_6_0
Kria_BD_axi_gpio_5_0
Kria_BD_xbar_0
Kria_BD_zynq_ultra_ps_e_0_0
Kria_BD_tier2_xbar_0_0
Kria_BD_xlconstant_0_0
Kria_BD_axi_gpio_11_0
Kria_BD_clk_wiz_0_1
Kria_BD_axi_intc_0_0
Kria_BD_proc_sys_reset_1_0
Kria_BD_axi_gpio_2_0
Kria_BD_proc_sys_reset_0_0
Kria_BD_axi_gpio_1_0
Kria_BD_tier2_xbar_2_0
Kria_BD_axi_gpio_4_0
Kria_BD_tier2_xbar_1_0
Kria_BD_auto_pc_0
Kria_BD_axi_iic_0_0
Kria_BD_ps8_0_axi_periph_0
Kria_BD_axi_gpio_0_0
Kria_BD_axi_gpio_3_0

update_compile_order -fileset sources_1
open_bd_design {/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd}
Reading block design file </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor8
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor9
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_10
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor11
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor12
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor13
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_watchdog
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_0
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_10
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_11
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_12
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_13
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_1
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_2
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_3
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_4
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_5
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_6
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_7
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_8
Adding component instance block -- xilinx.com:module_ref:motor_controller:1.0 - motor_controller_9
Adding component instance block -- xilinx.com:module_ref:watchdog:1.0 - watchdog_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <Kria_BD> from block design file </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd>
open_bd_design {/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd}
open_bd_design {/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd}
open_bd_design {/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd}
open_bd_design {/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {Kria_BD_axi_gpio_11_0 Kria_BD_axi_gpio_0_0 Kria_BD_ps8_0_axi_periph_0 Kria_BD_axi_gpio_3_0 Kria_BD_axi_gpio_6_0 Kria_BD_axi_iic_0_0 Kria_BD_xlconstant_0_0 Kria_BD_axi_gpio_2_0 Kria_BD_clk_wiz_0_1 Kria_BD_axi_gpio_5_0 Kria_BD_axi_gpio_8_0 Kria_BD_zynq_ultra_ps_e_0_0 Kria_BD_proc_sys_reset_0_0 Kria_BD_axi_gpio_4_0 Kria_BD_proc_sys_reset_1_0 Kria_BD_axi_gpio_14_0 Kria_BD_axi_intc_0_0 Kria_BD_axi_gpio_7_0 Kria_BD_axi_gpio_13_0 Kria_BD_axi_gpio_9_0 Kria_BD_axi_gpio_10_0 Kria_BD_axi_gpio_12_0 Kria_BD_axi_gpio_1_0}] -log ip_upgrade.log
Upgrading '/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd'
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_0_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_10_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_11_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_12_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_13_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_14_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_1_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_2_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_3_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_4_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_5_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_6_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_7_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_8_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_gpio_9_0 (AXI GPIO 2.0) from revision 30 to revision 33
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_iic_0_0 (AXI IIC 2.1) from revision 4 to revision 7
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_axi_intc_0_0 (AXI Interrupt Controller 4.1) from revision 17 to revision 19
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_clk_wiz_0_1 (Clocking Wizard 6.0) from revision 12 to revision 14
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_proc_sys_reset_1_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_ps8_0_axi_periph_0 (AXI Interconnect 2.1) from revision 29 to revision 32
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_xlconstant_0_0 (Constant 1.1) from revision 7 to revision 9
Board is xilinx.com:kr260_som:part0:1.1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [IP_Flow 19-3422] Upgraded Kria_BD_zynq_ultra_ps_e_0_0 (Zynq UltraScale+ MPSoC 3.5) from revision 0 to revision 3
Wrote  : </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd> 
Wrote  : </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/ui/bd_9fcb9c2.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 9476.777 ; gain = 1160.977 ; free physical = 4035 ; free virtual = 11799
export_ip_user_files -of_objects [get_ips {Kria_BD_axi_gpio_11_0 Kria_BD_axi_gpio_0_0 Kria_BD_ps8_0_axi_periph_0 Kria_BD_axi_gpio_3_0 Kria_BD_axi_gpio_6_0 Kria_BD_axi_iic_0_0 Kria_BD_xlconstant_0_0 Kria_BD_axi_gpio_2_0 Kria_BD_clk_wiz_0_1 Kria_BD_axi_gpio_5_0 Kria_BD_axi_gpio_8_0 Kria_BD_zynq_ultra_ps_e_0_0 Kria_BD_proc_sys_reset_0_0 Kria_BD_axi_gpio_4_0 Kria_BD_proc_sys_reset_1_0 Kria_BD_axi_gpio_14_0 Kria_BD_axi_intc_0_0 Kria_BD_axi_gpio_7_0 Kria_BD_axi_gpio_13_0 Kria_BD_axi_gpio_9_0 Kria_BD_axi_gpio_10_0 Kria_BD_axi_gpio_12_0 Kria_BD_axi_gpio_1_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  {Kria_BD_motor_controller_11_0 Kria_BD_motor_controller_3_0 Kria_BD_motor_controller_4_0 Kria_BD_motor_controller_5_0 Kria_BD_motor_controller_0_0 Kria_BD_motor_controller_12_0 Kria_BD_motor_controller_1_0 Kria_BD_motor_controller_2_0 Kria_BD_motor_controller_8_0 Kria_BD_motor_controller_9_0 Kria_BD_motor_controller_10_0 Kria_BD_motor_controller_6_0 Kria_BD_motor_controller_13_0 Kria_BD_motor_controller_7_0}]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CNTRL_VEC_WIDTH' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'control_vector_in'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_END' by (0 + (8 - 1)) for port or parameter 'CLK_DIV_START'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_START' by ((0 + (8 - 1)) + 1) for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_WIDTH' by 3 for port or parameter 'CLK_DIV_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'CLK_DIV_END' by (((0 + (8 - 1)) + 1) + (3 - 1)) for port or parameter 'MOTOR_DIR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DIR_IDX' by ((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) for port or parameter 'H_BRIDGE_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'H_BRIDGE_EN_IDX' by (((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) for port or parameter 'DEC_CLR_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_CLR_IDX' by ((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) for port or parameter 'DEC_EN_IDX'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEC_EN_IDX' by (((((((0 + (8 - 1)) + 1) + (3 - 1)) + 1) + 1) + 1) + 1) for port or parameter 'CNTRL_VEC_WIDTH'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_START' by 0 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MOTOR_DUTY_IN_WIDTH' by 8 for port or parameter 'MOTOR_DUTY_IN_END'
INFO: [Common 17-14] Message 'IP_Flow 19-1976' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd'
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_10_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_11_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_12_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_13_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_3_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_4_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_5_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_6_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_7_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_8_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Kria_BD_motor_controller_9_0 to use current project options
Wrote  : </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd> 
Wrote  : </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/ui/bd_9fcb9c2.ui> 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list \
  CONFIG.PSU__SD0__DATA_TRANSFER_MODE {8Bit} \
  CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 22} \
  CONFIG.PSU__SD0__RESET__ENABLE {1} \
  CONFIG.PSU__SD0__SLOT_TYPE {eMMC} \
] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
save_bd_design
Wrote  : </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd> 
generate_target all [get_files  /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
Wrote  : </home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd> 
Verilog Output written to : /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/synth/Kria_BD.v
Verilog Output written to : /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/sim/Kria_BD.v
Verilog Output written to : /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/hdl/Kria_BD_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] Kria_BD_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Amd's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Amd's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_motor13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_watchdog .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block motor_controller_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block watchdog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/hw_handoff/Kria_BD.hwh
Generated Hardware Definition File /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/synth/Kria_BD.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 10052.484 ; gain = 0.000 ; free physical = 3911 ; free virtual = 11839
export_ip_user_files -of_objects [get_files /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd] -directory /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.ip_user_files/sim_scripts -ip_user_files_dir /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.ip_user_files -ipstatic_source_dir /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.cache/compile_simlib/modelsim} {questa=/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.cache/compile_simlib/questa} {xcelium=/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.cache/compile_simlib/xcelium} {vcs=/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.cache/compile_simlib/vcs} {riviera=/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property pfm_name {vendor:lib:Kria_Test:1.0} [get_files -all {/home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_KR260_Test.srcs/sources_1/bd/Kria_BD/Kria_BD.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_BD_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_BD_wrapper.xsa ...
INFO: [Project 1-1906] Skipping semantic label enumeration.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/M_AXI_HPM0_FPD does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/M_AXI_HPM1_FPD does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/S_AXI_HPC0_FPD does not have an sptag specified, so is being assigned an auto generated name of HPC
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/S_AXI_HPC1_FPD does not have an sptag specified, so is being assigned an auto generated name of HPC
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/S_AXI_HP0_FPD does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/S_AXI_HP1_FPD does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/S_AXI_HP2_FPD does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/S_AXI_HP3_FPD does not have an sptag specified, so is being assigned an auto generated name of HP
INFO: [Project 1-1042] Successfully generated hpfm file
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/miles/Documents/SIMBA-Vivado-Files-Winter-2025/Kria_KR260_PMOD/Kria_BD_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10052.484 ; gain = 0.000 ; free physical = 3804 ; free virtual = 11769
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 11:28:04 2025...
