pllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_124__GraphicsLevel_2_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_124__GraphicsLevel_2_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_125__GraphicsLevel_2_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_125__GraphicsLevel_2_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_126__GraphicsLevel_2_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_126__GraphicsLevel_2_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_126__GraphicsLevel_2_SclkDid_MASK 0xff000000
#define DPM_TABLE_126__GraphicsLevel_2_SclkDid__SHIFT 0x18
#define DPM_TABLE_127__GraphicsLevel_2_PowerThrottle_MASK 0xff
#define DPM_TABLE_127__GraphicsLevel_2_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_127__GraphicsLevel_2_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_127__GraphicsLevel_2_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_127__GraphicsLevel_2_DownHyst_MASK 0xff0000
#define DPM_TABLE_127__GraphicsLevel_2_DownHyst__SHIFT 0x10
#define DPM_TABLE_127__GraphicsLevel_2_UpHyst_MASK 0xff000000
#define DPM_TABLE_127__GraphicsLevel_2_UpHyst__SHIFT 0x18
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_129__GraphicsLevel_3_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_129__GraphicsLevel_3_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_130__GraphicsLevel_3_ActivityLevel_MASK 0xffff
#define DPM_TABLE_130__GraphicsLevel_3_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_130__GraphicsLevel_3_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_130__GraphicsLevel_3_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_130__GraphicsLevel_3_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_130__GraphicsLevel_3_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_131__GraphicsLevel_3_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_131__GraphicsLevel_3_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_132__GraphicsLevel_3_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_132