diff --git a/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.c b/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.c
index 6313c7f..ac89ffa 100644
--- a/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.c
+++ b/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.c
@@ -8,6 +8,8 @@
  * @brief PolarFire SoC Microprocessor Subsystem (MSS) 10/100/1000 Mbps Ethernet
  * MAC bare metal software driver implementation.
  *
+ * Modifications copyright (C) 2021 Hex Five Security, Inc.
+ *
  */
 
 #include <stdint.h>
@@ -17,7 +19,7 @@
 #include "mpfs_hal/mss_hal.h"
 
 #if defined(MSS_MAC_PHY_HW_RESET) || defined(MSS_MAC_PHY_HW_SRESET)
-#include "drivers/mss_gpio/mss_gpio.h"
+#include "drivers/mss/mss_gpio/mss_gpio.h"
 #endif
 
 #include "drivers/mss/mss_ethernet_mac/mss_ethernet_registers.h"
@@ -190,6 +192,7 @@ MSS_MAC_init
     ASSERT((this_mac == &g_mac0) || (this_mac == &g_mac1) || (this_mac == &g_emac0) || (this_mac == &g_emac1));
     instances_init(this_mac, cfg);
 
+#if 0 /* Hex Five */
     /*
      * Always reset GEM if the pMAC is selected for init but not if eMAC
      * The pMAC should always be initialised first followed by the eMAC so this
@@ -230,6 +233,7 @@ MSS_MAC_init
         /* Take MAC out of reset. */
         SYSREG->SOFT_RESET_CR &= (uint32_t)~4U;
     }
+#endif
 
     /*
      * Disable all queues.
@@ -5573,7 +5577,7 @@ static void instances_init(mss_mac_instance_t *this_mac, mss_mac_cfg_t *cfg)
             this_mac->mac_base    = (MAC_TypeDef  *)MSS_MAC0_BASE;
             this_mac->emac_base   = (eMAC_TypeDef *)MSS_EMAC0_BASE;
 
-            SYSREG->APBBUS_CR &= ~MSS_MAC_GEM0_ABP_BIT;
+/*          SYSREG->APBBUS_CR &= ~MSS_MAC_GEM0_ABP_BIT; */ /* Hex Five */
         }
         else
         {
@@ -5619,7 +5623,7 @@ static void instances_init(mss_mac_instance_t *this_mac, mss_mac_cfg_t *cfg)
             this_mac->mac_base    = (MAC_TypeDef  *)MSS_MAC1_BASE;
             this_mac->emac_base   = (eMAC_TypeDef *)MSS_EMAC1_BASE;
 
-            SYSREG->APBBUS_CR &= ~MSS_MAC_GEM1_ABP_BIT;
+/*          SYSREG->APBBUS_CR &= ~MSS_MAC_GEM1_ABP_BIT; */ /* Hex Five */
         }
         else
         {
@@ -5671,7 +5675,7 @@ static void instances_init(mss_mac_instance_t *this_mac, mss_mac_cfg_t *cfg)
             this_mac->mac_base    = (MAC_TypeDef  *)MSS_MAC0_BASE;
             this_mac->emac_base   = (eMAC_TypeDef *)MSS_EMAC0_BASE;
 
-            SYSREG->APBBUS_CR &= ~MSS_MAC_GEM0_ABP_BIT;
+/*          SYSREG->APBBUS_CR &= ~MSS_MAC_GEM0_ABP_BIT; */ /* Hex Five */
         }
         else
         {
@@ -5710,14 +5714,14 @@ static void instances_init(mss_mac_instance_t *this_mac, mss_mac_cfg_t *cfg)
                 this_mac->mac_base    = (MAC_TypeDef  *)MSS_MAC1_BASE;
                 this_mac->emac_base   = (eMAC_TypeDef *)MSS_EMAC1_BASE;
 
-                SYSREG->APBBUS_CR &= ~MSS_MAC_GEM1_ABP_BIT;
+/*              SYSREG->APBBUS_CR &= ~MSS_MAC_GEM1_ABP_BIT; */ /* Hex Five */
             }
             else
             {
                 this_mac->mac_base    = (MAC_TypeDef  *)MSS_MAC1_BASE_HI;
                 this_mac->emac_base   = (eMAC_TypeDef *)MSS_EMAC1_BASE_HI;
 
-                SYSREG->APBBUS_CR |= MSS_MAC_GEM1_ABP_BIT;
+/*              SYSREG->APBBUS_CR |= MSS_MAC_GEM1_ABP_BIT; */ /* Hex Five */
             }
 
             if(0U != this_mac->use_local_ints)
diff --git a/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.h b/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.h
index 920c3dd..b73b277 100644
--- a/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.h
+++ b/drivers/mss/mss_ethernet_mac/mss_ethernet_mac.h
@@ -321,7 +321,7 @@ extern "C" {
 #if (MSS_MAC_QUEUE_COUNT >= 2)
 #define MSS_MAC_MAX_PACKET_SIZE                 MSS_MAC_JUMBO_MAX
 #else
-#define MSS_MAC_MAX_PACKET_SIZE                 MSS_MAC_JUMBO_MAX
+#define MSS_MAC_MAX_PACKET_SIZE                 1536 /* Hex Five MSS_MAC_JUMBO_MAX */
 #endif
 #endif
 
diff --git a/drivers/mss/mss_ethernet_mac/mss_ethernet_mac_types.h b/drivers/mss/mss_ethernet_mac/mss_ethernet_mac_types.h
index 48ca711..dbd858e 100644
--- a/drivers/mss/mss_ethernet_mac/mss_ethernet_mac_types.h
+++ b/drivers/mss/mss_ethernet_mac/mss_ethernet_mac_types.h
@@ -17,7 +17,7 @@
 #include <stdint.h>
 
 #if defined(MSS_MAC_PHY_HW_RESET) || defined(MSS_MAC_PHY_HW_SRESET)
-#include "drivers/mss_gpio/mss_gpio.h"
+#include "drivers/mss/mss_gpio/mss_gpio.h"
 #endif
 
 #ifdef __cplusplus
diff --git a/drivers/mss/mss_ethernet_mac/mss_ethernet_registers.h b/drivers/mss/mss_ethernet_mac/mss_ethernet_registers.h
index 3fa7c59..e50cfe1 100644
--- a/drivers/mss/mss_ethernet_mac/mss_ethernet_registers.h
+++ b/drivers/mss/mss_ethernet_mac/mss_ethernet_registers.h
@@ -25,7 +25,7 @@ extern "C" {
 /*----------------------------------------------------------------------------*/
 /*----------------------------------- MAC -----------------------------------*/
 /*----------------------------------------------------------------------------*/
-#define __I  const volatile
+#define __I  volatile const
 #define __O  volatile
 #define __IO volatile
 
diff --git a/drivers/mss/mss_mmc/mss_mmc.c b/drivers/mss/mss_mmc/mss_mmc.c
index fcb56fb..c9682c7 100644
--- a/drivers/mss/mss_mmc/mss_mmc.c
+++ b/drivers/mss/mss_mmc/mss_mmc.c
@@ -315,7 +315,7 @@ MSS_MMC_init
     uint8_t hw_hs_timing;
 
     /* Reset MMC */
-    SYSREG->SOFT_RESET_CR &= ~(MMC_SET << MMC_SOFTWARE_RESET_SHIFT);
+//  SYSREG->SOFT_RESET_CR &= ~(MMC_SET << MMC_SOFTWARE_RESET_SHIFT); /* Hex Five Mod */
     /* Disable MMC interrupt */
     PLIC_DisableIRQ(MMC_main_PLIC);
 
diff --git a/drivers/mss/mss_mmc/mss_mmc_regs.h b/drivers/mss/mss_mmc/mss_mmc_regs.h
index 686eb86..d5a311d 100644
--- a/drivers/mss/mss_mmc/mss_mmc_regs.h
+++ b/drivers/mss/mss_mmc/mss_mmc_regs.h
@@ -337,14 +337,6 @@ typedef struct {
 #define SRS12_ERROR_INTERRUPT       0x00008000u
 /* Command Queuing - interrupt */
 #define SRS12_CMD_QUEUING_INT       0x00004000u
-/* Re-Tuning Event */
-/*#define SRS12_RETUNING_EVENT        0x00001000u
-/* Interrupt on line C */
-#define SRS12_INTERRUPT_ON_LINE_C   0x00000800u
-/* Interrupt on line B */
-#define SRS12_INTERRUPT_ON_LINE_B   0x00000400u
-/* Interrupt on line A */
-#define SRS12_INTERRUPT_ON_LINE_A   0x00000200u*/
 /* Card interrupt */
 #define SRS12_CARD_INTERRUPT        0x00000100u
 /* Card removal */
diff --git a/drivers/mss/mss_sys_services/mss_sys_services.c b/drivers/mss/mss_sys_services/mss_sys_services.c
index bc91230..78f864c 100644
--- a/drivers/mss/mss_sys_services/mss_sys_services.c
+++ b/drivers/mss/mss_sys_services/mss_sys_services.c
@@ -47,7 +47,7 @@ static uint16_t g_int_service_response_size;
 static uint16_t g_int_service_response_offset;
 static uint16_t g_mb_offset;
 
-volatile static uint8_t g_message_interrupt_counter = 0u;
+static volatile uint8_t g_message_interrupt_counter = 0u;
 
 /*******************************************************************************
  * Callback handler function declaration
diff --git a/drivers/mss/mss_usb/mss_usb_host.c b/drivers/mss/mss_usb/mss_usb_host.c
index 81ac220..e1e4c85 100644
--- a/drivers/mss/mss_usb/mss_usb_host.c
+++ b/drivers/mss/mss_usb/mss_usb_host.c
@@ -1,3 +1,5 @@
+/* Modifications copyright (C) 2021 Hex Five Security, Inc. */
+
 /*******************************************************************************
  * Copyright 2019 Microchip FPGA Embedded Systems Solutions.
  *
@@ -14,6 +16,7 @@
  *
  */
 
+#include <string.h>
 #include "mpfs_hal/mss_hal.h"
 #include "mss_usb_common_cif.h"
 #include "mss_usb_common_reg_io.h"
@@ -863,7 +866,7 @@ MSS_USBH_resume
     void
 )
 {
-    volatile static uint32_t resume_milis = 0u;
+    static volatile uint32_t resume_milis = 0u;
 
     resume_milis = MSS_USBH_get_milis();
 
@@ -1004,6 +1007,12 @@ mss_usbh_fsm
 
                 mss_usbh_reset_enum_fsm();
                 g_host_state = HOST_ROOT_TARGET_ALLOCATE_CLASSD;
+
+                if (0 != g_user_cb->usbh_tdev_enumerated)
+                {
+                    g_user_cb->usbh_tdev_enumerated(g_tdev[TDEV_R]);
+                }
+
             }
             else if (ENUM_ERROR == enum_st)
             {
@@ -1325,13 +1334,13 @@ mss_usbh_enum_fsm
         case ENUM_CHECK_TDEV_CLASS_SUPPORT:
             cd_idx =  host_enum_check_class_support(TDEV_R);
 
-            if (cd_idx < (int8_t)0u)
+            if (cd_idx < 0)
             {
                g_enum_state = ENUM_ERROR;
                g_tdev_error_code = cd_idx;
             }
             /* Max No of classDriver is 3 */
-            else if (cd_idx < 3u)
+            else if (cd_idx < 3)
             {
                 g_rcd[cd_idx].alloc_state = 1u;
                 g_tdev[TDEV_R].class_handle = g_rcd[cd_idx].class_handle;
diff --git a/mpfs_hal/common/mss_mtrap.c b/mpfs_hal/common/mss_mtrap.c
index bd391aa..f9dea1c 100644
--- a/mpfs_hal/common/mss_mtrap.c
+++ b/mpfs_hal/common/mss_mtrap.c
@@ -7,6 +7,7 @@
  * @author Microchip FPGA Embedded Systems Solutions
  * @brief trap functions
  *
+ * Modifications copyright (C) 2021 Hex Five Security, Inc.
  */
 
 #include "mpfs_hal/mss_hal.h"
@@ -25,6 +26,13 @@ void pmp_trap(uintptr_t * regs, uintptr_t mcause, uintptr_t mepc);
 void trap_from_machine_mode(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc);
 void bad_trap(uintptr_t* regs, uintptr_t dummy, uintptr_t mepc);
 
+void handle_m_trap_h0(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc); /* Hex Five mod */
+void handle_m_trap_h1(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc); /* Hex Five mod */
+void handle_m_trap_h2(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc); /* Hex Five mod */
+void handle_m_trap_h3(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc); /* Hex Five mod */
+void handle_m_trap_h4(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc); /* Hex Five mod */
+void handle_m_trap(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc); /* Hex Five mod */
+
 void bad_trap(uintptr_t* regs, uintptr_t dummy, uintptr_t mepc)
 {
     (void)regs;
@@ -681,6 +689,36 @@ void trap_from_machine_mode(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc)
     }
     else
     {
+        switch(read_csr(mhartid)) {
+        case 0U: handle_m_trap_h0(regs, mcause, mepc); break;
+        case 1U: handle_m_trap_h1(regs, mcause, mepc); break;
+        case 2U: handle_m_trap_h2(regs, mcause, mepc); break;
+        case 3U: handle_m_trap_h3(regs, mcause, mepc); break;
+        case 4U: handle_m_trap_h4(regs, mcause, mepc); break;
+        default: handle_m_trap(regs, mcause, mepc);
+        }
+
+    }
+}
+
+__attribute__((weak)) void handle_m_trap_h0(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc){
+    handle_m_trap(regs, dummy, mepc);
+}
+__attribute__((weak)) void handle_m_trap_h1(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc){
+    handle_m_trap(regs, dummy, mepc);
+}
+__attribute__((weak)) void handle_m_trap_h2(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc){
+    handle_m_trap(regs, dummy, mepc);
+}
+__attribute__((weak)) void handle_m_trap_h3(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc){
+    handle_m_trap(regs, dummy, mepc);
+}
+__attribute__((weak)) void handle_m_trap_h4(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc){
+    handle_m_trap(regs, dummy, mepc);
+}
+
+void handle_m_trap(uintptr_t * regs, uintptr_t mcause, uintptr_t mepc) /* Hex Five mod */
+{
         uint32_t i = 0U;
         while(1U)
         {
@@ -705,10 +743,10 @@ void trap_from_machine_mode(uintptr_t * regs, uintptr_t dummy, uintptr_t mepc)
             case CAUSE_STORE_ACCESS:
                 break;
             default:
-                bad_trap(regs, dummy, mepc);
+                bad_trap(regs, mcause, mepc);
                 break;
         }
-    }
+
 }
 
 #ifdef __cplusplus
diff --git a/mpfs_hal/common/mss_plic.h b/mpfs_hal/common/mss_plic.h
index ec68933..1ac0cbe 100644
--- a/mpfs_hal/common/mss_plic.h
+++ b/mpfs_hal/common/mss_plic.h
@@ -1,3 +1,5 @@
+/* Modifications copyright (C) 2021 Hex Five Security, Inc. */
+
 /*******************************************************************************
  * Copyright 2019 Microchip FPGA Embedded Systems Solutions.
  *
@@ -551,10 +553,10 @@ extern const unsigned long plic_hart_lookup[5U];
 
 /*-----------------Hart Mode Enables--------------------*/
 
-static inline void PLIC_init(void)
+static inline void PLIC_init(const unsigned hart_id)
 {
     uint32_t inc;
-    uint64_t hart_id  = read_csr(mhartid);
+//  uint64_t hart_id  = read_csr(mhartid);
 
     /* Disable all interrupts for the current hart. */
     switch(hart_id)
@@ -623,7 +625,7 @@ static inline void PLIC_init(void)
     }
 
     /* Enable machine external interrupts. */
-    set_csr(mie, MIP_MEIP);
+    if (read_csr(mhartid) == hart_id) set_csr(mie, MIP_MEIP);
 }
 
 
