Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Mon Mar 18 19:11:22 2019
| Host             : CSE-P07-2168-13 running 64-bit major release  (build 9200)
| Command          : report_power -file DataPath_Demo_power_routed.rpt -pb DataPath_Demo_power_summary_routed.pb -rpx DataPath_Demo_power_routed.rpx
| Design           : DataPath_Demo
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 26.994 (Junction temp exceeded!) |
| Dynamic (W)              | 26.198                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.520 |      409 |       --- |             --- |
|   LUT as Logic           |     2.345 |      215 |     63400 |            0.34 |
|   CARRY4                 |     0.134 |       36 |     15850 |            0.23 |
|   Register               |     0.022 |       76 |    126800 |            0.06 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |     0.007 |       13 |     19000 |            0.07 |
|   F7/F8 Muxes            |     0.002 |        1 |     63400 |           <0.01 |
|   Others                 |     0.000 |       25 |       --- |             --- |
| Signals                  |     2.570 |      337 |       --- |             --- |
| I/O                      |    21.107 |       36 |       210 |           17.14 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    26.994 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     5.685 |       5.122 |      0.563 |
| Vccaux    |       1.800 |     0.865 |       0.772 |      0.093 |
| Vcco33    |       3.300 |     5.969 |       5.965 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| DataPath_Demo                     |    26.198 |
|   dataPath                        |     3.678 |
|     dataMem                       |     0.706 |
|       mem_reg_0_63_0_0            |     0.012 |
|       mem_reg_0_63_10_10          |     0.000 |
|       mem_reg_0_63_11_11          |     0.000 |
|       mem_reg_0_63_12_12          |     0.000 |
|       mem_reg_0_63_1_1            |     0.000 |
|       mem_reg_0_63_2_2            |     0.000 |
|       mem_reg_0_63_3_3            |     0.000 |
|       mem_reg_0_63_4_4            |     0.000 |
|       mem_reg_0_63_5_5            |     0.000 |
|       mem_reg_0_63_6_6            |     0.000 |
|       mem_reg_0_63_7_7            |     0.000 |
|       mem_reg_0_63_8_8            |     0.000 |
|       mem_reg_0_63_9_9            |     0.000 |
|     registerFile                  |     0.942 |
|       genblk1[0].R                |     0.071 |
|         genblk1[0].Df             |     0.071 |
|       genblk1[10].R               |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[11].R               |     0.010 |
|         genblk1[0].Df             |     0.010 |
|       genblk1[12].R               |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[13].R               |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[14].R               |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[15].R               |     0.355 |
|         genblk1[0].Df             |     0.355 |
|       genblk1[1].R                |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[2].R                |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[3].R                |     0.480 |
|         genblk1[0].Df             |     0.480 |
|       genblk1[4].R                |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[5].R                |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[6].R                |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[7].R                |     0.023 |
|         genblk1[0].Df             |     0.023 |
|       genblk1[8].R                |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|       genblk1[9].R                |    <0.001 |
|         genblk1[0].Df             |    <0.001 |
|   four_Digit_Seven_Segment_Driver |     1.313 |
+-----------------------------------+-----------+


