# Sequence_detector
This is a sequence detector done using verilog where each bit is given one after other and also this is done using the concept of finite state machines where different states are used for state transition 
![Screenshot 2025-05-26 111431](https://github.com/user-attachments/assets/69bde36c-a33c-4645-b029-209047d09cd2)
