0.7
2020.1
May 27 2020
20:09:33
D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sim_1/new/tb_hybrid_adder.v,1600352787,verilog,,,,tb_hybrid_adder,,,,,,,,
D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/carry_calc.v,1600351855,verilog,,D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/cla.v,,carry_calc,,,,,,,,
D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/cla.v,1600352567,verilog,,D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/full_adder.v,,cla,,,,,,,,
D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/full_adder.v,1600351774,verilog,,D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/hybrid_adder.v,,full_adder,,,,,,,,
D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sources_1/new/hybrid_adder.v,1600352178,verilog,,D:/Xilinx/Projects/ass2_hybrid_binary_adder/ass2_hybrid_binary_adder.srcs/sim_1/new/tb_hybrid_adder.v,,hybrid_adder,,,,,,,,
