
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: EDAWIN

Implementation : debugPortV2

# Written on Sat Jan 13 15:09:13 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                           Requested     Requested     Clock        Clock          Clock
Level     Clock                           Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------------
0 -       instructionPhaseDecoder|CLK     1.0 MHz       1000.000      inferred     (multiple)     19   
=======================================================================================================


Clock Load Summary
******************

                                Clock     Source        Clock Pin       Non-clock Pin     Non-clock Pin
Clock                           Load      Pin           Seq Example     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------
instructionPhaseDecoder|CLK     19        CLK(port)     RESET_R.C       -                 -            
=======================================================================================================
