 
****************************************
Report : design
Design : cpu
Version: L-2016.03-SP1
Date   : Sat Sep 14 15:07:01 2024
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lsi_10k (File: /media/ord1nary/Yes/SynopsysEDA/designcompiler2016/libraries/syn/lsi_10k.db)

Local Link Library:

    {/media/ord1nary/Yes/SynopsysEDA/designcompiler2016/libraries/syn/lsi_10k.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : nom_pvt
    Library : lsi_10k
    Process :   1.00
    Temperature :  25.00
    Voltage :   5.00
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   50x50
Location       :   lsi_10k
Resistance     :   0
Capacitance    :   1
Area           :   0
Slope          :   1.218
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     1.80



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
