$date
	Sun Oct 23 04:50:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#106545
b101 !
1"
#106546
b101 &
b101 %
1$
#106547
0"
#106550
b10000 &
b10000 %
#106554
b1000 &
b1000 %
#106558
b100 &
b100 %
#106562
b10 &
b10 %
#106566
b1 &
1#
b1 %
#106570
b0 &
b0 %
0#
0$
#1142498
b100 &
b100 %
1$
b100 !
1"
#1142499
0"
#1142502
b10 &
b10 %
#1142506
b1 &
b1 %
1#
#1142510
b0 &
0#
b0 %
0$
#2162711
b1 !
1"
#2162714
b1 &
b1 %
1$
#2162715
0"
#2162718
1#
#2162722
b0 &
b0 %
0#
0$
#4500012
