# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../display.srcs/sources_1/new/bin2seg.vhd" \
"../../../../display.srcs/sim_1/new/bin2seg_tb.vhd" \

# Do not sort compile order
nosort
