pub struct Top{
    // Inputs
    pub uart_rx_data: u32, // 8 bit(s)
    pub uart_rx_enable: bool, // 1 bit(s)
    // Outputs
    pub leds: u32, // 8 bit(s)
    pub uart_rx_ready: bool, // 1 bit(s)
    pub uart_tx_data: u32, // 8 bit(s)
    pub uart_tx_data_valid: bool, // 1 bit(s)

    // Regs
    __reg_mem_read_addr_163: u32, // 5 bit(s)
    __reg_mem_read_addr_163_next: u32,
    __reg_stage_16_a_276: u32, // 9 bit(s)
    __reg_stage_16_a_276_next: u32,
    __reg_w0_min_139: u32, // 32 bit(s)
    __reg_w0_min_139_next: u32,
    __reg_stage_1_tile_addr_65: u32, // 8 bit(s)
    __reg_stage_1_tile_addr_65_next: u32,
    __reg_w0_dy_mirror_136: u32, // 32 bit(s)
    __reg_w0_dy_mirror_136_next: u32,
    __reg_refinement_stage_2_buffer_1_q_214: u32, // 32 bit(s)
    __reg_refinement_stage_2_buffer_1_q_214_next: u32,
    __reg_refinement_stage_1_buffer_0_shr_181: u32, // 5 bit(s)
    __reg_refinement_stage_1_buffer_0_shr_181_next: u32,
    __reg_stage_15_edge_test_104: bool, // 1 bit(s)
    __reg_stage_15_edge_test_104_next: bool,
    __reg_stage_15_valid_146: bool, // 1 bit(s)
    __reg_stage_15_valid_146_next: bool,
    __reg_w2_row_124: u32, // 32 bit(s)
    __reg_w2_row_124_next: u32,
    __reg_refinement_stage_1_e_211: u32, // 32 bit(s)
    __reg_refinement_stage_1_e_211_next: u32,
    __reg_stage_2_last_406: bool, // 1 bit(s)
    __reg_stage_2_last_406_next: bool,
    __reg_stage_15_tile_addr_51: u32, // 8 bit(s)
    __reg_stage_15_tile_addr_51_next: u32,
    __reg_stage_8_g_341: u32, // 9 bit(s)
    __reg_stage_8_g_341_next: u32,
    __reg_stage_10_edge_test_109: bool, // 1 bit(s)
    __reg_stage_10_edge_test_109_next: bool,
    __reg_stage_2_z_89: u32, // 16 bit(s)
    __reg_stage_2_z_89_next: u32,
    __reg_stage_16_tile_addr_50: u32, // 8 bit(s)
    __reg_stage_16_tile_addr_50_next: u32,
    __reg_stage_17_one_minus_t_fract_271: u32, // 5 bit(s)
    __reg_stage_17_one_minus_t_fract_271_next: u32,
    __reg_t_dx_240: u32, // 32 bit(s)
    __reg_t_dx_240_next: u32,
    __reg_stage_1_valid_160: bool, // 1 bit(s)
    __reg_stage_1_valid_160_next: bool,
    __reg_t_min_244: u32, // 32 bit(s)
    __reg_t_min_244_next: u32,
    __reg_w1_row_131: u32, // 32 bit(s)
    __reg_w1_row_131_next: u32,
    __reg_stage_1_b_321: u32, // 9 bit(s)
    __reg_stage_1_b_321_next: u32,
    __reg_stage_9_last_399: bool, // 1 bit(s)
    __reg_stage_9_last_399_next: bool,
    __reg_stage_9_g_340: u32, // 9 bit(s)
    __reg_stage_9_g_340_next: u32,
    __reg_stage_8_b_314: u32, // 9 bit(s)
    __reg_stage_8_b_314_next: u32,
    __reg_data_buf_19: u32, // 4 bit(s)
    __reg_data_buf_19_next: u32,
    __reg_stage_20_tile_addr_46: u32, // 8 bit(s)
    __reg_stage_20_tile_addr_46_next: u32,
    __reg_stage_21_edge_test_98: bool, // 1 bit(s)
    __reg_stage_21_edge_test_98_next: bool,
    __reg_refinement_stage_2_q_199: u32, // 32 bit(s)
    __reg_refinement_stage_2_q_199_next: u32,
    __reg_stage_20_z_71: u32, // 16 bit(s)
    __reg_stage_20_z_71_next: u32,
    __reg_stage_5_last_403: bool, // 1 bit(s)
    __reg_stage_5_last_403_next: bool,
    __reg_stage_19_b_303: u32, // 9 bit(s)
    __reg_stage_19_b_303_next: u32,
    __reg_stage_14_b_308: u32, // 9 bit(s)
    __reg_stage_14_b_308_next: u32,
    __reg_stage_5_a_287: u32, // 9 bit(s)
    __reg_stage_5_a_287_next: u32,
    __reg_stage_3_s_260: u32, // 24 bit(s)
    __reg_stage_3_s_260_next: u32,
    __reg_stage_12_a_280: u32, // 9 bit(s)
    __reg_stage_12_a_280_next: u32,
    __reg_z_dy_95: u32, // 32 bit(s)
    __reg_z_dy_95_next: u32,
    __reg_z_dy_mirror_94: u32, // 32 bit(s)
    __reg_z_dy_mirror_94_next: u32,
    __reg_stage_4_last_404: bool, // 1 bit(s)
    __reg_stage_4_last_404_next: bool,
    __reg_stage_13_b_309: u32, // 9 bit(s)
    __reg_stage_13_b_309_next: u32,
    __reg_refinement_stage_3_buffer_0_shr_175: u32, // 5 bit(s)
    __reg_refinement_stage_3_buffer_0_shr_175_next: u32,
    __reg_replica_fifo_read_data_valid_16: bool, // 1 bit(s)
    __reg_replica_fifo_read_data_valid_16_next: bool,
    __reg_t_238: u32, // 32 bit(s)
    __reg_t_238_next: u32,
    __reg_stage_19_g_330: u32, // 9 bit(s)
    __reg_stage_19_g_330_next: u32,
    __reg_stage_13_tile_addr_53: u32, // 8 bit(s)
    __reg_stage_13_tile_addr_53_next: u32,
    __reg_bus_read_return_addr_424: u32, // 20 bit(s)
    __reg_bus_read_return_addr_424_next: u32,
    __reg_stage_20_b_302: u32, // 9 bit(s)
    __reg_stage_20_b_302_next: u32,
    __reg_a_row_297: u32, // 24 bit(s)
    __reg_a_row_297_next: u32,
    __reg_stage_21_tile_addr_45: u32, // 8 bit(s)
    __reg_stage_21_tile_addr_45_next: u32,
    __reg_r_dy_380: u32, // 24 bit(s)
    __reg_r_dy_380_next: u32,
    __reg_mem_read_addr_431: u32, // 5 bit(s)
    __reg_mem_read_addr_431_next: u32,
    __reg_refinement_stage_3_e_221: u32, // 32 bit(s)
    __reg_refinement_stage_3_e_221_next: u32,
    __reg_stage_14_s_249: u32, // 24 bit(s)
    __reg_stage_14_s_249_next: u32,
    __reg_stage_4_g_345: u32, // 9 bit(s)
    __reg_stage_4_g_345_next: u32,
    __reg_r_dx_378: u32, // 24 bit(s)
    __reg_r_dx_378_next: u32,
    __reg_stage_1_r_375: u32, // 9 bit(s)
    __reg_stage_1_r_375_next: u32,
    __reg_stage_4_a_288: u32, // 9 bit(s)
    __reg_stage_4_a_288_next: u32,
    __reg_stage_18_a_274: u32, // 9 bit(s)
    __reg_stage_18_a_274_next: u32,
    __reg_stage_14_valid_147: bool, // 1 bit(s)
    __reg_stage_14_valid_147_next: bool,
    __reg_b_dy_326: u32, // 24 bit(s)
    __reg_b_dy_326_next: u32,
    __reg_stage_1_z_90: u32, // 16 bit(s)
    __reg_stage_1_z_90_next: u32,
    __reg_refinement_stage_0_buffer_1_prev_q_203: u32, // 32 bit(s)
    __reg_refinement_stage_0_buffer_1_prev_q_203_next: u32,
    __reg_refinement_stage_0_buffer_1_q_206: u32, // 32 bit(s)
    __reg_refinement_stage_0_buffer_1_q_206_next: u32,
    __reg_stage_7_t_231: u32, // 24 bit(s)
    __reg_stage_7_t_231_next: u32,
    __reg_stage_4_r_372: u32, // 9 bit(s)
    __reg_stage_4_r_372_next: u32,
    __reg_stage_13_last_395: bool, // 1 bit(s)
    __reg_stage_13_last_395_next: bool,
    __reg_stage_11_t_227: u32, // 24 bit(s)
    __reg_stage_11_t_227_next: u32,
    __reg_stage_2_edge_test_117: bool, // 1 bit(s)
    __reg_stage_2_edge_test_117_next: bool,
    __reg_instruction_2: u32, // 32 bit(s)
    __reg_instruction_2_next: u32,
    __reg_stage_13_s_250: u32, // 24 bit(s)
    __reg_stage_13_s_250_next: u32,
    __reg_a_dy_mirror_295: u32, // 24 bit(s)
    __reg_a_dy_mirror_295_next: u32,
    __reg_program_ram_bus_read_data_valid_35: bool, // 1 bit(s)
    __reg_program_ram_bus_read_data_valid_35_next: bool,
    __reg_stage_3_tile_addr_63: u32, // 8 bit(s)
    __reg_stage_3_tile_addr_63_next: u32,
    __reg_stage_16_valid_145: bool, // 1 bit(s)
    __reg_stage_16_valid_145_next: bool,
    __reg_ddr3_interface_bus_read_data_valid_4: bool, // 1 bit(s)
    __reg_ddr3_interface_bus_read_data_valid_4_next: bool,
    __reg_mem_write_addr_422: u32, // 8 bit(s)
    __reg_mem_write_addr_422_next: u32,
    __reg_stage_20_prev_color_300: u32, // 32 bit(s)
    __reg_stage_20_prev_color_300_next: u32,
    __reg_refinement_stage_0_buffer_0_prev_q_204: u32, // 32 bit(s)
    __reg_refinement_stage_0_buffer_0_prev_q_204_next: u32,
    __reg_s_row_268: u32, // 32 bit(s)
    __reg_s_row_268_next: u32,
    __reg_mem_write_addr_428: u32, // 5 bit(s)
    __reg_mem_write_addr_428_next: u32,
    __reg_tx_415: bool, // 1 bit(s)
    __reg_tx_415_next: bool,
    __reg_mem_read_addr_20: u32, // 5 bit(s)
    __reg_mem_read_addr_20_next: u32,
    __reg_wait_counter_445: u32, // 2 bit(s)
    __reg_wait_counter_445_next: u32,
    __reg_w0_row_138: u32, // 32 bit(s)
    __reg_w0_row_138_next: u32,
    __reg_refinement_stage_2_buffer_0_q_215: u32, // 32 bit(s)
    __reg_refinement_stage_2_buffer_0_q_215_next: u32,
    __reg_mem_write_addr_432: u32, // 5 bit(s)
    __reg_mem_write_addr_432_next: u32,
    __reg_data_latch_416: u32, // 8 bit(s)
    __reg_data_latch_416_next: u32,
    __reg_t_row_243: u32, // 32 bit(s)
    __reg_t_row_243_next: u32,
    __reg_stage_16_one_minus_s_fract_270: u32, // 5 bit(s)
    __reg_stage_16_one_minus_s_fract_270_next: u32,
    __reg_refinement_stage_1_buffer_0_q_210: u32, // 32 bit(s)
    __reg_refinement_stage_1_buffer_0_q_210_next: u32,
    __reg_stage_14_w_172: u32, // 32 bit(s)
    __reg_stage_14_w_172_next: u32,
    __reg_stage_15_z_76: u32, // 16 bit(s)
    __reg_stage_15_z_76_next: u32,
    __reg_stage_6_tile_addr_60: u32, // 8 bit(s)
    __reg_stage_6_tile_addr_60_next: u32,
    __reg_s_263: u32, // 32 bit(s)
    __reg_s_263_next: u32,
    __reg_stage_6_edge_test_113: bool, // 1 bit(s)
    __reg_stage_6_edge_test_113_next: bool,
    __reg_w_inverse_dx_188: u32, // 32 bit(s)
    __reg_w_inverse_dx_188_next: u32,
    __reg_w2_min_125: u32, // 32 bit(s)
    __reg_w2_min_125_next: u32,
    __reg_stage_12_edge_test_107: bool, // 1 bit(s)
    __reg_stage_12_edge_test_107_next: bool,
    __reg_s_dx_mirror_264: u32, // 32 bit(s)
    __reg_s_dx_mirror_264_next: u32,
    __reg_stage_20_blend_dst_factor_166: u32, // 9 bit(s)
    __reg_stage_20_blend_dst_factor_166_next: u32,
    __reg_replica_fifo_read_data_valid_21: bool, // 1 bit(s)
    __reg_replica_fifo_read_data_valid_21_next: bool,
    __reg_stage_10_valid_151: bool, // 1 bit(s)
    __reg_stage_10_valid_151_next: bool,
    __reg_stage_6_a_286: u32, // 9 bit(s)
    __reg_stage_6_a_286_next: u32,
    __reg_stage_7_s_256: u32, // 24 bit(s)
    __reg_stage_7_s_256_next: u32,
    __reg_mem_read_addr_385: u32, // 5 bit(s)
    __reg_mem_read_addr_385_next: u32,
    __reg_stage_1_last_407: bool, // 1 bit(s)
    __reg_stage_1_last_407_next: bool,
    __reg_refinement_stage_2_shr_179: u32, // 5 bit(s)
    __reg_refinement_stage_2_shr_179_next: u32,
    __reg_texture_settings_245: bool, // 1 bit(s)
    __reg_texture_settings_245_next: bool,
    __reg_stage_10_s_253: u32, // 24 bit(s)
    __reg_stage_10_s_253_next: u32,
    __reg_stage_3_valid_158: bool, // 1 bit(s)
    __reg_stage_3_valid_158_next: bool,
    __reg_refinement_stage_3_buffer_1_shr_174: u32, // 5 bit(s)
    __reg_refinement_stage_3_buffer_1_shr_174_next: u32,
    __reg_stage_4_tile_addr_62: u32, // 8 bit(s)
    __reg_stage_4_tile_addr_62_next: u32,
    __reg_stage_17_edge_test_102: bool, // 1 bit(s)
    __reg_stage_17_edge_test_102_next: bool,
    __reg_data_buf_full_22: bool, // 1 bit(s)
    __reg_data_buf_full_22_next: bool,
    __reg_data_latch_444: u32, // 8 bit(s)
    __reg_data_latch_444_next: u32,
    __reg_w_inverse_186: u32, // 32 bit(s)
    __reg_w_inverse_186_next: u32,
    __reg_r_dx_mirror_377: u32, // 24 bit(s)
    __reg_r_dx_mirror_377_next: u32,
    __reg_stage_12_s_251: u32, // 24 bit(s)
    __reg_stage_12_s_251_next: u32,
    __reg_tile_x_66: u32, // 4 bit(s)
    __reg_tile_x_66_next: u32,
    __reg_bus_addr_14: u32, // 32 bit(s)
    __reg_bus_addr_14_next: u32,
    __reg_refinement_stage_1_shr_182: u32, // 5 bit(s)
    __reg_refinement_stage_1_shr_182_next: u32,
    __reg_stage_14_z_77: u32, // 16 bit(s)
    __reg_stage_14_z_77_next: u32,
    __reg_stage_19_a_167: u32, // 9 bit(s)
    __reg_stage_19_a_167_next: u32,
    __reg_refinement_stage_1_buffer_1_shr_180: u32, // 5 bit(s)
    __reg_refinement_stage_1_buffer_1_shr_180_next: u32,
    __reg_tile_y_67: u32, // 4 bit(s)
    __reg_tile_y_67_next: u32,
    __reg_stage_19_valid_142: bool, // 1 bit(s)
    __reg_stage_19_valid_142_next: bool,
    __reg_refinement_stage_0_buffer_0_q_207: u32, // 32 bit(s)
    __reg_refinement_stage_0_buffer_0_q_207_next: u32,
    __reg_stage_9_s_254: u32, // 24 bit(s)
    __reg_stage_9_s_254_next: u32,
    __reg_stage_6_g_343: u32, // 9 bit(s)
    __reg_stage_6_g_343_next: u32,
    __reg_refinement_stage_1_q_202: u32, // 32 bit(s)
    __reg_refinement_stage_1_q_202_next: u32,
    __reg_state_414: u32, // 2 bit(s)
    __reg_state_414_next: u32,
    __reg_stage_8_valid_153: bool, // 1 bit(s)
    __reg_stage_8_valid_153_next: bool,
    __reg_count_3: u32, // 6 bit(s)
    __reg_count_3_next: u32,
    __reg_stage_21_prev_depth_69: u32, // 16 bit(s)
    __reg_stage_21_prev_depth_69_next: u32,
    __reg_stage_14_last_394: bool, // 1 bit(s)
    __reg_stage_14_last_394_next: bool,
    __reg_stage_2_valid_159: bool, // 1 bit(s)
    __reg_stage_2_valid_159_next: bool,
    __reg_tx_443: bool, // 1 bit(s)
    __reg_tx_443_next: bool,
    __reg_stage_6_z_85: u32, // 16 bit(s)
    __reg_stage_6_z_85_next: u32,
    __reg_stage_13_t_225: u32, // 24 bit(s)
    __reg_stage_13_t_225_next: u32,
    __reg_count_23: u32, // 6 bit(s)
    __reg_count_23_next: u32,
    __reg_count_30: u32, // 6 bit(s)
    __reg_count_30_next: u32,
    __reg_refinement_stage_2_buffer_1_shr_177: u32, // 5 bit(s)
    __reg_refinement_stage_2_buffer_1_shr_177_next: u32,
    __reg_refinement_stage_2_buffer_0_prev_q_198: u32, // 32 bit(s)
    __reg_refinement_stage_2_buffer_0_prev_q_198_next: u32,
    __reg_stage_20_last_388: bool, // 1 bit(s)
    __reg_stage_20_last_388_next: bool,
    __reg_stage_12_z_79: u32, // 16 bit(s)
    __reg_stage_12_z_79_next: u32,
    __reg_stage_8_a_284: u32, // 9 bit(s)
    __reg_stage_8_a_284_next: u32,
    __reg_bit_counter_447: u32, // 3 bit(s)
    __reg_bit_counter_447_next: u32,
    __reg_input_generator_active_161: bool, // 1 bit(s)
    __reg_input_generator_active_161_next: bool,
    __reg_mem_read_addr_437: u32, // 5 bit(s)
    __reg_mem_read_addr_437_next: u32,
    __reg_mem_write_addr_43: u32, // 5 bit(s)
    __reg_mem_write_addr_43_next: u32,
    __reg_z_row_96: u32, // 32 bit(s)
    __reg_z_row_96_next: u32,
    __reg_stage_18_g_331: u32, // 9 bit(s)
    __reg_stage_18_g_331_next: u32,
    __reg_w0_dx_mirror_134: u32, // 32 bit(s)
    __reg_w0_dx_mirror_134_next: u32,
    __reg_stage_16_one_minus_t_fract_272: u32, // 5 bit(s)
    __reg_stage_16_one_minus_t_fract_272_next: u32,
    __reg_w1_dx_128: u32, // 32 bit(s)
    __reg_w1_dx_128_next: u32,
    __reg_refinement_stage_0_buffer_0_shr_184: u32, // 5 bit(s)
    __reg_refinement_stage_0_buffer_0_shr_184_next: u32,
    __reg_b_min_328: u32, // 24 bit(s)
    __reg_b_min_328_next: u32,
    __reg_z_dx_mirror_92: u32, // 32 bit(s)
    __reg_z_dx_mirror_92_next: u32,
    __reg_stage_21_z_70: u32, // 16 bit(s)
    __reg_stage_21_z_70_next: u32,
    __reg_w2_dx_mirror_120: u32, // 32 bit(s)
    __reg_w2_dx_mirror_120_next: u32,
    __reg_stage_3_a_289: u32, // 9 bit(s)
    __reg_stage_3_a_289_next: u32,
    __reg_stage_1_s_262: u32, // 24 bit(s)
    __reg_stage_1_s_262_next: u32,
    __reg_stage_9_z_82: u32, // 16 bit(s)
    __reg_stage_9_z_82_next: u32,
    __reg_s_dy_mirror_266: u32, // 32 bit(s)
    __reg_s_dy_mirror_266_next: u32,
    __reg_stage_17_r_359: u32, // 9 bit(s)
    __reg_stage_17_r_359_next: u32,
    __reg_tick_counter_419: u32, // 32 bit(s)
    __reg_tick_counter_419_next: u32,
    __reg_count_12: u32, // 6 bit(s)
    __reg_count_12_next: u32,
    __reg_stage_12_last_396: bool, // 1 bit(s)
    __reg_stage_12_last_396_next: bool,
    __reg_stage_8_s_255: u32, // 24 bit(s)
    __reg_stage_8_s_255_next: u32,
    __reg_r_376: u32, // 24 bit(s)
    __reg_r_376_next: u32,
    __reg_stage_10_z_81: u32, // 16 bit(s)
    __reg_stage_10_z_81_next: u32,
    __reg_stage_10_last_398: bool, // 1 bit(s)
    __reg_stage_10_last_398_next: bool,
    __reg_stage_13_g_336: u32, // 9 bit(s)
    __reg_stage_13_g_336_next: u32,
    __reg_read_data_word_select_439: u32, // 2 bit(s)
    __reg_read_data_word_select_439_next: u32,
    __reg_mem_read_addr_435: u32, // 5 bit(s)
    __reg_mem_read_addr_435_next: u32,
    __reg_stage_6_valid_155: bool, // 1 bit(s)
    __reg_stage_6_valid_155_next: bool,
    __reg_replica_data_fifo_select_164: u32, // 4 bit(s)
    __reg_replica_data_fifo_select_164_next: u32,
    __reg_stage_4_z_87: u32, // 16 bit(s)
    __reg_stage_4_z_87_next: u32,
    __reg_mem_read_addr_429: u32, // 5 bit(s)
    __reg_mem_read_addr_429_next: u32,
    __reg_stage_2_s_261: u32, // 24 bit(s)
    __reg_stage_2_s_261_next: u32,
    __reg_refinement_stage_2_buffer_1_prev_q_197: u32, // 32 bit(s)
    __reg_refinement_stage_2_buffer_1_prev_q_197_next: u32,
    __reg_s_dy_267: u32, // 32 bit(s)
    __reg_s_dy_267_next: u32,
    __reg_w2_119: u32, // 32 bit(s)
    __reg_w2_119_next: u32,
    __reg_stage_15_a_277: u32, // 9 bit(s)
    __reg_stage_15_a_277_next: u32,
    __reg_w1_dy_mirror_129: u32, // 32 bit(s)
    __reg_w1_dy_mirror_129_next: u32,
    __reg_stage_3_r_373: u32, // 9 bit(s)
    __reg_stage_3_r_373_next: u32,
    __reg_data_buf_full_17: bool, // 1 bit(s)
    __reg_data_buf_full_17_next: bool,
    __reg_stage_18_z_73: u32, // 16 bit(s)
    __reg_stage_18_z_73_next: u32,
    __reg_stage_8_t_230: u32, // 24 bit(s)
    __reg_stage_8_t_230_next: u32,
    __reg_stage_3_g_346: u32, // 9 bit(s)
    __reg_stage_3_g_346_next: u32,
    __reg_stage_13_edge_test_106: bool, // 1 bit(s)
    __reg_stage_13_edge_test_106_next: bool,
    __reg_s_min_269: u32, // 32 bit(s)
    __reg_s_min_269_next: u32,
    __reg_t_dy_242: u32, // 32 bit(s)
    __reg_t_dy_242_next: u32,
    __reg_stage_19_edge_test_100: bool, // 1 bit(s)
    __reg_stage_19_edge_test_100_next: bool,
    __reg_w1_dx_mirror_127: u32, // 32 bit(s)
    __reg_w1_dx_mirror_127_next: u32,
    __reg_w1_126: u32, // 32 bit(s)
    __reg_w1_126_next: u32,
    __reg_a_dx_294: u32, // 24 bit(s)
    __reg_a_dx_294_next: u32,
    __reg_stage_12_g_337: u32, // 9 bit(s)
    __reg_stage_12_g_337_next: u32,
    __reg_refinement_stage_2_buffer_1_e_222: u32, // 32 bit(s)
    __reg_refinement_stage_2_buffer_1_e_222_next: u32,
    __reg_active_386: bool, // 1 bit(s)
    __reg_active_386_next: bool,
    __reg_stage_16_last_392: bool, // 1 bit(s)
    __reg_stage_16_last_392_next: bool,
    __reg_count_36: u32, // 6 bit(s)
    __reg_count_36_next: u32,
    __reg_stage_4_s_259: u32, // 24 bit(s)
    __reg_stage_4_s_259_next: u32,
    __reg_stage_17_last_391: bool, // 1 bit(s)
    __reg_stage_17_last_391_next: bool,
    __reg_stage_18_last_390: bool, // 1 bit(s)
    __reg_stage_18_last_390_next: bool,
    __reg_b_322: u32, // 24 bit(s)
    __reg_b_322_next: u32,
    __reg_stage_11_b_311: u32, // 9 bit(s)
    __reg_stage_11_b_311_next: u32,
    __reg_data_442: u32, // 8 bit(s)
    __reg_data_442_next: u32,
    __reg_stage_15_t_171: u64, // 56 bit(s)
    __reg_stage_15_t_171_next: u64,
    __reg_z_91: u32, // 32 bit(s)
    __reg_z_91_next: u32,
    __reg_a_min_298: u32, // 24 bit(s)
    __reg_a_min_298_next: u32,
    __reg_a_292: u32, // 24 bit(s)
    __reg_a_292_next: u32,
    __reg_data_valid_449: bool, // 1 bit(s)
    __reg_data_valid_449_next: bool,
    __reg_b_dx_324: u32, // 24 bit(s)
    __reg_b_dx_324_next: u32,
    __reg_stage_6_r_370: u32, // 9 bit(s)
    __reg_stage_6_r_370_next: u32,
    __reg_mem_write_addr_430: u32, // 5 bit(s)
    __reg_mem_write_addr_430_next: u32,
    __reg_stage_9_a_283: u32, // 9 bit(s)
    __reg_stage_9_a_283_next: u32,
    __reg_state_425: u32, // 2 bit(s)
    __reg_state_425_next: u32,
    __reg_refinement_stage_1_buffer_0_e_218: u32, // 32 bit(s)
    __reg_refinement_stage_1_buffer_0_e_218_next: u32,
    __reg_stage_9_r_367: u32, // 9 bit(s)
    __reg_stage_9_r_367_next: u32,
    __reg_w_inverse_dy_190: u32, // 32 bit(s)
    __reg_w_inverse_dy_190_next: u32,
    __reg_data_buf_25: u32, // 4 bit(s)
    __reg_data_buf_25_next: u32,
    __reg_refinement_stage_1_buffer_1_e_217: u32, // 32 bit(s)
    __reg_refinement_stage_1_buffer_1_e_217_next: u32,
    __reg_stage_20_a_383: u32, // 9 bit(s)
    __reg_stage_20_a_383_next: u32,
    __reg_z_dx_93: u32, // 32 bit(s)
    __reg_z_dx_93_next: u32,
    __reg_refinement_stage_0_e_208: u32, // 32 bit(s)
    __reg_refinement_stage_0_e_208_next: u32,
    __reg_count_34: u32, // 6 bit(s)
    __reg_count_34_next: u32,
    __reg_stage_3_z_88: u32, // 16 bit(s)
    __reg_stage_3_z_88_next: u32,
    __reg_stage_15_b_307: u32, // 9 bit(s)
    __reg_stage_15_b_307_next: u32,
    __reg_z_min_97: u32, // 32 bit(s)
    __reg_z_min_97_next: u32,
    __reg_mem_write_addr_434: u32, // 5 bit(s)
    __reg_mem_write_addr_434_next: u32,
    __reg_pc_13: u32, // 32 bit(s)
    __reg_pc_13_next: u32,
    __reg_stage_10_r_366: u32, // 9 bit(s)
    __reg_stage_10_r_366_next: u32,
    __reg_stage_6_t_232: u32, // 24 bit(s)
    __reg_stage_6_t_232_next: u32,
    __reg_stage_2_t_236: u32, // 24 bit(s)
    __reg_stage_2_t_236_next: u32,
    __reg_stage_19_tile_addr_47: u32, // 8 bit(s)
    __reg_stage_19_tile_addr_47_next: u32,
    __reg_g_349: u32, // 24 bit(s)
    __reg_g_349_next: u32,
    __reg_mem_write_addr_408: u32, // 5 bit(s)
    __reg_mem_write_addr_408_next: u32,
    __reg_stage_5_b_317: u32, // 9 bit(s)
    __reg_stage_5_b_317_next: u32,
    __reg_stage_2_b_320: u32, // 9 bit(s)
    __reg_stage_2_b_320_next: u32,
    __reg_stage_19_r_357: u32, // 9 bit(s)
    __reg_stage_19_r_357_next: u32,
    __reg_stage_5_tile_addr_61: u32, // 8 bit(s)
    __reg_stage_5_tile_addr_61_next: u32,
    __reg_g_row_354: u32, // 24 bit(s)
    __reg_g_row_354_next: u32,
    __reg_stage_18_tile_addr_48: u32, // 8 bit(s)
    __reg_stage_18_tile_addr_48_next: u32,
    __reg_stage_12_valid_149: bool, // 1 bit(s)
    __reg_stage_12_valid_149_next: bool,
    __reg_stage_11_z_80: u32, // 16 bit(s)
    __reg_stage_11_z_80_next: u32,
    __reg_w_inverse_dx_mirror_187: u32, // 32 bit(s)
    __reg_w_inverse_dx_mirror_187_next: u32,
    __reg_stage_20_blend_src_factor_301: u32, // 9 bit(s)
    __reg_stage_20_blend_src_factor_301_next: u32,
    __reg_g_min_355: u32, // 24 bit(s)
    __reg_g_min_355_next: u32,
    __reg_stage_16_g_333: u32, // 9 bit(s)
    __reg_stage_16_g_333_next: u32,
    __reg_bus_write_data_1: u32, // 32 bit(s)
    __reg_bus_write_data_1_next: u32,
    __reg_refinement_stage_0_q_205: u32, // 32 bit(s)
    __reg_refinement_stage_0_q_205_next: u32,
    __reg_stage_17_upper_246: u32, // 32 bit(s)
    __reg_stage_17_upper_246_next: u32,
    __reg_w2_dx_121: u32, // 32 bit(s)
    __reg_w2_dx_121_next: u32,
    __reg_stage_1_t_237: u32, // 24 bit(s)
    __reg_stage_1_t_237_next: u32,
    __reg_bus_read_data_valid_33: bool, // 1 bit(s)
    __reg_bus_read_data_valid_33_next: bool,
    __reg_t_dy_mirror_241: u32, // 32 bit(s)
    __reg_t_dy_mirror_241_next: u32,
    __reg_stage_13_r_363: u32, // 9 bit(s)
    __reg_stage_13_r_363_next: u32,
    __reg_stage_5_g_344: u32, // 9 bit(s)
    __reg_stage_5_g_344_next: u32,
    __reg_w2_dy_123: u32, // 32 bit(s)
    __reg_w2_dy_123_next: u32,
    __reg_stage_17_z_74: u32, // 16 bit(s)
    __reg_stage_17_z_74_next: u32,
    __reg_stage_16_s_fract_247: u32, // 5 bit(s)
    __reg_stage_16_s_fract_247_next: u32,
    __reg_stage_9_t_229: u32, // 24 bit(s)
    __reg_stage_9_t_229_next: u32,
    __reg_stage_5_s_258: u32, // 24 bit(s)
    __reg_stage_5_s_258_next: u32,
    __reg_stage_17_g_332: u32, // 9 bit(s)
    __reg_stage_17_g_332_next: u32,
    __reg_stage_14_g_335: u32, // 9 bit(s)
    __reg_stage_14_g_335_next: u32,
    __reg_stage_7_g_342: u32, // 9 bit(s)
    __reg_stage_7_g_342_next: u32,
    __reg_count_410: u32, // 9 bit(s)
    __reg_count_410_next: u32,
    __reg_bit_counter_412: u32, // 3 bit(s)
    __reg_bit_counter_412_next: u32,
    __reg_bus_write_5: bool, // 1 bit(s)
    __reg_bus_write_5_next: bool,
    __reg_w2_dy_mirror_122: u32, // 32 bit(s)
    __reg_w2_dy_mirror_122_next: u32,
    __reg_depth_settings_68: u32, // 2 bit(s)
    __reg_depth_settings_68_next: u32,
    __reg_refinement_stage_2_buffer_0_e_223: u32, // 32 bit(s)
    __reg_refinement_stage_2_buffer_0_e_223_next: u32,
    __reg_stage_11_r_365: u32, // 9 bit(s)
    __reg_stage_11_r_365_next: u32,
    __reg_data_421: u32, // 8 bit(s)
    __reg_data_421_next: u32,
    __reg_stage_15_last_393: bool, // 1 bit(s)
    __reg_stage_15_last_393_next: bool,
    __reg_a_dx_mirror_293: u32, // 24 bit(s)
    __reg_a_dx_mirror_293_next: u32,
    __reg_b_dy_mirror_325: u32, // 24 bit(s)
    __reg_b_dy_mirror_325_next: u32,
    __reg_stage_6_last_402: bool, // 1 bit(s)
    __reg_stage_6_last_402_next: bool,
    __reg_stage_16_b_306: u32, // 9 bit(s)
    __reg_stage_16_b_306_next: u32,
    __reg_stage_11_edge_test_108: bool, // 1 bit(s)
    __reg_stage_11_edge_test_108_next: bool,
    __reg_state_7: u32, // 3 bit(s)
    __reg_state_7_next: u32,
    __reg_stage_5_edge_test_114: bool, // 1 bit(s)
    __reg_stage_5_edge_test_114_next: bool,
    __reg_stage_14_a_278: u32, // 9 bit(s)
    __reg_stage_14_a_278_next: u32,
    __reg_g_dx_351: u32, // 24 bit(s)
    __reg_g_dx_351_next: u32,
    __reg_s_dx_265: u32, // 32 bit(s)
    __reg_s_dx_265_next: u32,
    __reg_stage_6_b_316: u32, // 9 bit(s)
    __reg_stage_6_b_316_next: u32,
    __reg_w0_dy_137: u32, // 32 bit(s)
    __reg_w0_dy_137_next: u32,
    __reg_stage_18_valid_143: bool, // 1 bit(s)
    __reg_stage_18_valid_143_next: bool,
    __reg_stage_5_r_371: u32, // 9 bit(s)
    __reg_stage_5_r_371_next: u32,
    __reg_w1_dy_130: u32, // 32 bit(s)
    __reg_w1_dy_130_next: u32,
    __reg_stage_5_valid_156: bool, // 1 bit(s)
    __reg_stage_5_valid_156_next: bool,
    __reg_stage_8_r_368: u32, // 9 bit(s)
    __reg_stage_8_r_368_next: u32,
    __reg_blend_settings_299: u32, // 4 bit(s)
    __reg_blend_settings_299_next: u32,
    __reg_stage_14_r_362: u32, // 9 bit(s)
    __reg_stage_14_r_362_next: u32,
    __reg_stage_12_t_226: u32, // 24 bit(s)
    __reg_stage_12_t_226_next: u32,
    __reg_stage_2_r_374: u32, // 9 bit(s)
    __reg_stage_2_r_374_next: u32,
    __reg_cycle_counter_441: u64, // 64 bit(s)
    __reg_cycle_counter_441_next: u64,
    __reg_stage_11_s_252: u32, // 24 bit(s)
    __reg_stage_11_s_252_next: u32,
    __reg_state_446: u32, // 2 bit(s)
    __reg_state_446_next: u32,
    __reg_stage_7_z_84: u32, // 16 bit(s)
    __reg_stage_7_z_84_next: u32,
    __reg_stage_16_z_75: u32, // 16 bit(s)
    __reg_stage_16_z_75_next: u32,
    __reg_stage_13_z_78: u32, // 16 bit(s)
    __reg_stage_13_z_78_next: u32,
    __reg_stage_14_edge_test_105: bool, // 1 bit(s)
    __reg_stage_14_edge_test_105_next: bool,
    __reg_stage_9_b_313: u32, // 9 bit(s)
    __reg_stage_9_b_313_next: u32,
    __reg_stage_4_t_234: u32, // 24 bit(s)
    __reg_stage_4_t_234_next: u32,
    __reg_stage_15_r_361: u32, // 9 bit(s)
    __reg_stage_15_r_361_next: u32,
    __reg_mem_read_addr_44: u32, // 5 bit(s)
    __reg_mem_read_addr_44_next: u32,
    __reg_stage_6_s_257: u32, // 24 bit(s)
    __reg_stage_6_s_257_next: u32,
    __reg_stage_2_a_290: u32, // 9 bit(s)
    __reg_stage_2_a_290_next: u32,
    __reg_stage_18_edge_test_101: bool, // 1 bit(s)
    __reg_stage_18_edge_test_101_next: bool,
    __reg_tick_counter_427: u32, // 32 bit(s)
    __reg_tick_counter_427_next: u32,
    __reg_count_26: u32, // 6 bit(s)
    __reg_count_26_next: u32,
    __reg_stage_8_edge_test_111: bool, // 1 bit(s)
    __reg_stage_8_edge_test_111_next: bool,
    __reg_w_inverse_dy_mirror_189: u32, // 32 bit(s)
    __reg_w_inverse_dy_mirror_189_next: u32,
    __reg_stage_16_t_fract_170: u32, // 5 bit(s)
    __reg_stage_16_t_fract_170_next: u32,
    __reg_stage_10_t_228: u32, // 24 bit(s)
    __reg_stage_10_t_228_next: u32,
    __reg_state_418: u32, // 2 bit(s)
    __reg_state_418_next: u32,
    __reg_stage_19_z_72: u32, // 16 bit(s)
    __reg_stage_19_z_72_next: u32,
    __reg_g_dx_mirror_350: u32, // 24 bit(s)
    __reg_g_dx_mirror_350_next: u32,
    __reg_shift_stage_shr_173: u32, // 5 bit(s)
    __reg_shift_stage_shr_173_next: u32,
    __reg_count_11: u32, // 6 bit(s)
    __reg_count_11_next: u32,
    __reg_stage_11_valid_150: bool, // 1 bit(s)
    __reg_stage_11_valid_150_next: bool,
    __reg_stage_7_a_285: u32, // 9 bit(s)
    __reg_stage_7_a_285_next: u32,
    __reg_stage_14_tile_addr_52: u32, // 8 bit(s)
    __reg_stage_14_tile_addr_52_next: u32,
    __reg_stage_21_valid_140: bool, // 1 bit(s)
    __reg_stage_21_valid_140_next: bool,
    __reg_tick_counter_420: u32, // 32 bit(s)
    __reg_tick_counter_420_next: u32,
    __reg_refinement_stage_3_buffer_0_prev_q_195: u32, // 32 bit(s)
    __reg_refinement_stage_3_buffer_0_prev_q_195_next: u32,
    __reg_stage_15_s_248: u64, // 56 bit(s)
    __reg_stage_15_s_248_next: u64,
    __reg_stage_17_t_fract_169: u32, // 5 bit(s)
    __reg_stage_17_t_fract_169_next: u32,
    __reg_w0_dx_135: u32, // 32 bit(s)
    __reg_w0_dx_135_next: u32,
    __reg_stage_8_tile_addr_58: u32, // 8 bit(s)
    __reg_stage_8_tile_addr_58_next: u32,
    __reg_stage_8_z_83: u32, // 16 bit(s)
    __reg_stage_8_z_83_next: u32,
    __reg_r_row_381: u32, // 24 bit(s)
    __reg_r_row_381_next: u32,
    __reg_stage_12_tile_addr_54: u32, // 8 bit(s)
    __reg_stage_12_tile_addr_54_next: u32,
    __reg_fifo_read_data_valid_10: bool, // 1 bit(s)
    __reg_fifo_read_data_valid_10_next: bool,
    __reg_reg_bus_read_data_valid_29: bool, // 1 bit(s)
    __reg_reg_bus_read_data_valid_29_next: bool,
    __reg_shift_stage_q_193: u32, // 32 bit(s)
    __reg_shift_stage_q_193_next: u32,
    __reg_mem_write_addr_41: u32, // 5 bit(s)
    __reg_mem_write_addr_41_next: u32,
    __reg_refinement_stage_0_buffer_1_shr_183: u32, // 5 bit(s)
    __reg_refinement_stage_0_buffer_1_shr_183_next: u32,
    __reg_stage_13_valid_148: bool, // 1 bit(s)
    __reg_stage_13_valid_148_next: bool,
    __reg_bus_write_byte_enable_40: u32, // 4 bit(s)
    __reg_bus_write_byte_enable_40_next: u32,
    __reg_fifo_read_data_valid_8: bool, // 1 bit(s)
    __reg_fifo_read_data_valid_8_next: bool,
    __reg_stage_18_texel_168: u32, // 32 bit(s)
    __reg_stage_18_texel_168_next: u32,
    __reg_stage_17_b_305: u32, // 9 bit(s)
    __reg_stage_17_b_305_next: u32,
    __reg_stage_3_t_235: u32, // 24 bit(s)
    __reg_stage_3_t_235_next: u32,
    __reg_stage_10_a_282: u32, // 9 bit(s)
    __reg_stage_10_a_282_next: u32,
    __reg_stage_21_last_387: bool, // 1 bit(s)
    __reg_stage_21_last_387_next: bool,
    __reg_stage_10_g_339: u32, // 9 bit(s)
    __reg_stage_10_g_339_next: u32,
    __reg_refinement_stage_0_shr_185: u32, // 5 bit(s)
    __reg_refinement_stage_0_shr_185_next: u32,
    __reg_mem_write_addr_436: u32, // 5 bit(s)
    __reg_mem_write_addr_436_next: u32,
    __reg_stage_5_t_233: u32, // 24 bit(s)
    __reg_stage_5_t_233_next: u32,
    __reg_stage_3_last_405: bool, // 1 bit(s)
    __reg_stage_3_last_405_next: bool,
    __reg_bit_counter_426: u32, // 3 bit(s)
    __reg_bit_counter_426_next: u32,
    __reg_replica_data_fifo_select_438: u32, // 4 bit(s)
    __reg_replica_data_fifo_select_438_next: u32,
    __reg_mem_read_addr_409: u32, // 5 bit(s)
    __reg_mem_read_addr_409_next: u32,
    __reg_stage_11_a_281: u32, // 9 bit(s)
    __reg_stage_11_a_281_next: u32,
    __reg_refinement_stage_3_q_196: u32, // 32 bit(s)
    __reg_refinement_stage_3_q_196_next: u32,
    __reg_mem_write_addr_162: u32, // 5 bit(s)
    __reg_mem_write_addr_162_next: u32,
    __reg_refinement_stage_3_shr_176: u32, // 5 bit(s)
    __reg_refinement_stage_3_shr_176_next: u32,
    __reg_instructions_retired_counter_440: u64, // 64 bit(s)
    __reg_instructions_retired_counter_440_next: u64,
    __reg_stage_20_g_329: u32, // 9 bit(s)
    __reg_stage_20_g_329_next: u32,
    __reg_stage_17_a_275: u32, // 9 bit(s)
    __reg_stage_17_a_275_next: u32,
    __reg_stage_13_a_279: u32, // 9 bit(s)
    __reg_stage_13_a_279_next: u32,
    __reg_stage_7_tile_addr_59: u32, // 8 bit(s)
    __reg_stage_7_tile_addr_59_next: u32,
    __reg_stage_10_b_312: u32, // 9 bit(s)
    __reg_stage_10_b_312_next: u32,
    __reg_stage_15_g_334: u32, // 9 bit(s)
    __reg_stage_15_g_334_next: u32,
    __reg_refinement_stage_3_buffer_0_q_220: u32, // 32 bit(s)
    __reg_refinement_stage_3_buffer_0_q_220_next: u32,
    __reg_a_dy_296: u32, // 24 bit(s)
    __reg_a_dy_296_next: u32,
    __reg_t_dx_mirror_239: u32, // 32 bit(s)
    __reg_t_dx_mirror_239_next: u32,
    __reg_stage_4_edge_test_115: bool, // 1 bit(s)
    __reg_stage_4_edge_test_115_next: bool,
    __reg_stage_4_b_318: u32, // 9 bit(s)
    __reg_stage_4_b_318_next: u32,
    __reg_stage_18_b_304: u32, // 9 bit(s)
    __reg_stage_18_b_304_next: u32,
    __reg_g_dy_mirror_352: u32, // 24 bit(s)
    __reg_g_dy_mirror_352_next: u32,
    __reg_wait_counter_413: u32, // 2 bit(s)
    __reg_wait_counter_413_next: u32,
    __reg_mem_write_addr_384: u32, // 5 bit(s)
    __reg_mem_write_addr_384_next: u32,
    __reg_w1_min_132: u32, // 32 bit(s)
    __reg_w1_min_132_next: u32,
    __reg_stage_11_tile_addr_55: u32, // 8 bit(s)
    __reg_stage_11_tile_addr_55_next: u32,
    __reg_mem_read_addr_39: u32, // 5 bit(s)
    __reg_mem_read_addr_39_next: u32,
    __reg_refinement_stage_2_e_216: u32, // 32 bit(s)
    __reg_refinement_stage_2_e_216_next: u32,
    __reg_stage_12_r_364: u32, // 9 bit(s)
    __reg_stage_12_r_364_next: u32,
    __reg_w0_133: u32, // 32 bit(s)
    __reg_w0_133_next: u32,
    __reg_stage_17_lower_273: u32, // 32 bit(s)
    __reg_stage_17_lower_273_next: u32,
    __reg_refinement_stage_1_buffer_0_prev_q_201: u32, // 32 bit(s)
    __reg_refinement_stage_1_buffer_0_prev_q_201_next: u32,
    __reg_refinement_stage_3_buffer_1_q_219: u32, // 32 bit(s)
    __reg_refinement_stage_3_buffer_1_q_219_next: u32,
    __reg_stage_7_edge_test_112: bool, // 1 bit(s)
    __reg_stage_7_edge_test_112_next: bool,
    __reg_stage_3_b_319: u32, // 9 bit(s)
    __reg_stage_3_b_319_next: u32,
    __reg_stage_3_edge_test_116: bool, // 1 bit(s)
    __reg_stage_3_edge_test_116_next: bool,
    __reg_refinement_stage_2_buffer_0_shr_178: u32, // 5 bit(s)
    __reg_refinement_stage_2_buffer_0_shr_178_next: u32,
    __reg_stage_11_last_397: bool, // 1 bit(s)
    __reg_stage_11_last_397_next: bool,
    __reg_b_row_327: u32, // 24 bit(s)
    __reg_b_row_327_next: u32,
    __reg_boot_rom_bus_read_data_valid_37: bool, // 1 bit(s)
    __reg_boot_rom_bus_read_data_valid_37_next: bool,
    __reg_g_dy_353: u32, // 24 bit(s)
    __reg_g_dy_353_next: u32,
    __reg_stage_18_r_358: u32, // 9 bit(s)
    __reg_stage_18_r_358_next: u32,
    __reg_stage_16_r_360: u32, // 9 bit(s)
    __reg_stage_16_r_360_next: u32,
    __reg_bus_enable_6: bool, // 1 bit(s)
    __reg_bus_enable_6_next: bool,
    __reg_stage_7_valid_154: bool, // 1 bit(s)
    __reg_stage_7_valid_154_next: bool,
    __reg_stage_7_b_315: u32, // 9 bit(s)
    __reg_stage_7_b_315_next: u32,
    __reg_mem_read_addr_423: u32, // 8 bit(s)
    __reg_mem_read_addr_423_next: u32,
    __reg_stage_9_valid_152: bool, // 1 bit(s)
    __reg_stage_9_valid_152_next: bool,
    __reg_refinement_stage_3_buffer_1_prev_q_194: u32, // 32 bit(s)
    __reg_refinement_stage_3_buffer_1_prev_q_194_next: u32,
    __reg_leds_0: u32, // 8 bit(s)
    __reg_leds_0_next: u32,
    __reg_stage_20_valid_141: bool, // 1 bit(s)
    __reg_stage_20_valid_141_next: bool,
    __reg_stage_7_last_401: bool, // 1 bit(s)
    __reg_stage_7_last_401_next: bool,
    __reg_stage_2_tile_addr_64: u32, // 8 bit(s)
    __reg_stage_2_tile_addr_64_next: u32,
    __reg_stage_17_valid_144: bool, // 1 bit(s)
    __reg_stage_17_valid_144_next: bool,
    __reg_stage_2_g_347: u32, // 9 bit(s)
    __reg_stage_2_g_347_next: u32,
    __reg_r_dy_mirror_379: u32, // 24 bit(s)
    __reg_r_dy_mirror_379_next: u32,
    __reg_b_dx_mirror_323: u32, // 24 bit(s)
    __reg_b_dx_mirror_323_next: u32,
    __reg_stage_8_last_400: bool, // 1 bit(s)
    __reg_stage_8_last_400_next: bool,
    __reg_stage_20_r_356: u32, // 9 bit(s)
    __reg_stage_20_r_356_next: u32,
    __reg_stage_19_last_389: bool, // 1 bit(s)
    __reg_stage_19_last_389_next: bool,
    __reg_refinement_stage_0_buffer_0_e_213: u32, // 32 bit(s)
    __reg_refinement_stage_0_buffer_0_e_213_next: u32,
    __reg_stage_10_tile_addr_56: u32, // 8 bit(s)
    __reg_stage_10_tile_addr_56_next: u32,
    __reg_depth_buffer_bus_read_data_valid_24: bool, // 1 bit(s)
    __reg_depth_buffer_bus_read_data_valid_24_next: bool,
    __reg_stage_17_tile_addr_49: u32, // 8 bit(s)
    __reg_stage_17_tile_addr_49_next: u32,
    __reg_mem_write_addr_38: u32, // 5 bit(s)
    __reg_mem_write_addr_38_next: u32,
    __reg_mem_read_addr_42: u32, // 5 bit(s)
    __reg_mem_read_addr_42_next: u32,
    __reg_stage_9_edge_test_110: bool, // 1 bit(s)
    __reg_stage_9_edge_test_110_next: bool,
    __reg_stage_12_b_310: u32, // 9 bit(s)
    __reg_stage_12_b_310_next: u32,
    __reg_data_valid_411: bool, // 1 bit(s)
    __reg_data_valid_411_next: bool,
    __reg_refinement_stage_1_buffer_1_prev_q_200: u32, // 32 bit(s)
    __reg_refinement_stage_1_buffer_1_prev_q_200_next: u32,
    __reg_stage_7_r_369: u32, // 9 bit(s)
    __reg_stage_7_r_369_next: u32,
    __reg_stage_5_z_86: u32, // 16 bit(s)
    __reg_stage_5_z_86_next: u32,
    __reg_count_15: u32, // 6 bit(s)
    __reg_count_15_next: u32,
    __reg_mem_read_addr_433: u32, // 5 bit(s)
    __reg_mem_read_addr_433_next: u32,
    __reg_refinement_stage_0_buffer_1_e_212: u32, // 32 bit(s)
    __reg_refinement_stage_0_buffer_1_e_212_next: u32,
    __reg_stage_4_valid_157: bool, // 1 bit(s)
    __reg_stage_4_valid_157_next: bool,
    __reg_tick_counter_448: u32, // 32 bit(s)
    __reg_tick_counter_448_next: u32,
    __reg_w_inverse_min_192: u32, // 32 bit(s)
    __reg_w_inverse_min_192_next: u32,
    __reg_color_buffer_bus_read_data_valid_27: bool, // 1 bit(s)
    __reg_color_buffer_bus_read_data_valid_27_next: bool,
    __reg_refinement_stage_1_buffer_1_q_209: u32, // 32 bit(s)
    __reg_refinement_stage_1_buffer_1_q_209_next: u32,
    __reg_stage_1_edge_test_118: bool, // 1 bit(s)
    __reg_stage_1_edge_test_118_next: bool,
    __reg_stage_1_g_348: u32, // 9 bit(s)
    __reg_stage_1_g_348_next: u32,
    __reg_r_min_382: u32, // 24 bit(s)
    __reg_r_min_382_next: u32,
    __reg_stage_11_g_338: u32, // 9 bit(s)
    __reg_stage_11_g_338_next: u32,
    __reg_count_28: u32, // 6 bit(s)
    __reg_count_28_next: u32,
    __reg_stage_1_a_291: u32, // 9 bit(s)
    __reg_stage_1_a_291_next: u32,
    __reg_count_32: u32, // 6 bit(s)
    __reg_count_32_next: u32,
    __reg_stage_16_edge_test_103: bool, // 1 bit(s)
    __reg_stage_16_edge_test_103_next: bool,
    __reg_count_9: u32, // 6 bit(s)
    __reg_count_9_next: u32,
    __reg_stage_20_edge_test_99: bool, // 1 bit(s)
    __reg_stage_20_edge_test_99_next: bool,
    __reg_w_inverse_row_191: u32, // 32 bit(s)
    __reg_w_inverse_row_191_next: u32,
    __reg_stage_14_t_224: u32, // 24 bit(s)
    __reg_stage_14_t_224_next: u32,
    __reg_stage_21_color_165: u32, // 32 bit(s)
    __reg_stage_21_color_165_next: u32,
    __reg_bit_counter_417: u32, // 3 bit(s)
    __reg_bit_counter_417_next: u32,
    __reg_bus_read_data_valid_31: bool, // 1 bit(s)
    __reg_bus_read_data_valid_31_next: bool,
    __reg_stage_9_tile_addr_57: u32, // 8 bit(s)
    __reg_stage_9_tile_addr_57_next: u32,
    __reg_mem_write_addr_18: u32, // 5 bit(s)
    __reg_mem_write_addr_18_next: u32,

    // Mems
    color_buffer_element_1_37: Box<[u32]>, // 32 bit elements
    color_buffer_element_1_37_read_port_0_address: u32,
    color_buffer_element_1_37_read_port_0_enable: bool,
    color_buffer_element_1_37_read_port_0_value: u32,
    color_buffer_element_1_37_write_port_address: u32,
    color_buffer_element_1_37_write_port_value: u32,
    color_buffer_element_1_37_write_port_enable: bool,
    program_ram_mem_element_3_48: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_3_48_read_port_0_address: u32,
    program_ram_mem_element_3_48_read_port_0_enable: bool,
    program_ram_mem_element_3_48_read_port_0_value: u32,
    program_ram_mem_element_3_48_write_port_address: u32,
    program_ram_mem_element_3_48_write_port_value: u32,
    program_ram_mem_element_3_48_write_port_enable: bool,
    ddr3_mem_element_11_15: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_11_15_read_port_0_address: u32,
    ddr3_mem_element_11_15_read_port_0_enable: bool,
    ddr3_mem_element_11_15_read_port_0_value: u32,
    ddr3_mem_element_11_15_write_port_address: u32,
    ddr3_mem_element_11_15_write_port_value: u32,
    ddr3_mem_element_11_15_write_port_enable: bool,
    program_ram_mem_element_6_51: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_6_51_read_port_0_address: u32,
    program_ram_mem_element_6_51_read_port_0_enable: bool,
    program_ram_mem_element_6_51_read_port_0_value: u32,
    program_ram_mem_element_6_51_write_port_address: u32,
    program_ram_mem_element_6_51_write_port_value: u32,
    program_ram_mem_element_6_51_write_port_enable: bool,
    program_ram_mem_element_13_58: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_13_58_read_port_0_address: u32,
    program_ram_mem_element_13_58_read_port_0_enable: bool,
    program_ram_mem_element_13_58_read_port_0_value: u32,
    program_ram_mem_element_13_58_write_port_address: u32,
    program_ram_mem_element_13_58_write_port_value: u32,
    program_ram_mem_element_13_58_write_port_enable: bool,
    register_file_0: Box<[u32]>, // 32 bit elements
    register_file_0_read_port_0_address: u32,
    register_file_0_read_port_0_enable: bool,
    register_file_0_read_port_0_value: u32,
    register_file_0_read_port_1_address: u32,
    register_file_0_read_port_1_enable: bool,
    register_file_0_read_port_1_value: u32,
    register_file_0_write_port_address: u32,
    register_file_0_write_port_value: u32,
    register_file_0_write_port_enable: bool,
    ddr3_mem_element_4_8: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_4_8_read_port_0_address: u32,
    ddr3_mem_element_4_8_read_port_0_enable: bool,
    ddr3_mem_element_4_8_read_port_0_value: u32,
    ddr3_mem_element_4_8_write_port_address: u32,
    ddr3_mem_element_4_8_write_port_value: u32,
    ddr3_mem_element_4_8_write_port_enable: bool,
    program_ram_mem_element_1_46: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_1_46_read_port_0_address: u32,
    program_ram_mem_element_1_46_read_port_0_enable: bool,
    program_ram_mem_element_1_46_read_port_0_value: u32,
    program_ram_mem_element_1_46_write_port_address: u32,
    program_ram_mem_element_1_46_write_port_value: u32,
    program_ram_mem_element_1_46_write_port_enable: bool,
    ddr3_mem_element_12_16: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_12_16_read_port_0_address: u32,
    ddr3_mem_element_12_16_read_port_0_enable: bool,
    ddr3_mem_element_12_16_read_port_0_value: u32,
    ddr3_mem_element_12_16_write_port_address: u32,
    ddr3_mem_element_12_16_write_port_value: u32,
    ddr3_mem_element_12_16_write_port_enable: bool,
    program_ram_mem_element_14_59: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_14_59_read_port_0_address: u32,
    program_ram_mem_element_14_59_read_port_0_enable: bool,
    program_ram_mem_element_14_59_read_port_0_value: u32,
    program_ram_mem_element_14_59_write_port_address: u32,
    program_ram_mem_element_14_59_write_port_value: u32,
    program_ram_mem_element_14_59_write_port_enable: bool,
    depth_buffer_element_6_29: Box<[u32]>, // 16 bit elements
    depth_buffer_element_6_29_read_port_0_address: u32,
    depth_buffer_element_6_29_read_port_0_enable: bool,
    depth_buffer_element_6_29_read_port_0_value: u32,
    depth_buffer_element_6_29_write_port_address: u32,
    depth_buffer_element_6_29_write_port_value: u32,
    depth_buffer_element_6_29_write_port_enable: bool,
    mem_43: Box<[u128]>, // 128 bit elements
    mem_43_read_port_0_address: u32,
    mem_43_read_port_0_enable: bool,
    mem_43_read_port_0_value: u128,
    mem_43_write_port_address: u32,
    mem_43_write_port_value: u128,
    mem_43_write_port_enable: bool,
    color_buffer_element_2_38: Box<[u32]>, // 32 bit elements
    color_buffer_element_2_38_read_port_0_address: u32,
    color_buffer_element_2_38_read_port_0_enable: bool,
    color_buffer_element_2_38_read_port_0_value: u32,
    color_buffer_element_2_38_write_port_address: u32,
    color_buffer_element_2_38_write_port_value: u32,
    color_buffer_element_2_38_write_port_enable: bool,
    color_buffer_element_3_39: Box<[u32]>, // 32 bit elements
    color_buffer_element_3_39_read_port_0_address: u32,
    color_buffer_element_3_39_read_port_0_enable: bool,
    color_buffer_element_3_39_read_port_0_value: u32,
    color_buffer_element_3_39_write_port_address: u32,
    color_buffer_element_3_39_write_port_value: u32,
    color_buffer_element_3_39_write_port_enable: bool,
    program_ram_mem_element_2_47: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_2_47_read_port_0_address: u32,
    program_ram_mem_element_2_47_read_port_0_enable: bool,
    program_ram_mem_element_2_47_read_port_0_value: u32,
    program_ram_mem_element_2_47_write_port_address: u32,
    program_ram_mem_element_2_47_write_port_value: u32,
    program_ram_mem_element_2_47_write_port_enable: bool,
    program_ram_mem_element_4_49: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_4_49_read_port_0_address: u32,
    program_ram_mem_element_4_49_read_port_0_enable: bool,
    program_ram_mem_element_4_49_read_port_0_value: u32,
    program_ram_mem_element_4_49_write_port_address: u32,
    program_ram_mem_element_4_49_write_port_value: u32,
    program_ram_mem_element_4_49_write_port_enable: bool,
    ddr3_mem_element_6_10: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_6_10_read_port_0_address: u32,
    ddr3_mem_element_6_10_read_port_0_enable: bool,
    ddr3_mem_element_6_10_read_port_0_value: u32,
    ddr3_mem_element_6_10_write_port_address: u32,
    ddr3_mem_element_6_10_write_port_value: u32,
    ddr3_mem_element_6_10_write_port_enable: bool,
    mem_31: Box<[u128]>, // 128 bit elements
    mem_31_read_port_0_address: u32,
    mem_31_read_port_0_enable: bool,
    mem_31_read_port_0_value: u128,
    mem_31_write_port_address: u32,
    mem_31_write_port_value: u128,
    mem_31_write_port_enable: bool,
    mem_61: Box<[u128]>, // 128 bit elements
    mem_61_read_port_0_address: u32,
    mem_61_read_port_0_enable: bool,
    mem_61_read_port_0_value: u128,
    mem_61_write_port_address: u32,
    mem_61_write_port_value: u128,
    mem_61_write_port_enable: bool,
    mem_40: Box<[u128]>, // 128 bit elements
    mem_40_read_port_0_address: u32,
    mem_40_read_port_0_enable: bool,
    mem_40_read_port_0_value: u128,
    mem_40_write_port_address: u32,
    mem_40_write_port_value: u128,
    mem_40_write_port_enable: bool,
    tex_buffer2_34: Box<[u32]>, // 32 bit elements
    tex_buffer2_34_read_port_0_address: u32,
    tex_buffer2_34_read_port_0_enable: bool,
    tex_buffer2_34_read_port_0_value: u32,
    tex_buffer2_34_write_port_address: u32,
    tex_buffer2_34_write_port_value: u32,
    tex_buffer2_34_write_port_enable: bool,
    depth_buffer_element_7_30: Box<[u32]>, // 16 bit elements
    depth_buffer_element_7_30_read_port_0_address: u32,
    depth_buffer_element_7_30_read_port_0_enable: bool,
    depth_buffer_element_7_30_read_port_0_value: u32,
    depth_buffer_element_7_30_write_port_address: u32,
    depth_buffer_element_7_30_write_port_value: u32,
    depth_buffer_element_7_30_write_port_enable: bool,
    mem_22: Box<[u128]>, // 128 bit elements
    mem_22_read_port_0_address: u32,
    mem_22_read_port_0_enable: bool,
    mem_22_read_port_0_value: u128,
    mem_22_write_port_address: u32,
    mem_22_write_port_value: u128,
    mem_22_write_port_enable: bool,
    depth_buffer_element_3_26: Box<[u32]>, // 16 bit elements
    depth_buffer_element_3_26_read_port_0_address: u32,
    depth_buffer_element_3_26_read_port_0_enable: bool,
    depth_buffer_element_3_26_read_port_0_value: u32,
    depth_buffer_element_3_26_write_port_address: u32,
    depth_buffer_element_3_26_write_port_value: u32,
    depth_buffer_element_3_26_write_port_enable: bool,
    mem_20: Box<[u128]>, // 128 bit elements
    mem_20_read_port_0_address: u32,
    mem_20_read_port_0_enable: bool,
    mem_20_read_port_0_value: u128,
    mem_20_write_port_address: u32,
    mem_20_write_port_value: u128,
    mem_20_write_port_enable: bool,
    mem_44: Box<[u128]>, // 128 bit elements
    mem_44_read_port_0_address: u32,
    mem_44_read_port_0_enable: bool,
    mem_44_read_port_0_value: u128,
    mem_44_write_port_address: u32,
    mem_44_write_port_value: u128,
    mem_44_write_port_enable: bool,
    program_ram_mem_element_0_45: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_0_45_read_port_0_address: u32,
    program_ram_mem_element_0_45_read_port_0_enable: bool,
    program_ram_mem_element_0_45_read_port_0_value: u32,
    program_ram_mem_element_0_45_write_port_address: u32,
    program_ram_mem_element_0_45_write_port_value: u32,
    program_ram_mem_element_0_45_write_port_enable: bool,
    program_ram_mem_element_7_52: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_7_52_read_port_0_address: u32,
    program_ram_mem_element_7_52_read_port_0_enable: bool,
    program_ram_mem_element_7_52_read_port_0_value: u32,
    program_ram_mem_element_7_52_write_port_address: u32,
    program_ram_mem_element_7_52_write_port_value: u32,
    program_ram_mem_element_7_52_write_port_enable: bool,
    program_ram_mem_element_9_54: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_9_54_read_port_0_address: u32,
    program_ram_mem_element_9_54_read_port_0_enable: bool,
    program_ram_mem_element_9_54_read_port_0_value: u32,
    program_ram_mem_element_9_54_write_port_address: u32,
    program_ram_mem_element_9_54_write_port_value: u32,
    program_ram_mem_element_9_54_write_port_enable: bool,
    mem_2: Box<[u32]>, // 4 bit elements
    mem_2_read_port_0_address: u32,
    mem_2_read_port_0_enable: bool,
    mem_2_read_port_0_value: u32,
    mem_2_write_port_address: u32,
    mem_2_write_port_value: u32,
    mem_2_write_port_enable: bool,
    depth_buffer_element_4_27: Box<[u32]>, // 16 bit elements
    depth_buffer_element_4_27_read_port_0_address: u32,
    depth_buffer_element_4_27_read_port_0_enable: bool,
    depth_buffer_element_4_27_read_port_0_value: u32,
    depth_buffer_element_4_27_write_port_address: u32,
    depth_buffer_element_4_27_write_port_value: u32,
    depth_buffer_element_4_27_write_port_enable: bool,
    ddr3_mem_element_10_14: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_10_14_read_port_0_address: u32,
    ddr3_mem_element_10_14_read_port_0_enable: bool,
    ddr3_mem_element_10_14_read_port_0_value: u32,
    ddr3_mem_element_10_14_write_port_address: u32,
    ddr3_mem_element_10_14_write_port_value: u32,
    ddr3_mem_element_10_14_write_port_enable: bool,
    mem_1: Box<[u128]>, // 128 bit elements
    mem_1_read_port_0_address: u32,
    mem_1_read_port_0_enable: bool,
    mem_1_read_port_0_value: u128,
    mem_1_write_port_address: u32,
    mem_1_write_port_value: u128,
    mem_1_write_port_enable: bool,
    mem_41: Box<[u128]>, // 128 bit elements
    mem_41_read_port_0_address: u32,
    mem_41_read_port_0_enable: bool,
    mem_41_read_port_0_value: u128,
    mem_41_write_port_address: u32,
    mem_41_write_port_value: u128,
    mem_41_write_port_enable: bool,
    mem_21: Box<[u128]>, // 128 bit elements
    mem_21_read_port_0_address: u32,
    mem_21_read_port_0_enable: bool,
    mem_21_read_port_0_value: u128,
    mem_21_write_port_address: u32,
    mem_21_write_port_value: u128,
    mem_21_write_port_enable: bool,
    program_ram_mem_element_5_50: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_5_50_read_port_0_address: u32,
    program_ram_mem_element_5_50_read_port_0_enable: bool,
    program_ram_mem_element_5_50_read_port_0_value: u32,
    program_ram_mem_element_5_50_write_port_address: u32,
    program_ram_mem_element_5_50_write_port_value: u32,
    program_ram_mem_element_5_50_write_port_enable: bool,
    program_ram_mem_element_10_55: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_10_55_read_port_0_address: u32,
    program_ram_mem_element_10_55_read_port_0_enable: bool,
    program_ram_mem_element_10_55_read_port_0_value: u32,
    program_ram_mem_element_10_55_write_port_address: u32,
    program_ram_mem_element_10_55_write_port_value: u32,
    program_ram_mem_element_10_55_write_port_enable: bool,
    program_ram_mem_element_12_57: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_12_57_read_port_0_address: u32,
    program_ram_mem_element_12_57_read_port_0_enable: bool,
    program_ram_mem_element_12_57_read_port_0_value: u32,
    program_ram_mem_element_12_57_write_port_address: u32,
    program_ram_mem_element_12_57_write_port_value: u32,
    program_ram_mem_element_12_57_write_port_enable: bool,
    program_ram_mem_element_8_53: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_8_53_read_port_0_address: u32,
    program_ram_mem_element_8_53_read_port_0_enable: bool,
    program_ram_mem_element_8_53_read_port_0_value: u32,
    program_ram_mem_element_8_53_write_port_address: u32,
    program_ram_mem_element_8_53_write_port_value: u32,
    program_ram_mem_element_8_53_write_port_enable: bool,
    ddr3_mem_element_3_7: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_3_7_read_port_0_address: u32,
    ddr3_mem_element_3_7_read_port_0_enable: bool,
    ddr3_mem_element_3_7_read_port_0_value: u32,
    ddr3_mem_element_3_7_write_port_address: u32,
    ddr3_mem_element_3_7_write_port_value: u32,
    ddr3_mem_element_3_7_write_port_enable: bool,
    ddr3_mem_element_0_4: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_0_4_read_port_0_address: u32,
    ddr3_mem_element_0_4_read_port_0_enable: bool,
    ddr3_mem_element_0_4_read_port_0_value: u32,
    ddr3_mem_element_0_4_write_port_address: u32,
    ddr3_mem_element_0_4_write_port_value: u32,
    ddr3_mem_element_0_4_write_port_enable: bool,
    tex_buffer0_36: Box<[u32]>, // 32 bit elements
    tex_buffer0_36_read_port_0_address: u32,
    tex_buffer0_36_read_port_0_enable: bool,
    tex_buffer0_36_read_port_0_value: u32,
    tex_buffer0_36_write_port_address: u32,
    tex_buffer0_36_write_port_value: u32,
    tex_buffer0_36_write_port_enable: bool,
    depth_buffer_element_0_23: Box<[u32]>, // 16 bit elements
    depth_buffer_element_0_23_read_port_0_address: u32,
    depth_buffer_element_0_23_read_port_0_enable: bool,
    depth_buffer_element_0_23_read_port_0_value: u32,
    depth_buffer_element_0_23_write_port_address: u32,
    depth_buffer_element_0_23_write_port_value: u32,
    depth_buffer_element_0_23_write_port_enable: bool,
    tex_buffer3_33: Box<[u32]>, // 32 bit elements
    tex_buffer3_33_read_port_0_address: u32,
    tex_buffer3_33_read_port_0_enable: bool,
    tex_buffer3_33_read_port_0_value: u32,
    tex_buffer3_33_write_port_address: u32,
    tex_buffer3_33_write_port_value: u32,
    tex_buffer3_33_write_port_enable: bool,
    mem_3: Box<[u32]>, // 4 bit elements
    mem_3_read_port_0_address: u32,
    mem_3_read_port_0_enable: bool,
    mem_3_read_port_0_value: u32,
    mem_3_write_port_address: u32,
    mem_3_write_port_value: u32,
    mem_3_write_port_enable: bool,
    ddr3_mem_element_8_12: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_8_12_read_port_0_address: u32,
    ddr3_mem_element_8_12_read_port_0_enable: bool,
    ddr3_mem_element_8_12_read_port_0_value: u32,
    ddr3_mem_element_8_12_write_port_address: u32,
    ddr3_mem_element_8_12_write_port_value: u32,
    ddr3_mem_element_8_12_write_port_enable: bool,
    tex_buffer1_35: Box<[u32]>, // 32 bit elements
    tex_buffer1_35_read_port_0_address: u32,
    tex_buffer1_35_read_port_0_enable: bool,
    tex_buffer1_35_read_port_0_value: u32,
    tex_buffer1_35_write_port_address: u32,
    tex_buffer1_35_write_port_value: u32,
    tex_buffer1_35_write_port_enable: bool,
    mem_42: Box<[u32]>, // 8 bit elements
    mem_42_read_port_0_address: u32,
    mem_42_read_port_0_enable: bool,
    mem_42_read_port_0_value: u32,
    mem_42_write_port_address: u32,
    mem_42_write_port_value: u32,
    mem_42_write_port_enable: bool,
    ddr3_mem_element_9_13: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_9_13_read_port_0_address: u32,
    ddr3_mem_element_9_13_read_port_0_enable: bool,
    ddr3_mem_element_9_13_read_port_0_value: u32,
    ddr3_mem_element_9_13_write_port_address: u32,
    ddr3_mem_element_9_13_write_port_value: u32,
    ddr3_mem_element_9_13_write_port_enable: bool,
    boot_rom_62: Box<[u128]>, // 128 bit elements
    boot_rom_62_read_port_0_address: u32,
    boot_rom_62_read_port_0_enable: bool,
    boot_rom_62_read_port_0_value: u128,
    depth_buffer_element_5_28: Box<[u32]>, // 16 bit elements
    depth_buffer_element_5_28_read_port_0_address: u32,
    depth_buffer_element_5_28_read_port_0_enable: bool,
    depth_buffer_element_5_28_read_port_0_value: u32,
    depth_buffer_element_5_28_write_port_address: u32,
    depth_buffer_element_5_28_write_port_value: u32,
    depth_buffer_element_5_28_write_port_enable: bool,
    ddr3_mem_element_13_17: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_13_17_read_port_0_address: u32,
    ddr3_mem_element_13_17_read_port_0_enable: bool,
    ddr3_mem_element_13_17_read_port_0_value: u32,
    ddr3_mem_element_13_17_write_port_address: u32,
    ddr3_mem_element_13_17_write_port_value: u32,
    ddr3_mem_element_13_17_write_port_enable: bool,
    ddr3_mem_element_5_9: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_5_9_read_port_0_address: u32,
    ddr3_mem_element_5_9_read_port_0_enable: bool,
    ddr3_mem_element_5_9_read_port_0_value: u32,
    ddr3_mem_element_5_9_write_port_address: u32,
    ddr3_mem_element_5_9_write_port_value: u32,
    ddr3_mem_element_5_9_write_port_enable: bool,
    color_buffer_element_0_32: Box<[u32]>, // 32 bit elements
    color_buffer_element_0_32_read_port_0_address: u32,
    color_buffer_element_0_32_read_port_0_enable: bool,
    color_buffer_element_0_32_read_port_0_value: u32,
    color_buffer_element_0_32_write_port_address: u32,
    color_buffer_element_0_32_write_port_value: u32,
    color_buffer_element_0_32_write_port_enable: bool,
    ddr3_mem_element_14_18: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_14_18_read_port_0_address: u32,
    ddr3_mem_element_14_18_read_port_0_enable: bool,
    ddr3_mem_element_14_18_read_port_0_value: u32,
    ddr3_mem_element_14_18_write_port_address: u32,
    ddr3_mem_element_14_18_write_port_value: u32,
    ddr3_mem_element_14_18_write_port_enable: bool,
    program_ram_mem_element_15_60: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_15_60_read_port_0_address: u32,
    program_ram_mem_element_15_60_read_port_0_enable: bool,
    program_ram_mem_element_15_60_read_port_0_value: u32,
    program_ram_mem_element_15_60_write_port_address: u32,
    program_ram_mem_element_15_60_write_port_value: u32,
    program_ram_mem_element_15_60_write_port_enable: bool,
    ddr3_mem_element_15_19: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_15_19_read_port_0_address: u32,
    ddr3_mem_element_15_19_read_port_0_enable: bool,
    ddr3_mem_element_15_19_read_port_0_value: u32,
    ddr3_mem_element_15_19_write_port_address: u32,
    ddr3_mem_element_15_19_write_port_value: u32,
    ddr3_mem_element_15_19_write_port_enable: bool,
    depth_buffer_element_1_24: Box<[u32]>, // 16 bit elements
    depth_buffer_element_1_24_read_port_0_address: u32,
    depth_buffer_element_1_24_read_port_0_enable: bool,
    depth_buffer_element_1_24_read_port_0_value: u32,
    depth_buffer_element_1_24_write_port_address: u32,
    depth_buffer_element_1_24_write_port_value: u32,
    depth_buffer_element_1_24_write_port_enable: bool,
    ddr3_mem_element_1_5: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_1_5_read_port_0_address: u32,
    ddr3_mem_element_1_5_read_port_0_enable: bool,
    ddr3_mem_element_1_5_read_port_0_value: u32,
    ddr3_mem_element_1_5_write_port_address: u32,
    ddr3_mem_element_1_5_write_port_value: u32,
    ddr3_mem_element_1_5_write_port_enable: bool,
    ddr3_mem_element_7_11: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_7_11_read_port_0_address: u32,
    ddr3_mem_element_7_11_read_port_0_enable: bool,
    ddr3_mem_element_7_11_read_port_0_value: u32,
    ddr3_mem_element_7_11_write_port_address: u32,
    ddr3_mem_element_7_11_write_port_value: u32,
    ddr3_mem_element_7_11_write_port_enable: bool,
    depth_buffer_element_2_25: Box<[u32]>, // 16 bit elements
    depth_buffer_element_2_25_read_port_0_address: u32,
    depth_buffer_element_2_25_read_port_0_enable: bool,
    depth_buffer_element_2_25_read_port_0_value: u32,
    depth_buffer_element_2_25_write_port_address: u32,
    depth_buffer_element_2_25_write_port_value: u32,
    depth_buffer_element_2_25_write_port_enable: bool,
    ddr3_mem_element_2_6: Box<[u32]>, // 8 bit elements
    ddr3_mem_element_2_6_read_port_0_address: u32,
    ddr3_mem_element_2_6_read_port_0_enable: bool,
    ddr3_mem_element_2_6_read_port_0_value: u32,
    ddr3_mem_element_2_6_write_port_address: u32,
    ddr3_mem_element_2_6_write_port_value: u32,
    ddr3_mem_element_2_6_write_port_enable: bool,
    program_ram_mem_element_11_56: Box<[u32]>, // 8 bit elements
    program_ram_mem_element_11_56_read_port_0_address: u32,
    program_ram_mem_element_11_56_read_port_0_enable: bool,
    program_ram_mem_element_11_56_read_port_0_value: u32,
    program_ram_mem_element_11_56_write_port_address: u32,
    program_ram_mem_element_11_56_write_port_value: u32,
    program_ram_mem_element_11_56_write_port_enable: bool,
}

#[automatically_derived]
impl Top {
    pub fn new() -> Top {
        Top {
            // Inputs
            uart_rx_data: 0, // 8 bit(s)
            uart_rx_enable: false, // 1 bit(s)
            // Outputs
            leds: 0, // 8 bit(s)
            uart_rx_ready: false, // 1 bit(s)
            uart_tx_data: 0, // 8 bit(s)
            uart_tx_data_valid: false, // 1 bit(s)

            // Regs
            __reg_mem_read_addr_163: 0, // 5 bit(s)
            __reg_mem_read_addr_163_next: 0,
            __reg_stage_16_a_276: 0, // 9 bit(s)
            __reg_stage_16_a_276_next: 0,
            __reg_w0_min_139: 0, // 32 bit(s)
            __reg_w0_min_139_next: 0,
            __reg_stage_1_tile_addr_65: 0, // 8 bit(s)
            __reg_stage_1_tile_addr_65_next: 0,
            __reg_w0_dy_mirror_136: 0, // 32 bit(s)
            __reg_w0_dy_mirror_136_next: 0,
            __reg_refinement_stage_2_buffer_1_q_214: 0, // 32 bit(s)
            __reg_refinement_stage_2_buffer_1_q_214_next: 0,
            __reg_refinement_stage_1_buffer_0_shr_181: 0, // 5 bit(s)
            __reg_refinement_stage_1_buffer_0_shr_181_next: 0,
            __reg_stage_15_edge_test_104: false, // 1 bit(s)
            __reg_stage_15_edge_test_104_next: false,
            __reg_stage_15_valid_146: false, // 1 bit(s)
            __reg_stage_15_valid_146_next: false,
            __reg_w2_row_124: 0, // 32 bit(s)
            __reg_w2_row_124_next: 0,
            __reg_refinement_stage_1_e_211: 0, // 32 bit(s)
            __reg_refinement_stage_1_e_211_next: 0,
            __reg_stage_2_last_406: false, // 1 bit(s)
            __reg_stage_2_last_406_next: false,
            __reg_stage_15_tile_addr_51: 0, // 8 bit(s)
            __reg_stage_15_tile_addr_51_next: 0,
            __reg_stage_8_g_341: 0, // 9 bit(s)
            __reg_stage_8_g_341_next: 0,
            __reg_stage_10_edge_test_109: false, // 1 bit(s)
            __reg_stage_10_edge_test_109_next: false,
            __reg_stage_2_z_89: 0, // 16 bit(s)
            __reg_stage_2_z_89_next: 0,
            __reg_stage_16_tile_addr_50: 0, // 8 bit(s)
            __reg_stage_16_tile_addr_50_next: 0,
            __reg_stage_17_one_minus_t_fract_271: 0, // 5 bit(s)
            __reg_stage_17_one_minus_t_fract_271_next: 0,
            __reg_t_dx_240: 0, // 32 bit(s)
            __reg_t_dx_240_next: 0,
            __reg_stage_1_valid_160: false, // 1 bit(s)
            __reg_stage_1_valid_160_next: false,
            __reg_t_min_244: 0, // 32 bit(s)
            __reg_t_min_244_next: 0,
            __reg_w1_row_131: 0, // 32 bit(s)
            __reg_w1_row_131_next: 0,
            __reg_stage_1_b_321: 0, // 9 bit(s)
            __reg_stage_1_b_321_next: 0,
            __reg_stage_9_last_399: false, // 1 bit(s)
            __reg_stage_9_last_399_next: false,
            __reg_stage_9_g_340: 0, // 9 bit(s)
            __reg_stage_9_g_340_next: 0,
            __reg_stage_8_b_314: 0, // 9 bit(s)
            __reg_stage_8_b_314_next: 0,
            __reg_data_buf_19: 0, // 4 bit(s)
            __reg_data_buf_19_next: 0,
            __reg_stage_20_tile_addr_46: 0, // 8 bit(s)
            __reg_stage_20_tile_addr_46_next: 0,
            __reg_stage_21_edge_test_98: false, // 1 bit(s)
            __reg_stage_21_edge_test_98_next: false,
            __reg_refinement_stage_2_q_199: 0, // 32 bit(s)
            __reg_refinement_stage_2_q_199_next: 0,
            __reg_stage_20_z_71: 0, // 16 bit(s)
            __reg_stage_20_z_71_next: 0,
            __reg_stage_5_last_403: false, // 1 bit(s)
            __reg_stage_5_last_403_next: false,
            __reg_stage_19_b_303: 0, // 9 bit(s)
            __reg_stage_19_b_303_next: 0,
            __reg_stage_14_b_308: 0, // 9 bit(s)
            __reg_stage_14_b_308_next: 0,
            __reg_stage_5_a_287: 0, // 9 bit(s)
            __reg_stage_5_a_287_next: 0,
            __reg_stage_3_s_260: 0, // 24 bit(s)
            __reg_stage_3_s_260_next: 0,
            __reg_stage_12_a_280: 0, // 9 bit(s)
            __reg_stage_12_a_280_next: 0,
            __reg_z_dy_95: 0, // 32 bit(s)
            __reg_z_dy_95_next: 0,
            __reg_z_dy_mirror_94: 0, // 32 bit(s)
            __reg_z_dy_mirror_94_next: 0,
            __reg_stage_4_last_404: false, // 1 bit(s)
            __reg_stage_4_last_404_next: false,
            __reg_stage_13_b_309: 0, // 9 bit(s)
            __reg_stage_13_b_309_next: 0,
            __reg_refinement_stage_3_buffer_0_shr_175: 0, // 5 bit(s)
            __reg_refinement_stage_3_buffer_0_shr_175_next: 0,
            __reg_replica_fifo_read_data_valid_16: false, // 1 bit(s)
            __reg_replica_fifo_read_data_valid_16_next: false,
            __reg_t_238: 0, // 32 bit(s)
            __reg_t_238_next: 0,
            __reg_stage_19_g_330: 0, // 9 bit(s)
            __reg_stage_19_g_330_next: 0,
            __reg_stage_13_tile_addr_53: 0, // 8 bit(s)
            __reg_stage_13_tile_addr_53_next: 0,
            __reg_bus_read_return_addr_424: 0, // 20 bit(s)
            __reg_bus_read_return_addr_424_next: 0,
            __reg_stage_20_b_302: 0, // 9 bit(s)
            __reg_stage_20_b_302_next: 0,
            __reg_a_row_297: 0, // 24 bit(s)
            __reg_a_row_297_next: 0,
            __reg_stage_21_tile_addr_45: 0, // 8 bit(s)
            __reg_stage_21_tile_addr_45_next: 0,
            __reg_r_dy_380: 0, // 24 bit(s)
            __reg_r_dy_380_next: 0,
            __reg_mem_read_addr_431: 0, // 5 bit(s)
            __reg_mem_read_addr_431_next: 0,
            __reg_refinement_stage_3_e_221: 0, // 32 bit(s)
            __reg_refinement_stage_3_e_221_next: 0,
            __reg_stage_14_s_249: 0, // 24 bit(s)
            __reg_stage_14_s_249_next: 0,
            __reg_stage_4_g_345: 0, // 9 bit(s)
            __reg_stage_4_g_345_next: 0,
            __reg_r_dx_378: 0, // 24 bit(s)
            __reg_r_dx_378_next: 0,
            __reg_stage_1_r_375: 0, // 9 bit(s)
            __reg_stage_1_r_375_next: 0,
            __reg_stage_4_a_288: 0, // 9 bit(s)
            __reg_stage_4_a_288_next: 0,
            __reg_stage_18_a_274: 0, // 9 bit(s)
            __reg_stage_18_a_274_next: 0,
            __reg_stage_14_valid_147: false, // 1 bit(s)
            __reg_stage_14_valid_147_next: false,
            __reg_b_dy_326: 0, // 24 bit(s)
            __reg_b_dy_326_next: 0,
            __reg_stage_1_z_90: 0, // 16 bit(s)
            __reg_stage_1_z_90_next: 0,
            __reg_refinement_stage_0_buffer_1_prev_q_203: 0, // 32 bit(s)
            __reg_refinement_stage_0_buffer_1_prev_q_203_next: 0,
            __reg_refinement_stage_0_buffer_1_q_206: 0, // 32 bit(s)
            __reg_refinement_stage_0_buffer_1_q_206_next: 0,
            __reg_stage_7_t_231: 0, // 24 bit(s)
            __reg_stage_7_t_231_next: 0,
            __reg_stage_4_r_372: 0, // 9 bit(s)
            __reg_stage_4_r_372_next: 0,
            __reg_stage_13_last_395: false, // 1 bit(s)
            __reg_stage_13_last_395_next: false,
            __reg_stage_11_t_227: 0, // 24 bit(s)
            __reg_stage_11_t_227_next: 0,
            __reg_stage_2_edge_test_117: false, // 1 bit(s)
            __reg_stage_2_edge_test_117_next: false,
            __reg_instruction_2: 0, // 32 bit(s)
            __reg_instruction_2_next: 0,
            __reg_stage_13_s_250: 0, // 24 bit(s)
            __reg_stage_13_s_250_next: 0,
            __reg_a_dy_mirror_295: 0, // 24 bit(s)
            __reg_a_dy_mirror_295_next: 0,
            __reg_program_ram_bus_read_data_valid_35: false, // 1 bit(s)
            __reg_program_ram_bus_read_data_valid_35_next: false,
            __reg_stage_3_tile_addr_63: 0, // 8 bit(s)
            __reg_stage_3_tile_addr_63_next: 0,
            __reg_stage_16_valid_145: false, // 1 bit(s)
            __reg_stage_16_valid_145_next: false,
            __reg_ddr3_interface_bus_read_data_valid_4: false, // 1 bit(s)
            __reg_ddr3_interface_bus_read_data_valid_4_next: false,
            __reg_mem_write_addr_422: 0, // 8 bit(s)
            __reg_mem_write_addr_422_next: 0,
            __reg_stage_20_prev_color_300: 0, // 32 bit(s)
            __reg_stage_20_prev_color_300_next: 0,
            __reg_refinement_stage_0_buffer_0_prev_q_204: 0, // 32 bit(s)
            __reg_refinement_stage_0_buffer_0_prev_q_204_next: 0,
            __reg_s_row_268: 0, // 32 bit(s)
            __reg_s_row_268_next: 0,
            __reg_mem_write_addr_428: 0, // 5 bit(s)
            __reg_mem_write_addr_428_next: 0,
            __reg_tx_415: false, // 1 bit(s)
            __reg_tx_415_next: false,
            __reg_mem_read_addr_20: 0, // 5 bit(s)
            __reg_mem_read_addr_20_next: 0,
            __reg_wait_counter_445: 0, // 2 bit(s)
            __reg_wait_counter_445_next: 0,
            __reg_w0_row_138: 0, // 32 bit(s)
            __reg_w0_row_138_next: 0,
            __reg_refinement_stage_2_buffer_0_q_215: 0, // 32 bit(s)
            __reg_refinement_stage_2_buffer_0_q_215_next: 0,
            __reg_mem_write_addr_432: 0, // 5 bit(s)
            __reg_mem_write_addr_432_next: 0,
            __reg_data_latch_416: 0, // 8 bit(s)
            __reg_data_latch_416_next: 0,
            __reg_t_row_243: 0, // 32 bit(s)
            __reg_t_row_243_next: 0,
            __reg_stage_16_one_minus_s_fract_270: 0, // 5 bit(s)
            __reg_stage_16_one_minus_s_fract_270_next: 0,
            __reg_refinement_stage_1_buffer_0_q_210: 0, // 32 bit(s)
            __reg_refinement_stage_1_buffer_0_q_210_next: 0,
            __reg_stage_14_w_172: 0, // 32 bit(s)
            __reg_stage_14_w_172_next: 0,
            __reg_stage_15_z_76: 0, // 16 bit(s)
            __reg_stage_15_z_76_next: 0,
            __reg_stage_6_tile_addr_60: 0, // 8 bit(s)
            __reg_stage_6_tile_addr_60_next: 0,
            __reg_s_263: 0, // 32 bit(s)
            __reg_s_263_next: 0,
            __reg_stage_6_edge_test_113: false, // 1 bit(s)
            __reg_stage_6_edge_test_113_next: false,
            __reg_w_inverse_dx_188: 0, // 32 bit(s)
            __reg_w_inverse_dx_188_next: 0,
            __reg_w2_min_125: 0, // 32 bit(s)
            __reg_w2_min_125_next: 0,
            __reg_stage_12_edge_test_107: false, // 1 bit(s)
            __reg_stage_12_edge_test_107_next: false,
            __reg_s_dx_mirror_264: 0, // 32 bit(s)
            __reg_s_dx_mirror_264_next: 0,
            __reg_stage_20_blend_dst_factor_166: 0, // 9 bit(s)
            __reg_stage_20_blend_dst_factor_166_next: 0,
            __reg_replica_fifo_read_data_valid_21: false, // 1 bit(s)
            __reg_replica_fifo_read_data_valid_21_next: false,
            __reg_stage_10_valid_151: false, // 1 bit(s)
            __reg_stage_10_valid_151_next: false,
            __reg_stage_6_a_286: 0, // 9 bit(s)
            __reg_stage_6_a_286_next: 0,
            __reg_stage_7_s_256: 0, // 24 bit(s)
            __reg_stage_7_s_256_next: 0,
            __reg_mem_read_addr_385: 0, // 5 bit(s)
            __reg_mem_read_addr_385_next: 0,
            __reg_stage_1_last_407: false, // 1 bit(s)
            __reg_stage_1_last_407_next: false,
            __reg_refinement_stage_2_shr_179: 0, // 5 bit(s)
            __reg_refinement_stage_2_shr_179_next: 0,
            __reg_texture_settings_245: false, // 1 bit(s)
            __reg_texture_settings_245_next: false,
            __reg_stage_10_s_253: 0, // 24 bit(s)
            __reg_stage_10_s_253_next: 0,
            __reg_stage_3_valid_158: false, // 1 bit(s)
            __reg_stage_3_valid_158_next: false,
            __reg_refinement_stage_3_buffer_1_shr_174: 0, // 5 bit(s)
            __reg_refinement_stage_3_buffer_1_shr_174_next: 0,
            __reg_stage_4_tile_addr_62: 0, // 8 bit(s)
            __reg_stage_4_tile_addr_62_next: 0,
            __reg_stage_17_edge_test_102: false, // 1 bit(s)
            __reg_stage_17_edge_test_102_next: false,
            __reg_data_buf_full_22: false, // 1 bit(s)
            __reg_data_buf_full_22_next: false,
            __reg_data_latch_444: 0, // 8 bit(s)
            __reg_data_latch_444_next: 0,
            __reg_w_inverse_186: 0, // 32 bit(s)
            __reg_w_inverse_186_next: 0,
            __reg_r_dx_mirror_377: 0, // 24 bit(s)
            __reg_r_dx_mirror_377_next: 0,
            __reg_stage_12_s_251: 0, // 24 bit(s)
            __reg_stage_12_s_251_next: 0,
            __reg_tile_x_66: 0, // 4 bit(s)
            __reg_tile_x_66_next: 0,
            __reg_bus_addr_14: 0, // 32 bit(s)
            __reg_bus_addr_14_next: 0,
            __reg_refinement_stage_1_shr_182: 0, // 5 bit(s)
            __reg_refinement_stage_1_shr_182_next: 0,
            __reg_stage_14_z_77: 0, // 16 bit(s)
            __reg_stage_14_z_77_next: 0,
            __reg_stage_19_a_167: 0, // 9 bit(s)
            __reg_stage_19_a_167_next: 0,
            __reg_refinement_stage_1_buffer_1_shr_180: 0, // 5 bit(s)
            __reg_refinement_stage_1_buffer_1_shr_180_next: 0,
            __reg_tile_y_67: 0, // 4 bit(s)
            __reg_tile_y_67_next: 0,
            __reg_stage_19_valid_142: false, // 1 bit(s)
            __reg_stage_19_valid_142_next: false,
            __reg_refinement_stage_0_buffer_0_q_207: 0, // 32 bit(s)
            __reg_refinement_stage_0_buffer_0_q_207_next: 0,
            __reg_stage_9_s_254: 0, // 24 bit(s)
            __reg_stage_9_s_254_next: 0,
            __reg_stage_6_g_343: 0, // 9 bit(s)
            __reg_stage_6_g_343_next: 0,
            __reg_refinement_stage_1_q_202: 0, // 32 bit(s)
            __reg_refinement_stage_1_q_202_next: 0,
            __reg_state_414: 0, // 2 bit(s)
            __reg_state_414_next: 0,
            __reg_stage_8_valid_153: false, // 1 bit(s)
            __reg_stage_8_valid_153_next: false,
            __reg_count_3: 0, // 6 bit(s)
            __reg_count_3_next: 0,
            __reg_stage_21_prev_depth_69: 0, // 16 bit(s)
            __reg_stage_21_prev_depth_69_next: 0,
            __reg_stage_14_last_394: false, // 1 bit(s)
            __reg_stage_14_last_394_next: false,
            __reg_stage_2_valid_159: false, // 1 bit(s)
            __reg_stage_2_valid_159_next: false,
            __reg_tx_443: false, // 1 bit(s)
            __reg_tx_443_next: false,
            __reg_stage_6_z_85: 0, // 16 bit(s)
            __reg_stage_6_z_85_next: 0,
            __reg_stage_13_t_225: 0, // 24 bit(s)
            __reg_stage_13_t_225_next: 0,
            __reg_count_23: 0, // 6 bit(s)
            __reg_count_23_next: 0,
            __reg_count_30: 0, // 6 bit(s)
            __reg_count_30_next: 0,
            __reg_refinement_stage_2_buffer_1_shr_177: 0, // 5 bit(s)
            __reg_refinement_stage_2_buffer_1_shr_177_next: 0,
            __reg_refinement_stage_2_buffer_0_prev_q_198: 0, // 32 bit(s)
            __reg_refinement_stage_2_buffer_0_prev_q_198_next: 0,
            __reg_stage_20_last_388: false, // 1 bit(s)
            __reg_stage_20_last_388_next: false,
            __reg_stage_12_z_79: 0, // 16 bit(s)
            __reg_stage_12_z_79_next: 0,
            __reg_stage_8_a_284: 0, // 9 bit(s)
            __reg_stage_8_a_284_next: 0,
            __reg_bit_counter_447: 0, // 3 bit(s)
            __reg_bit_counter_447_next: 0,
            __reg_input_generator_active_161: false, // 1 bit(s)
            __reg_input_generator_active_161_next: false,
            __reg_mem_read_addr_437: 0, // 5 bit(s)
            __reg_mem_read_addr_437_next: 0,
            __reg_mem_write_addr_43: 0, // 5 bit(s)
            __reg_mem_write_addr_43_next: 0,
            __reg_z_row_96: 0, // 32 bit(s)
            __reg_z_row_96_next: 0,
            __reg_stage_18_g_331: 0, // 9 bit(s)
            __reg_stage_18_g_331_next: 0,
            __reg_w0_dx_mirror_134: 0, // 32 bit(s)
            __reg_w0_dx_mirror_134_next: 0,
            __reg_stage_16_one_minus_t_fract_272: 0, // 5 bit(s)
            __reg_stage_16_one_minus_t_fract_272_next: 0,
            __reg_w1_dx_128: 0, // 32 bit(s)
            __reg_w1_dx_128_next: 0,
            __reg_refinement_stage_0_buffer_0_shr_184: 0, // 5 bit(s)
            __reg_refinement_stage_0_buffer_0_shr_184_next: 0,
            __reg_b_min_328: 0, // 24 bit(s)
            __reg_b_min_328_next: 0,
            __reg_z_dx_mirror_92: 0, // 32 bit(s)
            __reg_z_dx_mirror_92_next: 0,
            __reg_stage_21_z_70: 0, // 16 bit(s)
            __reg_stage_21_z_70_next: 0,
            __reg_w2_dx_mirror_120: 0, // 32 bit(s)
            __reg_w2_dx_mirror_120_next: 0,
            __reg_stage_3_a_289: 0, // 9 bit(s)
            __reg_stage_3_a_289_next: 0,
            __reg_stage_1_s_262: 0, // 24 bit(s)
            __reg_stage_1_s_262_next: 0,
            __reg_stage_9_z_82: 0, // 16 bit(s)
            __reg_stage_9_z_82_next: 0,
            __reg_s_dy_mirror_266: 0, // 32 bit(s)
            __reg_s_dy_mirror_266_next: 0,
            __reg_stage_17_r_359: 0, // 9 bit(s)
            __reg_stage_17_r_359_next: 0,
            __reg_tick_counter_419: 0, // 32 bit(s)
            __reg_tick_counter_419_next: 0,
            __reg_count_12: 0, // 6 bit(s)
            __reg_count_12_next: 0,
            __reg_stage_12_last_396: false, // 1 bit(s)
            __reg_stage_12_last_396_next: false,
            __reg_stage_8_s_255: 0, // 24 bit(s)
            __reg_stage_8_s_255_next: 0,
            __reg_r_376: 0, // 24 bit(s)
            __reg_r_376_next: 0,
            __reg_stage_10_z_81: 0, // 16 bit(s)
            __reg_stage_10_z_81_next: 0,
            __reg_stage_10_last_398: false, // 1 bit(s)
            __reg_stage_10_last_398_next: false,
            __reg_stage_13_g_336: 0, // 9 bit(s)
            __reg_stage_13_g_336_next: 0,
            __reg_read_data_word_select_439: 0, // 2 bit(s)
            __reg_read_data_word_select_439_next: 0,
            __reg_mem_read_addr_435: 0, // 5 bit(s)
            __reg_mem_read_addr_435_next: 0,
            __reg_stage_6_valid_155: false, // 1 bit(s)
            __reg_stage_6_valid_155_next: false,
            __reg_replica_data_fifo_select_164: 0, // 4 bit(s)
            __reg_replica_data_fifo_select_164_next: 0,
            __reg_stage_4_z_87: 0, // 16 bit(s)
            __reg_stage_4_z_87_next: 0,
            __reg_mem_read_addr_429: 0, // 5 bit(s)
            __reg_mem_read_addr_429_next: 0,
            __reg_stage_2_s_261: 0, // 24 bit(s)
            __reg_stage_2_s_261_next: 0,
            __reg_refinement_stage_2_buffer_1_prev_q_197: 0, // 32 bit(s)
            __reg_refinement_stage_2_buffer_1_prev_q_197_next: 0,
            __reg_s_dy_267: 0, // 32 bit(s)
            __reg_s_dy_267_next: 0,
            __reg_w2_119: 0, // 32 bit(s)
            __reg_w2_119_next: 0,
            __reg_stage_15_a_277: 0, // 9 bit(s)
            __reg_stage_15_a_277_next: 0,
            __reg_w1_dy_mirror_129: 0, // 32 bit(s)
            __reg_w1_dy_mirror_129_next: 0,
            __reg_stage_3_r_373: 0, // 9 bit(s)
            __reg_stage_3_r_373_next: 0,
            __reg_data_buf_full_17: false, // 1 bit(s)
            __reg_data_buf_full_17_next: false,
            __reg_stage_18_z_73: 0, // 16 bit(s)
            __reg_stage_18_z_73_next: 0,
            __reg_stage_8_t_230: 0, // 24 bit(s)
            __reg_stage_8_t_230_next: 0,
            __reg_stage_3_g_346: 0, // 9 bit(s)
            __reg_stage_3_g_346_next: 0,
            __reg_stage_13_edge_test_106: false, // 1 bit(s)
            __reg_stage_13_edge_test_106_next: false,
            __reg_s_min_269: 0, // 32 bit(s)
            __reg_s_min_269_next: 0,
            __reg_t_dy_242: 0, // 32 bit(s)
            __reg_t_dy_242_next: 0,
            __reg_stage_19_edge_test_100: false, // 1 bit(s)
            __reg_stage_19_edge_test_100_next: false,
            __reg_w1_dx_mirror_127: 0, // 32 bit(s)
            __reg_w1_dx_mirror_127_next: 0,
            __reg_w1_126: 0, // 32 bit(s)
            __reg_w1_126_next: 0,
            __reg_a_dx_294: 0, // 24 bit(s)
            __reg_a_dx_294_next: 0,
            __reg_stage_12_g_337: 0, // 9 bit(s)
            __reg_stage_12_g_337_next: 0,
            __reg_refinement_stage_2_buffer_1_e_222: 0, // 32 bit(s)
            __reg_refinement_stage_2_buffer_1_e_222_next: 0,
            __reg_active_386: false, // 1 bit(s)
            __reg_active_386_next: false,
            __reg_stage_16_last_392: false, // 1 bit(s)
            __reg_stage_16_last_392_next: false,
            __reg_count_36: 0, // 6 bit(s)
            __reg_count_36_next: 0,
            __reg_stage_4_s_259: 0, // 24 bit(s)
            __reg_stage_4_s_259_next: 0,
            __reg_stage_17_last_391: false, // 1 bit(s)
            __reg_stage_17_last_391_next: false,
            __reg_stage_18_last_390: false, // 1 bit(s)
            __reg_stage_18_last_390_next: false,
            __reg_b_322: 0, // 24 bit(s)
            __reg_b_322_next: 0,
            __reg_stage_11_b_311: 0, // 9 bit(s)
            __reg_stage_11_b_311_next: 0,
            __reg_data_442: 0, // 8 bit(s)
            __reg_data_442_next: 0,
            __reg_stage_15_t_171: 0, // 56 bit(s)
            __reg_stage_15_t_171_next: 0,
            __reg_z_91: 0, // 32 bit(s)
            __reg_z_91_next: 0,
            __reg_a_min_298: 0, // 24 bit(s)
            __reg_a_min_298_next: 0,
            __reg_a_292: 0, // 24 bit(s)
            __reg_a_292_next: 0,
            __reg_data_valid_449: false, // 1 bit(s)
            __reg_data_valid_449_next: false,
            __reg_b_dx_324: 0, // 24 bit(s)
            __reg_b_dx_324_next: 0,
            __reg_stage_6_r_370: 0, // 9 bit(s)
            __reg_stage_6_r_370_next: 0,
            __reg_mem_write_addr_430: 0, // 5 bit(s)
            __reg_mem_write_addr_430_next: 0,
            __reg_stage_9_a_283: 0, // 9 bit(s)
            __reg_stage_9_a_283_next: 0,
            __reg_state_425: 0, // 2 bit(s)
            __reg_state_425_next: 0,
            __reg_refinement_stage_1_buffer_0_e_218: 0, // 32 bit(s)
            __reg_refinement_stage_1_buffer_0_e_218_next: 0,
            __reg_stage_9_r_367: 0, // 9 bit(s)
            __reg_stage_9_r_367_next: 0,
            __reg_w_inverse_dy_190: 0, // 32 bit(s)
            __reg_w_inverse_dy_190_next: 0,
            __reg_data_buf_25: 0, // 4 bit(s)
            __reg_data_buf_25_next: 0,
            __reg_refinement_stage_1_buffer_1_e_217: 0, // 32 bit(s)
            __reg_refinement_stage_1_buffer_1_e_217_next: 0,
            __reg_stage_20_a_383: 0, // 9 bit(s)
            __reg_stage_20_a_383_next: 0,
            __reg_z_dx_93: 0, // 32 bit(s)
            __reg_z_dx_93_next: 0,
            __reg_refinement_stage_0_e_208: 0, // 32 bit(s)
            __reg_refinement_stage_0_e_208_next: 0,
            __reg_count_34: 0, // 6 bit(s)
            __reg_count_34_next: 0,
            __reg_stage_3_z_88: 0, // 16 bit(s)
            __reg_stage_3_z_88_next: 0,
            __reg_stage_15_b_307: 0, // 9 bit(s)
            __reg_stage_15_b_307_next: 0,
            __reg_z_min_97: 0, // 32 bit(s)
            __reg_z_min_97_next: 0,
            __reg_mem_write_addr_434: 0, // 5 bit(s)
            __reg_mem_write_addr_434_next: 0,
            __reg_pc_13: 0, // 32 bit(s)
            __reg_pc_13_next: 0,
            __reg_stage_10_r_366: 0, // 9 bit(s)
            __reg_stage_10_r_366_next: 0,
            __reg_stage_6_t_232: 0, // 24 bit(s)
            __reg_stage_6_t_232_next: 0,
            __reg_stage_2_t_236: 0, // 24 bit(s)
            __reg_stage_2_t_236_next: 0,
            __reg_stage_19_tile_addr_47: 0, // 8 bit(s)
            __reg_stage_19_tile_addr_47_next: 0,
            __reg_g_349: 0, // 24 bit(s)
            __reg_g_349_next: 0,
            __reg_mem_write_addr_408: 0, // 5 bit(s)
            __reg_mem_write_addr_408_next: 0,
            __reg_stage_5_b_317: 0, // 9 bit(s)
            __reg_stage_5_b_317_next: 0,
            __reg_stage_2_b_320: 0, // 9 bit(s)
            __reg_stage_2_b_320_next: 0,
            __reg_stage_19_r_357: 0, // 9 bit(s)
            __reg_stage_19_r_357_next: 0,
            __reg_stage_5_tile_addr_61: 0, // 8 bit(s)
            __reg_stage_5_tile_addr_61_next: 0,
            __reg_g_row_354: 0, // 24 bit(s)
            __reg_g_row_354_next: 0,
            __reg_stage_18_tile_addr_48: 0, // 8 bit(s)
            __reg_stage_18_tile_addr_48_next: 0,
            __reg_stage_12_valid_149: false, // 1 bit(s)
            __reg_stage_12_valid_149_next: false,
            __reg_stage_11_z_80: 0, // 16 bit(s)
            __reg_stage_11_z_80_next: 0,
            __reg_w_inverse_dx_mirror_187: 0, // 32 bit(s)
            __reg_w_inverse_dx_mirror_187_next: 0,
            __reg_stage_20_blend_src_factor_301: 0, // 9 bit(s)
            __reg_stage_20_blend_src_factor_301_next: 0,
            __reg_g_min_355: 0, // 24 bit(s)
            __reg_g_min_355_next: 0,
            __reg_stage_16_g_333: 0, // 9 bit(s)
            __reg_stage_16_g_333_next: 0,
            __reg_bus_write_data_1: 0, // 32 bit(s)
            __reg_bus_write_data_1_next: 0,
            __reg_refinement_stage_0_q_205: 0, // 32 bit(s)
            __reg_refinement_stage_0_q_205_next: 0,
            __reg_stage_17_upper_246: 0, // 32 bit(s)
            __reg_stage_17_upper_246_next: 0,
            __reg_w2_dx_121: 0, // 32 bit(s)
            __reg_w2_dx_121_next: 0,
            __reg_stage_1_t_237: 0, // 24 bit(s)
            __reg_stage_1_t_237_next: 0,
            __reg_bus_read_data_valid_33: false, // 1 bit(s)
            __reg_bus_read_data_valid_33_next: false,
            __reg_t_dy_mirror_241: 0, // 32 bit(s)
            __reg_t_dy_mirror_241_next: 0,
            __reg_stage_13_r_363: 0, // 9 bit(s)
            __reg_stage_13_r_363_next: 0,
            __reg_stage_5_g_344: 0, // 9 bit(s)
            __reg_stage_5_g_344_next: 0,
            __reg_w2_dy_123: 0, // 32 bit(s)
            __reg_w2_dy_123_next: 0,
            __reg_stage_17_z_74: 0, // 16 bit(s)
            __reg_stage_17_z_74_next: 0,
            __reg_stage_16_s_fract_247: 0, // 5 bit(s)
            __reg_stage_16_s_fract_247_next: 0,
            __reg_stage_9_t_229: 0, // 24 bit(s)
            __reg_stage_9_t_229_next: 0,
            __reg_stage_5_s_258: 0, // 24 bit(s)
            __reg_stage_5_s_258_next: 0,
            __reg_stage_17_g_332: 0, // 9 bit(s)
            __reg_stage_17_g_332_next: 0,
            __reg_stage_14_g_335: 0, // 9 bit(s)
            __reg_stage_14_g_335_next: 0,
            __reg_stage_7_g_342: 0, // 9 bit(s)
            __reg_stage_7_g_342_next: 0,
            __reg_count_410: 0, // 9 bit(s)
            __reg_count_410_next: 0,
            __reg_bit_counter_412: 0, // 3 bit(s)
            __reg_bit_counter_412_next: 0,
            __reg_bus_write_5: false, // 1 bit(s)
            __reg_bus_write_5_next: false,
            __reg_w2_dy_mirror_122: 0, // 32 bit(s)
            __reg_w2_dy_mirror_122_next: 0,
            __reg_depth_settings_68: 0, // 2 bit(s)
            __reg_depth_settings_68_next: 0,
            __reg_refinement_stage_2_buffer_0_e_223: 0, // 32 bit(s)
            __reg_refinement_stage_2_buffer_0_e_223_next: 0,
            __reg_stage_11_r_365: 0, // 9 bit(s)
            __reg_stage_11_r_365_next: 0,
            __reg_data_421: 0, // 8 bit(s)
            __reg_data_421_next: 0,
            __reg_stage_15_last_393: false, // 1 bit(s)
            __reg_stage_15_last_393_next: false,
            __reg_a_dx_mirror_293: 0, // 24 bit(s)
            __reg_a_dx_mirror_293_next: 0,
            __reg_b_dy_mirror_325: 0, // 24 bit(s)
            __reg_b_dy_mirror_325_next: 0,
            __reg_stage_6_last_402: false, // 1 bit(s)
            __reg_stage_6_last_402_next: false,
            __reg_stage_16_b_306: 0, // 9 bit(s)
            __reg_stage_16_b_306_next: 0,
            __reg_stage_11_edge_test_108: false, // 1 bit(s)
            __reg_stage_11_edge_test_108_next: false,
            __reg_state_7: 0, // 3 bit(s)
            __reg_state_7_next: 0,
            __reg_stage_5_edge_test_114: false, // 1 bit(s)
            __reg_stage_5_edge_test_114_next: false,
            __reg_stage_14_a_278: 0, // 9 bit(s)
            __reg_stage_14_a_278_next: 0,
            __reg_g_dx_351: 0, // 24 bit(s)
            __reg_g_dx_351_next: 0,
            __reg_s_dx_265: 0, // 32 bit(s)
            __reg_s_dx_265_next: 0,
            __reg_stage_6_b_316: 0, // 9 bit(s)
            __reg_stage_6_b_316_next: 0,
            __reg_w0_dy_137: 0, // 32 bit(s)
            __reg_w0_dy_137_next: 0,
            __reg_stage_18_valid_143: false, // 1 bit(s)
            __reg_stage_18_valid_143_next: false,
            __reg_stage_5_r_371: 0, // 9 bit(s)
            __reg_stage_5_r_371_next: 0,
            __reg_w1_dy_130: 0, // 32 bit(s)
            __reg_w1_dy_130_next: 0,
            __reg_stage_5_valid_156: false, // 1 bit(s)
            __reg_stage_5_valid_156_next: false,
            __reg_stage_8_r_368: 0, // 9 bit(s)
            __reg_stage_8_r_368_next: 0,
            __reg_blend_settings_299: 0, // 4 bit(s)
            __reg_blend_settings_299_next: 0,
            __reg_stage_14_r_362: 0, // 9 bit(s)
            __reg_stage_14_r_362_next: 0,
            __reg_stage_12_t_226: 0, // 24 bit(s)
            __reg_stage_12_t_226_next: 0,
            __reg_stage_2_r_374: 0, // 9 bit(s)
            __reg_stage_2_r_374_next: 0,
            __reg_cycle_counter_441: 0, // 64 bit(s)
            __reg_cycle_counter_441_next: 0,
            __reg_stage_11_s_252: 0, // 24 bit(s)
            __reg_stage_11_s_252_next: 0,
            __reg_state_446: 0, // 2 bit(s)
            __reg_state_446_next: 0,
            __reg_stage_7_z_84: 0, // 16 bit(s)
            __reg_stage_7_z_84_next: 0,
            __reg_stage_16_z_75: 0, // 16 bit(s)
            __reg_stage_16_z_75_next: 0,
            __reg_stage_13_z_78: 0, // 16 bit(s)
            __reg_stage_13_z_78_next: 0,
            __reg_stage_14_edge_test_105: false, // 1 bit(s)
            __reg_stage_14_edge_test_105_next: false,
            __reg_stage_9_b_313: 0, // 9 bit(s)
            __reg_stage_9_b_313_next: 0,
            __reg_stage_4_t_234: 0, // 24 bit(s)
            __reg_stage_4_t_234_next: 0,
            __reg_stage_15_r_361: 0, // 9 bit(s)
            __reg_stage_15_r_361_next: 0,
            __reg_mem_read_addr_44: 0, // 5 bit(s)
            __reg_mem_read_addr_44_next: 0,
            __reg_stage_6_s_257: 0, // 24 bit(s)
            __reg_stage_6_s_257_next: 0,
            __reg_stage_2_a_290: 0, // 9 bit(s)
            __reg_stage_2_a_290_next: 0,
            __reg_stage_18_edge_test_101: false, // 1 bit(s)
            __reg_stage_18_edge_test_101_next: false,
            __reg_tick_counter_427: 0, // 32 bit(s)
            __reg_tick_counter_427_next: 0,
            __reg_count_26: 0, // 6 bit(s)
            __reg_count_26_next: 0,
            __reg_stage_8_edge_test_111: false, // 1 bit(s)
            __reg_stage_8_edge_test_111_next: false,
            __reg_w_inverse_dy_mirror_189: 0, // 32 bit(s)
            __reg_w_inverse_dy_mirror_189_next: 0,
            __reg_stage_16_t_fract_170: 0, // 5 bit(s)
            __reg_stage_16_t_fract_170_next: 0,
            __reg_stage_10_t_228: 0, // 24 bit(s)
            __reg_stage_10_t_228_next: 0,
            __reg_state_418: 0, // 2 bit(s)
            __reg_state_418_next: 0,
            __reg_stage_19_z_72: 0, // 16 bit(s)
            __reg_stage_19_z_72_next: 0,
            __reg_g_dx_mirror_350: 0, // 24 bit(s)
            __reg_g_dx_mirror_350_next: 0,
            __reg_shift_stage_shr_173: 0, // 5 bit(s)
            __reg_shift_stage_shr_173_next: 0,
            __reg_count_11: 0, // 6 bit(s)
            __reg_count_11_next: 0,
            __reg_stage_11_valid_150: false, // 1 bit(s)
            __reg_stage_11_valid_150_next: false,
            __reg_stage_7_a_285: 0, // 9 bit(s)
            __reg_stage_7_a_285_next: 0,
            __reg_stage_14_tile_addr_52: 0, // 8 bit(s)
            __reg_stage_14_tile_addr_52_next: 0,
            __reg_stage_21_valid_140: false, // 1 bit(s)
            __reg_stage_21_valid_140_next: false,
            __reg_tick_counter_420: 0, // 32 bit(s)
            __reg_tick_counter_420_next: 0,
            __reg_refinement_stage_3_buffer_0_prev_q_195: 0, // 32 bit(s)
            __reg_refinement_stage_3_buffer_0_prev_q_195_next: 0,
            __reg_stage_15_s_248: 0, // 56 bit(s)
            __reg_stage_15_s_248_next: 0,
            __reg_stage_17_t_fract_169: 0, // 5 bit(s)
            __reg_stage_17_t_fract_169_next: 0,
            __reg_w0_dx_135: 0, // 32 bit(s)
            __reg_w0_dx_135_next: 0,
            __reg_stage_8_tile_addr_58: 0, // 8 bit(s)
            __reg_stage_8_tile_addr_58_next: 0,
            __reg_stage_8_z_83: 0, // 16 bit(s)
            __reg_stage_8_z_83_next: 0,
            __reg_r_row_381: 0, // 24 bit(s)
            __reg_r_row_381_next: 0,
            __reg_stage_12_tile_addr_54: 0, // 8 bit(s)
            __reg_stage_12_tile_addr_54_next: 0,
            __reg_fifo_read_data_valid_10: false, // 1 bit(s)
            __reg_fifo_read_data_valid_10_next: false,
            __reg_reg_bus_read_data_valid_29: false, // 1 bit(s)
            __reg_reg_bus_read_data_valid_29_next: false,
            __reg_shift_stage_q_193: 0, // 32 bit(s)
            __reg_shift_stage_q_193_next: 0,
            __reg_mem_write_addr_41: 0, // 5 bit(s)
            __reg_mem_write_addr_41_next: 0,
            __reg_refinement_stage_0_buffer_1_shr_183: 0, // 5 bit(s)
            __reg_refinement_stage_0_buffer_1_shr_183_next: 0,
            __reg_stage_13_valid_148: false, // 1 bit(s)
            __reg_stage_13_valid_148_next: false,
            __reg_bus_write_byte_enable_40: 0, // 4 bit(s)
            __reg_bus_write_byte_enable_40_next: 0,
            __reg_fifo_read_data_valid_8: false, // 1 bit(s)
            __reg_fifo_read_data_valid_8_next: false,
            __reg_stage_18_texel_168: 0, // 32 bit(s)
            __reg_stage_18_texel_168_next: 0,
            __reg_stage_17_b_305: 0, // 9 bit(s)
            __reg_stage_17_b_305_next: 0,
            __reg_stage_3_t_235: 0, // 24 bit(s)
            __reg_stage_3_t_235_next: 0,
            __reg_stage_10_a_282: 0, // 9 bit(s)
            __reg_stage_10_a_282_next: 0,
            __reg_stage_21_last_387: false, // 1 bit(s)
            __reg_stage_21_last_387_next: false,
            __reg_stage_10_g_339: 0, // 9 bit(s)
            __reg_stage_10_g_339_next: 0,
            __reg_refinement_stage_0_shr_185: 0, // 5 bit(s)
            __reg_refinement_stage_0_shr_185_next: 0,
            __reg_mem_write_addr_436: 0, // 5 bit(s)
            __reg_mem_write_addr_436_next: 0,
            __reg_stage_5_t_233: 0, // 24 bit(s)
            __reg_stage_5_t_233_next: 0,
            __reg_stage_3_last_405: false, // 1 bit(s)
            __reg_stage_3_last_405_next: false,
            __reg_bit_counter_426: 0, // 3 bit(s)
            __reg_bit_counter_426_next: 0,
            __reg_replica_data_fifo_select_438: 0, // 4 bit(s)
            __reg_replica_data_fifo_select_438_next: 0,
            __reg_mem_read_addr_409: 0, // 5 bit(s)
            __reg_mem_read_addr_409_next: 0,
            __reg_stage_11_a_281: 0, // 9 bit(s)
            __reg_stage_11_a_281_next: 0,
            __reg_refinement_stage_3_q_196: 0, // 32 bit(s)
            __reg_refinement_stage_3_q_196_next: 0,
            __reg_mem_write_addr_162: 0, // 5 bit(s)
            __reg_mem_write_addr_162_next: 0,
            __reg_refinement_stage_3_shr_176: 0, // 5 bit(s)
            __reg_refinement_stage_3_shr_176_next: 0,
            __reg_instructions_retired_counter_440: 0, // 64 bit(s)
            __reg_instructions_retired_counter_440_next: 0,
            __reg_stage_20_g_329: 0, // 9 bit(s)
            __reg_stage_20_g_329_next: 0,
            __reg_stage_17_a_275: 0, // 9 bit(s)
            __reg_stage_17_a_275_next: 0,
            __reg_stage_13_a_279: 0, // 9 bit(s)
            __reg_stage_13_a_279_next: 0,
            __reg_stage_7_tile_addr_59: 0, // 8 bit(s)
            __reg_stage_7_tile_addr_59_next: 0,
            __reg_stage_10_b_312: 0, // 9 bit(s)
            __reg_stage_10_b_312_next: 0,
            __reg_stage_15_g_334: 0, // 9 bit(s)
            __reg_stage_15_g_334_next: 0,
            __reg_refinement_stage_3_buffer_0_q_220: 0, // 32 bit(s)
            __reg_refinement_stage_3_buffer_0_q_220_next: 0,
            __reg_a_dy_296: 0, // 24 bit(s)
            __reg_a_dy_296_next: 0,
            __reg_t_dx_mirror_239: 0, // 32 bit(s)
            __reg_t_dx_mirror_239_next: 0,
            __reg_stage_4_edge_test_115: false, // 1 bit(s)
            __reg_stage_4_edge_test_115_next: false,
            __reg_stage_4_b_318: 0, // 9 bit(s)
            __reg_stage_4_b_318_next: 0,
            __reg_stage_18_b_304: 0, // 9 bit(s)
            __reg_stage_18_b_304_next: 0,
            __reg_g_dy_mirror_352: 0, // 24 bit(s)
            __reg_g_dy_mirror_352_next: 0,
            __reg_wait_counter_413: 0, // 2 bit(s)
            __reg_wait_counter_413_next: 0,
            __reg_mem_write_addr_384: 0, // 5 bit(s)
            __reg_mem_write_addr_384_next: 0,
            __reg_w1_min_132: 0, // 32 bit(s)
            __reg_w1_min_132_next: 0,
            __reg_stage_11_tile_addr_55: 0, // 8 bit(s)
            __reg_stage_11_tile_addr_55_next: 0,
            __reg_mem_read_addr_39: 0, // 5 bit(s)
            __reg_mem_read_addr_39_next: 0,
            __reg_refinement_stage_2_e_216: 0, // 32 bit(s)
            __reg_refinement_stage_2_e_216_next: 0,
            __reg_stage_12_r_364: 0, // 9 bit(s)
            __reg_stage_12_r_364_next: 0,
            __reg_w0_133: 0, // 32 bit(s)
            __reg_w0_133_next: 0,
            __reg_stage_17_lower_273: 0, // 32 bit(s)
            __reg_stage_17_lower_273_next: 0,
            __reg_refinement_stage_1_buffer_0_prev_q_201: 0, // 32 bit(s)
            __reg_refinement_stage_1_buffer_0_prev_q_201_next: 0,
            __reg_refinement_stage_3_buffer_1_q_219: 0, // 32 bit(s)
            __reg_refinement_stage_3_buffer_1_q_219_next: 0,
            __reg_stage_7_edge_test_112: false, // 1 bit(s)
            __reg_stage_7_edge_test_112_next: false,
            __reg_stage_3_b_319: 0, // 9 bit(s)
            __reg_stage_3_b_319_next: 0,
            __reg_stage_3_edge_test_116: false, // 1 bit(s)
            __reg_stage_3_edge_test_116_next: false,
            __reg_refinement_stage_2_buffer_0_shr_178: 0, // 5 bit(s)
            __reg_refinement_stage_2_buffer_0_shr_178_next: 0,
            __reg_stage_11_last_397: false, // 1 bit(s)
            __reg_stage_11_last_397_next: false,
            __reg_b_row_327: 0, // 24 bit(s)
            __reg_b_row_327_next: 0,
            __reg_boot_rom_bus_read_data_valid_37: false, // 1 bit(s)
            __reg_boot_rom_bus_read_data_valid_37_next: false,
            __reg_g_dy_353: 0, // 24 bit(s)
            __reg_g_dy_353_next: 0,
            __reg_stage_18_r_358: 0, // 9 bit(s)
            __reg_stage_18_r_358_next: 0,
            __reg_stage_16_r_360: 0, // 9 bit(s)
            __reg_stage_16_r_360_next: 0,
            __reg_bus_enable_6: false, // 1 bit(s)
            __reg_bus_enable_6_next: false,
            __reg_stage_7_valid_154: false, // 1 bit(s)
            __reg_stage_7_valid_154_next: false,
            __reg_stage_7_b_315: 0, // 9 bit(s)
            __reg_stage_7_b_315_next: 0,
            __reg_mem_read_addr_423: 0, // 8 bit(s)
            __reg_mem_read_addr_423_next: 0,
            __reg_stage_9_valid_152: false, // 1 bit(s)
            __reg_stage_9_valid_152_next: false,
            __reg_refinement_stage_3_buffer_1_prev_q_194: 0, // 32 bit(s)
            __reg_refinement_stage_3_buffer_1_prev_q_194_next: 0,
            __reg_leds_0: 0, // 8 bit(s)
            __reg_leds_0_next: 0,
            __reg_stage_20_valid_141: false, // 1 bit(s)
            __reg_stage_20_valid_141_next: false,
            __reg_stage_7_last_401: false, // 1 bit(s)
            __reg_stage_7_last_401_next: false,
            __reg_stage_2_tile_addr_64: 0, // 8 bit(s)
            __reg_stage_2_tile_addr_64_next: 0,
            __reg_stage_17_valid_144: false, // 1 bit(s)
            __reg_stage_17_valid_144_next: false,
            __reg_stage_2_g_347: 0, // 9 bit(s)
            __reg_stage_2_g_347_next: 0,
            __reg_r_dy_mirror_379: 0, // 24 bit(s)
            __reg_r_dy_mirror_379_next: 0,
            __reg_b_dx_mirror_323: 0, // 24 bit(s)
            __reg_b_dx_mirror_323_next: 0,
            __reg_stage_8_last_400: false, // 1 bit(s)
            __reg_stage_8_last_400_next: false,
            __reg_stage_20_r_356: 0, // 9 bit(s)
            __reg_stage_20_r_356_next: 0,
            __reg_stage_19_last_389: false, // 1 bit(s)
            __reg_stage_19_last_389_next: false,
            __reg_refinement_stage_0_buffer_0_e_213: 0, // 32 bit(s)
            __reg_refinement_stage_0_buffer_0_e_213_next: 0,
            __reg_stage_10_tile_addr_56: 0, // 8 bit(s)
            __reg_stage_10_tile_addr_56_next: 0,
            __reg_depth_buffer_bus_read_data_valid_24: false, // 1 bit(s)
            __reg_depth_buffer_bus_read_data_valid_24_next: false,
            __reg_stage_17_tile_addr_49: 0, // 8 bit(s)
            __reg_stage_17_tile_addr_49_next: 0,
            __reg_mem_write_addr_38: 0, // 5 bit(s)
            __reg_mem_write_addr_38_next: 0,
            __reg_mem_read_addr_42: 0, // 5 bit(s)
            __reg_mem_read_addr_42_next: 0,
            __reg_stage_9_edge_test_110: false, // 1 bit(s)
            __reg_stage_9_edge_test_110_next: false,
            __reg_stage_12_b_310: 0, // 9 bit(s)
            __reg_stage_12_b_310_next: 0,
            __reg_data_valid_411: false, // 1 bit(s)
            __reg_data_valid_411_next: false,
            __reg_refinement_stage_1_buffer_1_prev_q_200: 0, // 32 bit(s)
            __reg_refinement_stage_1_buffer_1_prev_q_200_next: 0,
            __reg_stage_7_r_369: 0, // 9 bit(s)
            __reg_stage_7_r_369_next: 0,
            __reg_stage_5_z_86: 0, // 16 bit(s)
            __reg_stage_5_z_86_next: 0,
            __reg_count_15: 0, // 6 bit(s)
            __reg_count_15_next: 0,
            __reg_mem_read_addr_433: 0, // 5 bit(s)
            __reg_mem_read_addr_433_next: 0,
            __reg_refinement_stage_0_buffer_1_e_212: 0, // 32 bit(s)
            __reg_refinement_stage_0_buffer_1_e_212_next: 0,
            __reg_stage_4_valid_157: false, // 1 bit(s)
            __reg_stage_4_valid_157_next: false,
            __reg_tick_counter_448: 0, // 32 bit(s)
            __reg_tick_counter_448_next: 0,
            __reg_w_inverse_min_192: 0, // 32 bit(s)
            __reg_w_inverse_min_192_next: 0,
            __reg_color_buffer_bus_read_data_valid_27: false, // 1 bit(s)
            __reg_color_buffer_bus_read_data_valid_27_next: false,
            __reg_refinement_stage_1_buffer_1_q_209: 0, // 32 bit(s)
            __reg_refinement_stage_1_buffer_1_q_209_next: 0,
            __reg_stage_1_edge_test_118: false, // 1 bit(s)
            __reg_stage_1_edge_test_118_next: false,
            __reg_stage_1_g_348: 0, // 9 bit(s)
            __reg_stage_1_g_348_next: 0,
            __reg_r_min_382: 0, // 24 bit(s)
            __reg_r_min_382_next: 0,
            __reg_stage_11_g_338: 0, // 9 bit(s)
            __reg_stage_11_g_338_next: 0,
            __reg_count_28: 0, // 6 bit(s)
            __reg_count_28_next: 0,
            __reg_stage_1_a_291: 0, // 9 bit(s)
            __reg_stage_1_a_291_next: 0,
            __reg_count_32: 0, // 6 bit(s)
            __reg_count_32_next: 0,
            __reg_stage_16_edge_test_103: false, // 1 bit(s)
            __reg_stage_16_edge_test_103_next: false,
            __reg_count_9: 0, // 6 bit(s)
            __reg_count_9_next: 0,
            __reg_stage_20_edge_test_99: false, // 1 bit(s)
            __reg_stage_20_edge_test_99_next: false,
            __reg_w_inverse_row_191: 0, // 32 bit(s)
            __reg_w_inverse_row_191_next: 0,
            __reg_stage_14_t_224: 0, // 24 bit(s)
            __reg_stage_14_t_224_next: 0,
            __reg_stage_21_color_165: 0, // 32 bit(s)
            __reg_stage_21_color_165_next: 0,
            __reg_bit_counter_417: 0, // 3 bit(s)
            __reg_bit_counter_417_next: 0,
            __reg_bus_read_data_valid_31: false, // 1 bit(s)
            __reg_bus_read_data_valid_31_next: false,
            __reg_stage_9_tile_addr_57: 0, // 8 bit(s)
            __reg_stage_9_tile_addr_57_next: 0,
            __reg_mem_write_addr_18: 0, // 5 bit(s)
            __reg_mem_write_addr_18_next: 0,

            // Mems
            color_buffer_element_1_37: vec![0; 64].into_boxed_slice(),
            color_buffer_element_1_37_read_port_0_address: 0,
            color_buffer_element_1_37_read_port_0_enable: false,
            color_buffer_element_1_37_read_port_0_value: 0,
            color_buffer_element_1_37_write_port_address: 0,
            color_buffer_element_1_37_write_port_value: 0,
            color_buffer_element_1_37_write_port_enable: false,
            program_ram_mem_element_3_48: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_3_48_read_port_0_address: 0,
            program_ram_mem_element_3_48_read_port_0_enable: false,
            program_ram_mem_element_3_48_read_port_0_value: 0,
            program_ram_mem_element_3_48_write_port_address: 0,
            program_ram_mem_element_3_48_write_port_value: 0,
            program_ram_mem_element_3_48_write_port_enable: false,
            ddr3_mem_element_11_15: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_11_15_read_port_0_address: 0,
            ddr3_mem_element_11_15_read_port_0_enable: false,
            ddr3_mem_element_11_15_read_port_0_value: 0,
            ddr3_mem_element_11_15_write_port_address: 0,
            ddr3_mem_element_11_15_write_port_value: 0,
            ddr3_mem_element_11_15_write_port_enable: false,
            program_ram_mem_element_6_51: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_6_51_read_port_0_address: 0,
            program_ram_mem_element_6_51_read_port_0_enable: false,
            program_ram_mem_element_6_51_read_port_0_value: 0,
            program_ram_mem_element_6_51_write_port_address: 0,
            program_ram_mem_element_6_51_write_port_value: 0,
            program_ram_mem_element_6_51_write_port_enable: false,
            program_ram_mem_element_13_58: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_13_58_read_port_0_address: 0,
            program_ram_mem_element_13_58_read_port_0_enable: false,
            program_ram_mem_element_13_58_read_port_0_value: 0,
            program_ram_mem_element_13_58_write_port_address: 0,
            program_ram_mem_element_13_58_write_port_value: 0,
            program_ram_mem_element_13_58_write_port_enable: false,
            register_file_0: vec![
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
            ].into_boxed_slice(),
            register_file_0_read_port_0_address: 0,
            register_file_0_read_port_0_enable: false,
            register_file_0_read_port_0_value: 0,
            register_file_0_read_port_1_address: 0,
            register_file_0_read_port_1_enable: false,
            register_file_0_read_port_1_value: 0,
            register_file_0_write_port_address: 0,
            register_file_0_write_port_value: 0,
            register_file_0_write_port_enable: false,
            ddr3_mem_element_4_8: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_4_8_read_port_0_address: 0,
            ddr3_mem_element_4_8_read_port_0_enable: false,
            ddr3_mem_element_4_8_read_port_0_value: 0,
            ddr3_mem_element_4_8_write_port_address: 0,
            ddr3_mem_element_4_8_write_port_value: 0,
            ddr3_mem_element_4_8_write_port_enable: false,
            program_ram_mem_element_1_46: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_1_46_read_port_0_address: 0,
            program_ram_mem_element_1_46_read_port_0_enable: false,
            program_ram_mem_element_1_46_read_port_0_value: 0,
            program_ram_mem_element_1_46_write_port_address: 0,
            program_ram_mem_element_1_46_write_port_value: 0,
            program_ram_mem_element_1_46_write_port_enable: false,
            ddr3_mem_element_12_16: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_12_16_read_port_0_address: 0,
            ddr3_mem_element_12_16_read_port_0_enable: false,
            ddr3_mem_element_12_16_read_port_0_value: 0,
            ddr3_mem_element_12_16_write_port_address: 0,
            ddr3_mem_element_12_16_write_port_value: 0,
            ddr3_mem_element_12_16_write_port_enable: false,
            program_ram_mem_element_14_59: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_14_59_read_port_0_address: 0,
            program_ram_mem_element_14_59_read_port_0_enable: false,
            program_ram_mem_element_14_59_read_port_0_value: 0,
            program_ram_mem_element_14_59_write_port_address: 0,
            program_ram_mem_element_14_59_write_port_value: 0,
            program_ram_mem_element_14_59_write_port_enable: false,
            depth_buffer_element_6_29: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_6_29_read_port_0_address: 0,
            depth_buffer_element_6_29_read_port_0_enable: false,
            depth_buffer_element_6_29_read_port_0_value: 0,
            depth_buffer_element_6_29_write_port_address: 0,
            depth_buffer_element_6_29_write_port_value: 0,
            depth_buffer_element_6_29_write_port_enable: false,
            mem_43: vec![0; 32].into_boxed_slice(),
            mem_43_read_port_0_address: 0,
            mem_43_read_port_0_enable: false,
            mem_43_read_port_0_value: 0,
            mem_43_write_port_address: 0,
            mem_43_write_port_value: 0,
            mem_43_write_port_enable: false,
            color_buffer_element_2_38: vec![0; 64].into_boxed_slice(),
            color_buffer_element_2_38_read_port_0_address: 0,
            color_buffer_element_2_38_read_port_0_enable: false,
            color_buffer_element_2_38_read_port_0_value: 0,
            color_buffer_element_2_38_write_port_address: 0,
            color_buffer_element_2_38_write_port_value: 0,
            color_buffer_element_2_38_write_port_enable: false,
            color_buffer_element_3_39: vec![0; 64].into_boxed_slice(),
            color_buffer_element_3_39_read_port_0_address: 0,
            color_buffer_element_3_39_read_port_0_enable: false,
            color_buffer_element_3_39_read_port_0_value: 0,
            color_buffer_element_3_39_write_port_address: 0,
            color_buffer_element_3_39_write_port_value: 0,
            color_buffer_element_3_39_write_port_enable: false,
            program_ram_mem_element_2_47: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_2_47_read_port_0_address: 0,
            program_ram_mem_element_2_47_read_port_0_enable: false,
            program_ram_mem_element_2_47_read_port_0_value: 0,
            program_ram_mem_element_2_47_write_port_address: 0,
            program_ram_mem_element_2_47_write_port_value: 0,
            program_ram_mem_element_2_47_write_port_enable: false,
            program_ram_mem_element_4_49: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_4_49_read_port_0_address: 0,
            program_ram_mem_element_4_49_read_port_0_enable: false,
            program_ram_mem_element_4_49_read_port_0_value: 0,
            program_ram_mem_element_4_49_write_port_address: 0,
            program_ram_mem_element_4_49_write_port_value: 0,
            program_ram_mem_element_4_49_write_port_enable: false,
            ddr3_mem_element_6_10: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_6_10_read_port_0_address: 0,
            ddr3_mem_element_6_10_read_port_0_enable: false,
            ddr3_mem_element_6_10_read_port_0_value: 0,
            ddr3_mem_element_6_10_write_port_address: 0,
            ddr3_mem_element_6_10_write_port_value: 0,
            ddr3_mem_element_6_10_write_port_enable: false,
            mem_31: vec![0; 32].into_boxed_slice(),
            mem_31_read_port_0_address: 0,
            mem_31_read_port_0_enable: false,
            mem_31_read_port_0_value: 0,
            mem_31_write_port_address: 0,
            mem_31_write_port_value: 0,
            mem_31_write_port_enable: false,
            mem_61: vec![0; 32].into_boxed_slice(),
            mem_61_read_port_0_address: 0,
            mem_61_read_port_0_enable: false,
            mem_61_read_port_0_value: 0,
            mem_61_write_port_address: 0,
            mem_61_write_port_value: 0,
            mem_61_write_port_enable: false,
            mem_40: vec![0; 32].into_boxed_slice(),
            mem_40_read_port_0_address: 0,
            mem_40_read_port_0_enable: false,
            mem_40_read_port_0_value: 0,
            mem_40_write_port_address: 0,
            mem_40_write_port_value: 0,
            mem_40_write_port_enable: false,
            tex_buffer2_34: vec![0; 64].into_boxed_slice(),
            tex_buffer2_34_read_port_0_address: 0,
            tex_buffer2_34_read_port_0_enable: false,
            tex_buffer2_34_read_port_0_value: 0,
            tex_buffer2_34_write_port_address: 0,
            tex_buffer2_34_write_port_value: 0,
            tex_buffer2_34_write_port_enable: false,
            depth_buffer_element_7_30: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_7_30_read_port_0_address: 0,
            depth_buffer_element_7_30_read_port_0_enable: false,
            depth_buffer_element_7_30_read_port_0_value: 0,
            depth_buffer_element_7_30_write_port_address: 0,
            depth_buffer_element_7_30_write_port_value: 0,
            depth_buffer_element_7_30_write_port_enable: false,
            mem_22: vec![0; 32].into_boxed_slice(),
            mem_22_read_port_0_address: 0,
            mem_22_read_port_0_enable: false,
            mem_22_read_port_0_value: 0,
            mem_22_write_port_address: 0,
            mem_22_write_port_value: 0,
            mem_22_write_port_enable: false,
            depth_buffer_element_3_26: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_3_26_read_port_0_address: 0,
            depth_buffer_element_3_26_read_port_0_enable: false,
            depth_buffer_element_3_26_read_port_0_value: 0,
            depth_buffer_element_3_26_write_port_address: 0,
            depth_buffer_element_3_26_write_port_value: 0,
            depth_buffer_element_3_26_write_port_enable: false,
            mem_20: vec![0; 32].into_boxed_slice(),
            mem_20_read_port_0_address: 0,
            mem_20_read_port_0_enable: false,
            mem_20_read_port_0_value: 0,
            mem_20_write_port_address: 0,
            mem_20_write_port_value: 0,
            mem_20_write_port_enable: false,
            mem_44: vec![0; 32].into_boxed_slice(),
            mem_44_read_port_0_address: 0,
            mem_44_read_port_0_enable: false,
            mem_44_read_port_0_value: 0,
            mem_44_write_port_address: 0,
            mem_44_write_port_value: 0,
            mem_44_write_port_enable: false,
            program_ram_mem_element_0_45: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_0_45_read_port_0_address: 0,
            program_ram_mem_element_0_45_read_port_0_enable: false,
            program_ram_mem_element_0_45_read_port_0_value: 0,
            program_ram_mem_element_0_45_write_port_address: 0,
            program_ram_mem_element_0_45_write_port_value: 0,
            program_ram_mem_element_0_45_write_port_enable: false,
            program_ram_mem_element_7_52: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_7_52_read_port_0_address: 0,
            program_ram_mem_element_7_52_read_port_0_enable: false,
            program_ram_mem_element_7_52_read_port_0_value: 0,
            program_ram_mem_element_7_52_write_port_address: 0,
            program_ram_mem_element_7_52_write_port_value: 0,
            program_ram_mem_element_7_52_write_port_enable: false,
            program_ram_mem_element_9_54: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_9_54_read_port_0_address: 0,
            program_ram_mem_element_9_54_read_port_0_enable: false,
            program_ram_mem_element_9_54_read_port_0_value: 0,
            program_ram_mem_element_9_54_write_port_address: 0,
            program_ram_mem_element_9_54_write_port_value: 0,
            program_ram_mem_element_9_54_write_port_enable: false,
            mem_2: vec![0; 32].into_boxed_slice(),
            mem_2_read_port_0_address: 0,
            mem_2_read_port_0_enable: false,
            mem_2_read_port_0_value: 0,
            mem_2_write_port_address: 0,
            mem_2_write_port_value: 0,
            mem_2_write_port_enable: false,
            depth_buffer_element_4_27: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_4_27_read_port_0_address: 0,
            depth_buffer_element_4_27_read_port_0_enable: false,
            depth_buffer_element_4_27_read_port_0_value: 0,
            depth_buffer_element_4_27_write_port_address: 0,
            depth_buffer_element_4_27_write_port_value: 0,
            depth_buffer_element_4_27_write_port_enable: false,
            ddr3_mem_element_10_14: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_10_14_read_port_0_address: 0,
            ddr3_mem_element_10_14_read_port_0_enable: false,
            ddr3_mem_element_10_14_read_port_0_value: 0,
            ddr3_mem_element_10_14_write_port_address: 0,
            ddr3_mem_element_10_14_write_port_value: 0,
            ddr3_mem_element_10_14_write_port_enable: false,
            mem_1: vec![0; 32].into_boxed_slice(),
            mem_1_read_port_0_address: 0,
            mem_1_read_port_0_enable: false,
            mem_1_read_port_0_value: 0,
            mem_1_write_port_address: 0,
            mem_1_write_port_value: 0,
            mem_1_write_port_enable: false,
            mem_41: vec![0; 32].into_boxed_slice(),
            mem_41_read_port_0_address: 0,
            mem_41_read_port_0_enable: false,
            mem_41_read_port_0_value: 0,
            mem_41_write_port_address: 0,
            mem_41_write_port_value: 0,
            mem_41_write_port_enable: false,
            mem_21: vec![0; 32].into_boxed_slice(),
            mem_21_read_port_0_address: 0,
            mem_21_read_port_0_enable: false,
            mem_21_read_port_0_value: 0,
            mem_21_write_port_address: 0,
            mem_21_write_port_value: 0,
            mem_21_write_port_enable: false,
            program_ram_mem_element_5_50: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_5_50_read_port_0_address: 0,
            program_ram_mem_element_5_50_read_port_0_enable: false,
            program_ram_mem_element_5_50_read_port_0_value: 0,
            program_ram_mem_element_5_50_write_port_address: 0,
            program_ram_mem_element_5_50_write_port_value: 0,
            program_ram_mem_element_5_50_write_port_enable: false,
            program_ram_mem_element_10_55: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_10_55_read_port_0_address: 0,
            program_ram_mem_element_10_55_read_port_0_enable: false,
            program_ram_mem_element_10_55_read_port_0_value: 0,
            program_ram_mem_element_10_55_write_port_address: 0,
            program_ram_mem_element_10_55_write_port_value: 0,
            program_ram_mem_element_10_55_write_port_enable: false,
            program_ram_mem_element_12_57: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_12_57_read_port_0_address: 0,
            program_ram_mem_element_12_57_read_port_0_enable: false,
            program_ram_mem_element_12_57_read_port_0_value: 0,
            program_ram_mem_element_12_57_write_port_address: 0,
            program_ram_mem_element_12_57_write_port_value: 0,
            program_ram_mem_element_12_57_write_port_enable: false,
            program_ram_mem_element_8_53: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_8_53_read_port_0_address: 0,
            program_ram_mem_element_8_53_read_port_0_enable: false,
            program_ram_mem_element_8_53_read_port_0_value: 0,
            program_ram_mem_element_8_53_write_port_address: 0,
            program_ram_mem_element_8_53_write_port_value: 0,
            program_ram_mem_element_8_53_write_port_enable: false,
            ddr3_mem_element_3_7: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_3_7_read_port_0_address: 0,
            ddr3_mem_element_3_7_read_port_0_enable: false,
            ddr3_mem_element_3_7_read_port_0_value: 0,
            ddr3_mem_element_3_7_write_port_address: 0,
            ddr3_mem_element_3_7_write_port_value: 0,
            ddr3_mem_element_3_7_write_port_enable: false,
            ddr3_mem_element_0_4: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_0_4_read_port_0_address: 0,
            ddr3_mem_element_0_4_read_port_0_enable: false,
            ddr3_mem_element_0_4_read_port_0_value: 0,
            ddr3_mem_element_0_4_write_port_address: 0,
            ddr3_mem_element_0_4_write_port_value: 0,
            ddr3_mem_element_0_4_write_port_enable: false,
            tex_buffer0_36: vec![0; 64].into_boxed_slice(),
            tex_buffer0_36_read_port_0_address: 0,
            tex_buffer0_36_read_port_0_enable: false,
            tex_buffer0_36_read_port_0_value: 0,
            tex_buffer0_36_write_port_address: 0,
            tex_buffer0_36_write_port_value: 0,
            tex_buffer0_36_write_port_enable: false,
            depth_buffer_element_0_23: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_0_23_read_port_0_address: 0,
            depth_buffer_element_0_23_read_port_0_enable: false,
            depth_buffer_element_0_23_read_port_0_value: 0,
            depth_buffer_element_0_23_write_port_address: 0,
            depth_buffer_element_0_23_write_port_value: 0,
            depth_buffer_element_0_23_write_port_enable: false,
            tex_buffer3_33: vec![0; 64].into_boxed_slice(),
            tex_buffer3_33_read_port_0_address: 0,
            tex_buffer3_33_read_port_0_enable: false,
            tex_buffer3_33_read_port_0_value: 0,
            tex_buffer3_33_write_port_address: 0,
            tex_buffer3_33_write_port_value: 0,
            tex_buffer3_33_write_port_enable: false,
            mem_3: vec![0; 32].into_boxed_slice(),
            mem_3_read_port_0_address: 0,
            mem_3_read_port_0_enable: false,
            mem_3_read_port_0_value: 0,
            mem_3_write_port_address: 0,
            mem_3_write_port_value: 0,
            mem_3_write_port_enable: false,
            ddr3_mem_element_8_12: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_8_12_read_port_0_address: 0,
            ddr3_mem_element_8_12_read_port_0_enable: false,
            ddr3_mem_element_8_12_read_port_0_value: 0,
            ddr3_mem_element_8_12_write_port_address: 0,
            ddr3_mem_element_8_12_write_port_value: 0,
            ddr3_mem_element_8_12_write_port_enable: false,
            tex_buffer1_35: vec![0; 64].into_boxed_slice(),
            tex_buffer1_35_read_port_0_address: 0,
            tex_buffer1_35_read_port_0_enable: false,
            tex_buffer1_35_read_port_0_value: 0,
            tex_buffer1_35_write_port_address: 0,
            tex_buffer1_35_write_port_value: 0,
            tex_buffer1_35_write_port_enable: false,
            mem_42: vec![0; 256].into_boxed_slice(),
            mem_42_read_port_0_address: 0,
            mem_42_read_port_0_enable: false,
            mem_42_read_port_0_value: 0,
            mem_42_write_port_address: 0,
            mem_42_write_port_value: 0,
            mem_42_write_port_enable: false,
            ddr3_mem_element_9_13: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_9_13_read_port_0_address: 0,
            ddr3_mem_element_9_13_read_port_0_enable: false,
            ddr3_mem_element_9_13_read_port_0_value: 0,
            ddr3_mem_element_9_13_write_port_address: 0,
            ddr3_mem_element_9_13_write_port_value: 0,
            ddr3_mem_element_9_13_write_port_enable: false,
            boot_rom_62: vec![
                0x1126232e400513ff0101132680006f,
                0x184000ef012120230091222300812423,
                0x2e004132f10049311c000ef00100513,
                0x40513001484930004c40300c0006f,
                0x50913110000effe0418e3100000ef,
                0x1051513100000ef00050413108000ef,
                0x12464330f0000ef00a4643300841413,
                0x1250933010009370085653301851513,
                0x504930d0000ef00050e6301000437,
                0xff2416e3fe940fa30a0000ef00140413,
                0x780e7010007b70fc000ef30c00513,
                0x12903004124830081240300c12083,
                0xfe010113000080670101011300000513,
                0x13126230121282300912a2300812c23,
                0x1e4000ef000584130005099300112e23,
                0x412507b31d8000ef0005849300050913,
                0xfe8566e340a58533409585b300f53533,
                0x181240301c12083ff37e2e300a41463,
                0x201011300c129830101290301412483,
                0x806700a78023020007b700008067,
                0xfe078ce30017f7930007478303000737,
                0x2074783030007370000806700a70823,
                0xff5751303074503fe078ce30017f793,
                0x17f793000747830300073700008067,
                0x747830300073700070823fe078ce3,
                0x806700a70823fe078ce30017f793,
                0x300073702060a630015069300054603,
                0x70823fe078ce30017f79300074783,
                0xc70823fe078ce30017f79300074783,
                0x3000737fc061ce3001686930006c603,
                0x70823fe078ce30017f79300074783,
                0xfe078ce30017f7930007478303000737,
                0x546030000806700f7082300a00793,
                0x747830300073702060a6300150693,
                0x7478300070823fe078ce30017f793,
                0x6c60300c70823fe078ce30017f793,
                0x300073700008067fc061ce300168693,
                0x3074503fe078ce30017f79302074783,
                0x3280031332800293000080670ff57513,
                0x2ae030140006f00038393100003b7,
                0xfe62c8e3004383930042829301c3a023,
                0x303131000033700028293100002b7,
                0xfe62cce3004282930002a02300c0006f,
                0x100011b7000002130001011310020137,
                0xf9dff06f000280670040029380018193,
                0xfe559ae3c80022f3c0002573c80025f3,
                0x656e696c6e6f20777800008067,
                0x72702f6d6172676f72702f2e2e2f2e2e,
                0x676f72700000006e69622e6d6172676f,
                0x6375732064616572204d4152206d6172,
                0x6c756673736563,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
                0x0,
            ].into_boxed_slice(),
            boot_rom_62_read_port_0_address: 0,
            boot_rom_62_read_port_0_enable: false,
            boot_rom_62_read_port_0_value: 0,
            depth_buffer_element_5_28: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_5_28_read_port_0_address: 0,
            depth_buffer_element_5_28_read_port_0_enable: false,
            depth_buffer_element_5_28_read_port_0_value: 0,
            depth_buffer_element_5_28_write_port_address: 0,
            depth_buffer_element_5_28_write_port_value: 0,
            depth_buffer_element_5_28_write_port_enable: false,
            ddr3_mem_element_13_17: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_13_17_read_port_0_address: 0,
            ddr3_mem_element_13_17_read_port_0_enable: false,
            ddr3_mem_element_13_17_read_port_0_value: 0,
            ddr3_mem_element_13_17_write_port_address: 0,
            ddr3_mem_element_13_17_write_port_value: 0,
            ddr3_mem_element_13_17_write_port_enable: false,
            ddr3_mem_element_5_9: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_5_9_read_port_0_address: 0,
            ddr3_mem_element_5_9_read_port_0_enable: false,
            ddr3_mem_element_5_9_read_port_0_value: 0,
            ddr3_mem_element_5_9_write_port_address: 0,
            ddr3_mem_element_5_9_write_port_value: 0,
            ddr3_mem_element_5_9_write_port_enable: false,
            color_buffer_element_0_32: vec![0; 64].into_boxed_slice(),
            color_buffer_element_0_32_read_port_0_address: 0,
            color_buffer_element_0_32_read_port_0_enable: false,
            color_buffer_element_0_32_read_port_0_value: 0,
            color_buffer_element_0_32_write_port_address: 0,
            color_buffer_element_0_32_write_port_value: 0,
            color_buffer_element_0_32_write_port_enable: false,
            ddr3_mem_element_14_18: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_14_18_read_port_0_address: 0,
            ddr3_mem_element_14_18_read_port_0_enable: false,
            ddr3_mem_element_14_18_read_port_0_value: 0,
            ddr3_mem_element_14_18_write_port_address: 0,
            ddr3_mem_element_14_18_write_port_value: 0,
            ddr3_mem_element_14_18_write_port_enable: false,
            program_ram_mem_element_15_60: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_15_60_read_port_0_address: 0,
            program_ram_mem_element_15_60_read_port_0_enable: false,
            program_ram_mem_element_15_60_read_port_0_value: 0,
            program_ram_mem_element_15_60_write_port_address: 0,
            program_ram_mem_element_15_60_write_port_value: 0,
            program_ram_mem_element_15_60_write_port_enable: false,
            ddr3_mem_element_15_19: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_15_19_read_port_0_address: 0,
            ddr3_mem_element_15_19_read_port_0_enable: false,
            ddr3_mem_element_15_19_read_port_0_value: 0,
            ddr3_mem_element_15_19_write_port_address: 0,
            ddr3_mem_element_15_19_write_port_value: 0,
            ddr3_mem_element_15_19_write_port_enable: false,
            depth_buffer_element_1_24: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_1_24_read_port_0_address: 0,
            depth_buffer_element_1_24_read_port_0_enable: false,
            depth_buffer_element_1_24_read_port_0_value: 0,
            depth_buffer_element_1_24_write_port_address: 0,
            depth_buffer_element_1_24_write_port_value: 0,
            depth_buffer_element_1_24_write_port_enable: false,
            ddr3_mem_element_1_5: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_1_5_read_port_0_address: 0,
            ddr3_mem_element_1_5_read_port_0_enable: false,
            ddr3_mem_element_1_5_read_port_0_value: 0,
            ddr3_mem_element_1_5_write_port_address: 0,
            ddr3_mem_element_1_5_write_port_value: 0,
            ddr3_mem_element_1_5_write_port_enable: false,
            ddr3_mem_element_7_11: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_7_11_read_port_0_address: 0,
            ddr3_mem_element_7_11_read_port_0_enable: false,
            ddr3_mem_element_7_11_read_port_0_value: 0,
            ddr3_mem_element_7_11_write_port_address: 0,
            ddr3_mem_element_7_11_write_port_value: 0,
            ddr3_mem_element_7_11_write_port_enable: false,
            depth_buffer_element_2_25: vec![0; 32].into_boxed_slice(),
            depth_buffer_element_2_25_read_port_0_address: 0,
            depth_buffer_element_2_25_read_port_0_enable: false,
            depth_buffer_element_2_25_read_port_0_value: 0,
            depth_buffer_element_2_25_write_port_address: 0,
            depth_buffer_element_2_25_write_port_value: 0,
            depth_buffer_element_2_25_write_port_enable: false,
            ddr3_mem_element_2_6: vec![0; 8192].into_boxed_slice(),
            ddr3_mem_element_2_6_read_port_0_address: 0,
            ddr3_mem_element_2_6_read_port_0_enable: false,
            ddr3_mem_element_2_6_read_port_0_value: 0,
            ddr3_mem_element_2_6_write_port_address: 0,
            ddr3_mem_element_2_6_write_port_value: 0,
            ddr3_mem_element_2_6_write_port_enable: false,
            program_ram_mem_element_11_56: vec![0; 8192].into_boxed_slice(),
            program_ram_mem_element_11_56_read_port_0_address: 0,
            program_ram_mem_element_11_56_read_port_0_enable: false,
            program_ram_mem_element_11_56_read_port_0_value: 0,
            program_ram_mem_element_11_56_write_port_address: 0,
            program_ram_mem_element_11_56_write_port_value: 0,
            program_ram_mem_element_11_56_write_port_enable: false,
        }
    }

    pub fn reset(&mut self) {
        self.__reg_mem_read_addr_163 = 0x0u32;
        self.__reg_stage_15_valid_146 = false;
        self.__reg_stage_2_last_406 = false;
        self.__reg_stage_1_valid_160 = false;
        self.__reg_stage_9_last_399 = false;
        self.__reg_stage_5_last_403 = false;
        self.__reg_stage_4_last_404 = false;
        self.__reg_replica_fifo_read_data_valid_16 = false;
        self.__reg_mem_read_addr_431 = 0x0u32;
        self.__reg_stage_14_valid_147 = false;
        self.__reg_stage_13_last_395 = false;
        self.__reg_program_ram_bus_read_data_valid_35 = false;
        self.__reg_stage_16_valid_145 = false;
        self.__reg_ddr3_interface_bus_read_data_valid_4 = false;
        self.__reg_mem_write_addr_422 = 0x0u32;
        self.__reg_mem_write_addr_428 = 0x0u32;
        self.__reg_tx_415 = true;
        self.__reg_mem_read_addr_20 = 0x0u32;
        self.__reg_mem_write_addr_432 = 0x0u32;
        self.__reg_replica_fifo_read_data_valid_21 = false;
        self.__reg_stage_10_valid_151 = false;
        self.__reg_mem_read_addr_385 = 0x0u32;
        self.__reg_stage_1_last_407 = false;
        self.__reg_stage_3_valid_158 = false;
        self.__reg_data_buf_full_22 = false;
        self.__reg_stage_19_valid_142 = false;
        self.__reg_state_414 = 0x0u32;
        self.__reg_stage_8_valid_153 = false;
        self.__reg_count_3 = 0x0u32;
        self.__reg_stage_14_last_394 = false;
        self.__reg_stage_2_valid_159 = false;
        self.__reg_tx_443 = true;
        self.__reg_count_23 = 0x0u32;
        self.__reg_count_30 = 0x0u32;
        self.__reg_stage_20_last_388 = false;
        self.__reg_bit_counter_447 = 0x0u32;
        self.__reg_input_generator_active_161 = false;
        self.__reg_mem_read_addr_437 = 0x0u32;
        self.__reg_mem_write_addr_43 = 0x0u32;
        self.__reg_tick_counter_419 = 0x0u32;
        self.__reg_count_12 = 0x0u32;
        self.__reg_stage_12_last_396 = false;
        self.__reg_stage_10_last_398 = false;
        self.__reg_mem_read_addr_435 = 0x0u32;
        self.__reg_stage_6_valid_155 = false;
        self.__reg_mem_read_addr_429 = 0x0u32;
        self.__reg_data_buf_full_17 = false;
        self.__reg_active_386 = false;
        self.__reg_stage_16_last_392 = false;
        self.__reg_count_36 = 0x0u32;
        self.__reg_stage_17_last_391 = false;
        self.__reg_stage_18_last_390 = false;
        self.__reg_data_valid_449 = false;
        self.__reg_mem_write_addr_430 = 0x0u32;
        self.__reg_state_425 = 0x0u32;
        self.__reg_count_34 = 0x0u32;
        self.__reg_mem_write_addr_434 = 0x0u32;
        self.__reg_pc_13 = 0x0u32;
        self.__reg_mem_write_addr_408 = 0x0u32;
        self.__reg_stage_12_valid_149 = false;
        self.__reg_bus_read_data_valid_33 = false;
        self.__reg_count_410 = 0x0u32;
        self.__reg_bit_counter_412 = 0x0u32;
        self.__reg_stage_15_last_393 = false;
        self.__reg_stage_6_last_402 = false;
        self.__reg_state_7 = 0x0u32;
        self.__reg_stage_18_valid_143 = false;
        self.__reg_stage_5_valid_156 = false;
        self.__reg_cycle_counter_441 = 0x0u64;
        self.__reg_state_446 = 0x0u32;
        self.__reg_mem_read_addr_44 = 0x0u32;
        self.__reg_tick_counter_427 = 0x0u32;
        self.__reg_count_26 = 0x0u32;
        self.__reg_state_418 = 0x0u32;
        self.__reg_count_11 = 0x0u32;
        self.__reg_stage_11_valid_150 = false;
        self.__reg_stage_21_valid_140 = false;
        self.__reg_tick_counter_420 = 0x0u32;
        self.__reg_fifo_read_data_valid_10 = false;
        self.__reg_reg_bus_read_data_valid_29 = false;
        self.__reg_mem_write_addr_41 = 0x0u32;
        self.__reg_stage_13_valid_148 = false;
        self.__reg_fifo_read_data_valid_8 = false;
        self.__reg_stage_21_last_387 = false;
        self.__reg_mem_write_addr_436 = 0x0u32;
        self.__reg_stage_3_last_405 = false;
        self.__reg_bit_counter_426 = 0x0u32;
        self.__reg_mem_read_addr_409 = 0x0u32;
        self.__reg_mem_write_addr_162 = 0x0u32;
        self.__reg_instructions_retired_counter_440 = 0x0u64;
        self.__reg_mem_write_addr_384 = 0x0u32;
        self.__reg_mem_read_addr_39 = 0x0u32;
        self.__reg_stage_11_last_397 = false;
        self.__reg_boot_rom_bus_read_data_valid_37 = false;
        self.__reg_bus_enable_6 = false;
        self.__reg_stage_7_valid_154 = false;
        self.__reg_mem_read_addr_423 = 0x0u32;
        self.__reg_stage_9_valid_152 = false;
        self.__reg_leds_0 = 0x0u32;
        self.__reg_stage_20_valid_141 = false;
        self.__reg_stage_7_last_401 = false;
        self.__reg_stage_17_valid_144 = false;
        self.__reg_stage_8_last_400 = false;
        self.__reg_stage_19_last_389 = false;
        self.__reg_depth_buffer_bus_read_data_valid_24 = false;
        self.__reg_mem_write_addr_38 = 0x0u32;
        self.__reg_mem_read_addr_42 = 0x0u32;
        self.__reg_data_valid_411 = false;
        self.__reg_count_15 = 0x0u32;
        self.__reg_mem_read_addr_433 = 0x0u32;
        self.__reg_stage_4_valid_157 = false;
        self.__reg_tick_counter_448 = 0x0u32;
        self.__reg_color_buffer_bus_read_data_valid_27 = false;
        self.__reg_count_28 = 0x0u32;
        self.__reg_count_32 = 0x0u32;
        self.__reg_count_9 = 0x0u32;
        self.__reg_bit_counter_417 = 0x0u32;
        self.__reg_bus_read_data_valid_31 = false;
        self.__reg_mem_write_addr_18 = 0x0u32;
    }

    pub fn posedge_clk(&mut self) {
        self.__reg_mem_read_addr_163 = self.__reg_mem_read_addr_163_next;
        self.__reg_stage_16_a_276 = self.__reg_stage_16_a_276_next;
        self.__reg_w0_min_139 = self.__reg_w0_min_139_next;
        self.__reg_stage_1_tile_addr_65 = self.__reg_stage_1_tile_addr_65_next;
        self.__reg_w0_dy_mirror_136 = self.__reg_w0_dy_mirror_136_next;
        self.__reg_refinement_stage_2_buffer_1_q_214 = self.__reg_refinement_stage_2_buffer_1_q_214_next;
        self.__reg_refinement_stage_1_buffer_0_shr_181 = self.__reg_refinement_stage_1_buffer_0_shr_181_next;
        self.__reg_stage_15_edge_test_104 = self.__reg_stage_15_edge_test_104_next;
        self.__reg_stage_15_valid_146 = self.__reg_stage_15_valid_146_next;
        self.__reg_w2_row_124 = self.__reg_w2_row_124_next;
        self.__reg_refinement_stage_1_e_211 = self.__reg_refinement_stage_1_e_211_next;
        self.__reg_stage_2_last_406 = self.__reg_stage_2_last_406_next;
        self.__reg_stage_15_tile_addr_51 = self.__reg_stage_15_tile_addr_51_next;
        self.__reg_stage_8_g_341 = self.__reg_stage_8_g_341_next;
        self.__reg_stage_10_edge_test_109 = self.__reg_stage_10_edge_test_109_next;
        self.__reg_stage_2_z_89 = self.__reg_stage_2_z_89_next;
        self.__reg_stage_16_tile_addr_50 = self.__reg_stage_16_tile_addr_50_next;
        self.__reg_stage_17_one_minus_t_fract_271 = self.__reg_stage_17_one_minus_t_fract_271_next;
        self.__reg_t_dx_240 = self.__reg_t_dx_240_next;
        self.__reg_stage_1_valid_160 = self.__reg_stage_1_valid_160_next;
        self.__reg_t_min_244 = self.__reg_t_min_244_next;
        self.__reg_w1_row_131 = self.__reg_w1_row_131_next;
        self.__reg_stage_1_b_321 = self.__reg_stage_1_b_321_next;
        self.__reg_stage_9_last_399 = self.__reg_stage_9_last_399_next;
        self.__reg_stage_9_g_340 = self.__reg_stage_9_g_340_next;
        self.__reg_stage_8_b_314 = self.__reg_stage_8_b_314_next;
        self.__reg_data_buf_19 = self.__reg_data_buf_19_next;
        self.__reg_stage_20_tile_addr_46 = self.__reg_stage_20_tile_addr_46_next;
        self.__reg_stage_21_edge_test_98 = self.__reg_stage_21_edge_test_98_next;
        self.__reg_refinement_stage_2_q_199 = self.__reg_refinement_stage_2_q_199_next;
        self.__reg_stage_20_z_71 = self.__reg_stage_20_z_71_next;
        self.__reg_stage_5_last_403 = self.__reg_stage_5_last_403_next;
        self.__reg_stage_19_b_303 = self.__reg_stage_19_b_303_next;
        self.__reg_stage_14_b_308 = self.__reg_stage_14_b_308_next;
        self.__reg_stage_5_a_287 = self.__reg_stage_5_a_287_next;
        self.__reg_stage_3_s_260 = self.__reg_stage_3_s_260_next;
        self.__reg_stage_12_a_280 = self.__reg_stage_12_a_280_next;
        self.__reg_z_dy_95 = self.__reg_z_dy_95_next;
        self.__reg_z_dy_mirror_94 = self.__reg_z_dy_mirror_94_next;
        self.__reg_stage_4_last_404 = self.__reg_stage_4_last_404_next;
        self.__reg_stage_13_b_309 = self.__reg_stage_13_b_309_next;
        self.__reg_refinement_stage_3_buffer_0_shr_175 = self.__reg_refinement_stage_3_buffer_0_shr_175_next;
        self.__reg_replica_fifo_read_data_valid_16 = self.__reg_replica_fifo_read_data_valid_16_next;
        self.__reg_t_238 = self.__reg_t_238_next;
        self.__reg_stage_19_g_330 = self.__reg_stage_19_g_330_next;
        self.__reg_stage_13_tile_addr_53 = self.__reg_stage_13_tile_addr_53_next;
        self.__reg_bus_read_return_addr_424 = self.__reg_bus_read_return_addr_424_next;
        self.__reg_stage_20_b_302 = self.__reg_stage_20_b_302_next;
        self.__reg_a_row_297 = self.__reg_a_row_297_next;
        self.__reg_stage_21_tile_addr_45 = self.__reg_stage_21_tile_addr_45_next;
        self.__reg_r_dy_380 = self.__reg_r_dy_380_next;
        self.__reg_mem_read_addr_431 = self.__reg_mem_read_addr_431_next;
        self.__reg_refinement_stage_3_e_221 = self.__reg_refinement_stage_3_e_221_next;
        self.__reg_stage_14_s_249 = self.__reg_stage_14_s_249_next;
        self.__reg_stage_4_g_345 = self.__reg_stage_4_g_345_next;
        self.__reg_r_dx_378 = self.__reg_r_dx_378_next;
        self.__reg_stage_1_r_375 = self.__reg_stage_1_r_375_next;
        self.__reg_stage_4_a_288 = self.__reg_stage_4_a_288_next;
        self.__reg_stage_18_a_274 = self.__reg_stage_18_a_274_next;
        self.__reg_stage_14_valid_147 = self.__reg_stage_14_valid_147_next;
        self.__reg_b_dy_326 = self.__reg_b_dy_326_next;
        self.__reg_stage_1_z_90 = self.__reg_stage_1_z_90_next;
        self.__reg_refinement_stage_0_buffer_1_prev_q_203 = self.__reg_refinement_stage_0_buffer_1_prev_q_203_next;
        self.__reg_refinement_stage_0_buffer_1_q_206 = self.__reg_refinement_stage_0_buffer_1_q_206_next;
        self.__reg_stage_7_t_231 = self.__reg_stage_7_t_231_next;
        self.__reg_stage_4_r_372 = self.__reg_stage_4_r_372_next;
        self.__reg_stage_13_last_395 = self.__reg_stage_13_last_395_next;
        self.__reg_stage_11_t_227 = self.__reg_stage_11_t_227_next;
        self.__reg_stage_2_edge_test_117 = self.__reg_stage_2_edge_test_117_next;
        self.__reg_instruction_2 = self.__reg_instruction_2_next;
        self.__reg_stage_13_s_250 = self.__reg_stage_13_s_250_next;
        self.__reg_a_dy_mirror_295 = self.__reg_a_dy_mirror_295_next;
        self.__reg_program_ram_bus_read_data_valid_35 = self.__reg_program_ram_bus_read_data_valid_35_next;
        self.__reg_stage_3_tile_addr_63 = self.__reg_stage_3_tile_addr_63_next;
        self.__reg_stage_16_valid_145 = self.__reg_stage_16_valid_145_next;
        self.__reg_ddr3_interface_bus_read_data_valid_4 = self.__reg_ddr3_interface_bus_read_data_valid_4_next;
        self.__reg_mem_write_addr_422 = self.__reg_mem_write_addr_422_next;
        self.__reg_stage_20_prev_color_300 = self.__reg_stage_20_prev_color_300_next;
        self.__reg_refinement_stage_0_buffer_0_prev_q_204 = self.__reg_refinement_stage_0_buffer_0_prev_q_204_next;
        self.__reg_s_row_268 = self.__reg_s_row_268_next;
        self.__reg_mem_write_addr_428 = self.__reg_mem_write_addr_428_next;
        self.__reg_tx_415 = self.__reg_tx_415_next;
        self.__reg_mem_read_addr_20 = self.__reg_mem_read_addr_20_next;
        self.__reg_wait_counter_445 = self.__reg_wait_counter_445_next;
        self.__reg_w0_row_138 = self.__reg_w0_row_138_next;
        self.__reg_refinement_stage_2_buffer_0_q_215 = self.__reg_refinement_stage_2_buffer_0_q_215_next;
        self.__reg_mem_write_addr_432 = self.__reg_mem_write_addr_432_next;
        self.__reg_data_latch_416 = self.__reg_data_latch_416_next;
        self.__reg_t_row_243 = self.__reg_t_row_243_next;
        self.__reg_stage_16_one_minus_s_fract_270 = self.__reg_stage_16_one_minus_s_fract_270_next;
        self.__reg_refinement_stage_1_buffer_0_q_210 = self.__reg_refinement_stage_1_buffer_0_q_210_next;
        self.__reg_stage_14_w_172 = self.__reg_stage_14_w_172_next;
        self.__reg_stage_15_z_76 = self.__reg_stage_15_z_76_next;
        self.__reg_stage_6_tile_addr_60 = self.__reg_stage_6_tile_addr_60_next;
        self.__reg_s_263 = self.__reg_s_263_next;
        self.__reg_stage_6_edge_test_113 = self.__reg_stage_6_edge_test_113_next;
        self.__reg_w_inverse_dx_188 = self.__reg_w_inverse_dx_188_next;
        self.__reg_w2_min_125 = self.__reg_w2_min_125_next;
        self.__reg_stage_12_edge_test_107 = self.__reg_stage_12_edge_test_107_next;
        self.__reg_s_dx_mirror_264 = self.__reg_s_dx_mirror_264_next;
        self.__reg_stage_20_blend_dst_factor_166 = self.__reg_stage_20_blend_dst_factor_166_next;
        self.__reg_replica_fifo_read_data_valid_21 = self.__reg_replica_fifo_read_data_valid_21_next;
        self.__reg_stage_10_valid_151 = self.__reg_stage_10_valid_151_next;
        self.__reg_stage_6_a_286 = self.__reg_stage_6_a_286_next;
        self.__reg_stage_7_s_256 = self.__reg_stage_7_s_256_next;
        self.__reg_mem_read_addr_385 = self.__reg_mem_read_addr_385_next;
        self.__reg_stage_1_last_407 = self.__reg_stage_1_last_407_next;
        self.__reg_refinement_stage_2_shr_179 = self.__reg_refinement_stage_2_shr_179_next;
        self.__reg_texture_settings_245 = self.__reg_texture_settings_245_next;
        self.__reg_stage_10_s_253 = self.__reg_stage_10_s_253_next;
        self.__reg_stage_3_valid_158 = self.__reg_stage_3_valid_158_next;
        self.__reg_refinement_stage_3_buffer_1_shr_174 = self.__reg_refinement_stage_3_buffer_1_shr_174_next;
        self.__reg_stage_4_tile_addr_62 = self.__reg_stage_4_tile_addr_62_next;
        self.__reg_stage_17_edge_test_102 = self.__reg_stage_17_edge_test_102_next;
        self.__reg_data_buf_full_22 = self.__reg_data_buf_full_22_next;
        self.__reg_data_latch_444 = self.__reg_data_latch_444_next;
        self.__reg_w_inverse_186 = self.__reg_w_inverse_186_next;
        self.__reg_r_dx_mirror_377 = self.__reg_r_dx_mirror_377_next;
        self.__reg_stage_12_s_251 = self.__reg_stage_12_s_251_next;
        self.__reg_tile_x_66 = self.__reg_tile_x_66_next;
        self.__reg_bus_addr_14 = self.__reg_bus_addr_14_next;
        self.__reg_refinement_stage_1_shr_182 = self.__reg_refinement_stage_1_shr_182_next;
        self.__reg_stage_14_z_77 = self.__reg_stage_14_z_77_next;
        self.__reg_stage_19_a_167 = self.__reg_stage_19_a_167_next;
        self.__reg_refinement_stage_1_buffer_1_shr_180 = self.__reg_refinement_stage_1_buffer_1_shr_180_next;
        self.__reg_tile_y_67 = self.__reg_tile_y_67_next;
        self.__reg_stage_19_valid_142 = self.__reg_stage_19_valid_142_next;
        self.__reg_refinement_stage_0_buffer_0_q_207 = self.__reg_refinement_stage_0_buffer_0_q_207_next;
        self.__reg_stage_9_s_254 = self.__reg_stage_9_s_254_next;
        self.__reg_stage_6_g_343 = self.__reg_stage_6_g_343_next;
        self.__reg_refinement_stage_1_q_202 = self.__reg_refinement_stage_1_q_202_next;
        self.__reg_state_414 = self.__reg_state_414_next;
        self.__reg_stage_8_valid_153 = self.__reg_stage_8_valid_153_next;
        self.__reg_count_3 = self.__reg_count_3_next;
        self.__reg_stage_21_prev_depth_69 = self.__reg_stage_21_prev_depth_69_next;
        self.__reg_stage_14_last_394 = self.__reg_stage_14_last_394_next;
        self.__reg_stage_2_valid_159 = self.__reg_stage_2_valid_159_next;
        self.__reg_tx_443 = self.__reg_tx_443_next;
        self.__reg_stage_6_z_85 = self.__reg_stage_6_z_85_next;
        self.__reg_stage_13_t_225 = self.__reg_stage_13_t_225_next;
        self.__reg_count_23 = self.__reg_count_23_next;
        self.__reg_count_30 = self.__reg_count_30_next;
        self.__reg_refinement_stage_2_buffer_1_shr_177 = self.__reg_refinement_stage_2_buffer_1_shr_177_next;
        self.__reg_refinement_stage_2_buffer_0_prev_q_198 = self.__reg_refinement_stage_2_buffer_0_prev_q_198_next;
        self.__reg_stage_20_last_388 = self.__reg_stage_20_last_388_next;
        self.__reg_stage_12_z_79 = self.__reg_stage_12_z_79_next;
        self.__reg_stage_8_a_284 = self.__reg_stage_8_a_284_next;
        self.__reg_bit_counter_447 = self.__reg_bit_counter_447_next;
        self.__reg_input_generator_active_161 = self.__reg_input_generator_active_161_next;
        self.__reg_mem_read_addr_437 = self.__reg_mem_read_addr_437_next;
        self.__reg_mem_write_addr_43 = self.__reg_mem_write_addr_43_next;
        self.__reg_z_row_96 = self.__reg_z_row_96_next;
        self.__reg_stage_18_g_331 = self.__reg_stage_18_g_331_next;
        self.__reg_w0_dx_mirror_134 = self.__reg_w0_dx_mirror_134_next;
        self.__reg_stage_16_one_minus_t_fract_272 = self.__reg_stage_16_one_minus_t_fract_272_next;
        self.__reg_w1_dx_128 = self.__reg_w1_dx_128_next;
        self.__reg_refinement_stage_0_buffer_0_shr_184 = self.__reg_refinement_stage_0_buffer_0_shr_184_next;
        self.__reg_b_min_328 = self.__reg_b_min_328_next;
        self.__reg_z_dx_mirror_92 = self.__reg_z_dx_mirror_92_next;
        self.__reg_stage_21_z_70 = self.__reg_stage_21_z_70_next;
        self.__reg_w2_dx_mirror_120 = self.__reg_w2_dx_mirror_120_next;
        self.__reg_stage_3_a_289 = self.__reg_stage_3_a_289_next;
        self.__reg_stage_1_s_262 = self.__reg_stage_1_s_262_next;
        self.__reg_stage_9_z_82 = self.__reg_stage_9_z_82_next;
        self.__reg_s_dy_mirror_266 = self.__reg_s_dy_mirror_266_next;
        self.__reg_stage_17_r_359 = self.__reg_stage_17_r_359_next;
        self.__reg_tick_counter_419 = self.__reg_tick_counter_419_next;
        self.__reg_count_12 = self.__reg_count_12_next;
        self.__reg_stage_12_last_396 = self.__reg_stage_12_last_396_next;
        self.__reg_stage_8_s_255 = self.__reg_stage_8_s_255_next;
        self.__reg_r_376 = self.__reg_r_376_next;
        self.__reg_stage_10_z_81 = self.__reg_stage_10_z_81_next;
        self.__reg_stage_10_last_398 = self.__reg_stage_10_last_398_next;
        self.__reg_stage_13_g_336 = self.__reg_stage_13_g_336_next;
        self.__reg_read_data_word_select_439 = self.__reg_read_data_word_select_439_next;
        self.__reg_mem_read_addr_435 = self.__reg_mem_read_addr_435_next;
        self.__reg_stage_6_valid_155 = self.__reg_stage_6_valid_155_next;
        self.__reg_replica_data_fifo_select_164 = self.__reg_replica_data_fifo_select_164_next;
        self.__reg_stage_4_z_87 = self.__reg_stage_4_z_87_next;
        self.__reg_mem_read_addr_429 = self.__reg_mem_read_addr_429_next;
        self.__reg_stage_2_s_261 = self.__reg_stage_2_s_261_next;
        self.__reg_refinement_stage_2_buffer_1_prev_q_197 = self.__reg_refinement_stage_2_buffer_1_prev_q_197_next;
        self.__reg_s_dy_267 = self.__reg_s_dy_267_next;
        self.__reg_w2_119 = self.__reg_w2_119_next;
        self.__reg_stage_15_a_277 = self.__reg_stage_15_a_277_next;
        self.__reg_w1_dy_mirror_129 = self.__reg_w1_dy_mirror_129_next;
        self.__reg_stage_3_r_373 = self.__reg_stage_3_r_373_next;
        self.__reg_data_buf_full_17 = self.__reg_data_buf_full_17_next;
        self.__reg_stage_18_z_73 = self.__reg_stage_18_z_73_next;
        self.__reg_stage_8_t_230 = self.__reg_stage_8_t_230_next;
        self.__reg_stage_3_g_346 = self.__reg_stage_3_g_346_next;
        self.__reg_stage_13_edge_test_106 = self.__reg_stage_13_edge_test_106_next;
        self.__reg_s_min_269 = self.__reg_s_min_269_next;
        self.__reg_t_dy_242 = self.__reg_t_dy_242_next;
        self.__reg_stage_19_edge_test_100 = self.__reg_stage_19_edge_test_100_next;
        self.__reg_w1_dx_mirror_127 = self.__reg_w1_dx_mirror_127_next;
        self.__reg_w1_126 = self.__reg_w1_126_next;
        self.__reg_a_dx_294 = self.__reg_a_dx_294_next;
        self.__reg_stage_12_g_337 = self.__reg_stage_12_g_337_next;
        self.__reg_refinement_stage_2_buffer_1_e_222 = self.__reg_refinement_stage_2_buffer_1_e_222_next;
        self.__reg_active_386 = self.__reg_active_386_next;
        self.__reg_stage_16_last_392 = self.__reg_stage_16_last_392_next;
        self.__reg_count_36 = self.__reg_count_36_next;
        self.__reg_stage_4_s_259 = self.__reg_stage_4_s_259_next;
        self.__reg_stage_17_last_391 = self.__reg_stage_17_last_391_next;
        self.__reg_stage_18_last_390 = self.__reg_stage_18_last_390_next;
        self.__reg_b_322 = self.__reg_b_322_next;
        self.__reg_stage_11_b_311 = self.__reg_stage_11_b_311_next;
        self.__reg_data_442 = self.__reg_data_442_next;
        self.__reg_stage_15_t_171 = self.__reg_stage_15_t_171_next;
        self.__reg_z_91 = self.__reg_z_91_next;
        self.__reg_a_min_298 = self.__reg_a_min_298_next;
        self.__reg_a_292 = self.__reg_a_292_next;
        self.__reg_data_valid_449 = self.__reg_data_valid_449_next;
        self.__reg_b_dx_324 = self.__reg_b_dx_324_next;
        self.__reg_stage_6_r_370 = self.__reg_stage_6_r_370_next;
        self.__reg_mem_write_addr_430 = self.__reg_mem_write_addr_430_next;
        self.__reg_stage_9_a_283 = self.__reg_stage_9_a_283_next;
        self.__reg_state_425 = self.__reg_state_425_next;
        self.__reg_refinement_stage_1_buffer_0_e_218 = self.__reg_refinement_stage_1_buffer_0_e_218_next;
        self.__reg_stage_9_r_367 = self.__reg_stage_9_r_367_next;
        self.__reg_w_inverse_dy_190 = self.__reg_w_inverse_dy_190_next;
        self.__reg_data_buf_25 = self.__reg_data_buf_25_next;
        self.__reg_refinement_stage_1_buffer_1_e_217 = self.__reg_refinement_stage_1_buffer_1_e_217_next;
        self.__reg_stage_20_a_383 = self.__reg_stage_20_a_383_next;
        self.__reg_z_dx_93 = self.__reg_z_dx_93_next;
        self.__reg_refinement_stage_0_e_208 = self.__reg_refinement_stage_0_e_208_next;
        self.__reg_count_34 = self.__reg_count_34_next;
        self.__reg_stage_3_z_88 = self.__reg_stage_3_z_88_next;
        self.__reg_stage_15_b_307 = self.__reg_stage_15_b_307_next;
        self.__reg_z_min_97 = self.__reg_z_min_97_next;
        self.__reg_mem_write_addr_434 = self.__reg_mem_write_addr_434_next;
        self.__reg_pc_13 = self.__reg_pc_13_next;
        self.__reg_stage_10_r_366 = self.__reg_stage_10_r_366_next;
        self.__reg_stage_6_t_232 = self.__reg_stage_6_t_232_next;
        self.__reg_stage_2_t_236 = self.__reg_stage_2_t_236_next;
        self.__reg_stage_19_tile_addr_47 = self.__reg_stage_19_tile_addr_47_next;
        self.__reg_g_349 = self.__reg_g_349_next;
        self.__reg_mem_write_addr_408 = self.__reg_mem_write_addr_408_next;
        self.__reg_stage_5_b_317 = self.__reg_stage_5_b_317_next;
        self.__reg_stage_2_b_320 = self.__reg_stage_2_b_320_next;
        self.__reg_stage_19_r_357 = self.__reg_stage_19_r_357_next;
        self.__reg_stage_5_tile_addr_61 = self.__reg_stage_5_tile_addr_61_next;
        self.__reg_g_row_354 = self.__reg_g_row_354_next;
        self.__reg_stage_18_tile_addr_48 = self.__reg_stage_18_tile_addr_48_next;
        self.__reg_stage_12_valid_149 = self.__reg_stage_12_valid_149_next;
        self.__reg_stage_11_z_80 = self.__reg_stage_11_z_80_next;
        self.__reg_w_inverse_dx_mirror_187 = self.__reg_w_inverse_dx_mirror_187_next;
        self.__reg_stage_20_blend_src_factor_301 = self.__reg_stage_20_blend_src_factor_301_next;
        self.__reg_g_min_355 = self.__reg_g_min_355_next;
        self.__reg_stage_16_g_333 = self.__reg_stage_16_g_333_next;
        self.__reg_bus_write_data_1 = self.__reg_bus_write_data_1_next;
        self.__reg_refinement_stage_0_q_205 = self.__reg_refinement_stage_0_q_205_next;
        self.__reg_stage_17_upper_246 = self.__reg_stage_17_upper_246_next;
        self.__reg_w2_dx_121 = self.__reg_w2_dx_121_next;
        self.__reg_stage_1_t_237 = self.__reg_stage_1_t_237_next;
        self.__reg_bus_read_data_valid_33 = self.__reg_bus_read_data_valid_33_next;
        self.__reg_t_dy_mirror_241 = self.__reg_t_dy_mirror_241_next;
        self.__reg_stage_13_r_363 = self.__reg_stage_13_r_363_next;
        self.__reg_stage_5_g_344 = self.__reg_stage_5_g_344_next;
        self.__reg_w2_dy_123 = self.__reg_w2_dy_123_next;
        self.__reg_stage_17_z_74 = self.__reg_stage_17_z_74_next;
        self.__reg_stage_16_s_fract_247 = self.__reg_stage_16_s_fract_247_next;
        self.__reg_stage_9_t_229 = self.__reg_stage_9_t_229_next;
        self.__reg_stage_5_s_258 = self.__reg_stage_5_s_258_next;
        self.__reg_stage_17_g_332 = self.__reg_stage_17_g_332_next;
        self.__reg_stage_14_g_335 = self.__reg_stage_14_g_335_next;
        self.__reg_stage_7_g_342 = self.__reg_stage_7_g_342_next;
        self.__reg_count_410 = self.__reg_count_410_next;
        self.__reg_bit_counter_412 = self.__reg_bit_counter_412_next;
        self.__reg_bus_write_5 = self.__reg_bus_write_5_next;
        self.__reg_w2_dy_mirror_122 = self.__reg_w2_dy_mirror_122_next;
        self.__reg_depth_settings_68 = self.__reg_depth_settings_68_next;
        self.__reg_refinement_stage_2_buffer_0_e_223 = self.__reg_refinement_stage_2_buffer_0_e_223_next;
        self.__reg_stage_11_r_365 = self.__reg_stage_11_r_365_next;
        self.__reg_data_421 = self.__reg_data_421_next;
        self.__reg_stage_15_last_393 = self.__reg_stage_15_last_393_next;
        self.__reg_a_dx_mirror_293 = self.__reg_a_dx_mirror_293_next;
        self.__reg_b_dy_mirror_325 = self.__reg_b_dy_mirror_325_next;
        self.__reg_stage_6_last_402 = self.__reg_stage_6_last_402_next;
        self.__reg_stage_16_b_306 = self.__reg_stage_16_b_306_next;
        self.__reg_stage_11_edge_test_108 = self.__reg_stage_11_edge_test_108_next;
        self.__reg_state_7 = self.__reg_state_7_next;
        self.__reg_stage_5_edge_test_114 = self.__reg_stage_5_edge_test_114_next;
        self.__reg_stage_14_a_278 = self.__reg_stage_14_a_278_next;
        self.__reg_g_dx_351 = self.__reg_g_dx_351_next;
        self.__reg_s_dx_265 = self.__reg_s_dx_265_next;
        self.__reg_stage_6_b_316 = self.__reg_stage_6_b_316_next;
        self.__reg_w0_dy_137 = self.__reg_w0_dy_137_next;
        self.__reg_stage_18_valid_143 = self.__reg_stage_18_valid_143_next;
        self.__reg_stage_5_r_371 = self.__reg_stage_5_r_371_next;
        self.__reg_w1_dy_130 = self.__reg_w1_dy_130_next;
        self.__reg_stage_5_valid_156 = self.__reg_stage_5_valid_156_next;
        self.__reg_stage_8_r_368 = self.__reg_stage_8_r_368_next;
        self.__reg_blend_settings_299 = self.__reg_blend_settings_299_next;
        self.__reg_stage_14_r_362 = self.__reg_stage_14_r_362_next;
        self.__reg_stage_12_t_226 = self.__reg_stage_12_t_226_next;
        self.__reg_stage_2_r_374 = self.__reg_stage_2_r_374_next;
        self.__reg_cycle_counter_441 = self.__reg_cycle_counter_441_next;
        self.__reg_stage_11_s_252 = self.__reg_stage_11_s_252_next;
        self.__reg_state_446 = self.__reg_state_446_next;
        self.__reg_stage_7_z_84 = self.__reg_stage_7_z_84_next;
        self.__reg_stage_16_z_75 = self.__reg_stage_16_z_75_next;
        self.__reg_stage_13_z_78 = self.__reg_stage_13_z_78_next;
        self.__reg_stage_14_edge_test_105 = self.__reg_stage_14_edge_test_105_next;
        self.__reg_stage_9_b_313 = self.__reg_stage_9_b_313_next;
        self.__reg_stage_4_t_234 = self.__reg_stage_4_t_234_next;
        self.__reg_stage_15_r_361 = self.__reg_stage_15_r_361_next;
        self.__reg_mem_read_addr_44 = self.__reg_mem_read_addr_44_next;
        self.__reg_stage_6_s_257 = self.__reg_stage_6_s_257_next;
        self.__reg_stage_2_a_290 = self.__reg_stage_2_a_290_next;
        self.__reg_stage_18_edge_test_101 = self.__reg_stage_18_edge_test_101_next;
        self.__reg_tick_counter_427 = self.__reg_tick_counter_427_next;
        self.__reg_count_26 = self.__reg_count_26_next;
        self.__reg_stage_8_edge_test_111 = self.__reg_stage_8_edge_test_111_next;
        self.__reg_w_inverse_dy_mirror_189 = self.__reg_w_inverse_dy_mirror_189_next;
        self.__reg_stage_16_t_fract_170 = self.__reg_stage_16_t_fract_170_next;
        self.__reg_stage_10_t_228 = self.__reg_stage_10_t_228_next;
        self.__reg_state_418 = self.__reg_state_418_next;
        self.__reg_stage_19_z_72 = self.__reg_stage_19_z_72_next;
        self.__reg_g_dx_mirror_350 = self.__reg_g_dx_mirror_350_next;
        self.__reg_shift_stage_shr_173 = self.__reg_shift_stage_shr_173_next;
        self.__reg_count_11 = self.__reg_count_11_next;
        self.__reg_stage_11_valid_150 = self.__reg_stage_11_valid_150_next;
        self.__reg_stage_7_a_285 = self.__reg_stage_7_a_285_next;
        self.__reg_stage_14_tile_addr_52 = self.__reg_stage_14_tile_addr_52_next;
        self.__reg_stage_21_valid_140 = self.__reg_stage_21_valid_140_next;
        self.__reg_tick_counter_420 = self.__reg_tick_counter_420_next;
        self.__reg_refinement_stage_3_buffer_0_prev_q_195 = self.__reg_refinement_stage_3_buffer_0_prev_q_195_next;
        self.__reg_stage_15_s_248 = self.__reg_stage_15_s_248_next;
        self.__reg_stage_17_t_fract_169 = self.__reg_stage_17_t_fract_169_next;
        self.__reg_w0_dx_135 = self.__reg_w0_dx_135_next;
        self.__reg_stage_8_tile_addr_58 = self.__reg_stage_8_tile_addr_58_next;
        self.__reg_stage_8_z_83 = self.__reg_stage_8_z_83_next;
        self.__reg_r_row_381 = self.__reg_r_row_381_next;
        self.__reg_stage_12_tile_addr_54 = self.__reg_stage_12_tile_addr_54_next;
        self.__reg_fifo_read_data_valid_10 = self.__reg_fifo_read_data_valid_10_next;
        self.__reg_reg_bus_read_data_valid_29 = self.__reg_reg_bus_read_data_valid_29_next;
        self.__reg_shift_stage_q_193 = self.__reg_shift_stage_q_193_next;
        self.__reg_mem_write_addr_41 = self.__reg_mem_write_addr_41_next;
        self.__reg_refinement_stage_0_buffer_1_shr_183 = self.__reg_refinement_stage_0_buffer_1_shr_183_next;
        self.__reg_stage_13_valid_148 = self.__reg_stage_13_valid_148_next;
        self.__reg_bus_write_byte_enable_40 = self.__reg_bus_write_byte_enable_40_next;
        self.__reg_fifo_read_data_valid_8 = self.__reg_fifo_read_data_valid_8_next;
        self.__reg_stage_18_texel_168 = self.__reg_stage_18_texel_168_next;
        self.__reg_stage_17_b_305 = self.__reg_stage_17_b_305_next;
        self.__reg_stage_3_t_235 = self.__reg_stage_3_t_235_next;
        self.__reg_stage_10_a_282 = self.__reg_stage_10_a_282_next;
        self.__reg_stage_21_last_387 = self.__reg_stage_21_last_387_next;
        self.__reg_stage_10_g_339 = self.__reg_stage_10_g_339_next;
        self.__reg_refinement_stage_0_shr_185 = self.__reg_refinement_stage_0_shr_185_next;
        self.__reg_mem_write_addr_436 = self.__reg_mem_write_addr_436_next;
        self.__reg_stage_5_t_233 = self.__reg_stage_5_t_233_next;
        self.__reg_stage_3_last_405 = self.__reg_stage_3_last_405_next;
        self.__reg_bit_counter_426 = self.__reg_bit_counter_426_next;
        self.__reg_replica_data_fifo_select_438 = self.__reg_replica_data_fifo_select_438_next;
        self.__reg_mem_read_addr_409 = self.__reg_mem_read_addr_409_next;
        self.__reg_stage_11_a_281 = self.__reg_stage_11_a_281_next;
        self.__reg_refinement_stage_3_q_196 = self.__reg_refinement_stage_3_q_196_next;
        self.__reg_mem_write_addr_162 = self.__reg_mem_write_addr_162_next;
        self.__reg_refinement_stage_3_shr_176 = self.__reg_refinement_stage_3_shr_176_next;
        self.__reg_instructions_retired_counter_440 = self.__reg_instructions_retired_counter_440_next;
        self.__reg_stage_20_g_329 = self.__reg_stage_20_g_329_next;
        self.__reg_stage_17_a_275 = self.__reg_stage_17_a_275_next;
        self.__reg_stage_13_a_279 = self.__reg_stage_13_a_279_next;
        self.__reg_stage_7_tile_addr_59 = self.__reg_stage_7_tile_addr_59_next;
        self.__reg_stage_10_b_312 = self.__reg_stage_10_b_312_next;
        self.__reg_stage_15_g_334 = self.__reg_stage_15_g_334_next;
        self.__reg_refinement_stage_3_buffer_0_q_220 = self.__reg_refinement_stage_3_buffer_0_q_220_next;
        self.__reg_a_dy_296 = self.__reg_a_dy_296_next;
        self.__reg_t_dx_mirror_239 = self.__reg_t_dx_mirror_239_next;
        self.__reg_stage_4_edge_test_115 = self.__reg_stage_4_edge_test_115_next;
        self.__reg_stage_4_b_318 = self.__reg_stage_4_b_318_next;
        self.__reg_stage_18_b_304 = self.__reg_stage_18_b_304_next;
        self.__reg_g_dy_mirror_352 = self.__reg_g_dy_mirror_352_next;
        self.__reg_wait_counter_413 = self.__reg_wait_counter_413_next;
        self.__reg_mem_write_addr_384 = self.__reg_mem_write_addr_384_next;
        self.__reg_w1_min_132 = self.__reg_w1_min_132_next;
        self.__reg_stage_11_tile_addr_55 = self.__reg_stage_11_tile_addr_55_next;
        self.__reg_mem_read_addr_39 = self.__reg_mem_read_addr_39_next;
        self.__reg_refinement_stage_2_e_216 = self.__reg_refinement_stage_2_e_216_next;
        self.__reg_stage_12_r_364 = self.__reg_stage_12_r_364_next;
        self.__reg_w0_133 = self.__reg_w0_133_next;
        self.__reg_stage_17_lower_273 = self.__reg_stage_17_lower_273_next;
        self.__reg_refinement_stage_1_buffer_0_prev_q_201 = self.__reg_refinement_stage_1_buffer_0_prev_q_201_next;
        self.__reg_refinement_stage_3_buffer_1_q_219 = self.__reg_refinement_stage_3_buffer_1_q_219_next;
        self.__reg_stage_7_edge_test_112 = self.__reg_stage_7_edge_test_112_next;
        self.__reg_stage_3_b_319 = self.__reg_stage_3_b_319_next;
        self.__reg_stage_3_edge_test_116 = self.__reg_stage_3_edge_test_116_next;
        self.__reg_refinement_stage_2_buffer_0_shr_178 = self.__reg_refinement_stage_2_buffer_0_shr_178_next;
        self.__reg_stage_11_last_397 = self.__reg_stage_11_last_397_next;
        self.__reg_b_row_327 = self.__reg_b_row_327_next;
        self.__reg_boot_rom_bus_read_data_valid_37 = self.__reg_boot_rom_bus_read_data_valid_37_next;
        self.__reg_g_dy_353 = self.__reg_g_dy_353_next;
        self.__reg_stage_18_r_358 = self.__reg_stage_18_r_358_next;
        self.__reg_stage_16_r_360 = self.__reg_stage_16_r_360_next;
        self.__reg_bus_enable_6 = self.__reg_bus_enable_6_next;
        self.__reg_stage_7_valid_154 = self.__reg_stage_7_valid_154_next;
        self.__reg_stage_7_b_315 = self.__reg_stage_7_b_315_next;
        self.__reg_mem_read_addr_423 = self.__reg_mem_read_addr_423_next;
        self.__reg_stage_9_valid_152 = self.__reg_stage_9_valid_152_next;
        self.__reg_refinement_stage_3_buffer_1_prev_q_194 = self.__reg_refinement_stage_3_buffer_1_prev_q_194_next;
        self.__reg_leds_0 = self.__reg_leds_0_next;
        self.__reg_stage_20_valid_141 = self.__reg_stage_20_valid_141_next;
        self.__reg_stage_7_last_401 = self.__reg_stage_7_last_401_next;
        self.__reg_stage_2_tile_addr_64 = self.__reg_stage_2_tile_addr_64_next;
        self.__reg_stage_17_valid_144 = self.__reg_stage_17_valid_144_next;
        self.__reg_stage_2_g_347 = self.__reg_stage_2_g_347_next;
        self.__reg_r_dy_mirror_379 = self.__reg_r_dy_mirror_379_next;
        self.__reg_b_dx_mirror_323 = self.__reg_b_dx_mirror_323_next;
        self.__reg_stage_8_last_400 = self.__reg_stage_8_last_400_next;
        self.__reg_stage_20_r_356 = self.__reg_stage_20_r_356_next;
        self.__reg_stage_19_last_389 = self.__reg_stage_19_last_389_next;
        self.__reg_refinement_stage_0_buffer_0_e_213 = self.__reg_refinement_stage_0_buffer_0_e_213_next;
        self.__reg_stage_10_tile_addr_56 = self.__reg_stage_10_tile_addr_56_next;
        self.__reg_depth_buffer_bus_read_data_valid_24 = self.__reg_depth_buffer_bus_read_data_valid_24_next;
        self.__reg_stage_17_tile_addr_49 = self.__reg_stage_17_tile_addr_49_next;
        self.__reg_mem_write_addr_38 = self.__reg_mem_write_addr_38_next;
        self.__reg_mem_read_addr_42 = self.__reg_mem_read_addr_42_next;
        self.__reg_stage_9_edge_test_110 = self.__reg_stage_9_edge_test_110_next;
        self.__reg_stage_12_b_310 = self.__reg_stage_12_b_310_next;
        self.__reg_data_valid_411 = self.__reg_data_valid_411_next;
        self.__reg_refinement_stage_1_buffer_1_prev_q_200 = self.__reg_refinement_stage_1_buffer_1_prev_q_200_next;
        self.__reg_stage_7_r_369 = self.__reg_stage_7_r_369_next;
        self.__reg_stage_5_z_86 = self.__reg_stage_5_z_86_next;
        self.__reg_count_15 = self.__reg_count_15_next;
        self.__reg_mem_read_addr_433 = self.__reg_mem_read_addr_433_next;
        self.__reg_refinement_stage_0_buffer_1_e_212 = self.__reg_refinement_stage_0_buffer_1_e_212_next;
        self.__reg_stage_4_valid_157 = self.__reg_stage_4_valid_157_next;
        self.__reg_tick_counter_448 = self.__reg_tick_counter_448_next;
        self.__reg_w_inverse_min_192 = self.__reg_w_inverse_min_192_next;
        self.__reg_color_buffer_bus_read_data_valid_27 = self.__reg_color_buffer_bus_read_data_valid_27_next;
        self.__reg_refinement_stage_1_buffer_1_q_209 = self.__reg_refinement_stage_1_buffer_1_q_209_next;
        self.__reg_stage_1_edge_test_118 = self.__reg_stage_1_edge_test_118_next;
        self.__reg_stage_1_g_348 = self.__reg_stage_1_g_348_next;
        self.__reg_r_min_382 = self.__reg_r_min_382_next;
        self.__reg_stage_11_g_338 = self.__reg_stage_11_g_338_next;
        self.__reg_count_28 = self.__reg_count_28_next;
        self.__reg_stage_1_a_291 = self.__reg_stage_1_a_291_next;
        self.__reg_count_32 = self.__reg_count_32_next;
        self.__reg_stage_16_edge_test_103 = self.__reg_stage_16_edge_test_103_next;
        self.__reg_count_9 = self.__reg_count_9_next;
        self.__reg_stage_20_edge_test_99 = self.__reg_stage_20_edge_test_99_next;
        self.__reg_w_inverse_row_191 = self.__reg_w_inverse_row_191_next;
        self.__reg_stage_14_t_224 = self.__reg_stage_14_t_224_next;
        self.__reg_stage_21_color_165 = self.__reg_stage_21_color_165_next;
        self.__reg_bit_counter_417 = self.__reg_bit_counter_417_next;
        self.__reg_bus_read_data_valid_31 = self.__reg_bus_read_data_valid_31_next;
        self.__reg_stage_9_tile_addr_57 = self.__reg_stage_9_tile_addr_57_next;
        self.__reg_mem_write_addr_18 = self.__reg_mem_write_addr_18_next;
        self.color_buffer_element_1_37_read_port_0_value = if self.color_buffer_element_1_37_read_port_0_enable { self.color_buffer_element_1_37[self.color_buffer_element_1_37_read_port_0_address as usize] } else { self.color_buffer_element_1_37_read_port_0_value };
        self.color_buffer_element_1_37[self.color_buffer_element_1_37_write_port_address as usize] = if self.color_buffer_element_1_37_write_port_enable { self.color_buffer_element_1_37_write_port_value } else { self.color_buffer_element_1_37[self.color_buffer_element_1_37_write_port_address as usize] };
        self.program_ram_mem_element_3_48_read_port_0_value = if self.program_ram_mem_element_3_48_read_port_0_enable { self.program_ram_mem_element_3_48[self.program_ram_mem_element_3_48_read_port_0_address as usize] } else { self.program_ram_mem_element_3_48_read_port_0_value };
        self.program_ram_mem_element_3_48[self.program_ram_mem_element_3_48_write_port_address as usize] = if self.program_ram_mem_element_3_48_write_port_enable { self.program_ram_mem_element_3_48_write_port_value } else { self.program_ram_mem_element_3_48[self.program_ram_mem_element_3_48_write_port_address as usize] };
        self.ddr3_mem_element_11_15_read_port_0_value = if self.ddr3_mem_element_11_15_read_port_0_enable { self.ddr3_mem_element_11_15[self.ddr3_mem_element_11_15_read_port_0_address as usize] } else { self.ddr3_mem_element_11_15_read_port_0_value };
        self.ddr3_mem_element_11_15[self.ddr3_mem_element_11_15_write_port_address as usize] = if self.ddr3_mem_element_11_15_write_port_enable { self.ddr3_mem_element_11_15_write_port_value } else { self.ddr3_mem_element_11_15[self.ddr3_mem_element_11_15_write_port_address as usize] };
        self.program_ram_mem_element_6_51_read_port_0_value = if self.program_ram_mem_element_6_51_read_port_0_enable { self.program_ram_mem_element_6_51[self.program_ram_mem_element_6_51_read_port_0_address as usize] } else { self.program_ram_mem_element_6_51_read_port_0_value };
        self.program_ram_mem_element_6_51[self.program_ram_mem_element_6_51_write_port_address as usize] = if self.program_ram_mem_element_6_51_write_port_enable { self.program_ram_mem_element_6_51_write_port_value } else { self.program_ram_mem_element_6_51[self.program_ram_mem_element_6_51_write_port_address as usize] };
        self.program_ram_mem_element_13_58_read_port_0_value = if self.program_ram_mem_element_13_58_read_port_0_enable { self.program_ram_mem_element_13_58[self.program_ram_mem_element_13_58_read_port_0_address as usize] } else { self.program_ram_mem_element_13_58_read_port_0_value };
        self.program_ram_mem_element_13_58[self.program_ram_mem_element_13_58_write_port_address as usize] = if self.program_ram_mem_element_13_58_write_port_enable { self.program_ram_mem_element_13_58_write_port_value } else { self.program_ram_mem_element_13_58[self.program_ram_mem_element_13_58_write_port_address as usize] };
        self.register_file_0_read_port_0_value = if self.register_file_0_read_port_0_enable { self.register_file_0[self.register_file_0_read_port_0_address as usize] } else { self.register_file_0_read_port_0_value };
        self.register_file_0_read_port_1_value = if self.register_file_0_read_port_1_enable { self.register_file_0[self.register_file_0_read_port_1_address as usize] } else { self.register_file_0_read_port_1_value };
        self.register_file_0[self.register_file_0_write_port_address as usize] = if self.register_file_0_write_port_enable { self.register_file_0_write_port_value } else { self.register_file_0[self.register_file_0_write_port_address as usize] };
        self.ddr3_mem_element_4_8_read_port_0_value = if self.ddr3_mem_element_4_8_read_port_0_enable { self.ddr3_mem_element_4_8[self.ddr3_mem_element_4_8_read_port_0_address as usize] } else { self.ddr3_mem_element_4_8_read_port_0_value };
        self.ddr3_mem_element_4_8[self.ddr3_mem_element_4_8_write_port_address as usize] = if self.ddr3_mem_element_4_8_write_port_enable { self.ddr3_mem_element_4_8_write_port_value } else { self.ddr3_mem_element_4_8[self.ddr3_mem_element_4_8_write_port_address as usize] };
        self.program_ram_mem_element_1_46_read_port_0_value = if self.program_ram_mem_element_1_46_read_port_0_enable { self.program_ram_mem_element_1_46[self.program_ram_mem_element_1_46_read_port_0_address as usize] } else { self.program_ram_mem_element_1_46_read_port_0_value };
        self.program_ram_mem_element_1_46[self.program_ram_mem_element_1_46_write_port_address as usize] = if self.program_ram_mem_element_1_46_write_port_enable { self.program_ram_mem_element_1_46_write_port_value } else { self.program_ram_mem_element_1_46[self.program_ram_mem_element_1_46_write_port_address as usize] };
        self.ddr3_mem_element_12_16_read_port_0_value = if self.ddr3_mem_element_12_16_read_port_0_enable { self.ddr3_mem_element_12_16[self.ddr3_mem_element_12_16_read_port_0_address as usize] } else { self.ddr3_mem_element_12_16_read_port_0_value };
        self.ddr3_mem_element_12_16[self.ddr3_mem_element_12_16_write_port_address as usize] = if self.ddr3_mem_element_12_16_write_port_enable { self.ddr3_mem_element_12_16_write_port_value } else { self.ddr3_mem_element_12_16[self.ddr3_mem_element_12_16_write_port_address as usize] };
        self.program_ram_mem_element_14_59_read_port_0_value = if self.program_ram_mem_element_14_59_read_port_0_enable { self.program_ram_mem_element_14_59[self.program_ram_mem_element_14_59_read_port_0_address as usize] } else { self.program_ram_mem_element_14_59_read_port_0_value };
        self.program_ram_mem_element_14_59[self.program_ram_mem_element_14_59_write_port_address as usize] = if self.program_ram_mem_element_14_59_write_port_enable { self.program_ram_mem_element_14_59_write_port_value } else { self.program_ram_mem_element_14_59[self.program_ram_mem_element_14_59_write_port_address as usize] };
        self.depth_buffer_element_6_29_read_port_0_value = if self.depth_buffer_element_6_29_read_port_0_enable { self.depth_buffer_element_6_29[self.depth_buffer_element_6_29_read_port_0_address as usize] } else { self.depth_buffer_element_6_29_read_port_0_value };
        self.depth_buffer_element_6_29[self.depth_buffer_element_6_29_write_port_address as usize] = if self.depth_buffer_element_6_29_write_port_enable { self.depth_buffer_element_6_29_write_port_value } else { self.depth_buffer_element_6_29[self.depth_buffer_element_6_29_write_port_address as usize] };
        self.mem_43_read_port_0_value = if self.mem_43_read_port_0_enable { self.mem_43[self.mem_43_read_port_0_address as usize] } else { self.mem_43_read_port_0_value };
        self.mem_43[self.mem_43_write_port_address as usize] = if self.mem_43_write_port_enable { self.mem_43_write_port_value } else { self.mem_43[self.mem_43_write_port_address as usize] };
        self.color_buffer_element_2_38_read_port_0_value = if self.color_buffer_element_2_38_read_port_0_enable { self.color_buffer_element_2_38[self.color_buffer_element_2_38_read_port_0_address as usize] } else { self.color_buffer_element_2_38_read_port_0_value };
        self.color_buffer_element_2_38[self.color_buffer_element_2_38_write_port_address as usize] = if self.color_buffer_element_2_38_write_port_enable { self.color_buffer_element_2_38_write_port_value } else { self.color_buffer_element_2_38[self.color_buffer_element_2_38_write_port_address as usize] };
        self.color_buffer_element_3_39_read_port_0_value = if self.color_buffer_element_3_39_read_port_0_enable { self.color_buffer_element_3_39[self.color_buffer_element_3_39_read_port_0_address as usize] } else { self.color_buffer_element_3_39_read_port_0_value };
        self.color_buffer_element_3_39[self.color_buffer_element_3_39_write_port_address as usize] = if self.color_buffer_element_3_39_write_port_enable { self.color_buffer_element_3_39_write_port_value } else { self.color_buffer_element_3_39[self.color_buffer_element_3_39_write_port_address as usize] };
        self.program_ram_mem_element_2_47_read_port_0_value = if self.program_ram_mem_element_2_47_read_port_0_enable { self.program_ram_mem_element_2_47[self.program_ram_mem_element_2_47_read_port_0_address as usize] } else { self.program_ram_mem_element_2_47_read_port_0_value };
        self.program_ram_mem_element_2_47[self.program_ram_mem_element_2_47_write_port_address as usize] = if self.program_ram_mem_element_2_47_write_port_enable { self.program_ram_mem_element_2_47_write_port_value } else { self.program_ram_mem_element_2_47[self.program_ram_mem_element_2_47_write_port_address as usize] };
        self.program_ram_mem_element_4_49_read_port_0_value = if self.program_ram_mem_element_4_49_read_port_0_enable { self.program_ram_mem_element_4_49[self.program_ram_mem_element_4_49_read_port_0_address as usize] } else { self.program_ram_mem_element_4_49_read_port_0_value };
        self.program_ram_mem_element_4_49[self.program_ram_mem_element_4_49_write_port_address as usize] = if self.program_ram_mem_element_4_49_write_port_enable { self.program_ram_mem_element_4_49_write_port_value } else { self.program_ram_mem_element_4_49[self.program_ram_mem_element_4_49_write_port_address as usize] };
        self.ddr3_mem_element_6_10_read_port_0_value = if self.ddr3_mem_element_6_10_read_port_0_enable { self.ddr3_mem_element_6_10[self.ddr3_mem_element_6_10_read_port_0_address as usize] } else { self.ddr3_mem_element_6_10_read_port_0_value };
        self.ddr3_mem_element_6_10[self.ddr3_mem_element_6_10_write_port_address as usize] = if self.ddr3_mem_element_6_10_write_port_enable { self.ddr3_mem_element_6_10_write_port_value } else { self.ddr3_mem_element_6_10[self.ddr3_mem_element_6_10_write_port_address as usize] };
        self.mem_31_read_port_0_value = if self.mem_31_read_port_0_enable { self.mem_31[self.mem_31_read_port_0_address as usize] } else { self.mem_31_read_port_0_value };
        self.mem_31[self.mem_31_write_port_address as usize] = if self.mem_31_write_port_enable { self.mem_31_write_port_value } else { self.mem_31[self.mem_31_write_port_address as usize] };
        self.mem_61_read_port_0_value = if self.mem_61_read_port_0_enable { self.mem_61[self.mem_61_read_port_0_address as usize] } else { self.mem_61_read_port_0_value };
        self.mem_61[self.mem_61_write_port_address as usize] = if self.mem_61_write_port_enable { self.mem_61_write_port_value } else { self.mem_61[self.mem_61_write_port_address as usize] };
        self.mem_40_read_port_0_value = if self.mem_40_read_port_0_enable { self.mem_40[self.mem_40_read_port_0_address as usize] } else { self.mem_40_read_port_0_value };
        self.mem_40[self.mem_40_write_port_address as usize] = if self.mem_40_write_port_enable { self.mem_40_write_port_value } else { self.mem_40[self.mem_40_write_port_address as usize] };
        self.tex_buffer2_34_read_port_0_value = if self.tex_buffer2_34_read_port_0_enable { self.tex_buffer2_34[self.tex_buffer2_34_read_port_0_address as usize] } else { self.tex_buffer2_34_read_port_0_value };
        self.tex_buffer2_34[self.tex_buffer2_34_write_port_address as usize] = if self.tex_buffer2_34_write_port_enable { self.tex_buffer2_34_write_port_value } else { self.tex_buffer2_34[self.tex_buffer2_34_write_port_address as usize] };
        self.depth_buffer_element_7_30_read_port_0_value = if self.depth_buffer_element_7_30_read_port_0_enable { self.depth_buffer_element_7_30[self.depth_buffer_element_7_30_read_port_0_address as usize] } else { self.depth_buffer_element_7_30_read_port_0_value };
        self.depth_buffer_element_7_30[self.depth_buffer_element_7_30_write_port_address as usize] = if self.depth_buffer_element_7_30_write_port_enable { self.depth_buffer_element_7_30_write_port_value } else { self.depth_buffer_element_7_30[self.depth_buffer_element_7_30_write_port_address as usize] };
        self.mem_22_read_port_0_value = if self.mem_22_read_port_0_enable { self.mem_22[self.mem_22_read_port_0_address as usize] } else { self.mem_22_read_port_0_value };
        self.mem_22[self.mem_22_write_port_address as usize] = if self.mem_22_write_port_enable { self.mem_22_write_port_value } else { self.mem_22[self.mem_22_write_port_address as usize] };
        self.depth_buffer_element_3_26_read_port_0_value = if self.depth_buffer_element_3_26_read_port_0_enable { self.depth_buffer_element_3_26[self.depth_buffer_element_3_26_read_port_0_address as usize] } else { self.depth_buffer_element_3_26_read_port_0_value };
        self.depth_buffer_element_3_26[self.depth_buffer_element_3_26_write_port_address as usize] = if self.depth_buffer_element_3_26_write_port_enable { self.depth_buffer_element_3_26_write_port_value } else { self.depth_buffer_element_3_26[self.depth_buffer_element_3_26_write_port_address as usize] };
        self.mem_20_read_port_0_value = if self.mem_20_read_port_0_enable { self.mem_20[self.mem_20_read_port_0_address as usize] } else { self.mem_20_read_port_0_value };
        self.mem_20[self.mem_20_write_port_address as usize] = if self.mem_20_write_port_enable { self.mem_20_write_port_value } else { self.mem_20[self.mem_20_write_port_address as usize] };
        self.mem_44_read_port_0_value = if self.mem_44_read_port_0_enable { self.mem_44[self.mem_44_read_port_0_address as usize] } else { self.mem_44_read_port_0_value };
        self.mem_44[self.mem_44_write_port_address as usize] = if self.mem_44_write_port_enable { self.mem_44_write_port_value } else { self.mem_44[self.mem_44_write_port_address as usize] };
        self.program_ram_mem_element_0_45_read_port_0_value = if self.program_ram_mem_element_0_45_read_port_0_enable { self.program_ram_mem_element_0_45[self.program_ram_mem_element_0_45_read_port_0_address as usize] } else { self.program_ram_mem_element_0_45_read_port_0_value };
        self.program_ram_mem_element_0_45[self.program_ram_mem_element_0_45_write_port_address as usize] = if self.program_ram_mem_element_0_45_write_port_enable { self.program_ram_mem_element_0_45_write_port_value } else { self.program_ram_mem_element_0_45[self.program_ram_mem_element_0_45_write_port_address as usize] };
        self.program_ram_mem_element_7_52_read_port_0_value = if self.program_ram_mem_element_7_52_read_port_0_enable { self.program_ram_mem_element_7_52[self.program_ram_mem_element_7_52_read_port_0_address as usize] } else { self.program_ram_mem_element_7_52_read_port_0_value };
        self.program_ram_mem_element_7_52[self.program_ram_mem_element_7_52_write_port_address as usize] = if self.program_ram_mem_element_7_52_write_port_enable { self.program_ram_mem_element_7_52_write_port_value } else { self.program_ram_mem_element_7_52[self.program_ram_mem_element_7_52_write_port_address as usize] };
        self.program_ram_mem_element_9_54_read_port_0_value = if self.program_ram_mem_element_9_54_read_port_0_enable { self.program_ram_mem_element_9_54[self.program_ram_mem_element_9_54_read_port_0_address as usize] } else { self.program_ram_mem_element_9_54_read_port_0_value };
        self.program_ram_mem_element_9_54[self.program_ram_mem_element_9_54_write_port_address as usize] = if self.program_ram_mem_element_9_54_write_port_enable { self.program_ram_mem_element_9_54_write_port_value } else { self.program_ram_mem_element_9_54[self.program_ram_mem_element_9_54_write_port_address as usize] };
        self.mem_2_read_port_0_value = if self.mem_2_read_port_0_enable { self.mem_2[self.mem_2_read_port_0_address as usize] } else { self.mem_2_read_port_0_value };
        self.mem_2[self.mem_2_write_port_address as usize] = if self.mem_2_write_port_enable { self.mem_2_write_port_value } else { self.mem_2[self.mem_2_write_port_address as usize] };
        self.depth_buffer_element_4_27_read_port_0_value = if self.depth_buffer_element_4_27_read_port_0_enable { self.depth_buffer_element_4_27[self.depth_buffer_element_4_27_read_port_0_address as usize] } else { self.depth_buffer_element_4_27_read_port_0_value };
        self.depth_buffer_element_4_27[self.depth_buffer_element_4_27_write_port_address as usize] = if self.depth_buffer_element_4_27_write_port_enable { self.depth_buffer_element_4_27_write_port_value } else { self.depth_buffer_element_4_27[self.depth_buffer_element_4_27_write_port_address as usize] };
        self.ddr3_mem_element_10_14_read_port_0_value = if self.ddr3_mem_element_10_14_read_port_0_enable { self.ddr3_mem_element_10_14[self.ddr3_mem_element_10_14_read_port_0_address as usize] } else { self.ddr3_mem_element_10_14_read_port_0_value };
        self.ddr3_mem_element_10_14[self.ddr3_mem_element_10_14_write_port_address as usize] = if self.ddr3_mem_element_10_14_write_port_enable { self.ddr3_mem_element_10_14_write_port_value } else { self.ddr3_mem_element_10_14[self.ddr3_mem_element_10_14_write_port_address as usize] };
        self.mem_1_read_port_0_value = if self.mem_1_read_port_0_enable { self.mem_1[self.mem_1_read_port_0_address as usize] } else { self.mem_1_read_port_0_value };
        self.mem_1[self.mem_1_write_port_address as usize] = if self.mem_1_write_port_enable { self.mem_1_write_port_value } else { self.mem_1[self.mem_1_write_port_address as usize] };
        self.mem_41_read_port_0_value = if self.mem_41_read_port_0_enable { self.mem_41[self.mem_41_read_port_0_address as usize] } else { self.mem_41_read_port_0_value };
        self.mem_41[self.mem_41_write_port_address as usize] = if self.mem_41_write_port_enable { self.mem_41_write_port_value } else { self.mem_41[self.mem_41_write_port_address as usize] };
        self.mem_21_read_port_0_value = if self.mem_21_read_port_0_enable { self.mem_21[self.mem_21_read_port_0_address as usize] } else { self.mem_21_read_port_0_value };
        self.mem_21[self.mem_21_write_port_address as usize] = if self.mem_21_write_port_enable { self.mem_21_write_port_value } else { self.mem_21[self.mem_21_write_port_address as usize] };
        self.program_ram_mem_element_5_50_read_port_0_value = if self.program_ram_mem_element_5_50_read_port_0_enable { self.program_ram_mem_element_5_50[self.program_ram_mem_element_5_50_read_port_0_address as usize] } else { self.program_ram_mem_element_5_50_read_port_0_value };
        self.program_ram_mem_element_5_50[self.program_ram_mem_element_5_50_write_port_address as usize] = if self.program_ram_mem_element_5_50_write_port_enable { self.program_ram_mem_element_5_50_write_port_value } else { self.program_ram_mem_element_5_50[self.program_ram_mem_element_5_50_write_port_address as usize] };
        self.program_ram_mem_element_10_55_read_port_0_value = if self.program_ram_mem_element_10_55_read_port_0_enable { self.program_ram_mem_element_10_55[self.program_ram_mem_element_10_55_read_port_0_address as usize] } else { self.program_ram_mem_element_10_55_read_port_0_value };
        self.program_ram_mem_element_10_55[self.program_ram_mem_element_10_55_write_port_address as usize] = if self.program_ram_mem_element_10_55_write_port_enable { self.program_ram_mem_element_10_55_write_port_value } else { self.program_ram_mem_element_10_55[self.program_ram_mem_element_10_55_write_port_address as usize] };
        self.program_ram_mem_element_12_57_read_port_0_value = if self.program_ram_mem_element_12_57_read_port_0_enable { self.program_ram_mem_element_12_57[self.program_ram_mem_element_12_57_read_port_0_address as usize] } else { self.program_ram_mem_element_12_57_read_port_0_value };
        self.program_ram_mem_element_12_57[self.program_ram_mem_element_12_57_write_port_address as usize] = if self.program_ram_mem_element_12_57_write_port_enable { self.program_ram_mem_element_12_57_write_port_value } else { self.program_ram_mem_element_12_57[self.program_ram_mem_element_12_57_write_port_address as usize] };
        self.program_ram_mem_element_8_53_read_port_0_value = if self.program_ram_mem_element_8_53_read_port_0_enable { self.program_ram_mem_element_8_53[self.program_ram_mem_element_8_53_read_port_0_address as usize] } else { self.program_ram_mem_element_8_53_read_port_0_value };
        self.program_ram_mem_element_8_53[self.program_ram_mem_element_8_53_write_port_address as usize] = if self.program_ram_mem_element_8_53_write_port_enable { self.program_ram_mem_element_8_53_write_port_value } else { self.program_ram_mem_element_8_53[self.program_ram_mem_element_8_53_write_port_address as usize] };
        self.ddr3_mem_element_3_7_read_port_0_value = if self.ddr3_mem_element_3_7_read_port_0_enable { self.ddr3_mem_element_3_7[self.ddr3_mem_element_3_7_read_port_0_address as usize] } else { self.ddr3_mem_element_3_7_read_port_0_value };
        self.ddr3_mem_element_3_7[self.ddr3_mem_element_3_7_write_port_address as usize] = if self.ddr3_mem_element_3_7_write_port_enable { self.ddr3_mem_element_3_7_write_port_value } else { self.ddr3_mem_element_3_7[self.ddr3_mem_element_3_7_write_port_address as usize] };
        self.ddr3_mem_element_0_4_read_port_0_value = if self.ddr3_mem_element_0_4_read_port_0_enable { self.ddr3_mem_element_0_4[self.ddr3_mem_element_0_4_read_port_0_address as usize] } else { self.ddr3_mem_element_0_4_read_port_0_value };
        self.ddr3_mem_element_0_4[self.ddr3_mem_element_0_4_write_port_address as usize] = if self.ddr3_mem_element_0_4_write_port_enable { self.ddr3_mem_element_0_4_write_port_value } else { self.ddr3_mem_element_0_4[self.ddr3_mem_element_0_4_write_port_address as usize] };
        self.tex_buffer0_36_read_port_0_value = if self.tex_buffer0_36_read_port_0_enable { self.tex_buffer0_36[self.tex_buffer0_36_read_port_0_address as usize] } else { self.tex_buffer0_36_read_port_0_value };
        self.tex_buffer0_36[self.tex_buffer0_36_write_port_address as usize] = if self.tex_buffer0_36_write_port_enable { self.tex_buffer0_36_write_port_value } else { self.tex_buffer0_36[self.tex_buffer0_36_write_port_address as usize] };
        self.depth_buffer_element_0_23_read_port_0_value = if self.depth_buffer_element_0_23_read_port_0_enable { self.depth_buffer_element_0_23[self.depth_buffer_element_0_23_read_port_0_address as usize] } else { self.depth_buffer_element_0_23_read_port_0_value };
        self.depth_buffer_element_0_23[self.depth_buffer_element_0_23_write_port_address as usize] = if self.depth_buffer_element_0_23_write_port_enable { self.depth_buffer_element_0_23_write_port_value } else { self.depth_buffer_element_0_23[self.depth_buffer_element_0_23_write_port_address as usize] };
        self.tex_buffer3_33_read_port_0_value = if self.tex_buffer3_33_read_port_0_enable { self.tex_buffer3_33[self.tex_buffer3_33_read_port_0_address as usize] } else { self.tex_buffer3_33_read_port_0_value };
        self.tex_buffer3_33[self.tex_buffer3_33_write_port_address as usize] = if self.tex_buffer3_33_write_port_enable { self.tex_buffer3_33_write_port_value } else { self.tex_buffer3_33[self.tex_buffer3_33_write_port_address as usize] };
        self.mem_3_read_port_0_value = if self.mem_3_read_port_0_enable { self.mem_3[self.mem_3_read_port_0_address as usize] } else { self.mem_3_read_port_0_value };
        self.mem_3[self.mem_3_write_port_address as usize] = if self.mem_3_write_port_enable { self.mem_3_write_port_value } else { self.mem_3[self.mem_3_write_port_address as usize] };
        self.ddr3_mem_element_8_12_read_port_0_value = if self.ddr3_mem_element_8_12_read_port_0_enable { self.ddr3_mem_element_8_12[self.ddr3_mem_element_8_12_read_port_0_address as usize] } else { self.ddr3_mem_element_8_12_read_port_0_value };
        self.ddr3_mem_element_8_12[self.ddr3_mem_element_8_12_write_port_address as usize] = if self.ddr3_mem_element_8_12_write_port_enable { self.ddr3_mem_element_8_12_write_port_value } else { self.ddr3_mem_element_8_12[self.ddr3_mem_element_8_12_write_port_address as usize] };
        self.tex_buffer1_35_read_port_0_value = if self.tex_buffer1_35_read_port_0_enable { self.tex_buffer1_35[self.tex_buffer1_35_read_port_0_address as usize] } else { self.tex_buffer1_35_read_port_0_value };
        self.tex_buffer1_35[self.tex_buffer1_35_write_port_address as usize] = if self.tex_buffer1_35_write_port_enable { self.tex_buffer1_35_write_port_value } else { self.tex_buffer1_35[self.tex_buffer1_35_write_port_address as usize] };
        self.mem_42_read_port_0_value = if self.mem_42_read_port_0_enable { self.mem_42[self.mem_42_read_port_0_address as usize] } else { self.mem_42_read_port_0_value };
        self.mem_42[self.mem_42_write_port_address as usize] = if self.mem_42_write_port_enable { self.mem_42_write_port_value } else { self.mem_42[self.mem_42_write_port_address as usize] };
        self.ddr3_mem_element_9_13_read_port_0_value = if self.ddr3_mem_element_9_13_read_port_0_enable { self.ddr3_mem_element_9_13[self.ddr3_mem_element_9_13_read_port_0_address as usize] } else { self.ddr3_mem_element_9_13_read_port_0_value };
        self.ddr3_mem_element_9_13[self.ddr3_mem_element_9_13_write_port_address as usize] = if self.ddr3_mem_element_9_13_write_port_enable { self.ddr3_mem_element_9_13_write_port_value } else { self.ddr3_mem_element_9_13[self.ddr3_mem_element_9_13_write_port_address as usize] };
        self.boot_rom_62_read_port_0_value = if self.boot_rom_62_read_port_0_enable { self.boot_rom_62[self.boot_rom_62_read_port_0_address as usize] } else { self.boot_rom_62_read_port_0_value };
        self.depth_buffer_element_5_28_read_port_0_value = if self.depth_buffer_element_5_28_read_port_0_enable { self.depth_buffer_element_5_28[self.depth_buffer_element_5_28_read_port_0_address as usize] } else { self.depth_buffer_element_5_28_read_port_0_value };
        self.depth_buffer_element_5_28[self.depth_buffer_element_5_28_write_port_address as usize] = if self.depth_buffer_element_5_28_write_port_enable { self.depth_buffer_element_5_28_write_port_value } else { self.depth_buffer_element_5_28[self.depth_buffer_element_5_28_write_port_address as usize] };
        self.ddr3_mem_element_13_17_read_port_0_value = if self.ddr3_mem_element_13_17_read_port_0_enable { self.ddr3_mem_element_13_17[self.ddr3_mem_element_13_17_read_port_0_address as usize] } else { self.ddr3_mem_element_13_17_read_port_0_value };
        self.ddr3_mem_element_13_17[self.ddr3_mem_element_13_17_write_port_address as usize] = if self.ddr3_mem_element_13_17_write_port_enable { self.ddr3_mem_element_13_17_write_port_value } else { self.ddr3_mem_element_13_17[self.ddr3_mem_element_13_17_write_port_address as usize] };
        self.ddr3_mem_element_5_9_read_port_0_value = if self.ddr3_mem_element_5_9_read_port_0_enable { self.ddr3_mem_element_5_9[self.ddr3_mem_element_5_9_read_port_0_address as usize] } else { self.ddr3_mem_element_5_9_read_port_0_value };
        self.ddr3_mem_element_5_9[self.ddr3_mem_element_5_9_write_port_address as usize] = if self.ddr3_mem_element_5_9_write_port_enable { self.ddr3_mem_element_5_9_write_port_value } else { self.ddr3_mem_element_5_9[self.ddr3_mem_element_5_9_write_port_address as usize] };
        self.color_buffer_element_0_32_read_port_0_value = if self.color_buffer_element_0_32_read_port_0_enable { self.color_buffer_element_0_32[self.color_buffer_element_0_32_read_port_0_address as usize] } else { self.color_buffer_element_0_32_read_port_0_value };
        self.color_buffer_element_0_32[self.color_buffer_element_0_32_write_port_address as usize] = if self.color_buffer_element_0_32_write_port_enable { self.color_buffer_element_0_32_write_port_value } else { self.color_buffer_element_0_32[self.color_buffer_element_0_32_write_port_address as usize] };
        self.ddr3_mem_element_14_18_read_port_0_value = if self.ddr3_mem_element_14_18_read_port_0_enable { self.ddr3_mem_element_14_18[self.ddr3_mem_element_14_18_read_port_0_address as usize] } else { self.ddr3_mem_element_14_18_read_port_0_value };
        self.ddr3_mem_element_14_18[self.ddr3_mem_element_14_18_write_port_address as usize] = if self.ddr3_mem_element_14_18_write_port_enable { self.ddr3_mem_element_14_18_write_port_value } else { self.ddr3_mem_element_14_18[self.ddr3_mem_element_14_18_write_port_address as usize] };
        self.program_ram_mem_element_15_60_read_port_0_value = if self.program_ram_mem_element_15_60_read_port_0_enable { self.program_ram_mem_element_15_60[self.program_ram_mem_element_15_60_read_port_0_address as usize] } else { self.program_ram_mem_element_15_60_read_port_0_value };
        self.program_ram_mem_element_15_60[self.program_ram_mem_element_15_60_write_port_address as usize] = if self.program_ram_mem_element_15_60_write_port_enable { self.program_ram_mem_element_15_60_write_port_value } else { self.program_ram_mem_element_15_60[self.program_ram_mem_element_15_60_write_port_address as usize] };
        self.ddr3_mem_element_15_19_read_port_0_value = if self.ddr3_mem_element_15_19_read_port_0_enable { self.ddr3_mem_element_15_19[self.ddr3_mem_element_15_19_read_port_0_address as usize] } else { self.ddr3_mem_element_15_19_read_port_0_value };
        self.ddr3_mem_element_15_19[self.ddr3_mem_element_15_19_write_port_address as usize] = if self.ddr3_mem_element_15_19_write_port_enable { self.ddr3_mem_element_15_19_write_port_value } else { self.ddr3_mem_element_15_19[self.ddr3_mem_element_15_19_write_port_address as usize] };
        self.depth_buffer_element_1_24_read_port_0_value = if self.depth_buffer_element_1_24_read_port_0_enable { self.depth_buffer_element_1_24[self.depth_buffer_element_1_24_read_port_0_address as usize] } else { self.depth_buffer_element_1_24_read_port_0_value };
        self.depth_buffer_element_1_24[self.depth_buffer_element_1_24_write_port_address as usize] = if self.depth_buffer_element_1_24_write_port_enable { self.depth_buffer_element_1_24_write_port_value } else { self.depth_buffer_element_1_24[self.depth_buffer_element_1_24_write_port_address as usize] };
        self.ddr3_mem_element_1_5_read_port_0_value = if self.ddr3_mem_element_1_5_read_port_0_enable { self.ddr3_mem_element_1_5[self.ddr3_mem_element_1_5_read_port_0_address as usize] } else { self.ddr3_mem_element_1_5_read_port_0_value };
        self.ddr3_mem_element_1_5[self.ddr3_mem_element_1_5_write_port_address as usize] = if self.ddr3_mem_element_1_5_write_port_enable { self.ddr3_mem_element_1_5_write_port_value } else { self.ddr3_mem_element_1_5[self.ddr3_mem_element_1_5_write_port_address as usize] };
        self.ddr3_mem_element_7_11_read_port_0_value = if self.ddr3_mem_element_7_11_read_port_0_enable { self.ddr3_mem_element_7_11[self.ddr3_mem_element_7_11_read_port_0_address as usize] } else { self.ddr3_mem_element_7_11_read_port_0_value };
        self.ddr3_mem_element_7_11[self.ddr3_mem_element_7_11_write_port_address as usize] = if self.ddr3_mem_element_7_11_write_port_enable { self.ddr3_mem_element_7_11_write_port_value } else { self.ddr3_mem_element_7_11[self.ddr3_mem_element_7_11_write_port_address as usize] };
        self.depth_buffer_element_2_25_read_port_0_value = if self.depth_buffer_element_2_25_read_port_0_enable { self.depth_buffer_element_2_25[self.depth_buffer_element_2_25_read_port_0_address as usize] } else { self.depth_buffer_element_2_25_read_port_0_value };
        self.depth_buffer_element_2_25[self.depth_buffer_element_2_25_write_port_address as usize] = if self.depth_buffer_element_2_25_write_port_enable { self.depth_buffer_element_2_25_write_port_value } else { self.depth_buffer_element_2_25[self.depth_buffer_element_2_25_write_port_address as usize] };
        self.ddr3_mem_element_2_6_read_port_0_value = if self.ddr3_mem_element_2_6_read_port_0_enable { self.ddr3_mem_element_2_6[self.ddr3_mem_element_2_6_read_port_0_address as usize] } else { self.ddr3_mem_element_2_6_read_port_0_value };
        self.ddr3_mem_element_2_6[self.ddr3_mem_element_2_6_write_port_address as usize] = if self.ddr3_mem_element_2_6_write_port_enable { self.ddr3_mem_element_2_6_write_port_value } else { self.ddr3_mem_element_2_6[self.ddr3_mem_element_2_6_write_port_address as usize] };
        self.program_ram_mem_element_11_56_read_port_0_value = if self.program_ram_mem_element_11_56_read_port_0_enable { self.program_ram_mem_element_11_56[self.program_ram_mem_element_11_56_read_port_0_address as usize] } else { self.program_ram_mem_element_11_56_read_port_0_value };
        self.program_ram_mem_element_11_56[self.program_ram_mem_element_11_56_write_port_address as usize] = if self.program_ram_mem_element_11_56_write_port_enable { self.program_ram_mem_element_11_56_write_port_value } else { self.program_ram_mem_element_11_56[self.program_ram_mem_element_11_56_write_port_address as usize] };
    }

    pub fn prop(&mut self) {
        self.leds = self.__reg_leds_0;
        let __temp_0 = self.__reg_state_418 == 0x0u32;
        self.uart_rx_ready = __temp_0;
        self.uart_tx_data = self.__reg_data_442;
        self.uart_tx_data_valid = self.__reg_data_valid_449;
        let __temp_1 = self.__reg_stage_18_tile_addr_48 >> 0x2u32;
        let __temp_2 = __temp_1 & 0x3fu32;
        let __temp_3 = self.__reg_pc_13 >> 0x2u32;
        let __temp_4 = __temp_3 & 0x3fffffffu32;
        let __temp_5 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6 = __temp_5 & 0x3fffffffu32;
        let __temp_7 = self.__reg_state_7 == 0x3u32;
        let __temp_8 = __temp_7 & self.__reg_bus_enable_6;
        let __temp_9 = if __temp_8 { __temp_6 } else { __temp_4 };
        let __temp_10 = __temp_9 >> 0x2u32;
        let __temp_11 = __temp_10 & 0xfffffffu32;
        let __temp_12 = __temp_11 & 0xffffffu32;
        let __temp_13 = __temp_12 & 0xfffffu32;
        let __temp_14 = __temp_13 & 0x3fu32;
        let __temp_15 = self.__reg_state_7 == 0x3u32;
        let __temp_16 = __temp_15 & self.__reg_bus_enable_6;
        let __temp_17 = __temp_16 & self.__reg_bus_write_5;
        let __temp_18 = !__temp_17;
        let __temp_19 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20 = __temp_19 & 0x3fffffffu32;
        let __temp_21 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22 = __temp_21 & 0x3fffffffu32;
        let __temp_23 = self.__reg_state_7 == 0x3u32;
        let __temp_24 = __temp_23 & self.__reg_bus_enable_6;
        let __temp_25 = if __temp_24 { __temp_22 } else { __temp_20 };
        let __temp_26 = __temp_25 >> 0x2u32;
        let __temp_27 = __temp_26 & 0xfffffffu32;
        let __temp_28 = __temp_27 & 0xffffffu32;
        let __temp_29 = __temp_28 >> 0x14u32;
        let __temp_30 = __temp_29 & 0xfu32;
        let __temp_31 = __temp_30 == 0x5u32;
        let __temp_32 = self.__reg_count_12 >> 0x5u32;
        let __temp_33 = __temp_32 & 0x1u32;
        let __temp_34 = __temp_33 != 0x0u32;
        let __temp_35 = !__temp_34;
        let __temp_36 = !false;
        let __temp_37 = __temp_36 & __temp_35;
        let __temp_38 = self.__reg_state_7 == 0x3u32;
        let __temp_39 = __temp_38 & self.__reg_bus_enable_6;
        let __temp_40 = __temp_39 & self.__reg_bus_write_5;
        let __temp_41 = __temp_40 | __temp_37;
        let __temp_42 = self.__reg_pc_13 >> 0x2u32;
        let __temp_43 = __temp_42 & 0x3fffffffu32;
        let __temp_44 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_45 = __temp_44 & 0x3fffffffu32;
        let __temp_46 = self.__reg_state_7 == 0x3u32;
        let __temp_47 = __temp_46 & self.__reg_bus_enable_6;
        let __temp_48 = if __temp_47 { __temp_45 } else { __temp_43 };
        let __temp_49 = __temp_48 >> 0x2u32;
        let __temp_50 = __temp_49 & 0xfffffffu32;
        let __temp_51 = __temp_50 >> 0x18u32;
        let __temp_52 = __temp_51 & 0xfu32;
        let __temp_53 = __temp_52 == 0x0u32;
        let __temp_54 = self.__reg_count_15 >> 0x5u32;
        let __temp_55 = __temp_54 & 0x1u32;
        let __temp_56 = __temp_55 != 0x0u32;
        let __temp_57 = !__temp_56;
        let __temp_58 = !false;
        let __temp_59 = __temp_58 & __temp_57;
        let __temp_60 = self.__reg_state_7 == 0x3u32;
        let __temp_61 = __temp_60 & self.__reg_bus_enable_6;
        let __temp_62 = __temp_61 & self.__reg_bus_write_5;
        let __temp_63 = __temp_62 | __temp_59;
        let __temp_64 = self.__reg_state_7 == 0x3u32;
        let __temp_65 = __temp_64 & self.__reg_bus_enable_6;
        let __temp_66 = self.__reg_state_7 == 0x0u32;
        let __temp_67 = __temp_66 | __temp_65;
        let __temp_68 = __temp_67 & __temp_63;
        let __temp_69 = __temp_68 & __temp_53;
        let __temp_70 = __temp_69 & __temp_41;
        let __temp_71 = __temp_70 & __temp_31;
        let __temp_72 = __temp_71 & __temp_18;
        let __temp_73 = if __temp_72 { __temp_14 } else { __temp_2 };
        self.color_buffer_element_1_37_read_port_0_address = __temp_73;
        let __temp_74 = self.__reg_state_7 == 0x3u32;
        let __temp_75 = __temp_74 & self.__reg_bus_enable_6;
        let __temp_76 = __temp_75 & self.__reg_bus_write_5;
        let __temp_77 = !__temp_76;
        let __temp_78 = self.__reg_pc_13 >> 0x2u32;
        let __temp_79 = __temp_78 & 0x3fffffffu32;
        let __temp_80 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_81 = __temp_80 & 0x3fffffffu32;
        let __temp_82 = self.__reg_state_7 == 0x3u32;
        let __temp_83 = __temp_82 & self.__reg_bus_enable_6;
        let __temp_84 = if __temp_83 { __temp_81 } else { __temp_79 };
        let __temp_85 = __temp_84 >> 0x2u32;
        let __temp_86 = __temp_85 & 0xfffffffu32;
        let __temp_87 = __temp_86 & 0xffffffu32;
        let __temp_88 = __temp_87 >> 0x14u32;
        let __temp_89 = __temp_88 & 0xfu32;
        let __temp_90 = __temp_89 == 0x5u32;
        let __temp_91 = self.__reg_count_12 >> 0x5u32;
        let __temp_92 = __temp_91 & 0x1u32;
        let __temp_93 = __temp_92 != 0x0u32;
        let __temp_94 = !__temp_93;
        let __temp_95 = !false;
        let __temp_96 = __temp_95 & __temp_94;
        let __temp_97 = self.__reg_state_7 == 0x3u32;
        let __temp_98 = __temp_97 & self.__reg_bus_enable_6;
        let __temp_99 = __temp_98 & self.__reg_bus_write_5;
        let __temp_100 = __temp_99 | __temp_96;
        let __temp_101 = self.__reg_pc_13 >> 0x2u32;
        let __temp_102 = __temp_101 & 0x3fffffffu32;
        let __temp_103 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_104 = __temp_103 & 0x3fffffffu32;
        let __temp_105 = self.__reg_state_7 == 0x3u32;
        let __temp_106 = __temp_105 & self.__reg_bus_enable_6;
        let __temp_107 = if __temp_106 { __temp_104 } else { __temp_102 };
        let __temp_108 = __temp_107 >> 0x2u32;
        let __temp_109 = __temp_108 & 0xfffffffu32;
        let __temp_110 = __temp_109 >> 0x18u32;
        let __temp_111 = __temp_110 & 0xfu32;
        let __temp_112 = __temp_111 == 0x0u32;
        let __temp_113 = self.__reg_count_15 >> 0x5u32;
        let __temp_114 = __temp_113 & 0x1u32;
        let __temp_115 = __temp_114 != 0x0u32;
        let __temp_116 = !__temp_115;
        let __temp_117 = !false;
        let __temp_118 = __temp_117 & __temp_116;
        let __temp_119 = self.__reg_state_7 == 0x3u32;
        let __temp_120 = __temp_119 & self.__reg_bus_enable_6;
        let __temp_121 = __temp_120 & self.__reg_bus_write_5;
        let __temp_122 = __temp_121 | __temp_118;
        let __temp_123 = self.__reg_state_7 == 0x3u32;
        let __temp_124 = __temp_123 & self.__reg_bus_enable_6;
        let __temp_125 = self.__reg_state_7 == 0x0u32;
        let __temp_126 = __temp_125 | __temp_124;
        let __temp_127 = __temp_126 & __temp_122;
        let __temp_128 = __temp_127 & __temp_112;
        let __temp_129 = __temp_128 & __temp_100;
        let __temp_130 = __temp_129 & __temp_90;
        let __temp_131 = __temp_130 & __temp_77;
        let __temp_132 = __temp_131 | self.__reg_stage_18_valid_143;
        self.color_buffer_element_1_37_read_port_0_enable = __temp_132;
        let __temp_133 = self.__reg_stage_21_tile_addr_45 >> 0x2u32;
        let __temp_134 = __temp_133 & 0x3fu32;
        let __temp_135 = self.__reg_pc_13 >> 0x2u32;
        let __temp_136 = __temp_135 & 0x3fffffffu32;
        let __temp_137 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_138 = __temp_137 & 0x3fffffffu32;
        let __temp_139 = self.__reg_state_7 == 0x3u32;
        let __temp_140 = __temp_139 & self.__reg_bus_enable_6;
        let __temp_141 = if __temp_140 { __temp_138 } else { __temp_136 };
        let __temp_142 = __temp_141 >> 0x2u32;
        let __temp_143 = __temp_142 & 0xfffffffu32;
        let __temp_144 = __temp_143 & 0xffffffu32;
        let __temp_145 = __temp_144 & 0xfffffu32;
        let __temp_146 = __temp_145 & 0x3fu32;
        let __temp_147 = self.__reg_state_7 == 0x3u32;
        let __temp_148 = __temp_147 & self.__reg_bus_enable_6;
        let __temp_149 = __temp_148 & self.__reg_bus_write_5;
        let __temp_150 = self.__reg_pc_13 >> 0x2u32;
        let __temp_151 = __temp_150 & 0x3fffffffu32;
        let __temp_152 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_153 = __temp_152 & 0x3fffffffu32;
        let __temp_154 = self.__reg_state_7 == 0x3u32;
        let __temp_155 = __temp_154 & self.__reg_bus_enable_6;
        let __temp_156 = if __temp_155 { __temp_153 } else { __temp_151 };
        let __temp_157 = __temp_156 >> 0x2u32;
        let __temp_158 = __temp_157 & 0xfffffffu32;
        let __temp_159 = __temp_158 & 0xffffffu32;
        let __temp_160 = __temp_159 >> 0x14u32;
        let __temp_161 = __temp_160 & 0xfu32;
        let __temp_162 = __temp_161 == 0x5u32;
        let __temp_163 = self.__reg_count_12 >> 0x5u32;
        let __temp_164 = __temp_163 & 0x1u32;
        let __temp_165 = __temp_164 != 0x0u32;
        let __temp_166 = !__temp_165;
        let __temp_167 = !false;
        let __temp_168 = __temp_167 & __temp_166;
        let __temp_169 = self.__reg_state_7 == 0x3u32;
        let __temp_170 = __temp_169 & self.__reg_bus_enable_6;
        let __temp_171 = __temp_170 & self.__reg_bus_write_5;
        let __temp_172 = __temp_171 | __temp_168;
        let __temp_173 = self.__reg_pc_13 >> 0x2u32;
        let __temp_174 = __temp_173 & 0x3fffffffu32;
        let __temp_175 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_176 = __temp_175 & 0x3fffffffu32;
        let __temp_177 = self.__reg_state_7 == 0x3u32;
        let __temp_178 = __temp_177 & self.__reg_bus_enable_6;
        let __temp_179 = if __temp_178 { __temp_176 } else { __temp_174 };
        let __temp_180 = __temp_179 >> 0x2u32;
        let __temp_181 = __temp_180 & 0xfffffffu32;
        let __temp_182 = __temp_181 >> 0x18u32;
        let __temp_183 = __temp_182 & 0xfu32;
        let __temp_184 = __temp_183 == 0x0u32;
        let __temp_185 = self.__reg_count_15 >> 0x5u32;
        let __temp_186 = __temp_185 & 0x1u32;
        let __temp_187 = __temp_186 != 0x0u32;
        let __temp_188 = !__temp_187;
        let __temp_189 = !false;
        let __temp_190 = __temp_189 & __temp_188;
        let __temp_191 = self.__reg_state_7 == 0x3u32;
        let __temp_192 = __temp_191 & self.__reg_bus_enable_6;
        let __temp_193 = __temp_192 & self.__reg_bus_write_5;
        let __temp_194 = __temp_193 | __temp_190;
        let __temp_195 = self.__reg_state_7 == 0x3u32;
        let __temp_196 = __temp_195 & self.__reg_bus_enable_6;
        let __temp_197 = self.__reg_state_7 == 0x0u32;
        let __temp_198 = __temp_197 | __temp_196;
        let __temp_199 = __temp_198 & __temp_194;
        let __temp_200 = __temp_199 & __temp_184;
        let __temp_201 = __temp_200 & __temp_172;
        let __temp_202 = __temp_201 & __temp_162;
        let __temp_203 = __temp_202 & __temp_149;
        let __temp_204 = if __temp_203 { __temp_146 } else { __temp_134 };
        self.color_buffer_element_1_37_write_port_address = __temp_204;
        let __temp_205 = self.__reg_stage_21_color_165 as u128;
        let __temp_206 = __temp_205 << 0x20u32;
        let __temp_207 = __temp_205 | __temp_206;
        let __temp_208 = __temp_205 << 0x40u32;
        let __temp_209 = __temp_207 | __temp_208;
        let __temp_210 = __temp_205 << 0x60u32;
        let __temp_211 = __temp_209 | __temp_210;
        let __temp_212 = self.__reg_bus_write_data_1 as u128;
        let __temp_213 = __temp_212 << 0x60u32;
        let __temp_214 = __temp_213 | 0x0u128;
        let __temp_215 = 0x0u32 as u64;
        let __temp_216 = self.__reg_bus_write_data_1 as u64;
        let __temp_217 = __temp_215 << 0x20u32;
        let __temp_218 = __temp_217 | __temp_216;
        let __temp_219 = __temp_218 as u128;
        let __temp_220 = 0x0u64 as u128;
        let __temp_221 = __temp_219 << 0x40u32;
        let __temp_222 = __temp_221 | __temp_220;
        let __temp_223 = self.__reg_pc_13 >> 0x2u32;
        let __temp_224 = __temp_223 & 0x3fffffffu32;
        let __temp_225 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_226 = __temp_225 & 0x3fffffffu32;
        let __temp_227 = self.__reg_state_7 == 0x3u32;
        let __temp_228 = __temp_227 & self.__reg_bus_enable_6;
        let __temp_229 = if __temp_228 { __temp_226 } else { __temp_224 };
        let __temp_230 = __temp_229 & 0x3u32;
        let __temp_231 = __temp_230 == 0x2u32;
        let __temp_232 = if __temp_231 { __temp_222 } else { __temp_214 };
        let __temp_233 = 0x0u64 as u128;
        let __temp_234 = self.__reg_bus_write_data_1 as u128;
        let __temp_235 = __temp_233 << 0x20u32;
        let __temp_236 = __temp_235 | __temp_234;
        let __temp_237 = 0x0u32 as u128;
        let __temp_238 = __temp_236 << 0x20u32;
        let __temp_239 = __temp_238 | __temp_237;
        let __temp_240 = self.__reg_pc_13 >> 0x2u32;
        let __temp_241 = __temp_240 & 0x3fffffffu32;
        let __temp_242 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_243 = __temp_242 & 0x3fffffffu32;
        let __temp_244 = self.__reg_state_7 == 0x3u32;
        let __temp_245 = __temp_244 & self.__reg_bus_enable_6;
        let __temp_246 = if __temp_245 { __temp_243 } else { __temp_241 };
        let __temp_247 = __temp_246 & 0x3u32;
        let __temp_248 = __temp_247 == 0x1u32;
        let __temp_249 = if __temp_248 { __temp_239 } else { __temp_232 };
        let __temp_250 = self.__reg_bus_write_data_1 as u128;
        let __temp_251 = 0x0u128 << 0x20u32;
        let __temp_252 = __temp_251 | __temp_250;
        let __temp_253 = self.__reg_pc_13 >> 0x2u32;
        let __temp_254 = __temp_253 & 0x3fffffffu32;
        let __temp_255 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_256 = __temp_255 & 0x3fffffffu32;
        let __temp_257 = self.__reg_state_7 == 0x3u32;
        let __temp_258 = __temp_257 & self.__reg_bus_enable_6;
        let __temp_259 = if __temp_258 { __temp_256 } else { __temp_254 };
        let __temp_260 = __temp_259 & 0x3u32;
        let __temp_261 = __temp_260 == 0x0u32;
        let __temp_262 = if __temp_261 { __temp_252 } else { __temp_249 };
        let __temp_263 = self.__reg_state_7 == 0x3u32;
        let __temp_264 = __temp_263 & self.__reg_bus_enable_6;
        let __temp_265 = __temp_264 & self.__reg_bus_write_5;
        let __temp_266 = self.__reg_pc_13 >> 0x2u32;
        let __temp_267 = __temp_266 & 0x3fffffffu32;
        let __temp_268 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_269 = __temp_268 & 0x3fffffffu32;
        let __temp_270 = self.__reg_state_7 == 0x3u32;
        let __temp_271 = __temp_270 & self.__reg_bus_enable_6;
        let __temp_272 = if __temp_271 { __temp_269 } else { __temp_267 };
        let __temp_273 = __temp_272 >> 0x2u32;
        let __temp_274 = __temp_273 & 0xfffffffu32;
        let __temp_275 = __temp_274 & 0xffffffu32;
        let __temp_276 = __temp_275 >> 0x14u32;
        let __temp_277 = __temp_276 & 0xfu32;
        let __temp_278 = __temp_277 == 0x5u32;
        let __temp_279 = self.__reg_count_12 >> 0x5u32;
        let __temp_280 = __temp_279 & 0x1u32;
        let __temp_281 = __temp_280 != 0x0u32;
        let __temp_282 = !__temp_281;
        let __temp_283 = !false;
        let __temp_284 = __temp_283 & __temp_282;
        let __temp_285 = self.__reg_state_7 == 0x3u32;
        let __temp_286 = __temp_285 & self.__reg_bus_enable_6;
        let __temp_287 = __temp_286 & self.__reg_bus_write_5;
        let __temp_288 = __temp_287 | __temp_284;
        let __temp_289 = self.__reg_pc_13 >> 0x2u32;
        let __temp_290 = __temp_289 & 0x3fffffffu32;
        let __temp_291 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_292 = __temp_291 & 0x3fffffffu32;
        let __temp_293 = self.__reg_state_7 == 0x3u32;
        let __temp_294 = __temp_293 & self.__reg_bus_enable_6;
        let __temp_295 = if __temp_294 { __temp_292 } else { __temp_290 };
        let __temp_296 = __temp_295 >> 0x2u32;
        let __temp_297 = __temp_296 & 0xfffffffu32;
        let __temp_298 = __temp_297 >> 0x18u32;
        let __temp_299 = __temp_298 & 0xfu32;
        let __temp_300 = __temp_299 == 0x0u32;
        let __temp_301 = self.__reg_count_15 >> 0x5u32;
        let __temp_302 = __temp_301 & 0x1u32;
        let __temp_303 = __temp_302 != 0x0u32;
        let __temp_304 = !__temp_303;
        let __temp_305 = !false;
        let __temp_306 = __temp_305 & __temp_304;
        let __temp_307 = self.__reg_state_7 == 0x3u32;
        let __temp_308 = __temp_307 & self.__reg_bus_enable_6;
        let __temp_309 = __temp_308 & self.__reg_bus_write_5;
        let __temp_310 = __temp_309 | __temp_306;
        let __temp_311 = self.__reg_state_7 == 0x3u32;
        let __temp_312 = __temp_311 & self.__reg_bus_enable_6;
        let __temp_313 = self.__reg_state_7 == 0x0u32;
        let __temp_314 = __temp_313 | __temp_312;
        let __temp_315 = __temp_314 & __temp_310;
        let __temp_316 = __temp_315 & __temp_300;
        let __temp_317 = __temp_316 & __temp_288;
        let __temp_318 = __temp_317 & __temp_278;
        let __temp_319 = __temp_318 & __temp_265;
        let __temp_320 = if __temp_319 { __temp_262 } else { __temp_211 };
        let __temp_321 = __temp_320 >> 0x20u32;
        let __temp_322 = __temp_321 as u32;
        self.color_buffer_element_1_37_write_port_value = __temp_322;
        let __temp_323 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_324 = __temp_323 == 0x0u32;
        let __temp_325 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_326 = __temp_325 == 0x1u32;
        let __temp_327 = __temp_326 as u32;
        let __temp_328 = __temp_324 as u32;
        let __temp_329 = __temp_327 << 0x1u32;
        let __temp_330 = __temp_329 | __temp_328;
        let __temp_331 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_332 = __temp_331 == 0x2u32;
        let __temp_333 = __temp_332 as u32;
        let __temp_334 = __temp_333 << 0x2u32;
        let __temp_335 = __temp_334 | __temp_330;
        let __temp_336 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_337 = __temp_336 == 0x3u32;
        let __temp_338 = __temp_337 as u32;
        let __temp_339 = __temp_338 << 0x3u32;
        let __temp_340 = __temp_339 | __temp_335;
        let __temp_341 = true as u32;
        let __temp_342 = __temp_341 << 0x1u32;
        let __temp_343 = __temp_341 | __temp_342;
        let __temp_344 = __temp_341 << 0x2u32;
        let __temp_345 = __temp_343 | __temp_344;
        let __temp_346 = __temp_341 << 0x3u32;
        let __temp_347 = __temp_345 | __temp_346;
        let __temp_348 = self.__reg_state_7 == 0x3u32;
        let __temp_349 = __temp_348 & self.__reg_bus_enable_6;
        let __temp_350 = if __temp_349 { self.__reg_bus_write_byte_enable_40 } else { __temp_347 };
        let __temp_351 = __temp_350 << 0xcu32;
        let __temp_352 = __temp_351 | 0x0u32;
        let __temp_353 = true as u32;
        let __temp_354 = __temp_353 << 0x1u32;
        let __temp_355 = __temp_353 | __temp_354;
        let __temp_356 = __temp_353 << 0x2u32;
        let __temp_357 = __temp_355 | __temp_356;
        let __temp_358 = __temp_353 << 0x3u32;
        let __temp_359 = __temp_357 | __temp_358;
        let __temp_360 = self.__reg_state_7 == 0x3u32;
        let __temp_361 = __temp_360 & self.__reg_bus_enable_6;
        let __temp_362 = if __temp_361 { self.__reg_bus_write_byte_enable_40 } else { __temp_359 };
        let __temp_363 = 0x0u32 << 0x4u32;
        let __temp_364 = __temp_363 | __temp_362;
        let __temp_365 = __temp_364 << 0x8u32;
        let __temp_366 = __temp_365 | 0x0u32;
        let __temp_367 = self.__reg_pc_13 >> 0x2u32;
        let __temp_368 = __temp_367 & 0x3fffffffu32;
        let __temp_369 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_370 = __temp_369 & 0x3fffffffu32;
        let __temp_371 = self.__reg_state_7 == 0x3u32;
        let __temp_372 = __temp_371 & self.__reg_bus_enable_6;
        let __temp_373 = if __temp_372 { __temp_370 } else { __temp_368 };
        let __temp_374 = __temp_373 & 0x3u32;
        let __temp_375 = __temp_374 == 0x2u32;
        let __temp_376 = if __temp_375 { __temp_366 } else { __temp_352 };
        let __temp_377 = true as u32;
        let __temp_378 = __temp_377 << 0x1u32;
        let __temp_379 = __temp_377 | __temp_378;
        let __temp_380 = __temp_377 << 0x2u32;
        let __temp_381 = __temp_379 | __temp_380;
        let __temp_382 = __temp_377 << 0x3u32;
        let __temp_383 = __temp_381 | __temp_382;
        let __temp_384 = self.__reg_state_7 == 0x3u32;
        let __temp_385 = __temp_384 & self.__reg_bus_enable_6;
        let __temp_386 = if __temp_385 { self.__reg_bus_write_byte_enable_40 } else { __temp_383 };
        let __temp_387 = 0x0u32 << 0x4u32;
        let __temp_388 = __temp_387 | __temp_386;
        let __temp_389 = __temp_388 << 0x4u32;
        let __temp_390 = __temp_389 | 0x0u32;
        let __temp_391 = self.__reg_pc_13 >> 0x2u32;
        let __temp_392 = __temp_391 & 0x3fffffffu32;
        let __temp_393 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_394 = __temp_393 & 0x3fffffffu32;
        let __temp_395 = self.__reg_state_7 == 0x3u32;
        let __temp_396 = __temp_395 & self.__reg_bus_enable_6;
        let __temp_397 = if __temp_396 { __temp_394 } else { __temp_392 };
        let __temp_398 = __temp_397 & 0x3u32;
        let __temp_399 = __temp_398 == 0x1u32;
        let __temp_400 = if __temp_399 { __temp_390 } else { __temp_376 };
        let __temp_401 = true as u32;
        let __temp_402 = __temp_401 << 0x1u32;
        let __temp_403 = __temp_401 | __temp_402;
        let __temp_404 = __temp_401 << 0x2u32;
        let __temp_405 = __temp_403 | __temp_404;
        let __temp_406 = __temp_401 << 0x3u32;
        let __temp_407 = __temp_405 | __temp_406;
        let __temp_408 = self.__reg_state_7 == 0x3u32;
        let __temp_409 = __temp_408 & self.__reg_bus_enable_6;
        let __temp_410 = if __temp_409 { self.__reg_bus_write_byte_enable_40 } else { __temp_407 };
        let __temp_411 = 0x0u32 << 0x4u32;
        let __temp_412 = __temp_411 | __temp_410;
        let __temp_413 = self.__reg_pc_13 >> 0x2u32;
        let __temp_414 = __temp_413 & 0x3fffffffu32;
        let __temp_415 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_416 = __temp_415 & 0x3fffffffu32;
        let __temp_417 = self.__reg_state_7 == 0x3u32;
        let __temp_418 = __temp_417 & self.__reg_bus_enable_6;
        let __temp_419 = if __temp_418 { __temp_416 } else { __temp_414 };
        let __temp_420 = __temp_419 & 0x3u32;
        let __temp_421 = __temp_420 == 0x0u32;
        let __temp_422 = if __temp_421 { __temp_412 } else { __temp_400 };
        let __temp_423 = __temp_422 & 0x1u32;
        let __temp_424 = __temp_423 != 0x0u32;
        let __temp_425 = true as u32;
        let __temp_426 = __temp_425 << 0x1u32;
        let __temp_427 = __temp_425 | __temp_426;
        let __temp_428 = __temp_425 << 0x2u32;
        let __temp_429 = __temp_427 | __temp_428;
        let __temp_430 = __temp_425 << 0x3u32;
        let __temp_431 = __temp_429 | __temp_430;
        let __temp_432 = self.__reg_state_7 == 0x3u32;
        let __temp_433 = __temp_432 & self.__reg_bus_enable_6;
        let __temp_434 = if __temp_433 { self.__reg_bus_write_byte_enable_40 } else { __temp_431 };
        let __temp_435 = __temp_434 << 0xcu32;
        let __temp_436 = __temp_435 | 0x0u32;
        let __temp_437 = true as u32;
        let __temp_438 = __temp_437 << 0x1u32;
        let __temp_439 = __temp_437 | __temp_438;
        let __temp_440 = __temp_437 << 0x2u32;
        let __temp_441 = __temp_439 | __temp_440;
        let __temp_442 = __temp_437 << 0x3u32;
        let __temp_443 = __temp_441 | __temp_442;
        let __temp_444 = self.__reg_state_7 == 0x3u32;
        let __temp_445 = __temp_444 & self.__reg_bus_enable_6;
        let __temp_446 = if __temp_445 { self.__reg_bus_write_byte_enable_40 } else { __temp_443 };
        let __temp_447 = 0x0u32 << 0x4u32;
        let __temp_448 = __temp_447 | __temp_446;
        let __temp_449 = __temp_448 << 0x8u32;
        let __temp_450 = __temp_449 | 0x0u32;
        let __temp_451 = self.__reg_pc_13 >> 0x2u32;
        let __temp_452 = __temp_451 & 0x3fffffffu32;
        let __temp_453 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_454 = __temp_453 & 0x3fffffffu32;
        let __temp_455 = self.__reg_state_7 == 0x3u32;
        let __temp_456 = __temp_455 & self.__reg_bus_enable_6;
        let __temp_457 = if __temp_456 { __temp_454 } else { __temp_452 };
        let __temp_458 = __temp_457 & 0x3u32;
        let __temp_459 = __temp_458 == 0x2u32;
        let __temp_460 = if __temp_459 { __temp_450 } else { __temp_436 };
        let __temp_461 = true as u32;
        let __temp_462 = __temp_461 << 0x1u32;
        let __temp_463 = __temp_461 | __temp_462;
        let __temp_464 = __temp_461 << 0x2u32;
        let __temp_465 = __temp_463 | __temp_464;
        let __temp_466 = __temp_461 << 0x3u32;
        let __temp_467 = __temp_465 | __temp_466;
        let __temp_468 = self.__reg_state_7 == 0x3u32;
        let __temp_469 = __temp_468 & self.__reg_bus_enable_6;
        let __temp_470 = if __temp_469 { self.__reg_bus_write_byte_enable_40 } else { __temp_467 };
        let __temp_471 = 0x0u32 << 0x4u32;
        let __temp_472 = __temp_471 | __temp_470;
        let __temp_473 = __temp_472 << 0x4u32;
        let __temp_474 = __temp_473 | 0x0u32;
        let __temp_475 = self.__reg_pc_13 >> 0x2u32;
        let __temp_476 = __temp_475 & 0x3fffffffu32;
        let __temp_477 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_478 = __temp_477 & 0x3fffffffu32;
        let __temp_479 = self.__reg_state_7 == 0x3u32;
        let __temp_480 = __temp_479 & self.__reg_bus_enable_6;
        let __temp_481 = if __temp_480 { __temp_478 } else { __temp_476 };
        let __temp_482 = __temp_481 & 0x3u32;
        let __temp_483 = __temp_482 == 0x1u32;
        let __temp_484 = if __temp_483 { __temp_474 } else { __temp_460 };
        let __temp_485 = true as u32;
        let __temp_486 = __temp_485 << 0x1u32;
        let __temp_487 = __temp_485 | __temp_486;
        let __temp_488 = __temp_485 << 0x2u32;
        let __temp_489 = __temp_487 | __temp_488;
        let __temp_490 = __temp_485 << 0x3u32;
        let __temp_491 = __temp_489 | __temp_490;
        let __temp_492 = self.__reg_state_7 == 0x3u32;
        let __temp_493 = __temp_492 & self.__reg_bus_enable_6;
        let __temp_494 = if __temp_493 { self.__reg_bus_write_byte_enable_40 } else { __temp_491 };
        let __temp_495 = 0x0u32 << 0x4u32;
        let __temp_496 = __temp_495 | __temp_494;
        let __temp_497 = self.__reg_pc_13 >> 0x2u32;
        let __temp_498 = __temp_497 & 0x3fffffffu32;
        let __temp_499 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_500 = __temp_499 & 0x3fffffffu32;
        let __temp_501 = self.__reg_state_7 == 0x3u32;
        let __temp_502 = __temp_501 & self.__reg_bus_enable_6;
        let __temp_503 = if __temp_502 { __temp_500 } else { __temp_498 };
        let __temp_504 = __temp_503 & 0x3u32;
        let __temp_505 = __temp_504 == 0x0u32;
        let __temp_506 = if __temp_505 { __temp_496 } else { __temp_484 };
        let __temp_507 = __temp_506 >> 0x4u32;
        let __temp_508 = __temp_507 & 0x1u32;
        let __temp_509 = __temp_508 != 0x0u32;
        let __temp_510 = __temp_509 as u32;
        let __temp_511 = __temp_424 as u32;
        let __temp_512 = __temp_510 << 0x1u32;
        let __temp_513 = __temp_512 | __temp_511;
        let __temp_514 = true as u32;
        let __temp_515 = __temp_514 << 0x1u32;
        let __temp_516 = __temp_514 | __temp_515;
        let __temp_517 = __temp_514 << 0x2u32;
        let __temp_518 = __temp_516 | __temp_517;
        let __temp_519 = __temp_514 << 0x3u32;
        let __temp_520 = __temp_518 | __temp_519;
        let __temp_521 = self.__reg_state_7 == 0x3u32;
        let __temp_522 = __temp_521 & self.__reg_bus_enable_6;
        let __temp_523 = if __temp_522 { self.__reg_bus_write_byte_enable_40 } else { __temp_520 };
        let __temp_524 = __temp_523 << 0xcu32;
        let __temp_525 = __temp_524 | 0x0u32;
        let __temp_526 = true as u32;
        let __temp_527 = __temp_526 << 0x1u32;
        let __temp_528 = __temp_526 | __temp_527;
        let __temp_529 = __temp_526 << 0x2u32;
        let __temp_530 = __temp_528 | __temp_529;
        let __temp_531 = __temp_526 << 0x3u32;
        let __temp_532 = __temp_530 | __temp_531;
        let __temp_533 = self.__reg_state_7 == 0x3u32;
        let __temp_534 = __temp_533 & self.__reg_bus_enable_6;
        let __temp_535 = if __temp_534 { self.__reg_bus_write_byte_enable_40 } else { __temp_532 };
        let __temp_536 = 0x0u32 << 0x4u32;
        let __temp_537 = __temp_536 | __temp_535;
        let __temp_538 = __temp_537 << 0x8u32;
        let __temp_539 = __temp_538 | 0x0u32;
        let __temp_540 = self.__reg_pc_13 >> 0x2u32;
        let __temp_541 = __temp_540 & 0x3fffffffu32;
        let __temp_542 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_543 = __temp_542 & 0x3fffffffu32;
        let __temp_544 = self.__reg_state_7 == 0x3u32;
        let __temp_545 = __temp_544 & self.__reg_bus_enable_6;
        let __temp_546 = if __temp_545 { __temp_543 } else { __temp_541 };
        let __temp_547 = __temp_546 & 0x3u32;
        let __temp_548 = __temp_547 == 0x2u32;
        let __temp_549 = if __temp_548 { __temp_539 } else { __temp_525 };
        let __temp_550 = true as u32;
        let __temp_551 = __temp_550 << 0x1u32;
        let __temp_552 = __temp_550 | __temp_551;
        let __temp_553 = __temp_550 << 0x2u32;
        let __temp_554 = __temp_552 | __temp_553;
        let __temp_555 = __temp_550 << 0x3u32;
        let __temp_556 = __temp_554 | __temp_555;
        let __temp_557 = self.__reg_state_7 == 0x3u32;
        let __temp_558 = __temp_557 & self.__reg_bus_enable_6;
        let __temp_559 = if __temp_558 { self.__reg_bus_write_byte_enable_40 } else { __temp_556 };
        let __temp_560 = 0x0u32 << 0x4u32;
        let __temp_561 = __temp_560 | __temp_559;
        let __temp_562 = __temp_561 << 0x4u32;
        let __temp_563 = __temp_562 | 0x0u32;
        let __temp_564 = self.__reg_pc_13 >> 0x2u32;
        let __temp_565 = __temp_564 & 0x3fffffffu32;
        let __temp_566 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_567 = __temp_566 & 0x3fffffffu32;
        let __temp_568 = self.__reg_state_7 == 0x3u32;
        let __temp_569 = __temp_568 & self.__reg_bus_enable_6;
        let __temp_570 = if __temp_569 { __temp_567 } else { __temp_565 };
        let __temp_571 = __temp_570 & 0x3u32;
        let __temp_572 = __temp_571 == 0x1u32;
        let __temp_573 = if __temp_572 { __temp_563 } else { __temp_549 };
        let __temp_574 = true as u32;
        let __temp_575 = __temp_574 << 0x1u32;
        let __temp_576 = __temp_574 | __temp_575;
        let __temp_577 = __temp_574 << 0x2u32;
        let __temp_578 = __temp_576 | __temp_577;
        let __temp_579 = __temp_574 << 0x3u32;
        let __temp_580 = __temp_578 | __temp_579;
        let __temp_581 = self.__reg_state_7 == 0x3u32;
        let __temp_582 = __temp_581 & self.__reg_bus_enable_6;
        let __temp_583 = if __temp_582 { self.__reg_bus_write_byte_enable_40 } else { __temp_580 };
        let __temp_584 = 0x0u32 << 0x4u32;
        let __temp_585 = __temp_584 | __temp_583;
        let __temp_586 = self.__reg_pc_13 >> 0x2u32;
        let __temp_587 = __temp_586 & 0x3fffffffu32;
        let __temp_588 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_589 = __temp_588 & 0x3fffffffu32;
        let __temp_590 = self.__reg_state_7 == 0x3u32;
        let __temp_591 = __temp_590 & self.__reg_bus_enable_6;
        let __temp_592 = if __temp_591 { __temp_589 } else { __temp_587 };
        let __temp_593 = __temp_592 & 0x3u32;
        let __temp_594 = __temp_593 == 0x0u32;
        let __temp_595 = if __temp_594 { __temp_585 } else { __temp_573 };
        let __temp_596 = __temp_595 >> 0x8u32;
        let __temp_597 = __temp_596 & 0x1u32;
        let __temp_598 = __temp_597 != 0x0u32;
        let __temp_599 = __temp_598 as u32;
        let __temp_600 = __temp_599 << 0x2u32;
        let __temp_601 = __temp_600 | __temp_513;
        let __temp_602 = true as u32;
        let __temp_603 = __temp_602 << 0x1u32;
        let __temp_604 = __temp_602 | __temp_603;
        let __temp_605 = __temp_602 << 0x2u32;
        let __temp_606 = __temp_604 | __temp_605;
        let __temp_607 = __temp_602 << 0x3u32;
        let __temp_608 = __temp_606 | __temp_607;
        let __temp_609 = self.__reg_state_7 == 0x3u32;
        let __temp_610 = __temp_609 & self.__reg_bus_enable_6;
        let __temp_611 = if __temp_610 { self.__reg_bus_write_byte_enable_40 } else { __temp_608 };
        let __temp_612 = __temp_611 << 0xcu32;
        let __temp_613 = __temp_612 | 0x0u32;
        let __temp_614 = true as u32;
        let __temp_615 = __temp_614 << 0x1u32;
        let __temp_616 = __temp_614 | __temp_615;
        let __temp_617 = __temp_614 << 0x2u32;
        let __temp_618 = __temp_616 | __temp_617;
        let __temp_619 = __temp_614 << 0x3u32;
        let __temp_620 = __temp_618 | __temp_619;
        let __temp_621 = self.__reg_state_7 == 0x3u32;
        let __temp_622 = __temp_621 & self.__reg_bus_enable_6;
        let __temp_623 = if __temp_622 { self.__reg_bus_write_byte_enable_40 } else { __temp_620 };
        let __temp_624 = 0x0u32 << 0x4u32;
        let __temp_625 = __temp_624 | __temp_623;
        let __temp_626 = __temp_625 << 0x8u32;
        let __temp_627 = __temp_626 | 0x0u32;
        let __temp_628 = self.__reg_pc_13 >> 0x2u32;
        let __temp_629 = __temp_628 & 0x3fffffffu32;
        let __temp_630 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_631 = __temp_630 & 0x3fffffffu32;
        let __temp_632 = self.__reg_state_7 == 0x3u32;
        let __temp_633 = __temp_632 & self.__reg_bus_enable_6;
        let __temp_634 = if __temp_633 { __temp_631 } else { __temp_629 };
        let __temp_635 = __temp_634 & 0x3u32;
        let __temp_636 = __temp_635 == 0x2u32;
        let __temp_637 = if __temp_636 { __temp_627 } else { __temp_613 };
        let __temp_638 = true as u32;
        let __temp_639 = __temp_638 << 0x1u32;
        let __temp_640 = __temp_638 | __temp_639;
        let __temp_641 = __temp_638 << 0x2u32;
        let __temp_642 = __temp_640 | __temp_641;
        let __temp_643 = __temp_638 << 0x3u32;
        let __temp_644 = __temp_642 | __temp_643;
        let __temp_645 = self.__reg_state_7 == 0x3u32;
        let __temp_646 = __temp_645 & self.__reg_bus_enable_6;
        let __temp_647 = if __temp_646 { self.__reg_bus_write_byte_enable_40 } else { __temp_644 };
        let __temp_648 = 0x0u32 << 0x4u32;
        let __temp_649 = __temp_648 | __temp_647;
        let __temp_650 = __temp_649 << 0x4u32;
        let __temp_651 = __temp_650 | 0x0u32;
        let __temp_652 = self.__reg_pc_13 >> 0x2u32;
        let __temp_653 = __temp_652 & 0x3fffffffu32;
        let __temp_654 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_655 = __temp_654 & 0x3fffffffu32;
        let __temp_656 = self.__reg_state_7 == 0x3u32;
        let __temp_657 = __temp_656 & self.__reg_bus_enable_6;
        let __temp_658 = if __temp_657 { __temp_655 } else { __temp_653 };
        let __temp_659 = __temp_658 & 0x3u32;
        let __temp_660 = __temp_659 == 0x1u32;
        let __temp_661 = if __temp_660 { __temp_651 } else { __temp_637 };
        let __temp_662 = true as u32;
        let __temp_663 = __temp_662 << 0x1u32;
        let __temp_664 = __temp_662 | __temp_663;
        let __temp_665 = __temp_662 << 0x2u32;
        let __temp_666 = __temp_664 | __temp_665;
        let __temp_667 = __temp_662 << 0x3u32;
        let __temp_668 = __temp_666 | __temp_667;
        let __temp_669 = self.__reg_state_7 == 0x3u32;
        let __temp_670 = __temp_669 & self.__reg_bus_enable_6;
        let __temp_671 = if __temp_670 { self.__reg_bus_write_byte_enable_40 } else { __temp_668 };
        let __temp_672 = 0x0u32 << 0x4u32;
        let __temp_673 = __temp_672 | __temp_671;
        let __temp_674 = self.__reg_pc_13 >> 0x2u32;
        let __temp_675 = __temp_674 & 0x3fffffffu32;
        let __temp_676 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_677 = __temp_676 & 0x3fffffffu32;
        let __temp_678 = self.__reg_state_7 == 0x3u32;
        let __temp_679 = __temp_678 & self.__reg_bus_enable_6;
        let __temp_680 = if __temp_679 { __temp_677 } else { __temp_675 };
        let __temp_681 = __temp_680 & 0x3u32;
        let __temp_682 = __temp_681 == 0x0u32;
        let __temp_683 = if __temp_682 { __temp_673 } else { __temp_661 };
        let __temp_684 = __temp_683 >> 0xcu32;
        let __temp_685 = __temp_684 & 0x1u32;
        let __temp_686 = __temp_685 != 0x0u32;
        let __temp_687 = __temp_686 as u32;
        let __temp_688 = __temp_687 << 0x3u32;
        let __temp_689 = __temp_688 | __temp_601;
        let __temp_690 = self.__reg_state_7 == 0x3u32;
        let __temp_691 = __temp_690 & self.__reg_bus_enable_6;
        let __temp_692 = __temp_691 & self.__reg_bus_write_5;
        let __temp_693 = self.__reg_pc_13 >> 0x2u32;
        let __temp_694 = __temp_693 & 0x3fffffffu32;
        let __temp_695 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_696 = __temp_695 & 0x3fffffffu32;
        let __temp_697 = self.__reg_state_7 == 0x3u32;
        let __temp_698 = __temp_697 & self.__reg_bus_enable_6;
        let __temp_699 = if __temp_698 { __temp_696 } else { __temp_694 };
        let __temp_700 = __temp_699 >> 0x2u32;
        let __temp_701 = __temp_700 & 0xfffffffu32;
        let __temp_702 = __temp_701 & 0xffffffu32;
        let __temp_703 = __temp_702 >> 0x14u32;
        let __temp_704 = __temp_703 & 0xfu32;
        let __temp_705 = __temp_704 == 0x5u32;
        let __temp_706 = self.__reg_count_12 >> 0x5u32;
        let __temp_707 = __temp_706 & 0x1u32;
        let __temp_708 = __temp_707 != 0x0u32;
        let __temp_709 = !__temp_708;
        let __temp_710 = !false;
        let __temp_711 = __temp_710 & __temp_709;
        let __temp_712 = self.__reg_state_7 == 0x3u32;
        let __temp_713 = __temp_712 & self.__reg_bus_enable_6;
        let __temp_714 = __temp_713 & self.__reg_bus_write_5;
        let __temp_715 = __temp_714 | __temp_711;
        let __temp_716 = self.__reg_pc_13 >> 0x2u32;
        let __temp_717 = __temp_716 & 0x3fffffffu32;
        let __temp_718 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_719 = __temp_718 & 0x3fffffffu32;
        let __temp_720 = self.__reg_state_7 == 0x3u32;
        let __temp_721 = __temp_720 & self.__reg_bus_enable_6;
        let __temp_722 = if __temp_721 { __temp_719 } else { __temp_717 };
        let __temp_723 = __temp_722 >> 0x2u32;
        let __temp_724 = __temp_723 & 0xfffffffu32;
        let __temp_725 = __temp_724 >> 0x18u32;
        let __temp_726 = __temp_725 & 0xfu32;
        let __temp_727 = __temp_726 == 0x0u32;
        let __temp_728 = self.__reg_count_15 >> 0x5u32;
        let __temp_729 = __temp_728 & 0x1u32;
        let __temp_730 = __temp_729 != 0x0u32;
        let __temp_731 = !__temp_730;
        let __temp_732 = !false;
        let __temp_733 = __temp_732 & __temp_731;
        let __temp_734 = self.__reg_state_7 == 0x3u32;
        let __temp_735 = __temp_734 & self.__reg_bus_enable_6;
        let __temp_736 = __temp_735 & self.__reg_bus_write_5;
        let __temp_737 = __temp_736 | __temp_733;
        let __temp_738 = self.__reg_state_7 == 0x3u32;
        let __temp_739 = __temp_738 & self.__reg_bus_enable_6;
        let __temp_740 = self.__reg_state_7 == 0x0u32;
        let __temp_741 = __temp_740 | __temp_739;
        let __temp_742 = __temp_741 & __temp_737;
        let __temp_743 = __temp_742 & __temp_727;
        let __temp_744 = __temp_743 & __temp_715;
        let __temp_745 = __temp_744 & __temp_705;
        let __temp_746 = __temp_745 & __temp_692;
        let __temp_747 = if __temp_746 { __temp_689 } else { __temp_340 };
        let __temp_748 = __temp_747 >> 0x1u32;
        let __temp_749 = __temp_748 & 0x1u32;
        let __temp_750 = __temp_749 != 0x0u32;
        let __temp_751 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_752 = __temp_751 != 0x0u32;
        let __temp_753 = !__temp_752;
        let __temp_754 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_755 = __temp_754 | __temp_753;
        let __temp_756 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_757 = __temp_756 & __temp_755;
        let __temp_758 = self.__reg_state_7 == 0x3u32;
        let __temp_759 = __temp_758 & self.__reg_bus_enable_6;
        let __temp_760 = __temp_759 & self.__reg_bus_write_5;
        let __temp_761 = self.__reg_pc_13 >> 0x2u32;
        let __temp_762 = __temp_761 & 0x3fffffffu32;
        let __temp_763 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_764 = __temp_763 & 0x3fffffffu32;
        let __temp_765 = self.__reg_state_7 == 0x3u32;
        let __temp_766 = __temp_765 & self.__reg_bus_enable_6;
        let __temp_767 = if __temp_766 { __temp_764 } else { __temp_762 };
        let __temp_768 = __temp_767 >> 0x2u32;
        let __temp_769 = __temp_768 & 0xfffffffu32;
        let __temp_770 = __temp_769 & 0xffffffu32;
        let __temp_771 = __temp_770 >> 0x14u32;
        let __temp_772 = __temp_771 & 0xfu32;
        let __temp_773 = __temp_772 == 0x5u32;
        let __temp_774 = self.__reg_count_12 >> 0x5u32;
        let __temp_775 = __temp_774 & 0x1u32;
        let __temp_776 = __temp_775 != 0x0u32;
        let __temp_777 = !__temp_776;
        let __temp_778 = !false;
        let __temp_779 = __temp_778 & __temp_777;
        let __temp_780 = self.__reg_state_7 == 0x3u32;
        let __temp_781 = __temp_780 & self.__reg_bus_enable_6;
        let __temp_782 = __temp_781 & self.__reg_bus_write_5;
        let __temp_783 = __temp_782 | __temp_779;
        let __temp_784 = self.__reg_pc_13 >> 0x2u32;
        let __temp_785 = __temp_784 & 0x3fffffffu32;
        let __temp_786 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_787 = __temp_786 & 0x3fffffffu32;
        let __temp_788 = self.__reg_state_7 == 0x3u32;
        let __temp_789 = __temp_788 & self.__reg_bus_enable_6;
        let __temp_790 = if __temp_789 { __temp_787 } else { __temp_785 };
        let __temp_791 = __temp_790 >> 0x2u32;
        let __temp_792 = __temp_791 & 0xfffffffu32;
        let __temp_793 = __temp_792 >> 0x18u32;
        let __temp_794 = __temp_793 & 0xfu32;
        let __temp_795 = __temp_794 == 0x0u32;
        let __temp_796 = self.__reg_count_15 >> 0x5u32;
        let __temp_797 = __temp_796 & 0x1u32;
        let __temp_798 = __temp_797 != 0x0u32;
        let __temp_799 = !__temp_798;
        let __temp_800 = !false;
        let __temp_801 = __temp_800 & __temp_799;
        let __temp_802 = self.__reg_state_7 == 0x3u32;
        let __temp_803 = __temp_802 & self.__reg_bus_enable_6;
        let __temp_804 = __temp_803 & self.__reg_bus_write_5;
        let __temp_805 = __temp_804 | __temp_801;
        let __temp_806 = self.__reg_state_7 == 0x3u32;
        let __temp_807 = __temp_806 & self.__reg_bus_enable_6;
        let __temp_808 = self.__reg_state_7 == 0x0u32;
        let __temp_809 = __temp_808 | __temp_807;
        let __temp_810 = __temp_809 & __temp_805;
        let __temp_811 = __temp_810 & __temp_795;
        let __temp_812 = __temp_811 & __temp_783;
        let __temp_813 = __temp_812 & __temp_773;
        let __temp_814 = __temp_813 & __temp_760;
        let __temp_815 = __temp_814 | __temp_757;
        let __temp_816 = __temp_815 & __temp_750;
        self.color_buffer_element_1_37_write_port_enable = __temp_816;
        let __temp_817 = self.__reg_pc_13 >> 0x2u32;
        let __temp_818 = __temp_817 & 0x3fffffffu32;
        let __temp_819 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_820 = __temp_819 & 0x3fffffffu32;
        let __temp_821 = self.__reg_state_7 == 0x3u32;
        let __temp_822 = __temp_821 & self.__reg_bus_enable_6;
        let __temp_823 = if __temp_822 { __temp_820 } else { __temp_818 };
        let __temp_824 = __temp_823 >> 0x2u32;
        let __temp_825 = __temp_824 & 0xfffffffu32;
        let __temp_826 = __temp_825 & 0xffffffu32;
        let __temp_827 = __temp_826 & 0xfffffu32;
        let __temp_828 = __temp_827 & 0x1fffu32;
        self.program_ram_mem_element_3_48_read_port_0_address = __temp_828;
        let __temp_829 = self.__reg_state_7 == 0x3u32;
        let __temp_830 = __temp_829 & self.__reg_bus_enable_6;
        let __temp_831 = __temp_830 & self.__reg_bus_write_5;
        let __temp_832 = !__temp_831;
        let __temp_833 = self.__reg_pc_13 >> 0x2u32;
        let __temp_834 = __temp_833 & 0x3fffffffu32;
        let __temp_835 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_836 = __temp_835 & 0x3fffffffu32;
        let __temp_837 = self.__reg_state_7 == 0x3u32;
        let __temp_838 = __temp_837 & self.__reg_bus_enable_6;
        let __temp_839 = if __temp_838 { __temp_836 } else { __temp_834 };
        let __temp_840 = __temp_839 >> 0x2u32;
        let __temp_841 = __temp_840 & 0xfffffffu32;
        let __temp_842 = __temp_841 & 0xffffffu32;
        let __temp_843 = __temp_842 >> 0x14u32;
        let __temp_844 = __temp_843 & 0xfu32;
        let __temp_845 = __temp_844 == 0x1u32;
        let __temp_846 = self.__reg_count_12 >> 0x5u32;
        let __temp_847 = __temp_846 & 0x1u32;
        let __temp_848 = __temp_847 != 0x0u32;
        let __temp_849 = !__temp_848;
        let __temp_850 = !false;
        let __temp_851 = __temp_850 & __temp_849;
        let __temp_852 = self.__reg_state_7 == 0x3u32;
        let __temp_853 = __temp_852 & self.__reg_bus_enable_6;
        let __temp_854 = __temp_853 & self.__reg_bus_write_5;
        let __temp_855 = __temp_854 | __temp_851;
        let __temp_856 = self.__reg_pc_13 >> 0x2u32;
        let __temp_857 = __temp_856 & 0x3fffffffu32;
        let __temp_858 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_859 = __temp_858 & 0x3fffffffu32;
        let __temp_860 = self.__reg_state_7 == 0x3u32;
        let __temp_861 = __temp_860 & self.__reg_bus_enable_6;
        let __temp_862 = if __temp_861 { __temp_859 } else { __temp_857 };
        let __temp_863 = __temp_862 >> 0x2u32;
        let __temp_864 = __temp_863 & 0xfffffffu32;
        let __temp_865 = __temp_864 >> 0x18u32;
        let __temp_866 = __temp_865 & 0xfu32;
        let __temp_867 = __temp_866 == 0x0u32;
        let __temp_868 = self.__reg_count_15 >> 0x5u32;
        let __temp_869 = __temp_868 & 0x1u32;
        let __temp_870 = __temp_869 != 0x0u32;
        let __temp_871 = !__temp_870;
        let __temp_872 = !false;
        let __temp_873 = __temp_872 & __temp_871;
        let __temp_874 = self.__reg_state_7 == 0x3u32;
        let __temp_875 = __temp_874 & self.__reg_bus_enable_6;
        let __temp_876 = __temp_875 & self.__reg_bus_write_5;
        let __temp_877 = __temp_876 | __temp_873;
        let __temp_878 = self.__reg_state_7 == 0x3u32;
        let __temp_879 = __temp_878 & self.__reg_bus_enable_6;
        let __temp_880 = self.__reg_state_7 == 0x0u32;
        let __temp_881 = __temp_880 | __temp_879;
        let __temp_882 = __temp_881 & __temp_877;
        let __temp_883 = __temp_882 & __temp_867;
        let __temp_884 = __temp_883 & __temp_855;
        let __temp_885 = __temp_884 & __temp_845;
        let __temp_886 = __temp_885 & __temp_832;
        self.program_ram_mem_element_3_48_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_3_48_write_port_address = __temp_828;
        let __temp_887 = self.__reg_bus_write_data_1 as u128;
        let __temp_888 = __temp_887 << 0x60u32;
        let __temp_889 = __temp_888 | 0x0u128;
        let __temp_890 = 0x0u32 as u64;
        let __temp_891 = self.__reg_bus_write_data_1 as u64;
        let __temp_892 = __temp_890 << 0x20u32;
        let __temp_893 = __temp_892 | __temp_891;
        let __temp_894 = __temp_893 as u128;
        let __temp_895 = 0x0u64 as u128;
        let __temp_896 = __temp_894 << 0x40u32;
        let __temp_897 = __temp_896 | __temp_895;
        let __temp_898 = self.__reg_pc_13 >> 0x2u32;
        let __temp_899 = __temp_898 & 0x3fffffffu32;
        let __temp_900 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_901 = __temp_900 & 0x3fffffffu32;
        let __temp_902 = self.__reg_state_7 == 0x3u32;
        let __temp_903 = __temp_902 & self.__reg_bus_enable_6;
        let __temp_904 = if __temp_903 { __temp_901 } else { __temp_899 };
        let __temp_905 = __temp_904 & 0x3u32;
        let __temp_906 = __temp_905 == 0x2u32;
        let __temp_907 = if __temp_906 { __temp_897 } else { __temp_889 };
        let __temp_908 = 0x0u64 as u128;
        let __temp_909 = self.__reg_bus_write_data_1 as u128;
        let __temp_910 = __temp_908 << 0x20u32;
        let __temp_911 = __temp_910 | __temp_909;
        let __temp_912 = 0x0u32 as u128;
        let __temp_913 = __temp_911 << 0x20u32;
        let __temp_914 = __temp_913 | __temp_912;
        let __temp_915 = self.__reg_pc_13 >> 0x2u32;
        let __temp_916 = __temp_915 & 0x3fffffffu32;
        let __temp_917 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_918 = __temp_917 & 0x3fffffffu32;
        let __temp_919 = self.__reg_state_7 == 0x3u32;
        let __temp_920 = __temp_919 & self.__reg_bus_enable_6;
        let __temp_921 = if __temp_920 { __temp_918 } else { __temp_916 };
        let __temp_922 = __temp_921 & 0x3u32;
        let __temp_923 = __temp_922 == 0x1u32;
        let __temp_924 = if __temp_923 { __temp_914 } else { __temp_907 };
        let __temp_925 = self.__reg_bus_write_data_1 as u128;
        let __temp_926 = 0x0u128 << 0x20u32;
        let __temp_927 = __temp_926 | __temp_925;
        let __temp_928 = self.__reg_pc_13 >> 0x2u32;
        let __temp_929 = __temp_928 & 0x3fffffffu32;
        let __temp_930 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_931 = __temp_930 & 0x3fffffffu32;
        let __temp_932 = self.__reg_state_7 == 0x3u32;
        let __temp_933 = __temp_932 & self.__reg_bus_enable_6;
        let __temp_934 = if __temp_933 { __temp_931 } else { __temp_929 };
        let __temp_935 = __temp_934 & 0x3u32;
        let __temp_936 = __temp_935 == 0x0u32;
        let __temp_937 = if __temp_936 { __temp_927 } else { __temp_924 };
        let __temp_938 = __temp_937 >> 0x18u32;
        let __temp_939 = __temp_938 as u32;
        let __temp_940 = __temp_939 & 0xffu32;
        self.program_ram_mem_element_3_48_write_port_value = __temp_940;
        let __temp_941 = true as u32;
        let __temp_942 = __temp_941 << 0x1u32;
        let __temp_943 = __temp_941 | __temp_942;
        let __temp_944 = __temp_941 << 0x2u32;
        let __temp_945 = __temp_943 | __temp_944;
        let __temp_946 = __temp_941 << 0x3u32;
        let __temp_947 = __temp_945 | __temp_946;
        let __temp_948 = self.__reg_state_7 == 0x3u32;
        let __temp_949 = __temp_948 & self.__reg_bus_enable_6;
        let __temp_950 = if __temp_949 { self.__reg_bus_write_byte_enable_40 } else { __temp_947 };
        let __temp_951 = __temp_950 << 0xcu32;
        let __temp_952 = __temp_951 | 0x0u32;
        let __temp_953 = true as u32;
        let __temp_954 = __temp_953 << 0x1u32;
        let __temp_955 = __temp_953 | __temp_954;
        let __temp_956 = __temp_953 << 0x2u32;
        let __temp_957 = __temp_955 | __temp_956;
        let __temp_958 = __temp_953 << 0x3u32;
        let __temp_959 = __temp_957 | __temp_958;
        let __temp_960 = self.__reg_state_7 == 0x3u32;
        let __temp_961 = __temp_960 & self.__reg_bus_enable_6;
        let __temp_962 = if __temp_961 { self.__reg_bus_write_byte_enable_40 } else { __temp_959 };
        let __temp_963 = 0x0u32 << 0x4u32;
        let __temp_964 = __temp_963 | __temp_962;
        let __temp_965 = __temp_964 << 0x8u32;
        let __temp_966 = __temp_965 | 0x0u32;
        let __temp_967 = self.__reg_pc_13 >> 0x2u32;
        let __temp_968 = __temp_967 & 0x3fffffffu32;
        let __temp_969 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_970 = __temp_969 & 0x3fffffffu32;
        let __temp_971 = self.__reg_state_7 == 0x3u32;
        let __temp_972 = __temp_971 & self.__reg_bus_enable_6;
        let __temp_973 = if __temp_972 { __temp_970 } else { __temp_968 };
        let __temp_974 = __temp_973 & 0x3u32;
        let __temp_975 = __temp_974 == 0x2u32;
        let __temp_976 = if __temp_975 { __temp_966 } else { __temp_952 };
        let __temp_977 = true as u32;
        let __temp_978 = __temp_977 << 0x1u32;
        let __temp_979 = __temp_977 | __temp_978;
        let __temp_980 = __temp_977 << 0x2u32;
        let __temp_981 = __temp_979 | __temp_980;
        let __temp_982 = __temp_977 << 0x3u32;
        let __temp_983 = __temp_981 | __temp_982;
        let __temp_984 = self.__reg_state_7 == 0x3u32;
        let __temp_985 = __temp_984 & self.__reg_bus_enable_6;
        let __temp_986 = if __temp_985 { self.__reg_bus_write_byte_enable_40 } else { __temp_983 };
        let __temp_987 = 0x0u32 << 0x4u32;
        let __temp_988 = __temp_987 | __temp_986;
        let __temp_989 = __temp_988 << 0x4u32;
        let __temp_990 = __temp_989 | 0x0u32;
        let __temp_991 = self.__reg_pc_13 >> 0x2u32;
        let __temp_992 = __temp_991 & 0x3fffffffu32;
        let __temp_993 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_994 = __temp_993 & 0x3fffffffu32;
        let __temp_995 = self.__reg_state_7 == 0x3u32;
        let __temp_996 = __temp_995 & self.__reg_bus_enable_6;
        let __temp_997 = if __temp_996 { __temp_994 } else { __temp_992 };
        let __temp_998 = __temp_997 & 0x3u32;
        let __temp_999 = __temp_998 == 0x1u32;
        let __temp_1000 = if __temp_999 { __temp_990 } else { __temp_976 };
        let __temp_1001 = true as u32;
        let __temp_1002 = __temp_1001 << 0x1u32;
        let __temp_1003 = __temp_1001 | __temp_1002;
        let __temp_1004 = __temp_1001 << 0x2u32;
        let __temp_1005 = __temp_1003 | __temp_1004;
        let __temp_1006 = __temp_1001 << 0x3u32;
        let __temp_1007 = __temp_1005 | __temp_1006;
        let __temp_1008 = self.__reg_state_7 == 0x3u32;
        let __temp_1009 = __temp_1008 & self.__reg_bus_enable_6;
        let __temp_1010 = if __temp_1009 { self.__reg_bus_write_byte_enable_40 } else { __temp_1007 };
        let __temp_1011 = 0x0u32 << 0x4u32;
        let __temp_1012 = __temp_1011 | __temp_1010;
        let __temp_1013 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1014 = __temp_1013 & 0x3fffffffu32;
        let __temp_1015 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1016 = __temp_1015 & 0x3fffffffu32;
        let __temp_1017 = self.__reg_state_7 == 0x3u32;
        let __temp_1018 = __temp_1017 & self.__reg_bus_enable_6;
        let __temp_1019 = if __temp_1018 { __temp_1016 } else { __temp_1014 };
        let __temp_1020 = __temp_1019 & 0x3u32;
        let __temp_1021 = __temp_1020 == 0x0u32;
        let __temp_1022 = if __temp_1021 { __temp_1012 } else { __temp_1000 };
        let __temp_1023 = __temp_1022 >> 0x3u32;
        let __temp_1024 = __temp_1023 & 0x1u32;
        let __temp_1025 = __temp_1024 != 0x0u32;
        let __temp_1026 = self.__reg_state_7 == 0x3u32;
        let __temp_1027 = __temp_1026 & self.__reg_bus_enable_6;
        let __temp_1028 = __temp_1027 & self.__reg_bus_write_5;
        let __temp_1029 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1030 = __temp_1029 & 0x3fffffffu32;
        let __temp_1031 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1032 = __temp_1031 & 0x3fffffffu32;
        let __temp_1033 = self.__reg_state_7 == 0x3u32;
        let __temp_1034 = __temp_1033 & self.__reg_bus_enable_6;
        let __temp_1035 = if __temp_1034 { __temp_1032 } else { __temp_1030 };
        let __temp_1036 = __temp_1035 >> 0x2u32;
        let __temp_1037 = __temp_1036 & 0xfffffffu32;
        let __temp_1038 = __temp_1037 & 0xffffffu32;
        let __temp_1039 = __temp_1038 >> 0x14u32;
        let __temp_1040 = __temp_1039 & 0xfu32;
        let __temp_1041 = __temp_1040 == 0x1u32;
        let __temp_1042 = self.__reg_count_12 >> 0x5u32;
        let __temp_1043 = __temp_1042 & 0x1u32;
        let __temp_1044 = __temp_1043 != 0x0u32;
        let __temp_1045 = !__temp_1044;
        let __temp_1046 = !false;
        let __temp_1047 = __temp_1046 & __temp_1045;
        let __temp_1048 = self.__reg_state_7 == 0x3u32;
        let __temp_1049 = __temp_1048 & self.__reg_bus_enable_6;
        let __temp_1050 = __temp_1049 & self.__reg_bus_write_5;
        let __temp_1051 = __temp_1050 | __temp_1047;
        let __temp_1052 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1053 = __temp_1052 & 0x3fffffffu32;
        let __temp_1054 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1055 = __temp_1054 & 0x3fffffffu32;
        let __temp_1056 = self.__reg_state_7 == 0x3u32;
        let __temp_1057 = __temp_1056 & self.__reg_bus_enable_6;
        let __temp_1058 = if __temp_1057 { __temp_1055 } else { __temp_1053 };
        let __temp_1059 = __temp_1058 >> 0x2u32;
        let __temp_1060 = __temp_1059 & 0xfffffffu32;
        let __temp_1061 = __temp_1060 >> 0x18u32;
        let __temp_1062 = __temp_1061 & 0xfu32;
        let __temp_1063 = __temp_1062 == 0x0u32;
        let __temp_1064 = self.__reg_count_15 >> 0x5u32;
        let __temp_1065 = __temp_1064 & 0x1u32;
        let __temp_1066 = __temp_1065 != 0x0u32;
        let __temp_1067 = !__temp_1066;
        let __temp_1068 = !false;
        let __temp_1069 = __temp_1068 & __temp_1067;
        let __temp_1070 = self.__reg_state_7 == 0x3u32;
        let __temp_1071 = __temp_1070 & self.__reg_bus_enable_6;
        let __temp_1072 = __temp_1071 & self.__reg_bus_write_5;
        let __temp_1073 = __temp_1072 | __temp_1069;
        let __temp_1074 = self.__reg_state_7 == 0x3u32;
        let __temp_1075 = __temp_1074 & self.__reg_bus_enable_6;
        let __temp_1076 = self.__reg_state_7 == 0x0u32;
        let __temp_1077 = __temp_1076 | __temp_1075;
        let __temp_1078 = __temp_1077 & __temp_1073;
        let __temp_1079 = __temp_1078 & __temp_1063;
        let __temp_1080 = __temp_1079 & __temp_1051;
        let __temp_1081 = __temp_1080 & __temp_1041;
        let __temp_1082 = __temp_1081 & __temp_1028;
        let __temp_1083 = __temp_1082 & __temp_1025;
        self.program_ram_mem_element_3_48_write_port_enable = __temp_1083;
        let __temp_1084 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1085 = __temp_1084 & 0x3fffffffu32;
        let __temp_1086 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1087 = __temp_1086 & 0x3fffffffu32;
        let __temp_1088 = self.__reg_state_7 == 0x3u32;
        let __temp_1089 = __temp_1088 & self.__reg_bus_enable_6;
        let __temp_1090 = if __temp_1089 { __temp_1087 } else { __temp_1085 };
        let __temp_1091 = __temp_1090 >> 0x2u32;
        let __temp_1092 = __temp_1091 & 0xfffffffu32;
        let __temp_1093 = __temp_1092 & 0xffffffu32;
        let __temp_1094 = __temp_1093 & 0x1fffu32;
        self.ddr3_mem_element_11_15_read_port_0_address = __temp_1094;
        let __temp_1095 = self.__reg_state_7 == 0x3u32;
        let __temp_1096 = __temp_1095 & self.__reg_bus_enable_6;
        let __temp_1097 = __temp_1096 & self.__reg_bus_write_5;
        let __temp_1098 = !__temp_1097;
        let __temp_1099 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1100 = __temp_1099 & 0x3fffffffu32;
        let __temp_1101 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1102 = __temp_1101 & 0x3fffffffu32;
        let __temp_1103 = self.__reg_state_7 == 0x3u32;
        let __temp_1104 = __temp_1103 & self.__reg_bus_enable_6;
        let __temp_1105 = if __temp_1104 { __temp_1102 } else { __temp_1100 };
        let __temp_1106 = __temp_1105 >> 0x2u32;
        let __temp_1107 = __temp_1106 & 0xfffffffu32;
        let __temp_1108 = __temp_1107 >> 0x18u32;
        let __temp_1109 = __temp_1108 & 0xfu32;
        let __temp_1110 = __temp_1109 == 0x1u32;
        let __temp_1111 = self.__reg_count_15 >> 0x5u32;
        let __temp_1112 = __temp_1111 & 0x1u32;
        let __temp_1113 = __temp_1112 != 0x0u32;
        let __temp_1114 = !__temp_1113;
        let __temp_1115 = !false;
        let __temp_1116 = __temp_1115 & __temp_1114;
        let __temp_1117 = self.__reg_state_7 == 0x3u32;
        let __temp_1118 = __temp_1117 & self.__reg_bus_enable_6;
        let __temp_1119 = __temp_1118 & self.__reg_bus_write_5;
        let __temp_1120 = __temp_1119 | __temp_1116;
        let __temp_1121 = self.__reg_state_7 == 0x3u32;
        let __temp_1122 = __temp_1121 & self.__reg_bus_enable_6;
        let __temp_1123 = self.__reg_state_7 == 0x0u32;
        let __temp_1124 = __temp_1123 | __temp_1122;
        let __temp_1125 = __temp_1124 & __temp_1120;
        let __temp_1126 = __temp_1125 & __temp_1110;
        let __temp_1127 = __temp_1126 & __temp_1098;
        self.ddr3_mem_element_11_15_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_11_15_write_port_address = __temp_1094;
        let __temp_1128 = self.__reg_bus_write_data_1 as u128;
        let __temp_1129 = __temp_1128 << 0x60u32;
        let __temp_1130 = __temp_1129 | 0x0u128;
        let __temp_1131 = 0x0u32 as u64;
        let __temp_1132 = self.__reg_bus_write_data_1 as u64;
        let __temp_1133 = __temp_1131 << 0x20u32;
        let __temp_1134 = __temp_1133 | __temp_1132;
        let __temp_1135 = __temp_1134 as u128;
        let __temp_1136 = 0x0u64 as u128;
        let __temp_1137 = __temp_1135 << 0x40u32;
        let __temp_1138 = __temp_1137 | __temp_1136;
        let __temp_1139 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1140 = __temp_1139 & 0x3fffffffu32;
        let __temp_1141 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1142 = __temp_1141 & 0x3fffffffu32;
        let __temp_1143 = self.__reg_state_7 == 0x3u32;
        let __temp_1144 = __temp_1143 & self.__reg_bus_enable_6;
        let __temp_1145 = if __temp_1144 { __temp_1142 } else { __temp_1140 };
        let __temp_1146 = __temp_1145 & 0x3u32;
        let __temp_1147 = __temp_1146 == 0x2u32;
        let __temp_1148 = if __temp_1147 { __temp_1138 } else { __temp_1130 };
        let __temp_1149 = 0x0u64 as u128;
        let __temp_1150 = self.__reg_bus_write_data_1 as u128;
        let __temp_1151 = __temp_1149 << 0x20u32;
        let __temp_1152 = __temp_1151 | __temp_1150;
        let __temp_1153 = 0x0u32 as u128;
        let __temp_1154 = __temp_1152 << 0x20u32;
        let __temp_1155 = __temp_1154 | __temp_1153;
        let __temp_1156 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1157 = __temp_1156 & 0x3fffffffu32;
        let __temp_1158 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1159 = __temp_1158 & 0x3fffffffu32;
        let __temp_1160 = self.__reg_state_7 == 0x3u32;
        let __temp_1161 = __temp_1160 & self.__reg_bus_enable_6;
        let __temp_1162 = if __temp_1161 { __temp_1159 } else { __temp_1157 };
        let __temp_1163 = __temp_1162 & 0x3u32;
        let __temp_1164 = __temp_1163 == 0x1u32;
        let __temp_1165 = if __temp_1164 { __temp_1155 } else { __temp_1148 };
        let __temp_1166 = self.__reg_bus_write_data_1 as u128;
        let __temp_1167 = 0x0u128 << 0x20u32;
        let __temp_1168 = __temp_1167 | __temp_1166;
        let __temp_1169 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1170 = __temp_1169 & 0x3fffffffu32;
        let __temp_1171 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1172 = __temp_1171 & 0x3fffffffu32;
        let __temp_1173 = self.__reg_state_7 == 0x3u32;
        let __temp_1174 = __temp_1173 & self.__reg_bus_enable_6;
        let __temp_1175 = if __temp_1174 { __temp_1172 } else { __temp_1170 };
        let __temp_1176 = __temp_1175 & 0x3u32;
        let __temp_1177 = __temp_1176 == 0x0u32;
        let __temp_1178 = if __temp_1177 { __temp_1168 } else { __temp_1165 };
        let __temp_1179 = __temp_1178 >> 0x58u32;
        let __temp_1180 = __temp_1179 as u32;
        let __temp_1181 = __temp_1180 & 0xffu32;
        self.ddr3_mem_element_11_15_write_port_value = __temp_1181;
        let __temp_1182 = true as u32;
        let __temp_1183 = __temp_1182 << 0x1u32;
        let __temp_1184 = __temp_1182 | __temp_1183;
        let __temp_1185 = __temp_1182 << 0x2u32;
        let __temp_1186 = __temp_1184 | __temp_1185;
        let __temp_1187 = __temp_1182 << 0x3u32;
        let __temp_1188 = __temp_1186 | __temp_1187;
        let __temp_1189 = self.__reg_state_7 == 0x3u32;
        let __temp_1190 = __temp_1189 & self.__reg_bus_enable_6;
        let __temp_1191 = if __temp_1190 { self.__reg_bus_write_byte_enable_40 } else { __temp_1188 };
        let __temp_1192 = __temp_1191 << 0xcu32;
        let __temp_1193 = __temp_1192 | 0x0u32;
        let __temp_1194 = true as u32;
        let __temp_1195 = __temp_1194 << 0x1u32;
        let __temp_1196 = __temp_1194 | __temp_1195;
        let __temp_1197 = __temp_1194 << 0x2u32;
        let __temp_1198 = __temp_1196 | __temp_1197;
        let __temp_1199 = __temp_1194 << 0x3u32;
        let __temp_1200 = __temp_1198 | __temp_1199;
        let __temp_1201 = self.__reg_state_7 == 0x3u32;
        let __temp_1202 = __temp_1201 & self.__reg_bus_enable_6;
        let __temp_1203 = if __temp_1202 { self.__reg_bus_write_byte_enable_40 } else { __temp_1200 };
        let __temp_1204 = 0x0u32 << 0x4u32;
        let __temp_1205 = __temp_1204 | __temp_1203;
        let __temp_1206 = __temp_1205 << 0x8u32;
        let __temp_1207 = __temp_1206 | 0x0u32;
        let __temp_1208 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1209 = __temp_1208 & 0x3fffffffu32;
        let __temp_1210 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1211 = __temp_1210 & 0x3fffffffu32;
        let __temp_1212 = self.__reg_state_7 == 0x3u32;
        let __temp_1213 = __temp_1212 & self.__reg_bus_enable_6;
        let __temp_1214 = if __temp_1213 { __temp_1211 } else { __temp_1209 };
        let __temp_1215 = __temp_1214 & 0x3u32;
        let __temp_1216 = __temp_1215 == 0x2u32;
        let __temp_1217 = if __temp_1216 { __temp_1207 } else { __temp_1193 };
        let __temp_1218 = true as u32;
        let __temp_1219 = __temp_1218 << 0x1u32;
        let __temp_1220 = __temp_1218 | __temp_1219;
        let __temp_1221 = __temp_1218 << 0x2u32;
        let __temp_1222 = __temp_1220 | __temp_1221;
        let __temp_1223 = __temp_1218 << 0x3u32;
        let __temp_1224 = __temp_1222 | __temp_1223;
        let __temp_1225 = self.__reg_state_7 == 0x3u32;
        let __temp_1226 = __temp_1225 & self.__reg_bus_enable_6;
        let __temp_1227 = if __temp_1226 { self.__reg_bus_write_byte_enable_40 } else { __temp_1224 };
        let __temp_1228 = 0x0u32 << 0x4u32;
        let __temp_1229 = __temp_1228 | __temp_1227;
        let __temp_1230 = __temp_1229 << 0x4u32;
        let __temp_1231 = __temp_1230 | 0x0u32;
        let __temp_1232 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1233 = __temp_1232 & 0x3fffffffu32;
        let __temp_1234 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1235 = __temp_1234 & 0x3fffffffu32;
        let __temp_1236 = self.__reg_state_7 == 0x3u32;
        let __temp_1237 = __temp_1236 & self.__reg_bus_enable_6;
        let __temp_1238 = if __temp_1237 { __temp_1235 } else { __temp_1233 };
        let __temp_1239 = __temp_1238 & 0x3u32;
        let __temp_1240 = __temp_1239 == 0x1u32;
        let __temp_1241 = if __temp_1240 { __temp_1231 } else { __temp_1217 };
        let __temp_1242 = true as u32;
        let __temp_1243 = __temp_1242 << 0x1u32;
        let __temp_1244 = __temp_1242 | __temp_1243;
        let __temp_1245 = __temp_1242 << 0x2u32;
        let __temp_1246 = __temp_1244 | __temp_1245;
        let __temp_1247 = __temp_1242 << 0x3u32;
        let __temp_1248 = __temp_1246 | __temp_1247;
        let __temp_1249 = self.__reg_state_7 == 0x3u32;
        let __temp_1250 = __temp_1249 & self.__reg_bus_enable_6;
        let __temp_1251 = if __temp_1250 { self.__reg_bus_write_byte_enable_40 } else { __temp_1248 };
        let __temp_1252 = 0x0u32 << 0x4u32;
        let __temp_1253 = __temp_1252 | __temp_1251;
        let __temp_1254 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1255 = __temp_1254 & 0x3fffffffu32;
        let __temp_1256 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1257 = __temp_1256 & 0x3fffffffu32;
        let __temp_1258 = self.__reg_state_7 == 0x3u32;
        let __temp_1259 = __temp_1258 & self.__reg_bus_enable_6;
        let __temp_1260 = if __temp_1259 { __temp_1257 } else { __temp_1255 };
        let __temp_1261 = __temp_1260 & 0x3u32;
        let __temp_1262 = __temp_1261 == 0x0u32;
        let __temp_1263 = if __temp_1262 { __temp_1253 } else { __temp_1241 };
        let __temp_1264 = __temp_1263 >> 0xbu32;
        let __temp_1265 = __temp_1264 & 0x1u32;
        let __temp_1266 = __temp_1265 != 0x0u32;
        let __temp_1267 = self.__reg_state_7 == 0x3u32;
        let __temp_1268 = __temp_1267 & self.__reg_bus_enable_6;
        let __temp_1269 = __temp_1268 & self.__reg_bus_write_5;
        let __temp_1270 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1271 = __temp_1270 & 0x3fffffffu32;
        let __temp_1272 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1273 = __temp_1272 & 0x3fffffffu32;
        let __temp_1274 = self.__reg_state_7 == 0x3u32;
        let __temp_1275 = __temp_1274 & self.__reg_bus_enable_6;
        let __temp_1276 = if __temp_1275 { __temp_1273 } else { __temp_1271 };
        let __temp_1277 = __temp_1276 >> 0x2u32;
        let __temp_1278 = __temp_1277 & 0xfffffffu32;
        let __temp_1279 = __temp_1278 >> 0x18u32;
        let __temp_1280 = __temp_1279 & 0xfu32;
        let __temp_1281 = __temp_1280 == 0x1u32;
        let __temp_1282 = self.__reg_count_15 >> 0x5u32;
        let __temp_1283 = __temp_1282 & 0x1u32;
        let __temp_1284 = __temp_1283 != 0x0u32;
        let __temp_1285 = !__temp_1284;
        let __temp_1286 = !false;
        let __temp_1287 = __temp_1286 & __temp_1285;
        let __temp_1288 = self.__reg_state_7 == 0x3u32;
        let __temp_1289 = __temp_1288 & self.__reg_bus_enable_6;
        let __temp_1290 = __temp_1289 & self.__reg_bus_write_5;
        let __temp_1291 = __temp_1290 | __temp_1287;
        let __temp_1292 = self.__reg_state_7 == 0x3u32;
        let __temp_1293 = __temp_1292 & self.__reg_bus_enable_6;
        let __temp_1294 = self.__reg_state_7 == 0x0u32;
        let __temp_1295 = __temp_1294 | __temp_1293;
        let __temp_1296 = __temp_1295 & __temp_1291;
        let __temp_1297 = __temp_1296 & __temp_1281;
        let __temp_1298 = __temp_1297 & __temp_1269;
        let __temp_1299 = __temp_1298 & __temp_1266;
        self.ddr3_mem_element_11_15_write_port_enable = __temp_1299;
        self.program_ram_mem_element_6_51_read_port_0_address = __temp_828;
        self.program_ram_mem_element_6_51_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_6_51_write_port_address = __temp_828;
        let __temp_1300 = self.__reg_bus_write_data_1 as u128;
        let __temp_1301 = __temp_1300 << 0x60u32;
        let __temp_1302 = __temp_1301 | 0x0u128;
        let __temp_1303 = 0x0u32 as u64;
        let __temp_1304 = self.__reg_bus_write_data_1 as u64;
        let __temp_1305 = __temp_1303 << 0x20u32;
        let __temp_1306 = __temp_1305 | __temp_1304;
        let __temp_1307 = __temp_1306 as u128;
        let __temp_1308 = 0x0u64 as u128;
        let __temp_1309 = __temp_1307 << 0x40u32;
        let __temp_1310 = __temp_1309 | __temp_1308;
        let __temp_1311 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1312 = __temp_1311 & 0x3fffffffu32;
        let __temp_1313 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1314 = __temp_1313 & 0x3fffffffu32;
        let __temp_1315 = self.__reg_state_7 == 0x3u32;
        let __temp_1316 = __temp_1315 & self.__reg_bus_enable_6;
        let __temp_1317 = if __temp_1316 { __temp_1314 } else { __temp_1312 };
        let __temp_1318 = __temp_1317 & 0x3u32;
        let __temp_1319 = __temp_1318 == 0x2u32;
        let __temp_1320 = if __temp_1319 { __temp_1310 } else { __temp_1302 };
        let __temp_1321 = 0x0u64 as u128;
        let __temp_1322 = self.__reg_bus_write_data_1 as u128;
        let __temp_1323 = __temp_1321 << 0x20u32;
        let __temp_1324 = __temp_1323 | __temp_1322;
        let __temp_1325 = 0x0u32 as u128;
        let __temp_1326 = __temp_1324 << 0x20u32;
        let __temp_1327 = __temp_1326 | __temp_1325;
        let __temp_1328 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1329 = __temp_1328 & 0x3fffffffu32;
        let __temp_1330 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1331 = __temp_1330 & 0x3fffffffu32;
        let __temp_1332 = self.__reg_state_7 == 0x3u32;
        let __temp_1333 = __temp_1332 & self.__reg_bus_enable_6;
        let __temp_1334 = if __temp_1333 { __temp_1331 } else { __temp_1329 };
        let __temp_1335 = __temp_1334 & 0x3u32;
        let __temp_1336 = __temp_1335 == 0x1u32;
        let __temp_1337 = if __temp_1336 { __temp_1327 } else { __temp_1320 };
        let __temp_1338 = self.__reg_bus_write_data_1 as u128;
        let __temp_1339 = 0x0u128 << 0x20u32;
        let __temp_1340 = __temp_1339 | __temp_1338;
        let __temp_1341 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1342 = __temp_1341 & 0x3fffffffu32;
        let __temp_1343 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1344 = __temp_1343 & 0x3fffffffu32;
        let __temp_1345 = self.__reg_state_7 == 0x3u32;
        let __temp_1346 = __temp_1345 & self.__reg_bus_enable_6;
        let __temp_1347 = if __temp_1346 { __temp_1344 } else { __temp_1342 };
        let __temp_1348 = __temp_1347 & 0x3u32;
        let __temp_1349 = __temp_1348 == 0x0u32;
        let __temp_1350 = if __temp_1349 { __temp_1340 } else { __temp_1337 };
        let __temp_1351 = __temp_1350 >> 0x30u32;
        let __temp_1352 = __temp_1351 as u32;
        let __temp_1353 = __temp_1352 & 0xffu32;
        self.program_ram_mem_element_6_51_write_port_value = __temp_1353;
        let __temp_1354 = true as u32;
        let __temp_1355 = __temp_1354 << 0x1u32;
        let __temp_1356 = __temp_1354 | __temp_1355;
        let __temp_1357 = __temp_1354 << 0x2u32;
        let __temp_1358 = __temp_1356 | __temp_1357;
        let __temp_1359 = __temp_1354 << 0x3u32;
        let __temp_1360 = __temp_1358 | __temp_1359;
        let __temp_1361 = self.__reg_state_7 == 0x3u32;
        let __temp_1362 = __temp_1361 & self.__reg_bus_enable_6;
        let __temp_1363 = if __temp_1362 { self.__reg_bus_write_byte_enable_40 } else { __temp_1360 };
        let __temp_1364 = __temp_1363 << 0xcu32;
        let __temp_1365 = __temp_1364 | 0x0u32;
        let __temp_1366 = true as u32;
        let __temp_1367 = __temp_1366 << 0x1u32;
        let __temp_1368 = __temp_1366 | __temp_1367;
        let __temp_1369 = __temp_1366 << 0x2u32;
        let __temp_1370 = __temp_1368 | __temp_1369;
        let __temp_1371 = __temp_1366 << 0x3u32;
        let __temp_1372 = __temp_1370 | __temp_1371;
        let __temp_1373 = self.__reg_state_7 == 0x3u32;
        let __temp_1374 = __temp_1373 & self.__reg_bus_enable_6;
        let __temp_1375 = if __temp_1374 { self.__reg_bus_write_byte_enable_40 } else { __temp_1372 };
        let __temp_1376 = 0x0u32 << 0x4u32;
        let __temp_1377 = __temp_1376 | __temp_1375;
        let __temp_1378 = __temp_1377 << 0x8u32;
        let __temp_1379 = __temp_1378 | 0x0u32;
        let __temp_1380 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1381 = __temp_1380 & 0x3fffffffu32;
        let __temp_1382 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1383 = __temp_1382 & 0x3fffffffu32;
        let __temp_1384 = self.__reg_state_7 == 0x3u32;
        let __temp_1385 = __temp_1384 & self.__reg_bus_enable_6;
        let __temp_1386 = if __temp_1385 { __temp_1383 } else { __temp_1381 };
        let __temp_1387 = __temp_1386 & 0x3u32;
        let __temp_1388 = __temp_1387 == 0x2u32;
        let __temp_1389 = if __temp_1388 { __temp_1379 } else { __temp_1365 };
        let __temp_1390 = true as u32;
        let __temp_1391 = __temp_1390 << 0x1u32;
        let __temp_1392 = __temp_1390 | __temp_1391;
        let __temp_1393 = __temp_1390 << 0x2u32;
        let __temp_1394 = __temp_1392 | __temp_1393;
        let __temp_1395 = __temp_1390 << 0x3u32;
        let __temp_1396 = __temp_1394 | __temp_1395;
        let __temp_1397 = self.__reg_state_7 == 0x3u32;
        let __temp_1398 = __temp_1397 & self.__reg_bus_enable_6;
        let __temp_1399 = if __temp_1398 { self.__reg_bus_write_byte_enable_40 } else { __temp_1396 };
        let __temp_1400 = 0x0u32 << 0x4u32;
        let __temp_1401 = __temp_1400 | __temp_1399;
        let __temp_1402 = __temp_1401 << 0x4u32;
        let __temp_1403 = __temp_1402 | 0x0u32;
        let __temp_1404 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1405 = __temp_1404 & 0x3fffffffu32;
        let __temp_1406 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1407 = __temp_1406 & 0x3fffffffu32;
        let __temp_1408 = self.__reg_state_7 == 0x3u32;
        let __temp_1409 = __temp_1408 & self.__reg_bus_enable_6;
        let __temp_1410 = if __temp_1409 { __temp_1407 } else { __temp_1405 };
        let __temp_1411 = __temp_1410 & 0x3u32;
        let __temp_1412 = __temp_1411 == 0x1u32;
        let __temp_1413 = if __temp_1412 { __temp_1403 } else { __temp_1389 };
        let __temp_1414 = true as u32;
        let __temp_1415 = __temp_1414 << 0x1u32;
        let __temp_1416 = __temp_1414 | __temp_1415;
        let __temp_1417 = __temp_1414 << 0x2u32;
        let __temp_1418 = __temp_1416 | __temp_1417;
        let __temp_1419 = __temp_1414 << 0x3u32;
        let __temp_1420 = __temp_1418 | __temp_1419;
        let __temp_1421 = self.__reg_state_7 == 0x3u32;
        let __temp_1422 = __temp_1421 & self.__reg_bus_enable_6;
        let __temp_1423 = if __temp_1422 { self.__reg_bus_write_byte_enable_40 } else { __temp_1420 };
        let __temp_1424 = 0x0u32 << 0x4u32;
        let __temp_1425 = __temp_1424 | __temp_1423;
        let __temp_1426 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1427 = __temp_1426 & 0x3fffffffu32;
        let __temp_1428 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1429 = __temp_1428 & 0x3fffffffu32;
        let __temp_1430 = self.__reg_state_7 == 0x3u32;
        let __temp_1431 = __temp_1430 & self.__reg_bus_enable_6;
        let __temp_1432 = if __temp_1431 { __temp_1429 } else { __temp_1427 };
        let __temp_1433 = __temp_1432 & 0x3u32;
        let __temp_1434 = __temp_1433 == 0x0u32;
        let __temp_1435 = if __temp_1434 { __temp_1425 } else { __temp_1413 };
        let __temp_1436 = __temp_1435 >> 0x6u32;
        let __temp_1437 = __temp_1436 & 0x1u32;
        let __temp_1438 = __temp_1437 != 0x0u32;
        let __temp_1439 = self.__reg_state_7 == 0x3u32;
        let __temp_1440 = __temp_1439 & self.__reg_bus_enable_6;
        let __temp_1441 = __temp_1440 & self.__reg_bus_write_5;
        let __temp_1442 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1443 = __temp_1442 & 0x3fffffffu32;
        let __temp_1444 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1445 = __temp_1444 & 0x3fffffffu32;
        let __temp_1446 = self.__reg_state_7 == 0x3u32;
        let __temp_1447 = __temp_1446 & self.__reg_bus_enable_6;
        let __temp_1448 = if __temp_1447 { __temp_1445 } else { __temp_1443 };
        let __temp_1449 = __temp_1448 >> 0x2u32;
        let __temp_1450 = __temp_1449 & 0xfffffffu32;
        let __temp_1451 = __temp_1450 & 0xffffffu32;
        let __temp_1452 = __temp_1451 >> 0x14u32;
        let __temp_1453 = __temp_1452 & 0xfu32;
        let __temp_1454 = __temp_1453 == 0x1u32;
        let __temp_1455 = self.__reg_count_12 >> 0x5u32;
        let __temp_1456 = __temp_1455 & 0x1u32;
        let __temp_1457 = __temp_1456 != 0x0u32;
        let __temp_1458 = !__temp_1457;
        let __temp_1459 = !false;
        let __temp_1460 = __temp_1459 & __temp_1458;
        let __temp_1461 = self.__reg_state_7 == 0x3u32;
        let __temp_1462 = __temp_1461 & self.__reg_bus_enable_6;
        let __temp_1463 = __temp_1462 & self.__reg_bus_write_5;
        let __temp_1464 = __temp_1463 | __temp_1460;
        let __temp_1465 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1466 = __temp_1465 & 0x3fffffffu32;
        let __temp_1467 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1468 = __temp_1467 & 0x3fffffffu32;
        let __temp_1469 = self.__reg_state_7 == 0x3u32;
        let __temp_1470 = __temp_1469 & self.__reg_bus_enable_6;
        let __temp_1471 = if __temp_1470 { __temp_1468 } else { __temp_1466 };
        let __temp_1472 = __temp_1471 >> 0x2u32;
        let __temp_1473 = __temp_1472 & 0xfffffffu32;
        let __temp_1474 = __temp_1473 >> 0x18u32;
        let __temp_1475 = __temp_1474 & 0xfu32;
        let __temp_1476 = __temp_1475 == 0x0u32;
        let __temp_1477 = self.__reg_count_15 >> 0x5u32;
        let __temp_1478 = __temp_1477 & 0x1u32;
        let __temp_1479 = __temp_1478 != 0x0u32;
        let __temp_1480 = !__temp_1479;
        let __temp_1481 = !false;
        let __temp_1482 = __temp_1481 & __temp_1480;
        let __temp_1483 = self.__reg_state_7 == 0x3u32;
        let __temp_1484 = __temp_1483 & self.__reg_bus_enable_6;
        let __temp_1485 = __temp_1484 & self.__reg_bus_write_5;
        let __temp_1486 = __temp_1485 | __temp_1482;
        let __temp_1487 = self.__reg_state_7 == 0x3u32;
        let __temp_1488 = __temp_1487 & self.__reg_bus_enable_6;
        let __temp_1489 = self.__reg_state_7 == 0x0u32;
        let __temp_1490 = __temp_1489 | __temp_1488;
        let __temp_1491 = __temp_1490 & __temp_1486;
        let __temp_1492 = __temp_1491 & __temp_1476;
        let __temp_1493 = __temp_1492 & __temp_1464;
        let __temp_1494 = __temp_1493 & __temp_1454;
        let __temp_1495 = __temp_1494 & __temp_1441;
        let __temp_1496 = __temp_1495 & __temp_1438;
        self.program_ram_mem_element_6_51_write_port_enable = __temp_1496;
        self.program_ram_mem_element_13_58_read_port_0_address = __temp_828;
        self.program_ram_mem_element_13_58_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_13_58_write_port_address = __temp_828;
        let __temp_1497 = self.__reg_bus_write_data_1 as u128;
        let __temp_1498 = __temp_1497 << 0x60u32;
        let __temp_1499 = __temp_1498 | 0x0u128;
        let __temp_1500 = 0x0u32 as u64;
        let __temp_1501 = self.__reg_bus_write_data_1 as u64;
        let __temp_1502 = __temp_1500 << 0x20u32;
        let __temp_1503 = __temp_1502 | __temp_1501;
        let __temp_1504 = __temp_1503 as u128;
        let __temp_1505 = 0x0u64 as u128;
        let __temp_1506 = __temp_1504 << 0x40u32;
        let __temp_1507 = __temp_1506 | __temp_1505;
        let __temp_1508 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1509 = __temp_1508 & 0x3fffffffu32;
        let __temp_1510 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1511 = __temp_1510 & 0x3fffffffu32;
        let __temp_1512 = self.__reg_state_7 == 0x3u32;
        let __temp_1513 = __temp_1512 & self.__reg_bus_enable_6;
        let __temp_1514 = if __temp_1513 { __temp_1511 } else { __temp_1509 };
        let __temp_1515 = __temp_1514 & 0x3u32;
        let __temp_1516 = __temp_1515 == 0x2u32;
        let __temp_1517 = if __temp_1516 { __temp_1507 } else { __temp_1499 };
        let __temp_1518 = 0x0u64 as u128;
        let __temp_1519 = self.__reg_bus_write_data_1 as u128;
        let __temp_1520 = __temp_1518 << 0x20u32;
        let __temp_1521 = __temp_1520 | __temp_1519;
        let __temp_1522 = 0x0u32 as u128;
        let __temp_1523 = __temp_1521 << 0x20u32;
        let __temp_1524 = __temp_1523 | __temp_1522;
        let __temp_1525 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1526 = __temp_1525 & 0x3fffffffu32;
        let __temp_1527 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1528 = __temp_1527 & 0x3fffffffu32;
        let __temp_1529 = self.__reg_state_7 == 0x3u32;
        let __temp_1530 = __temp_1529 & self.__reg_bus_enable_6;
        let __temp_1531 = if __temp_1530 { __temp_1528 } else { __temp_1526 };
        let __temp_1532 = __temp_1531 & 0x3u32;
        let __temp_1533 = __temp_1532 == 0x1u32;
        let __temp_1534 = if __temp_1533 { __temp_1524 } else { __temp_1517 };
        let __temp_1535 = self.__reg_bus_write_data_1 as u128;
        let __temp_1536 = 0x0u128 << 0x20u32;
        let __temp_1537 = __temp_1536 | __temp_1535;
        let __temp_1538 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1539 = __temp_1538 & 0x3fffffffu32;
        let __temp_1540 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1541 = __temp_1540 & 0x3fffffffu32;
        let __temp_1542 = self.__reg_state_7 == 0x3u32;
        let __temp_1543 = __temp_1542 & self.__reg_bus_enable_6;
        let __temp_1544 = if __temp_1543 { __temp_1541 } else { __temp_1539 };
        let __temp_1545 = __temp_1544 & 0x3u32;
        let __temp_1546 = __temp_1545 == 0x0u32;
        let __temp_1547 = if __temp_1546 { __temp_1537 } else { __temp_1534 };
        let __temp_1548 = __temp_1547 >> 0x68u32;
        let __temp_1549 = __temp_1548 as u32;
        let __temp_1550 = __temp_1549 & 0xffu32;
        self.program_ram_mem_element_13_58_write_port_value = __temp_1550;
        let __temp_1551 = true as u32;
        let __temp_1552 = __temp_1551 << 0x1u32;
        let __temp_1553 = __temp_1551 | __temp_1552;
        let __temp_1554 = __temp_1551 << 0x2u32;
        let __temp_1555 = __temp_1553 | __temp_1554;
        let __temp_1556 = __temp_1551 << 0x3u32;
        let __temp_1557 = __temp_1555 | __temp_1556;
        let __temp_1558 = self.__reg_state_7 == 0x3u32;
        let __temp_1559 = __temp_1558 & self.__reg_bus_enable_6;
        let __temp_1560 = if __temp_1559 { self.__reg_bus_write_byte_enable_40 } else { __temp_1557 };
        let __temp_1561 = __temp_1560 << 0xcu32;
        let __temp_1562 = __temp_1561 | 0x0u32;
        let __temp_1563 = true as u32;
        let __temp_1564 = __temp_1563 << 0x1u32;
        let __temp_1565 = __temp_1563 | __temp_1564;
        let __temp_1566 = __temp_1563 << 0x2u32;
        let __temp_1567 = __temp_1565 | __temp_1566;
        let __temp_1568 = __temp_1563 << 0x3u32;
        let __temp_1569 = __temp_1567 | __temp_1568;
        let __temp_1570 = self.__reg_state_7 == 0x3u32;
        let __temp_1571 = __temp_1570 & self.__reg_bus_enable_6;
        let __temp_1572 = if __temp_1571 { self.__reg_bus_write_byte_enable_40 } else { __temp_1569 };
        let __temp_1573 = 0x0u32 << 0x4u32;
        let __temp_1574 = __temp_1573 | __temp_1572;
        let __temp_1575 = __temp_1574 << 0x8u32;
        let __temp_1576 = __temp_1575 | 0x0u32;
        let __temp_1577 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1578 = __temp_1577 & 0x3fffffffu32;
        let __temp_1579 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1580 = __temp_1579 & 0x3fffffffu32;
        let __temp_1581 = self.__reg_state_7 == 0x3u32;
        let __temp_1582 = __temp_1581 & self.__reg_bus_enable_6;
        let __temp_1583 = if __temp_1582 { __temp_1580 } else { __temp_1578 };
        let __temp_1584 = __temp_1583 & 0x3u32;
        let __temp_1585 = __temp_1584 == 0x2u32;
        let __temp_1586 = if __temp_1585 { __temp_1576 } else { __temp_1562 };
        let __temp_1587 = true as u32;
        let __temp_1588 = __temp_1587 << 0x1u32;
        let __temp_1589 = __temp_1587 | __temp_1588;
        let __temp_1590 = __temp_1587 << 0x2u32;
        let __temp_1591 = __temp_1589 | __temp_1590;
        let __temp_1592 = __temp_1587 << 0x3u32;
        let __temp_1593 = __temp_1591 | __temp_1592;
        let __temp_1594 = self.__reg_state_7 == 0x3u32;
        let __temp_1595 = __temp_1594 & self.__reg_bus_enable_6;
        let __temp_1596 = if __temp_1595 { self.__reg_bus_write_byte_enable_40 } else { __temp_1593 };
        let __temp_1597 = 0x0u32 << 0x4u32;
        let __temp_1598 = __temp_1597 | __temp_1596;
        let __temp_1599 = __temp_1598 << 0x4u32;
        let __temp_1600 = __temp_1599 | 0x0u32;
        let __temp_1601 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1602 = __temp_1601 & 0x3fffffffu32;
        let __temp_1603 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1604 = __temp_1603 & 0x3fffffffu32;
        let __temp_1605 = self.__reg_state_7 == 0x3u32;
        let __temp_1606 = __temp_1605 & self.__reg_bus_enable_6;
        let __temp_1607 = if __temp_1606 { __temp_1604 } else { __temp_1602 };
        let __temp_1608 = __temp_1607 & 0x3u32;
        let __temp_1609 = __temp_1608 == 0x1u32;
        let __temp_1610 = if __temp_1609 { __temp_1600 } else { __temp_1586 };
        let __temp_1611 = true as u32;
        let __temp_1612 = __temp_1611 << 0x1u32;
        let __temp_1613 = __temp_1611 | __temp_1612;
        let __temp_1614 = __temp_1611 << 0x2u32;
        let __temp_1615 = __temp_1613 | __temp_1614;
        let __temp_1616 = __temp_1611 << 0x3u32;
        let __temp_1617 = __temp_1615 | __temp_1616;
        let __temp_1618 = self.__reg_state_7 == 0x3u32;
        let __temp_1619 = __temp_1618 & self.__reg_bus_enable_6;
        let __temp_1620 = if __temp_1619 { self.__reg_bus_write_byte_enable_40 } else { __temp_1617 };
        let __temp_1621 = 0x0u32 << 0x4u32;
        let __temp_1622 = __temp_1621 | __temp_1620;
        let __temp_1623 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1624 = __temp_1623 & 0x3fffffffu32;
        let __temp_1625 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1626 = __temp_1625 & 0x3fffffffu32;
        let __temp_1627 = self.__reg_state_7 == 0x3u32;
        let __temp_1628 = __temp_1627 & self.__reg_bus_enable_6;
        let __temp_1629 = if __temp_1628 { __temp_1626 } else { __temp_1624 };
        let __temp_1630 = __temp_1629 & 0x3u32;
        let __temp_1631 = __temp_1630 == 0x0u32;
        let __temp_1632 = if __temp_1631 { __temp_1622 } else { __temp_1610 };
        let __temp_1633 = __temp_1632 >> 0xdu32;
        let __temp_1634 = __temp_1633 & 0x1u32;
        let __temp_1635 = __temp_1634 != 0x0u32;
        let __temp_1636 = self.__reg_state_7 == 0x3u32;
        let __temp_1637 = __temp_1636 & self.__reg_bus_enable_6;
        let __temp_1638 = __temp_1637 & self.__reg_bus_write_5;
        let __temp_1639 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1640 = __temp_1639 & 0x3fffffffu32;
        let __temp_1641 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1642 = __temp_1641 & 0x3fffffffu32;
        let __temp_1643 = self.__reg_state_7 == 0x3u32;
        let __temp_1644 = __temp_1643 & self.__reg_bus_enable_6;
        let __temp_1645 = if __temp_1644 { __temp_1642 } else { __temp_1640 };
        let __temp_1646 = __temp_1645 >> 0x2u32;
        let __temp_1647 = __temp_1646 & 0xfffffffu32;
        let __temp_1648 = __temp_1647 & 0xffffffu32;
        let __temp_1649 = __temp_1648 >> 0x14u32;
        let __temp_1650 = __temp_1649 & 0xfu32;
        let __temp_1651 = __temp_1650 == 0x1u32;
        let __temp_1652 = self.__reg_count_12 >> 0x5u32;
        let __temp_1653 = __temp_1652 & 0x1u32;
        let __temp_1654 = __temp_1653 != 0x0u32;
        let __temp_1655 = !__temp_1654;
        let __temp_1656 = !false;
        let __temp_1657 = __temp_1656 & __temp_1655;
        let __temp_1658 = self.__reg_state_7 == 0x3u32;
        let __temp_1659 = __temp_1658 & self.__reg_bus_enable_6;
        let __temp_1660 = __temp_1659 & self.__reg_bus_write_5;
        let __temp_1661 = __temp_1660 | __temp_1657;
        let __temp_1662 = self.__reg_pc_13 >> 0x2u32;
        let __temp_1663 = __temp_1662 & 0x3fffffffu32;
        let __temp_1664 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_1665 = __temp_1664 & 0x3fffffffu32;
        let __temp_1666 = self.__reg_state_7 == 0x3u32;
        let __temp_1667 = __temp_1666 & self.__reg_bus_enable_6;
        let __temp_1668 = if __temp_1667 { __temp_1665 } else { __temp_1663 };
        let __temp_1669 = __temp_1668 >> 0x2u32;
        let __temp_1670 = __temp_1669 & 0xfffffffu32;
        let __temp_1671 = __temp_1670 >> 0x18u32;
        let __temp_1672 = __temp_1671 & 0xfu32;
        let __temp_1673 = __temp_1672 == 0x0u32;
        let __temp_1674 = self.__reg_count_15 >> 0x5u32;
        let __temp_1675 = __temp_1674 & 0x1u32;
        let __temp_1676 = __temp_1675 != 0x0u32;
        let __temp_1677 = !__temp_1676;
        let __temp_1678 = !false;
        let __temp_1679 = __temp_1678 & __temp_1677;
        let __temp_1680 = self.__reg_state_7 == 0x3u32;
        let __temp_1681 = __temp_1680 & self.__reg_bus_enable_6;
        let __temp_1682 = __temp_1681 & self.__reg_bus_write_5;
        let __temp_1683 = __temp_1682 | __temp_1679;
        let __temp_1684 = self.__reg_state_7 == 0x3u32;
        let __temp_1685 = __temp_1684 & self.__reg_bus_enable_6;
        let __temp_1686 = self.__reg_state_7 == 0x0u32;
        let __temp_1687 = __temp_1686 | __temp_1685;
        let __temp_1688 = __temp_1687 & __temp_1683;
        let __temp_1689 = __temp_1688 & __temp_1673;
        let __temp_1690 = __temp_1689 & __temp_1661;
        let __temp_1691 = __temp_1690 & __temp_1651;
        let __temp_1692 = __temp_1691 & __temp_1638;
        let __temp_1693 = __temp_1692 & __temp_1635;
        self.program_ram_mem_element_13_58_write_port_enable = __temp_1693;
        let __temp_1694 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1695 = if __temp_1694 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1696 = __temp_1695 >> 0x60u32;
        let __temp_1697 = __temp_1696 as u32;
        let __temp_1698 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1699 = if __temp_1698 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1700 = __temp_1699 >> 0x40u32;
        let __temp_1701 = __temp_1700 as u32;
        let __temp_1702 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_1703 = if __temp_1702 { __temp_1701 } else { __temp_1697 };
        let __temp_1704 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1705 = if __temp_1704 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1706 = __temp_1705 >> 0x20u32;
        let __temp_1707 = __temp_1706 as u32;
        let __temp_1708 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_1709 = if __temp_1708 { __temp_1707 } else { __temp_1703 };
        let __temp_1710 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1711 = if __temp_1710 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1712 = __temp_1711 as u32;
        let __temp_1713 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_1714 = if __temp_1713 { __temp_1712 } else { __temp_1709 };
        let __temp_1715 = __temp_1714 >> 0xfu32;
        let __temp_1716 = __temp_1715 & 0x1fu32;
        self.register_file_0_read_port_0_address = __temp_1716;
        let __temp_1717 = self.__reg_state_7 == 0x1u32;
        self.register_file_0_read_port_0_enable = __temp_1717;
        let __temp_1718 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1719 = if __temp_1718 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1720 = __temp_1719 >> 0x60u32;
        let __temp_1721 = __temp_1720 as u32;
        let __temp_1722 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1723 = if __temp_1722 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1724 = __temp_1723 >> 0x40u32;
        let __temp_1725 = __temp_1724 as u32;
        let __temp_1726 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_1727 = if __temp_1726 { __temp_1725 } else { __temp_1721 };
        let __temp_1728 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1729 = if __temp_1728 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1730 = __temp_1729 >> 0x20u32;
        let __temp_1731 = __temp_1730 as u32;
        let __temp_1732 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_1733 = if __temp_1732 { __temp_1731 } else { __temp_1727 };
        let __temp_1734 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_1735 = if __temp_1734 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_1736 = __temp_1735 as u32;
        let __temp_1737 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_1738 = if __temp_1737 { __temp_1736 } else { __temp_1733 };
        let __temp_1739 = __temp_1738 >> 0x14u32;
        let __temp_1740 = __temp_1739 & 0x1fu32;
        self.register_file_0_read_port_1_address = __temp_1740;
        let __temp_1741 = self.__reg_state_7 == 0x1u32;
        self.register_file_0_read_port_1_enable = __temp_1741;
        let __temp_1742 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_1743 = __temp_1742 & 0x1fu32;
        self.register_file_0_write_port_address = __temp_1743;
        let __temp_1744 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_1745 = __temp_1744 & 0x7ffu32;
        let __temp_1746 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_1747 = __temp_1746 & 0x1u32;
        let __temp_1748 = __temp_1747 != 0x0u32;
        let __temp_1749 = __temp_1748 as u32;
        let __temp_1750 = __temp_1749 << 0x1u32;
        let __temp_1751 = __temp_1749 | __temp_1750;
        let __temp_1752 = __temp_1749 << 0x2u32;
        let __temp_1753 = __temp_1751 | __temp_1752;
        let __temp_1754 = __temp_1749 << 0x3u32;
        let __temp_1755 = __temp_1753 | __temp_1754;
        let __temp_1756 = __temp_1749 << 0x4u32;
        let __temp_1757 = __temp_1755 | __temp_1756;
        let __temp_1758 = __temp_1749 << 0x5u32;
        let __temp_1759 = __temp_1757 | __temp_1758;
        let __temp_1760 = __temp_1749 << 0x6u32;
        let __temp_1761 = __temp_1759 | __temp_1760;
        let __temp_1762 = __temp_1749 << 0x7u32;
        let __temp_1763 = __temp_1761 | __temp_1762;
        let __temp_1764 = __temp_1749 << 0x8u32;
        let __temp_1765 = __temp_1763 | __temp_1764;
        let __temp_1766 = __temp_1749 << 0x9u32;
        let __temp_1767 = __temp_1765 | __temp_1766;
        let __temp_1768 = __temp_1749 << 0xau32;
        let __temp_1769 = __temp_1767 | __temp_1768;
        let __temp_1770 = __temp_1749 << 0xbu32;
        let __temp_1771 = __temp_1769 | __temp_1770;
        let __temp_1772 = __temp_1749 << 0xcu32;
        let __temp_1773 = __temp_1771 | __temp_1772;
        let __temp_1774 = __temp_1749 << 0xdu32;
        let __temp_1775 = __temp_1773 | __temp_1774;
        let __temp_1776 = __temp_1749 << 0xeu32;
        let __temp_1777 = __temp_1775 | __temp_1776;
        let __temp_1778 = __temp_1749 << 0xfu32;
        let __temp_1779 = __temp_1777 | __temp_1778;
        let __temp_1780 = __temp_1749 << 0x10u32;
        let __temp_1781 = __temp_1779 | __temp_1780;
        let __temp_1782 = __temp_1749 << 0x11u32;
        let __temp_1783 = __temp_1781 | __temp_1782;
        let __temp_1784 = __temp_1749 << 0x12u32;
        let __temp_1785 = __temp_1783 | __temp_1784;
        let __temp_1786 = __temp_1749 << 0x13u32;
        let __temp_1787 = __temp_1785 | __temp_1786;
        let __temp_1788 = __temp_1749 << 0x14u32;
        let __temp_1789 = __temp_1787 | __temp_1788;
        let __temp_1790 = __temp_1789 << 0xbu32;
        let __temp_1791 = __temp_1790 | __temp_1745;
        let __temp_1792 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_1793 = __temp_1792 & 0x1fu32;
        let __temp_1794 = __temp_1793 >> 0x3u32;
        let __temp_1795 = __temp_1794 & 0x1u32;
        let __temp_1796 = __temp_1795 != 0x0u32;
        let __temp_1797 = if __temp_1796 { self.register_file_0_read_port_1_value } else { __temp_1791 };
        let __temp_1798 = self.register_file_0_read_port_0_value & __temp_1797;
        let __temp_1799 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_1800 = __temp_1799 & 0x7ffu32;
        let __temp_1801 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_1802 = __temp_1801 & 0x1u32;
        let __temp_1803 = __temp_1802 != 0x0u32;
        let __temp_1804 = __temp_1803 as u32;
        let __temp_1805 = __temp_1804 << 0x1u32;
        let __temp_1806 = __temp_1804 | __temp_1805;
        let __temp_1807 = __temp_1804 << 0x2u32;
        let __temp_1808 = __temp_1806 | __temp_1807;
        let __temp_1809 = __temp_1804 << 0x3u32;
        let __temp_1810 = __temp_1808 | __temp_1809;
        let __temp_1811 = __temp_1804 << 0x4u32;
        let __temp_1812 = __temp_1810 | __temp_1811;
        let __temp_1813 = __temp_1804 << 0x5u32;
        let __temp_1814 = __temp_1812 | __temp_1813;
        let __temp_1815 = __temp_1804 << 0x6u32;
        let __temp_1816 = __temp_1814 | __temp_1815;
        let __temp_1817 = __temp_1804 << 0x7u32;
        let __temp_1818 = __temp_1816 | __temp_1817;
        let __temp_1819 = __temp_1804 << 0x8u32;
        let __temp_1820 = __temp_1818 | __temp_1819;
        let __temp_1821 = __temp_1804 << 0x9u32;
        let __temp_1822 = __temp_1820 | __temp_1821;
        let __temp_1823 = __temp_1804 << 0xau32;
        let __temp_1824 = __temp_1822 | __temp_1823;
        let __temp_1825 = __temp_1804 << 0xbu32;
        let __temp_1826 = __temp_1824 | __temp_1825;
        let __temp_1827 = __temp_1804 << 0xcu32;
        let __temp_1828 = __temp_1826 | __temp_1827;
        let __temp_1829 = __temp_1804 << 0xdu32;
        let __temp_1830 = __temp_1828 | __temp_1829;
        let __temp_1831 = __temp_1804 << 0xeu32;
        let __temp_1832 = __temp_1830 | __temp_1831;
        let __temp_1833 = __temp_1804 << 0xfu32;
        let __temp_1834 = __temp_1832 | __temp_1833;
        let __temp_1835 = __temp_1804 << 0x10u32;
        let __temp_1836 = __temp_1834 | __temp_1835;
        let __temp_1837 = __temp_1804 << 0x11u32;
        let __temp_1838 = __temp_1836 | __temp_1837;
        let __temp_1839 = __temp_1804 << 0x12u32;
        let __temp_1840 = __temp_1838 | __temp_1839;
        let __temp_1841 = __temp_1804 << 0x13u32;
        let __temp_1842 = __temp_1840 | __temp_1841;
        let __temp_1843 = __temp_1804 << 0x14u32;
        let __temp_1844 = __temp_1842 | __temp_1843;
        let __temp_1845 = __temp_1844 << 0xbu32;
        let __temp_1846 = __temp_1845 | __temp_1800;
        let __temp_1847 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_1848 = __temp_1847 & 0x1fu32;
        let __temp_1849 = __temp_1848 >> 0x3u32;
        let __temp_1850 = __temp_1849 & 0x1u32;
        let __temp_1851 = __temp_1850 != 0x0u32;
        let __temp_1852 = if __temp_1851 { self.register_file_0_read_port_1_value } else { __temp_1846 };
        let __temp_1853 = self.register_file_0_read_port_0_value | __temp_1852;
        let __temp_1854 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_1855 = __temp_1854 & 0x7u32;
        let __temp_1856 = __temp_1855 == 0x6u32;
        let __temp_1857 = if __temp_1856 { __temp_1853 } else { __temp_1798 };
        let __temp_1858 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_1859 = __temp_1858 & 0x7ffu32;
        let __temp_1860 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_1861 = __temp_1860 & 0x1u32;
        let __temp_1862 = __temp_1861 != 0x0u32;
        let __temp_1863 = __temp_1862 as u32;
        let __temp_1864 = __temp_1863 << 0x1u32;
        let __temp_1865 = __temp_1863 | __temp_1864;
        let __temp_1866 = __temp_1863 << 0x2u32;
        let __temp_1867 = __temp_1865 | __temp_1866;
        let __temp_1868 = __temp_1863 << 0x3u32;
        let __temp_1869 = __temp_1867 | __temp_1868;
        let __temp_1870 = __temp_1863 << 0x4u32;
        let __temp_1871 = __temp_1869 | __temp_1870;
        let __temp_1872 = __temp_1863 << 0x5u32;
        let __temp_1873 = __temp_1871 | __temp_1872;
        let __temp_1874 = __temp_1863 << 0x6u32;
        let __temp_1875 = __temp_1873 | __temp_1874;
        let __temp_1876 = __temp_1863 << 0x7u32;
        let __temp_1877 = __temp_1875 | __temp_1876;
        let __temp_1878 = __temp_1863 << 0x8u32;
        let __temp_1879 = __temp_1877 | __temp_1878;
        let __temp_1880 = __temp_1863 << 0x9u32;
        let __temp_1881 = __temp_1879 | __temp_1880;
        let __temp_1882 = __temp_1863 << 0xau32;
        let __temp_1883 = __temp_1881 | __temp_1882;
        let __temp_1884 = __temp_1863 << 0xbu32;
        let __temp_1885 = __temp_1883 | __temp_1884;
        let __temp_1886 = __temp_1863 << 0xcu32;
        let __temp_1887 = __temp_1885 | __temp_1886;
        let __temp_1888 = __temp_1863 << 0xdu32;
        let __temp_1889 = __temp_1887 | __temp_1888;
        let __temp_1890 = __temp_1863 << 0xeu32;
        let __temp_1891 = __temp_1889 | __temp_1890;
        let __temp_1892 = __temp_1863 << 0xfu32;
        let __temp_1893 = __temp_1891 | __temp_1892;
        let __temp_1894 = __temp_1863 << 0x10u32;
        let __temp_1895 = __temp_1893 | __temp_1894;
        let __temp_1896 = __temp_1863 << 0x11u32;
        let __temp_1897 = __temp_1895 | __temp_1896;
        let __temp_1898 = __temp_1863 << 0x12u32;
        let __temp_1899 = __temp_1897 | __temp_1898;
        let __temp_1900 = __temp_1863 << 0x13u32;
        let __temp_1901 = __temp_1899 | __temp_1900;
        let __temp_1902 = __temp_1863 << 0x14u32;
        let __temp_1903 = __temp_1901 | __temp_1902;
        let __temp_1904 = __temp_1903 << 0xbu32;
        let __temp_1905 = __temp_1904 | __temp_1859;
        let __temp_1906 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_1907 = __temp_1906 & 0x1fu32;
        let __temp_1908 = __temp_1907 >> 0x3u32;
        let __temp_1909 = __temp_1908 & 0x1u32;
        let __temp_1910 = __temp_1909 != 0x0u32;
        let __temp_1911 = if __temp_1910 { self.register_file_0_read_port_1_value } else { __temp_1905 };
        let __temp_1912 = __temp_1911 & 0x1fu32;
        let __temp_1913 = self.register_file_0_read_port_0_value as i32;
        let __temp_1914 = __temp_1913.checked_shr(std::cmp::min(__temp_1912, 0xffffffffu32)).unwrap_or(__temp_1913 >> 0x1fu32);
        let __temp_1915 = __temp_1914 as u32;
        let __temp_1916 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_1917 = __temp_1916 & 0x7ffu32;
        let __temp_1918 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_1919 = __temp_1918 & 0x1u32;
        let __temp_1920 = __temp_1919 != 0x0u32;
        let __temp_1921 = __temp_1920 as u32;
        let __temp_1922 = __temp_1921 << 0x1u32;
        let __temp_1923 = __temp_1921 | __temp_1922;
        let __temp_1924 = __temp_1921 << 0x2u32;
        let __temp_1925 = __temp_1923 | __temp_1924;
        let __temp_1926 = __temp_1921 << 0x3u32;
        let __temp_1927 = __temp_1925 | __temp_1926;
        let __temp_1928 = __temp_1921 << 0x4u32;
        let __temp_1929 = __temp_1927 | __temp_1928;
        let __temp_1930 = __temp_1921 << 0x5u32;
        let __temp_1931 = __temp_1929 | __temp_1930;
        let __temp_1932 = __temp_1921 << 0x6u32;
        let __temp_1933 = __temp_1931 | __temp_1932;
        let __temp_1934 = __temp_1921 << 0x7u32;
        let __temp_1935 = __temp_1933 | __temp_1934;
        let __temp_1936 = __temp_1921 << 0x8u32;
        let __temp_1937 = __temp_1935 | __temp_1936;
        let __temp_1938 = __temp_1921 << 0x9u32;
        let __temp_1939 = __temp_1937 | __temp_1938;
        let __temp_1940 = __temp_1921 << 0xau32;
        let __temp_1941 = __temp_1939 | __temp_1940;
        let __temp_1942 = __temp_1921 << 0xbu32;
        let __temp_1943 = __temp_1941 | __temp_1942;
        let __temp_1944 = __temp_1921 << 0xcu32;
        let __temp_1945 = __temp_1943 | __temp_1944;
        let __temp_1946 = __temp_1921 << 0xdu32;
        let __temp_1947 = __temp_1945 | __temp_1946;
        let __temp_1948 = __temp_1921 << 0xeu32;
        let __temp_1949 = __temp_1947 | __temp_1948;
        let __temp_1950 = __temp_1921 << 0xfu32;
        let __temp_1951 = __temp_1949 | __temp_1950;
        let __temp_1952 = __temp_1921 << 0x10u32;
        let __temp_1953 = __temp_1951 | __temp_1952;
        let __temp_1954 = __temp_1921 << 0x11u32;
        let __temp_1955 = __temp_1953 | __temp_1954;
        let __temp_1956 = __temp_1921 << 0x12u32;
        let __temp_1957 = __temp_1955 | __temp_1956;
        let __temp_1958 = __temp_1921 << 0x13u32;
        let __temp_1959 = __temp_1957 | __temp_1958;
        let __temp_1960 = __temp_1921 << 0x14u32;
        let __temp_1961 = __temp_1959 | __temp_1960;
        let __temp_1962 = __temp_1961 << 0xbu32;
        let __temp_1963 = __temp_1962 | __temp_1917;
        let __temp_1964 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_1965 = __temp_1964 & 0x1fu32;
        let __temp_1966 = __temp_1965 >> 0x3u32;
        let __temp_1967 = __temp_1966 & 0x1u32;
        let __temp_1968 = __temp_1967 != 0x0u32;
        let __temp_1969 = if __temp_1968 { self.register_file_0_read_port_1_value } else { __temp_1963 };
        let __temp_1970 = __temp_1969 & 0x1fu32;
        let __temp_1971 = self.register_file_0_read_port_0_value.checked_shr(std::cmp::min(__temp_1970, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_1972 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_1973 = __temp_1972 & 0x1u32;
        let __temp_1974 = __temp_1973 != 0x0u32;
        let __temp_1975 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_1976 = __temp_1975 & 0x7u32;
        let __temp_1977 = __temp_1976 == 0x5u32;
        let __temp_1978 = __temp_1977 & __temp_1974;
        let __temp_1979 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_1980 = __temp_1979 & 0x1u32;
        let __temp_1981 = __temp_1980 != 0x0u32;
        let __temp_1982 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_1983 = __temp_1982 & 0x1fu32;
        let __temp_1984 = __temp_1983 >> 0x3u32;
        let __temp_1985 = __temp_1984 & 0x1u32;
        let __temp_1986 = __temp_1985 != 0x0u32;
        let __temp_1987 = if __temp_1986 { __temp_1981 } else { __temp_1978 };
        let __temp_1988 = !__temp_1987;
        let __temp_1989 = if __temp_1988 { __temp_1971 } else { __temp_1915 };
        let __temp_1990 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_1991 = __temp_1990 & 0x7u32;
        let __temp_1992 = __temp_1991 == 0x5u32;
        let __temp_1993 = if __temp_1992 { __temp_1989 } else { __temp_1857 };
        let __temp_1994 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_1995 = __temp_1994 & 0x7ffu32;
        let __temp_1996 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_1997 = __temp_1996 & 0x1u32;
        let __temp_1998 = __temp_1997 != 0x0u32;
        let __temp_1999 = __temp_1998 as u32;
        let __temp_2000 = __temp_1999 << 0x1u32;
        let __temp_2001 = __temp_1999 | __temp_2000;
        let __temp_2002 = __temp_1999 << 0x2u32;
        let __temp_2003 = __temp_2001 | __temp_2002;
        let __temp_2004 = __temp_1999 << 0x3u32;
        let __temp_2005 = __temp_2003 | __temp_2004;
        let __temp_2006 = __temp_1999 << 0x4u32;
        let __temp_2007 = __temp_2005 | __temp_2006;
        let __temp_2008 = __temp_1999 << 0x5u32;
        let __temp_2009 = __temp_2007 | __temp_2008;
        let __temp_2010 = __temp_1999 << 0x6u32;
        let __temp_2011 = __temp_2009 | __temp_2010;
        let __temp_2012 = __temp_1999 << 0x7u32;
        let __temp_2013 = __temp_2011 | __temp_2012;
        let __temp_2014 = __temp_1999 << 0x8u32;
        let __temp_2015 = __temp_2013 | __temp_2014;
        let __temp_2016 = __temp_1999 << 0x9u32;
        let __temp_2017 = __temp_2015 | __temp_2016;
        let __temp_2018 = __temp_1999 << 0xau32;
        let __temp_2019 = __temp_2017 | __temp_2018;
        let __temp_2020 = __temp_1999 << 0xbu32;
        let __temp_2021 = __temp_2019 | __temp_2020;
        let __temp_2022 = __temp_1999 << 0xcu32;
        let __temp_2023 = __temp_2021 | __temp_2022;
        let __temp_2024 = __temp_1999 << 0xdu32;
        let __temp_2025 = __temp_2023 | __temp_2024;
        let __temp_2026 = __temp_1999 << 0xeu32;
        let __temp_2027 = __temp_2025 | __temp_2026;
        let __temp_2028 = __temp_1999 << 0xfu32;
        let __temp_2029 = __temp_2027 | __temp_2028;
        let __temp_2030 = __temp_1999 << 0x10u32;
        let __temp_2031 = __temp_2029 | __temp_2030;
        let __temp_2032 = __temp_1999 << 0x11u32;
        let __temp_2033 = __temp_2031 | __temp_2032;
        let __temp_2034 = __temp_1999 << 0x12u32;
        let __temp_2035 = __temp_2033 | __temp_2034;
        let __temp_2036 = __temp_1999 << 0x13u32;
        let __temp_2037 = __temp_2035 | __temp_2036;
        let __temp_2038 = __temp_1999 << 0x14u32;
        let __temp_2039 = __temp_2037 | __temp_2038;
        let __temp_2040 = __temp_2039 << 0xbu32;
        let __temp_2041 = __temp_2040 | __temp_1995;
        let __temp_2042 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2043 = __temp_2042 & 0x1fu32;
        let __temp_2044 = __temp_2043 >> 0x3u32;
        let __temp_2045 = __temp_2044 & 0x1u32;
        let __temp_2046 = __temp_2045 != 0x0u32;
        let __temp_2047 = if __temp_2046 { self.register_file_0_read_port_1_value } else { __temp_2041 };
        let __temp_2048 = self.register_file_0_read_port_0_value ^ __temp_2047;
        let __temp_2049 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2050 = __temp_2049 & 0x7u32;
        let __temp_2051 = __temp_2050 == 0x4u32;
        let __temp_2052 = if __temp_2051 { __temp_2048 } else { __temp_1993 };
        let __temp_2053 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2054 = __temp_2053 & 0x7ffu32;
        let __temp_2055 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2056 = __temp_2055 & 0x1u32;
        let __temp_2057 = __temp_2056 != 0x0u32;
        let __temp_2058 = __temp_2057 as u32;
        let __temp_2059 = __temp_2058 << 0x1u32;
        let __temp_2060 = __temp_2058 | __temp_2059;
        let __temp_2061 = __temp_2058 << 0x2u32;
        let __temp_2062 = __temp_2060 | __temp_2061;
        let __temp_2063 = __temp_2058 << 0x3u32;
        let __temp_2064 = __temp_2062 | __temp_2063;
        let __temp_2065 = __temp_2058 << 0x4u32;
        let __temp_2066 = __temp_2064 | __temp_2065;
        let __temp_2067 = __temp_2058 << 0x5u32;
        let __temp_2068 = __temp_2066 | __temp_2067;
        let __temp_2069 = __temp_2058 << 0x6u32;
        let __temp_2070 = __temp_2068 | __temp_2069;
        let __temp_2071 = __temp_2058 << 0x7u32;
        let __temp_2072 = __temp_2070 | __temp_2071;
        let __temp_2073 = __temp_2058 << 0x8u32;
        let __temp_2074 = __temp_2072 | __temp_2073;
        let __temp_2075 = __temp_2058 << 0x9u32;
        let __temp_2076 = __temp_2074 | __temp_2075;
        let __temp_2077 = __temp_2058 << 0xau32;
        let __temp_2078 = __temp_2076 | __temp_2077;
        let __temp_2079 = __temp_2058 << 0xbu32;
        let __temp_2080 = __temp_2078 | __temp_2079;
        let __temp_2081 = __temp_2058 << 0xcu32;
        let __temp_2082 = __temp_2080 | __temp_2081;
        let __temp_2083 = __temp_2058 << 0xdu32;
        let __temp_2084 = __temp_2082 | __temp_2083;
        let __temp_2085 = __temp_2058 << 0xeu32;
        let __temp_2086 = __temp_2084 | __temp_2085;
        let __temp_2087 = __temp_2058 << 0xfu32;
        let __temp_2088 = __temp_2086 | __temp_2087;
        let __temp_2089 = __temp_2058 << 0x10u32;
        let __temp_2090 = __temp_2088 | __temp_2089;
        let __temp_2091 = __temp_2058 << 0x11u32;
        let __temp_2092 = __temp_2090 | __temp_2091;
        let __temp_2093 = __temp_2058 << 0x12u32;
        let __temp_2094 = __temp_2092 | __temp_2093;
        let __temp_2095 = __temp_2058 << 0x13u32;
        let __temp_2096 = __temp_2094 | __temp_2095;
        let __temp_2097 = __temp_2058 << 0x14u32;
        let __temp_2098 = __temp_2096 | __temp_2097;
        let __temp_2099 = __temp_2098 << 0xbu32;
        let __temp_2100 = __temp_2099 | __temp_2054;
        let __temp_2101 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2102 = __temp_2101 & 0x1fu32;
        let __temp_2103 = __temp_2102 >> 0x3u32;
        let __temp_2104 = __temp_2103 & 0x1u32;
        let __temp_2105 = __temp_2104 != 0x0u32;
        let __temp_2106 = if __temp_2105 { self.register_file_0_read_port_1_value } else { __temp_2100 };
        let __temp_2107 = self.register_file_0_read_port_0_value < __temp_2106;
        let __temp_2108 = __temp_2107 as u32;
        let __temp_2109 = 0x0u32 << 0x1u32;
        let __temp_2110 = __temp_2109 | __temp_2108;
        let __temp_2111 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2112 = __temp_2111 & 0x7u32;
        let __temp_2113 = __temp_2112 == 0x3u32;
        let __temp_2114 = if __temp_2113 { __temp_2110 } else { __temp_2052 };
        let __temp_2115 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2116 = __temp_2115 & 0x7ffu32;
        let __temp_2117 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2118 = __temp_2117 & 0x1u32;
        let __temp_2119 = __temp_2118 != 0x0u32;
        let __temp_2120 = __temp_2119 as u32;
        let __temp_2121 = __temp_2120 << 0x1u32;
        let __temp_2122 = __temp_2120 | __temp_2121;
        let __temp_2123 = __temp_2120 << 0x2u32;
        let __temp_2124 = __temp_2122 | __temp_2123;
        let __temp_2125 = __temp_2120 << 0x3u32;
        let __temp_2126 = __temp_2124 | __temp_2125;
        let __temp_2127 = __temp_2120 << 0x4u32;
        let __temp_2128 = __temp_2126 | __temp_2127;
        let __temp_2129 = __temp_2120 << 0x5u32;
        let __temp_2130 = __temp_2128 | __temp_2129;
        let __temp_2131 = __temp_2120 << 0x6u32;
        let __temp_2132 = __temp_2130 | __temp_2131;
        let __temp_2133 = __temp_2120 << 0x7u32;
        let __temp_2134 = __temp_2132 | __temp_2133;
        let __temp_2135 = __temp_2120 << 0x8u32;
        let __temp_2136 = __temp_2134 | __temp_2135;
        let __temp_2137 = __temp_2120 << 0x9u32;
        let __temp_2138 = __temp_2136 | __temp_2137;
        let __temp_2139 = __temp_2120 << 0xau32;
        let __temp_2140 = __temp_2138 | __temp_2139;
        let __temp_2141 = __temp_2120 << 0xbu32;
        let __temp_2142 = __temp_2140 | __temp_2141;
        let __temp_2143 = __temp_2120 << 0xcu32;
        let __temp_2144 = __temp_2142 | __temp_2143;
        let __temp_2145 = __temp_2120 << 0xdu32;
        let __temp_2146 = __temp_2144 | __temp_2145;
        let __temp_2147 = __temp_2120 << 0xeu32;
        let __temp_2148 = __temp_2146 | __temp_2147;
        let __temp_2149 = __temp_2120 << 0xfu32;
        let __temp_2150 = __temp_2148 | __temp_2149;
        let __temp_2151 = __temp_2120 << 0x10u32;
        let __temp_2152 = __temp_2150 | __temp_2151;
        let __temp_2153 = __temp_2120 << 0x11u32;
        let __temp_2154 = __temp_2152 | __temp_2153;
        let __temp_2155 = __temp_2120 << 0x12u32;
        let __temp_2156 = __temp_2154 | __temp_2155;
        let __temp_2157 = __temp_2120 << 0x13u32;
        let __temp_2158 = __temp_2156 | __temp_2157;
        let __temp_2159 = __temp_2120 << 0x14u32;
        let __temp_2160 = __temp_2158 | __temp_2159;
        let __temp_2161 = __temp_2160 << 0xbu32;
        let __temp_2162 = __temp_2161 | __temp_2116;
        let __temp_2163 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2164 = __temp_2163 & 0x1fu32;
        let __temp_2165 = __temp_2164 >> 0x3u32;
        let __temp_2166 = __temp_2165 & 0x1u32;
        let __temp_2167 = __temp_2166 != 0x0u32;
        let __temp_2168 = if __temp_2167 { self.register_file_0_read_port_1_value } else { __temp_2162 };
        let __temp_2169 = self.register_file_0_read_port_0_value as i32;
        let __temp_2170 = __temp_2168 as i32;
        let __temp_2171 = __temp_2169 < __temp_2170;
        let __temp_2172 = __temp_2171 as u32;
        let __temp_2173 = 0x0u32 << 0x1u32;
        let __temp_2174 = __temp_2173 | __temp_2172;
        let __temp_2175 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2176 = __temp_2175 & 0x7u32;
        let __temp_2177 = __temp_2176 == 0x2u32;
        let __temp_2178 = if __temp_2177 { __temp_2174 } else { __temp_2114 };
        let __temp_2179 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2180 = __temp_2179 & 0x7ffu32;
        let __temp_2181 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2182 = __temp_2181 & 0x1u32;
        let __temp_2183 = __temp_2182 != 0x0u32;
        let __temp_2184 = __temp_2183 as u32;
        let __temp_2185 = __temp_2184 << 0x1u32;
        let __temp_2186 = __temp_2184 | __temp_2185;
        let __temp_2187 = __temp_2184 << 0x2u32;
        let __temp_2188 = __temp_2186 | __temp_2187;
        let __temp_2189 = __temp_2184 << 0x3u32;
        let __temp_2190 = __temp_2188 | __temp_2189;
        let __temp_2191 = __temp_2184 << 0x4u32;
        let __temp_2192 = __temp_2190 | __temp_2191;
        let __temp_2193 = __temp_2184 << 0x5u32;
        let __temp_2194 = __temp_2192 | __temp_2193;
        let __temp_2195 = __temp_2184 << 0x6u32;
        let __temp_2196 = __temp_2194 | __temp_2195;
        let __temp_2197 = __temp_2184 << 0x7u32;
        let __temp_2198 = __temp_2196 | __temp_2197;
        let __temp_2199 = __temp_2184 << 0x8u32;
        let __temp_2200 = __temp_2198 | __temp_2199;
        let __temp_2201 = __temp_2184 << 0x9u32;
        let __temp_2202 = __temp_2200 | __temp_2201;
        let __temp_2203 = __temp_2184 << 0xau32;
        let __temp_2204 = __temp_2202 | __temp_2203;
        let __temp_2205 = __temp_2184 << 0xbu32;
        let __temp_2206 = __temp_2204 | __temp_2205;
        let __temp_2207 = __temp_2184 << 0xcu32;
        let __temp_2208 = __temp_2206 | __temp_2207;
        let __temp_2209 = __temp_2184 << 0xdu32;
        let __temp_2210 = __temp_2208 | __temp_2209;
        let __temp_2211 = __temp_2184 << 0xeu32;
        let __temp_2212 = __temp_2210 | __temp_2211;
        let __temp_2213 = __temp_2184 << 0xfu32;
        let __temp_2214 = __temp_2212 | __temp_2213;
        let __temp_2215 = __temp_2184 << 0x10u32;
        let __temp_2216 = __temp_2214 | __temp_2215;
        let __temp_2217 = __temp_2184 << 0x11u32;
        let __temp_2218 = __temp_2216 | __temp_2217;
        let __temp_2219 = __temp_2184 << 0x12u32;
        let __temp_2220 = __temp_2218 | __temp_2219;
        let __temp_2221 = __temp_2184 << 0x13u32;
        let __temp_2222 = __temp_2220 | __temp_2221;
        let __temp_2223 = __temp_2184 << 0x14u32;
        let __temp_2224 = __temp_2222 | __temp_2223;
        let __temp_2225 = __temp_2224 << 0xbu32;
        let __temp_2226 = __temp_2225 | __temp_2180;
        let __temp_2227 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2228 = __temp_2227 & 0x1fu32;
        let __temp_2229 = __temp_2228 >> 0x3u32;
        let __temp_2230 = __temp_2229 & 0x1u32;
        let __temp_2231 = __temp_2230 != 0x0u32;
        let __temp_2232 = if __temp_2231 { self.register_file_0_read_port_1_value } else { __temp_2226 };
        let __temp_2233 = __temp_2232 & 0x1fu32;
        let __temp_2234 = self.register_file_0_read_port_0_value.checked_shl(std::cmp::min(__temp_2233, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_2235 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2236 = __temp_2235 & 0x7u32;
        let __temp_2237 = __temp_2236 == 0x1u32;
        let __temp_2238 = if __temp_2237 { __temp_2234 } else { __temp_2178 };
        let __temp_2239 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2240 = __temp_2239 & 0x7ffu32;
        let __temp_2241 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2242 = __temp_2241 & 0x1u32;
        let __temp_2243 = __temp_2242 != 0x0u32;
        let __temp_2244 = __temp_2243 as u32;
        let __temp_2245 = __temp_2244 << 0x1u32;
        let __temp_2246 = __temp_2244 | __temp_2245;
        let __temp_2247 = __temp_2244 << 0x2u32;
        let __temp_2248 = __temp_2246 | __temp_2247;
        let __temp_2249 = __temp_2244 << 0x3u32;
        let __temp_2250 = __temp_2248 | __temp_2249;
        let __temp_2251 = __temp_2244 << 0x4u32;
        let __temp_2252 = __temp_2250 | __temp_2251;
        let __temp_2253 = __temp_2244 << 0x5u32;
        let __temp_2254 = __temp_2252 | __temp_2253;
        let __temp_2255 = __temp_2244 << 0x6u32;
        let __temp_2256 = __temp_2254 | __temp_2255;
        let __temp_2257 = __temp_2244 << 0x7u32;
        let __temp_2258 = __temp_2256 | __temp_2257;
        let __temp_2259 = __temp_2244 << 0x8u32;
        let __temp_2260 = __temp_2258 | __temp_2259;
        let __temp_2261 = __temp_2244 << 0x9u32;
        let __temp_2262 = __temp_2260 | __temp_2261;
        let __temp_2263 = __temp_2244 << 0xau32;
        let __temp_2264 = __temp_2262 | __temp_2263;
        let __temp_2265 = __temp_2244 << 0xbu32;
        let __temp_2266 = __temp_2264 | __temp_2265;
        let __temp_2267 = __temp_2244 << 0xcu32;
        let __temp_2268 = __temp_2266 | __temp_2267;
        let __temp_2269 = __temp_2244 << 0xdu32;
        let __temp_2270 = __temp_2268 | __temp_2269;
        let __temp_2271 = __temp_2244 << 0xeu32;
        let __temp_2272 = __temp_2270 | __temp_2271;
        let __temp_2273 = __temp_2244 << 0xfu32;
        let __temp_2274 = __temp_2272 | __temp_2273;
        let __temp_2275 = __temp_2244 << 0x10u32;
        let __temp_2276 = __temp_2274 | __temp_2275;
        let __temp_2277 = __temp_2244 << 0x11u32;
        let __temp_2278 = __temp_2276 | __temp_2277;
        let __temp_2279 = __temp_2244 << 0x12u32;
        let __temp_2280 = __temp_2278 | __temp_2279;
        let __temp_2281 = __temp_2244 << 0x13u32;
        let __temp_2282 = __temp_2280 | __temp_2281;
        let __temp_2283 = __temp_2244 << 0x14u32;
        let __temp_2284 = __temp_2282 | __temp_2283;
        let __temp_2285 = __temp_2284 << 0xbu32;
        let __temp_2286 = __temp_2285 | __temp_2240;
        let __temp_2287 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2288 = __temp_2287 & 0x1fu32;
        let __temp_2289 = __temp_2288 >> 0x3u32;
        let __temp_2290 = __temp_2289 & 0x1u32;
        let __temp_2291 = __temp_2290 != 0x0u32;
        let __temp_2292 = if __temp_2291 { self.register_file_0_read_port_1_value } else { __temp_2286 };
        let __temp_2293 = self.register_file_0_read_port_0_value.wrapping_sub(__temp_2292);
        let __temp_2294 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2295 = __temp_2294 & 0x7ffu32;
        let __temp_2296 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2297 = __temp_2296 & 0x1u32;
        let __temp_2298 = __temp_2297 != 0x0u32;
        let __temp_2299 = __temp_2298 as u32;
        let __temp_2300 = __temp_2299 << 0x1u32;
        let __temp_2301 = __temp_2299 | __temp_2300;
        let __temp_2302 = __temp_2299 << 0x2u32;
        let __temp_2303 = __temp_2301 | __temp_2302;
        let __temp_2304 = __temp_2299 << 0x3u32;
        let __temp_2305 = __temp_2303 | __temp_2304;
        let __temp_2306 = __temp_2299 << 0x4u32;
        let __temp_2307 = __temp_2305 | __temp_2306;
        let __temp_2308 = __temp_2299 << 0x5u32;
        let __temp_2309 = __temp_2307 | __temp_2308;
        let __temp_2310 = __temp_2299 << 0x6u32;
        let __temp_2311 = __temp_2309 | __temp_2310;
        let __temp_2312 = __temp_2299 << 0x7u32;
        let __temp_2313 = __temp_2311 | __temp_2312;
        let __temp_2314 = __temp_2299 << 0x8u32;
        let __temp_2315 = __temp_2313 | __temp_2314;
        let __temp_2316 = __temp_2299 << 0x9u32;
        let __temp_2317 = __temp_2315 | __temp_2316;
        let __temp_2318 = __temp_2299 << 0xau32;
        let __temp_2319 = __temp_2317 | __temp_2318;
        let __temp_2320 = __temp_2299 << 0xbu32;
        let __temp_2321 = __temp_2319 | __temp_2320;
        let __temp_2322 = __temp_2299 << 0xcu32;
        let __temp_2323 = __temp_2321 | __temp_2322;
        let __temp_2324 = __temp_2299 << 0xdu32;
        let __temp_2325 = __temp_2323 | __temp_2324;
        let __temp_2326 = __temp_2299 << 0xeu32;
        let __temp_2327 = __temp_2325 | __temp_2326;
        let __temp_2328 = __temp_2299 << 0xfu32;
        let __temp_2329 = __temp_2327 | __temp_2328;
        let __temp_2330 = __temp_2299 << 0x10u32;
        let __temp_2331 = __temp_2329 | __temp_2330;
        let __temp_2332 = __temp_2299 << 0x11u32;
        let __temp_2333 = __temp_2331 | __temp_2332;
        let __temp_2334 = __temp_2299 << 0x12u32;
        let __temp_2335 = __temp_2333 | __temp_2334;
        let __temp_2336 = __temp_2299 << 0x13u32;
        let __temp_2337 = __temp_2335 | __temp_2336;
        let __temp_2338 = __temp_2299 << 0x14u32;
        let __temp_2339 = __temp_2337 | __temp_2338;
        let __temp_2340 = __temp_2339 << 0xbu32;
        let __temp_2341 = __temp_2340 | __temp_2295;
        let __temp_2342 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2343 = __temp_2342 & 0x1fu32;
        let __temp_2344 = __temp_2343 >> 0x3u32;
        let __temp_2345 = __temp_2344 & 0x1u32;
        let __temp_2346 = __temp_2345 != 0x0u32;
        let __temp_2347 = if __temp_2346 { self.register_file_0_read_port_1_value } else { __temp_2341 };
        let __temp_2348 = self.register_file_0_read_port_0_value.wrapping_add(__temp_2347);
        let __temp_2349 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_2350 = __temp_2349 & 0x1u32;
        let __temp_2351 = __temp_2350 != 0x0u32;
        let __temp_2352 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2353 = __temp_2352 & 0x7u32;
        let __temp_2354 = __temp_2353 == 0x5u32;
        let __temp_2355 = __temp_2354 & __temp_2351;
        let __temp_2356 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_2357 = __temp_2356 & 0x1u32;
        let __temp_2358 = __temp_2357 != 0x0u32;
        let __temp_2359 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2360 = __temp_2359 & 0x1fu32;
        let __temp_2361 = __temp_2360 >> 0x3u32;
        let __temp_2362 = __temp_2361 & 0x1u32;
        let __temp_2363 = __temp_2362 != 0x0u32;
        let __temp_2364 = if __temp_2363 { __temp_2358 } else { __temp_2355 };
        let __temp_2365 = !__temp_2364;
        let __temp_2366 = if __temp_2365 { __temp_2348 } else { __temp_2293 };
        let __temp_2367 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2368 = __temp_2367 & 0x7u32;
        let __temp_2369 = __temp_2368 == 0x0u32;
        let __temp_2370 = if __temp_2369 { __temp_2366 } else { __temp_2238 };
        let __temp_2371 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_2372 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2373 = __temp_2372 & 0x1fu32;
        let __temp_2374 = __temp_2373 == 0x19u32;
        let __temp_2375 = if __temp_2374 { __temp_2371 } else { __temp_2370 };
        let __temp_2376 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_2377 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2378 = __temp_2377 & 0x1fu32;
        let __temp_2379 = __temp_2378 == 0x1bu32;
        let __temp_2380 = if __temp_2379 { __temp_2376 } else { __temp_2375 };
        let __temp_2381 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2382 = __temp_2381 & 0xfffffu32;
        let __temp_2383 = __temp_2382 << 0xcu32;
        let __temp_2384 = __temp_2383 | 0x0u32;
        let __temp_2385 = __temp_2384.wrapping_add(self.__reg_pc_13);
        let __temp_2386 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2387 = __temp_2386 & 0x1fu32;
        let __temp_2388 = __temp_2387 == 0x5u32;
        let __temp_2389 = if __temp_2388 { __temp_2385 } else { __temp_2380 };
        let __temp_2390 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2391 = __temp_2390 & 0xfffffu32;
        let __temp_2392 = __temp_2391 << 0xcu32;
        let __temp_2393 = __temp_2392 | 0x0u32;
        let __temp_2394 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2395 = __temp_2394 & 0x1fu32;
        let __temp_2396 = __temp_2395 == 0xdu32;
        let __temp_2397 = if __temp_2396 { __temp_2393 } else { __temp_2389 };
        let __temp_2398 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2399 = __temp_2398 & 0x7ffu32;
        let __temp_2400 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2401 = __temp_2400 & 0x1u32;
        let __temp_2402 = __temp_2401 != 0x0u32;
        let __temp_2403 = __temp_2402 as u32;
        let __temp_2404 = __temp_2403 << 0x1u32;
        let __temp_2405 = __temp_2403 | __temp_2404;
        let __temp_2406 = __temp_2403 << 0x2u32;
        let __temp_2407 = __temp_2405 | __temp_2406;
        let __temp_2408 = __temp_2403 << 0x3u32;
        let __temp_2409 = __temp_2407 | __temp_2408;
        let __temp_2410 = __temp_2403 << 0x4u32;
        let __temp_2411 = __temp_2409 | __temp_2410;
        let __temp_2412 = __temp_2403 << 0x5u32;
        let __temp_2413 = __temp_2411 | __temp_2412;
        let __temp_2414 = __temp_2403 << 0x6u32;
        let __temp_2415 = __temp_2413 | __temp_2414;
        let __temp_2416 = __temp_2403 << 0x7u32;
        let __temp_2417 = __temp_2415 | __temp_2416;
        let __temp_2418 = __temp_2403 << 0x8u32;
        let __temp_2419 = __temp_2417 | __temp_2418;
        let __temp_2420 = __temp_2403 << 0x9u32;
        let __temp_2421 = __temp_2419 | __temp_2420;
        let __temp_2422 = __temp_2403 << 0xau32;
        let __temp_2423 = __temp_2421 | __temp_2422;
        let __temp_2424 = __temp_2403 << 0xbu32;
        let __temp_2425 = __temp_2423 | __temp_2424;
        let __temp_2426 = __temp_2403 << 0xcu32;
        let __temp_2427 = __temp_2425 | __temp_2426;
        let __temp_2428 = __temp_2403 << 0xdu32;
        let __temp_2429 = __temp_2427 | __temp_2428;
        let __temp_2430 = __temp_2403 << 0xeu32;
        let __temp_2431 = __temp_2429 | __temp_2430;
        let __temp_2432 = __temp_2403 << 0xfu32;
        let __temp_2433 = __temp_2431 | __temp_2432;
        let __temp_2434 = __temp_2403 << 0x10u32;
        let __temp_2435 = __temp_2433 | __temp_2434;
        let __temp_2436 = __temp_2403 << 0x11u32;
        let __temp_2437 = __temp_2435 | __temp_2436;
        let __temp_2438 = __temp_2403 << 0x12u32;
        let __temp_2439 = __temp_2437 | __temp_2438;
        let __temp_2440 = __temp_2403 << 0x13u32;
        let __temp_2441 = __temp_2439 | __temp_2440;
        let __temp_2442 = __temp_2403 << 0x14u32;
        let __temp_2443 = __temp_2441 | __temp_2442;
        let __temp_2444 = __temp_2443 << 0xbu32;
        let __temp_2445 = __temp_2444 | __temp_2399;
        let __temp_2446 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2447 = __temp_2446 & 0x1fu32;
        let __temp_2448 = __temp_2447 >> 0x3u32;
        let __temp_2449 = __temp_2448 & 0x1u32;
        let __temp_2450 = __temp_2449 != 0x0u32;
        let __temp_2451 = if __temp_2450 { self.register_file_0_read_port_1_value } else { __temp_2445 };
        let __temp_2452 = self.register_file_0_read_port_0_value & __temp_2451;
        let __temp_2453 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2454 = __temp_2453 & 0x7ffu32;
        let __temp_2455 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2456 = __temp_2455 & 0x1u32;
        let __temp_2457 = __temp_2456 != 0x0u32;
        let __temp_2458 = __temp_2457 as u32;
        let __temp_2459 = __temp_2458 << 0x1u32;
        let __temp_2460 = __temp_2458 | __temp_2459;
        let __temp_2461 = __temp_2458 << 0x2u32;
        let __temp_2462 = __temp_2460 | __temp_2461;
        let __temp_2463 = __temp_2458 << 0x3u32;
        let __temp_2464 = __temp_2462 | __temp_2463;
        let __temp_2465 = __temp_2458 << 0x4u32;
        let __temp_2466 = __temp_2464 | __temp_2465;
        let __temp_2467 = __temp_2458 << 0x5u32;
        let __temp_2468 = __temp_2466 | __temp_2467;
        let __temp_2469 = __temp_2458 << 0x6u32;
        let __temp_2470 = __temp_2468 | __temp_2469;
        let __temp_2471 = __temp_2458 << 0x7u32;
        let __temp_2472 = __temp_2470 | __temp_2471;
        let __temp_2473 = __temp_2458 << 0x8u32;
        let __temp_2474 = __temp_2472 | __temp_2473;
        let __temp_2475 = __temp_2458 << 0x9u32;
        let __temp_2476 = __temp_2474 | __temp_2475;
        let __temp_2477 = __temp_2458 << 0xau32;
        let __temp_2478 = __temp_2476 | __temp_2477;
        let __temp_2479 = __temp_2458 << 0xbu32;
        let __temp_2480 = __temp_2478 | __temp_2479;
        let __temp_2481 = __temp_2458 << 0xcu32;
        let __temp_2482 = __temp_2480 | __temp_2481;
        let __temp_2483 = __temp_2458 << 0xdu32;
        let __temp_2484 = __temp_2482 | __temp_2483;
        let __temp_2485 = __temp_2458 << 0xeu32;
        let __temp_2486 = __temp_2484 | __temp_2485;
        let __temp_2487 = __temp_2458 << 0xfu32;
        let __temp_2488 = __temp_2486 | __temp_2487;
        let __temp_2489 = __temp_2458 << 0x10u32;
        let __temp_2490 = __temp_2488 | __temp_2489;
        let __temp_2491 = __temp_2458 << 0x11u32;
        let __temp_2492 = __temp_2490 | __temp_2491;
        let __temp_2493 = __temp_2458 << 0x12u32;
        let __temp_2494 = __temp_2492 | __temp_2493;
        let __temp_2495 = __temp_2458 << 0x13u32;
        let __temp_2496 = __temp_2494 | __temp_2495;
        let __temp_2497 = __temp_2458 << 0x14u32;
        let __temp_2498 = __temp_2496 | __temp_2497;
        let __temp_2499 = __temp_2498 << 0xbu32;
        let __temp_2500 = __temp_2499 | __temp_2454;
        let __temp_2501 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2502 = __temp_2501 & 0x1fu32;
        let __temp_2503 = __temp_2502 >> 0x3u32;
        let __temp_2504 = __temp_2503 & 0x1u32;
        let __temp_2505 = __temp_2504 != 0x0u32;
        let __temp_2506 = if __temp_2505 { self.register_file_0_read_port_1_value } else { __temp_2500 };
        let __temp_2507 = self.register_file_0_read_port_0_value | __temp_2506;
        let __temp_2508 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2509 = __temp_2508 & 0x7u32;
        let __temp_2510 = __temp_2509 == 0x6u32;
        let __temp_2511 = if __temp_2510 { __temp_2507 } else { __temp_2452 };
        let __temp_2512 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2513 = __temp_2512 & 0x7ffu32;
        let __temp_2514 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2515 = __temp_2514 & 0x1u32;
        let __temp_2516 = __temp_2515 != 0x0u32;
        let __temp_2517 = __temp_2516 as u32;
        let __temp_2518 = __temp_2517 << 0x1u32;
        let __temp_2519 = __temp_2517 | __temp_2518;
        let __temp_2520 = __temp_2517 << 0x2u32;
        let __temp_2521 = __temp_2519 | __temp_2520;
        let __temp_2522 = __temp_2517 << 0x3u32;
        let __temp_2523 = __temp_2521 | __temp_2522;
        let __temp_2524 = __temp_2517 << 0x4u32;
        let __temp_2525 = __temp_2523 | __temp_2524;
        let __temp_2526 = __temp_2517 << 0x5u32;
        let __temp_2527 = __temp_2525 | __temp_2526;
        let __temp_2528 = __temp_2517 << 0x6u32;
        let __temp_2529 = __temp_2527 | __temp_2528;
        let __temp_2530 = __temp_2517 << 0x7u32;
        let __temp_2531 = __temp_2529 | __temp_2530;
        let __temp_2532 = __temp_2517 << 0x8u32;
        let __temp_2533 = __temp_2531 | __temp_2532;
        let __temp_2534 = __temp_2517 << 0x9u32;
        let __temp_2535 = __temp_2533 | __temp_2534;
        let __temp_2536 = __temp_2517 << 0xau32;
        let __temp_2537 = __temp_2535 | __temp_2536;
        let __temp_2538 = __temp_2517 << 0xbu32;
        let __temp_2539 = __temp_2537 | __temp_2538;
        let __temp_2540 = __temp_2517 << 0xcu32;
        let __temp_2541 = __temp_2539 | __temp_2540;
        let __temp_2542 = __temp_2517 << 0xdu32;
        let __temp_2543 = __temp_2541 | __temp_2542;
        let __temp_2544 = __temp_2517 << 0xeu32;
        let __temp_2545 = __temp_2543 | __temp_2544;
        let __temp_2546 = __temp_2517 << 0xfu32;
        let __temp_2547 = __temp_2545 | __temp_2546;
        let __temp_2548 = __temp_2517 << 0x10u32;
        let __temp_2549 = __temp_2547 | __temp_2548;
        let __temp_2550 = __temp_2517 << 0x11u32;
        let __temp_2551 = __temp_2549 | __temp_2550;
        let __temp_2552 = __temp_2517 << 0x12u32;
        let __temp_2553 = __temp_2551 | __temp_2552;
        let __temp_2554 = __temp_2517 << 0x13u32;
        let __temp_2555 = __temp_2553 | __temp_2554;
        let __temp_2556 = __temp_2517 << 0x14u32;
        let __temp_2557 = __temp_2555 | __temp_2556;
        let __temp_2558 = __temp_2557 << 0xbu32;
        let __temp_2559 = __temp_2558 | __temp_2513;
        let __temp_2560 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2561 = __temp_2560 & 0x1fu32;
        let __temp_2562 = __temp_2561 >> 0x3u32;
        let __temp_2563 = __temp_2562 & 0x1u32;
        let __temp_2564 = __temp_2563 != 0x0u32;
        let __temp_2565 = if __temp_2564 { self.register_file_0_read_port_1_value } else { __temp_2559 };
        let __temp_2566 = __temp_2565 & 0x1fu32;
        let __temp_2567 = self.register_file_0_read_port_0_value as i32;
        let __temp_2568 = __temp_2567.checked_shr(std::cmp::min(__temp_2566, 0xffffffffu32)).unwrap_or(__temp_2567 >> 0x1fu32);
        let __temp_2569 = __temp_2568 as u32;
        let __temp_2570 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2571 = __temp_2570 & 0x7ffu32;
        let __temp_2572 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2573 = __temp_2572 & 0x1u32;
        let __temp_2574 = __temp_2573 != 0x0u32;
        let __temp_2575 = __temp_2574 as u32;
        let __temp_2576 = __temp_2575 << 0x1u32;
        let __temp_2577 = __temp_2575 | __temp_2576;
        let __temp_2578 = __temp_2575 << 0x2u32;
        let __temp_2579 = __temp_2577 | __temp_2578;
        let __temp_2580 = __temp_2575 << 0x3u32;
        let __temp_2581 = __temp_2579 | __temp_2580;
        let __temp_2582 = __temp_2575 << 0x4u32;
        let __temp_2583 = __temp_2581 | __temp_2582;
        let __temp_2584 = __temp_2575 << 0x5u32;
        let __temp_2585 = __temp_2583 | __temp_2584;
        let __temp_2586 = __temp_2575 << 0x6u32;
        let __temp_2587 = __temp_2585 | __temp_2586;
        let __temp_2588 = __temp_2575 << 0x7u32;
        let __temp_2589 = __temp_2587 | __temp_2588;
        let __temp_2590 = __temp_2575 << 0x8u32;
        let __temp_2591 = __temp_2589 | __temp_2590;
        let __temp_2592 = __temp_2575 << 0x9u32;
        let __temp_2593 = __temp_2591 | __temp_2592;
        let __temp_2594 = __temp_2575 << 0xau32;
        let __temp_2595 = __temp_2593 | __temp_2594;
        let __temp_2596 = __temp_2575 << 0xbu32;
        let __temp_2597 = __temp_2595 | __temp_2596;
        let __temp_2598 = __temp_2575 << 0xcu32;
        let __temp_2599 = __temp_2597 | __temp_2598;
        let __temp_2600 = __temp_2575 << 0xdu32;
        let __temp_2601 = __temp_2599 | __temp_2600;
        let __temp_2602 = __temp_2575 << 0xeu32;
        let __temp_2603 = __temp_2601 | __temp_2602;
        let __temp_2604 = __temp_2575 << 0xfu32;
        let __temp_2605 = __temp_2603 | __temp_2604;
        let __temp_2606 = __temp_2575 << 0x10u32;
        let __temp_2607 = __temp_2605 | __temp_2606;
        let __temp_2608 = __temp_2575 << 0x11u32;
        let __temp_2609 = __temp_2607 | __temp_2608;
        let __temp_2610 = __temp_2575 << 0x12u32;
        let __temp_2611 = __temp_2609 | __temp_2610;
        let __temp_2612 = __temp_2575 << 0x13u32;
        let __temp_2613 = __temp_2611 | __temp_2612;
        let __temp_2614 = __temp_2575 << 0x14u32;
        let __temp_2615 = __temp_2613 | __temp_2614;
        let __temp_2616 = __temp_2615 << 0xbu32;
        let __temp_2617 = __temp_2616 | __temp_2571;
        let __temp_2618 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2619 = __temp_2618 & 0x1fu32;
        let __temp_2620 = __temp_2619 >> 0x3u32;
        let __temp_2621 = __temp_2620 & 0x1u32;
        let __temp_2622 = __temp_2621 != 0x0u32;
        let __temp_2623 = if __temp_2622 { self.register_file_0_read_port_1_value } else { __temp_2617 };
        let __temp_2624 = __temp_2623 & 0x1fu32;
        let __temp_2625 = self.register_file_0_read_port_0_value.checked_shr(std::cmp::min(__temp_2624, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_2626 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_2627 = __temp_2626 & 0x1u32;
        let __temp_2628 = __temp_2627 != 0x0u32;
        let __temp_2629 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2630 = __temp_2629 & 0x7u32;
        let __temp_2631 = __temp_2630 == 0x5u32;
        let __temp_2632 = __temp_2631 & __temp_2628;
        let __temp_2633 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_2634 = __temp_2633 & 0x1u32;
        let __temp_2635 = __temp_2634 != 0x0u32;
        let __temp_2636 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2637 = __temp_2636 & 0x1fu32;
        let __temp_2638 = __temp_2637 >> 0x3u32;
        let __temp_2639 = __temp_2638 & 0x1u32;
        let __temp_2640 = __temp_2639 != 0x0u32;
        let __temp_2641 = if __temp_2640 { __temp_2635 } else { __temp_2632 };
        let __temp_2642 = !__temp_2641;
        let __temp_2643 = if __temp_2642 { __temp_2625 } else { __temp_2569 };
        let __temp_2644 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2645 = __temp_2644 & 0x7u32;
        let __temp_2646 = __temp_2645 == 0x5u32;
        let __temp_2647 = if __temp_2646 { __temp_2643 } else { __temp_2511 };
        let __temp_2648 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2649 = __temp_2648 & 0x7ffu32;
        let __temp_2650 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2651 = __temp_2650 & 0x1u32;
        let __temp_2652 = __temp_2651 != 0x0u32;
        let __temp_2653 = __temp_2652 as u32;
        let __temp_2654 = __temp_2653 << 0x1u32;
        let __temp_2655 = __temp_2653 | __temp_2654;
        let __temp_2656 = __temp_2653 << 0x2u32;
        let __temp_2657 = __temp_2655 | __temp_2656;
        let __temp_2658 = __temp_2653 << 0x3u32;
        let __temp_2659 = __temp_2657 | __temp_2658;
        let __temp_2660 = __temp_2653 << 0x4u32;
        let __temp_2661 = __temp_2659 | __temp_2660;
        let __temp_2662 = __temp_2653 << 0x5u32;
        let __temp_2663 = __temp_2661 | __temp_2662;
        let __temp_2664 = __temp_2653 << 0x6u32;
        let __temp_2665 = __temp_2663 | __temp_2664;
        let __temp_2666 = __temp_2653 << 0x7u32;
        let __temp_2667 = __temp_2665 | __temp_2666;
        let __temp_2668 = __temp_2653 << 0x8u32;
        let __temp_2669 = __temp_2667 | __temp_2668;
        let __temp_2670 = __temp_2653 << 0x9u32;
        let __temp_2671 = __temp_2669 | __temp_2670;
        let __temp_2672 = __temp_2653 << 0xau32;
        let __temp_2673 = __temp_2671 | __temp_2672;
        let __temp_2674 = __temp_2653 << 0xbu32;
        let __temp_2675 = __temp_2673 | __temp_2674;
        let __temp_2676 = __temp_2653 << 0xcu32;
        let __temp_2677 = __temp_2675 | __temp_2676;
        let __temp_2678 = __temp_2653 << 0xdu32;
        let __temp_2679 = __temp_2677 | __temp_2678;
        let __temp_2680 = __temp_2653 << 0xeu32;
        let __temp_2681 = __temp_2679 | __temp_2680;
        let __temp_2682 = __temp_2653 << 0xfu32;
        let __temp_2683 = __temp_2681 | __temp_2682;
        let __temp_2684 = __temp_2653 << 0x10u32;
        let __temp_2685 = __temp_2683 | __temp_2684;
        let __temp_2686 = __temp_2653 << 0x11u32;
        let __temp_2687 = __temp_2685 | __temp_2686;
        let __temp_2688 = __temp_2653 << 0x12u32;
        let __temp_2689 = __temp_2687 | __temp_2688;
        let __temp_2690 = __temp_2653 << 0x13u32;
        let __temp_2691 = __temp_2689 | __temp_2690;
        let __temp_2692 = __temp_2653 << 0x14u32;
        let __temp_2693 = __temp_2691 | __temp_2692;
        let __temp_2694 = __temp_2693 << 0xbu32;
        let __temp_2695 = __temp_2694 | __temp_2649;
        let __temp_2696 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2697 = __temp_2696 & 0x1fu32;
        let __temp_2698 = __temp_2697 >> 0x3u32;
        let __temp_2699 = __temp_2698 & 0x1u32;
        let __temp_2700 = __temp_2699 != 0x0u32;
        let __temp_2701 = if __temp_2700 { self.register_file_0_read_port_1_value } else { __temp_2695 };
        let __temp_2702 = self.register_file_0_read_port_0_value ^ __temp_2701;
        let __temp_2703 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2704 = __temp_2703 & 0x7u32;
        let __temp_2705 = __temp_2704 == 0x4u32;
        let __temp_2706 = if __temp_2705 { __temp_2702 } else { __temp_2647 };
        let __temp_2707 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2708 = __temp_2707 & 0x7ffu32;
        let __temp_2709 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2710 = __temp_2709 & 0x1u32;
        let __temp_2711 = __temp_2710 != 0x0u32;
        let __temp_2712 = __temp_2711 as u32;
        let __temp_2713 = __temp_2712 << 0x1u32;
        let __temp_2714 = __temp_2712 | __temp_2713;
        let __temp_2715 = __temp_2712 << 0x2u32;
        let __temp_2716 = __temp_2714 | __temp_2715;
        let __temp_2717 = __temp_2712 << 0x3u32;
        let __temp_2718 = __temp_2716 | __temp_2717;
        let __temp_2719 = __temp_2712 << 0x4u32;
        let __temp_2720 = __temp_2718 | __temp_2719;
        let __temp_2721 = __temp_2712 << 0x5u32;
        let __temp_2722 = __temp_2720 | __temp_2721;
        let __temp_2723 = __temp_2712 << 0x6u32;
        let __temp_2724 = __temp_2722 | __temp_2723;
        let __temp_2725 = __temp_2712 << 0x7u32;
        let __temp_2726 = __temp_2724 | __temp_2725;
        let __temp_2727 = __temp_2712 << 0x8u32;
        let __temp_2728 = __temp_2726 | __temp_2727;
        let __temp_2729 = __temp_2712 << 0x9u32;
        let __temp_2730 = __temp_2728 | __temp_2729;
        let __temp_2731 = __temp_2712 << 0xau32;
        let __temp_2732 = __temp_2730 | __temp_2731;
        let __temp_2733 = __temp_2712 << 0xbu32;
        let __temp_2734 = __temp_2732 | __temp_2733;
        let __temp_2735 = __temp_2712 << 0xcu32;
        let __temp_2736 = __temp_2734 | __temp_2735;
        let __temp_2737 = __temp_2712 << 0xdu32;
        let __temp_2738 = __temp_2736 | __temp_2737;
        let __temp_2739 = __temp_2712 << 0xeu32;
        let __temp_2740 = __temp_2738 | __temp_2739;
        let __temp_2741 = __temp_2712 << 0xfu32;
        let __temp_2742 = __temp_2740 | __temp_2741;
        let __temp_2743 = __temp_2712 << 0x10u32;
        let __temp_2744 = __temp_2742 | __temp_2743;
        let __temp_2745 = __temp_2712 << 0x11u32;
        let __temp_2746 = __temp_2744 | __temp_2745;
        let __temp_2747 = __temp_2712 << 0x12u32;
        let __temp_2748 = __temp_2746 | __temp_2747;
        let __temp_2749 = __temp_2712 << 0x13u32;
        let __temp_2750 = __temp_2748 | __temp_2749;
        let __temp_2751 = __temp_2712 << 0x14u32;
        let __temp_2752 = __temp_2750 | __temp_2751;
        let __temp_2753 = __temp_2752 << 0xbu32;
        let __temp_2754 = __temp_2753 | __temp_2708;
        let __temp_2755 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2756 = __temp_2755 & 0x1fu32;
        let __temp_2757 = __temp_2756 >> 0x3u32;
        let __temp_2758 = __temp_2757 & 0x1u32;
        let __temp_2759 = __temp_2758 != 0x0u32;
        let __temp_2760 = if __temp_2759 { self.register_file_0_read_port_1_value } else { __temp_2754 };
        let __temp_2761 = self.register_file_0_read_port_0_value < __temp_2760;
        let __temp_2762 = __temp_2761 as u32;
        let __temp_2763 = 0x0u32 << 0x1u32;
        let __temp_2764 = __temp_2763 | __temp_2762;
        let __temp_2765 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2766 = __temp_2765 & 0x7u32;
        let __temp_2767 = __temp_2766 == 0x3u32;
        let __temp_2768 = if __temp_2767 { __temp_2764 } else { __temp_2706 };
        let __temp_2769 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2770 = __temp_2769 & 0x7ffu32;
        let __temp_2771 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2772 = __temp_2771 & 0x1u32;
        let __temp_2773 = __temp_2772 != 0x0u32;
        let __temp_2774 = __temp_2773 as u32;
        let __temp_2775 = __temp_2774 << 0x1u32;
        let __temp_2776 = __temp_2774 | __temp_2775;
        let __temp_2777 = __temp_2774 << 0x2u32;
        let __temp_2778 = __temp_2776 | __temp_2777;
        let __temp_2779 = __temp_2774 << 0x3u32;
        let __temp_2780 = __temp_2778 | __temp_2779;
        let __temp_2781 = __temp_2774 << 0x4u32;
        let __temp_2782 = __temp_2780 | __temp_2781;
        let __temp_2783 = __temp_2774 << 0x5u32;
        let __temp_2784 = __temp_2782 | __temp_2783;
        let __temp_2785 = __temp_2774 << 0x6u32;
        let __temp_2786 = __temp_2784 | __temp_2785;
        let __temp_2787 = __temp_2774 << 0x7u32;
        let __temp_2788 = __temp_2786 | __temp_2787;
        let __temp_2789 = __temp_2774 << 0x8u32;
        let __temp_2790 = __temp_2788 | __temp_2789;
        let __temp_2791 = __temp_2774 << 0x9u32;
        let __temp_2792 = __temp_2790 | __temp_2791;
        let __temp_2793 = __temp_2774 << 0xau32;
        let __temp_2794 = __temp_2792 | __temp_2793;
        let __temp_2795 = __temp_2774 << 0xbu32;
        let __temp_2796 = __temp_2794 | __temp_2795;
        let __temp_2797 = __temp_2774 << 0xcu32;
        let __temp_2798 = __temp_2796 | __temp_2797;
        let __temp_2799 = __temp_2774 << 0xdu32;
        let __temp_2800 = __temp_2798 | __temp_2799;
        let __temp_2801 = __temp_2774 << 0xeu32;
        let __temp_2802 = __temp_2800 | __temp_2801;
        let __temp_2803 = __temp_2774 << 0xfu32;
        let __temp_2804 = __temp_2802 | __temp_2803;
        let __temp_2805 = __temp_2774 << 0x10u32;
        let __temp_2806 = __temp_2804 | __temp_2805;
        let __temp_2807 = __temp_2774 << 0x11u32;
        let __temp_2808 = __temp_2806 | __temp_2807;
        let __temp_2809 = __temp_2774 << 0x12u32;
        let __temp_2810 = __temp_2808 | __temp_2809;
        let __temp_2811 = __temp_2774 << 0x13u32;
        let __temp_2812 = __temp_2810 | __temp_2811;
        let __temp_2813 = __temp_2774 << 0x14u32;
        let __temp_2814 = __temp_2812 | __temp_2813;
        let __temp_2815 = __temp_2814 << 0xbu32;
        let __temp_2816 = __temp_2815 | __temp_2770;
        let __temp_2817 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2818 = __temp_2817 & 0x1fu32;
        let __temp_2819 = __temp_2818 >> 0x3u32;
        let __temp_2820 = __temp_2819 & 0x1u32;
        let __temp_2821 = __temp_2820 != 0x0u32;
        let __temp_2822 = if __temp_2821 { self.register_file_0_read_port_1_value } else { __temp_2816 };
        let __temp_2823 = self.register_file_0_read_port_0_value as i32;
        let __temp_2824 = __temp_2822 as i32;
        let __temp_2825 = __temp_2823 < __temp_2824;
        let __temp_2826 = __temp_2825 as u32;
        let __temp_2827 = 0x0u32 << 0x1u32;
        let __temp_2828 = __temp_2827 | __temp_2826;
        let __temp_2829 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2830 = __temp_2829 & 0x7u32;
        let __temp_2831 = __temp_2830 == 0x2u32;
        let __temp_2832 = if __temp_2831 { __temp_2828 } else { __temp_2768 };
        let __temp_2833 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2834 = __temp_2833 & 0x7ffu32;
        let __temp_2835 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2836 = __temp_2835 & 0x1u32;
        let __temp_2837 = __temp_2836 != 0x0u32;
        let __temp_2838 = __temp_2837 as u32;
        let __temp_2839 = __temp_2838 << 0x1u32;
        let __temp_2840 = __temp_2838 | __temp_2839;
        let __temp_2841 = __temp_2838 << 0x2u32;
        let __temp_2842 = __temp_2840 | __temp_2841;
        let __temp_2843 = __temp_2838 << 0x3u32;
        let __temp_2844 = __temp_2842 | __temp_2843;
        let __temp_2845 = __temp_2838 << 0x4u32;
        let __temp_2846 = __temp_2844 | __temp_2845;
        let __temp_2847 = __temp_2838 << 0x5u32;
        let __temp_2848 = __temp_2846 | __temp_2847;
        let __temp_2849 = __temp_2838 << 0x6u32;
        let __temp_2850 = __temp_2848 | __temp_2849;
        let __temp_2851 = __temp_2838 << 0x7u32;
        let __temp_2852 = __temp_2850 | __temp_2851;
        let __temp_2853 = __temp_2838 << 0x8u32;
        let __temp_2854 = __temp_2852 | __temp_2853;
        let __temp_2855 = __temp_2838 << 0x9u32;
        let __temp_2856 = __temp_2854 | __temp_2855;
        let __temp_2857 = __temp_2838 << 0xau32;
        let __temp_2858 = __temp_2856 | __temp_2857;
        let __temp_2859 = __temp_2838 << 0xbu32;
        let __temp_2860 = __temp_2858 | __temp_2859;
        let __temp_2861 = __temp_2838 << 0xcu32;
        let __temp_2862 = __temp_2860 | __temp_2861;
        let __temp_2863 = __temp_2838 << 0xdu32;
        let __temp_2864 = __temp_2862 | __temp_2863;
        let __temp_2865 = __temp_2838 << 0xeu32;
        let __temp_2866 = __temp_2864 | __temp_2865;
        let __temp_2867 = __temp_2838 << 0xfu32;
        let __temp_2868 = __temp_2866 | __temp_2867;
        let __temp_2869 = __temp_2838 << 0x10u32;
        let __temp_2870 = __temp_2868 | __temp_2869;
        let __temp_2871 = __temp_2838 << 0x11u32;
        let __temp_2872 = __temp_2870 | __temp_2871;
        let __temp_2873 = __temp_2838 << 0x12u32;
        let __temp_2874 = __temp_2872 | __temp_2873;
        let __temp_2875 = __temp_2838 << 0x13u32;
        let __temp_2876 = __temp_2874 | __temp_2875;
        let __temp_2877 = __temp_2838 << 0x14u32;
        let __temp_2878 = __temp_2876 | __temp_2877;
        let __temp_2879 = __temp_2878 << 0xbu32;
        let __temp_2880 = __temp_2879 | __temp_2834;
        let __temp_2881 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2882 = __temp_2881 & 0x1fu32;
        let __temp_2883 = __temp_2882 >> 0x3u32;
        let __temp_2884 = __temp_2883 & 0x1u32;
        let __temp_2885 = __temp_2884 != 0x0u32;
        let __temp_2886 = if __temp_2885 { self.register_file_0_read_port_1_value } else { __temp_2880 };
        let __temp_2887 = __temp_2886 & 0x1fu32;
        let __temp_2888 = self.register_file_0_read_port_0_value.checked_shl(std::cmp::min(__temp_2887, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_2889 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_2890 = __temp_2889 & 0x7u32;
        let __temp_2891 = __temp_2890 == 0x1u32;
        let __temp_2892 = if __temp_2891 { __temp_2888 } else { __temp_2832 };
        let __temp_2893 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2894 = __temp_2893 & 0x7ffu32;
        let __temp_2895 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2896 = __temp_2895 & 0x1u32;
        let __temp_2897 = __temp_2896 != 0x0u32;
        let __temp_2898 = __temp_2897 as u32;
        let __temp_2899 = __temp_2898 << 0x1u32;
        let __temp_2900 = __temp_2898 | __temp_2899;
        let __temp_2901 = __temp_2898 << 0x2u32;
        let __temp_2902 = __temp_2900 | __temp_2901;
        let __temp_2903 = __temp_2898 << 0x3u32;
        let __temp_2904 = __temp_2902 | __temp_2903;
        let __temp_2905 = __temp_2898 << 0x4u32;
        let __temp_2906 = __temp_2904 | __temp_2905;
        let __temp_2907 = __temp_2898 << 0x5u32;
        let __temp_2908 = __temp_2906 | __temp_2907;
        let __temp_2909 = __temp_2898 << 0x6u32;
        let __temp_2910 = __temp_2908 | __temp_2909;
        let __temp_2911 = __temp_2898 << 0x7u32;
        let __temp_2912 = __temp_2910 | __temp_2911;
        let __temp_2913 = __temp_2898 << 0x8u32;
        let __temp_2914 = __temp_2912 | __temp_2913;
        let __temp_2915 = __temp_2898 << 0x9u32;
        let __temp_2916 = __temp_2914 | __temp_2915;
        let __temp_2917 = __temp_2898 << 0xau32;
        let __temp_2918 = __temp_2916 | __temp_2917;
        let __temp_2919 = __temp_2898 << 0xbu32;
        let __temp_2920 = __temp_2918 | __temp_2919;
        let __temp_2921 = __temp_2898 << 0xcu32;
        let __temp_2922 = __temp_2920 | __temp_2921;
        let __temp_2923 = __temp_2898 << 0xdu32;
        let __temp_2924 = __temp_2922 | __temp_2923;
        let __temp_2925 = __temp_2898 << 0xeu32;
        let __temp_2926 = __temp_2924 | __temp_2925;
        let __temp_2927 = __temp_2898 << 0xfu32;
        let __temp_2928 = __temp_2926 | __temp_2927;
        let __temp_2929 = __temp_2898 << 0x10u32;
        let __temp_2930 = __temp_2928 | __temp_2929;
        let __temp_2931 = __temp_2898 << 0x11u32;
        let __temp_2932 = __temp_2930 | __temp_2931;
        let __temp_2933 = __temp_2898 << 0x12u32;
        let __temp_2934 = __temp_2932 | __temp_2933;
        let __temp_2935 = __temp_2898 << 0x13u32;
        let __temp_2936 = __temp_2934 | __temp_2935;
        let __temp_2937 = __temp_2898 << 0x14u32;
        let __temp_2938 = __temp_2936 | __temp_2937;
        let __temp_2939 = __temp_2938 << 0xbu32;
        let __temp_2940 = __temp_2939 | __temp_2894;
        let __temp_2941 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2942 = __temp_2941 & 0x1fu32;
        let __temp_2943 = __temp_2942 >> 0x3u32;
        let __temp_2944 = __temp_2943 & 0x1u32;
        let __temp_2945 = __temp_2944 != 0x0u32;
        let __temp_2946 = if __temp_2945 { self.register_file_0_read_port_1_value } else { __temp_2940 };
        let __temp_2947 = self.register_file_0_read_port_0_value.wrapping_sub(__temp_2946);
        let __temp_2948 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_2949 = __temp_2948 & 0x7ffu32;
        let __temp_2950 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_2951 = __temp_2950 & 0x1u32;
        let __temp_2952 = __temp_2951 != 0x0u32;
        let __temp_2953 = __temp_2952 as u32;
        let __temp_2954 = __temp_2953 << 0x1u32;
        let __temp_2955 = __temp_2953 | __temp_2954;
        let __temp_2956 = __temp_2953 << 0x2u32;
        let __temp_2957 = __temp_2955 | __temp_2956;
        let __temp_2958 = __temp_2953 << 0x3u32;
        let __temp_2959 = __temp_2957 | __temp_2958;
        let __temp_2960 = __temp_2953 << 0x4u32;
        let __temp_2961 = __temp_2959 | __temp_2960;
        let __temp_2962 = __temp_2953 << 0x5u32;
        let __temp_2963 = __temp_2961 | __temp_2962;
        let __temp_2964 = __temp_2953 << 0x6u32;
        let __temp_2965 = __temp_2963 | __temp_2964;
        let __temp_2966 = __temp_2953 << 0x7u32;
        let __temp_2967 = __temp_2965 | __temp_2966;
        let __temp_2968 = __temp_2953 << 0x8u32;
        let __temp_2969 = __temp_2967 | __temp_2968;
        let __temp_2970 = __temp_2953 << 0x9u32;
        let __temp_2971 = __temp_2969 | __temp_2970;
        let __temp_2972 = __temp_2953 << 0xau32;
        let __temp_2973 = __temp_2971 | __temp_2972;
        let __temp_2974 = __temp_2953 << 0xbu32;
        let __temp_2975 = __temp_2973 | __temp_2974;
        let __temp_2976 = __temp_2953 << 0xcu32;
        let __temp_2977 = __temp_2975 | __temp_2976;
        let __temp_2978 = __temp_2953 << 0xdu32;
        let __temp_2979 = __temp_2977 | __temp_2978;
        let __temp_2980 = __temp_2953 << 0xeu32;
        let __temp_2981 = __temp_2979 | __temp_2980;
        let __temp_2982 = __temp_2953 << 0xfu32;
        let __temp_2983 = __temp_2981 | __temp_2982;
        let __temp_2984 = __temp_2953 << 0x10u32;
        let __temp_2985 = __temp_2983 | __temp_2984;
        let __temp_2986 = __temp_2953 << 0x11u32;
        let __temp_2987 = __temp_2985 | __temp_2986;
        let __temp_2988 = __temp_2953 << 0x12u32;
        let __temp_2989 = __temp_2987 | __temp_2988;
        let __temp_2990 = __temp_2953 << 0x13u32;
        let __temp_2991 = __temp_2989 | __temp_2990;
        let __temp_2992 = __temp_2953 << 0x14u32;
        let __temp_2993 = __temp_2991 | __temp_2992;
        let __temp_2994 = __temp_2993 << 0xbu32;
        let __temp_2995 = __temp_2994 | __temp_2949;
        let __temp_2996 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_2997 = __temp_2996 & 0x1fu32;
        let __temp_2998 = __temp_2997 >> 0x3u32;
        let __temp_2999 = __temp_2998 & 0x1u32;
        let __temp_3000 = __temp_2999 != 0x0u32;
        let __temp_3001 = if __temp_3000 { self.register_file_0_read_port_1_value } else { __temp_2995 };
        let __temp_3002 = self.register_file_0_read_port_0_value.wrapping_add(__temp_3001);
        let __temp_3003 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_3004 = __temp_3003 & 0x1u32;
        let __temp_3005 = __temp_3004 != 0x0u32;
        let __temp_3006 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3007 = __temp_3006 & 0x7u32;
        let __temp_3008 = __temp_3007 == 0x5u32;
        let __temp_3009 = __temp_3008 & __temp_3005;
        let __temp_3010 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_3011 = __temp_3010 & 0x1u32;
        let __temp_3012 = __temp_3011 != 0x0u32;
        let __temp_3013 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3014 = __temp_3013 & 0x1fu32;
        let __temp_3015 = __temp_3014 >> 0x3u32;
        let __temp_3016 = __temp_3015 & 0x1u32;
        let __temp_3017 = __temp_3016 != 0x0u32;
        let __temp_3018 = if __temp_3017 { __temp_3012 } else { __temp_3009 };
        let __temp_3019 = !__temp_3018;
        let __temp_3020 = if __temp_3019 { __temp_3002 } else { __temp_2947 };
        let __temp_3021 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3022 = __temp_3021 & 0x7u32;
        let __temp_3023 = __temp_3022 == 0x0u32;
        let __temp_3024 = if __temp_3023 { __temp_3020 } else { __temp_2892 };
        let __temp_3025 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_3026 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3027 = __temp_3026 & 0x1fu32;
        let __temp_3028 = __temp_3027 == 0x19u32;
        let __temp_3029 = if __temp_3028 { __temp_3025 } else { __temp_3024 };
        let __temp_3030 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_3031 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3032 = __temp_3031 & 0x1fu32;
        let __temp_3033 = __temp_3032 == 0x1bu32;
        let __temp_3034 = if __temp_3033 { __temp_3030 } else { __temp_3029 };
        let __temp_3035 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3036 = __temp_3035 & 0xfffffu32;
        let __temp_3037 = __temp_3036 << 0xcu32;
        let __temp_3038 = __temp_3037 | 0x0u32;
        let __temp_3039 = __temp_3038.wrapping_add(self.__reg_pc_13);
        let __temp_3040 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3041 = __temp_3040 & 0x1fu32;
        let __temp_3042 = __temp_3041 == 0x5u32;
        let __temp_3043 = if __temp_3042 { __temp_3039 } else { __temp_3034 };
        let __temp_3044 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3045 = __temp_3044 & 0xfffffu32;
        let __temp_3046 = __temp_3045 << 0xcu32;
        let __temp_3047 = __temp_3046 | 0x0u32;
        let __temp_3048 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3049 = __temp_3048 & 0x1fu32;
        let __temp_3050 = __temp_3049 == 0xdu32;
        let __temp_3051 = if __temp_3050 { __temp_3047 } else { __temp_3043 };
        let __temp_3052 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3053 = __temp_3052 & 0x7ffu32;
        let __temp_3054 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3055 = __temp_3054 & 0x1u32;
        let __temp_3056 = __temp_3055 != 0x0u32;
        let __temp_3057 = __temp_3056 as u32;
        let __temp_3058 = __temp_3057 << 0x1u32;
        let __temp_3059 = __temp_3057 | __temp_3058;
        let __temp_3060 = __temp_3057 << 0x2u32;
        let __temp_3061 = __temp_3059 | __temp_3060;
        let __temp_3062 = __temp_3057 << 0x3u32;
        let __temp_3063 = __temp_3061 | __temp_3062;
        let __temp_3064 = __temp_3057 << 0x4u32;
        let __temp_3065 = __temp_3063 | __temp_3064;
        let __temp_3066 = __temp_3057 << 0x5u32;
        let __temp_3067 = __temp_3065 | __temp_3066;
        let __temp_3068 = __temp_3057 << 0x6u32;
        let __temp_3069 = __temp_3067 | __temp_3068;
        let __temp_3070 = __temp_3057 << 0x7u32;
        let __temp_3071 = __temp_3069 | __temp_3070;
        let __temp_3072 = __temp_3057 << 0x8u32;
        let __temp_3073 = __temp_3071 | __temp_3072;
        let __temp_3074 = __temp_3057 << 0x9u32;
        let __temp_3075 = __temp_3073 | __temp_3074;
        let __temp_3076 = __temp_3057 << 0xau32;
        let __temp_3077 = __temp_3075 | __temp_3076;
        let __temp_3078 = __temp_3057 << 0xbu32;
        let __temp_3079 = __temp_3077 | __temp_3078;
        let __temp_3080 = __temp_3057 << 0xcu32;
        let __temp_3081 = __temp_3079 | __temp_3080;
        let __temp_3082 = __temp_3057 << 0xdu32;
        let __temp_3083 = __temp_3081 | __temp_3082;
        let __temp_3084 = __temp_3057 << 0xeu32;
        let __temp_3085 = __temp_3083 | __temp_3084;
        let __temp_3086 = __temp_3057 << 0xfu32;
        let __temp_3087 = __temp_3085 | __temp_3086;
        let __temp_3088 = __temp_3057 << 0x10u32;
        let __temp_3089 = __temp_3087 | __temp_3088;
        let __temp_3090 = __temp_3057 << 0x11u32;
        let __temp_3091 = __temp_3089 | __temp_3090;
        let __temp_3092 = __temp_3057 << 0x12u32;
        let __temp_3093 = __temp_3091 | __temp_3092;
        let __temp_3094 = __temp_3057 << 0x13u32;
        let __temp_3095 = __temp_3093 | __temp_3094;
        let __temp_3096 = __temp_3057 << 0x14u32;
        let __temp_3097 = __temp_3095 | __temp_3096;
        let __temp_3098 = __temp_3097 << 0xbu32;
        let __temp_3099 = __temp_3098 | __temp_3053;
        let __temp_3100 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3101 = __temp_3100 & 0x1fu32;
        let __temp_3102 = __temp_3101 >> 0x3u32;
        let __temp_3103 = __temp_3102 & 0x1u32;
        let __temp_3104 = __temp_3103 != 0x0u32;
        let __temp_3105 = if __temp_3104 { self.register_file_0_read_port_1_value } else { __temp_3099 };
        let __temp_3106 = self.register_file_0_read_port_0_value & __temp_3105;
        let __temp_3107 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3108 = __temp_3107 & 0x7ffu32;
        let __temp_3109 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3110 = __temp_3109 & 0x1u32;
        let __temp_3111 = __temp_3110 != 0x0u32;
        let __temp_3112 = __temp_3111 as u32;
        let __temp_3113 = __temp_3112 << 0x1u32;
        let __temp_3114 = __temp_3112 | __temp_3113;
        let __temp_3115 = __temp_3112 << 0x2u32;
        let __temp_3116 = __temp_3114 | __temp_3115;
        let __temp_3117 = __temp_3112 << 0x3u32;
        let __temp_3118 = __temp_3116 | __temp_3117;
        let __temp_3119 = __temp_3112 << 0x4u32;
        let __temp_3120 = __temp_3118 | __temp_3119;
        let __temp_3121 = __temp_3112 << 0x5u32;
        let __temp_3122 = __temp_3120 | __temp_3121;
        let __temp_3123 = __temp_3112 << 0x6u32;
        let __temp_3124 = __temp_3122 | __temp_3123;
        let __temp_3125 = __temp_3112 << 0x7u32;
        let __temp_3126 = __temp_3124 | __temp_3125;
        let __temp_3127 = __temp_3112 << 0x8u32;
        let __temp_3128 = __temp_3126 | __temp_3127;
        let __temp_3129 = __temp_3112 << 0x9u32;
        let __temp_3130 = __temp_3128 | __temp_3129;
        let __temp_3131 = __temp_3112 << 0xau32;
        let __temp_3132 = __temp_3130 | __temp_3131;
        let __temp_3133 = __temp_3112 << 0xbu32;
        let __temp_3134 = __temp_3132 | __temp_3133;
        let __temp_3135 = __temp_3112 << 0xcu32;
        let __temp_3136 = __temp_3134 | __temp_3135;
        let __temp_3137 = __temp_3112 << 0xdu32;
        let __temp_3138 = __temp_3136 | __temp_3137;
        let __temp_3139 = __temp_3112 << 0xeu32;
        let __temp_3140 = __temp_3138 | __temp_3139;
        let __temp_3141 = __temp_3112 << 0xfu32;
        let __temp_3142 = __temp_3140 | __temp_3141;
        let __temp_3143 = __temp_3112 << 0x10u32;
        let __temp_3144 = __temp_3142 | __temp_3143;
        let __temp_3145 = __temp_3112 << 0x11u32;
        let __temp_3146 = __temp_3144 | __temp_3145;
        let __temp_3147 = __temp_3112 << 0x12u32;
        let __temp_3148 = __temp_3146 | __temp_3147;
        let __temp_3149 = __temp_3112 << 0x13u32;
        let __temp_3150 = __temp_3148 | __temp_3149;
        let __temp_3151 = __temp_3112 << 0x14u32;
        let __temp_3152 = __temp_3150 | __temp_3151;
        let __temp_3153 = __temp_3152 << 0xbu32;
        let __temp_3154 = __temp_3153 | __temp_3108;
        let __temp_3155 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3156 = __temp_3155 & 0x1fu32;
        let __temp_3157 = __temp_3156 >> 0x3u32;
        let __temp_3158 = __temp_3157 & 0x1u32;
        let __temp_3159 = __temp_3158 != 0x0u32;
        let __temp_3160 = if __temp_3159 { self.register_file_0_read_port_1_value } else { __temp_3154 };
        let __temp_3161 = self.register_file_0_read_port_0_value | __temp_3160;
        let __temp_3162 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3163 = __temp_3162 & 0x7u32;
        let __temp_3164 = __temp_3163 == 0x6u32;
        let __temp_3165 = if __temp_3164 { __temp_3161 } else { __temp_3106 };
        let __temp_3166 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3167 = __temp_3166 & 0x7ffu32;
        let __temp_3168 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3169 = __temp_3168 & 0x1u32;
        let __temp_3170 = __temp_3169 != 0x0u32;
        let __temp_3171 = __temp_3170 as u32;
        let __temp_3172 = __temp_3171 << 0x1u32;
        let __temp_3173 = __temp_3171 | __temp_3172;
        let __temp_3174 = __temp_3171 << 0x2u32;
        let __temp_3175 = __temp_3173 | __temp_3174;
        let __temp_3176 = __temp_3171 << 0x3u32;
        let __temp_3177 = __temp_3175 | __temp_3176;
        let __temp_3178 = __temp_3171 << 0x4u32;
        let __temp_3179 = __temp_3177 | __temp_3178;
        let __temp_3180 = __temp_3171 << 0x5u32;
        let __temp_3181 = __temp_3179 | __temp_3180;
        let __temp_3182 = __temp_3171 << 0x6u32;
        let __temp_3183 = __temp_3181 | __temp_3182;
        let __temp_3184 = __temp_3171 << 0x7u32;
        let __temp_3185 = __temp_3183 | __temp_3184;
        let __temp_3186 = __temp_3171 << 0x8u32;
        let __temp_3187 = __temp_3185 | __temp_3186;
        let __temp_3188 = __temp_3171 << 0x9u32;
        let __temp_3189 = __temp_3187 | __temp_3188;
        let __temp_3190 = __temp_3171 << 0xau32;
        let __temp_3191 = __temp_3189 | __temp_3190;
        let __temp_3192 = __temp_3171 << 0xbu32;
        let __temp_3193 = __temp_3191 | __temp_3192;
        let __temp_3194 = __temp_3171 << 0xcu32;
        let __temp_3195 = __temp_3193 | __temp_3194;
        let __temp_3196 = __temp_3171 << 0xdu32;
        let __temp_3197 = __temp_3195 | __temp_3196;
        let __temp_3198 = __temp_3171 << 0xeu32;
        let __temp_3199 = __temp_3197 | __temp_3198;
        let __temp_3200 = __temp_3171 << 0xfu32;
        let __temp_3201 = __temp_3199 | __temp_3200;
        let __temp_3202 = __temp_3171 << 0x10u32;
        let __temp_3203 = __temp_3201 | __temp_3202;
        let __temp_3204 = __temp_3171 << 0x11u32;
        let __temp_3205 = __temp_3203 | __temp_3204;
        let __temp_3206 = __temp_3171 << 0x12u32;
        let __temp_3207 = __temp_3205 | __temp_3206;
        let __temp_3208 = __temp_3171 << 0x13u32;
        let __temp_3209 = __temp_3207 | __temp_3208;
        let __temp_3210 = __temp_3171 << 0x14u32;
        let __temp_3211 = __temp_3209 | __temp_3210;
        let __temp_3212 = __temp_3211 << 0xbu32;
        let __temp_3213 = __temp_3212 | __temp_3167;
        let __temp_3214 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3215 = __temp_3214 & 0x1fu32;
        let __temp_3216 = __temp_3215 >> 0x3u32;
        let __temp_3217 = __temp_3216 & 0x1u32;
        let __temp_3218 = __temp_3217 != 0x0u32;
        let __temp_3219 = if __temp_3218 { self.register_file_0_read_port_1_value } else { __temp_3213 };
        let __temp_3220 = __temp_3219 & 0x1fu32;
        let __temp_3221 = self.register_file_0_read_port_0_value as i32;
        let __temp_3222 = __temp_3221.checked_shr(std::cmp::min(__temp_3220, 0xffffffffu32)).unwrap_or(__temp_3221 >> 0x1fu32);
        let __temp_3223 = __temp_3222 as u32;
        let __temp_3224 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3225 = __temp_3224 & 0x7ffu32;
        let __temp_3226 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3227 = __temp_3226 & 0x1u32;
        let __temp_3228 = __temp_3227 != 0x0u32;
        let __temp_3229 = __temp_3228 as u32;
        let __temp_3230 = __temp_3229 << 0x1u32;
        let __temp_3231 = __temp_3229 | __temp_3230;
        let __temp_3232 = __temp_3229 << 0x2u32;
        let __temp_3233 = __temp_3231 | __temp_3232;
        let __temp_3234 = __temp_3229 << 0x3u32;
        let __temp_3235 = __temp_3233 | __temp_3234;
        let __temp_3236 = __temp_3229 << 0x4u32;
        let __temp_3237 = __temp_3235 | __temp_3236;
        let __temp_3238 = __temp_3229 << 0x5u32;
        let __temp_3239 = __temp_3237 | __temp_3238;
        let __temp_3240 = __temp_3229 << 0x6u32;
        let __temp_3241 = __temp_3239 | __temp_3240;
        let __temp_3242 = __temp_3229 << 0x7u32;
        let __temp_3243 = __temp_3241 | __temp_3242;
        let __temp_3244 = __temp_3229 << 0x8u32;
        let __temp_3245 = __temp_3243 | __temp_3244;
        let __temp_3246 = __temp_3229 << 0x9u32;
        let __temp_3247 = __temp_3245 | __temp_3246;
        let __temp_3248 = __temp_3229 << 0xau32;
        let __temp_3249 = __temp_3247 | __temp_3248;
        let __temp_3250 = __temp_3229 << 0xbu32;
        let __temp_3251 = __temp_3249 | __temp_3250;
        let __temp_3252 = __temp_3229 << 0xcu32;
        let __temp_3253 = __temp_3251 | __temp_3252;
        let __temp_3254 = __temp_3229 << 0xdu32;
        let __temp_3255 = __temp_3253 | __temp_3254;
        let __temp_3256 = __temp_3229 << 0xeu32;
        let __temp_3257 = __temp_3255 | __temp_3256;
        let __temp_3258 = __temp_3229 << 0xfu32;
        let __temp_3259 = __temp_3257 | __temp_3258;
        let __temp_3260 = __temp_3229 << 0x10u32;
        let __temp_3261 = __temp_3259 | __temp_3260;
        let __temp_3262 = __temp_3229 << 0x11u32;
        let __temp_3263 = __temp_3261 | __temp_3262;
        let __temp_3264 = __temp_3229 << 0x12u32;
        let __temp_3265 = __temp_3263 | __temp_3264;
        let __temp_3266 = __temp_3229 << 0x13u32;
        let __temp_3267 = __temp_3265 | __temp_3266;
        let __temp_3268 = __temp_3229 << 0x14u32;
        let __temp_3269 = __temp_3267 | __temp_3268;
        let __temp_3270 = __temp_3269 << 0xbu32;
        let __temp_3271 = __temp_3270 | __temp_3225;
        let __temp_3272 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3273 = __temp_3272 & 0x1fu32;
        let __temp_3274 = __temp_3273 >> 0x3u32;
        let __temp_3275 = __temp_3274 & 0x1u32;
        let __temp_3276 = __temp_3275 != 0x0u32;
        let __temp_3277 = if __temp_3276 { self.register_file_0_read_port_1_value } else { __temp_3271 };
        let __temp_3278 = __temp_3277 & 0x1fu32;
        let __temp_3279 = self.register_file_0_read_port_0_value.checked_shr(std::cmp::min(__temp_3278, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_3280 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_3281 = __temp_3280 & 0x1u32;
        let __temp_3282 = __temp_3281 != 0x0u32;
        let __temp_3283 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3284 = __temp_3283 & 0x7u32;
        let __temp_3285 = __temp_3284 == 0x5u32;
        let __temp_3286 = __temp_3285 & __temp_3282;
        let __temp_3287 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_3288 = __temp_3287 & 0x1u32;
        let __temp_3289 = __temp_3288 != 0x0u32;
        let __temp_3290 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3291 = __temp_3290 & 0x1fu32;
        let __temp_3292 = __temp_3291 >> 0x3u32;
        let __temp_3293 = __temp_3292 & 0x1u32;
        let __temp_3294 = __temp_3293 != 0x0u32;
        let __temp_3295 = if __temp_3294 { __temp_3289 } else { __temp_3286 };
        let __temp_3296 = !__temp_3295;
        let __temp_3297 = if __temp_3296 { __temp_3279 } else { __temp_3223 };
        let __temp_3298 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3299 = __temp_3298 & 0x7u32;
        let __temp_3300 = __temp_3299 == 0x5u32;
        let __temp_3301 = if __temp_3300 { __temp_3297 } else { __temp_3165 };
        let __temp_3302 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3303 = __temp_3302 & 0x7ffu32;
        let __temp_3304 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3305 = __temp_3304 & 0x1u32;
        let __temp_3306 = __temp_3305 != 0x0u32;
        let __temp_3307 = __temp_3306 as u32;
        let __temp_3308 = __temp_3307 << 0x1u32;
        let __temp_3309 = __temp_3307 | __temp_3308;
        let __temp_3310 = __temp_3307 << 0x2u32;
        let __temp_3311 = __temp_3309 | __temp_3310;
        let __temp_3312 = __temp_3307 << 0x3u32;
        let __temp_3313 = __temp_3311 | __temp_3312;
        let __temp_3314 = __temp_3307 << 0x4u32;
        let __temp_3315 = __temp_3313 | __temp_3314;
        let __temp_3316 = __temp_3307 << 0x5u32;
        let __temp_3317 = __temp_3315 | __temp_3316;
        let __temp_3318 = __temp_3307 << 0x6u32;
        let __temp_3319 = __temp_3317 | __temp_3318;
        let __temp_3320 = __temp_3307 << 0x7u32;
        let __temp_3321 = __temp_3319 | __temp_3320;
        let __temp_3322 = __temp_3307 << 0x8u32;
        let __temp_3323 = __temp_3321 | __temp_3322;
        let __temp_3324 = __temp_3307 << 0x9u32;
        let __temp_3325 = __temp_3323 | __temp_3324;
        let __temp_3326 = __temp_3307 << 0xau32;
        let __temp_3327 = __temp_3325 | __temp_3326;
        let __temp_3328 = __temp_3307 << 0xbu32;
        let __temp_3329 = __temp_3327 | __temp_3328;
        let __temp_3330 = __temp_3307 << 0xcu32;
        let __temp_3331 = __temp_3329 | __temp_3330;
        let __temp_3332 = __temp_3307 << 0xdu32;
        let __temp_3333 = __temp_3331 | __temp_3332;
        let __temp_3334 = __temp_3307 << 0xeu32;
        let __temp_3335 = __temp_3333 | __temp_3334;
        let __temp_3336 = __temp_3307 << 0xfu32;
        let __temp_3337 = __temp_3335 | __temp_3336;
        let __temp_3338 = __temp_3307 << 0x10u32;
        let __temp_3339 = __temp_3337 | __temp_3338;
        let __temp_3340 = __temp_3307 << 0x11u32;
        let __temp_3341 = __temp_3339 | __temp_3340;
        let __temp_3342 = __temp_3307 << 0x12u32;
        let __temp_3343 = __temp_3341 | __temp_3342;
        let __temp_3344 = __temp_3307 << 0x13u32;
        let __temp_3345 = __temp_3343 | __temp_3344;
        let __temp_3346 = __temp_3307 << 0x14u32;
        let __temp_3347 = __temp_3345 | __temp_3346;
        let __temp_3348 = __temp_3347 << 0xbu32;
        let __temp_3349 = __temp_3348 | __temp_3303;
        let __temp_3350 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3351 = __temp_3350 & 0x1fu32;
        let __temp_3352 = __temp_3351 >> 0x3u32;
        let __temp_3353 = __temp_3352 & 0x1u32;
        let __temp_3354 = __temp_3353 != 0x0u32;
        let __temp_3355 = if __temp_3354 { self.register_file_0_read_port_1_value } else { __temp_3349 };
        let __temp_3356 = self.register_file_0_read_port_0_value ^ __temp_3355;
        let __temp_3357 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3358 = __temp_3357 & 0x7u32;
        let __temp_3359 = __temp_3358 == 0x4u32;
        let __temp_3360 = if __temp_3359 { __temp_3356 } else { __temp_3301 };
        let __temp_3361 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3362 = __temp_3361 & 0x7ffu32;
        let __temp_3363 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3364 = __temp_3363 & 0x1u32;
        let __temp_3365 = __temp_3364 != 0x0u32;
        let __temp_3366 = __temp_3365 as u32;
        let __temp_3367 = __temp_3366 << 0x1u32;
        let __temp_3368 = __temp_3366 | __temp_3367;
        let __temp_3369 = __temp_3366 << 0x2u32;
        let __temp_3370 = __temp_3368 | __temp_3369;
        let __temp_3371 = __temp_3366 << 0x3u32;
        let __temp_3372 = __temp_3370 | __temp_3371;
        let __temp_3373 = __temp_3366 << 0x4u32;
        let __temp_3374 = __temp_3372 | __temp_3373;
        let __temp_3375 = __temp_3366 << 0x5u32;
        let __temp_3376 = __temp_3374 | __temp_3375;
        let __temp_3377 = __temp_3366 << 0x6u32;
        let __temp_3378 = __temp_3376 | __temp_3377;
        let __temp_3379 = __temp_3366 << 0x7u32;
        let __temp_3380 = __temp_3378 | __temp_3379;
        let __temp_3381 = __temp_3366 << 0x8u32;
        let __temp_3382 = __temp_3380 | __temp_3381;
        let __temp_3383 = __temp_3366 << 0x9u32;
        let __temp_3384 = __temp_3382 | __temp_3383;
        let __temp_3385 = __temp_3366 << 0xau32;
        let __temp_3386 = __temp_3384 | __temp_3385;
        let __temp_3387 = __temp_3366 << 0xbu32;
        let __temp_3388 = __temp_3386 | __temp_3387;
        let __temp_3389 = __temp_3366 << 0xcu32;
        let __temp_3390 = __temp_3388 | __temp_3389;
        let __temp_3391 = __temp_3366 << 0xdu32;
        let __temp_3392 = __temp_3390 | __temp_3391;
        let __temp_3393 = __temp_3366 << 0xeu32;
        let __temp_3394 = __temp_3392 | __temp_3393;
        let __temp_3395 = __temp_3366 << 0xfu32;
        let __temp_3396 = __temp_3394 | __temp_3395;
        let __temp_3397 = __temp_3366 << 0x10u32;
        let __temp_3398 = __temp_3396 | __temp_3397;
        let __temp_3399 = __temp_3366 << 0x11u32;
        let __temp_3400 = __temp_3398 | __temp_3399;
        let __temp_3401 = __temp_3366 << 0x12u32;
        let __temp_3402 = __temp_3400 | __temp_3401;
        let __temp_3403 = __temp_3366 << 0x13u32;
        let __temp_3404 = __temp_3402 | __temp_3403;
        let __temp_3405 = __temp_3366 << 0x14u32;
        let __temp_3406 = __temp_3404 | __temp_3405;
        let __temp_3407 = __temp_3406 << 0xbu32;
        let __temp_3408 = __temp_3407 | __temp_3362;
        let __temp_3409 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3410 = __temp_3409 & 0x1fu32;
        let __temp_3411 = __temp_3410 >> 0x3u32;
        let __temp_3412 = __temp_3411 & 0x1u32;
        let __temp_3413 = __temp_3412 != 0x0u32;
        let __temp_3414 = if __temp_3413 { self.register_file_0_read_port_1_value } else { __temp_3408 };
        let __temp_3415 = self.register_file_0_read_port_0_value < __temp_3414;
        let __temp_3416 = __temp_3415 as u32;
        let __temp_3417 = 0x0u32 << 0x1u32;
        let __temp_3418 = __temp_3417 | __temp_3416;
        let __temp_3419 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3420 = __temp_3419 & 0x7u32;
        let __temp_3421 = __temp_3420 == 0x3u32;
        let __temp_3422 = if __temp_3421 { __temp_3418 } else { __temp_3360 };
        let __temp_3423 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3424 = __temp_3423 & 0x7ffu32;
        let __temp_3425 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3426 = __temp_3425 & 0x1u32;
        let __temp_3427 = __temp_3426 != 0x0u32;
        let __temp_3428 = __temp_3427 as u32;
        let __temp_3429 = __temp_3428 << 0x1u32;
        let __temp_3430 = __temp_3428 | __temp_3429;
        let __temp_3431 = __temp_3428 << 0x2u32;
        let __temp_3432 = __temp_3430 | __temp_3431;
        let __temp_3433 = __temp_3428 << 0x3u32;
        let __temp_3434 = __temp_3432 | __temp_3433;
        let __temp_3435 = __temp_3428 << 0x4u32;
        let __temp_3436 = __temp_3434 | __temp_3435;
        let __temp_3437 = __temp_3428 << 0x5u32;
        let __temp_3438 = __temp_3436 | __temp_3437;
        let __temp_3439 = __temp_3428 << 0x6u32;
        let __temp_3440 = __temp_3438 | __temp_3439;
        let __temp_3441 = __temp_3428 << 0x7u32;
        let __temp_3442 = __temp_3440 | __temp_3441;
        let __temp_3443 = __temp_3428 << 0x8u32;
        let __temp_3444 = __temp_3442 | __temp_3443;
        let __temp_3445 = __temp_3428 << 0x9u32;
        let __temp_3446 = __temp_3444 | __temp_3445;
        let __temp_3447 = __temp_3428 << 0xau32;
        let __temp_3448 = __temp_3446 | __temp_3447;
        let __temp_3449 = __temp_3428 << 0xbu32;
        let __temp_3450 = __temp_3448 | __temp_3449;
        let __temp_3451 = __temp_3428 << 0xcu32;
        let __temp_3452 = __temp_3450 | __temp_3451;
        let __temp_3453 = __temp_3428 << 0xdu32;
        let __temp_3454 = __temp_3452 | __temp_3453;
        let __temp_3455 = __temp_3428 << 0xeu32;
        let __temp_3456 = __temp_3454 | __temp_3455;
        let __temp_3457 = __temp_3428 << 0xfu32;
        let __temp_3458 = __temp_3456 | __temp_3457;
        let __temp_3459 = __temp_3428 << 0x10u32;
        let __temp_3460 = __temp_3458 | __temp_3459;
        let __temp_3461 = __temp_3428 << 0x11u32;
        let __temp_3462 = __temp_3460 | __temp_3461;
        let __temp_3463 = __temp_3428 << 0x12u32;
        let __temp_3464 = __temp_3462 | __temp_3463;
        let __temp_3465 = __temp_3428 << 0x13u32;
        let __temp_3466 = __temp_3464 | __temp_3465;
        let __temp_3467 = __temp_3428 << 0x14u32;
        let __temp_3468 = __temp_3466 | __temp_3467;
        let __temp_3469 = __temp_3468 << 0xbu32;
        let __temp_3470 = __temp_3469 | __temp_3424;
        let __temp_3471 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3472 = __temp_3471 & 0x1fu32;
        let __temp_3473 = __temp_3472 >> 0x3u32;
        let __temp_3474 = __temp_3473 & 0x1u32;
        let __temp_3475 = __temp_3474 != 0x0u32;
        let __temp_3476 = if __temp_3475 { self.register_file_0_read_port_1_value } else { __temp_3470 };
        let __temp_3477 = self.register_file_0_read_port_0_value as i32;
        let __temp_3478 = __temp_3476 as i32;
        let __temp_3479 = __temp_3477 < __temp_3478;
        let __temp_3480 = __temp_3479 as u32;
        let __temp_3481 = 0x0u32 << 0x1u32;
        let __temp_3482 = __temp_3481 | __temp_3480;
        let __temp_3483 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3484 = __temp_3483 & 0x7u32;
        let __temp_3485 = __temp_3484 == 0x2u32;
        let __temp_3486 = if __temp_3485 { __temp_3482 } else { __temp_3422 };
        let __temp_3487 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3488 = __temp_3487 & 0x7ffu32;
        let __temp_3489 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3490 = __temp_3489 & 0x1u32;
        let __temp_3491 = __temp_3490 != 0x0u32;
        let __temp_3492 = __temp_3491 as u32;
        let __temp_3493 = __temp_3492 << 0x1u32;
        let __temp_3494 = __temp_3492 | __temp_3493;
        let __temp_3495 = __temp_3492 << 0x2u32;
        let __temp_3496 = __temp_3494 | __temp_3495;
        let __temp_3497 = __temp_3492 << 0x3u32;
        let __temp_3498 = __temp_3496 | __temp_3497;
        let __temp_3499 = __temp_3492 << 0x4u32;
        let __temp_3500 = __temp_3498 | __temp_3499;
        let __temp_3501 = __temp_3492 << 0x5u32;
        let __temp_3502 = __temp_3500 | __temp_3501;
        let __temp_3503 = __temp_3492 << 0x6u32;
        let __temp_3504 = __temp_3502 | __temp_3503;
        let __temp_3505 = __temp_3492 << 0x7u32;
        let __temp_3506 = __temp_3504 | __temp_3505;
        let __temp_3507 = __temp_3492 << 0x8u32;
        let __temp_3508 = __temp_3506 | __temp_3507;
        let __temp_3509 = __temp_3492 << 0x9u32;
        let __temp_3510 = __temp_3508 | __temp_3509;
        let __temp_3511 = __temp_3492 << 0xau32;
        let __temp_3512 = __temp_3510 | __temp_3511;
        let __temp_3513 = __temp_3492 << 0xbu32;
        let __temp_3514 = __temp_3512 | __temp_3513;
        let __temp_3515 = __temp_3492 << 0xcu32;
        let __temp_3516 = __temp_3514 | __temp_3515;
        let __temp_3517 = __temp_3492 << 0xdu32;
        let __temp_3518 = __temp_3516 | __temp_3517;
        let __temp_3519 = __temp_3492 << 0xeu32;
        let __temp_3520 = __temp_3518 | __temp_3519;
        let __temp_3521 = __temp_3492 << 0xfu32;
        let __temp_3522 = __temp_3520 | __temp_3521;
        let __temp_3523 = __temp_3492 << 0x10u32;
        let __temp_3524 = __temp_3522 | __temp_3523;
        let __temp_3525 = __temp_3492 << 0x11u32;
        let __temp_3526 = __temp_3524 | __temp_3525;
        let __temp_3527 = __temp_3492 << 0x12u32;
        let __temp_3528 = __temp_3526 | __temp_3527;
        let __temp_3529 = __temp_3492 << 0x13u32;
        let __temp_3530 = __temp_3528 | __temp_3529;
        let __temp_3531 = __temp_3492 << 0x14u32;
        let __temp_3532 = __temp_3530 | __temp_3531;
        let __temp_3533 = __temp_3532 << 0xbu32;
        let __temp_3534 = __temp_3533 | __temp_3488;
        let __temp_3535 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3536 = __temp_3535 & 0x1fu32;
        let __temp_3537 = __temp_3536 >> 0x3u32;
        let __temp_3538 = __temp_3537 & 0x1u32;
        let __temp_3539 = __temp_3538 != 0x0u32;
        let __temp_3540 = if __temp_3539 { self.register_file_0_read_port_1_value } else { __temp_3534 };
        let __temp_3541 = __temp_3540 & 0x1fu32;
        let __temp_3542 = self.register_file_0_read_port_0_value.checked_shl(std::cmp::min(__temp_3541, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_3543 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3544 = __temp_3543 & 0x7u32;
        let __temp_3545 = __temp_3544 == 0x1u32;
        let __temp_3546 = if __temp_3545 { __temp_3542 } else { __temp_3486 };
        let __temp_3547 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3548 = __temp_3547 & 0x7ffu32;
        let __temp_3549 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3550 = __temp_3549 & 0x1u32;
        let __temp_3551 = __temp_3550 != 0x0u32;
        let __temp_3552 = __temp_3551 as u32;
        let __temp_3553 = __temp_3552 << 0x1u32;
        let __temp_3554 = __temp_3552 | __temp_3553;
        let __temp_3555 = __temp_3552 << 0x2u32;
        let __temp_3556 = __temp_3554 | __temp_3555;
        let __temp_3557 = __temp_3552 << 0x3u32;
        let __temp_3558 = __temp_3556 | __temp_3557;
        let __temp_3559 = __temp_3552 << 0x4u32;
        let __temp_3560 = __temp_3558 | __temp_3559;
        let __temp_3561 = __temp_3552 << 0x5u32;
        let __temp_3562 = __temp_3560 | __temp_3561;
        let __temp_3563 = __temp_3552 << 0x6u32;
        let __temp_3564 = __temp_3562 | __temp_3563;
        let __temp_3565 = __temp_3552 << 0x7u32;
        let __temp_3566 = __temp_3564 | __temp_3565;
        let __temp_3567 = __temp_3552 << 0x8u32;
        let __temp_3568 = __temp_3566 | __temp_3567;
        let __temp_3569 = __temp_3552 << 0x9u32;
        let __temp_3570 = __temp_3568 | __temp_3569;
        let __temp_3571 = __temp_3552 << 0xau32;
        let __temp_3572 = __temp_3570 | __temp_3571;
        let __temp_3573 = __temp_3552 << 0xbu32;
        let __temp_3574 = __temp_3572 | __temp_3573;
        let __temp_3575 = __temp_3552 << 0xcu32;
        let __temp_3576 = __temp_3574 | __temp_3575;
        let __temp_3577 = __temp_3552 << 0xdu32;
        let __temp_3578 = __temp_3576 | __temp_3577;
        let __temp_3579 = __temp_3552 << 0xeu32;
        let __temp_3580 = __temp_3578 | __temp_3579;
        let __temp_3581 = __temp_3552 << 0xfu32;
        let __temp_3582 = __temp_3580 | __temp_3581;
        let __temp_3583 = __temp_3552 << 0x10u32;
        let __temp_3584 = __temp_3582 | __temp_3583;
        let __temp_3585 = __temp_3552 << 0x11u32;
        let __temp_3586 = __temp_3584 | __temp_3585;
        let __temp_3587 = __temp_3552 << 0x12u32;
        let __temp_3588 = __temp_3586 | __temp_3587;
        let __temp_3589 = __temp_3552 << 0x13u32;
        let __temp_3590 = __temp_3588 | __temp_3589;
        let __temp_3591 = __temp_3552 << 0x14u32;
        let __temp_3592 = __temp_3590 | __temp_3591;
        let __temp_3593 = __temp_3592 << 0xbu32;
        let __temp_3594 = __temp_3593 | __temp_3548;
        let __temp_3595 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3596 = __temp_3595 & 0x1fu32;
        let __temp_3597 = __temp_3596 >> 0x3u32;
        let __temp_3598 = __temp_3597 & 0x1u32;
        let __temp_3599 = __temp_3598 != 0x0u32;
        let __temp_3600 = if __temp_3599 { self.register_file_0_read_port_1_value } else { __temp_3594 };
        let __temp_3601 = self.register_file_0_read_port_0_value.wrapping_sub(__temp_3600);
        let __temp_3602 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3603 = __temp_3602 & 0x7ffu32;
        let __temp_3604 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_3605 = __temp_3604 & 0x1u32;
        let __temp_3606 = __temp_3605 != 0x0u32;
        let __temp_3607 = __temp_3606 as u32;
        let __temp_3608 = __temp_3607 << 0x1u32;
        let __temp_3609 = __temp_3607 | __temp_3608;
        let __temp_3610 = __temp_3607 << 0x2u32;
        let __temp_3611 = __temp_3609 | __temp_3610;
        let __temp_3612 = __temp_3607 << 0x3u32;
        let __temp_3613 = __temp_3611 | __temp_3612;
        let __temp_3614 = __temp_3607 << 0x4u32;
        let __temp_3615 = __temp_3613 | __temp_3614;
        let __temp_3616 = __temp_3607 << 0x5u32;
        let __temp_3617 = __temp_3615 | __temp_3616;
        let __temp_3618 = __temp_3607 << 0x6u32;
        let __temp_3619 = __temp_3617 | __temp_3618;
        let __temp_3620 = __temp_3607 << 0x7u32;
        let __temp_3621 = __temp_3619 | __temp_3620;
        let __temp_3622 = __temp_3607 << 0x8u32;
        let __temp_3623 = __temp_3621 | __temp_3622;
        let __temp_3624 = __temp_3607 << 0x9u32;
        let __temp_3625 = __temp_3623 | __temp_3624;
        let __temp_3626 = __temp_3607 << 0xau32;
        let __temp_3627 = __temp_3625 | __temp_3626;
        let __temp_3628 = __temp_3607 << 0xbu32;
        let __temp_3629 = __temp_3627 | __temp_3628;
        let __temp_3630 = __temp_3607 << 0xcu32;
        let __temp_3631 = __temp_3629 | __temp_3630;
        let __temp_3632 = __temp_3607 << 0xdu32;
        let __temp_3633 = __temp_3631 | __temp_3632;
        let __temp_3634 = __temp_3607 << 0xeu32;
        let __temp_3635 = __temp_3633 | __temp_3634;
        let __temp_3636 = __temp_3607 << 0xfu32;
        let __temp_3637 = __temp_3635 | __temp_3636;
        let __temp_3638 = __temp_3607 << 0x10u32;
        let __temp_3639 = __temp_3637 | __temp_3638;
        let __temp_3640 = __temp_3607 << 0x11u32;
        let __temp_3641 = __temp_3639 | __temp_3640;
        let __temp_3642 = __temp_3607 << 0x12u32;
        let __temp_3643 = __temp_3641 | __temp_3642;
        let __temp_3644 = __temp_3607 << 0x13u32;
        let __temp_3645 = __temp_3643 | __temp_3644;
        let __temp_3646 = __temp_3607 << 0x14u32;
        let __temp_3647 = __temp_3645 | __temp_3646;
        let __temp_3648 = __temp_3647 << 0xbu32;
        let __temp_3649 = __temp_3648 | __temp_3603;
        let __temp_3650 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3651 = __temp_3650 & 0x1fu32;
        let __temp_3652 = __temp_3651 >> 0x3u32;
        let __temp_3653 = __temp_3652 & 0x1u32;
        let __temp_3654 = __temp_3653 != 0x0u32;
        let __temp_3655 = if __temp_3654 { self.register_file_0_read_port_1_value } else { __temp_3649 };
        let __temp_3656 = self.register_file_0_read_port_0_value.wrapping_add(__temp_3655);
        let __temp_3657 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_3658 = __temp_3657 & 0x1u32;
        let __temp_3659 = __temp_3658 != 0x0u32;
        let __temp_3660 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3661 = __temp_3660 & 0x7u32;
        let __temp_3662 = __temp_3661 == 0x5u32;
        let __temp_3663 = __temp_3662 & __temp_3659;
        let __temp_3664 = self.__reg_instruction_2 >> 0x1eu32;
        let __temp_3665 = __temp_3664 & 0x1u32;
        let __temp_3666 = __temp_3665 != 0x0u32;
        let __temp_3667 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3668 = __temp_3667 & 0x1fu32;
        let __temp_3669 = __temp_3668 >> 0x3u32;
        let __temp_3670 = __temp_3669 & 0x1u32;
        let __temp_3671 = __temp_3670 != 0x0u32;
        let __temp_3672 = if __temp_3671 { __temp_3666 } else { __temp_3663 };
        let __temp_3673 = !__temp_3672;
        let __temp_3674 = if __temp_3673 { __temp_3656 } else { __temp_3601 };
        let __temp_3675 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3676 = __temp_3675 & 0x7u32;
        let __temp_3677 = __temp_3676 == 0x0u32;
        let __temp_3678 = if __temp_3677 { __temp_3674 } else { __temp_3546 };
        let __temp_3679 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_3680 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3681 = __temp_3680 & 0x1fu32;
        let __temp_3682 = __temp_3681 == 0x19u32;
        let __temp_3683 = if __temp_3682 { __temp_3679 } else { __temp_3678 };
        let __temp_3684 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_3685 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3686 = __temp_3685 & 0x1fu32;
        let __temp_3687 = __temp_3686 == 0x1bu32;
        let __temp_3688 = if __temp_3687 { __temp_3684 } else { __temp_3683 };
        let __temp_3689 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3690 = __temp_3689 & 0xfffffu32;
        let __temp_3691 = __temp_3690 << 0xcu32;
        let __temp_3692 = __temp_3691 | 0x0u32;
        let __temp_3693 = __temp_3692.wrapping_add(self.__reg_pc_13);
        let __temp_3694 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3695 = __temp_3694 & 0x1fu32;
        let __temp_3696 = __temp_3695 == 0x5u32;
        let __temp_3697 = if __temp_3696 { __temp_3693 } else { __temp_3688 };
        let __temp_3698 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3699 = __temp_3698 & 0xfffffu32;
        let __temp_3700 = __temp_3699 << 0xcu32;
        let __temp_3701 = __temp_3700 | 0x0u32;
        let __temp_3702 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3703 = __temp_3702 & 0x1fu32;
        let __temp_3704 = __temp_3703 == 0xdu32;
        let __temp_3705 = if __temp_3704 { __temp_3701 } else { __temp_3697 };
        let __temp_3706 = self.__reg_instructions_retired_counter_440 >> 0x20u32;
        let __temp_3707 = __temp_3706 as u32;
        let __temp_3708 = self.__reg_instructions_retired_counter_440 as u32;
        let __temp_3709 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3710 = __temp_3709 & 0xfffu32;
        let __temp_3711 = __temp_3710 >> 0x7u32;
        let __temp_3712 = __temp_3711 & 0x1u32;
        let __temp_3713 = __temp_3712 != 0x0u32;
        let __temp_3714 = !__temp_3713;
        let __temp_3715 = if __temp_3714 { __temp_3708 } else { __temp_3707 };
        let __temp_3716 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3717 = __temp_3716 & 0xfffu32;
        let __temp_3718 = __temp_3717 & 0x3u32;
        let __temp_3719 = __temp_3718 == 0x2u32;
        let __temp_3720 = if __temp_3719 { __temp_3715 } else { __temp_3705 };
        let __temp_3721 = self.__reg_cycle_counter_441 >> 0x20u32;
        let __temp_3722 = __temp_3721 as u32;
        let __temp_3723 = self.__reg_cycle_counter_441 as u32;
        let __temp_3724 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3725 = __temp_3724 & 0xfffu32;
        let __temp_3726 = __temp_3725 >> 0x7u32;
        let __temp_3727 = __temp_3726 & 0x1u32;
        let __temp_3728 = __temp_3727 != 0x0u32;
        let __temp_3729 = !__temp_3728;
        let __temp_3730 = if __temp_3729 { __temp_3723 } else { __temp_3722 };
        let __temp_3731 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3732 = __temp_3731 & 0xfffu32;
        let __temp_3733 = __temp_3732 & 0x3u32;
        let __temp_3734 = __temp_3733 == 0x1u32;
        let __temp_3735 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_3736 = __temp_3735 & 0xfffu32;
        let __temp_3737 = __temp_3736 & 0x3u32;
        let __temp_3738 = __temp_3737 == 0x0u32;
        let __temp_3739 = __temp_3738 | __temp_3734;
        let __temp_3740 = if __temp_3739 { __temp_3730 } else { __temp_3720 };
        let __temp_3741 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_3742 = __temp_3741 & 0x7u32;
        let __temp_3743 = __temp_3742 & 0x3u32;
        let __temp_3744 = __temp_3743 != 0x0u32;
        let __temp_3745 = if __temp_3744 { __temp_3740 } else { __temp_3051 };
        let __temp_3746 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_3747 = __temp_3746 & 0x1fu32;
        let __temp_3748 = __temp_3747 == 0x1cu32;
        let __temp_3749 = if __temp_3748 { __temp_3745 } else { __temp_2397 };
        let __temp_3750 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3751 = if __temp_3750 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3752 = __temp_3751 >> 0x60u32;
        let __temp_3753 = __temp_3752 as u32;
        let __temp_3754 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3755 = if __temp_3754 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3756 = __temp_3755 >> 0x40u32;
        let __temp_3757 = __temp_3756 as u32;
        let __temp_3758 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_3759 = if __temp_3758 { __temp_3757 } else { __temp_3753 };
        let __temp_3760 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3761 = if __temp_3760 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3762 = __temp_3761 >> 0x20u32;
        let __temp_3763 = __temp_3762 as u32;
        let __temp_3764 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_3765 = if __temp_3764 { __temp_3763 } else { __temp_3759 };
        let __temp_3766 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3767 = if __temp_3766 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3768 = __temp_3767 as u32;
        let __temp_3769 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_3770 = if __temp_3769 { __temp_3768 } else { __temp_3765 };
        let __temp_3771 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3772 = if __temp_3771 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3773 = __temp_3772 >> 0x60u32;
        let __temp_3774 = __temp_3773 as u32;
        let __temp_3775 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3776 = if __temp_3775 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3777 = __temp_3776 >> 0x40u32;
        let __temp_3778 = __temp_3777 as u32;
        let __temp_3779 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_3780 = if __temp_3779 { __temp_3778 } else { __temp_3774 };
        let __temp_3781 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3782 = if __temp_3781 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3783 = __temp_3782 >> 0x20u32;
        let __temp_3784 = __temp_3783 as u32;
        let __temp_3785 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_3786 = if __temp_3785 { __temp_3784 } else { __temp_3780 };
        let __temp_3787 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3788 = if __temp_3787 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3789 = __temp_3788 as u32;
        let __temp_3790 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_3791 = if __temp_3790 { __temp_3789 } else { __temp_3786 };
        let __temp_3792 = __temp_3791 >> 0x10u32;
        let __temp_3793 = __temp_3792 & 0xffffu32;
        let __temp_3794 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3795 = if __temp_3794 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3796 = __temp_3795 >> 0x60u32;
        let __temp_3797 = __temp_3796 as u32;
        let __temp_3798 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3799 = if __temp_3798 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3800 = __temp_3799 >> 0x40u32;
        let __temp_3801 = __temp_3800 as u32;
        let __temp_3802 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_3803 = if __temp_3802 { __temp_3801 } else { __temp_3797 };
        let __temp_3804 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3805 = if __temp_3804 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3806 = __temp_3805 >> 0x20u32;
        let __temp_3807 = __temp_3806 as u32;
        let __temp_3808 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_3809 = if __temp_3808 { __temp_3807 } else { __temp_3803 };
        let __temp_3810 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3811 = if __temp_3810 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3812 = __temp_3811 as u32;
        let __temp_3813 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_3814 = if __temp_3813 { __temp_3812 } else { __temp_3809 };
        let __temp_3815 = __temp_3814 >> 0x1fu32;
        let __temp_3816 = __temp_3815 & 0x1u32;
        let __temp_3817 = __temp_3816 != 0x0u32;
        let __temp_3818 = __temp_3817 as u32;
        let __temp_3819 = __temp_3818 << 0x1u32;
        let __temp_3820 = __temp_3818 | __temp_3819;
        let __temp_3821 = __temp_3818 << 0x2u32;
        let __temp_3822 = __temp_3820 | __temp_3821;
        let __temp_3823 = __temp_3818 << 0x3u32;
        let __temp_3824 = __temp_3822 | __temp_3823;
        let __temp_3825 = __temp_3818 << 0x4u32;
        let __temp_3826 = __temp_3824 | __temp_3825;
        let __temp_3827 = __temp_3818 << 0x5u32;
        let __temp_3828 = __temp_3826 | __temp_3827;
        let __temp_3829 = __temp_3818 << 0x6u32;
        let __temp_3830 = __temp_3828 | __temp_3829;
        let __temp_3831 = __temp_3818 << 0x7u32;
        let __temp_3832 = __temp_3830 | __temp_3831;
        let __temp_3833 = __temp_3818 << 0x8u32;
        let __temp_3834 = __temp_3832 | __temp_3833;
        let __temp_3835 = __temp_3818 << 0x9u32;
        let __temp_3836 = __temp_3834 | __temp_3835;
        let __temp_3837 = __temp_3818 << 0xau32;
        let __temp_3838 = __temp_3836 | __temp_3837;
        let __temp_3839 = __temp_3818 << 0xbu32;
        let __temp_3840 = __temp_3838 | __temp_3839;
        let __temp_3841 = __temp_3818 << 0xcu32;
        let __temp_3842 = __temp_3840 | __temp_3841;
        let __temp_3843 = __temp_3818 << 0xdu32;
        let __temp_3844 = __temp_3842 | __temp_3843;
        let __temp_3845 = __temp_3818 << 0xeu32;
        let __temp_3846 = __temp_3844 | __temp_3845;
        let __temp_3847 = __temp_3818 << 0xfu32;
        let __temp_3848 = __temp_3846 | __temp_3847;
        let __temp_3849 = __temp_3848 << 0x10u32;
        let __temp_3850 = __temp_3849 | __temp_3793;
        let __temp_3851 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3852 = if __temp_3851 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3853 = __temp_3852 >> 0x60u32;
        let __temp_3854 = __temp_3853 as u32;
        let __temp_3855 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3856 = if __temp_3855 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3857 = __temp_3856 >> 0x40u32;
        let __temp_3858 = __temp_3857 as u32;
        let __temp_3859 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_3860 = if __temp_3859 { __temp_3858 } else { __temp_3854 };
        let __temp_3861 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3862 = if __temp_3861 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3863 = __temp_3862 >> 0x20u32;
        let __temp_3864 = __temp_3863 as u32;
        let __temp_3865 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_3866 = if __temp_3865 { __temp_3864 } else { __temp_3860 };
        let __temp_3867 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3868 = if __temp_3867 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3869 = __temp_3868 as u32;
        let __temp_3870 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_3871 = if __temp_3870 { __temp_3869 } else { __temp_3866 };
        let __temp_3872 = __temp_3871 & 0xffffu32;
        let __temp_3873 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3874 = if __temp_3873 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3875 = __temp_3874 >> 0x60u32;
        let __temp_3876 = __temp_3875 as u32;
        let __temp_3877 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3878 = if __temp_3877 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3879 = __temp_3878 >> 0x40u32;
        let __temp_3880 = __temp_3879 as u32;
        let __temp_3881 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_3882 = if __temp_3881 { __temp_3880 } else { __temp_3876 };
        let __temp_3883 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3884 = if __temp_3883 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3885 = __temp_3884 >> 0x20u32;
        let __temp_3886 = __temp_3885 as u32;
        let __temp_3887 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_3888 = if __temp_3887 { __temp_3886 } else { __temp_3882 };
        let __temp_3889 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3890 = if __temp_3889 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3891 = __temp_3890 as u32;
        let __temp_3892 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_3893 = if __temp_3892 { __temp_3891 } else { __temp_3888 };
        let __temp_3894 = __temp_3893 >> 0xfu32;
        let __temp_3895 = __temp_3894 & 0x1u32;
        let __temp_3896 = __temp_3895 != 0x0u32;
        let __temp_3897 = __temp_3896 as u32;
        let __temp_3898 = __temp_3897 << 0x1u32;
        let __temp_3899 = __temp_3897 | __temp_3898;
        let __temp_3900 = __temp_3897 << 0x2u32;
        let __temp_3901 = __temp_3899 | __temp_3900;
        let __temp_3902 = __temp_3897 << 0x3u32;
        let __temp_3903 = __temp_3901 | __temp_3902;
        let __temp_3904 = __temp_3897 << 0x4u32;
        let __temp_3905 = __temp_3903 | __temp_3904;
        let __temp_3906 = __temp_3897 << 0x5u32;
        let __temp_3907 = __temp_3905 | __temp_3906;
        let __temp_3908 = __temp_3897 << 0x6u32;
        let __temp_3909 = __temp_3907 | __temp_3908;
        let __temp_3910 = __temp_3897 << 0x7u32;
        let __temp_3911 = __temp_3909 | __temp_3910;
        let __temp_3912 = __temp_3897 << 0x8u32;
        let __temp_3913 = __temp_3911 | __temp_3912;
        let __temp_3914 = __temp_3897 << 0x9u32;
        let __temp_3915 = __temp_3913 | __temp_3914;
        let __temp_3916 = __temp_3897 << 0xau32;
        let __temp_3917 = __temp_3915 | __temp_3916;
        let __temp_3918 = __temp_3897 << 0xbu32;
        let __temp_3919 = __temp_3917 | __temp_3918;
        let __temp_3920 = __temp_3897 << 0xcu32;
        let __temp_3921 = __temp_3919 | __temp_3920;
        let __temp_3922 = __temp_3897 << 0xdu32;
        let __temp_3923 = __temp_3921 | __temp_3922;
        let __temp_3924 = __temp_3897 << 0xeu32;
        let __temp_3925 = __temp_3923 | __temp_3924;
        let __temp_3926 = __temp_3897 << 0xfu32;
        let __temp_3927 = __temp_3925 | __temp_3926;
        let __temp_3928 = __temp_3927 << 0x10u32;
        let __temp_3929 = __temp_3928 | __temp_3872;
        let __temp_3930 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_3931 = __temp_3930 >> 0x1u32;
        let __temp_3932 = __temp_3931 & 0x1u32;
        let __temp_3933 = __temp_3932 != 0x0u32;
        let __temp_3934 = !__temp_3933;
        let __temp_3935 = if __temp_3934 { __temp_3929 } else { __temp_3850 };
        let __temp_3936 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3937 = if __temp_3936 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3938 = __temp_3937 >> 0x60u32;
        let __temp_3939 = __temp_3938 as u32;
        let __temp_3940 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3941 = if __temp_3940 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3942 = __temp_3941 >> 0x40u32;
        let __temp_3943 = __temp_3942 as u32;
        let __temp_3944 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_3945 = if __temp_3944 { __temp_3943 } else { __temp_3939 };
        let __temp_3946 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3947 = if __temp_3946 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3948 = __temp_3947 >> 0x20u32;
        let __temp_3949 = __temp_3948 as u32;
        let __temp_3950 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_3951 = if __temp_3950 { __temp_3949 } else { __temp_3945 };
        let __temp_3952 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3953 = if __temp_3952 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3954 = __temp_3953 as u32;
        let __temp_3955 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_3956 = if __temp_3955 { __temp_3954 } else { __temp_3951 };
        let __temp_3957 = __temp_3956 >> 0x10u32;
        let __temp_3958 = __temp_3957 & 0xffffu32;
        let __temp_3959 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3960 = if __temp_3959 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3961 = __temp_3960 >> 0x60u32;
        let __temp_3962 = __temp_3961 as u32;
        let __temp_3963 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3964 = if __temp_3963 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3965 = __temp_3964 >> 0x40u32;
        let __temp_3966 = __temp_3965 as u32;
        let __temp_3967 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_3968 = if __temp_3967 { __temp_3966 } else { __temp_3962 };
        let __temp_3969 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3970 = if __temp_3969 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3971 = __temp_3970 >> 0x20u32;
        let __temp_3972 = __temp_3971 as u32;
        let __temp_3973 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_3974 = if __temp_3973 { __temp_3972 } else { __temp_3968 };
        let __temp_3975 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_3976 = if __temp_3975 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_3977 = __temp_3976 as u32;
        let __temp_3978 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_3979 = if __temp_3978 { __temp_3977 } else { __temp_3974 };
        let __temp_3980 = __temp_3979 >> 0x1fu32;
        let __temp_3981 = __temp_3980 & 0x1u32;
        let __temp_3982 = __temp_3981 != 0x0u32;
        let __temp_3983 = __temp_3982 as u32;
        let __temp_3984 = __temp_3983 << 0x1u32;
        let __temp_3985 = __temp_3983 | __temp_3984;
        let __temp_3986 = __temp_3983 << 0x2u32;
        let __temp_3987 = __temp_3985 | __temp_3986;
        let __temp_3988 = __temp_3983 << 0x3u32;
        let __temp_3989 = __temp_3987 | __temp_3988;
        let __temp_3990 = __temp_3983 << 0x4u32;
        let __temp_3991 = __temp_3989 | __temp_3990;
        let __temp_3992 = __temp_3983 << 0x5u32;
        let __temp_3993 = __temp_3991 | __temp_3992;
        let __temp_3994 = __temp_3983 << 0x6u32;
        let __temp_3995 = __temp_3993 | __temp_3994;
        let __temp_3996 = __temp_3983 << 0x7u32;
        let __temp_3997 = __temp_3995 | __temp_3996;
        let __temp_3998 = __temp_3983 << 0x8u32;
        let __temp_3999 = __temp_3997 | __temp_3998;
        let __temp_4000 = __temp_3983 << 0x9u32;
        let __temp_4001 = __temp_3999 | __temp_4000;
        let __temp_4002 = __temp_3983 << 0xau32;
        let __temp_4003 = __temp_4001 | __temp_4002;
        let __temp_4004 = __temp_3983 << 0xbu32;
        let __temp_4005 = __temp_4003 | __temp_4004;
        let __temp_4006 = __temp_3983 << 0xcu32;
        let __temp_4007 = __temp_4005 | __temp_4006;
        let __temp_4008 = __temp_3983 << 0xdu32;
        let __temp_4009 = __temp_4007 | __temp_4008;
        let __temp_4010 = __temp_3983 << 0xeu32;
        let __temp_4011 = __temp_4009 | __temp_4010;
        let __temp_4012 = __temp_3983 << 0xfu32;
        let __temp_4013 = __temp_4011 | __temp_4012;
        let __temp_4014 = __temp_4013 << 0x10u32;
        let __temp_4015 = __temp_4014 | __temp_3958;
        let __temp_4016 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4017 = if __temp_4016 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4018 = __temp_4017 >> 0x60u32;
        let __temp_4019 = __temp_4018 as u32;
        let __temp_4020 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4021 = if __temp_4020 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4022 = __temp_4021 >> 0x40u32;
        let __temp_4023 = __temp_4022 as u32;
        let __temp_4024 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4025 = if __temp_4024 { __temp_4023 } else { __temp_4019 };
        let __temp_4026 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4027 = if __temp_4026 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4028 = __temp_4027 >> 0x20u32;
        let __temp_4029 = __temp_4028 as u32;
        let __temp_4030 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4031 = if __temp_4030 { __temp_4029 } else { __temp_4025 };
        let __temp_4032 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4033 = if __temp_4032 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4034 = __temp_4033 as u32;
        let __temp_4035 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4036 = if __temp_4035 { __temp_4034 } else { __temp_4031 };
        let __temp_4037 = __temp_4036 & 0xffffu32;
        let __temp_4038 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4039 = if __temp_4038 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4040 = __temp_4039 >> 0x60u32;
        let __temp_4041 = __temp_4040 as u32;
        let __temp_4042 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4043 = if __temp_4042 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4044 = __temp_4043 >> 0x40u32;
        let __temp_4045 = __temp_4044 as u32;
        let __temp_4046 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4047 = if __temp_4046 { __temp_4045 } else { __temp_4041 };
        let __temp_4048 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4049 = if __temp_4048 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4050 = __temp_4049 >> 0x20u32;
        let __temp_4051 = __temp_4050 as u32;
        let __temp_4052 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4053 = if __temp_4052 { __temp_4051 } else { __temp_4047 };
        let __temp_4054 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4055 = if __temp_4054 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4056 = __temp_4055 as u32;
        let __temp_4057 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4058 = if __temp_4057 { __temp_4056 } else { __temp_4053 };
        let __temp_4059 = __temp_4058 >> 0xfu32;
        let __temp_4060 = __temp_4059 & 0x1u32;
        let __temp_4061 = __temp_4060 != 0x0u32;
        let __temp_4062 = __temp_4061 as u32;
        let __temp_4063 = __temp_4062 << 0x1u32;
        let __temp_4064 = __temp_4062 | __temp_4063;
        let __temp_4065 = __temp_4062 << 0x2u32;
        let __temp_4066 = __temp_4064 | __temp_4065;
        let __temp_4067 = __temp_4062 << 0x3u32;
        let __temp_4068 = __temp_4066 | __temp_4067;
        let __temp_4069 = __temp_4062 << 0x4u32;
        let __temp_4070 = __temp_4068 | __temp_4069;
        let __temp_4071 = __temp_4062 << 0x5u32;
        let __temp_4072 = __temp_4070 | __temp_4071;
        let __temp_4073 = __temp_4062 << 0x6u32;
        let __temp_4074 = __temp_4072 | __temp_4073;
        let __temp_4075 = __temp_4062 << 0x7u32;
        let __temp_4076 = __temp_4074 | __temp_4075;
        let __temp_4077 = __temp_4062 << 0x8u32;
        let __temp_4078 = __temp_4076 | __temp_4077;
        let __temp_4079 = __temp_4062 << 0x9u32;
        let __temp_4080 = __temp_4078 | __temp_4079;
        let __temp_4081 = __temp_4062 << 0xau32;
        let __temp_4082 = __temp_4080 | __temp_4081;
        let __temp_4083 = __temp_4062 << 0xbu32;
        let __temp_4084 = __temp_4082 | __temp_4083;
        let __temp_4085 = __temp_4062 << 0xcu32;
        let __temp_4086 = __temp_4084 | __temp_4085;
        let __temp_4087 = __temp_4062 << 0xdu32;
        let __temp_4088 = __temp_4086 | __temp_4087;
        let __temp_4089 = __temp_4062 << 0xeu32;
        let __temp_4090 = __temp_4088 | __temp_4089;
        let __temp_4091 = __temp_4062 << 0xfu32;
        let __temp_4092 = __temp_4090 | __temp_4091;
        let __temp_4093 = __temp_4092 << 0x10u32;
        let __temp_4094 = __temp_4093 | __temp_4037;
        let __temp_4095 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_4096 = __temp_4095 >> 0x1u32;
        let __temp_4097 = __temp_4096 & 0x1u32;
        let __temp_4098 = __temp_4097 != 0x0u32;
        let __temp_4099 = !__temp_4098;
        let __temp_4100 = if __temp_4099 { __temp_4094 } else { __temp_4015 };
        let __temp_4101 = __temp_4100 & 0xffffu32;
        let __temp_4102 = 0x0u32 << 0x10u32;
        let __temp_4103 = __temp_4102 | __temp_4101;
        let __temp_4104 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_4105 = __temp_4104 & 0x7u32;
        let __temp_4106 = __temp_4105 >> 0x2u32;
        let __temp_4107 = __temp_4106 & 0x1u32;
        let __temp_4108 = __temp_4107 != 0x0u32;
        let __temp_4109 = if __temp_4108 { __temp_4103 } else { __temp_3935 };
        let __temp_4110 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_4111 = __temp_4110 & 0x7u32;
        let __temp_4112 = __temp_4111 & 0x3u32;
        let __temp_4113 = __temp_4112 == 0x1u32;
        let __temp_4114 = if __temp_4113 { __temp_4109 } else { __temp_3770 };
        let __temp_4115 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4116 = if __temp_4115 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4117 = __temp_4116 >> 0x60u32;
        let __temp_4118 = __temp_4117 as u32;
        let __temp_4119 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4120 = if __temp_4119 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4121 = __temp_4120 >> 0x40u32;
        let __temp_4122 = __temp_4121 as u32;
        let __temp_4123 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4124 = if __temp_4123 { __temp_4122 } else { __temp_4118 };
        let __temp_4125 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4126 = if __temp_4125 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4127 = __temp_4126 >> 0x20u32;
        let __temp_4128 = __temp_4127 as u32;
        let __temp_4129 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4130 = if __temp_4129 { __temp_4128 } else { __temp_4124 };
        let __temp_4131 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4132 = if __temp_4131 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4133 = __temp_4132 as u32;
        let __temp_4134 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4135 = if __temp_4134 { __temp_4133 } else { __temp_4130 };
        let __temp_4136 = __temp_4135 >> 0x18u32;
        let __temp_4137 = __temp_4136 & 0xffu32;
        let __temp_4138 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4139 = if __temp_4138 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4140 = __temp_4139 >> 0x60u32;
        let __temp_4141 = __temp_4140 as u32;
        let __temp_4142 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4143 = if __temp_4142 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4144 = __temp_4143 >> 0x40u32;
        let __temp_4145 = __temp_4144 as u32;
        let __temp_4146 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4147 = if __temp_4146 { __temp_4145 } else { __temp_4141 };
        let __temp_4148 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4149 = if __temp_4148 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4150 = __temp_4149 >> 0x20u32;
        let __temp_4151 = __temp_4150 as u32;
        let __temp_4152 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4153 = if __temp_4152 { __temp_4151 } else { __temp_4147 };
        let __temp_4154 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4155 = if __temp_4154 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4156 = __temp_4155 as u32;
        let __temp_4157 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4158 = if __temp_4157 { __temp_4156 } else { __temp_4153 };
        let __temp_4159 = __temp_4158 >> 0x1fu32;
        let __temp_4160 = __temp_4159 & 0x1u32;
        let __temp_4161 = __temp_4160 != 0x0u32;
        let __temp_4162 = __temp_4161 as u32;
        let __temp_4163 = __temp_4162 << 0x1u32;
        let __temp_4164 = __temp_4162 | __temp_4163;
        let __temp_4165 = __temp_4162 << 0x2u32;
        let __temp_4166 = __temp_4164 | __temp_4165;
        let __temp_4167 = __temp_4162 << 0x3u32;
        let __temp_4168 = __temp_4166 | __temp_4167;
        let __temp_4169 = __temp_4162 << 0x4u32;
        let __temp_4170 = __temp_4168 | __temp_4169;
        let __temp_4171 = __temp_4162 << 0x5u32;
        let __temp_4172 = __temp_4170 | __temp_4171;
        let __temp_4173 = __temp_4162 << 0x6u32;
        let __temp_4174 = __temp_4172 | __temp_4173;
        let __temp_4175 = __temp_4162 << 0x7u32;
        let __temp_4176 = __temp_4174 | __temp_4175;
        let __temp_4177 = __temp_4162 << 0x8u32;
        let __temp_4178 = __temp_4176 | __temp_4177;
        let __temp_4179 = __temp_4162 << 0x9u32;
        let __temp_4180 = __temp_4178 | __temp_4179;
        let __temp_4181 = __temp_4162 << 0xau32;
        let __temp_4182 = __temp_4180 | __temp_4181;
        let __temp_4183 = __temp_4162 << 0xbu32;
        let __temp_4184 = __temp_4182 | __temp_4183;
        let __temp_4185 = __temp_4162 << 0xcu32;
        let __temp_4186 = __temp_4184 | __temp_4185;
        let __temp_4187 = __temp_4162 << 0xdu32;
        let __temp_4188 = __temp_4186 | __temp_4187;
        let __temp_4189 = __temp_4162 << 0xeu32;
        let __temp_4190 = __temp_4188 | __temp_4189;
        let __temp_4191 = __temp_4162 << 0xfu32;
        let __temp_4192 = __temp_4190 | __temp_4191;
        let __temp_4193 = __temp_4162 << 0x10u32;
        let __temp_4194 = __temp_4192 | __temp_4193;
        let __temp_4195 = __temp_4162 << 0x11u32;
        let __temp_4196 = __temp_4194 | __temp_4195;
        let __temp_4197 = __temp_4162 << 0x12u32;
        let __temp_4198 = __temp_4196 | __temp_4197;
        let __temp_4199 = __temp_4162 << 0x13u32;
        let __temp_4200 = __temp_4198 | __temp_4199;
        let __temp_4201 = __temp_4162 << 0x14u32;
        let __temp_4202 = __temp_4200 | __temp_4201;
        let __temp_4203 = __temp_4162 << 0x15u32;
        let __temp_4204 = __temp_4202 | __temp_4203;
        let __temp_4205 = __temp_4162 << 0x16u32;
        let __temp_4206 = __temp_4204 | __temp_4205;
        let __temp_4207 = __temp_4162 << 0x17u32;
        let __temp_4208 = __temp_4206 | __temp_4207;
        let __temp_4209 = __temp_4208 << 0x8u32;
        let __temp_4210 = __temp_4209 | __temp_4137;
        let __temp_4211 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4212 = if __temp_4211 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4213 = __temp_4212 >> 0x60u32;
        let __temp_4214 = __temp_4213 as u32;
        let __temp_4215 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4216 = if __temp_4215 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4217 = __temp_4216 >> 0x40u32;
        let __temp_4218 = __temp_4217 as u32;
        let __temp_4219 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4220 = if __temp_4219 { __temp_4218 } else { __temp_4214 };
        let __temp_4221 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4222 = if __temp_4221 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4223 = __temp_4222 >> 0x20u32;
        let __temp_4224 = __temp_4223 as u32;
        let __temp_4225 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4226 = if __temp_4225 { __temp_4224 } else { __temp_4220 };
        let __temp_4227 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4228 = if __temp_4227 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4229 = __temp_4228 as u32;
        let __temp_4230 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4231 = if __temp_4230 { __temp_4229 } else { __temp_4226 };
        let __temp_4232 = __temp_4231 >> 0x10u32;
        let __temp_4233 = __temp_4232 & 0xffu32;
        let __temp_4234 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4235 = if __temp_4234 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4236 = __temp_4235 >> 0x60u32;
        let __temp_4237 = __temp_4236 as u32;
        let __temp_4238 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4239 = if __temp_4238 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4240 = __temp_4239 >> 0x40u32;
        let __temp_4241 = __temp_4240 as u32;
        let __temp_4242 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4243 = if __temp_4242 { __temp_4241 } else { __temp_4237 };
        let __temp_4244 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4245 = if __temp_4244 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4246 = __temp_4245 >> 0x20u32;
        let __temp_4247 = __temp_4246 as u32;
        let __temp_4248 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4249 = if __temp_4248 { __temp_4247 } else { __temp_4243 };
        let __temp_4250 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4251 = if __temp_4250 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4252 = __temp_4251 as u32;
        let __temp_4253 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4254 = if __temp_4253 { __temp_4252 } else { __temp_4249 };
        let __temp_4255 = __temp_4254 >> 0x17u32;
        let __temp_4256 = __temp_4255 & 0x1u32;
        let __temp_4257 = __temp_4256 != 0x0u32;
        let __temp_4258 = __temp_4257 as u32;
        let __temp_4259 = __temp_4258 << 0x1u32;
        let __temp_4260 = __temp_4258 | __temp_4259;
        let __temp_4261 = __temp_4258 << 0x2u32;
        let __temp_4262 = __temp_4260 | __temp_4261;
        let __temp_4263 = __temp_4258 << 0x3u32;
        let __temp_4264 = __temp_4262 | __temp_4263;
        let __temp_4265 = __temp_4258 << 0x4u32;
        let __temp_4266 = __temp_4264 | __temp_4265;
        let __temp_4267 = __temp_4258 << 0x5u32;
        let __temp_4268 = __temp_4266 | __temp_4267;
        let __temp_4269 = __temp_4258 << 0x6u32;
        let __temp_4270 = __temp_4268 | __temp_4269;
        let __temp_4271 = __temp_4258 << 0x7u32;
        let __temp_4272 = __temp_4270 | __temp_4271;
        let __temp_4273 = __temp_4258 << 0x8u32;
        let __temp_4274 = __temp_4272 | __temp_4273;
        let __temp_4275 = __temp_4258 << 0x9u32;
        let __temp_4276 = __temp_4274 | __temp_4275;
        let __temp_4277 = __temp_4258 << 0xau32;
        let __temp_4278 = __temp_4276 | __temp_4277;
        let __temp_4279 = __temp_4258 << 0xbu32;
        let __temp_4280 = __temp_4278 | __temp_4279;
        let __temp_4281 = __temp_4258 << 0xcu32;
        let __temp_4282 = __temp_4280 | __temp_4281;
        let __temp_4283 = __temp_4258 << 0xdu32;
        let __temp_4284 = __temp_4282 | __temp_4283;
        let __temp_4285 = __temp_4258 << 0xeu32;
        let __temp_4286 = __temp_4284 | __temp_4285;
        let __temp_4287 = __temp_4258 << 0xfu32;
        let __temp_4288 = __temp_4286 | __temp_4287;
        let __temp_4289 = __temp_4258 << 0x10u32;
        let __temp_4290 = __temp_4288 | __temp_4289;
        let __temp_4291 = __temp_4258 << 0x11u32;
        let __temp_4292 = __temp_4290 | __temp_4291;
        let __temp_4293 = __temp_4258 << 0x12u32;
        let __temp_4294 = __temp_4292 | __temp_4293;
        let __temp_4295 = __temp_4258 << 0x13u32;
        let __temp_4296 = __temp_4294 | __temp_4295;
        let __temp_4297 = __temp_4258 << 0x14u32;
        let __temp_4298 = __temp_4296 | __temp_4297;
        let __temp_4299 = __temp_4258 << 0x15u32;
        let __temp_4300 = __temp_4298 | __temp_4299;
        let __temp_4301 = __temp_4258 << 0x16u32;
        let __temp_4302 = __temp_4300 | __temp_4301;
        let __temp_4303 = __temp_4258 << 0x17u32;
        let __temp_4304 = __temp_4302 | __temp_4303;
        let __temp_4305 = __temp_4304 << 0x8u32;
        let __temp_4306 = __temp_4305 | __temp_4233;
        let __temp_4307 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_4308 = __temp_4307 == 0x2u32;
        let __temp_4309 = if __temp_4308 { __temp_4306 } else { __temp_4210 };
        let __temp_4310 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4311 = if __temp_4310 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4312 = __temp_4311 >> 0x60u32;
        let __temp_4313 = __temp_4312 as u32;
        let __temp_4314 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4315 = if __temp_4314 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4316 = __temp_4315 >> 0x40u32;
        let __temp_4317 = __temp_4316 as u32;
        let __temp_4318 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4319 = if __temp_4318 { __temp_4317 } else { __temp_4313 };
        let __temp_4320 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4321 = if __temp_4320 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4322 = __temp_4321 >> 0x20u32;
        let __temp_4323 = __temp_4322 as u32;
        let __temp_4324 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4325 = if __temp_4324 { __temp_4323 } else { __temp_4319 };
        let __temp_4326 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4327 = if __temp_4326 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4328 = __temp_4327 as u32;
        let __temp_4329 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4330 = if __temp_4329 { __temp_4328 } else { __temp_4325 };
        let __temp_4331 = __temp_4330 >> 0x8u32;
        let __temp_4332 = __temp_4331 & 0xffu32;
        let __temp_4333 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4334 = if __temp_4333 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4335 = __temp_4334 >> 0x60u32;
        let __temp_4336 = __temp_4335 as u32;
        let __temp_4337 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4338 = if __temp_4337 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4339 = __temp_4338 >> 0x40u32;
        let __temp_4340 = __temp_4339 as u32;
        let __temp_4341 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4342 = if __temp_4341 { __temp_4340 } else { __temp_4336 };
        let __temp_4343 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4344 = if __temp_4343 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4345 = __temp_4344 >> 0x20u32;
        let __temp_4346 = __temp_4345 as u32;
        let __temp_4347 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4348 = if __temp_4347 { __temp_4346 } else { __temp_4342 };
        let __temp_4349 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4350 = if __temp_4349 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4351 = __temp_4350 as u32;
        let __temp_4352 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4353 = if __temp_4352 { __temp_4351 } else { __temp_4348 };
        let __temp_4354 = __temp_4353 >> 0xfu32;
        let __temp_4355 = __temp_4354 & 0x1u32;
        let __temp_4356 = __temp_4355 != 0x0u32;
        let __temp_4357 = __temp_4356 as u32;
        let __temp_4358 = __temp_4357 << 0x1u32;
        let __temp_4359 = __temp_4357 | __temp_4358;
        let __temp_4360 = __temp_4357 << 0x2u32;
        let __temp_4361 = __temp_4359 | __temp_4360;
        let __temp_4362 = __temp_4357 << 0x3u32;
        let __temp_4363 = __temp_4361 | __temp_4362;
        let __temp_4364 = __temp_4357 << 0x4u32;
        let __temp_4365 = __temp_4363 | __temp_4364;
        let __temp_4366 = __temp_4357 << 0x5u32;
        let __temp_4367 = __temp_4365 | __temp_4366;
        let __temp_4368 = __temp_4357 << 0x6u32;
        let __temp_4369 = __temp_4367 | __temp_4368;
        let __temp_4370 = __temp_4357 << 0x7u32;
        let __temp_4371 = __temp_4369 | __temp_4370;
        let __temp_4372 = __temp_4357 << 0x8u32;
        let __temp_4373 = __temp_4371 | __temp_4372;
        let __temp_4374 = __temp_4357 << 0x9u32;
        let __temp_4375 = __temp_4373 | __temp_4374;
        let __temp_4376 = __temp_4357 << 0xau32;
        let __temp_4377 = __temp_4375 | __temp_4376;
        let __temp_4378 = __temp_4357 << 0xbu32;
        let __temp_4379 = __temp_4377 | __temp_4378;
        let __temp_4380 = __temp_4357 << 0xcu32;
        let __temp_4381 = __temp_4379 | __temp_4380;
        let __temp_4382 = __temp_4357 << 0xdu32;
        let __temp_4383 = __temp_4381 | __temp_4382;
        let __temp_4384 = __temp_4357 << 0xeu32;
        let __temp_4385 = __temp_4383 | __temp_4384;
        let __temp_4386 = __temp_4357 << 0xfu32;
        let __temp_4387 = __temp_4385 | __temp_4386;
        let __temp_4388 = __temp_4357 << 0x10u32;
        let __temp_4389 = __temp_4387 | __temp_4388;
        let __temp_4390 = __temp_4357 << 0x11u32;
        let __temp_4391 = __temp_4389 | __temp_4390;
        let __temp_4392 = __temp_4357 << 0x12u32;
        let __temp_4393 = __temp_4391 | __temp_4392;
        let __temp_4394 = __temp_4357 << 0x13u32;
        let __temp_4395 = __temp_4393 | __temp_4394;
        let __temp_4396 = __temp_4357 << 0x14u32;
        let __temp_4397 = __temp_4395 | __temp_4396;
        let __temp_4398 = __temp_4357 << 0x15u32;
        let __temp_4399 = __temp_4397 | __temp_4398;
        let __temp_4400 = __temp_4357 << 0x16u32;
        let __temp_4401 = __temp_4399 | __temp_4400;
        let __temp_4402 = __temp_4357 << 0x17u32;
        let __temp_4403 = __temp_4401 | __temp_4402;
        let __temp_4404 = __temp_4403 << 0x8u32;
        let __temp_4405 = __temp_4404 | __temp_4332;
        let __temp_4406 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_4407 = __temp_4406 == 0x1u32;
        let __temp_4408 = if __temp_4407 { __temp_4405 } else { __temp_4309 };
        let __temp_4409 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4410 = if __temp_4409 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4411 = __temp_4410 >> 0x60u32;
        let __temp_4412 = __temp_4411 as u32;
        let __temp_4413 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4414 = if __temp_4413 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4415 = __temp_4414 >> 0x40u32;
        let __temp_4416 = __temp_4415 as u32;
        let __temp_4417 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4418 = if __temp_4417 { __temp_4416 } else { __temp_4412 };
        let __temp_4419 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4420 = if __temp_4419 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4421 = __temp_4420 >> 0x20u32;
        let __temp_4422 = __temp_4421 as u32;
        let __temp_4423 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4424 = if __temp_4423 { __temp_4422 } else { __temp_4418 };
        let __temp_4425 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4426 = if __temp_4425 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4427 = __temp_4426 as u32;
        let __temp_4428 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4429 = if __temp_4428 { __temp_4427 } else { __temp_4424 };
        let __temp_4430 = __temp_4429 & 0xffu32;
        let __temp_4431 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4432 = if __temp_4431 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4433 = __temp_4432 >> 0x60u32;
        let __temp_4434 = __temp_4433 as u32;
        let __temp_4435 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4436 = if __temp_4435 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4437 = __temp_4436 >> 0x40u32;
        let __temp_4438 = __temp_4437 as u32;
        let __temp_4439 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4440 = if __temp_4439 { __temp_4438 } else { __temp_4434 };
        let __temp_4441 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4442 = if __temp_4441 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4443 = __temp_4442 >> 0x20u32;
        let __temp_4444 = __temp_4443 as u32;
        let __temp_4445 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4446 = if __temp_4445 { __temp_4444 } else { __temp_4440 };
        let __temp_4447 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4448 = if __temp_4447 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4449 = __temp_4448 as u32;
        let __temp_4450 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4451 = if __temp_4450 { __temp_4449 } else { __temp_4446 };
        let __temp_4452 = __temp_4451 >> 0x7u32;
        let __temp_4453 = __temp_4452 & 0x1u32;
        let __temp_4454 = __temp_4453 != 0x0u32;
        let __temp_4455 = __temp_4454 as u32;
        let __temp_4456 = __temp_4455 << 0x1u32;
        let __temp_4457 = __temp_4455 | __temp_4456;
        let __temp_4458 = __temp_4455 << 0x2u32;
        let __temp_4459 = __temp_4457 | __temp_4458;
        let __temp_4460 = __temp_4455 << 0x3u32;
        let __temp_4461 = __temp_4459 | __temp_4460;
        let __temp_4462 = __temp_4455 << 0x4u32;
        let __temp_4463 = __temp_4461 | __temp_4462;
        let __temp_4464 = __temp_4455 << 0x5u32;
        let __temp_4465 = __temp_4463 | __temp_4464;
        let __temp_4466 = __temp_4455 << 0x6u32;
        let __temp_4467 = __temp_4465 | __temp_4466;
        let __temp_4468 = __temp_4455 << 0x7u32;
        let __temp_4469 = __temp_4467 | __temp_4468;
        let __temp_4470 = __temp_4455 << 0x8u32;
        let __temp_4471 = __temp_4469 | __temp_4470;
        let __temp_4472 = __temp_4455 << 0x9u32;
        let __temp_4473 = __temp_4471 | __temp_4472;
        let __temp_4474 = __temp_4455 << 0xau32;
        let __temp_4475 = __temp_4473 | __temp_4474;
        let __temp_4476 = __temp_4455 << 0xbu32;
        let __temp_4477 = __temp_4475 | __temp_4476;
        let __temp_4478 = __temp_4455 << 0xcu32;
        let __temp_4479 = __temp_4477 | __temp_4478;
        let __temp_4480 = __temp_4455 << 0xdu32;
        let __temp_4481 = __temp_4479 | __temp_4480;
        let __temp_4482 = __temp_4455 << 0xeu32;
        let __temp_4483 = __temp_4481 | __temp_4482;
        let __temp_4484 = __temp_4455 << 0xfu32;
        let __temp_4485 = __temp_4483 | __temp_4484;
        let __temp_4486 = __temp_4455 << 0x10u32;
        let __temp_4487 = __temp_4485 | __temp_4486;
        let __temp_4488 = __temp_4455 << 0x11u32;
        let __temp_4489 = __temp_4487 | __temp_4488;
        let __temp_4490 = __temp_4455 << 0x12u32;
        let __temp_4491 = __temp_4489 | __temp_4490;
        let __temp_4492 = __temp_4455 << 0x13u32;
        let __temp_4493 = __temp_4491 | __temp_4492;
        let __temp_4494 = __temp_4455 << 0x14u32;
        let __temp_4495 = __temp_4493 | __temp_4494;
        let __temp_4496 = __temp_4455 << 0x15u32;
        let __temp_4497 = __temp_4495 | __temp_4496;
        let __temp_4498 = __temp_4455 << 0x16u32;
        let __temp_4499 = __temp_4497 | __temp_4498;
        let __temp_4500 = __temp_4455 << 0x17u32;
        let __temp_4501 = __temp_4499 | __temp_4500;
        let __temp_4502 = __temp_4501 << 0x8u32;
        let __temp_4503 = __temp_4502 | __temp_4430;
        let __temp_4504 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_4505 = __temp_4504 == 0x0u32;
        let __temp_4506 = if __temp_4505 { __temp_4503 } else { __temp_4408 };
        let __temp_4507 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4508 = if __temp_4507 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4509 = __temp_4508 >> 0x60u32;
        let __temp_4510 = __temp_4509 as u32;
        let __temp_4511 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4512 = if __temp_4511 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4513 = __temp_4512 >> 0x40u32;
        let __temp_4514 = __temp_4513 as u32;
        let __temp_4515 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4516 = if __temp_4515 { __temp_4514 } else { __temp_4510 };
        let __temp_4517 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4518 = if __temp_4517 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4519 = __temp_4518 >> 0x20u32;
        let __temp_4520 = __temp_4519 as u32;
        let __temp_4521 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4522 = if __temp_4521 { __temp_4520 } else { __temp_4516 };
        let __temp_4523 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4524 = if __temp_4523 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4525 = __temp_4524 as u32;
        let __temp_4526 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4527 = if __temp_4526 { __temp_4525 } else { __temp_4522 };
        let __temp_4528 = __temp_4527 >> 0x18u32;
        let __temp_4529 = __temp_4528 & 0xffu32;
        let __temp_4530 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4531 = if __temp_4530 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4532 = __temp_4531 >> 0x60u32;
        let __temp_4533 = __temp_4532 as u32;
        let __temp_4534 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4535 = if __temp_4534 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4536 = __temp_4535 >> 0x40u32;
        let __temp_4537 = __temp_4536 as u32;
        let __temp_4538 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4539 = if __temp_4538 { __temp_4537 } else { __temp_4533 };
        let __temp_4540 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4541 = if __temp_4540 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4542 = __temp_4541 >> 0x20u32;
        let __temp_4543 = __temp_4542 as u32;
        let __temp_4544 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4545 = if __temp_4544 { __temp_4543 } else { __temp_4539 };
        let __temp_4546 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4547 = if __temp_4546 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4548 = __temp_4547 as u32;
        let __temp_4549 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4550 = if __temp_4549 { __temp_4548 } else { __temp_4545 };
        let __temp_4551 = __temp_4550 >> 0x1fu32;
        let __temp_4552 = __temp_4551 & 0x1u32;
        let __temp_4553 = __temp_4552 != 0x0u32;
        let __temp_4554 = __temp_4553 as u32;
        let __temp_4555 = __temp_4554 << 0x1u32;
        let __temp_4556 = __temp_4554 | __temp_4555;
        let __temp_4557 = __temp_4554 << 0x2u32;
        let __temp_4558 = __temp_4556 | __temp_4557;
        let __temp_4559 = __temp_4554 << 0x3u32;
        let __temp_4560 = __temp_4558 | __temp_4559;
        let __temp_4561 = __temp_4554 << 0x4u32;
        let __temp_4562 = __temp_4560 | __temp_4561;
        let __temp_4563 = __temp_4554 << 0x5u32;
        let __temp_4564 = __temp_4562 | __temp_4563;
        let __temp_4565 = __temp_4554 << 0x6u32;
        let __temp_4566 = __temp_4564 | __temp_4565;
        let __temp_4567 = __temp_4554 << 0x7u32;
        let __temp_4568 = __temp_4566 | __temp_4567;
        let __temp_4569 = __temp_4554 << 0x8u32;
        let __temp_4570 = __temp_4568 | __temp_4569;
        let __temp_4571 = __temp_4554 << 0x9u32;
        let __temp_4572 = __temp_4570 | __temp_4571;
        let __temp_4573 = __temp_4554 << 0xau32;
        let __temp_4574 = __temp_4572 | __temp_4573;
        let __temp_4575 = __temp_4554 << 0xbu32;
        let __temp_4576 = __temp_4574 | __temp_4575;
        let __temp_4577 = __temp_4554 << 0xcu32;
        let __temp_4578 = __temp_4576 | __temp_4577;
        let __temp_4579 = __temp_4554 << 0xdu32;
        let __temp_4580 = __temp_4578 | __temp_4579;
        let __temp_4581 = __temp_4554 << 0xeu32;
        let __temp_4582 = __temp_4580 | __temp_4581;
        let __temp_4583 = __temp_4554 << 0xfu32;
        let __temp_4584 = __temp_4582 | __temp_4583;
        let __temp_4585 = __temp_4554 << 0x10u32;
        let __temp_4586 = __temp_4584 | __temp_4585;
        let __temp_4587 = __temp_4554 << 0x11u32;
        let __temp_4588 = __temp_4586 | __temp_4587;
        let __temp_4589 = __temp_4554 << 0x12u32;
        let __temp_4590 = __temp_4588 | __temp_4589;
        let __temp_4591 = __temp_4554 << 0x13u32;
        let __temp_4592 = __temp_4590 | __temp_4591;
        let __temp_4593 = __temp_4554 << 0x14u32;
        let __temp_4594 = __temp_4592 | __temp_4593;
        let __temp_4595 = __temp_4554 << 0x15u32;
        let __temp_4596 = __temp_4594 | __temp_4595;
        let __temp_4597 = __temp_4554 << 0x16u32;
        let __temp_4598 = __temp_4596 | __temp_4597;
        let __temp_4599 = __temp_4554 << 0x17u32;
        let __temp_4600 = __temp_4598 | __temp_4599;
        let __temp_4601 = __temp_4600 << 0x8u32;
        let __temp_4602 = __temp_4601 | __temp_4529;
        let __temp_4603 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4604 = if __temp_4603 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4605 = __temp_4604 >> 0x60u32;
        let __temp_4606 = __temp_4605 as u32;
        let __temp_4607 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4608 = if __temp_4607 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4609 = __temp_4608 >> 0x40u32;
        let __temp_4610 = __temp_4609 as u32;
        let __temp_4611 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4612 = if __temp_4611 { __temp_4610 } else { __temp_4606 };
        let __temp_4613 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4614 = if __temp_4613 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4615 = __temp_4614 >> 0x20u32;
        let __temp_4616 = __temp_4615 as u32;
        let __temp_4617 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4618 = if __temp_4617 { __temp_4616 } else { __temp_4612 };
        let __temp_4619 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4620 = if __temp_4619 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4621 = __temp_4620 as u32;
        let __temp_4622 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4623 = if __temp_4622 { __temp_4621 } else { __temp_4618 };
        let __temp_4624 = __temp_4623 >> 0x10u32;
        let __temp_4625 = __temp_4624 & 0xffu32;
        let __temp_4626 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4627 = if __temp_4626 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4628 = __temp_4627 >> 0x60u32;
        let __temp_4629 = __temp_4628 as u32;
        let __temp_4630 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4631 = if __temp_4630 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4632 = __temp_4631 >> 0x40u32;
        let __temp_4633 = __temp_4632 as u32;
        let __temp_4634 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4635 = if __temp_4634 { __temp_4633 } else { __temp_4629 };
        let __temp_4636 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4637 = if __temp_4636 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4638 = __temp_4637 >> 0x20u32;
        let __temp_4639 = __temp_4638 as u32;
        let __temp_4640 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4641 = if __temp_4640 { __temp_4639 } else { __temp_4635 };
        let __temp_4642 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4643 = if __temp_4642 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4644 = __temp_4643 as u32;
        let __temp_4645 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4646 = if __temp_4645 { __temp_4644 } else { __temp_4641 };
        let __temp_4647 = __temp_4646 >> 0x17u32;
        let __temp_4648 = __temp_4647 & 0x1u32;
        let __temp_4649 = __temp_4648 != 0x0u32;
        let __temp_4650 = __temp_4649 as u32;
        let __temp_4651 = __temp_4650 << 0x1u32;
        let __temp_4652 = __temp_4650 | __temp_4651;
        let __temp_4653 = __temp_4650 << 0x2u32;
        let __temp_4654 = __temp_4652 | __temp_4653;
        let __temp_4655 = __temp_4650 << 0x3u32;
        let __temp_4656 = __temp_4654 | __temp_4655;
        let __temp_4657 = __temp_4650 << 0x4u32;
        let __temp_4658 = __temp_4656 | __temp_4657;
        let __temp_4659 = __temp_4650 << 0x5u32;
        let __temp_4660 = __temp_4658 | __temp_4659;
        let __temp_4661 = __temp_4650 << 0x6u32;
        let __temp_4662 = __temp_4660 | __temp_4661;
        let __temp_4663 = __temp_4650 << 0x7u32;
        let __temp_4664 = __temp_4662 | __temp_4663;
        let __temp_4665 = __temp_4650 << 0x8u32;
        let __temp_4666 = __temp_4664 | __temp_4665;
        let __temp_4667 = __temp_4650 << 0x9u32;
        let __temp_4668 = __temp_4666 | __temp_4667;
        let __temp_4669 = __temp_4650 << 0xau32;
        let __temp_4670 = __temp_4668 | __temp_4669;
        let __temp_4671 = __temp_4650 << 0xbu32;
        let __temp_4672 = __temp_4670 | __temp_4671;
        let __temp_4673 = __temp_4650 << 0xcu32;
        let __temp_4674 = __temp_4672 | __temp_4673;
        let __temp_4675 = __temp_4650 << 0xdu32;
        let __temp_4676 = __temp_4674 | __temp_4675;
        let __temp_4677 = __temp_4650 << 0xeu32;
        let __temp_4678 = __temp_4676 | __temp_4677;
        let __temp_4679 = __temp_4650 << 0xfu32;
        let __temp_4680 = __temp_4678 | __temp_4679;
        let __temp_4681 = __temp_4650 << 0x10u32;
        let __temp_4682 = __temp_4680 | __temp_4681;
        let __temp_4683 = __temp_4650 << 0x11u32;
        let __temp_4684 = __temp_4682 | __temp_4683;
        let __temp_4685 = __temp_4650 << 0x12u32;
        let __temp_4686 = __temp_4684 | __temp_4685;
        let __temp_4687 = __temp_4650 << 0x13u32;
        let __temp_4688 = __temp_4686 | __temp_4687;
        let __temp_4689 = __temp_4650 << 0x14u32;
        let __temp_4690 = __temp_4688 | __temp_4689;
        let __temp_4691 = __temp_4650 << 0x15u32;
        let __temp_4692 = __temp_4690 | __temp_4691;
        let __temp_4693 = __temp_4650 << 0x16u32;
        let __temp_4694 = __temp_4692 | __temp_4693;
        let __temp_4695 = __temp_4650 << 0x17u32;
        let __temp_4696 = __temp_4694 | __temp_4695;
        let __temp_4697 = __temp_4696 << 0x8u32;
        let __temp_4698 = __temp_4697 | __temp_4625;
        let __temp_4699 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_4700 = __temp_4699 == 0x2u32;
        let __temp_4701 = if __temp_4700 { __temp_4698 } else { __temp_4602 };
        let __temp_4702 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4703 = if __temp_4702 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4704 = __temp_4703 >> 0x60u32;
        let __temp_4705 = __temp_4704 as u32;
        let __temp_4706 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4707 = if __temp_4706 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4708 = __temp_4707 >> 0x40u32;
        let __temp_4709 = __temp_4708 as u32;
        let __temp_4710 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4711 = if __temp_4710 { __temp_4709 } else { __temp_4705 };
        let __temp_4712 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4713 = if __temp_4712 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4714 = __temp_4713 >> 0x20u32;
        let __temp_4715 = __temp_4714 as u32;
        let __temp_4716 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4717 = if __temp_4716 { __temp_4715 } else { __temp_4711 };
        let __temp_4718 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4719 = if __temp_4718 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4720 = __temp_4719 as u32;
        let __temp_4721 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4722 = if __temp_4721 { __temp_4720 } else { __temp_4717 };
        let __temp_4723 = __temp_4722 >> 0x8u32;
        let __temp_4724 = __temp_4723 & 0xffu32;
        let __temp_4725 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4726 = if __temp_4725 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4727 = __temp_4726 >> 0x60u32;
        let __temp_4728 = __temp_4727 as u32;
        let __temp_4729 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4730 = if __temp_4729 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4731 = __temp_4730 >> 0x40u32;
        let __temp_4732 = __temp_4731 as u32;
        let __temp_4733 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4734 = if __temp_4733 { __temp_4732 } else { __temp_4728 };
        let __temp_4735 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4736 = if __temp_4735 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4737 = __temp_4736 >> 0x20u32;
        let __temp_4738 = __temp_4737 as u32;
        let __temp_4739 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4740 = if __temp_4739 { __temp_4738 } else { __temp_4734 };
        let __temp_4741 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4742 = if __temp_4741 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4743 = __temp_4742 as u32;
        let __temp_4744 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4745 = if __temp_4744 { __temp_4743 } else { __temp_4740 };
        let __temp_4746 = __temp_4745 >> 0xfu32;
        let __temp_4747 = __temp_4746 & 0x1u32;
        let __temp_4748 = __temp_4747 != 0x0u32;
        let __temp_4749 = __temp_4748 as u32;
        let __temp_4750 = __temp_4749 << 0x1u32;
        let __temp_4751 = __temp_4749 | __temp_4750;
        let __temp_4752 = __temp_4749 << 0x2u32;
        let __temp_4753 = __temp_4751 | __temp_4752;
        let __temp_4754 = __temp_4749 << 0x3u32;
        let __temp_4755 = __temp_4753 | __temp_4754;
        let __temp_4756 = __temp_4749 << 0x4u32;
        let __temp_4757 = __temp_4755 | __temp_4756;
        let __temp_4758 = __temp_4749 << 0x5u32;
        let __temp_4759 = __temp_4757 | __temp_4758;
        let __temp_4760 = __temp_4749 << 0x6u32;
        let __temp_4761 = __temp_4759 | __temp_4760;
        let __temp_4762 = __temp_4749 << 0x7u32;
        let __temp_4763 = __temp_4761 | __temp_4762;
        let __temp_4764 = __temp_4749 << 0x8u32;
        let __temp_4765 = __temp_4763 | __temp_4764;
        let __temp_4766 = __temp_4749 << 0x9u32;
        let __temp_4767 = __temp_4765 | __temp_4766;
        let __temp_4768 = __temp_4749 << 0xau32;
        let __temp_4769 = __temp_4767 | __temp_4768;
        let __temp_4770 = __temp_4749 << 0xbu32;
        let __temp_4771 = __temp_4769 | __temp_4770;
        let __temp_4772 = __temp_4749 << 0xcu32;
        let __temp_4773 = __temp_4771 | __temp_4772;
        let __temp_4774 = __temp_4749 << 0xdu32;
        let __temp_4775 = __temp_4773 | __temp_4774;
        let __temp_4776 = __temp_4749 << 0xeu32;
        let __temp_4777 = __temp_4775 | __temp_4776;
        let __temp_4778 = __temp_4749 << 0xfu32;
        let __temp_4779 = __temp_4777 | __temp_4778;
        let __temp_4780 = __temp_4749 << 0x10u32;
        let __temp_4781 = __temp_4779 | __temp_4780;
        let __temp_4782 = __temp_4749 << 0x11u32;
        let __temp_4783 = __temp_4781 | __temp_4782;
        let __temp_4784 = __temp_4749 << 0x12u32;
        let __temp_4785 = __temp_4783 | __temp_4784;
        let __temp_4786 = __temp_4749 << 0x13u32;
        let __temp_4787 = __temp_4785 | __temp_4786;
        let __temp_4788 = __temp_4749 << 0x14u32;
        let __temp_4789 = __temp_4787 | __temp_4788;
        let __temp_4790 = __temp_4749 << 0x15u32;
        let __temp_4791 = __temp_4789 | __temp_4790;
        let __temp_4792 = __temp_4749 << 0x16u32;
        let __temp_4793 = __temp_4791 | __temp_4792;
        let __temp_4794 = __temp_4749 << 0x17u32;
        let __temp_4795 = __temp_4793 | __temp_4794;
        let __temp_4796 = __temp_4795 << 0x8u32;
        let __temp_4797 = __temp_4796 | __temp_4724;
        let __temp_4798 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_4799 = __temp_4798 == 0x1u32;
        let __temp_4800 = if __temp_4799 { __temp_4797 } else { __temp_4701 };
        let __temp_4801 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4802 = if __temp_4801 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4803 = __temp_4802 >> 0x60u32;
        let __temp_4804 = __temp_4803 as u32;
        let __temp_4805 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4806 = if __temp_4805 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4807 = __temp_4806 >> 0x40u32;
        let __temp_4808 = __temp_4807 as u32;
        let __temp_4809 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4810 = if __temp_4809 { __temp_4808 } else { __temp_4804 };
        let __temp_4811 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4812 = if __temp_4811 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4813 = __temp_4812 >> 0x20u32;
        let __temp_4814 = __temp_4813 as u32;
        let __temp_4815 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4816 = if __temp_4815 { __temp_4814 } else { __temp_4810 };
        let __temp_4817 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4818 = if __temp_4817 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4819 = __temp_4818 as u32;
        let __temp_4820 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4821 = if __temp_4820 { __temp_4819 } else { __temp_4816 };
        let __temp_4822 = __temp_4821 & 0xffu32;
        let __temp_4823 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4824 = if __temp_4823 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4825 = __temp_4824 >> 0x60u32;
        let __temp_4826 = __temp_4825 as u32;
        let __temp_4827 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4828 = if __temp_4827 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4829 = __temp_4828 >> 0x40u32;
        let __temp_4830 = __temp_4829 as u32;
        let __temp_4831 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_4832 = if __temp_4831 { __temp_4830 } else { __temp_4826 };
        let __temp_4833 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4834 = if __temp_4833 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4835 = __temp_4834 >> 0x20u32;
        let __temp_4836 = __temp_4835 as u32;
        let __temp_4837 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_4838 = if __temp_4837 { __temp_4836 } else { __temp_4832 };
        let __temp_4839 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_4840 = if __temp_4839 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_4841 = __temp_4840 as u32;
        let __temp_4842 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_4843 = if __temp_4842 { __temp_4841 } else { __temp_4838 };
        let __temp_4844 = __temp_4843 >> 0x7u32;
        let __temp_4845 = __temp_4844 & 0x1u32;
        let __temp_4846 = __temp_4845 != 0x0u32;
        let __temp_4847 = __temp_4846 as u32;
        let __temp_4848 = __temp_4847 << 0x1u32;
        let __temp_4849 = __temp_4847 | __temp_4848;
        let __temp_4850 = __temp_4847 << 0x2u32;
        let __temp_4851 = __temp_4849 | __temp_4850;
        let __temp_4852 = __temp_4847 << 0x3u32;
        let __temp_4853 = __temp_4851 | __temp_4852;
        let __temp_4854 = __temp_4847 << 0x4u32;
        let __temp_4855 = __temp_4853 | __temp_4854;
        let __temp_4856 = __temp_4847 << 0x5u32;
        let __temp_4857 = __temp_4855 | __temp_4856;
        let __temp_4858 = __temp_4847 << 0x6u32;
        let __temp_4859 = __temp_4857 | __temp_4858;
        let __temp_4860 = __temp_4847 << 0x7u32;
        let __temp_4861 = __temp_4859 | __temp_4860;
        let __temp_4862 = __temp_4847 << 0x8u32;
        let __temp_4863 = __temp_4861 | __temp_4862;
        let __temp_4864 = __temp_4847 << 0x9u32;
        let __temp_4865 = __temp_4863 | __temp_4864;
        let __temp_4866 = __temp_4847 << 0xau32;
        let __temp_4867 = __temp_4865 | __temp_4866;
        let __temp_4868 = __temp_4847 << 0xbu32;
        let __temp_4869 = __temp_4867 | __temp_4868;
        let __temp_4870 = __temp_4847 << 0xcu32;
        let __temp_4871 = __temp_4869 | __temp_4870;
        let __temp_4872 = __temp_4847 << 0xdu32;
        let __temp_4873 = __temp_4871 | __temp_4872;
        let __temp_4874 = __temp_4847 << 0xeu32;
        let __temp_4875 = __temp_4873 | __temp_4874;
        let __temp_4876 = __temp_4847 << 0xfu32;
        let __temp_4877 = __temp_4875 | __temp_4876;
        let __temp_4878 = __temp_4847 << 0x10u32;
        let __temp_4879 = __temp_4877 | __temp_4878;
        let __temp_4880 = __temp_4847 << 0x11u32;
        let __temp_4881 = __temp_4879 | __temp_4880;
        let __temp_4882 = __temp_4847 << 0x12u32;
        let __temp_4883 = __temp_4881 | __temp_4882;
        let __temp_4884 = __temp_4847 << 0x13u32;
        let __temp_4885 = __temp_4883 | __temp_4884;
        let __temp_4886 = __temp_4847 << 0x14u32;
        let __temp_4887 = __temp_4885 | __temp_4886;
        let __temp_4888 = __temp_4847 << 0x15u32;
        let __temp_4889 = __temp_4887 | __temp_4888;
        let __temp_4890 = __temp_4847 << 0x16u32;
        let __temp_4891 = __temp_4889 | __temp_4890;
        let __temp_4892 = __temp_4847 << 0x17u32;
        let __temp_4893 = __temp_4891 | __temp_4892;
        let __temp_4894 = __temp_4893 << 0x8u32;
        let __temp_4895 = __temp_4894 | __temp_4822;
        let __temp_4896 = self.__reg_bus_addr_14 & 0x3u32;
        let __temp_4897 = __temp_4896 == 0x0u32;
        let __temp_4898 = if __temp_4897 { __temp_4895 } else { __temp_4800 };
        let __temp_4899 = __temp_4898 & 0xffu32;
        let __temp_4900 = 0x0u32 << 0x8u32;
        let __temp_4901 = __temp_4900 | __temp_4899;
        let __temp_4902 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_4903 = __temp_4902 & 0x7u32;
        let __temp_4904 = __temp_4903 >> 0x2u32;
        let __temp_4905 = __temp_4904 & 0x1u32;
        let __temp_4906 = __temp_4905 != 0x0u32;
        let __temp_4907 = if __temp_4906 { __temp_4901 } else { __temp_4506 };
        let __temp_4908 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_4909 = __temp_4908 & 0x7u32;
        let __temp_4910 = __temp_4909 & 0x3u32;
        let __temp_4911 = __temp_4910 == 0x0u32;
        let __temp_4912 = if __temp_4911 { __temp_4907 } else { __temp_4114 };
        let __temp_4913 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4914 = __temp_4913 & 0x1fu32;
        let __temp_4915 = __temp_4914 == 0x0u32;
        let __temp_4916 = if __temp_4915 { __temp_4912 } else { __temp_3749 };
        self.register_file_0_write_port_value = __temp_4916;
        let __temp_4917 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_4918 = __temp_4917 & 0x1fu32;
        let __temp_4919 = __temp_4918 != 0x0u32;
        let __temp_4920 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4921 = __temp_4920 & 0x1fu32;
        let __temp_4922 = __temp_4921 == 0x8u32;
        let __temp_4923 = if __temp_4922 { false } else { true };
        let __temp_4924 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4925 = __temp_4924 & 0x1fu32;
        let __temp_4926 = __temp_4925 == 0x18u32;
        let __temp_4927 = if __temp_4926 { false } else { __temp_4923 };
        let __temp_4928 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4929 = __temp_4928 & 0x1fu32;
        let __temp_4930 = __temp_4929 == 0x3u32;
        let __temp_4931 = if __temp_4930 { false } else { __temp_4927 };
        let __temp_4932 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4933 = __temp_4932 & 0x1fu32;
        let __temp_4934 = __temp_4933 == 0x8u32;
        let __temp_4935 = if __temp_4934 { false } else { true };
        let __temp_4936 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4937 = __temp_4936 & 0x1fu32;
        let __temp_4938 = __temp_4937 == 0x18u32;
        let __temp_4939 = if __temp_4938 { false } else { __temp_4935 };
        let __temp_4940 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4941 = __temp_4940 & 0x1fu32;
        let __temp_4942 = __temp_4941 == 0x3u32;
        let __temp_4943 = if __temp_4942 { false } else { __temp_4939 };
        let __temp_4944 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_4945 = __temp_4944 & 0x7u32;
        let __temp_4946 = __temp_4945 == 0x0u32;
        let __temp_4947 = if __temp_4946 { false } else { __temp_4943 };
        let __temp_4948 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4949 = __temp_4948 & 0x1fu32;
        let __temp_4950 = __temp_4949 == 0x1cu32;
        let __temp_4951 = if __temp_4950 { __temp_4947 } else { __temp_4931 };
        let __temp_4952 = self.__reg_fifo_read_data_valid_8 & true;
        let __temp_4953 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_4954 = __temp_4953 & 0x1fu32;
        let __temp_4955 = __temp_4954 == 0x0u32;
        let __temp_4956 = if __temp_4955 { __temp_4952 } else { true };
        let __temp_4957 = self.__reg_state_7 == 0x4u32;
        let __temp_4958 = __temp_4957 & __temp_4956;
        let __temp_4959 = __temp_4958 & __temp_4951;
        let __temp_4960 = __temp_4959 & __temp_4919;
        self.register_file_0_write_port_enable = __temp_4960;
        self.ddr3_mem_element_4_8_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_4_8_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_4_8_write_port_address = __temp_1094;
        let __temp_4961 = self.__reg_bus_write_data_1 as u128;
        let __temp_4962 = __temp_4961 << 0x60u32;
        let __temp_4963 = __temp_4962 | 0x0u128;
        let __temp_4964 = 0x0u32 as u64;
        let __temp_4965 = self.__reg_bus_write_data_1 as u64;
        let __temp_4966 = __temp_4964 << 0x20u32;
        let __temp_4967 = __temp_4966 | __temp_4965;
        let __temp_4968 = __temp_4967 as u128;
        let __temp_4969 = 0x0u64 as u128;
        let __temp_4970 = __temp_4968 << 0x40u32;
        let __temp_4971 = __temp_4970 | __temp_4969;
        let __temp_4972 = self.__reg_pc_13 >> 0x2u32;
        let __temp_4973 = __temp_4972 & 0x3fffffffu32;
        let __temp_4974 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_4975 = __temp_4974 & 0x3fffffffu32;
        let __temp_4976 = self.__reg_state_7 == 0x3u32;
        let __temp_4977 = __temp_4976 & self.__reg_bus_enable_6;
        let __temp_4978 = if __temp_4977 { __temp_4975 } else { __temp_4973 };
        let __temp_4979 = __temp_4978 & 0x3u32;
        let __temp_4980 = __temp_4979 == 0x2u32;
        let __temp_4981 = if __temp_4980 { __temp_4971 } else { __temp_4963 };
        let __temp_4982 = 0x0u64 as u128;
        let __temp_4983 = self.__reg_bus_write_data_1 as u128;
        let __temp_4984 = __temp_4982 << 0x20u32;
        let __temp_4985 = __temp_4984 | __temp_4983;
        let __temp_4986 = 0x0u32 as u128;
        let __temp_4987 = __temp_4985 << 0x20u32;
        let __temp_4988 = __temp_4987 | __temp_4986;
        let __temp_4989 = self.__reg_pc_13 >> 0x2u32;
        let __temp_4990 = __temp_4989 & 0x3fffffffu32;
        let __temp_4991 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_4992 = __temp_4991 & 0x3fffffffu32;
        let __temp_4993 = self.__reg_state_7 == 0x3u32;
        let __temp_4994 = __temp_4993 & self.__reg_bus_enable_6;
        let __temp_4995 = if __temp_4994 { __temp_4992 } else { __temp_4990 };
        let __temp_4996 = __temp_4995 & 0x3u32;
        let __temp_4997 = __temp_4996 == 0x1u32;
        let __temp_4998 = if __temp_4997 { __temp_4988 } else { __temp_4981 };
        let __temp_4999 = self.__reg_bus_write_data_1 as u128;
        let __temp_5000 = 0x0u128 << 0x20u32;
        let __temp_5001 = __temp_5000 | __temp_4999;
        let __temp_5002 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5003 = __temp_5002 & 0x3fffffffu32;
        let __temp_5004 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5005 = __temp_5004 & 0x3fffffffu32;
        let __temp_5006 = self.__reg_state_7 == 0x3u32;
        let __temp_5007 = __temp_5006 & self.__reg_bus_enable_6;
        let __temp_5008 = if __temp_5007 { __temp_5005 } else { __temp_5003 };
        let __temp_5009 = __temp_5008 & 0x3u32;
        let __temp_5010 = __temp_5009 == 0x0u32;
        let __temp_5011 = if __temp_5010 { __temp_5001 } else { __temp_4998 };
        let __temp_5012 = __temp_5011 >> 0x20u32;
        let __temp_5013 = __temp_5012 as u32;
        let __temp_5014 = __temp_5013 & 0xffu32;
        self.ddr3_mem_element_4_8_write_port_value = __temp_5014;
        let __temp_5015 = true as u32;
        let __temp_5016 = __temp_5015 << 0x1u32;
        let __temp_5017 = __temp_5015 | __temp_5016;
        let __temp_5018 = __temp_5015 << 0x2u32;
        let __temp_5019 = __temp_5017 | __temp_5018;
        let __temp_5020 = __temp_5015 << 0x3u32;
        let __temp_5021 = __temp_5019 | __temp_5020;
        let __temp_5022 = self.__reg_state_7 == 0x3u32;
        let __temp_5023 = __temp_5022 & self.__reg_bus_enable_6;
        let __temp_5024 = if __temp_5023 { self.__reg_bus_write_byte_enable_40 } else { __temp_5021 };
        let __temp_5025 = __temp_5024 << 0xcu32;
        let __temp_5026 = __temp_5025 | 0x0u32;
        let __temp_5027 = true as u32;
        let __temp_5028 = __temp_5027 << 0x1u32;
        let __temp_5029 = __temp_5027 | __temp_5028;
        let __temp_5030 = __temp_5027 << 0x2u32;
        let __temp_5031 = __temp_5029 | __temp_5030;
        let __temp_5032 = __temp_5027 << 0x3u32;
        let __temp_5033 = __temp_5031 | __temp_5032;
        let __temp_5034 = self.__reg_state_7 == 0x3u32;
        let __temp_5035 = __temp_5034 & self.__reg_bus_enable_6;
        let __temp_5036 = if __temp_5035 { self.__reg_bus_write_byte_enable_40 } else { __temp_5033 };
        let __temp_5037 = 0x0u32 << 0x4u32;
        let __temp_5038 = __temp_5037 | __temp_5036;
        let __temp_5039 = __temp_5038 << 0x8u32;
        let __temp_5040 = __temp_5039 | 0x0u32;
        let __temp_5041 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5042 = __temp_5041 & 0x3fffffffu32;
        let __temp_5043 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5044 = __temp_5043 & 0x3fffffffu32;
        let __temp_5045 = self.__reg_state_7 == 0x3u32;
        let __temp_5046 = __temp_5045 & self.__reg_bus_enable_6;
        let __temp_5047 = if __temp_5046 { __temp_5044 } else { __temp_5042 };
        let __temp_5048 = __temp_5047 & 0x3u32;
        let __temp_5049 = __temp_5048 == 0x2u32;
        let __temp_5050 = if __temp_5049 { __temp_5040 } else { __temp_5026 };
        let __temp_5051 = true as u32;
        let __temp_5052 = __temp_5051 << 0x1u32;
        let __temp_5053 = __temp_5051 | __temp_5052;
        let __temp_5054 = __temp_5051 << 0x2u32;
        let __temp_5055 = __temp_5053 | __temp_5054;
        let __temp_5056 = __temp_5051 << 0x3u32;
        let __temp_5057 = __temp_5055 | __temp_5056;
        let __temp_5058 = self.__reg_state_7 == 0x3u32;
        let __temp_5059 = __temp_5058 & self.__reg_bus_enable_6;
        let __temp_5060 = if __temp_5059 { self.__reg_bus_write_byte_enable_40 } else { __temp_5057 };
        let __temp_5061 = 0x0u32 << 0x4u32;
        let __temp_5062 = __temp_5061 | __temp_5060;
        let __temp_5063 = __temp_5062 << 0x4u32;
        let __temp_5064 = __temp_5063 | 0x0u32;
        let __temp_5065 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5066 = __temp_5065 & 0x3fffffffu32;
        let __temp_5067 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5068 = __temp_5067 & 0x3fffffffu32;
        let __temp_5069 = self.__reg_state_7 == 0x3u32;
        let __temp_5070 = __temp_5069 & self.__reg_bus_enable_6;
        let __temp_5071 = if __temp_5070 { __temp_5068 } else { __temp_5066 };
        let __temp_5072 = __temp_5071 & 0x3u32;
        let __temp_5073 = __temp_5072 == 0x1u32;
        let __temp_5074 = if __temp_5073 { __temp_5064 } else { __temp_5050 };
        let __temp_5075 = true as u32;
        let __temp_5076 = __temp_5075 << 0x1u32;
        let __temp_5077 = __temp_5075 | __temp_5076;
        let __temp_5078 = __temp_5075 << 0x2u32;
        let __temp_5079 = __temp_5077 | __temp_5078;
        let __temp_5080 = __temp_5075 << 0x3u32;
        let __temp_5081 = __temp_5079 | __temp_5080;
        let __temp_5082 = self.__reg_state_7 == 0x3u32;
        let __temp_5083 = __temp_5082 & self.__reg_bus_enable_6;
        let __temp_5084 = if __temp_5083 { self.__reg_bus_write_byte_enable_40 } else { __temp_5081 };
        let __temp_5085 = 0x0u32 << 0x4u32;
        let __temp_5086 = __temp_5085 | __temp_5084;
        let __temp_5087 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5088 = __temp_5087 & 0x3fffffffu32;
        let __temp_5089 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5090 = __temp_5089 & 0x3fffffffu32;
        let __temp_5091 = self.__reg_state_7 == 0x3u32;
        let __temp_5092 = __temp_5091 & self.__reg_bus_enable_6;
        let __temp_5093 = if __temp_5092 { __temp_5090 } else { __temp_5088 };
        let __temp_5094 = __temp_5093 & 0x3u32;
        let __temp_5095 = __temp_5094 == 0x0u32;
        let __temp_5096 = if __temp_5095 { __temp_5086 } else { __temp_5074 };
        let __temp_5097 = __temp_5096 >> 0x4u32;
        let __temp_5098 = __temp_5097 & 0x1u32;
        let __temp_5099 = __temp_5098 != 0x0u32;
        let __temp_5100 = self.__reg_state_7 == 0x3u32;
        let __temp_5101 = __temp_5100 & self.__reg_bus_enable_6;
        let __temp_5102 = __temp_5101 & self.__reg_bus_write_5;
        let __temp_5103 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5104 = __temp_5103 & 0x3fffffffu32;
        let __temp_5105 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5106 = __temp_5105 & 0x3fffffffu32;
        let __temp_5107 = self.__reg_state_7 == 0x3u32;
        let __temp_5108 = __temp_5107 & self.__reg_bus_enable_6;
        let __temp_5109 = if __temp_5108 { __temp_5106 } else { __temp_5104 };
        let __temp_5110 = __temp_5109 >> 0x2u32;
        let __temp_5111 = __temp_5110 & 0xfffffffu32;
        let __temp_5112 = __temp_5111 >> 0x18u32;
        let __temp_5113 = __temp_5112 & 0xfu32;
        let __temp_5114 = __temp_5113 == 0x1u32;
        let __temp_5115 = self.__reg_count_15 >> 0x5u32;
        let __temp_5116 = __temp_5115 & 0x1u32;
        let __temp_5117 = __temp_5116 != 0x0u32;
        let __temp_5118 = !__temp_5117;
        let __temp_5119 = !false;
        let __temp_5120 = __temp_5119 & __temp_5118;
        let __temp_5121 = self.__reg_state_7 == 0x3u32;
        let __temp_5122 = __temp_5121 & self.__reg_bus_enable_6;
        let __temp_5123 = __temp_5122 & self.__reg_bus_write_5;
        let __temp_5124 = __temp_5123 | __temp_5120;
        let __temp_5125 = self.__reg_state_7 == 0x3u32;
        let __temp_5126 = __temp_5125 & self.__reg_bus_enable_6;
        let __temp_5127 = self.__reg_state_7 == 0x0u32;
        let __temp_5128 = __temp_5127 | __temp_5126;
        let __temp_5129 = __temp_5128 & __temp_5124;
        let __temp_5130 = __temp_5129 & __temp_5114;
        let __temp_5131 = __temp_5130 & __temp_5102;
        let __temp_5132 = __temp_5131 & __temp_5099;
        self.ddr3_mem_element_4_8_write_port_enable = __temp_5132;
        self.program_ram_mem_element_1_46_read_port_0_address = __temp_828;
        self.program_ram_mem_element_1_46_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_1_46_write_port_address = __temp_828;
        let __temp_5133 = self.__reg_bus_write_data_1 as u128;
        let __temp_5134 = __temp_5133 << 0x60u32;
        let __temp_5135 = __temp_5134 | 0x0u128;
        let __temp_5136 = 0x0u32 as u64;
        let __temp_5137 = self.__reg_bus_write_data_1 as u64;
        let __temp_5138 = __temp_5136 << 0x20u32;
        let __temp_5139 = __temp_5138 | __temp_5137;
        let __temp_5140 = __temp_5139 as u128;
        let __temp_5141 = 0x0u64 as u128;
        let __temp_5142 = __temp_5140 << 0x40u32;
        let __temp_5143 = __temp_5142 | __temp_5141;
        let __temp_5144 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5145 = __temp_5144 & 0x3fffffffu32;
        let __temp_5146 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5147 = __temp_5146 & 0x3fffffffu32;
        let __temp_5148 = self.__reg_state_7 == 0x3u32;
        let __temp_5149 = __temp_5148 & self.__reg_bus_enable_6;
        let __temp_5150 = if __temp_5149 { __temp_5147 } else { __temp_5145 };
        let __temp_5151 = __temp_5150 & 0x3u32;
        let __temp_5152 = __temp_5151 == 0x2u32;
        let __temp_5153 = if __temp_5152 { __temp_5143 } else { __temp_5135 };
        let __temp_5154 = 0x0u64 as u128;
        let __temp_5155 = self.__reg_bus_write_data_1 as u128;
        let __temp_5156 = __temp_5154 << 0x20u32;
        let __temp_5157 = __temp_5156 | __temp_5155;
        let __temp_5158 = 0x0u32 as u128;
        let __temp_5159 = __temp_5157 << 0x20u32;
        let __temp_5160 = __temp_5159 | __temp_5158;
        let __temp_5161 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5162 = __temp_5161 & 0x3fffffffu32;
        let __temp_5163 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5164 = __temp_5163 & 0x3fffffffu32;
        let __temp_5165 = self.__reg_state_7 == 0x3u32;
        let __temp_5166 = __temp_5165 & self.__reg_bus_enable_6;
        let __temp_5167 = if __temp_5166 { __temp_5164 } else { __temp_5162 };
        let __temp_5168 = __temp_5167 & 0x3u32;
        let __temp_5169 = __temp_5168 == 0x1u32;
        let __temp_5170 = if __temp_5169 { __temp_5160 } else { __temp_5153 };
        let __temp_5171 = self.__reg_bus_write_data_1 as u128;
        let __temp_5172 = 0x0u128 << 0x20u32;
        let __temp_5173 = __temp_5172 | __temp_5171;
        let __temp_5174 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5175 = __temp_5174 & 0x3fffffffu32;
        let __temp_5176 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5177 = __temp_5176 & 0x3fffffffu32;
        let __temp_5178 = self.__reg_state_7 == 0x3u32;
        let __temp_5179 = __temp_5178 & self.__reg_bus_enable_6;
        let __temp_5180 = if __temp_5179 { __temp_5177 } else { __temp_5175 };
        let __temp_5181 = __temp_5180 & 0x3u32;
        let __temp_5182 = __temp_5181 == 0x0u32;
        let __temp_5183 = if __temp_5182 { __temp_5173 } else { __temp_5170 };
        let __temp_5184 = __temp_5183 >> 0x8u32;
        let __temp_5185 = __temp_5184 as u32;
        let __temp_5186 = __temp_5185 & 0xffu32;
        self.program_ram_mem_element_1_46_write_port_value = __temp_5186;
        let __temp_5187 = true as u32;
        let __temp_5188 = __temp_5187 << 0x1u32;
        let __temp_5189 = __temp_5187 | __temp_5188;
        let __temp_5190 = __temp_5187 << 0x2u32;
        let __temp_5191 = __temp_5189 | __temp_5190;
        let __temp_5192 = __temp_5187 << 0x3u32;
        let __temp_5193 = __temp_5191 | __temp_5192;
        let __temp_5194 = self.__reg_state_7 == 0x3u32;
        let __temp_5195 = __temp_5194 & self.__reg_bus_enable_6;
        let __temp_5196 = if __temp_5195 { self.__reg_bus_write_byte_enable_40 } else { __temp_5193 };
        let __temp_5197 = __temp_5196 << 0xcu32;
        let __temp_5198 = __temp_5197 | 0x0u32;
        let __temp_5199 = true as u32;
        let __temp_5200 = __temp_5199 << 0x1u32;
        let __temp_5201 = __temp_5199 | __temp_5200;
        let __temp_5202 = __temp_5199 << 0x2u32;
        let __temp_5203 = __temp_5201 | __temp_5202;
        let __temp_5204 = __temp_5199 << 0x3u32;
        let __temp_5205 = __temp_5203 | __temp_5204;
        let __temp_5206 = self.__reg_state_7 == 0x3u32;
        let __temp_5207 = __temp_5206 & self.__reg_bus_enable_6;
        let __temp_5208 = if __temp_5207 { self.__reg_bus_write_byte_enable_40 } else { __temp_5205 };
        let __temp_5209 = 0x0u32 << 0x4u32;
        let __temp_5210 = __temp_5209 | __temp_5208;
        let __temp_5211 = __temp_5210 << 0x8u32;
        let __temp_5212 = __temp_5211 | 0x0u32;
        let __temp_5213 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5214 = __temp_5213 & 0x3fffffffu32;
        let __temp_5215 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5216 = __temp_5215 & 0x3fffffffu32;
        let __temp_5217 = self.__reg_state_7 == 0x3u32;
        let __temp_5218 = __temp_5217 & self.__reg_bus_enable_6;
        let __temp_5219 = if __temp_5218 { __temp_5216 } else { __temp_5214 };
        let __temp_5220 = __temp_5219 & 0x3u32;
        let __temp_5221 = __temp_5220 == 0x2u32;
        let __temp_5222 = if __temp_5221 { __temp_5212 } else { __temp_5198 };
        let __temp_5223 = true as u32;
        let __temp_5224 = __temp_5223 << 0x1u32;
        let __temp_5225 = __temp_5223 | __temp_5224;
        let __temp_5226 = __temp_5223 << 0x2u32;
        let __temp_5227 = __temp_5225 | __temp_5226;
        let __temp_5228 = __temp_5223 << 0x3u32;
        let __temp_5229 = __temp_5227 | __temp_5228;
        let __temp_5230 = self.__reg_state_7 == 0x3u32;
        let __temp_5231 = __temp_5230 & self.__reg_bus_enable_6;
        let __temp_5232 = if __temp_5231 { self.__reg_bus_write_byte_enable_40 } else { __temp_5229 };
        let __temp_5233 = 0x0u32 << 0x4u32;
        let __temp_5234 = __temp_5233 | __temp_5232;
        let __temp_5235 = __temp_5234 << 0x4u32;
        let __temp_5236 = __temp_5235 | 0x0u32;
        let __temp_5237 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5238 = __temp_5237 & 0x3fffffffu32;
        let __temp_5239 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5240 = __temp_5239 & 0x3fffffffu32;
        let __temp_5241 = self.__reg_state_7 == 0x3u32;
        let __temp_5242 = __temp_5241 & self.__reg_bus_enable_6;
        let __temp_5243 = if __temp_5242 { __temp_5240 } else { __temp_5238 };
        let __temp_5244 = __temp_5243 & 0x3u32;
        let __temp_5245 = __temp_5244 == 0x1u32;
        let __temp_5246 = if __temp_5245 { __temp_5236 } else { __temp_5222 };
        let __temp_5247 = true as u32;
        let __temp_5248 = __temp_5247 << 0x1u32;
        let __temp_5249 = __temp_5247 | __temp_5248;
        let __temp_5250 = __temp_5247 << 0x2u32;
        let __temp_5251 = __temp_5249 | __temp_5250;
        let __temp_5252 = __temp_5247 << 0x3u32;
        let __temp_5253 = __temp_5251 | __temp_5252;
        let __temp_5254 = self.__reg_state_7 == 0x3u32;
        let __temp_5255 = __temp_5254 & self.__reg_bus_enable_6;
        let __temp_5256 = if __temp_5255 { self.__reg_bus_write_byte_enable_40 } else { __temp_5253 };
        let __temp_5257 = 0x0u32 << 0x4u32;
        let __temp_5258 = __temp_5257 | __temp_5256;
        let __temp_5259 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5260 = __temp_5259 & 0x3fffffffu32;
        let __temp_5261 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5262 = __temp_5261 & 0x3fffffffu32;
        let __temp_5263 = self.__reg_state_7 == 0x3u32;
        let __temp_5264 = __temp_5263 & self.__reg_bus_enable_6;
        let __temp_5265 = if __temp_5264 { __temp_5262 } else { __temp_5260 };
        let __temp_5266 = __temp_5265 & 0x3u32;
        let __temp_5267 = __temp_5266 == 0x0u32;
        let __temp_5268 = if __temp_5267 { __temp_5258 } else { __temp_5246 };
        let __temp_5269 = __temp_5268 >> 0x1u32;
        let __temp_5270 = __temp_5269 & 0x1u32;
        let __temp_5271 = __temp_5270 != 0x0u32;
        let __temp_5272 = self.__reg_state_7 == 0x3u32;
        let __temp_5273 = __temp_5272 & self.__reg_bus_enable_6;
        let __temp_5274 = __temp_5273 & self.__reg_bus_write_5;
        let __temp_5275 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5276 = __temp_5275 & 0x3fffffffu32;
        let __temp_5277 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5278 = __temp_5277 & 0x3fffffffu32;
        let __temp_5279 = self.__reg_state_7 == 0x3u32;
        let __temp_5280 = __temp_5279 & self.__reg_bus_enable_6;
        let __temp_5281 = if __temp_5280 { __temp_5278 } else { __temp_5276 };
        let __temp_5282 = __temp_5281 >> 0x2u32;
        let __temp_5283 = __temp_5282 & 0xfffffffu32;
        let __temp_5284 = __temp_5283 & 0xffffffu32;
        let __temp_5285 = __temp_5284 >> 0x14u32;
        let __temp_5286 = __temp_5285 & 0xfu32;
        let __temp_5287 = __temp_5286 == 0x1u32;
        let __temp_5288 = self.__reg_count_12 >> 0x5u32;
        let __temp_5289 = __temp_5288 & 0x1u32;
        let __temp_5290 = __temp_5289 != 0x0u32;
        let __temp_5291 = !__temp_5290;
        let __temp_5292 = !false;
        let __temp_5293 = __temp_5292 & __temp_5291;
        let __temp_5294 = self.__reg_state_7 == 0x3u32;
        let __temp_5295 = __temp_5294 & self.__reg_bus_enable_6;
        let __temp_5296 = __temp_5295 & self.__reg_bus_write_5;
        let __temp_5297 = __temp_5296 | __temp_5293;
        let __temp_5298 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5299 = __temp_5298 & 0x3fffffffu32;
        let __temp_5300 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5301 = __temp_5300 & 0x3fffffffu32;
        let __temp_5302 = self.__reg_state_7 == 0x3u32;
        let __temp_5303 = __temp_5302 & self.__reg_bus_enable_6;
        let __temp_5304 = if __temp_5303 { __temp_5301 } else { __temp_5299 };
        let __temp_5305 = __temp_5304 >> 0x2u32;
        let __temp_5306 = __temp_5305 & 0xfffffffu32;
        let __temp_5307 = __temp_5306 >> 0x18u32;
        let __temp_5308 = __temp_5307 & 0xfu32;
        let __temp_5309 = __temp_5308 == 0x0u32;
        let __temp_5310 = self.__reg_count_15 >> 0x5u32;
        let __temp_5311 = __temp_5310 & 0x1u32;
        let __temp_5312 = __temp_5311 != 0x0u32;
        let __temp_5313 = !__temp_5312;
        let __temp_5314 = !false;
        let __temp_5315 = __temp_5314 & __temp_5313;
        let __temp_5316 = self.__reg_state_7 == 0x3u32;
        let __temp_5317 = __temp_5316 & self.__reg_bus_enable_6;
        let __temp_5318 = __temp_5317 & self.__reg_bus_write_5;
        let __temp_5319 = __temp_5318 | __temp_5315;
        let __temp_5320 = self.__reg_state_7 == 0x3u32;
        let __temp_5321 = __temp_5320 & self.__reg_bus_enable_6;
        let __temp_5322 = self.__reg_state_7 == 0x0u32;
        let __temp_5323 = __temp_5322 | __temp_5321;
        let __temp_5324 = __temp_5323 & __temp_5319;
        let __temp_5325 = __temp_5324 & __temp_5309;
        let __temp_5326 = __temp_5325 & __temp_5297;
        let __temp_5327 = __temp_5326 & __temp_5287;
        let __temp_5328 = __temp_5327 & __temp_5274;
        let __temp_5329 = __temp_5328 & __temp_5271;
        self.program_ram_mem_element_1_46_write_port_enable = __temp_5329;
        self.ddr3_mem_element_12_16_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_12_16_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_12_16_write_port_address = __temp_1094;
        let __temp_5330 = self.__reg_bus_write_data_1 as u128;
        let __temp_5331 = __temp_5330 << 0x60u32;
        let __temp_5332 = __temp_5331 | 0x0u128;
        let __temp_5333 = 0x0u32 as u64;
        let __temp_5334 = self.__reg_bus_write_data_1 as u64;
        let __temp_5335 = __temp_5333 << 0x20u32;
        let __temp_5336 = __temp_5335 | __temp_5334;
        let __temp_5337 = __temp_5336 as u128;
        let __temp_5338 = 0x0u64 as u128;
        let __temp_5339 = __temp_5337 << 0x40u32;
        let __temp_5340 = __temp_5339 | __temp_5338;
        let __temp_5341 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5342 = __temp_5341 & 0x3fffffffu32;
        let __temp_5343 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5344 = __temp_5343 & 0x3fffffffu32;
        let __temp_5345 = self.__reg_state_7 == 0x3u32;
        let __temp_5346 = __temp_5345 & self.__reg_bus_enable_6;
        let __temp_5347 = if __temp_5346 { __temp_5344 } else { __temp_5342 };
        let __temp_5348 = __temp_5347 & 0x3u32;
        let __temp_5349 = __temp_5348 == 0x2u32;
        let __temp_5350 = if __temp_5349 { __temp_5340 } else { __temp_5332 };
        let __temp_5351 = 0x0u64 as u128;
        let __temp_5352 = self.__reg_bus_write_data_1 as u128;
        let __temp_5353 = __temp_5351 << 0x20u32;
        let __temp_5354 = __temp_5353 | __temp_5352;
        let __temp_5355 = 0x0u32 as u128;
        let __temp_5356 = __temp_5354 << 0x20u32;
        let __temp_5357 = __temp_5356 | __temp_5355;
        let __temp_5358 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5359 = __temp_5358 & 0x3fffffffu32;
        let __temp_5360 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5361 = __temp_5360 & 0x3fffffffu32;
        let __temp_5362 = self.__reg_state_7 == 0x3u32;
        let __temp_5363 = __temp_5362 & self.__reg_bus_enable_6;
        let __temp_5364 = if __temp_5363 { __temp_5361 } else { __temp_5359 };
        let __temp_5365 = __temp_5364 & 0x3u32;
        let __temp_5366 = __temp_5365 == 0x1u32;
        let __temp_5367 = if __temp_5366 { __temp_5357 } else { __temp_5350 };
        let __temp_5368 = self.__reg_bus_write_data_1 as u128;
        let __temp_5369 = 0x0u128 << 0x20u32;
        let __temp_5370 = __temp_5369 | __temp_5368;
        let __temp_5371 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5372 = __temp_5371 & 0x3fffffffu32;
        let __temp_5373 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5374 = __temp_5373 & 0x3fffffffu32;
        let __temp_5375 = self.__reg_state_7 == 0x3u32;
        let __temp_5376 = __temp_5375 & self.__reg_bus_enable_6;
        let __temp_5377 = if __temp_5376 { __temp_5374 } else { __temp_5372 };
        let __temp_5378 = __temp_5377 & 0x3u32;
        let __temp_5379 = __temp_5378 == 0x0u32;
        let __temp_5380 = if __temp_5379 { __temp_5370 } else { __temp_5367 };
        let __temp_5381 = __temp_5380 >> 0x60u32;
        let __temp_5382 = __temp_5381 as u32;
        let __temp_5383 = __temp_5382 & 0xffu32;
        self.ddr3_mem_element_12_16_write_port_value = __temp_5383;
        let __temp_5384 = true as u32;
        let __temp_5385 = __temp_5384 << 0x1u32;
        let __temp_5386 = __temp_5384 | __temp_5385;
        let __temp_5387 = __temp_5384 << 0x2u32;
        let __temp_5388 = __temp_5386 | __temp_5387;
        let __temp_5389 = __temp_5384 << 0x3u32;
        let __temp_5390 = __temp_5388 | __temp_5389;
        let __temp_5391 = self.__reg_state_7 == 0x3u32;
        let __temp_5392 = __temp_5391 & self.__reg_bus_enable_6;
        let __temp_5393 = if __temp_5392 { self.__reg_bus_write_byte_enable_40 } else { __temp_5390 };
        let __temp_5394 = __temp_5393 << 0xcu32;
        let __temp_5395 = __temp_5394 | 0x0u32;
        let __temp_5396 = true as u32;
        let __temp_5397 = __temp_5396 << 0x1u32;
        let __temp_5398 = __temp_5396 | __temp_5397;
        let __temp_5399 = __temp_5396 << 0x2u32;
        let __temp_5400 = __temp_5398 | __temp_5399;
        let __temp_5401 = __temp_5396 << 0x3u32;
        let __temp_5402 = __temp_5400 | __temp_5401;
        let __temp_5403 = self.__reg_state_7 == 0x3u32;
        let __temp_5404 = __temp_5403 & self.__reg_bus_enable_6;
        let __temp_5405 = if __temp_5404 { self.__reg_bus_write_byte_enable_40 } else { __temp_5402 };
        let __temp_5406 = 0x0u32 << 0x4u32;
        let __temp_5407 = __temp_5406 | __temp_5405;
        let __temp_5408 = __temp_5407 << 0x8u32;
        let __temp_5409 = __temp_5408 | 0x0u32;
        let __temp_5410 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5411 = __temp_5410 & 0x3fffffffu32;
        let __temp_5412 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5413 = __temp_5412 & 0x3fffffffu32;
        let __temp_5414 = self.__reg_state_7 == 0x3u32;
        let __temp_5415 = __temp_5414 & self.__reg_bus_enable_6;
        let __temp_5416 = if __temp_5415 { __temp_5413 } else { __temp_5411 };
        let __temp_5417 = __temp_5416 & 0x3u32;
        let __temp_5418 = __temp_5417 == 0x2u32;
        let __temp_5419 = if __temp_5418 { __temp_5409 } else { __temp_5395 };
        let __temp_5420 = true as u32;
        let __temp_5421 = __temp_5420 << 0x1u32;
        let __temp_5422 = __temp_5420 | __temp_5421;
        let __temp_5423 = __temp_5420 << 0x2u32;
        let __temp_5424 = __temp_5422 | __temp_5423;
        let __temp_5425 = __temp_5420 << 0x3u32;
        let __temp_5426 = __temp_5424 | __temp_5425;
        let __temp_5427 = self.__reg_state_7 == 0x3u32;
        let __temp_5428 = __temp_5427 & self.__reg_bus_enable_6;
        let __temp_5429 = if __temp_5428 { self.__reg_bus_write_byte_enable_40 } else { __temp_5426 };
        let __temp_5430 = 0x0u32 << 0x4u32;
        let __temp_5431 = __temp_5430 | __temp_5429;
        let __temp_5432 = __temp_5431 << 0x4u32;
        let __temp_5433 = __temp_5432 | 0x0u32;
        let __temp_5434 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5435 = __temp_5434 & 0x3fffffffu32;
        let __temp_5436 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5437 = __temp_5436 & 0x3fffffffu32;
        let __temp_5438 = self.__reg_state_7 == 0x3u32;
        let __temp_5439 = __temp_5438 & self.__reg_bus_enable_6;
        let __temp_5440 = if __temp_5439 { __temp_5437 } else { __temp_5435 };
        let __temp_5441 = __temp_5440 & 0x3u32;
        let __temp_5442 = __temp_5441 == 0x1u32;
        let __temp_5443 = if __temp_5442 { __temp_5433 } else { __temp_5419 };
        let __temp_5444 = true as u32;
        let __temp_5445 = __temp_5444 << 0x1u32;
        let __temp_5446 = __temp_5444 | __temp_5445;
        let __temp_5447 = __temp_5444 << 0x2u32;
        let __temp_5448 = __temp_5446 | __temp_5447;
        let __temp_5449 = __temp_5444 << 0x3u32;
        let __temp_5450 = __temp_5448 | __temp_5449;
        let __temp_5451 = self.__reg_state_7 == 0x3u32;
        let __temp_5452 = __temp_5451 & self.__reg_bus_enable_6;
        let __temp_5453 = if __temp_5452 { self.__reg_bus_write_byte_enable_40 } else { __temp_5450 };
        let __temp_5454 = 0x0u32 << 0x4u32;
        let __temp_5455 = __temp_5454 | __temp_5453;
        let __temp_5456 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5457 = __temp_5456 & 0x3fffffffu32;
        let __temp_5458 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5459 = __temp_5458 & 0x3fffffffu32;
        let __temp_5460 = self.__reg_state_7 == 0x3u32;
        let __temp_5461 = __temp_5460 & self.__reg_bus_enable_6;
        let __temp_5462 = if __temp_5461 { __temp_5459 } else { __temp_5457 };
        let __temp_5463 = __temp_5462 & 0x3u32;
        let __temp_5464 = __temp_5463 == 0x0u32;
        let __temp_5465 = if __temp_5464 { __temp_5455 } else { __temp_5443 };
        let __temp_5466 = __temp_5465 >> 0xcu32;
        let __temp_5467 = __temp_5466 & 0x1u32;
        let __temp_5468 = __temp_5467 != 0x0u32;
        let __temp_5469 = self.__reg_state_7 == 0x3u32;
        let __temp_5470 = __temp_5469 & self.__reg_bus_enable_6;
        let __temp_5471 = __temp_5470 & self.__reg_bus_write_5;
        let __temp_5472 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5473 = __temp_5472 & 0x3fffffffu32;
        let __temp_5474 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5475 = __temp_5474 & 0x3fffffffu32;
        let __temp_5476 = self.__reg_state_7 == 0x3u32;
        let __temp_5477 = __temp_5476 & self.__reg_bus_enable_6;
        let __temp_5478 = if __temp_5477 { __temp_5475 } else { __temp_5473 };
        let __temp_5479 = __temp_5478 >> 0x2u32;
        let __temp_5480 = __temp_5479 & 0xfffffffu32;
        let __temp_5481 = __temp_5480 >> 0x18u32;
        let __temp_5482 = __temp_5481 & 0xfu32;
        let __temp_5483 = __temp_5482 == 0x1u32;
        let __temp_5484 = self.__reg_count_15 >> 0x5u32;
        let __temp_5485 = __temp_5484 & 0x1u32;
        let __temp_5486 = __temp_5485 != 0x0u32;
        let __temp_5487 = !__temp_5486;
        let __temp_5488 = !false;
        let __temp_5489 = __temp_5488 & __temp_5487;
        let __temp_5490 = self.__reg_state_7 == 0x3u32;
        let __temp_5491 = __temp_5490 & self.__reg_bus_enable_6;
        let __temp_5492 = __temp_5491 & self.__reg_bus_write_5;
        let __temp_5493 = __temp_5492 | __temp_5489;
        let __temp_5494 = self.__reg_state_7 == 0x3u32;
        let __temp_5495 = __temp_5494 & self.__reg_bus_enable_6;
        let __temp_5496 = self.__reg_state_7 == 0x0u32;
        let __temp_5497 = __temp_5496 | __temp_5495;
        let __temp_5498 = __temp_5497 & __temp_5493;
        let __temp_5499 = __temp_5498 & __temp_5483;
        let __temp_5500 = __temp_5499 & __temp_5471;
        let __temp_5501 = __temp_5500 & __temp_5468;
        self.ddr3_mem_element_12_16_write_port_enable = __temp_5501;
        self.program_ram_mem_element_14_59_read_port_0_address = __temp_828;
        self.program_ram_mem_element_14_59_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_14_59_write_port_address = __temp_828;
        let __temp_5502 = self.__reg_bus_write_data_1 as u128;
        let __temp_5503 = __temp_5502 << 0x60u32;
        let __temp_5504 = __temp_5503 | 0x0u128;
        let __temp_5505 = 0x0u32 as u64;
        let __temp_5506 = self.__reg_bus_write_data_1 as u64;
        let __temp_5507 = __temp_5505 << 0x20u32;
        let __temp_5508 = __temp_5507 | __temp_5506;
        let __temp_5509 = __temp_5508 as u128;
        let __temp_5510 = 0x0u64 as u128;
        let __temp_5511 = __temp_5509 << 0x40u32;
        let __temp_5512 = __temp_5511 | __temp_5510;
        let __temp_5513 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5514 = __temp_5513 & 0x3fffffffu32;
        let __temp_5515 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5516 = __temp_5515 & 0x3fffffffu32;
        let __temp_5517 = self.__reg_state_7 == 0x3u32;
        let __temp_5518 = __temp_5517 & self.__reg_bus_enable_6;
        let __temp_5519 = if __temp_5518 { __temp_5516 } else { __temp_5514 };
        let __temp_5520 = __temp_5519 & 0x3u32;
        let __temp_5521 = __temp_5520 == 0x2u32;
        let __temp_5522 = if __temp_5521 { __temp_5512 } else { __temp_5504 };
        let __temp_5523 = 0x0u64 as u128;
        let __temp_5524 = self.__reg_bus_write_data_1 as u128;
        let __temp_5525 = __temp_5523 << 0x20u32;
        let __temp_5526 = __temp_5525 | __temp_5524;
        let __temp_5527 = 0x0u32 as u128;
        let __temp_5528 = __temp_5526 << 0x20u32;
        let __temp_5529 = __temp_5528 | __temp_5527;
        let __temp_5530 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5531 = __temp_5530 & 0x3fffffffu32;
        let __temp_5532 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5533 = __temp_5532 & 0x3fffffffu32;
        let __temp_5534 = self.__reg_state_7 == 0x3u32;
        let __temp_5535 = __temp_5534 & self.__reg_bus_enable_6;
        let __temp_5536 = if __temp_5535 { __temp_5533 } else { __temp_5531 };
        let __temp_5537 = __temp_5536 & 0x3u32;
        let __temp_5538 = __temp_5537 == 0x1u32;
        let __temp_5539 = if __temp_5538 { __temp_5529 } else { __temp_5522 };
        let __temp_5540 = self.__reg_bus_write_data_1 as u128;
        let __temp_5541 = 0x0u128 << 0x20u32;
        let __temp_5542 = __temp_5541 | __temp_5540;
        let __temp_5543 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5544 = __temp_5543 & 0x3fffffffu32;
        let __temp_5545 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5546 = __temp_5545 & 0x3fffffffu32;
        let __temp_5547 = self.__reg_state_7 == 0x3u32;
        let __temp_5548 = __temp_5547 & self.__reg_bus_enable_6;
        let __temp_5549 = if __temp_5548 { __temp_5546 } else { __temp_5544 };
        let __temp_5550 = __temp_5549 & 0x3u32;
        let __temp_5551 = __temp_5550 == 0x0u32;
        let __temp_5552 = if __temp_5551 { __temp_5542 } else { __temp_5539 };
        let __temp_5553 = __temp_5552 >> 0x70u32;
        let __temp_5554 = __temp_5553 as u32;
        let __temp_5555 = __temp_5554 & 0xffu32;
        self.program_ram_mem_element_14_59_write_port_value = __temp_5555;
        let __temp_5556 = true as u32;
        let __temp_5557 = __temp_5556 << 0x1u32;
        let __temp_5558 = __temp_5556 | __temp_5557;
        let __temp_5559 = __temp_5556 << 0x2u32;
        let __temp_5560 = __temp_5558 | __temp_5559;
        let __temp_5561 = __temp_5556 << 0x3u32;
        let __temp_5562 = __temp_5560 | __temp_5561;
        let __temp_5563 = self.__reg_state_7 == 0x3u32;
        let __temp_5564 = __temp_5563 & self.__reg_bus_enable_6;
        let __temp_5565 = if __temp_5564 { self.__reg_bus_write_byte_enable_40 } else { __temp_5562 };
        let __temp_5566 = __temp_5565 << 0xcu32;
        let __temp_5567 = __temp_5566 | 0x0u32;
        let __temp_5568 = true as u32;
        let __temp_5569 = __temp_5568 << 0x1u32;
        let __temp_5570 = __temp_5568 | __temp_5569;
        let __temp_5571 = __temp_5568 << 0x2u32;
        let __temp_5572 = __temp_5570 | __temp_5571;
        let __temp_5573 = __temp_5568 << 0x3u32;
        let __temp_5574 = __temp_5572 | __temp_5573;
        let __temp_5575 = self.__reg_state_7 == 0x3u32;
        let __temp_5576 = __temp_5575 & self.__reg_bus_enable_6;
        let __temp_5577 = if __temp_5576 { self.__reg_bus_write_byte_enable_40 } else { __temp_5574 };
        let __temp_5578 = 0x0u32 << 0x4u32;
        let __temp_5579 = __temp_5578 | __temp_5577;
        let __temp_5580 = __temp_5579 << 0x8u32;
        let __temp_5581 = __temp_5580 | 0x0u32;
        let __temp_5582 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5583 = __temp_5582 & 0x3fffffffu32;
        let __temp_5584 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5585 = __temp_5584 & 0x3fffffffu32;
        let __temp_5586 = self.__reg_state_7 == 0x3u32;
        let __temp_5587 = __temp_5586 & self.__reg_bus_enable_6;
        let __temp_5588 = if __temp_5587 { __temp_5585 } else { __temp_5583 };
        let __temp_5589 = __temp_5588 & 0x3u32;
        let __temp_5590 = __temp_5589 == 0x2u32;
        let __temp_5591 = if __temp_5590 { __temp_5581 } else { __temp_5567 };
        let __temp_5592 = true as u32;
        let __temp_5593 = __temp_5592 << 0x1u32;
        let __temp_5594 = __temp_5592 | __temp_5593;
        let __temp_5595 = __temp_5592 << 0x2u32;
        let __temp_5596 = __temp_5594 | __temp_5595;
        let __temp_5597 = __temp_5592 << 0x3u32;
        let __temp_5598 = __temp_5596 | __temp_5597;
        let __temp_5599 = self.__reg_state_7 == 0x3u32;
        let __temp_5600 = __temp_5599 & self.__reg_bus_enable_6;
        let __temp_5601 = if __temp_5600 { self.__reg_bus_write_byte_enable_40 } else { __temp_5598 };
        let __temp_5602 = 0x0u32 << 0x4u32;
        let __temp_5603 = __temp_5602 | __temp_5601;
        let __temp_5604 = __temp_5603 << 0x4u32;
        let __temp_5605 = __temp_5604 | 0x0u32;
        let __temp_5606 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5607 = __temp_5606 & 0x3fffffffu32;
        let __temp_5608 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5609 = __temp_5608 & 0x3fffffffu32;
        let __temp_5610 = self.__reg_state_7 == 0x3u32;
        let __temp_5611 = __temp_5610 & self.__reg_bus_enable_6;
        let __temp_5612 = if __temp_5611 { __temp_5609 } else { __temp_5607 };
        let __temp_5613 = __temp_5612 & 0x3u32;
        let __temp_5614 = __temp_5613 == 0x1u32;
        let __temp_5615 = if __temp_5614 { __temp_5605 } else { __temp_5591 };
        let __temp_5616 = true as u32;
        let __temp_5617 = __temp_5616 << 0x1u32;
        let __temp_5618 = __temp_5616 | __temp_5617;
        let __temp_5619 = __temp_5616 << 0x2u32;
        let __temp_5620 = __temp_5618 | __temp_5619;
        let __temp_5621 = __temp_5616 << 0x3u32;
        let __temp_5622 = __temp_5620 | __temp_5621;
        let __temp_5623 = self.__reg_state_7 == 0x3u32;
        let __temp_5624 = __temp_5623 & self.__reg_bus_enable_6;
        let __temp_5625 = if __temp_5624 { self.__reg_bus_write_byte_enable_40 } else { __temp_5622 };
        let __temp_5626 = 0x0u32 << 0x4u32;
        let __temp_5627 = __temp_5626 | __temp_5625;
        let __temp_5628 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5629 = __temp_5628 & 0x3fffffffu32;
        let __temp_5630 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5631 = __temp_5630 & 0x3fffffffu32;
        let __temp_5632 = self.__reg_state_7 == 0x3u32;
        let __temp_5633 = __temp_5632 & self.__reg_bus_enable_6;
        let __temp_5634 = if __temp_5633 { __temp_5631 } else { __temp_5629 };
        let __temp_5635 = __temp_5634 & 0x3u32;
        let __temp_5636 = __temp_5635 == 0x0u32;
        let __temp_5637 = if __temp_5636 { __temp_5627 } else { __temp_5615 };
        let __temp_5638 = __temp_5637 >> 0xeu32;
        let __temp_5639 = __temp_5638 & 0x1u32;
        let __temp_5640 = __temp_5639 != 0x0u32;
        let __temp_5641 = self.__reg_state_7 == 0x3u32;
        let __temp_5642 = __temp_5641 & self.__reg_bus_enable_6;
        let __temp_5643 = __temp_5642 & self.__reg_bus_write_5;
        let __temp_5644 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5645 = __temp_5644 & 0x3fffffffu32;
        let __temp_5646 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5647 = __temp_5646 & 0x3fffffffu32;
        let __temp_5648 = self.__reg_state_7 == 0x3u32;
        let __temp_5649 = __temp_5648 & self.__reg_bus_enable_6;
        let __temp_5650 = if __temp_5649 { __temp_5647 } else { __temp_5645 };
        let __temp_5651 = __temp_5650 >> 0x2u32;
        let __temp_5652 = __temp_5651 & 0xfffffffu32;
        let __temp_5653 = __temp_5652 & 0xffffffu32;
        let __temp_5654 = __temp_5653 >> 0x14u32;
        let __temp_5655 = __temp_5654 & 0xfu32;
        let __temp_5656 = __temp_5655 == 0x1u32;
        let __temp_5657 = self.__reg_count_12 >> 0x5u32;
        let __temp_5658 = __temp_5657 & 0x1u32;
        let __temp_5659 = __temp_5658 != 0x0u32;
        let __temp_5660 = !__temp_5659;
        let __temp_5661 = !false;
        let __temp_5662 = __temp_5661 & __temp_5660;
        let __temp_5663 = self.__reg_state_7 == 0x3u32;
        let __temp_5664 = __temp_5663 & self.__reg_bus_enable_6;
        let __temp_5665 = __temp_5664 & self.__reg_bus_write_5;
        let __temp_5666 = __temp_5665 | __temp_5662;
        let __temp_5667 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5668 = __temp_5667 & 0x3fffffffu32;
        let __temp_5669 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5670 = __temp_5669 & 0x3fffffffu32;
        let __temp_5671 = self.__reg_state_7 == 0x3u32;
        let __temp_5672 = __temp_5671 & self.__reg_bus_enable_6;
        let __temp_5673 = if __temp_5672 { __temp_5670 } else { __temp_5668 };
        let __temp_5674 = __temp_5673 >> 0x2u32;
        let __temp_5675 = __temp_5674 & 0xfffffffu32;
        let __temp_5676 = __temp_5675 >> 0x18u32;
        let __temp_5677 = __temp_5676 & 0xfu32;
        let __temp_5678 = __temp_5677 == 0x0u32;
        let __temp_5679 = self.__reg_count_15 >> 0x5u32;
        let __temp_5680 = __temp_5679 & 0x1u32;
        let __temp_5681 = __temp_5680 != 0x0u32;
        let __temp_5682 = !__temp_5681;
        let __temp_5683 = !false;
        let __temp_5684 = __temp_5683 & __temp_5682;
        let __temp_5685 = self.__reg_state_7 == 0x3u32;
        let __temp_5686 = __temp_5685 & self.__reg_bus_enable_6;
        let __temp_5687 = __temp_5686 & self.__reg_bus_write_5;
        let __temp_5688 = __temp_5687 | __temp_5684;
        let __temp_5689 = self.__reg_state_7 == 0x3u32;
        let __temp_5690 = __temp_5689 & self.__reg_bus_enable_6;
        let __temp_5691 = self.__reg_state_7 == 0x0u32;
        let __temp_5692 = __temp_5691 | __temp_5690;
        let __temp_5693 = __temp_5692 & __temp_5688;
        let __temp_5694 = __temp_5693 & __temp_5678;
        let __temp_5695 = __temp_5694 & __temp_5666;
        let __temp_5696 = __temp_5695 & __temp_5656;
        let __temp_5697 = __temp_5696 & __temp_5643;
        let __temp_5698 = __temp_5697 & __temp_5640;
        self.program_ram_mem_element_14_59_write_port_enable = __temp_5698;
        let __temp_5699 = self.__reg_stage_19_tile_addr_47 >> 0x3u32;
        let __temp_5700 = __temp_5699 & 0x1fu32;
        let __temp_5701 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5702 = __temp_5701 & 0x3fffffffu32;
        let __temp_5703 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5704 = __temp_5703 & 0x3fffffffu32;
        let __temp_5705 = self.__reg_state_7 == 0x3u32;
        let __temp_5706 = __temp_5705 & self.__reg_bus_enable_6;
        let __temp_5707 = if __temp_5706 { __temp_5704 } else { __temp_5702 };
        let __temp_5708 = __temp_5707 >> 0x2u32;
        let __temp_5709 = __temp_5708 & 0xfffffffu32;
        let __temp_5710 = __temp_5709 & 0xffffffu32;
        let __temp_5711 = __temp_5710 & 0xfffffu32;
        let __temp_5712 = __temp_5711 & 0x1fu32;
        let __temp_5713 = self.__reg_state_7 == 0x3u32;
        let __temp_5714 = __temp_5713 & self.__reg_bus_enable_6;
        let __temp_5715 = __temp_5714 & self.__reg_bus_write_5;
        let __temp_5716 = !__temp_5715;
        let __temp_5717 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5718 = __temp_5717 & 0x3fffffffu32;
        let __temp_5719 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5720 = __temp_5719 & 0x3fffffffu32;
        let __temp_5721 = self.__reg_state_7 == 0x3u32;
        let __temp_5722 = __temp_5721 & self.__reg_bus_enable_6;
        let __temp_5723 = if __temp_5722 { __temp_5720 } else { __temp_5718 };
        let __temp_5724 = __temp_5723 >> 0x2u32;
        let __temp_5725 = __temp_5724 & 0xfffffffu32;
        let __temp_5726 = __temp_5725 & 0xffffffu32;
        let __temp_5727 = __temp_5726 >> 0x14u32;
        let __temp_5728 = __temp_5727 & 0xfu32;
        let __temp_5729 = __temp_5728 == 0x6u32;
        let __temp_5730 = self.__reg_count_12 >> 0x5u32;
        let __temp_5731 = __temp_5730 & 0x1u32;
        let __temp_5732 = __temp_5731 != 0x0u32;
        let __temp_5733 = !__temp_5732;
        let __temp_5734 = !false;
        let __temp_5735 = __temp_5734 & __temp_5733;
        let __temp_5736 = self.__reg_state_7 == 0x3u32;
        let __temp_5737 = __temp_5736 & self.__reg_bus_enable_6;
        let __temp_5738 = __temp_5737 & self.__reg_bus_write_5;
        let __temp_5739 = __temp_5738 | __temp_5735;
        let __temp_5740 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5741 = __temp_5740 & 0x3fffffffu32;
        let __temp_5742 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5743 = __temp_5742 & 0x3fffffffu32;
        let __temp_5744 = self.__reg_state_7 == 0x3u32;
        let __temp_5745 = __temp_5744 & self.__reg_bus_enable_6;
        let __temp_5746 = if __temp_5745 { __temp_5743 } else { __temp_5741 };
        let __temp_5747 = __temp_5746 >> 0x2u32;
        let __temp_5748 = __temp_5747 & 0xfffffffu32;
        let __temp_5749 = __temp_5748 >> 0x18u32;
        let __temp_5750 = __temp_5749 & 0xfu32;
        let __temp_5751 = __temp_5750 == 0x0u32;
        let __temp_5752 = self.__reg_count_15 >> 0x5u32;
        let __temp_5753 = __temp_5752 & 0x1u32;
        let __temp_5754 = __temp_5753 != 0x0u32;
        let __temp_5755 = !__temp_5754;
        let __temp_5756 = !false;
        let __temp_5757 = __temp_5756 & __temp_5755;
        let __temp_5758 = self.__reg_state_7 == 0x3u32;
        let __temp_5759 = __temp_5758 & self.__reg_bus_enable_6;
        let __temp_5760 = __temp_5759 & self.__reg_bus_write_5;
        let __temp_5761 = __temp_5760 | __temp_5757;
        let __temp_5762 = self.__reg_state_7 == 0x3u32;
        let __temp_5763 = __temp_5762 & self.__reg_bus_enable_6;
        let __temp_5764 = self.__reg_state_7 == 0x0u32;
        let __temp_5765 = __temp_5764 | __temp_5763;
        let __temp_5766 = __temp_5765 & __temp_5761;
        let __temp_5767 = __temp_5766 & __temp_5751;
        let __temp_5768 = __temp_5767 & __temp_5739;
        let __temp_5769 = __temp_5768 & __temp_5729;
        let __temp_5770 = __temp_5769 & __temp_5716;
        let __temp_5771 = if __temp_5770 { __temp_5712 } else { __temp_5700 };
        self.depth_buffer_element_6_29_read_port_0_address = __temp_5771;
        let __temp_5772 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_5773 = __temp_5772 != 0x0u32;
        let __temp_5774 = self.__reg_stage_19_valid_142 & __temp_5773;
        let __temp_5775 = self.__reg_state_7 == 0x3u32;
        let __temp_5776 = __temp_5775 & self.__reg_bus_enable_6;
        let __temp_5777 = __temp_5776 & self.__reg_bus_write_5;
        let __temp_5778 = !__temp_5777;
        let __temp_5779 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5780 = __temp_5779 & 0x3fffffffu32;
        let __temp_5781 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5782 = __temp_5781 & 0x3fffffffu32;
        let __temp_5783 = self.__reg_state_7 == 0x3u32;
        let __temp_5784 = __temp_5783 & self.__reg_bus_enable_6;
        let __temp_5785 = if __temp_5784 { __temp_5782 } else { __temp_5780 };
        let __temp_5786 = __temp_5785 >> 0x2u32;
        let __temp_5787 = __temp_5786 & 0xfffffffu32;
        let __temp_5788 = __temp_5787 & 0xffffffu32;
        let __temp_5789 = __temp_5788 >> 0x14u32;
        let __temp_5790 = __temp_5789 & 0xfu32;
        let __temp_5791 = __temp_5790 == 0x6u32;
        let __temp_5792 = self.__reg_count_12 >> 0x5u32;
        let __temp_5793 = __temp_5792 & 0x1u32;
        let __temp_5794 = __temp_5793 != 0x0u32;
        let __temp_5795 = !__temp_5794;
        let __temp_5796 = !false;
        let __temp_5797 = __temp_5796 & __temp_5795;
        let __temp_5798 = self.__reg_state_7 == 0x3u32;
        let __temp_5799 = __temp_5798 & self.__reg_bus_enable_6;
        let __temp_5800 = __temp_5799 & self.__reg_bus_write_5;
        let __temp_5801 = __temp_5800 | __temp_5797;
        let __temp_5802 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5803 = __temp_5802 & 0x3fffffffu32;
        let __temp_5804 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5805 = __temp_5804 & 0x3fffffffu32;
        let __temp_5806 = self.__reg_state_7 == 0x3u32;
        let __temp_5807 = __temp_5806 & self.__reg_bus_enable_6;
        let __temp_5808 = if __temp_5807 { __temp_5805 } else { __temp_5803 };
        let __temp_5809 = __temp_5808 >> 0x2u32;
        let __temp_5810 = __temp_5809 & 0xfffffffu32;
        let __temp_5811 = __temp_5810 >> 0x18u32;
        let __temp_5812 = __temp_5811 & 0xfu32;
        let __temp_5813 = __temp_5812 == 0x0u32;
        let __temp_5814 = self.__reg_count_15 >> 0x5u32;
        let __temp_5815 = __temp_5814 & 0x1u32;
        let __temp_5816 = __temp_5815 != 0x0u32;
        let __temp_5817 = !__temp_5816;
        let __temp_5818 = !false;
        let __temp_5819 = __temp_5818 & __temp_5817;
        let __temp_5820 = self.__reg_state_7 == 0x3u32;
        let __temp_5821 = __temp_5820 & self.__reg_bus_enable_6;
        let __temp_5822 = __temp_5821 & self.__reg_bus_write_5;
        let __temp_5823 = __temp_5822 | __temp_5819;
        let __temp_5824 = self.__reg_state_7 == 0x3u32;
        let __temp_5825 = __temp_5824 & self.__reg_bus_enable_6;
        let __temp_5826 = self.__reg_state_7 == 0x0u32;
        let __temp_5827 = __temp_5826 | __temp_5825;
        let __temp_5828 = __temp_5827 & __temp_5823;
        let __temp_5829 = __temp_5828 & __temp_5813;
        let __temp_5830 = __temp_5829 & __temp_5801;
        let __temp_5831 = __temp_5830 & __temp_5791;
        let __temp_5832 = __temp_5831 & __temp_5778;
        let __temp_5833 = __temp_5832 | __temp_5774;
        self.depth_buffer_element_6_29_read_port_0_enable = __temp_5833;
        let __temp_5834 = self.__reg_stage_21_tile_addr_45 >> 0x3u32;
        let __temp_5835 = __temp_5834 & 0x1fu32;
        let __temp_5836 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5837 = __temp_5836 & 0x3fffffffu32;
        let __temp_5838 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5839 = __temp_5838 & 0x3fffffffu32;
        let __temp_5840 = self.__reg_state_7 == 0x3u32;
        let __temp_5841 = __temp_5840 & self.__reg_bus_enable_6;
        let __temp_5842 = if __temp_5841 { __temp_5839 } else { __temp_5837 };
        let __temp_5843 = __temp_5842 >> 0x2u32;
        let __temp_5844 = __temp_5843 & 0xfffffffu32;
        let __temp_5845 = __temp_5844 & 0xffffffu32;
        let __temp_5846 = __temp_5845 & 0xfffffu32;
        let __temp_5847 = __temp_5846 & 0x1fu32;
        let __temp_5848 = self.__reg_state_7 == 0x3u32;
        let __temp_5849 = __temp_5848 & self.__reg_bus_enable_6;
        let __temp_5850 = __temp_5849 & self.__reg_bus_write_5;
        let __temp_5851 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5852 = __temp_5851 & 0x3fffffffu32;
        let __temp_5853 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5854 = __temp_5853 & 0x3fffffffu32;
        let __temp_5855 = self.__reg_state_7 == 0x3u32;
        let __temp_5856 = __temp_5855 & self.__reg_bus_enable_6;
        let __temp_5857 = if __temp_5856 { __temp_5854 } else { __temp_5852 };
        let __temp_5858 = __temp_5857 >> 0x2u32;
        let __temp_5859 = __temp_5858 & 0xfffffffu32;
        let __temp_5860 = __temp_5859 & 0xffffffu32;
        let __temp_5861 = __temp_5860 >> 0x14u32;
        let __temp_5862 = __temp_5861 & 0xfu32;
        let __temp_5863 = __temp_5862 == 0x6u32;
        let __temp_5864 = self.__reg_count_12 >> 0x5u32;
        let __temp_5865 = __temp_5864 & 0x1u32;
        let __temp_5866 = __temp_5865 != 0x0u32;
        let __temp_5867 = !__temp_5866;
        let __temp_5868 = !false;
        let __temp_5869 = __temp_5868 & __temp_5867;
        let __temp_5870 = self.__reg_state_7 == 0x3u32;
        let __temp_5871 = __temp_5870 & self.__reg_bus_enable_6;
        let __temp_5872 = __temp_5871 & self.__reg_bus_write_5;
        let __temp_5873 = __temp_5872 | __temp_5869;
        let __temp_5874 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5875 = __temp_5874 & 0x3fffffffu32;
        let __temp_5876 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5877 = __temp_5876 & 0x3fffffffu32;
        let __temp_5878 = self.__reg_state_7 == 0x3u32;
        let __temp_5879 = __temp_5878 & self.__reg_bus_enable_6;
        let __temp_5880 = if __temp_5879 { __temp_5877 } else { __temp_5875 };
        let __temp_5881 = __temp_5880 >> 0x2u32;
        let __temp_5882 = __temp_5881 & 0xfffffffu32;
        let __temp_5883 = __temp_5882 >> 0x18u32;
        let __temp_5884 = __temp_5883 & 0xfu32;
        let __temp_5885 = __temp_5884 == 0x0u32;
        let __temp_5886 = self.__reg_count_15 >> 0x5u32;
        let __temp_5887 = __temp_5886 & 0x1u32;
        let __temp_5888 = __temp_5887 != 0x0u32;
        let __temp_5889 = !__temp_5888;
        let __temp_5890 = !false;
        let __temp_5891 = __temp_5890 & __temp_5889;
        let __temp_5892 = self.__reg_state_7 == 0x3u32;
        let __temp_5893 = __temp_5892 & self.__reg_bus_enable_6;
        let __temp_5894 = __temp_5893 & self.__reg_bus_write_5;
        let __temp_5895 = __temp_5894 | __temp_5891;
        let __temp_5896 = self.__reg_state_7 == 0x3u32;
        let __temp_5897 = __temp_5896 & self.__reg_bus_enable_6;
        let __temp_5898 = self.__reg_state_7 == 0x0u32;
        let __temp_5899 = __temp_5898 | __temp_5897;
        let __temp_5900 = __temp_5899 & __temp_5895;
        let __temp_5901 = __temp_5900 & __temp_5885;
        let __temp_5902 = __temp_5901 & __temp_5873;
        let __temp_5903 = __temp_5902 & __temp_5863;
        let __temp_5904 = __temp_5903 & __temp_5850;
        let __temp_5905 = if __temp_5904 { __temp_5847 } else { __temp_5835 };
        self.depth_buffer_element_6_29_write_port_address = __temp_5905;
        let __temp_5906 = self.__reg_stage_21_z_70 as u128;
        let __temp_5907 = __temp_5906 << 0x10u32;
        let __temp_5908 = __temp_5906 | __temp_5907;
        let __temp_5909 = __temp_5906 << 0x20u32;
        let __temp_5910 = __temp_5908 | __temp_5909;
        let __temp_5911 = __temp_5906 << 0x30u32;
        let __temp_5912 = __temp_5910 | __temp_5911;
        let __temp_5913 = __temp_5906 << 0x40u32;
        let __temp_5914 = __temp_5912 | __temp_5913;
        let __temp_5915 = __temp_5906 << 0x50u32;
        let __temp_5916 = __temp_5914 | __temp_5915;
        let __temp_5917 = __temp_5906 << 0x60u32;
        let __temp_5918 = __temp_5916 | __temp_5917;
        let __temp_5919 = __temp_5906 << 0x70u32;
        let __temp_5920 = __temp_5918 | __temp_5919;
        let __temp_5921 = self.__reg_bus_write_data_1 as u128;
        let __temp_5922 = __temp_5921 << 0x60u32;
        let __temp_5923 = __temp_5922 | 0x0u128;
        let __temp_5924 = 0x0u32 as u64;
        let __temp_5925 = self.__reg_bus_write_data_1 as u64;
        let __temp_5926 = __temp_5924 << 0x20u32;
        let __temp_5927 = __temp_5926 | __temp_5925;
        let __temp_5928 = __temp_5927 as u128;
        let __temp_5929 = 0x0u64 as u128;
        let __temp_5930 = __temp_5928 << 0x40u32;
        let __temp_5931 = __temp_5930 | __temp_5929;
        let __temp_5932 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5933 = __temp_5932 & 0x3fffffffu32;
        let __temp_5934 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5935 = __temp_5934 & 0x3fffffffu32;
        let __temp_5936 = self.__reg_state_7 == 0x3u32;
        let __temp_5937 = __temp_5936 & self.__reg_bus_enable_6;
        let __temp_5938 = if __temp_5937 { __temp_5935 } else { __temp_5933 };
        let __temp_5939 = __temp_5938 & 0x3u32;
        let __temp_5940 = __temp_5939 == 0x2u32;
        let __temp_5941 = if __temp_5940 { __temp_5931 } else { __temp_5923 };
        let __temp_5942 = 0x0u64 as u128;
        let __temp_5943 = self.__reg_bus_write_data_1 as u128;
        let __temp_5944 = __temp_5942 << 0x20u32;
        let __temp_5945 = __temp_5944 | __temp_5943;
        let __temp_5946 = 0x0u32 as u128;
        let __temp_5947 = __temp_5945 << 0x20u32;
        let __temp_5948 = __temp_5947 | __temp_5946;
        let __temp_5949 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5950 = __temp_5949 & 0x3fffffffu32;
        let __temp_5951 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5952 = __temp_5951 & 0x3fffffffu32;
        let __temp_5953 = self.__reg_state_7 == 0x3u32;
        let __temp_5954 = __temp_5953 & self.__reg_bus_enable_6;
        let __temp_5955 = if __temp_5954 { __temp_5952 } else { __temp_5950 };
        let __temp_5956 = __temp_5955 & 0x3u32;
        let __temp_5957 = __temp_5956 == 0x1u32;
        let __temp_5958 = if __temp_5957 { __temp_5948 } else { __temp_5941 };
        let __temp_5959 = self.__reg_bus_write_data_1 as u128;
        let __temp_5960 = 0x0u128 << 0x20u32;
        let __temp_5961 = __temp_5960 | __temp_5959;
        let __temp_5962 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5963 = __temp_5962 & 0x3fffffffu32;
        let __temp_5964 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5965 = __temp_5964 & 0x3fffffffu32;
        let __temp_5966 = self.__reg_state_7 == 0x3u32;
        let __temp_5967 = __temp_5966 & self.__reg_bus_enable_6;
        let __temp_5968 = if __temp_5967 { __temp_5965 } else { __temp_5963 };
        let __temp_5969 = __temp_5968 & 0x3u32;
        let __temp_5970 = __temp_5969 == 0x0u32;
        let __temp_5971 = if __temp_5970 { __temp_5961 } else { __temp_5958 };
        let __temp_5972 = self.__reg_state_7 == 0x3u32;
        let __temp_5973 = __temp_5972 & self.__reg_bus_enable_6;
        let __temp_5974 = __temp_5973 & self.__reg_bus_write_5;
        let __temp_5975 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5976 = __temp_5975 & 0x3fffffffu32;
        let __temp_5977 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_5978 = __temp_5977 & 0x3fffffffu32;
        let __temp_5979 = self.__reg_state_7 == 0x3u32;
        let __temp_5980 = __temp_5979 & self.__reg_bus_enable_6;
        let __temp_5981 = if __temp_5980 { __temp_5978 } else { __temp_5976 };
        let __temp_5982 = __temp_5981 >> 0x2u32;
        let __temp_5983 = __temp_5982 & 0xfffffffu32;
        let __temp_5984 = __temp_5983 & 0xffffffu32;
        let __temp_5985 = __temp_5984 >> 0x14u32;
        let __temp_5986 = __temp_5985 & 0xfu32;
        let __temp_5987 = __temp_5986 == 0x6u32;
        let __temp_5988 = self.__reg_count_12 >> 0x5u32;
        let __temp_5989 = __temp_5988 & 0x1u32;
        let __temp_5990 = __temp_5989 != 0x0u32;
        let __temp_5991 = !__temp_5990;
        let __temp_5992 = !false;
        let __temp_5993 = __temp_5992 & __temp_5991;
        let __temp_5994 = self.__reg_state_7 == 0x3u32;
        let __temp_5995 = __temp_5994 & self.__reg_bus_enable_6;
        let __temp_5996 = __temp_5995 & self.__reg_bus_write_5;
        let __temp_5997 = __temp_5996 | __temp_5993;
        let __temp_5998 = self.__reg_pc_13 >> 0x2u32;
        let __temp_5999 = __temp_5998 & 0x3fffffffu32;
        let __temp_6000 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6001 = __temp_6000 & 0x3fffffffu32;
        let __temp_6002 = self.__reg_state_7 == 0x3u32;
        let __temp_6003 = __temp_6002 & self.__reg_bus_enable_6;
        let __temp_6004 = if __temp_6003 { __temp_6001 } else { __temp_5999 };
        let __temp_6005 = __temp_6004 >> 0x2u32;
        let __temp_6006 = __temp_6005 & 0xfffffffu32;
        let __temp_6007 = __temp_6006 >> 0x18u32;
        let __temp_6008 = __temp_6007 & 0xfu32;
        let __temp_6009 = __temp_6008 == 0x0u32;
        let __temp_6010 = self.__reg_count_15 >> 0x5u32;
        let __temp_6011 = __temp_6010 & 0x1u32;
        let __temp_6012 = __temp_6011 != 0x0u32;
        let __temp_6013 = !__temp_6012;
        let __temp_6014 = !false;
        let __temp_6015 = __temp_6014 & __temp_6013;
        let __temp_6016 = self.__reg_state_7 == 0x3u32;
        let __temp_6017 = __temp_6016 & self.__reg_bus_enable_6;
        let __temp_6018 = __temp_6017 & self.__reg_bus_write_5;
        let __temp_6019 = __temp_6018 | __temp_6015;
        let __temp_6020 = self.__reg_state_7 == 0x3u32;
        let __temp_6021 = __temp_6020 & self.__reg_bus_enable_6;
        let __temp_6022 = self.__reg_state_7 == 0x0u32;
        let __temp_6023 = __temp_6022 | __temp_6021;
        let __temp_6024 = __temp_6023 & __temp_6019;
        let __temp_6025 = __temp_6024 & __temp_6009;
        let __temp_6026 = __temp_6025 & __temp_5997;
        let __temp_6027 = __temp_6026 & __temp_5987;
        let __temp_6028 = __temp_6027 & __temp_5974;
        let __temp_6029 = if __temp_6028 { __temp_5971 } else { __temp_5920 };
        let __temp_6030 = __temp_6029 >> 0x60u32;
        let __temp_6031 = __temp_6030 as u32;
        let __temp_6032 = __temp_6031 & 0xffffu32;
        self.depth_buffer_element_6_29_write_port_value = __temp_6032;
        let __temp_6033 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6034 = __temp_6033 == 0x0u32;
        let __temp_6035 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6036 = __temp_6035 == 0x1u32;
        let __temp_6037 = __temp_6036 as u32;
        let __temp_6038 = __temp_6034 as u32;
        let __temp_6039 = __temp_6037 << 0x1u32;
        let __temp_6040 = __temp_6039 | __temp_6038;
        let __temp_6041 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6042 = __temp_6041 == 0x2u32;
        let __temp_6043 = __temp_6042 as u32;
        let __temp_6044 = __temp_6043 << 0x2u32;
        let __temp_6045 = __temp_6044 | __temp_6040;
        let __temp_6046 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6047 = __temp_6046 == 0x3u32;
        let __temp_6048 = __temp_6047 as u32;
        let __temp_6049 = __temp_6048 << 0x3u32;
        let __temp_6050 = __temp_6049 | __temp_6045;
        let __temp_6051 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6052 = __temp_6051 == 0x4u32;
        let __temp_6053 = __temp_6052 as u32;
        let __temp_6054 = __temp_6053 << 0x4u32;
        let __temp_6055 = __temp_6054 | __temp_6050;
        let __temp_6056 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6057 = __temp_6056 == 0x5u32;
        let __temp_6058 = __temp_6057 as u32;
        let __temp_6059 = __temp_6058 << 0x5u32;
        let __temp_6060 = __temp_6059 | __temp_6055;
        let __temp_6061 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6062 = __temp_6061 == 0x6u32;
        let __temp_6063 = __temp_6062 as u32;
        let __temp_6064 = __temp_6063 << 0x6u32;
        let __temp_6065 = __temp_6064 | __temp_6060;
        let __temp_6066 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_6067 = __temp_6066 == 0x7u32;
        let __temp_6068 = __temp_6067 as u32;
        let __temp_6069 = __temp_6068 << 0x7u32;
        let __temp_6070 = __temp_6069 | __temp_6065;
        let __temp_6071 = true as u32;
        let __temp_6072 = __temp_6071 << 0x1u32;
        let __temp_6073 = __temp_6071 | __temp_6072;
        let __temp_6074 = __temp_6071 << 0x2u32;
        let __temp_6075 = __temp_6073 | __temp_6074;
        let __temp_6076 = __temp_6071 << 0x3u32;
        let __temp_6077 = __temp_6075 | __temp_6076;
        let __temp_6078 = self.__reg_state_7 == 0x3u32;
        let __temp_6079 = __temp_6078 & self.__reg_bus_enable_6;
        let __temp_6080 = if __temp_6079 { self.__reg_bus_write_byte_enable_40 } else { __temp_6077 };
        let __temp_6081 = __temp_6080 << 0xcu32;
        let __temp_6082 = __temp_6081 | 0x0u32;
        let __temp_6083 = true as u32;
        let __temp_6084 = __temp_6083 << 0x1u32;
        let __temp_6085 = __temp_6083 | __temp_6084;
        let __temp_6086 = __temp_6083 << 0x2u32;
        let __temp_6087 = __temp_6085 | __temp_6086;
        let __temp_6088 = __temp_6083 << 0x3u32;
        let __temp_6089 = __temp_6087 | __temp_6088;
        let __temp_6090 = self.__reg_state_7 == 0x3u32;
        let __temp_6091 = __temp_6090 & self.__reg_bus_enable_6;
        let __temp_6092 = if __temp_6091 { self.__reg_bus_write_byte_enable_40 } else { __temp_6089 };
        let __temp_6093 = 0x0u32 << 0x4u32;
        let __temp_6094 = __temp_6093 | __temp_6092;
        let __temp_6095 = __temp_6094 << 0x8u32;
        let __temp_6096 = __temp_6095 | 0x0u32;
        let __temp_6097 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6098 = __temp_6097 & 0x3fffffffu32;
        let __temp_6099 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6100 = __temp_6099 & 0x3fffffffu32;
        let __temp_6101 = self.__reg_state_7 == 0x3u32;
        let __temp_6102 = __temp_6101 & self.__reg_bus_enable_6;
        let __temp_6103 = if __temp_6102 { __temp_6100 } else { __temp_6098 };
        let __temp_6104 = __temp_6103 & 0x3u32;
        let __temp_6105 = __temp_6104 == 0x2u32;
        let __temp_6106 = if __temp_6105 { __temp_6096 } else { __temp_6082 };
        let __temp_6107 = true as u32;
        let __temp_6108 = __temp_6107 << 0x1u32;
        let __temp_6109 = __temp_6107 | __temp_6108;
        let __temp_6110 = __temp_6107 << 0x2u32;
        let __temp_6111 = __temp_6109 | __temp_6110;
        let __temp_6112 = __temp_6107 << 0x3u32;
        let __temp_6113 = __temp_6111 | __temp_6112;
        let __temp_6114 = self.__reg_state_7 == 0x3u32;
        let __temp_6115 = __temp_6114 & self.__reg_bus_enable_6;
        let __temp_6116 = if __temp_6115 { self.__reg_bus_write_byte_enable_40 } else { __temp_6113 };
        let __temp_6117 = 0x0u32 << 0x4u32;
        let __temp_6118 = __temp_6117 | __temp_6116;
        let __temp_6119 = __temp_6118 << 0x4u32;
        let __temp_6120 = __temp_6119 | 0x0u32;
        let __temp_6121 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6122 = __temp_6121 & 0x3fffffffu32;
        let __temp_6123 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6124 = __temp_6123 & 0x3fffffffu32;
        let __temp_6125 = self.__reg_state_7 == 0x3u32;
        let __temp_6126 = __temp_6125 & self.__reg_bus_enable_6;
        let __temp_6127 = if __temp_6126 { __temp_6124 } else { __temp_6122 };
        let __temp_6128 = __temp_6127 & 0x3u32;
        let __temp_6129 = __temp_6128 == 0x1u32;
        let __temp_6130 = if __temp_6129 { __temp_6120 } else { __temp_6106 };
        let __temp_6131 = true as u32;
        let __temp_6132 = __temp_6131 << 0x1u32;
        let __temp_6133 = __temp_6131 | __temp_6132;
        let __temp_6134 = __temp_6131 << 0x2u32;
        let __temp_6135 = __temp_6133 | __temp_6134;
        let __temp_6136 = __temp_6131 << 0x3u32;
        let __temp_6137 = __temp_6135 | __temp_6136;
        let __temp_6138 = self.__reg_state_7 == 0x3u32;
        let __temp_6139 = __temp_6138 & self.__reg_bus_enable_6;
        let __temp_6140 = if __temp_6139 { self.__reg_bus_write_byte_enable_40 } else { __temp_6137 };
        let __temp_6141 = 0x0u32 << 0x4u32;
        let __temp_6142 = __temp_6141 | __temp_6140;
        let __temp_6143 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6144 = __temp_6143 & 0x3fffffffu32;
        let __temp_6145 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6146 = __temp_6145 & 0x3fffffffu32;
        let __temp_6147 = self.__reg_state_7 == 0x3u32;
        let __temp_6148 = __temp_6147 & self.__reg_bus_enable_6;
        let __temp_6149 = if __temp_6148 { __temp_6146 } else { __temp_6144 };
        let __temp_6150 = __temp_6149 & 0x3u32;
        let __temp_6151 = __temp_6150 == 0x0u32;
        let __temp_6152 = if __temp_6151 { __temp_6142 } else { __temp_6130 };
        let __temp_6153 = __temp_6152 & 0x1u32;
        let __temp_6154 = __temp_6153 != 0x0u32;
        let __temp_6155 = true as u32;
        let __temp_6156 = __temp_6155 << 0x1u32;
        let __temp_6157 = __temp_6155 | __temp_6156;
        let __temp_6158 = __temp_6155 << 0x2u32;
        let __temp_6159 = __temp_6157 | __temp_6158;
        let __temp_6160 = __temp_6155 << 0x3u32;
        let __temp_6161 = __temp_6159 | __temp_6160;
        let __temp_6162 = self.__reg_state_7 == 0x3u32;
        let __temp_6163 = __temp_6162 & self.__reg_bus_enable_6;
        let __temp_6164 = if __temp_6163 { self.__reg_bus_write_byte_enable_40 } else { __temp_6161 };
        let __temp_6165 = __temp_6164 << 0xcu32;
        let __temp_6166 = __temp_6165 | 0x0u32;
        let __temp_6167 = true as u32;
        let __temp_6168 = __temp_6167 << 0x1u32;
        let __temp_6169 = __temp_6167 | __temp_6168;
        let __temp_6170 = __temp_6167 << 0x2u32;
        let __temp_6171 = __temp_6169 | __temp_6170;
        let __temp_6172 = __temp_6167 << 0x3u32;
        let __temp_6173 = __temp_6171 | __temp_6172;
        let __temp_6174 = self.__reg_state_7 == 0x3u32;
        let __temp_6175 = __temp_6174 & self.__reg_bus_enable_6;
        let __temp_6176 = if __temp_6175 { self.__reg_bus_write_byte_enable_40 } else { __temp_6173 };
        let __temp_6177 = 0x0u32 << 0x4u32;
        let __temp_6178 = __temp_6177 | __temp_6176;
        let __temp_6179 = __temp_6178 << 0x8u32;
        let __temp_6180 = __temp_6179 | 0x0u32;
        let __temp_6181 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6182 = __temp_6181 & 0x3fffffffu32;
        let __temp_6183 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6184 = __temp_6183 & 0x3fffffffu32;
        let __temp_6185 = self.__reg_state_7 == 0x3u32;
        let __temp_6186 = __temp_6185 & self.__reg_bus_enable_6;
        let __temp_6187 = if __temp_6186 { __temp_6184 } else { __temp_6182 };
        let __temp_6188 = __temp_6187 & 0x3u32;
        let __temp_6189 = __temp_6188 == 0x2u32;
        let __temp_6190 = if __temp_6189 { __temp_6180 } else { __temp_6166 };
        let __temp_6191 = true as u32;
        let __temp_6192 = __temp_6191 << 0x1u32;
        let __temp_6193 = __temp_6191 | __temp_6192;
        let __temp_6194 = __temp_6191 << 0x2u32;
        let __temp_6195 = __temp_6193 | __temp_6194;
        let __temp_6196 = __temp_6191 << 0x3u32;
        let __temp_6197 = __temp_6195 | __temp_6196;
        let __temp_6198 = self.__reg_state_7 == 0x3u32;
        let __temp_6199 = __temp_6198 & self.__reg_bus_enable_6;
        let __temp_6200 = if __temp_6199 { self.__reg_bus_write_byte_enable_40 } else { __temp_6197 };
        let __temp_6201 = 0x0u32 << 0x4u32;
        let __temp_6202 = __temp_6201 | __temp_6200;
        let __temp_6203 = __temp_6202 << 0x4u32;
        let __temp_6204 = __temp_6203 | 0x0u32;
        let __temp_6205 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6206 = __temp_6205 & 0x3fffffffu32;
        let __temp_6207 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6208 = __temp_6207 & 0x3fffffffu32;
        let __temp_6209 = self.__reg_state_7 == 0x3u32;
        let __temp_6210 = __temp_6209 & self.__reg_bus_enable_6;
        let __temp_6211 = if __temp_6210 { __temp_6208 } else { __temp_6206 };
        let __temp_6212 = __temp_6211 & 0x3u32;
        let __temp_6213 = __temp_6212 == 0x1u32;
        let __temp_6214 = if __temp_6213 { __temp_6204 } else { __temp_6190 };
        let __temp_6215 = true as u32;
        let __temp_6216 = __temp_6215 << 0x1u32;
        let __temp_6217 = __temp_6215 | __temp_6216;
        let __temp_6218 = __temp_6215 << 0x2u32;
        let __temp_6219 = __temp_6217 | __temp_6218;
        let __temp_6220 = __temp_6215 << 0x3u32;
        let __temp_6221 = __temp_6219 | __temp_6220;
        let __temp_6222 = self.__reg_state_7 == 0x3u32;
        let __temp_6223 = __temp_6222 & self.__reg_bus_enable_6;
        let __temp_6224 = if __temp_6223 { self.__reg_bus_write_byte_enable_40 } else { __temp_6221 };
        let __temp_6225 = 0x0u32 << 0x4u32;
        let __temp_6226 = __temp_6225 | __temp_6224;
        let __temp_6227 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6228 = __temp_6227 & 0x3fffffffu32;
        let __temp_6229 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6230 = __temp_6229 & 0x3fffffffu32;
        let __temp_6231 = self.__reg_state_7 == 0x3u32;
        let __temp_6232 = __temp_6231 & self.__reg_bus_enable_6;
        let __temp_6233 = if __temp_6232 { __temp_6230 } else { __temp_6228 };
        let __temp_6234 = __temp_6233 & 0x3u32;
        let __temp_6235 = __temp_6234 == 0x0u32;
        let __temp_6236 = if __temp_6235 { __temp_6226 } else { __temp_6214 };
        let __temp_6237 = __temp_6236 >> 0x2u32;
        let __temp_6238 = __temp_6237 & 0x1u32;
        let __temp_6239 = __temp_6238 != 0x0u32;
        let __temp_6240 = __temp_6239 as u32;
        let __temp_6241 = __temp_6154 as u32;
        let __temp_6242 = __temp_6240 << 0x1u32;
        let __temp_6243 = __temp_6242 | __temp_6241;
        let __temp_6244 = true as u32;
        let __temp_6245 = __temp_6244 << 0x1u32;
        let __temp_6246 = __temp_6244 | __temp_6245;
        let __temp_6247 = __temp_6244 << 0x2u32;
        let __temp_6248 = __temp_6246 | __temp_6247;
        let __temp_6249 = __temp_6244 << 0x3u32;
        let __temp_6250 = __temp_6248 | __temp_6249;
        let __temp_6251 = self.__reg_state_7 == 0x3u32;
        let __temp_6252 = __temp_6251 & self.__reg_bus_enable_6;
        let __temp_6253 = if __temp_6252 { self.__reg_bus_write_byte_enable_40 } else { __temp_6250 };
        let __temp_6254 = __temp_6253 << 0xcu32;
        let __temp_6255 = __temp_6254 | 0x0u32;
        let __temp_6256 = true as u32;
        let __temp_6257 = __temp_6256 << 0x1u32;
        let __temp_6258 = __temp_6256 | __temp_6257;
        let __temp_6259 = __temp_6256 << 0x2u32;
        let __temp_6260 = __temp_6258 | __temp_6259;
        let __temp_6261 = __temp_6256 << 0x3u32;
        let __temp_6262 = __temp_6260 | __temp_6261;
        let __temp_6263 = self.__reg_state_7 == 0x3u32;
        let __temp_6264 = __temp_6263 & self.__reg_bus_enable_6;
        let __temp_6265 = if __temp_6264 { self.__reg_bus_write_byte_enable_40 } else { __temp_6262 };
        let __temp_6266 = 0x0u32 << 0x4u32;
        let __temp_6267 = __temp_6266 | __temp_6265;
        let __temp_6268 = __temp_6267 << 0x8u32;
        let __temp_6269 = __temp_6268 | 0x0u32;
        let __temp_6270 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6271 = __temp_6270 & 0x3fffffffu32;
        let __temp_6272 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6273 = __temp_6272 & 0x3fffffffu32;
        let __temp_6274 = self.__reg_state_7 == 0x3u32;
        let __temp_6275 = __temp_6274 & self.__reg_bus_enable_6;
        let __temp_6276 = if __temp_6275 { __temp_6273 } else { __temp_6271 };
        let __temp_6277 = __temp_6276 & 0x3u32;
        let __temp_6278 = __temp_6277 == 0x2u32;
        let __temp_6279 = if __temp_6278 { __temp_6269 } else { __temp_6255 };
        let __temp_6280 = true as u32;
        let __temp_6281 = __temp_6280 << 0x1u32;
        let __temp_6282 = __temp_6280 | __temp_6281;
        let __temp_6283 = __temp_6280 << 0x2u32;
        let __temp_6284 = __temp_6282 | __temp_6283;
        let __temp_6285 = __temp_6280 << 0x3u32;
        let __temp_6286 = __temp_6284 | __temp_6285;
        let __temp_6287 = self.__reg_state_7 == 0x3u32;
        let __temp_6288 = __temp_6287 & self.__reg_bus_enable_6;
        let __temp_6289 = if __temp_6288 { self.__reg_bus_write_byte_enable_40 } else { __temp_6286 };
        let __temp_6290 = 0x0u32 << 0x4u32;
        let __temp_6291 = __temp_6290 | __temp_6289;
        let __temp_6292 = __temp_6291 << 0x4u32;
        let __temp_6293 = __temp_6292 | 0x0u32;
        let __temp_6294 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6295 = __temp_6294 & 0x3fffffffu32;
        let __temp_6296 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6297 = __temp_6296 & 0x3fffffffu32;
        let __temp_6298 = self.__reg_state_7 == 0x3u32;
        let __temp_6299 = __temp_6298 & self.__reg_bus_enable_6;
        let __temp_6300 = if __temp_6299 { __temp_6297 } else { __temp_6295 };
        let __temp_6301 = __temp_6300 & 0x3u32;
        let __temp_6302 = __temp_6301 == 0x1u32;
        let __temp_6303 = if __temp_6302 { __temp_6293 } else { __temp_6279 };
        let __temp_6304 = true as u32;
        let __temp_6305 = __temp_6304 << 0x1u32;
        let __temp_6306 = __temp_6304 | __temp_6305;
        let __temp_6307 = __temp_6304 << 0x2u32;
        let __temp_6308 = __temp_6306 | __temp_6307;
        let __temp_6309 = __temp_6304 << 0x3u32;
        let __temp_6310 = __temp_6308 | __temp_6309;
        let __temp_6311 = self.__reg_state_7 == 0x3u32;
        let __temp_6312 = __temp_6311 & self.__reg_bus_enable_6;
        let __temp_6313 = if __temp_6312 { self.__reg_bus_write_byte_enable_40 } else { __temp_6310 };
        let __temp_6314 = 0x0u32 << 0x4u32;
        let __temp_6315 = __temp_6314 | __temp_6313;
        let __temp_6316 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6317 = __temp_6316 & 0x3fffffffu32;
        let __temp_6318 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6319 = __temp_6318 & 0x3fffffffu32;
        let __temp_6320 = self.__reg_state_7 == 0x3u32;
        let __temp_6321 = __temp_6320 & self.__reg_bus_enable_6;
        let __temp_6322 = if __temp_6321 { __temp_6319 } else { __temp_6317 };
        let __temp_6323 = __temp_6322 & 0x3u32;
        let __temp_6324 = __temp_6323 == 0x0u32;
        let __temp_6325 = if __temp_6324 { __temp_6315 } else { __temp_6303 };
        let __temp_6326 = __temp_6325 >> 0x4u32;
        let __temp_6327 = __temp_6326 & 0x1u32;
        let __temp_6328 = __temp_6327 != 0x0u32;
        let __temp_6329 = __temp_6328 as u32;
        let __temp_6330 = __temp_6329 << 0x2u32;
        let __temp_6331 = __temp_6330 | __temp_6243;
        let __temp_6332 = true as u32;
        let __temp_6333 = __temp_6332 << 0x1u32;
        let __temp_6334 = __temp_6332 | __temp_6333;
        let __temp_6335 = __temp_6332 << 0x2u32;
        let __temp_6336 = __temp_6334 | __temp_6335;
        let __temp_6337 = __temp_6332 << 0x3u32;
        let __temp_6338 = __temp_6336 | __temp_6337;
        let __temp_6339 = self.__reg_state_7 == 0x3u32;
        let __temp_6340 = __temp_6339 & self.__reg_bus_enable_6;
        let __temp_6341 = if __temp_6340 { self.__reg_bus_write_byte_enable_40 } else { __temp_6338 };
        let __temp_6342 = __temp_6341 << 0xcu32;
        let __temp_6343 = __temp_6342 | 0x0u32;
        let __temp_6344 = true as u32;
        let __temp_6345 = __temp_6344 << 0x1u32;
        let __temp_6346 = __temp_6344 | __temp_6345;
        let __temp_6347 = __temp_6344 << 0x2u32;
        let __temp_6348 = __temp_6346 | __temp_6347;
        let __temp_6349 = __temp_6344 << 0x3u32;
        let __temp_6350 = __temp_6348 | __temp_6349;
        let __temp_6351 = self.__reg_state_7 == 0x3u32;
        let __temp_6352 = __temp_6351 & self.__reg_bus_enable_6;
        let __temp_6353 = if __temp_6352 { self.__reg_bus_write_byte_enable_40 } else { __temp_6350 };
        let __temp_6354 = 0x0u32 << 0x4u32;
        let __temp_6355 = __temp_6354 | __temp_6353;
        let __temp_6356 = __temp_6355 << 0x8u32;
        let __temp_6357 = __temp_6356 | 0x0u32;
        let __temp_6358 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6359 = __temp_6358 & 0x3fffffffu32;
        let __temp_6360 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6361 = __temp_6360 & 0x3fffffffu32;
        let __temp_6362 = self.__reg_state_7 == 0x3u32;
        let __temp_6363 = __temp_6362 & self.__reg_bus_enable_6;
        let __temp_6364 = if __temp_6363 { __temp_6361 } else { __temp_6359 };
        let __temp_6365 = __temp_6364 & 0x3u32;
        let __temp_6366 = __temp_6365 == 0x2u32;
        let __temp_6367 = if __temp_6366 { __temp_6357 } else { __temp_6343 };
        let __temp_6368 = true as u32;
        let __temp_6369 = __temp_6368 << 0x1u32;
        let __temp_6370 = __temp_6368 | __temp_6369;
        let __temp_6371 = __temp_6368 << 0x2u32;
        let __temp_6372 = __temp_6370 | __temp_6371;
        let __temp_6373 = __temp_6368 << 0x3u32;
        let __temp_6374 = __temp_6372 | __temp_6373;
        let __temp_6375 = self.__reg_state_7 == 0x3u32;
        let __temp_6376 = __temp_6375 & self.__reg_bus_enable_6;
        let __temp_6377 = if __temp_6376 { self.__reg_bus_write_byte_enable_40 } else { __temp_6374 };
        let __temp_6378 = 0x0u32 << 0x4u32;
        let __temp_6379 = __temp_6378 | __temp_6377;
        let __temp_6380 = __temp_6379 << 0x4u32;
        let __temp_6381 = __temp_6380 | 0x0u32;
        let __temp_6382 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6383 = __temp_6382 & 0x3fffffffu32;
        let __temp_6384 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6385 = __temp_6384 & 0x3fffffffu32;
        let __temp_6386 = self.__reg_state_7 == 0x3u32;
        let __temp_6387 = __temp_6386 & self.__reg_bus_enable_6;
        let __temp_6388 = if __temp_6387 { __temp_6385 } else { __temp_6383 };
        let __temp_6389 = __temp_6388 & 0x3u32;
        let __temp_6390 = __temp_6389 == 0x1u32;
        let __temp_6391 = if __temp_6390 { __temp_6381 } else { __temp_6367 };
        let __temp_6392 = true as u32;
        let __temp_6393 = __temp_6392 << 0x1u32;
        let __temp_6394 = __temp_6392 | __temp_6393;
        let __temp_6395 = __temp_6392 << 0x2u32;
        let __temp_6396 = __temp_6394 | __temp_6395;
        let __temp_6397 = __temp_6392 << 0x3u32;
        let __temp_6398 = __temp_6396 | __temp_6397;
        let __temp_6399 = self.__reg_state_7 == 0x3u32;
        let __temp_6400 = __temp_6399 & self.__reg_bus_enable_6;
        let __temp_6401 = if __temp_6400 { self.__reg_bus_write_byte_enable_40 } else { __temp_6398 };
        let __temp_6402 = 0x0u32 << 0x4u32;
        let __temp_6403 = __temp_6402 | __temp_6401;
        let __temp_6404 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6405 = __temp_6404 & 0x3fffffffu32;
        let __temp_6406 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6407 = __temp_6406 & 0x3fffffffu32;
        let __temp_6408 = self.__reg_state_7 == 0x3u32;
        let __temp_6409 = __temp_6408 & self.__reg_bus_enable_6;
        let __temp_6410 = if __temp_6409 { __temp_6407 } else { __temp_6405 };
        let __temp_6411 = __temp_6410 & 0x3u32;
        let __temp_6412 = __temp_6411 == 0x0u32;
        let __temp_6413 = if __temp_6412 { __temp_6403 } else { __temp_6391 };
        let __temp_6414 = __temp_6413 >> 0x6u32;
        let __temp_6415 = __temp_6414 & 0x1u32;
        let __temp_6416 = __temp_6415 != 0x0u32;
        let __temp_6417 = __temp_6416 as u32;
        let __temp_6418 = __temp_6417 << 0x3u32;
        let __temp_6419 = __temp_6418 | __temp_6331;
        let __temp_6420 = true as u32;
        let __temp_6421 = __temp_6420 << 0x1u32;
        let __temp_6422 = __temp_6420 | __temp_6421;
        let __temp_6423 = __temp_6420 << 0x2u32;
        let __temp_6424 = __temp_6422 | __temp_6423;
        let __temp_6425 = __temp_6420 << 0x3u32;
        let __temp_6426 = __temp_6424 | __temp_6425;
        let __temp_6427 = self.__reg_state_7 == 0x3u32;
        let __temp_6428 = __temp_6427 & self.__reg_bus_enable_6;
        let __temp_6429 = if __temp_6428 { self.__reg_bus_write_byte_enable_40 } else { __temp_6426 };
        let __temp_6430 = __temp_6429 << 0xcu32;
        let __temp_6431 = __temp_6430 | 0x0u32;
        let __temp_6432 = true as u32;
        let __temp_6433 = __temp_6432 << 0x1u32;
        let __temp_6434 = __temp_6432 | __temp_6433;
        let __temp_6435 = __temp_6432 << 0x2u32;
        let __temp_6436 = __temp_6434 | __temp_6435;
        let __temp_6437 = __temp_6432 << 0x3u32;
        let __temp_6438 = __temp_6436 | __temp_6437;
        let __temp_6439 = self.__reg_state_7 == 0x3u32;
        let __temp_6440 = __temp_6439 & self.__reg_bus_enable_6;
        let __temp_6441 = if __temp_6440 { self.__reg_bus_write_byte_enable_40 } else { __temp_6438 };
        let __temp_6442 = 0x0u32 << 0x4u32;
        let __temp_6443 = __temp_6442 | __temp_6441;
        let __temp_6444 = __temp_6443 << 0x8u32;
        let __temp_6445 = __temp_6444 | 0x0u32;
        let __temp_6446 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6447 = __temp_6446 & 0x3fffffffu32;
        let __temp_6448 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6449 = __temp_6448 & 0x3fffffffu32;
        let __temp_6450 = self.__reg_state_7 == 0x3u32;
        let __temp_6451 = __temp_6450 & self.__reg_bus_enable_6;
        let __temp_6452 = if __temp_6451 { __temp_6449 } else { __temp_6447 };
        let __temp_6453 = __temp_6452 & 0x3u32;
        let __temp_6454 = __temp_6453 == 0x2u32;
        let __temp_6455 = if __temp_6454 { __temp_6445 } else { __temp_6431 };
        let __temp_6456 = true as u32;
        let __temp_6457 = __temp_6456 << 0x1u32;
        let __temp_6458 = __temp_6456 | __temp_6457;
        let __temp_6459 = __temp_6456 << 0x2u32;
        let __temp_6460 = __temp_6458 | __temp_6459;
        let __temp_6461 = __temp_6456 << 0x3u32;
        let __temp_6462 = __temp_6460 | __temp_6461;
        let __temp_6463 = self.__reg_state_7 == 0x3u32;
        let __temp_6464 = __temp_6463 & self.__reg_bus_enable_6;
        let __temp_6465 = if __temp_6464 { self.__reg_bus_write_byte_enable_40 } else { __temp_6462 };
        let __temp_6466 = 0x0u32 << 0x4u32;
        let __temp_6467 = __temp_6466 | __temp_6465;
        let __temp_6468 = __temp_6467 << 0x4u32;
        let __temp_6469 = __temp_6468 | 0x0u32;
        let __temp_6470 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6471 = __temp_6470 & 0x3fffffffu32;
        let __temp_6472 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6473 = __temp_6472 & 0x3fffffffu32;
        let __temp_6474 = self.__reg_state_7 == 0x3u32;
        let __temp_6475 = __temp_6474 & self.__reg_bus_enable_6;
        let __temp_6476 = if __temp_6475 { __temp_6473 } else { __temp_6471 };
        let __temp_6477 = __temp_6476 & 0x3u32;
        let __temp_6478 = __temp_6477 == 0x1u32;
        let __temp_6479 = if __temp_6478 { __temp_6469 } else { __temp_6455 };
        let __temp_6480 = true as u32;
        let __temp_6481 = __temp_6480 << 0x1u32;
        let __temp_6482 = __temp_6480 | __temp_6481;
        let __temp_6483 = __temp_6480 << 0x2u32;
        let __temp_6484 = __temp_6482 | __temp_6483;
        let __temp_6485 = __temp_6480 << 0x3u32;
        let __temp_6486 = __temp_6484 | __temp_6485;
        let __temp_6487 = self.__reg_state_7 == 0x3u32;
        let __temp_6488 = __temp_6487 & self.__reg_bus_enable_6;
        let __temp_6489 = if __temp_6488 { self.__reg_bus_write_byte_enable_40 } else { __temp_6486 };
        let __temp_6490 = 0x0u32 << 0x4u32;
        let __temp_6491 = __temp_6490 | __temp_6489;
        let __temp_6492 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6493 = __temp_6492 & 0x3fffffffu32;
        let __temp_6494 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6495 = __temp_6494 & 0x3fffffffu32;
        let __temp_6496 = self.__reg_state_7 == 0x3u32;
        let __temp_6497 = __temp_6496 & self.__reg_bus_enable_6;
        let __temp_6498 = if __temp_6497 { __temp_6495 } else { __temp_6493 };
        let __temp_6499 = __temp_6498 & 0x3u32;
        let __temp_6500 = __temp_6499 == 0x0u32;
        let __temp_6501 = if __temp_6500 { __temp_6491 } else { __temp_6479 };
        let __temp_6502 = __temp_6501 >> 0x8u32;
        let __temp_6503 = __temp_6502 & 0x1u32;
        let __temp_6504 = __temp_6503 != 0x0u32;
        let __temp_6505 = __temp_6504 as u32;
        let __temp_6506 = __temp_6505 << 0x4u32;
        let __temp_6507 = __temp_6506 | __temp_6419;
        let __temp_6508 = true as u32;
        let __temp_6509 = __temp_6508 << 0x1u32;
        let __temp_6510 = __temp_6508 | __temp_6509;
        let __temp_6511 = __temp_6508 << 0x2u32;
        let __temp_6512 = __temp_6510 | __temp_6511;
        let __temp_6513 = __temp_6508 << 0x3u32;
        let __temp_6514 = __temp_6512 | __temp_6513;
        let __temp_6515 = self.__reg_state_7 == 0x3u32;
        let __temp_6516 = __temp_6515 & self.__reg_bus_enable_6;
        let __temp_6517 = if __temp_6516 { self.__reg_bus_write_byte_enable_40 } else { __temp_6514 };
        let __temp_6518 = __temp_6517 << 0xcu32;
        let __temp_6519 = __temp_6518 | 0x0u32;
        let __temp_6520 = true as u32;
        let __temp_6521 = __temp_6520 << 0x1u32;
        let __temp_6522 = __temp_6520 | __temp_6521;
        let __temp_6523 = __temp_6520 << 0x2u32;
        let __temp_6524 = __temp_6522 | __temp_6523;
        let __temp_6525 = __temp_6520 << 0x3u32;
        let __temp_6526 = __temp_6524 | __temp_6525;
        let __temp_6527 = self.__reg_state_7 == 0x3u32;
        let __temp_6528 = __temp_6527 & self.__reg_bus_enable_6;
        let __temp_6529 = if __temp_6528 { self.__reg_bus_write_byte_enable_40 } else { __temp_6526 };
        let __temp_6530 = 0x0u32 << 0x4u32;
        let __temp_6531 = __temp_6530 | __temp_6529;
        let __temp_6532 = __temp_6531 << 0x8u32;
        let __temp_6533 = __temp_6532 | 0x0u32;
        let __temp_6534 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6535 = __temp_6534 & 0x3fffffffu32;
        let __temp_6536 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6537 = __temp_6536 & 0x3fffffffu32;
        let __temp_6538 = self.__reg_state_7 == 0x3u32;
        let __temp_6539 = __temp_6538 & self.__reg_bus_enable_6;
        let __temp_6540 = if __temp_6539 { __temp_6537 } else { __temp_6535 };
        let __temp_6541 = __temp_6540 & 0x3u32;
        let __temp_6542 = __temp_6541 == 0x2u32;
        let __temp_6543 = if __temp_6542 { __temp_6533 } else { __temp_6519 };
        let __temp_6544 = true as u32;
        let __temp_6545 = __temp_6544 << 0x1u32;
        let __temp_6546 = __temp_6544 | __temp_6545;
        let __temp_6547 = __temp_6544 << 0x2u32;
        let __temp_6548 = __temp_6546 | __temp_6547;
        let __temp_6549 = __temp_6544 << 0x3u32;
        let __temp_6550 = __temp_6548 | __temp_6549;
        let __temp_6551 = self.__reg_state_7 == 0x3u32;
        let __temp_6552 = __temp_6551 & self.__reg_bus_enable_6;
        let __temp_6553 = if __temp_6552 { self.__reg_bus_write_byte_enable_40 } else { __temp_6550 };
        let __temp_6554 = 0x0u32 << 0x4u32;
        let __temp_6555 = __temp_6554 | __temp_6553;
        let __temp_6556 = __temp_6555 << 0x4u32;
        let __temp_6557 = __temp_6556 | 0x0u32;
        let __temp_6558 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6559 = __temp_6558 & 0x3fffffffu32;
        let __temp_6560 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6561 = __temp_6560 & 0x3fffffffu32;
        let __temp_6562 = self.__reg_state_7 == 0x3u32;
        let __temp_6563 = __temp_6562 & self.__reg_bus_enable_6;
        let __temp_6564 = if __temp_6563 { __temp_6561 } else { __temp_6559 };
        let __temp_6565 = __temp_6564 & 0x3u32;
        let __temp_6566 = __temp_6565 == 0x1u32;
        let __temp_6567 = if __temp_6566 { __temp_6557 } else { __temp_6543 };
        let __temp_6568 = true as u32;
        let __temp_6569 = __temp_6568 << 0x1u32;
        let __temp_6570 = __temp_6568 | __temp_6569;
        let __temp_6571 = __temp_6568 << 0x2u32;
        let __temp_6572 = __temp_6570 | __temp_6571;
        let __temp_6573 = __temp_6568 << 0x3u32;
        let __temp_6574 = __temp_6572 | __temp_6573;
        let __temp_6575 = self.__reg_state_7 == 0x3u32;
        let __temp_6576 = __temp_6575 & self.__reg_bus_enable_6;
        let __temp_6577 = if __temp_6576 { self.__reg_bus_write_byte_enable_40 } else { __temp_6574 };
        let __temp_6578 = 0x0u32 << 0x4u32;
        let __temp_6579 = __temp_6578 | __temp_6577;
        let __temp_6580 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6581 = __temp_6580 & 0x3fffffffu32;
        let __temp_6582 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6583 = __temp_6582 & 0x3fffffffu32;
        let __temp_6584 = self.__reg_state_7 == 0x3u32;
        let __temp_6585 = __temp_6584 & self.__reg_bus_enable_6;
        let __temp_6586 = if __temp_6585 { __temp_6583 } else { __temp_6581 };
        let __temp_6587 = __temp_6586 & 0x3u32;
        let __temp_6588 = __temp_6587 == 0x0u32;
        let __temp_6589 = if __temp_6588 { __temp_6579 } else { __temp_6567 };
        let __temp_6590 = __temp_6589 >> 0xau32;
        let __temp_6591 = __temp_6590 & 0x1u32;
        let __temp_6592 = __temp_6591 != 0x0u32;
        let __temp_6593 = __temp_6592 as u32;
        let __temp_6594 = __temp_6593 << 0x5u32;
        let __temp_6595 = __temp_6594 | __temp_6507;
        let __temp_6596 = true as u32;
        let __temp_6597 = __temp_6596 << 0x1u32;
        let __temp_6598 = __temp_6596 | __temp_6597;
        let __temp_6599 = __temp_6596 << 0x2u32;
        let __temp_6600 = __temp_6598 | __temp_6599;
        let __temp_6601 = __temp_6596 << 0x3u32;
        let __temp_6602 = __temp_6600 | __temp_6601;
        let __temp_6603 = self.__reg_state_7 == 0x3u32;
        let __temp_6604 = __temp_6603 & self.__reg_bus_enable_6;
        let __temp_6605 = if __temp_6604 { self.__reg_bus_write_byte_enable_40 } else { __temp_6602 };
        let __temp_6606 = __temp_6605 << 0xcu32;
        let __temp_6607 = __temp_6606 | 0x0u32;
        let __temp_6608 = true as u32;
        let __temp_6609 = __temp_6608 << 0x1u32;
        let __temp_6610 = __temp_6608 | __temp_6609;
        let __temp_6611 = __temp_6608 << 0x2u32;
        let __temp_6612 = __temp_6610 | __temp_6611;
        let __temp_6613 = __temp_6608 << 0x3u32;
        let __temp_6614 = __temp_6612 | __temp_6613;
        let __temp_6615 = self.__reg_state_7 == 0x3u32;
        let __temp_6616 = __temp_6615 & self.__reg_bus_enable_6;
        let __temp_6617 = if __temp_6616 { self.__reg_bus_write_byte_enable_40 } else { __temp_6614 };
        let __temp_6618 = 0x0u32 << 0x4u32;
        let __temp_6619 = __temp_6618 | __temp_6617;
        let __temp_6620 = __temp_6619 << 0x8u32;
        let __temp_6621 = __temp_6620 | 0x0u32;
        let __temp_6622 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6623 = __temp_6622 & 0x3fffffffu32;
        let __temp_6624 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6625 = __temp_6624 & 0x3fffffffu32;
        let __temp_6626 = self.__reg_state_7 == 0x3u32;
        let __temp_6627 = __temp_6626 & self.__reg_bus_enable_6;
        let __temp_6628 = if __temp_6627 { __temp_6625 } else { __temp_6623 };
        let __temp_6629 = __temp_6628 & 0x3u32;
        let __temp_6630 = __temp_6629 == 0x2u32;
        let __temp_6631 = if __temp_6630 { __temp_6621 } else { __temp_6607 };
        let __temp_6632 = true as u32;
        let __temp_6633 = __temp_6632 << 0x1u32;
        let __temp_6634 = __temp_6632 | __temp_6633;
        let __temp_6635 = __temp_6632 << 0x2u32;
        let __temp_6636 = __temp_6634 | __temp_6635;
        let __temp_6637 = __temp_6632 << 0x3u32;
        let __temp_6638 = __temp_6636 | __temp_6637;
        let __temp_6639 = self.__reg_state_7 == 0x3u32;
        let __temp_6640 = __temp_6639 & self.__reg_bus_enable_6;
        let __temp_6641 = if __temp_6640 { self.__reg_bus_write_byte_enable_40 } else { __temp_6638 };
        let __temp_6642 = 0x0u32 << 0x4u32;
        let __temp_6643 = __temp_6642 | __temp_6641;
        let __temp_6644 = __temp_6643 << 0x4u32;
        let __temp_6645 = __temp_6644 | 0x0u32;
        let __temp_6646 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6647 = __temp_6646 & 0x3fffffffu32;
        let __temp_6648 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6649 = __temp_6648 & 0x3fffffffu32;
        let __temp_6650 = self.__reg_state_7 == 0x3u32;
        let __temp_6651 = __temp_6650 & self.__reg_bus_enable_6;
        let __temp_6652 = if __temp_6651 { __temp_6649 } else { __temp_6647 };
        let __temp_6653 = __temp_6652 & 0x3u32;
        let __temp_6654 = __temp_6653 == 0x1u32;
        let __temp_6655 = if __temp_6654 { __temp_6645 } else { __temp_6631 };
        let __temp_6656 = true as u32;
        let __temp_6657 = __temp_6656 << 0x1u32;
        let __temp_6658 = __temp_6656 | __temp_6657;
        let __temp_6659 = __temp_6656 << 0x2u32;
        let __temp_6660 = __temp_6658 | __temp_6659;
        let __temp_6661 = __temp_6656 << 0x3u32;
        let __temp_6662 = __temp_6660 | __temp_6661;
        let __temp_6663 = self.__reg_state_7 == 0x3u32;
        let __temp_6664 = __temp_6663 & self.__reg_bus_enable_6;
        let __temp_6665 = if __temp_6664 { self.__reg_bus_write_byte_enable_40 } else { __temp_6662 };
        let __temp_6666 = 0x0u32 << 0x4u32;
        let __temp_6667 = __temp_6666 | __temp_6665;
        let __temp_6668 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6669 = __temp_6668 & 0x3fffffffu32;
        let __temp_6670 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6671 = __temp_6670 & 0x3fffffffu32;
        let __temp_6672 = self.__reg_state_7 == 0x3u32;
        let __temp_6673 = __temp_6672 & self.__reg_bus_enable_6;
        let __temp_6674 = if __temp_6673 { __temp_6671 } else { __temp_6669 };
        let __temp_6675 = __temp_6674 & 0x3u32;
        let __temp_6676 = __temp_6675 == 0x0u32;
        let __temp_6677 = if __temp_6676 { __temp_6667 } else { __temp_6655 };
        let __temp_6678 = __temp_6677 >> 0xcu32;
        let __temp_6679 = __temp_6678 & 0x1u32;
        let __temp_6680 = __temp_6679 != 0x0u32;
        let __temp_6681 = __temp_6680 as u32;
        let __temp_6682 = __temp_6681 << 0x6u32;
        let __temp_6683 = __temp_6682 | __temp_6595;
        let __temp_6684 = true as u32;
        let __temp_6685 = __temp_6684 << 0x1u32;
        let __temp_6686 = __temp_6684 | __temp_6685;
        let __temp_6687 = __temp_6684 << 0x2u32;
        let __temp_6688 = __temp_6686 | __temp_6687;
        let __temp_6689 = __temp_6684 << 0x3u32;
        let __temp_6690 = __temp_6688 | __temp_6689;
        let __temp_6691 = self.__reg_state_7 == 0x3u32;
        let __temp_6692 = __temp_6691 & self.__reg_bus_enable_6;
        let __temp_6693 = if __temp_6692 { self.__reg_bus_write_byte_enable_40 } else { __temp_6690 };
        let __temp_6694 = __temp_6693 << 0xcu32;
        let __temp_6695 = __temp_6694 | 0x0u32;
        let __temp_6696 = true as u32;
        let __temp_6697 = __temp_6696 << 0x1u32;
        let __temp_6698 = __temp_6696 | __temp_6697;
        let __temp_6699 = __temp_6696 << 0x2u32;
        let __temp_6700 = __temp_6698 | __temp_6699;
        let __temp_6701 = __temp_6696 << 0x3u32;
        let __temp_6702 = __temp_6700 | __temp_6701;
        let __temp_6703 = self.__reg_state_7 == 0x3u32;
        let __temp_6704 = __temp_6703 & self.__reg_bus_enable_6;
        let __temp_6705 = if __temp_6704 { self.__reg_bus_write_byte_enable_40 } else { __temp_6702 };
        let __temp_6706 = 0x0u32 << 0x4u32;
        let __temp_6707 = __temp_6706 | __temp_6705;
        let __temp_6708 = __temp_6707 << 0x8u32;
        let __temp_6709 = __temp_6708 | 0x0u32;
        let __temp_6710 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6711 = __temp_6710 & 0x3fffffffu32;
        let __temp_6712 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6713 = __temp_6712 & 0x3fffffffu32;
        let __temp_6714 = self.__reg_state_7 == 0x3u32;
        let __temp_6715 = __temp_6714 & self.__reg_bus_enable_6;
        let __temp_6716 = if __temp_6715 { __temp_6713 } else { __temp_6711 };
        let __temp_6717 = __temp_6716 & 0x3u32;
        let __temp_6718 = __temp_6717 == 0x2u32;
        let __temp_6719 = if __temp_6718 { __temp_6709 } else { __temp_6695 };
        let __temp_6720 = true as u32;
        let __temp_6721 = __temp_6720 << 0x1u32;
        let __temp_6722 = __temp_6720 | __temp_6721;
        let __temp_6723 = __temp_6720 << 0x2u32;
        let __temp_6724 = __temp_6722 | __temp_6723;
        let __temp_6725 = __temp_6720 << 0x3u32;
        let __temp_6726 = __temp_6724 | __temp_6725;
        let __temp_6727 = self.__reg_state_7 == 0x3u32;
        let __temp_6728 = __temp_6727 & self.__reg_bus_enable_6;
        let __temp_6729 = if __temp_6728 { self.__reg_bus_write_byte_enable_40 } else { __temp_6726 };
        let __temp_6730 = 0x0u32 << 0x4u32;
        let __temp_6731 = __temp_6730 | __temp_6729;
        let __temp_6732 = __temp_6731 << 0x4u32;
        let __temp_6733 = __temp_6732 | 0x0u32;
        let __temp_6734 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6735 = __temp_6734 & 0x3fffffffu32;
        let __temp_6736 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6737 = __temp_6736 & 0x3fffffffu32;
        let __temp_6738 = self.__reg_state_7 == 0x3u32;
        let __temp_6739 = __temp_6738 & self.__reg_bus_enable_6;
        let __temp_6740 = if __temp_6739 { __temp_6737 } else { __temp_6735 };
        let __temp_6741 = __temp_6740 & 0x3u32;
        let __temp_6742 = __temp_6741 == 0x1u32;
        let __temp_6743 = if __temp_6742 { __temp_6733 } else { __temp_6719 };
        let __temp_6744 = true as u32;
        let __temp_6745 = __temp_6744 << 0x1u32;
        let __temp_6746 = __temp_6744 | __temp_6745;
        let __temp_6747 = __temp_6744 << 0x2u32;
        let __temp_6748 = __temp_6746 | __temp_6747;
        let __temp_6749 = __temp_6744 << 0x3u32;
        let __temp_6750 = __temp_6748 | __temp_6749;
        let __temp_6751 = self.__reg_state_7 == 0x3u32;
        let __temp_6752 = __temp_6751 & self.__reg_bus_enable_6;
        let __temp_6753 = if __temp_6752 { self.__reg_bus_write_byte_enable_40 } else { __temp_6750 };
        let __temp_6754 = 0x0u32 << 0x4u32;
        let __temp_6755 = __temp_6754 | __temp_6753;
        let __temp_6756 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6757 = __temp_6756 & 0x3fffffffu32;
        let __temp_6758 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6759 = __temp_6758 & 0x3fffffffu32;
        let __temp_6760 = self.__reg_state_7 == 0x3u32;
        let __temp_6761 = __temp_6760 & self.__reg_bus_enable_6;
        let __temp_6762 = if __temp_6761 { __temp_6759 } else { __temp_6757 };
        let __temp_6763 = __temp_6762 & 0x3u32;
        let __temp_6764 = __temp_6763 == 0x0u32;
        let __temp_6765 = if __temp_6764 { __temp_6755 } else { __temp_6743 };
        let __temp_6766 = __temp_6765 >> 0xeu32;
        let __temp_6767 = __temp_6766 & 0x1u32;
        let __temp_6768 = __temp_6767 != 0x0u32;
        let __temp_6769 = __temp_6768 as u32;
        let __temp_6770 = __temp_6769 << 0x7u32;
        let __temp_6771 = __temp_6770 | __temp_6683;
        let __temp_6772 = self.__reg_state_7 == 0x3u32;
        let __temp_6773 = __temp_6772 & self.__reg_bus_enable_6;
        let __temp_6774 = __temp_6773 & self.__reg_bus_write_5;
        let __temp_6775 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6776 = __temp_6775 & 0x3fffffffu32;
        let __temp_6777 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6778 = __temp_6777 & 0x3fffffffu32;
        let __temp_6779 = self.__reg_state_7 == 0x3u32;
        let __temp_6780 = __temp_6779 & self.__reg_bus_enable_6;
        let __temp_6781 = if __temp_6780 { __temp_6778 } else { __temp_6776 };
        let __temp_6782 = __temp_6781 >> 0x2u32;
        let __temp_6783 = __temp_6782 & 0xfffffffu32;
        let __temp_6784 = __temp_6783 & 0xffffffu32;
        let __temp_6785 = __temp_6784 >> 0x14u32;
        let __temp_6786 = __temp_6785 & 0xfu32;
        let __temp_6787 = __temp_6786 == 0x6u32;
        let __temp_6788 = self.__reg_count_12 >> 0x5u32;
        let __temp_6789 = __temp_6788 & 0x1u32;
        let __temp_6790 = __temp_6789 != 0x0u32;
        let __temp_6791 = !__temp_6790;
        let __temp_6792 = !false;
        let __temp_6793 = __temp_6792 & __temp_6791;
        let __temp_6794 = self.__reg_state_7 == 0x3u32;
        let __temp_6795 = __temp_6794 & self.__reg_bus_enable_6;
        let __temp_6796 = __temp_6795 & self.__reg_bus_write_5;
        let __temp_6797 = __temp_6796 | __temp_6793;
        let __temp_6798 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6799 = __temp_6798 & 0x3fffffffu32;
        let __temp_6800 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6801 = __temp_6800 & 0x3fffffffu32;
        let __temp_6802 = self.__reg_state_7 == 0x3u32;
        let __temp_6803 = __temp_6802 & self.__reg_bus_enable_6;
        let __temp_6804 = if __temp_6803 { __temp_6801 } else { __temp_6799 };
        let __temp_6805 = __temp_6804 >> 0x2u32;
        let __temp_6806 = __temp_6805 & 0xfffffffu32;
        let __temp_6807 = __temp_6806 >> 0x18u32;
        let __temp_6808 = __temp_6807 & 0xfu32;
        let __temp_6809 = __temp_6808 == 0x0u32;
        let __temp_6810 = self.__reg_count_15 >> 0x5u32;
        let __temp_6811 = __temp_6810 & 0x1u32;
        let __temp_6812 = __temp_6811 != 0x0u32;
        let __temp_6813 = !__temp_6812;
        let __temp_6814 = !false;
        let __temp_6815 = __temp_6814 & __temp_6813;
        let __temp_6816 = self.__reg_state_7 == 0x3u32;
        let __temp_6817 = __temp_6816 & self.__reg_bus_enable_6;
        let __temp_6818 = __temp_6817 & self.__reg_bus_write_5;
        let __temp_6819 = __temp_6818 | __temp_6815;
        let __temp_6820 = self.__reg_state_7 == 0x3u32;
        let __temp_6821 = __temp_6820 & self.__reg_bus_enable_6;
        let __temp_6822 = self.__reg_state_7 == 0x0u32;
        let __temp_6823 = __temp_6822 | __temp_6821;
        let __temp_6824 = __temp_6823 & __temp_6819;
        let __temp_6825 = __temp_6824 & __temp_6809;
        let __temp_6826 = __temp_6825 & __temp_6797;
        let __temp_6827 = __temp_6826 & __temp_6787;
        let __temp_6828 = __temp_6827 & __temp_6774;
        let __temp_6829 = if __temp_6828 { __temp_6771 } else { __temp_6070 };
        let __temp_6830 = __temp_6829 >> 0x6u32;
        let __temp_6831 = __temp_6830 & 0x1u32;
        let __temp_6832 = __temp_6831 != 0x0u32;
        let __temp_6833 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_6834 = __temp_6833 & 0x1u32;
        let __temp_6835 = __temp_6834 != 0x0u32;
        let __temp_6836 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_6837 = __temp_6836 != 0x0u32;
        let __temp_6838 = !__temp_6837;
        let __temp_6839 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_6840 = __temp_6839 | __temp_6838;
        let __temp_6841 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_6842 = __temp_6841 & __temp_6840;
        let __temp_6843 = __temp_6842 & __temp_6835;
        let __temp_6844 = self.__reg_state_7 == 0x3u32;
        let __temp_6845 = __temp_6844 & self.__reg_bus_enable_6;
        let __temp_6846 = __temp_6845 & self.__reg_bus_write_5;
        let __temp_6847 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6848 = __temp_6847 & 0x3fffffffu32;
        let __temp_6849 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6850 = __temp_6849 & 0x3fffffffu32;
        let __temp_6851 = self.__reg_state_7 == 0x3u32;
        let __temp_6852 = __temp_6851 & self.__reg_bus_enable_6;
        let __temp_6853 = if __temp_6852 { __temp_6850 } else { __temp_6848 };
        let __temp_6854 = __temp_6853 >> 0x2u32;
        let __temp_6855 = __temp_6854 & 0xfffffffu32;
        let __temp_6856 = __temp_6855 & 0xffffffu32;
        let __temp_6857 = __temp_6856 >> 0x14u32;
        let __temp_6858 = __temp_6857 & 0xfu32;
        let __temp_6859 = __temp_6858 == 0x6u32;
        let __temp_6860 = self.__reg_count_12 >> 0x5u32;
        let __temp_6861 = __temp_6860 & 0x1u32;
        let __temp_6862 = __temp_6861 != 0x0u32;
        let __temp_6863 = !__temp_6862;
        let __temp_6864 = !false;
        let __temp_6865 = __temp_6864 & __temp_6863;
        let __temp_6866 = self.__reg_state_7 == 0x3u32;
        let __temp_6867 = __temp_6866 & self.__reg_bus_enable_6;
        let __temp_6868 = __temp_6867 & self.__reg_bus_write_5;
        let __temp_6869 = __temp_6868 | __temp_6865;
        let __temp_6870 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6871 = __temp_6870 & 0x3fffffffu32;
        let __temp_6872 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6873 = __temp_6872 & 0x3fffffffu32;
        let __temp_6874 = self.__reg_state_7 == 0x3u32;
        let __temp_6875 = __temp_6874 & self.__reg_bus_enable_6;
        let __temp_6876 = if __temp_6875 { __temp_6873 } else { __temp_6871 };
        let __temp_6877 = __temp_6876 >> 0x2u32;
        let __temp_6878 = __temp_6877 & 0xfffffffu32;
        let __temp_6879 = __temp_6878 >> 0x18u32;
        let __temp_6880 = __temp_6879 & 0xfu32;
        let __temp_6881 = __temp_6880 == 0x0u32;
        let __temp_6882 = self.__reg_count_15 >> 0x5u32;
        let __temp_6883 = __temp_6882 & 0x1u32;
        let __temp_6884 = __temp_6883 != 0x0u32;
        let __temp_6885 = !__temp_6884;
        let __temp_6886 = !false;
        let __temp_6887 = __temp_6886 & __temp_6885;
        let __temp_6888 = self.__reg_state_7 == 0x3u32;
        let __temp_6889 = __temp_6888 & self.__reg_bus_enable_6;
        let __temp_6890 = __temp_6889 & self.__reg_bus_write_5;
        let __temp_6891 = __temp_6890 | __temp_6887;
        let __temp_6892 = self.__reg_state_7 == 0x3u32;
        let __temp_6893 = __temp_6892 & self.__reg_bus_enable_6;
        let __temp_6894 = self.__reg_state_7 == 0x0u32;
        let __temp_6895 = __temp_6894 | __temp_6893;
        let __temp_6896 = __temp_6895 & __temp_6891;
        let __temp_6897 = __temp_6896 & __temp_6881;
        let __temp_6898 = __temp_6897 & __temp_6869;
        let __temp_6899 = __temp_6898 & __temp_6859;
        let __temp_6900 = __temp_6899 & __temp_6846;
        let __temp_6901 = __temp_6900 | __temp_6843;
        let __temp_6902 = __temp_6901 & __temp_6832;
        self.depth_buffer_element_6_29_write_port_enable = __temp_6902;
        self.mem_43_read_port_0_address = self.__reg_mem_read_addr_431;
        let __temp_6903 = self.__reg_count_32 == 0x0u32;
        let __temp_6904 = !__temp_6903;
        let __temp_6905 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6906 = __temp_6905 == 0x2u32;
        let __temp_6907 = self.__reg_count_11 == 0x0u32;
        let __temp_6908 = !__temp_6907;
        let __temp_6909 = self.__reg_count_23 == 0x0u32;
        let __temp_6910 = !__temp_6909;
        let __temp_6911 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6912 = __temp_6911 == 0x6u32;
        let __temp_6913 = if __temp_6912 { __temp_6910 } else { __temp_6908 };
        let __temp_6914 = self.__reg_count_26 == 0x0u32;
        let __temp_6915 = !__temp_6914;
        let __temp_6916 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6917 = __temp_6916 == 0x5u32;
        let __temp_6918 = if __temp_6917 { __temp_6915 } else { __temp_6913 };
        let __temp_6919 = self.__reg_count_28 == 0x0u32;
        let __temp_6920 = !__temp_6919;
        let __temp_6921 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6922 = __temp_6921 == 0x4u32;
        let __temp_6923 = if __temp_6922 { __temp_6920 } else { __temp_6918 };
        let __temp_6924 = self.__reg_count_30 == 0x0u32;
        let __temp_6925 = !__temp_6924;
        let __temp_6926 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6927 = __temp_6926 == 0x3u32;
        let __temp_6928 = if __temp_6927 { __temp_6925 } else { __temp_6923 };
        let __temp_6929 = self.__reg_count_32 == 0x0u32;
        let __temp_6930 = !__temp_6929;
        let __temp_6931 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6932 = __temp_6931 == 0x2u32;
        let __temp_6933 = if __temp_6932 { __temp_6930 } else { __temp_6928 };
        let __temp_6934 = self.__reg_count_34 == 0x0u32;
        let __temp_6935 = !__temp_6934;
        let __temp_6936 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6937 = __temp_6936 == 0x1u32;
        let __temp_6938 = if __temp_6937 { __temp_6935 } else { __temp_6933 };
        let __temp_6939 = self.__reg_count_36 == 0x0u32;
        let __temp_6940 = !__temp_6939;
        let __temp_6941 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_6942 = __temp_6941 == 0x0u32;
        let __temp_6943 = if __temp_6942 { __temp_6940 } else { __temp_6938 };
        let __temp_6944 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_6945 = !false;
        let __temp_6946 = __temp_6945 & __temp_6944;
        let __temp_6947 = __temp_6946 & __temp_6943;
        let __temp_6948 = __temp_6947 & __temp_6906;
        let __temp_6949 = __temp_6948 & __temp_6904;
        self.mem_43_read_port_0_enable = __temp_6949;
        self.mem_43_write_port_address = self.__reg_mem_write_addr_430;
        let __temp_6950 = self.__reg_leds_0 as u128;
        let __temp_6951 = 0x0u128 << 0x8u32;
        let __temp_6952 = __temp_6951 | __temp_6950;
        self.mem_43_write_port_value = __temp_6952;
        let __temp_6953 = self.__reg_count_32 >> 0x5u32;
        let __temp_6954 = __temp_6953 & 0x1u32;
        let __temp_6955 = __temp_6954 != 0x0u32;
        let __temp_6956 = !__temp_6955;
        let __temp_6957 = self.__reg_bus_read_data_valid_33 & __temp_6956;
        self.mem_43_write_port_enable = __temp_6957;
        self.color_buffer_element_2_38_read_port_0_address = __temp_73;
        self.color_buffer_element_2_38_read_port_0_enable = __temp_132;
        self.color_buffer_element_2_38_write_port_address = __temp_204;
        let __temp_6958 = self.__reg_stage_21_color_165 as u128;
        let __temp_6959 = __temp_6958 << 0x20u32;
        let __temp_6960 = __temp_6958 | __temp_6959;
        let __temp_6961 = __temp_6958 << 0x40u32;
        let __temp_6962 = __temp_6960 | __temp_6961;
        let __temp_6963 = __temp_6958 << 0x60u32;
        let __temp_6964 = __temp_6962 | __temp_6963;
        let __temp_6965 = self.__reg_bus_write_data_1 as u128;
        let __temp_6966 = __temp_6965 << 0x60u32;
        let __temp_6967 = __temp_6966 | 0x0u128;
        let __temp_6968 = 0x0u32 as u64;
        let __temp_6969 = self.__reg_bus_write_data_1 as u64;
        let __temp_6970 = __temp_6968 << 0x20u32;
        let __temp_6971 = __temp_6970 | __temp_6969;
        let __temp_6972 = __temp_6971 as u128;
        let __temp_6973 = 0x0u64 as u128;
        let __temp_6974 = __temp_6972 << 0x40u32;
        let __temp_6975 = __temp_6974 | __temp_6973;
        let __temp_6976 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6977 = __temp_6976 & 0x3fffffffu32;
        let __temp_6978 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6979 = __temp_6978 & 0x3fffffffu32;
        let __temp_6980 = self.__reg_state_7 == 0x3u32;
        let __temp_6981 = __temp_6980 & self.__reg_bus_enable_6;
        let __temp_6982 = if __temp_6981 { __temp_6979 } else { __temp_6977 };
        let __temp_6983 = __temp_6982 & 0x3u32;
        let __temp_6984 = __temp_6983 == 0x2u32;
        let __temp_6985 = if __temp_6984 { __temp_6975 } else { __temp_6967 };
        let __temp_6986 = 0x0u64 as u128;
        let __temp_6987 = self.__reg_bus_write_data_1 as u128;
        let __temp_6988 = __temp_6986 << 0x20u32;
        let __temp_6989 = __temp_6988 | __temp_6987;
        let __temp_6990 = 0x0u32 as u128;
        let __temp_6991 = __temp_6989 << 0x20u32;
        let __temp_6992 = __temp_6991 | __temp_6990;
        let __temp_6993 = self.__reg_pc_13 >> 0x2u32;
        let __temp_6994 = __temp_6993 & 0x3fffffffu32;
        let __temp_6995 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_6996 = __temp_6995 & 0x3fffffffu32;
        let __temp_6997 = self.__reg_state_7 == 0x3u32;
        let __temp_6998 = __temp_6997 & self.__reg_bus_enable_6;
        let __temp_6999 = if __temp_6998 { __temp_6996 } else { __temp_6994 };
        let __temp_7000 = __temp_6999 & 0x3u32;
        let __temp_7001 = __temp_7000 == 0x1u32;
        let __temp_7002 = if __temp_7001 { __temp_6992 } else { __temp_6985 };
        let __temp_7003 = self.__reg_bus_write_data_1 as u128;
        let __temp_7004 = 0x0u128 << 0x20u32;
        let __temp_7005 = __temp_7004 | __temp_7003;
        let __temp_7006 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7007 = __temp_7006 & 0x3fffffffu32;
        let __temp_7008 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7009 = __temp_7008 & 0x3fffffffu32;
        let __temp_7010 = self.__reg_state_7 == 0x3u32;
        let __temp_7011 = __temp_7010 & self.__reg_bus_enable_6;
        let __temp_7012 = if __temp_7011 { __temp_7009 } else { __temp_7007 };
        let __temp_7013 = __temp_7012 & 0x3u32;
        let __temp_7014 = __temp_7013 == 0x0u32;
        let __temp_7015 = if __temp_7014 { __temp_7005 } else { __temp_7002 };
        let __temp_7016 = self.__reg_state_7 == 0x3u32;
        let __temp_7017 = __temp_7016 & self.__reg_bus_enable_6;
        let __temp_7018 = __temp_7017 & self.__reg_bus_write_5;
        let __temp_7019 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7020 = __temp_7019 & 0x3fffffffu32;
        let __temp_7021 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7022 = __temp_7021 & 0x3fffffffu32;
        let __temp_7023 = self.__reg_state_7 == 0x3u32;
        let __temp_7024 = __temp_7023 & self.__reg_bus_enable_6;
        let __temp_7025 = if __temp_7024 { __temp_7022 } else { __temp_7020 };
        let __temp_7026 = __temp_7025 >> 0x2u32;
        let __temp_7027 = __temp_7026 & 0xfffffffu32;
        let __temp_7028 = __temp_7027 & 0xffffffu32;
        let __temp_7029 = __temp_7028 >> 0x14u32;
        let __temp_7030 = __temp_7029 & 0xfu32;
        let __temp_7031 = __temp_7030 == 0x5u32;
        let __temp_7032 = self.__reg_count_12 >> 0x5u32;
        let __temp_7033 = __temp_7032 & 0x1u32;
        let __temp_7034 = __temp_7033 != 0x0u32;
        let __temp_7035 = !__temp_7034;
        let __temp_7036 = !false;
        let __temp_7037 = __temp_7036 & __temp_7035;
        let __temp_7038 = self.__reg_state_7 == 0x3u32;
        let __temp_7039 = __temp_7038 & self.__reg_bus_enable_6;
        let __temp_7040 = __temp_7039 & self.__reg_bus_write_5;
        let __temp_7041 = __temp_7040 | __temp_7037;
        let __temp_7042 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7043 = __temp_7042 & 0x3fffffffu32;
        let __temp_7044 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7045 = __temp_7044 & 0x3fffffffu32;
        let __temp_7046 = self.__reg_state_7 == 0x3u32;
        let __temp_7047 = __temp_7046 & self.__reg_bus_enable_6;
        let __temp_7048 = if __temp_7047 { __temp_7045 } else { __temp_7043 };
        let __temp_7049 = __temp_7048 >> 0x2u32;
        let __temp_7050 = __temp_7049 & 0xfffffffu32;
        let __temp_7051 = __temp_7050 >> 0x18u32;
        let __temp_7052 = __temp_7051 & 0xfu32;
        let __temp_7053 = __temp_7052 == 0x0u32;
        let __temp_7054 = self.__reg_count_15 >> 0x5u32;
        let __temp_7055 = __temp_7054 & 0x1u32;
        let __temp_7056 = __temp_7055 != 0x0u32;
        let __temp_7057 = !__temp_7056;
        let __temp_7058 = !false;
        let __temp_7059 = __temp_7058 & __temp_7057;
        let __temp_7060 = self.__reg_state_7 == 0x3u32;
        let __temp_7061 = __temp_7060 & self.__reg_bus_enable_6;
        let __temp_7062 = __temp_7061 & self.__reg_bus_write_5;
        let __temp_7063 = __temp_7062 | __temp_7059;
        let __temp_7064 = self.__reg_state_7 == 0x3u32;
        let __temp_7065 = __temp_7064 & self.__reg_bus_enable_6;
        let __temp_7066 = self.__reg_state_7 == 0x0u32;
        let __temp_7067 = __temp_7066 | __temp_7065;
        let __temp_7068 = __temp_7067 & __temp_7063;
        let __temp_7069 = __temp_7068 & __temp_7053;
        let __temp_7070 = __temp_7069 & __temp_7041;
        let __temp_7071 = __temp_7070 & __temp_7031;
        let __temp_7072 = __temp_7071 & __temp_7018;
        let __temp_7073 = if __temp_7072 { __temp_7015 } else { __temp_6964 };
        let __temp_7074 = __temp_7073 >> 0x40u32;
        let __temp_7075 = __temp_7074 as u32;
        self.color_buffer_element_2_38_write_port_value = __temp_7075;
        let __temp_7076 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7077 = __temp_7076 == 0x0u32;
        let __temp_7078 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7079 = __temp_7078 == 0x1u32;
        let __temp_7080 = __temp_7079 as u32;
        let __temp_7081 = __temp_7077 as u32;
        let __temp_7082 = __temp_7080 << 0x1u32;
        let __temp_7083 = __temp_7082 | __temp_7081;
        let __temp_7084 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7085 = __temp_7084 == 0x2u32;
        let __temp_7086 = __temp_7085 as u32;
        let __temp_7087 = __temp_7086 << 0x2u32;
        let __temp_7088 = __temp_7087 | __temp_7083;
        let __temp_7089 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7090 = __temp_7089 == 0x3u32;
        let __temp_7091 = __temp_7090 as u32;
        let __temp_7092 = __temp_7091 << 0x3u32;
        let __temp_7093 = __temp_7092 | __temp_7088;
        let __temp_7094 = true as u32;
        let __temp_7095 = __temp_7094 << 0x1u32;
        let __temp_7096 = __temp_7094 | __temp_7095;
        let __temp_7097 = __temp_7094 << 0x2u32;
        let __temp_7098 = __temp_7096 | __temp_7097;
        let __temp_7099 = __temp_7094 << 0x3u32;
        let __temp_7100 = __temp_7098 | __temp_7099;
        let __temp_7101 = self.__reg_state_7 == 0x3u32;
        let __temp_7102 = __temp_7101 & self.__reg_bus_enable_6;
        let __temp_7103 = if __temp_7102 { self.__reg_bus_write_byte_enable_40 } else { __temp_7100 };
        let __temp_7104 = __temp_7103 << 0xcu32;
        let __temp_7105 = __temp_7104 | 0x0u32;
        let __temp_7106 = true as u32;
        let __temp_7107 = __temp_7106 << 0x1u32;
        let __temp_7108 = __temp_7106 | __temp_7107;
        let __temp_7109 = __temp_7106 << 0x2u32;
        let __temp_7110 = __temp_7108 | __temp_7109;
        let __temp_7111 = __temp_7106 << 0x3u32;
        let __temp_7112 = __temp_7110 | __temp_7111;
        let __temp_7113 = self.__reg_state_7 == 0x3u32;
        let __temp_7114 = __temp_7113 & self.__reg_bus_enable_6;
        let __temp_7115 = if __temp_7114 { self.__reg_bus_write_byte_enable_40 } else { __temp_7112 };
        let __temp_7116 = 0x0u32 << 0x4u32;
        let __temp_7117 = __temp_7116 | __temp_7115;
        let __temp_7118 = __temp_7117 << 0x8u32;
        let __temp_7119 = __temp_7118 | 0x0u32;
        let __temp_7120 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7121 = __temp_7120 & 0x3fffffffu32;
        let __temp_7122 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7123 = __temp_7122 & 0x3fffffffu32;
        let __temp_7124 = self.__reg_state_7 == 0x3u32;
        let __temp_7125 = __temp_7124 & self.__reg_bus_enable_6;
        let __temp_7126 = if __temp_7125 { __temp_7123 } else { __temp_7121 };
        let __temp_7127 = __temp_7126 & 0x3u32;
        let __temp_7128 = __temp_7127 == 0x2u32;
        let __temp_7129 = if __temp_7128 { __temp_7119 } else { __temp_7105 };
        let __temp_7130 = true as u32;
        let __temp_7131 = __temp_7130 << 0x1u32;
        let __temp_7132 = __temp_7130 | __temp_7131;
        let __temp_7133 = __temp_7130 << 0x2u32;
        let __temp_7134 = __temp_7132 | __temp_7133;
        let __temp_7135 = __temp_7130 << 0x3u32;
        let __temp_7136 = __temp_7134 | __temp_7135;
        let __temp_7137 = self.__reg_state_7 == 0x3u32;
        let __temp_7138 = __temp_7137 & self.__reg_bus_enable_6;
        let __temp_7139 = if __temp_7138 { self.__reg_bus_write_byte_enable_40 } else { __temp_7136 };
        let __temp_7140 = 0x0u32 << 0x4u32;
        let __temp_7141 = __temp_7140 | __temp_7139;
        let __temp_7142 = __temp_7141 << 0x4u32;
        let __temp_7143 = __temp_7142 | 0x0u32;
        let __temp_7144 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7145 = __temp_7144 & 0x3fffffffu32;
        let __temp_7146 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7147 = __temp_7146 & 0x3fffffffu32;
        let __temp_7148 = self.__reg_state_7 == 0x3u32;
        let __temp_7149 = __temp_7148 & self.__reg_bus_enable_6;
        let __temp_7150 = if __temp_7149 { __temp_7147 } else { __temp_7145 };
        let __temp_7151 = __temp_7150 & 0x3u32;
        let __temp_7152 = __temp_7151 == 0x1u32;
        let __temp_7153 = if __temp_7152 { __temp_7143 } else { __temp_7129 };
        let __temp_7154 = true as u32;
        let __temp_7155 = __temp_7154 << 0x1u32;
        let __temp_7156 = __temp_7154 | __temp_7155;
        let __temp_7157 = __temp_7154 << 0x2u32;
        let __temp_7158 = __temp_7156 | __temp_7157;
        let __temp_7159 = __temp_7154 << 0x3u32;
        let __temp_7160 = __temp_7158 | __temp_7159;
        let __temp_7161 = self.__reg_state_7 == 0x3u32;
        let __temp_7162 = __temp_7161 & self.__reg_bus_enable_6;
        let __temp_7163 = if __temp_7162 { self.__reg_bus_write_byte_enable_40 } else { __temp_7160 };
        let __temp_7164 = 0x0u32 << 0x4u32;
        let __temp_7165 = __temp_7164 | __temp_7163;
        let __temp_7166 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7167 = __temp_7166 & 0x3fffffffu32;
        let __temp_7168 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7169 = __temp_7168 & 0x3fffffffu32;
        let __temp_7170 = self.__reg_state_7 == 0x3u32;
        let __temp_7171 = __temp_7170 & self.__reg_bus_enable_6;
        let __temp_7172 = if __temp_7171 { __temp_7169 } else { __temp_7167 };
        let __temp_7173 = __temp_7172 & 0x3u32;
        let __temp_7174 = __temp_7173 == 0x0u32;
        let __temp_7175 = if __temp_7174 { __temp_7165 } else { __temp_7153 };
        let __temp_7176 = __temp_7175 & 0x1u32;
        let __temp_7177 = __temp_7176 != 0x0u32;
        let __temp_7178 = true as u32;
        let __temp_7179 = __temp_7178 << 0x1u32;
        let __temp_7180 = __temp_7178 | __temp_7179;
        let __temp_7181 = __temp_7178 << 0x2u32;
        let __temp_7182 = __temp_7180 | __temp_7181;
        let __temp_7183 = __temp_7178 << 0x3u32;
        let __temp_7184 = __temp_7182 | __temp_7183;
        let __temp_7185 = self.__reg_state_7 == 0x3u32;
        let __temp_7186 = __temp_7185 & self.__reg_bus_enable_6;
        let __temp_7187 = if __temp_7186 { self.__reg_bus_write_byte_enable_40 } else { __temp_7184 };
        let __temp_7188 = __temp_7187 << 0xcu32;
        let __temp_7189 = __temp_7188 | 0x0u32;
        let __temp_7190 = true as u32;
        let __temp_7191 = __temp_7190 << 0x1u32;
        let __temp_7192 = __temp_7190 | __temp_7191;
        let __temp_7193 = __temp_7190 << 0x2u32;
        let __temp_7194 = __temp_7192 | __temp_7193;
        let __temp_7195 = __temp_7190 << 0x3u32;
        let __temp_7196 = __temp_7194 | __temp_7195;
        let __temp_7197 = self.__reg_state_7 == 0x3u32;
        let __temp_7198 = __temp_7197 & self.__reg_bus_enable_6;
        let __temp_7199 = if __temp_7198 { self.__reg_bus_write_byte_enable_40 } else { __temp_7196 };
        let __temp_7200 = 0x0u32 << 0x4u32;
        let __temp_7201 = __temp_7200 | __temp_7199;
        let __temp_7202 = __temp_7201 << 0x8u32;
        let __temp_7203 = __temp_7202 | 0x0u32;
        let __temp_7204 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7205 = __temp_7204 & 0x3fffffffu32;
        let __temp_7206 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7207 = __temp_7206 & 0x3fffffffu32;
        let __temp_7208 = self.__reg_state_7 == 0x3u32;
        let __temp_7209 = __temp_7208 & self.__reg_bus_enable_6;
        let __temp_7210 = if __temp_7209 { __temp_7207 } else { __temp_7205 };
        let __temp_7211 = __temp_7210 & 0x3u32;
        let __temp_7212 = __temp_7211 == 0x2u32;
        let __temp_7213 = if __temp_7212 { __temp_7203 } else { __temp_7189 };
        let __temp_7214 = true as u32;
        let __temp_7215 = __temp_7214 << 0x1u32;
        let __temp_7216 = __temp_7214 | __temp_7215;
        let __temp_7217 = __temp_7214 << 0x2u32;
        let __temp_7218 = __temp_7216 | __temp_7217;
        let __temp_7219 = __temp_7214 << 0x3u32;
        let __temp_7220 = __temp_7218 | __temp_7219;
        let __temp_7221 = self.__reg_state_7 == 0x3u32;
        let __temp_7222 = __temp_7221 & self.__reg_bus_enable_6;
        let __temp_7223 = if __temp_7222 { self.__reg_bus_write_byte_enable_40 } else { __temp_7220 };
        let __temp_7224 = 0x0u32 << 0x4u32;
        let __temp_7225 = __temp_7224 | __temp_7223;
        let __temp_7226 = __temp_7225 << 0x4u32;
        let __temp_7227 = __temp_7226 | 0x0u32;
        let __temp_7228 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7229 = __temp_7228 & 0x3fffffffu32;
        let __temp_7230 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7231 = __temp_7230 & 0x3fffffffu32;
        let __temp_7232 = self.__reg_state_7 == 0x3u32;
        let __temp_7233 = __temp_7232 & self.__reg_bus_enable_6;
        let __temp_7234 = if __temp_7233 { __temp_7231 } else { __temp_7229 };
        let __temp_7235 = __temp_7234 & 0x3u32;
        let __temp_7236 = __temp_7235 == 0x1u32;
        let __temp_7237 = if __temp_7236 { __temp_7227 } else { __temp_7213 };
        let __temp_7238 = true as u32;
        let __temp_7239 = __temp_7238 << 0x1u32;
        let __temp_7240 = __temp_7238 | __temp_7239;
        let __temp_7241 = __temp_7238 << 0x2u32;
        let __temp_7242 = __temp_7240 | __temp_7241;
        let __temp_7243 = __temp_7238 << 0x3u32;
        let __temp_7244 = __temp_7242 | __temp_7243;
        let __temp_7245 = self.__reg_state_7 == 0x3u32;
        let __temp_7246 = __temp_7245 & self.__reg_bus_enable_6;
        let __temp_7247 = if __temp_7246 { self.__reg_bus_write_byte_enable_40 } else { __temp_7244 };
        let __temp_7248 = 0x0u32 << 0x4u32;
        let __temp_7249 = __temp_7248 | __temp_7247;
        let __temp_7250 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7251 = __temp_7250 & 0x3fffffffu32;
        let __temp_7252 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7253 = __temp_7252 & 0x3fffffffu32;
        let __temp_7254 = self.__reg_state_7 == 0x3u32;
        let __temp_7255 = __temp_7254 & self.__reg_bus_enable_6;
        let __temp_7256 = if __temp_7255 { __temp_7253 } else { __temp_7251 };
        let __temp_7257 = __temp_7256 & 0x3u32;
        let __temp_7258 = __temp_7257 == 0x0u32;
        let __temp_7259 = if __temp_7258 { __temp_7249 } else { __temp_7237 };
        let __temp_7260 = __temp_7259 >> 0x4u32;
        let __temp_7261 = __temp_7260 & 0x1u32;
        let __temp_7262 = __temp_7261 != 0x0u32;
        let __temp_7263 = __temp_7262 as u32;
        let __temp_7264 = __temp_7177 as u32;
        let __temp_7265 = __temp_7263 << 0x1u32;
        let __temp_7266 = __temp_7265 | __temp_7264;
        let __temp_7267 = true as u32;
        let __temp_7268 = __temp_7267 << 0x1u32;
        let __temp_7269 = __temp_7267 | __temp_7268;
        let __temp_7270 = __temp_7267 << 0x2u32;
        let __temp_7271 = __temp_7269 | __temp_7270;
        let __temp_7272 = __temp_7267 << 0x3u32;
        let __temp_7273 = __temp_7271 | __temp_7272;
        let __temp_7274 = self.__reg_state_7 == 0x3u32;
        let __temp_7275 = __temp_7274 & self.__reg_bus_enable_6;
        let __temp_7276 = if __temp_7275 { self.__reg_bus_write_byte_enable_40 } else { __temp_7273 };
        let __temp_7277 = __temp_7276 << 0xcu32;
        let __temp_7278 = __temp_7277 | 0x0u32;
        let __temp_7279 = true as u32;
        let __temp_7280 = __temp_7279 << 0x1u32;
        let __temp_7281 = __temp_7279 | __temp_7280;
        let __temp_7282 = __temp_7279 << 0x2u32;
        let __temp_7283 = __temp_7281 | __temp_7282;
        let __temp_7284 = __temp_7279 << 0x3u32;
        let __temp_7285 = __temp_7283 | __temp_7284;
        let __temp_7286 = self.__reg_state_7 == 0x3u32;
        let __temp_7287 = __temp_7286 & self.__reg_bus_enable_6;
        let __temp_7288 = if __temp_7287 { self.__reg_bus_write_byte_enable_40 } else { __temp_7285 };
        let __temp_7289 = 0x0u32 << 0x4u32;
        let __temp_7290 = __temp_7289 | __temp_7288;
        let __temp_7291 = __temp_7290 << 0x8u32;
        let __temp_7292 = __temp_7291 | 0x0u32;
        let __temp_7293 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7294 = __temp_7293 & 0x3fffffffu32;
        let __temp_7295 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7296 = __temp_7295 & 0x3fffffffu32;
        let __temp_7297 = self.__reg_state_7 == 0x3u32;
        let __temp_7298 = __temp_7297 & self.__reg_bus_enable_6;
        let __temp_7299 = if __temp_7298 { __temp_7296 } else { __temp_7294 };
        let __temp_7300 = __temp_7299 & 0x3u32;
        let __temp_7301 = __temp_7300 == 0x2u32;
        let __temp_7302 = if __temp_7301 { __temp_7292 } else { __temp_7278 };
        let __temp_7303 = true as u32;
        let __temp_7304 = __temp_7303 << 0x1u32;
        let __temp_7305 = __temp_7303 | __temp_7304;
        let __temp_7306 = __temp_7303 << 0x2u32;
        let __temp_7307 = __temp_7305 | __temp_7306;
        let __temp_7308 = __temp_7303 << 0x3u32;
        let __temp_7309 = __temp_7307 | __temp_7308;
        let __temp_7310 = self.__reg_state_7 == 0x3u32;
        let __temp_7311 = __temp_7310 & self.__reg_bus_enable_6;
        let __temp_7312 = if __temp_7311 { self.__reg_bus_write_byte_enable_40 } else { __temp_7309 };
        let __temp_7313 = 0x0u32 << 0x4u32;
        let __temp_7314 = __temp_7313 | __temp_7312;
        let __temp_7315 = __temp_7314 << 0x4u32;
        let __temp_7316 = __temp_7315 | 0x0u32;
        let __temp_7317 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7318 = __temp_7317 & 0x3fffffffu32;
        let __temp_7319 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7320 = __temp_7319 & 0x3fffffffu32;
        let __temp_7321 = self.__reg_state_7 == 0x3u32;
        let __temp_7322 = __temp_7321 & self.__reg_bus_enable_6;
        let __temp_7323 = if __temp_7322 { __temp_7320 } else { __temp_7318 };
        let __temp_7324 = __temp_7323 & 0x3u32;
        let __temp_7325 = __temp_7324 == 0x1u32;
        let __temp_7326 = if __temp_7325 { __temp_7316 } else { __temp_7302 };
        let __temp_7327 = true as u32;
        let __temp_7328 = __temp_7327 << 0x1u32;
        let __temp_7329 = __temp_7327 | __temp_7328;
        let __temp_7330 = __temp_7327 << 0x2u32;
        let __temp_7331 = __temp_7329 | __temp_7330;
        let __temp_7332 = __temp_7327 << 0x3u32;
        let __temp_7333 = __temp_7331 | __temp_7332;
        let __temp_7334 = self.__reg_state_7 == 0x3u32;
        let __temp_7335 = __temp_7334 & self.__reg_bus_enable_6;
        let __temp_7336 = if __temp_7335 { self.__reg_bus_write_byte_enable_40 } else { __temp_7333 };
        let __temp_7337 = 0x0u32 << 0x4u32;
        let __temp_7338 = __temp_7337 | __temp_7336;
        let __temp_7339 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7340 = __temp_7339 & 0x3fffffffu32;
        let __temp_7341 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7342 = __temp_7341 & 0x3fffffffu32;
        let __temp_7343 = self.__reg_state_7 == 0x3u32;
        let __temp_7344 = __temp_7343 & self.__reg_bus_enable_6;
        let __temp_7345 = if __temp_7344 { __temp_7342 } else { __temp_7340 };
        let __temp_7346 = __temp_7345 & 0x3u32;
        let __temp_7347 = __temp_7346 == 0x0u32;
        let __temp_7348 = if __temp_7347 { __temp_7338 } else { __temp_7326 };
        let __temp_7349 = __temp_7348 >> 0x8u32;
        let __temp_7350 = __temp_7349 & 0x1u32;
        let __temp_7351 = __temp_7350 != 0x0u32;
        let __temp_7352 = __temp_7351 as u32;
        let __temp_7353 = __temp_7352 << 0x2u32;
        let __temp_7354 = __temp_7353 | __temp_7266;
        let __temp_7355 = true as u32;
        let __temp_7356 = __temp_7355 << 0x1u32;
        let __temp_7357 = __temp_7355 | __temp_7356;
        let __temp_7358 = __temp_7355 << 0x2u32;
        let __temp_7359 = __temp_7357 | __temp_7358;
        let __temp_7360 = __temp_7355 << 0x3u32;
        let __temp_7361 = __temp_7359 | __temp_7360;
        let __temp_7362 = self.__reg_state_7 == 0x3u32;
        let __temp_7363 = __temp_7362 & self.__reg_bus_enable_6;
        let __temp_7364 = if __temp_7363 { self.__reg_bus_write_byte_enable_40 } else { __temp_7361 };
        let __temp_7365 = __temp_7364 << 0xcu32;
        let __temp_7366 = __temp_7365 | 0x0u32;
        let __temp_7367 = true as u32;
        let __temp_7368 = __temp_7367 << 0x1u32;
        let __temp_7369 = __temp_7367 | __temp_7368;
        let __temp_7370 = __temp_7367 << 0x2u32;
        let __temp_7371 = __temp_7369 | __temp_7370;
        let __temp_7372 = __temp_7367 << 0x3u32;
        let __temp_7373 = __temp_7371 | __temp_7372;
        let __temp_7374 = self.__reg_state_7 == 0x3u32;
        let __temp_7375 = __temp_7374 & self.__reg_bus_enable_6;
        let __temp_7376 = if __temp_7375 { self.__reg_bus_write_byte_enable_40 } else { __temp_7373 };
        let __temp_7377 = 0x0u32 << 0x4u32;
        let __temp_7378 = __temp_7377 | __temp_7376;
        let __temp_7379 = __temp_7378 << 0x8u32;
        let __temp_7380 = __temp_7379 | 0x0u32;
        let __temp_7381 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7382 = __temp_7381 & 0x3fffffffu32;
        let __temp_7383 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7384 = __temp_7383 & 0x3fffffffu32;
        let __temp_7385 = self.__reg_state_7 == 0x3u32;
        let __temp_7386 = __temp_7385 & self.__reg_bus_enable_6;
        let __temp_7387 = if __temp_7386 { __temp_7384 } else { __temp_7382 };
        let __temp_7388 = __temp_7387 & 0x3u32;
        let __temp_7389 = __temp_7388 == 0x2u32;
        let __temp_7390 = if __temp_7389 { __temp_7380 } else { __temp_7366 };
        let __temp_7391 = true as u32;
        let __temp_7392 = __temp_7391 << 0x1u32;
        let __temp_7393 = __temp_7391 | __temp_7392;
        let __temp_7394 = __temp_7391 << 0x2u32;
        let __temp_7395 = __temp_7393 | __temp_7394;
        let __temp_7396 = __temp_7391 << 0x3u32;
        let __temp_7397 = __temp_7395 | __temp_7396;
        let __temp_7398 = self.__reg_state_7 == 0x3u32;
        let __temp_7399 = __temp_7398 & self.__reg_bus_enable_6;
        let __temp_7400 = if __temp_7399 { self.__reg_bus_write_byte_enable_40 } else { __temp_7397 };
        let __temp_7401 = 0x0u32 << 0x4u32;
        let __temp_7402 = __temp_7401 | __temp_7400;
        let __temp_7403 = __temp_7402 << 0x4u32;
        let __temp_7404 = __temp_7403 | 0x0u32;
        let __temp_7405 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7406 = __temp_7405 & 0x3fffffffu32;
        let __temp_7407 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7408 = __temp_7407 & 0x3fffffffu32;
        let __temp_7409 = self.__reg_state_7 == 0x3u32;
        let __temp_7410 = __temp_7409 & self.__reg_bus_enable_6;
        let __temp_7411 = if __temp_7410 { __temp_7408 } else { __temp_7406 };
        let __temp_7412 = __temp_7411 & 0x3u32;
        let __temp_7413 = __temp_7412 == 0x1u32;
        let __temp_7414 = if __temp_7413 { __temp_7404 } else { __temp_7390 };
        let __temp_7415 = true as u32;
        let __temp_7416 = __temp_7415 << 0x1u32;
        let __temp_7417 = __temp_7415 | __temp_7416;
        let __temp_7418 = __temp_7415 << 0x2u32;
        let __temp_7419 = __temp_7417 | __temp_7418;
        let __temp_7420 = __temp_7415 << 0x3u32;
        let __temp_7421 = __temp_7419 | __temp_7420;
        let __temp_7422 = self.__reg_state_7 == 0x3u32;
        let __temp_7423 = __temp_7422 & self.__reg_bus_enable_6;
        let __temp_7424 = if __temp_7423 { self.__reg_bus_write_byte_enable_40 } else { __temp_7421 };
        let __temp_7425 = 0x0u32 << 0x4u32;
        let __temp_7426 = __temp_7425 | __temp_7424;
        let __temp_7427 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7428 = __temp_7427 & 0x3fffffffu32;
        let __temp_7429 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7430 = __temp_7429 & 0x3fffffffu32;
        let __temp_7431 = self.__reg_state_7 == 0x3u32;
        let __temp_7432 = __temp_7431 & self.__reg_bus_enable_6;
        let __temp_7433 = if __temp_7432 { __temp_7430 } else { __temp_7428 };
        let __temp_7434 = __temp_7433 & 0x3u32;
        let __temp_7435 = __temp_7434 == 0x0u32;
        let __temp_7436 = if __temp_7435 { __temp_7426 } else { __temp_7414 };
        let __temp_7437 = __temp_7436 >> 0xcu32;
        let __temp_7438 = __temp_7437 & 0x1u32;
        let __temp_7439 = __temp_7438 != 0x0u32;
        let __temp_7440 = __temp_7439 as u32;
        let __temp_7441 = __temp_7440 << 0x3u32;
        let __temp_7442 = __temp_7441 | __temp_7354;
        let __temp_7443 = self.__reg_state_7 == 0x3u32;
        let __temp_7444 = __temp_7443 & self.__reg_bus_enable_6;
        let __temp_7445 = __temp_7444 & self.__reg_bus_write_5;
        let __temp_7446 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7447 = __temp_7446 & 0x3fffffffu32;
        let __temp_7448 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7449 = __temp_7448 & 0x3fffffffu32;
        let __temp_7450 = self.__reg_state_7 == 0x3u32;
        let __temp_7451 = __temp_7450 & self.__reg_bus_enable_6;
        let __temp_7452 = if __temp_7451 { __temp_7449 } else { __temp_7447 };
        let __temp_7453 = __temp_7452 >> 0x2u32;
        let __temp_7454 = __temp_7453 & 0xfffffffu32;
        let __temp_7455 = __temp_7454 & 0xffffffu32;
        let __temp_7456 = __temp_7455 >> 0x14u32;
        let __temp_7457 = __temp_7456 & 0xfu32;
        let __temp_7458 = __temp_7457 == 0x5u32;
        let __temp_7459 = self.__reg_count_12 >> 0x5u32;
        let __temp_7460 = __temp_7459 & 0x1u32;
        let __temp_7461 = __temp_7460 != 0x0u32;
        let __temp_7462 = !__temp_7461;
        let __temp_7463 = !false;
        let __temp_7464 = __temp_7463 & __temp_7462;
        let __temp_7465 = self.__reg_state_7 == 0x3u32;
        let __temp_7466 = __temp_7465 & self.__reg_bus_enable_6;
        let __temp_7467 = __temp_7466 & self.__reg_bus_write_5;
        let __temp_7468 = __temp_7467 | __temp_7464;
        let __temp_7469 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7470 = __temp_7469 & 0x3fffffffu32;
        let __temp_7471 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7472 = __temp_7471 & 0x3fffffffu32;
        let __temp_7473 = self.__reg_state_7 == 0x3u32;
        let __temp_7474 = __temp_7473 & self.__reg_bus_enable_6;
        let __temp_7475 = if __temp_7474 { __temp_7472 } else { __temp_7470 };
        let __temp_7476 = __temp_7475 >> 0x2u32;
        let __temp_7477 = __temp_7476 & 0xfffffffu32;
        let __temp_7478 = __temp_7477 >> 0x18u32;
        let __temp_7479 = __temp_7478 & 0xfu32;
        let __temp_7480 = __temp_7479 == 0x0u32;
        let __temp_7481 = self.__reg_count_15 >> 0x5u32;
        let __temp_7482 = __temp_7481 & 0x1u32;
        let __temp_7483 = __temp_7482 != 0x0u32;
        let __temp_7484 = !__temp_7483;
        let __temp_7485 = !false;
        let __temp_7486 = __temp_7485 & __temp_7484;
        let __temp_7487 = self.__reg_state_7 == 0x3u32;
        let __temp_7488 = __temp_7487 & self.__reg_bus_enable_6;
        let __temp_7489 = __temp_7488 & self.__reg_bus_write_5;
        let __temp_7490 = __temp_7489 | __temp_7486;
        let __temp_7491 = self.__reg_state_7 == 0x3u32;
        let __temp_7492 = __temp_7491 & self.__reg_bus_enable_6;
        let __temp_7493 = self.__reg_state_7 == 0x0u32;
        let __temp_7494 = __temp_7493 | __temp_7492;
        let __temp_7495 = __temp_7494 & __temp_7490;
        let __temp_7496 = __temp_7495 & __temp_7480;
        let __temp_7497 = __temp_7496 & __temp_7468;
        let __temp_7498 = __temp_7497 & __temp_7458;
        let __temp_7499 = __temp_7498 & __temp_7445;
        let __temp_7500 = if __temp_7499 { __temp_7442 } else { __temp_7093 };
        let __temp_7501 = __temp_7500 >> 0x2u32;
        let __temp_7502 = __temp_7501 & 0x1u32;
        let __temp_7503 = __temp_7502 != 0x0u32;
        let __temp_7504 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_7505 = __temp_7504 != 0x0u32;
        let __temp_7506 = !__temp_7505;
        let __temp_7507 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_7508 = __temp_7507 | __temp_7506;
        let __temp_7509 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_7510 = __temp_7509 & __temp_7508;
        let __temp_7511 = self.__reg_state_7 == 0x3u32;
        let __temp_7512 = __temp_7511 & self.__reg_bus_enable_6;
        let __temp_7513 = __temp_7512 & self.__reg_bus_write_5;
        let __temp_7514 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7515 = __temp_7514 & 0x3fffffffu32;
        let __temp_7516 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7517 = __temp_7516 & 0x3fffffffu32;
        let __temp_7518 = self.__reg_state_7 == 0x3u32;
        let __temp_7519 = __temp_7518 & self.__reg_bus_enable_6;
        let __temp_7520 = if __temp_7519 { __temp_7517 } else { __temp_7515 };
        let __temp_7521 = __temp_7520 >> 0x2u32;
        let __temp_7522 = __temp_7521 & 0xfffffffu32;
        let __temp_7523 = __temp_7522 & 0xffffffu32;
        let __temp_7524 = __temp_7523 >> 0x14u32;
        let __temp_7525 = __temp_7524 & 0xfu32;
        let __temp_7526 = __temp_7525 == 0x5u32;
        let __temp_7527 = self.__reg_count_12 >> 0x5u32;
        let __temp_7528 = __temp_7527 & 0x1u32;
        let __temp_7529 = __temp_7528 != 0x0u32;
        let __temp_7530 = !__temp_7529;
        let __temp_7531 = !false;
        let __temp_7532 = __temp_7531 & __temp_7530;
        let __temp_7533 = self.__reg_state_7 == 0x3u32;
        let __temp_7534 = __temp_7533 & self.__reg_bus_enable_6;
        let __temp_7535 = __temp_7534 & self.__reg_bus_write_5;
        let __temp_7536 = __temp_7535 | __temp_7532;
        let __temp_7537 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7538 = __temp_7537 & 0x3fffffffu32;
        let __temp_7539 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7540 = __temp_7539 & 0x3fffffffu32;
        let __temp_7541 = self.__reg_state_7 == 0x3u32;
        let __temp_7542 = __temp_7541 & self.__reg_bus_enable_6;
        let __temp_7543 = if __temp_7542 { __temp_7540 } else { __temp_7538 };
        let __temp_7544 = __temp_7543 >> 0x2u32;
        let __temp_7545 = __temp_7544 & 0xfffffffu32;
        let __temp_7546 = __temp_7545 >> 0x18u32;
        let __temp_7547 = __temp_7546 & 0xfu32;
        let __temp_7548 = __temp_7547 == 0x0u32;
        let __temp_7549 = self.__reg_count_15 >> 0x5u32;
        let __temp_7550 = __temp_7549 & 0x1u32;
        let __temp_7551 = __temp_7550 != 0x0u32;
        let __temp_7552 = !__temp_7551;
        let __temp_7553 = !false;
        let __temp_7554 = __temp_7553 & __temp_7552;
        let __temp_7555 = self.__reg_state_7 == 0x3u32;
        let __temp_7556 = __temp_7555 & self.__reg_bus_enable_6;
        let __temp_7557 = __temp_7556 & self.__reg_bus_write_5;
        let __temp_7558 = __temp_7557 | __temp_7554;
        let __temp_7559 = self.__reg_state_7 == 0x3u32;
        let __temp_7560 = __temp_7559 & self.__reg_bus_enable_6;
        let __temp_7561 = self.__reg_state_7 == 0x0u32;
        let __temp_7562 = __temp_7561 | __temp_7560;
        let __temp_7563 = __temp_7562 & __temp_7558;
        let __temp_7564 = __temp_7563 & __temp_7548;
        let __temp_7565 = __temp_7564 & __temp_7536;
        let __temp_7566 = __temp_7565 & __temp_7526;
        let __temp_7567 = __temp_7566 & __temp_7513;
        let __temp_7568 = __temp_7567 | __temp_7510;
        let __temp_7569 = __temp_7568 & __temp_7503;
        self.color_buffer_element_2_38_write_port_enable = __temp_7569;
        self.color_buffer_element_3_39_read_port_0_address = __temp_73;
        self.color_buffer_element_3_39_read_port_0_enable = __temp_132;
        self.color_buffer_element_3_39_write_port_address = __temp_204;
        let __temp_7570 = self.__reg_stage_21_color_165 as u128;
        let __temp_7571 = __temp_7570 << 0x20u32;
        let __temp_7572 = __temp_7570 | __temp_7571;
        let __temp_7573 = __temp_7570 << 0x40u32;
        let __temp_7574 = __temp_7572 | __temp_7573;
        let __temp_7575 = __temp_7570 << 0x60u32;
        let __temp_7576 = __temp_7574 | __temp_7575;
        let __temp_7577 = self.__reg_bus_write_data_1 as u128;
        let __temp_7578 = __temp_7577 << 0x60u32;
        let __temp_7579 = __temp_7578 | 0x0u128;
        let __temp_7580 = 0x0u32 as u64;
        let __temp_7581 = self.__reg_bus_write_data_1 as u64;
        let __temp_7582 = __temp_7580 << 0x20u32;
        let __temp_7583 = __temp_7582 | __temp_7581;
        let __temp_7584 = __temp_7583 as u128;
        let __temp_7585 = 0x0u64 as u128;
        let __temp_7586 = __temp_7584 << 0x40u32;
        let __temp_7587 = __temp_7586 | __temp_7585;
        let __temp_7588 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7589 = __temp_7588 & 0x3fffffffu32;
        let __temp_7590 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7591 = __temp_7590 & 0x3fffffffu32;
        let __temp_7592 = self.__reg_state_7 == 0x3u32;
        let __temp_7593 = __temp_7592 & self.__reg_bus_enable_6;
        let __temp_7594 = if __temp_7593 { __temp_7591 } else { __temp_7589 };
        let __temp_7595 = __temp_7594 & 0x3u32;
        let __temp_7596 = __temp_7595 == 0x2u32;
        let __temp_7597 = if __temp_7596 { __temp_7587 } else { __temp_7579 };
        let __temp_7598 = 0x0u64 as u128;
        let __temp_7599 = self.__reg_bus_write_data_1 as u128;
        let __temp_7600 = __temp_7598 << 0x20u32;
        let __temp_7601 = __temp_7600 | __temp_7599;
        let __temp_7602 = 0x0u32 as u128;
        let __temp_7603 = __temp_7601 << 0x20u32;
        let __temp_7604 = __temp_7603 | __temp_7602;
        let __temp_7605 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7606 = __temp_7605 & 0x3fffffffu32;
        let __temp_7607 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7608 = __temp_7607 & 0x3fffffffu32;
        let __temp_7609 = self.__reg_state_7 == 0x3u32;
        let __temp_7610 = __temp_7609 & self.__reg_bus_enable_6;
        let __temp_7611 = if __temp_7610 { __temp_7608 } else { __temp_7606 };
        let __temp_7612 = __temp_7611 & 0x3u32;
        let __temp_7613 = __temp_7612 == 0x1u32;
        let __temp_7614 = if __temp_7613 { __temp_7604 } else { __temp_7597 };
        let __temp_7615 = self.__reg_bus_write_data_1 as u128;
        let __temp_7616 = 0x0u128 << 0x20u32;
        let __temp_7617 = __temp_7616 | __temp_7615;
        let __temp_7618 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7619 = __temp_7618 & 0x3fffffffu32;
        let __temp_7620 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7621 = __temp_7620 & 0x3fffffffu32;
        let __temp_7622 = self.__reg_state_7 == 0x3u32;
        let __temp_7623 = __temp_7622 & self.__reg_bus_enable_6;
        let __temp_7624 = if __temp_7623 { __temp_7621 } else { __temp_7619 };
        let __temp_7625 = __temp_7624 & 0x3u32;
        let __temp_7626 = __temp_7625 == 0x0u32;
        let __temp_7627 = if __temp_7626 { __temp_7617 } else { __temp_7614 };
        let __temp_7628 = self.__reg_state_7 == 0x3u32;
        let __temp_7629 = __temp_7628 & self.__reg_bus_enable_6;
        let __temp_7630 = __temp_7629 & self.__reg_bus_write_5;
        let __temp_7631 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7632 = __temp_7631 & 0x3fffffffu32;
        let __temp_7633 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7634 = __temp_7633 & 0x3fffffffu32;
        let __temp_7635 = self.__reg_state_7 == 0x3u32;
        let __temp_7636 = __temp_7635 & self.__reg_bus_enable_6;
        let __temp_7637 = if __temp_7636 { __temp_7634 } else { __temp_7632 };
        let __temp_7638 = __temp_7637 >> 0x2u32;
        let __temp_7639 = __temp_7638 & 0xfffffffu32;
        let __temp_7640 = __temp_7639 & 0xffffffu32;
        let __temp_7641 = __temp_7640 >> 0x14u32;
        let __temp_7642 = __temp_7641 & 0xfu32;
        let __temp_7643 = __temp_7642 == 0x5u32;
        let __temp_7644 = self.__reg_count_12 >> 0x5u32;
        let __temp_7645 = __temp_7644 & 0x1u32;
        let __temp_7646 = __temp_7645 != 0x0u32;
        let __temp_7647 = !__temp_7646;
        let __temp_7648 = !false;
        let __temp_7649 = __temp_7648 & __temp_7647;
        let __temp_7650 = self.__reg_state_7 == 0x3u32;
        let __temp_7651 = __temp_7650 & self.__reg_bus_enable_6;
        let __temp_7652 = __temp_7651 & self.__reg_bus_write_5;
        let __temp_7653 = __temp_7652 | __temp_7649;
        let __temp_7654 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7655 = __temp_7654 & 0x3fffffffu32;
        let __temp_7656 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7657 = __temp_7656 & 0x3fffffffu32;
        let __temp_7658 = self.__reg_state_7 == 0x3u32;
        let __temp_7659 = __temp_7658 & self.__reg_bus_enable_6;
        let __temp_7660 = if __temp_7659 { __temp_7657 } else { __temp_7655 };
        let __temp_7661 = __temp_7660 >> 0x2u32;
        let __temp_7662 = __temp_7661 & 0xfffffffu32;
        let __temp_7663 = __temp_7662 >> 0x18u32;
        let __temp_7664 = __temp_7663 & 0xfu32;
        let __temp_7665 = __temp_7664 == 0x0u32;
        let __temp_7666 = self.__reg_count_15 >> 0x5u32;
        let __temp_7667 = __temp_7666 & 0x1u32;
        let __temp_7668 = __temp_7667 != 0x0u32;
        let __temp_7669 = !__temp_7668;
        let __temp_7670 = !false;
        let __temp_7671 = __temp_7670 & __temp_7669;
        let __temp_7672 = self.__reg_state_7 == 0x3u32;
        let __temp_7673 = __temp_7672 & self.__reg_bus_enable_6;
        let __temp_7674 = __temp_7673 & self.__reg_bus_write_5;
        let __temp_7675 = __temp_7674 | __temp_7671;
        let __temp_7676 = self.__reg_state_7 == 0x3u32;
        let __temp_7677 = __temp_7676 & self.__reg_bus_enable_6;
        let __temp_7678 = self.__reg_state_7 == 0x0u32;
        let __temp_7679 = __temp_7678 | __temp_7677;
        let __temp_7680 = __temp_7679 & __temp_7675;
        let __temp_7681 = __temp_7680 & __temp_7665;
        let __temp_7682 = __temp_7681 & __temp_7653;
        let __temp_7683 = __temp_7682 & __temp_7643;
        let __temp_7684 = __temp_7683 & __temp_7630;
        let __temp_7685 = if __temp_7684 { __temp_7627 } else { __temp_7576 };
        let __temp_7686 = __temp_7685 >> 0x60u32;
        let __temp_7687 = __temp_7686 as u32;
        self.color_buffer_element_3_39_write_port_value = __temp_7687;
        let __temp_7688 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7689 = __temp_7688 == 0x0u32;
        let __temp_7690 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7691 = __temp_7690 == 0x1u32;
        let __temp_7692 = __temp_7691 as u32;
        let __temp_7693 = __temp_7689 as u32;
        let __temp_7694 = __temp_7692 << 0x1u32;
        let __temp_7695 = __temp_7694 | __temp_7693;
        let __temp_7696 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7697 = __temp_7696 == 0x2u32;
        let __temp_7698 = __temp_7697 as u32;
        let __temp_7699 = __temp_7698 << 0x2u32;
        let __temp_7700 = __temp_7699 | __temp_7695;
        let __temp_7701 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_7702 = __temp_7701 == 0x3u32;
        let __temp_7703 = __temp_7702 as u32;
        let __temp_7704 = __temp_7703 << 0x3u32;
        let __temp_7705 = __temp_7704 | __temp_7700;
        let __temp_7706 = true as u32;
        let __temp_7707 = __temp_7706 << 0x1u32;
        let __temp_7708 = __temp_7706 | __temp_7707;
        let __temp_7709 = __temp_7706 << 0x2u32;
        let __temp_7710 = __temp_7708 | __temp_7709;
        let __temp_7711 = __temp_7706 << 0x3u32;
        let __temp_7712 = __temp_7710 | __temp_7711;
        let __temp_7713 = self.__reg_state_7 == 0x3u32;
        let __temp_7714 = __temp_7713 & self.__reg_bus_enable_6;
        let __temp_7715 = if __temp_7714 { self.__reg_bus_write_byte_enable_40 } else { __temp_7712 };
        let __temp_7716 = __temp_7715 << 0xcu32;
        let __temp_7717 = __temp_7716 | 0x0u32;
        let __temp_7718 = true as u32;
        let __temp_7719 = __temp_7718 << 0x1u32;
        let __temp_7720 = __temp_7718 | __temp_7719;
        let __temp_7721 = __temp_7718 << 0x2u32;
        let __temp_7722 = __temp_7720 | __temp_7721;
        let __temp_7723 = __temp_7718 << 0x3u32;
        let __temp_7724 = __temp_7722 | __temp_7723;
        let __temp_7725 = self.__reg_state_7 == 0x3u32;
        let __temp_7726 = __temp_7725 & self.__reg_bus_enable_6;
        let __temp_7727 = if __temp_7726 { self.__reg_bus_write_byte_enable_40 } else { __temp_7724 };
        let __temp_7728 = 0x0u32 << 0x4u32;
        let __temp_7729 = __temp_7728 | __temp_7727;
        let __temp_7730 = __temp_7729 << 0x8u32;
        let __temp_7731 = __temp_7730 | 0x0u32;
        let __temp_7732 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7733 = __temp_7732 & 0x3fffffffu32;
        let __temp_7734 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7735 = __temp_7734 & 0x3fffffffu32;
        let __temp_7736 = self.__reg_state_7 == 0x3u32;
        let __temp_7737 = __temp_7736 & self.__reg_bus_enable_6;
        let __temp_7738 = if __temp_7737 { __temp_7735 } else { __temp_7733 };
        let __temp_7739 = __temp_7738 & 0x3u32;
        let __temp_7740 = __temp_7739 == 0x2u32;
        let __temp_7741 = if __temp_7740 { __temp_7731 } else { __temp_7717 };
        let __temp_7742 = true as u32;
        let __temp_7743 = __temp_7742 << 0x1u32;
        let __temp_7744 = __temp_7742 | __temp_7743;
        let __temp_7745 = __temp_7742 << 0x2u32;
        let __temp_7746 = __temp_7744 | __temp_7745;
        let __temp_7747 = __temp_7742 << 0x3u32;
        let __temp_7748 = __temp_7746 | __temp_7747;
        let __temp_7749 = self.__reg_state_7 == 0x3u32;
        let __temp_7750 = __temp_7749 & self.__reg_bus_enable_6;
        let __temp_7751 = if __temp_7750 { self.__reg_bus_write_byte_enable_40 } else { __temp_7748 };
        let __temp_7752 = 0x0u32 << 0x4u32;
        let __temp_7753 = __temp_7752 | __temp_7751;
        let __temp_7754 = __temp_7753 << 0x4u32;
        let __temp_7755 = __temp_7754 | 0x0u32;
        let __temp_7756 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7757 = __temp_7756 & 0x3fffffffu32;
        let __temp_7758 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7759 = __temp_7758 & 0x3fffffffu32;
        let __temp_7760 = self.__reg_state_7 == 0x3u32;
        let __temp_7761 = __temp_7760 & self.__reg_bus_enable_6;
        let __temp_7762 = if __temp_7761 { __temp_7759 } else { __temp_7757 };
        let __temp_7763 = __temp_7762 & 0x3u32;
        let __temp_7764 = __temp_7763 == 0x1u32;
        let __temp_7765 = if __temp_7764 { __temp_7755 } else { __temp_7741 };
        let __temp_7766 = true as u32;
        let __temp_7767 = __temp_7766 << 0x1u32;
        let __temp_7768 = __temp_7766 | __temp_7767;
        let __temp_7769 = __temp_7766 << 0x2u32;
        let __temp_7770 = __temp_7768 | __temp_7769;
        let __temp_7771 = __temp_7766 << 0x3u32;
        let __temp_7772 = __temp_7770 | __temp_7771;
        let __temp_7773 = self.__reg_state_7 == 0x3u32;
        let __temp_7774 = __temp_7773 & self.__reg_bus_enable_6;
        let __temp_7775 = if __temp_7774 { self.__reg_bus_write_byte_enable_40 } else { __temp_7772 };
        let __temp_7776 = 0x0u32 << 0x4u32;
        let __temp_7777 = __temp_7776 | __temp_7775;
        let __temp_7778 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7779 = __temp_7778 & 0x3fffffffu32;
        let __temp_7780 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7781 = __temp_7780 & 0x3fffffffu32;
        let __temp_7782 = self.__reg_state_7 == 0x3u32;
        let __temp_7783 = __temp_7782 & self.__reg_bus_enable_6;
        let __temp_7784 = if __temp_7783 { __temp_7781 } else { __temp_7779 };
        let __temp_7785 = __temp_7784 & 0x3u32;
        let __temp_7786 = __temp_7785 == 0x0u32;
        let __temp_7787 = if __temp_7786 { __temp_7777 } else { __temp_7765 };
        let __temp_7788 = __temp_7787 & 0x1u32;
        let __temp_7789 = __temp_7788 != 0x0u32;
        let __temp_7790 = true as u32;
        let __temp_7791 = __temp_7790 << 0x1u32;
        let __temp_7792 = __temp_7790 | __temp_7791;
        let __temp_7793 = __temp_7790 << 0x2u32;
        let __temp_7794 = __temp_7792 | __temp_7793;
        let __temp_7795 = __temp_7790 << 0x3u32;
        let __temp_7796 = __temp_7794 | __temp_7795;
        let __temp_7797 = self.__reg_state_7 == 0x3u32;
        let __temp_7798 = __temp_7797 & self.__reg_bus_enable_6;
        let __temp_7799 = if __temp_7798 { self.__reg_bus_write_byte_enable_40 } else { __temp_7796 };
        let __temp_7800 = __temp_7799 << 0xcu32;
        let __temp_7801 = __temp_7800 | 0x0u32;
        let __temp_7802 = true as u32;
        let __temp_7803 = __temp_7802 << 0x1u32;
        let __temp_7804 = __temp_7802 | __temp_7803;
        let __temp_7805 = __temp_7802 << 0x2u32;
        let __temp_7806 = __temp_7804 | __temp_7805;
        let __temp_7807 = __temp_7802 << 0x3u32;
        let __temp_7808 = __temp_7806 | __temp_7807;
        let __temp_7809 = self.__reg_state_7 == 0x3u32;
        let __temp_7810 = __temp_7809 & self.__reg_bus_enable_6;
        let __temp_7811 = if __temp_7810 { self.__reg_bus_write_byte_enable_40 } else { __temp_7808 };
        let __temp_7812 = 0x0u32 << 0x4u32;
        let __temp_7813 = __temp_7812 | __temp_7811;
        let __temp_7814 = __temp_7813 << 0x8u32;
        let __temp_7815 = __temp_7814 | 0x0u32;
        let __temp_7816 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7817 = __temp_7816 & 0x3fffffffu32;
        let __temp_7818 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7819 = __temp_7818 & 0x3fffffffu32;
        let __temp_7820 = self.__reg_state_7 == 0x3u32;
        let __temp_7821 = __temp_7820 & self.__reg_bus_enable_6;
        let __temp_7822 = if __temp_7821 { __temp_7819 } else { __temp_7817 };
        let __temp_7823 = __temp_7822 & 0x3u32;
        let __temp_7824 = __temp_7823 == 0x2u32;
        let __temp_7825 = if __temp_7824 { __temp_7815 } else { __temp_7801 };
        let __temp_7826 = true as u32;
        let __temp_7827 = __temp_7826 << 0x1u32;
        let __temp_7828 = __temp_7826 | __temp_7827;
        let __temp_7829 = __temp_7826 << 0x2u32;
        let __temp_7830 = __temp_7828 | __temp_7829;
        let __temp_7831 = __temp_7826 << 0x3u32;
        let __temp_7832 = __temp_7830 | __temp_7831;
        let __temp_7833 = self.__reg_state_7 == 0x3u32;
        let __temp_7834 = __temp_7833 & self.__reg_bus_enable_6;
        let __temp_7835 = if __temp_7834 { self.__reg_bus_write_byte_enable_40 } else { __temp_7832 };
        let __temp_7836 = 0x0u32 << 0x4u32;
        let __temp_7837 = __temp_7836 | __temp_7835;
        let __temp_7838 = __temp_7837 << 0x4u32;
        let __temp_7839 = __temp_7838 | 0x0u32;
        let __temp_7840 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7841 = __temp_7840 & 0x3fffffffu32;
        let __temp_7842 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7843 = __temp_7842 & 0x3fffffffu32;
        let __temp_7844 = self.__reg_state_7 == 0x3u32;
        let __temp_7845 = __temp_7844 & self.__reg_bus_enable_6;
        let __temp_7846 = if __temp_7845 { __temp_7843 } else { __temp_7841 };
        let __temp_7847 = __temp_7846 & 0x3u32;
        let __temp_7848 = __temp_7847 == 0x1u32;
        let __temp_7849 = if __temp_7848 { __temp_7839 } else { __temp_7825 };
        let __temp_7850 = true as u32;
        let __temp_7851 = __temp_7850 << 0x1u32;
        let __temp_7852 = __temp_7850 | __temp_7851;
        let __temp_7853 = __temp_7850 << 0x2u32;
        let __temp_7854 = __temp_7852 | __temp_7853;
        let __temp_7855 = __temp_7850 << 0x3u32;
        let __temp_7856 = __temp_7854 | __temp_7855;
        let __temp_7857 = self.__reg_state_7 == 0x3u32;
        let __temp_7858 = __temp_7857 & self.__reg_bus_enable_6;
        let __temp_7859 = if __temp_7858 { self.__reg_bus_write_byte_enable_40 } else { __temp_7856 };
        let __temp_7860 = 0x0u32 << 0x4u32;
        let __temp_7861 = __temp_7860 | __temp_7859;
        let __temp_7862 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7863 = __temp_7862 & 0x3fffffffu32;
        let __temp_7864 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7865 = __temp_7864 & 0x3fffffffu32;
        let __temp_7866 = self.__reg_state_7 == 0x3u32;
        let __temp_7867 = __temp_7866 & self.__reg_bus_enable_6;
        let __temp_7868 = if __temp_7867 { __temp_7865 } else { __temp_7863 };
        let __temp_7869 = __temp_7868 & 0x3u32;
        let __temp_7870 = __temp_7869 == 0x0u32;
        let __temp_7871 = if __temp_7870 { __temp_7861 } else { __temp_7849 };
        let __temp_7872 = __temp_7871 >> 0x4u32;
        let __temp_7873 = __temp_7872 & 0x1u32;
        let __temp_7874 = __temp_7873 != 0x0u32;
        let __temp_7875 = __temp_7874 as u32;
        let __temp_7876 = __temp_7789 as u32;
        let __temp_7877 = __temp_7875 << 0x1u32;
        let __temp_7878 = __temp_7877 | __temp_7876;
        let __temp_7879 = true as u32;
        let __temp_7880 = __temp_7879 << 0x1u32;
        let __temp_7881 = __temp_7879 | __temp_7880;
        let __temp_7882 = __temp_7879 << 0x2u32;
        let __temp_7883 = __temp_7881 | __temp_7882;
        let __temp_7884 = __temp_7879 << 0x3u32;
        let __temp_7885 = __temp_7883 | __temp_7884;
        let __temp_7886 = self.__reg_state_7 == 0x3u32;
        let __temp_7887 = __temp_7886 & self.__reg_bus_enable_6;
        let __temp_7888 = if __temp_7887 { self.__reg_bus_write_byte_enable_40 } else { __temp_7885 };
        let __temp_7889 = __temp_7888 << 0xcu32;
        let __temp_7890 = __temp_7889 | 0x0u32;
        let __temp_7891 = true as u32;
        let __temp_7892 = __temp_7891 << 0x1u32;
        let __temp_7893 = __temp_7891 | __temp_7892;
        let __temp_7894 = __temp_7891 << 0x2u32;
        let __temp_7895 = __temp_7893 | __temp_7894;
        let __temp_7896 = __temp_7891 << 0x3u32;
        let __temp_7897 = __temp_7895 | __temp_7896;
        let __temp_7898 = self.__reg_state_7 == 0x3u32;
        let __temp_7899 = __temp_7898 & self.__reg_bus_enable_6;
        let __temp_7900 = if __temp_7899 { self.__reg_bus_write_byte_enable_40 } else { __temp_7897 };
        let __temp_7901 = 0x0u32 << 0x4u32;
        let __temp_7902 = __temp_7901 | __temp_7900;
        let __temp_7903 = __temp_7902 << 0x8u32;
        let __temp_7904 = __temp_7903 | 0x0u32;
        let __temp_7905 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7906 = __temp_7905 & 0x3fffffffu32;
        let __temp_7907 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7908 = __temp_7907 & 0x3fffffffu32;
        let __temp_7909 = self.__reg_state_7 == 0x3u32;
        let __temp_7910 = __temp_7909 & self.__reg_bus_enable_6;
        let __temp_7911 = if __temp_7910 { __temp_7908 } else { __temp_7906 };
        let __temp_7912 = __temp_7911 & 0x3u32;
        let __temp_7913 = __temp_7912 == 0x2u32;
        let __temp_7914 = if __temp_7913 { __temp_7904 } else { __temp_7890 };
        let __temp_7915 = true as u32;
        let __temp_7916 = __temp_7915 << 0x1u32;
        let __temp_7917 = __temp_7915 | __temp_7916;
        let __temp_7918 = __temp_7915 << 0x2u32;
        let __temp_7919 = __temp_7917 | __temp_7918;
        let __temp_7920 = __temp_7915 << 0x3u32;
        let __temp_7921 = __temp_7919 | __temp_7920;
        let __temp_7922 = self.__reg_state_7 == 0x3u32;
        let __temp_7923 = __temp_7922 & self.__reg_bus_enable_6;
        let __temp_7924 = if __temp_7923 { self.__reg_bus_write_byte_enable_40 } else { __temp_7921 };
        let __temp_7925 = 0x0u32 << 0x4u32;
        let __temp_7926 = __temp_7925 | __temp_7924;
        let __temp_7927 = __temp_7926 << 0x4u32;
        let __temp_7928 = __temp_7927 | 0x0u32;
        let __temp_7929 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7930 = __temp_7929 & 0x3fffffffu32;
        let __temp_7931 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7932 = __temp_7931 & 0x3fffffffu32;
        let __temp_7933 = self.__reg_state_7 == 0x3u32;
        let __temp_7934 = __temp_7933 & self.__reg_bus_enable_6;
        let __temp_7935 = if __temp_7934 { __temp_7932 } else { __temp_7930 };
        let __temp_7936 = __temp_7935 & 0x3u32;
        let __temp_7937 = __temp_7936 == 0x1u32;
        let __temp_7938 = if __temp_7937 { __temp_7928 } else { __temp_7914 };
        let __temp_7939 = true as u32;
        let __temp_7940 = __temp_7939 << 0x1u32;
        let __temp_7941 = __temp_7939 | __temp_7940;
        let __temp_7942 = __temp_7939 << 0x2u32;
        let __temp_7943 = __temp_7941 | __temp_7942;
        let __temp_7944 = __temp_7939 << 0x3u32;
        let __temp_7945 = __temp_7943 | __temp_7944;
        let __temp_7946 = self.__reg_state_7 == 0x3u32;
        let __temp_7947 = __temp_7946 & self.__reg_bus_enable_6;
        let __temp_7948 = if __temp_7947 { self.__reg_bus_write_byte_enable_40 } else { __temp_7945 };
        let __temp_7949 = 0x0u32 << 0x4u32;
        let __temp_7950 = __temp_7949 | __temp_7948;
        let __temp_7951 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7952 = __temp_7951 & 0x3fffffffu32;
        let __temp_7953 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7954 = __temp_7953 & 0x3fffffffu32;
        let __temp_7955 = self.__reg_state_7 == 0x3u32;
        let __temp_7956 = __temp_7955 & self.__reg_bus_enable_6;
        let __temp_7957 = if __temp_7956 { __temp_7954 } else { __temp_7952 };
        let __temp_7958 = __temp_7957 & 0x3u32;
        let __temp_7959 = __temp_7958 == 0x0u32;
        let __temp_7960 = if __temp_7959 { __temp_7950 } else { __temp_7938 };
        let __temp_7961 = __temp_7960 >> 0x8u32;
        let __temp_7962 = __temp_7961 & 0x1u32;
        let __temp_7963 = __temp_7962 != 0x0u32;
        let __temp_7964 = __temp_7963 as u32;
        let __temp_7965 = __temp_7964 << 0x2u32;
        let __temp_7966 = __temp_7965 | __temp_7878;
        let __temp_7967 = true as u32;
        let __temp_7968 = __temp_7967 << 0x1u32;
        let __temp_7969 = __temp_7967 | __temp_7968;
        let __temp_7970 = __temp_7967 << 0x2u32;
        let __temp_7971 = __temp_7969 | __temp_7970;
        let __temp_7972 = __temp_7967 << 0x3u32;
        let __temp_7973 = __temp_7971 | __temp_7972;
        let __temp_7974 = self.__reg_state_7 == 0x3u32;
        let __temp_7975 = __temp_7974 & self.__reg_bus_enable_6;
        let __temp_7976 = if __temp_7975 { self.__reg_bus_write_byte_enable_40 } else { __temp_7973 };
        let __temp_7977 = __temp_7976 << 0xcu32;
        let __temp_7978 = __temp_7977 | 0x0u32;
        let __temp_7979 = true as u32;
        let __temp_7980 = __temp_7979 << 0x1u32;
        let __temp_7981 = __temp_7979 | __temp_7980;
        let __temp_7982 = __temp_7979 << 0x2u32;
        let __temp_7983 = __temp_7981 | __temp_7982;
        let __temp_7984 = __temp_7979 << 0x3u32;
        let __temp_7985 = __temp_7983 | __temp_7984;
        let __temp_7986 = self.__reg_state_7 == 0x3u32;
        let __temp_7987 = __temp_7986 & self.__reg_bus_enable_6;
        let __temp_7988 = if __temp_7987 { self.__reg_bus_write_byte_enable_40 } else { __temp_7985 };
        let __temp_7989 = 0x0u32 << 0x4u32;
        let __temp_7990 = __temp_7989 | __temp_7988;
        let __temp_7991 = __temp_7990 << 0x8u32;
        let __temp_7992 = __temp_7991 | 0x0u32;
        let __temp_7993 = self.__reg_pc_13 >> 0x2u32;
        let __temp_7994 = __temp_7993 & 0x3fffffffu32;
        let __temp_7995 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_7996 = __temp_7995 & 0x3fffffffu32;
        let __temp_7997 = self.__reg_state_7 == 0x3u32;
        let __temp_7998 = __temp_7997 & self.__reg_bus_enable_6;
        let __temp_7999 = if __temp_7998 { __temp_7996 } else { __temp_7994 };
        let __temp_8000 = __temp_7999 & 0x3u32;
        let __temp_8001 = __temp_8000 == 0x2u32;
        let __temp_8002 = if __temp_8001 { __temp_7992 } else { __temp_7978 };
        let __temp_8003 = true as u32;
        let __temp_8004 = __temp_8003 << 0x1u32;
        let __temp_8005 = __temp_8003 | __temp_8004;
        let __temp_8006 = __temp_8003 << 0x2u32;
        let __temp_8007 = __temp_8005 | __temp_8006;
        let __temp_8008 = __temp_8003 << 0x3u32;
        let __temp_8009 = __temp_8007 | __temp_8008;
        let __temp_8010 = self.__reg_state_7 == 0x3u32;
        let __temp_8011 = __temp_8010 & self.__reg_bus_enable_6;
        let __temp_8012 = if __temp_8011 { self.__reg_bus_write_byte_enable_40 } else { __temp_8009 };
        let __temp_8013 = 0x0u32 << 0x4u32;
        let __temp_8014 = __temp_8013 | __temp_8012;
        let __temp_8015 = __temp_8014 << 0x4u32;
        let __temp_8016 = __temp_8015 | 0x0u32;
        let __temp_8017 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8018 = __temp_8017 & 0x3fffffffu32;
        let __temp_8019 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8020 = __temp_8019 & 0x3fffffffu32;
        let __temp_8021 = self.__reg_state_7 == 0x3u32;
        let __temp_8022 = __temp_8021 & self.__reg_bus_enable_6;
        let __temp_8023 = if __temp_8022 { __temp_8020 } else { __temp_8018 };
        let __temp_8024 = __temp_8023 & 0x3u32;
        let __temp_8025 = __temp_8024 == 0x1u32;
        let __temp_8026 = if __temp_8025 { __temp_8016 } else { __temp_8002 };
        let __temp_8027 = true as u32;
        let __temp_8028 = __temp_8027 << 0x1u32;
        let __temp_8029 = __temp_8027 | __temp_8028;
        let __temp_8030 = __temp_8027 << 0x2u32;
        let __temp_8031 = __temp_8029 | __temp_8030;
        let __temp_8032 = __temp_8027 << 0x3u32;
        let __temp_8033 = __temp_8031 | __temp_8032;
        let __temp_8034 = self.__reg_state_7 == 0x3u32;
        let __temp_8035 = __temp_8034 & self.__reg_bus_enable_6;
        let __temp_8036 = if __temp_8035 { self.__reg_bus_write_byte_enable_40 } else { __temp_8033 };
        let __temp_8037 = 0x0u32 << 0x4u32;
        let __temp_8038 = __temp_8037 | __temp_8036;
        let __temp_8039 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8040 = __temp_8039 & 0x3fffffffu32;
        let __temp_8041 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8042 = __temp_8041 & 0x3fffffffu32;
        let __temp_8043 = self.__reg_state_7 == 0x3u32;
        let __temp_8044 = __temp_8043 & self.__reg_bus_enable_6;
        let __temp_8045 = if __temp_8044 { __temp_8042 } else { __temp_8040 };
        let __temp_8046 = __temp_8045 & 0x3u32;
        let __temp_8047 = __temp_8046 == 0x0u32;
        let __temp_8048 = if __temp_8047 { __temp_8038 } else { __temp_8026 };
        let __temp_8049 = __temp_8048 >> 0xcu32;
        let __temp_8050 = __temp_8049 & 0x1u32;
        let __temp_8051 = __temp_8050 != 0x0u32;
        let __temp_8052 = __temp_8051 as u32;
        let __temp_8053 = __temp_8052 << 0x3u32;
        let __temp_8054 = __temp_8053 | __temp_7966;
        let __temp_8055 = self.__reg_state_7 == 0x3u32;
        let __temp_8056 = __temp_8055 & self.__reg_bus_enable_6;
        let __temp_8057 = __temp_8056 & self.__reg_bus_write_5;
        let __temp_8058 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8059 = __temp_8058 & 0x3fffffffu32;
        let __temp_8060 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8061 = __temp_8060 & 0x3fffffffu32;
        let __temp_8062 = self.__reg_state_7 == 0x3u32;
        let __temp_8063 = __temp_8062 & self.__reg_bus_enable_6;
        let __temp_8064 = if __temp_8063 { __temp_8061 } else { __temp_8059 };
        let __temp_8065 = __temp_8064 >> 0x2u32;
        let __temp_8066 = __temp_8065 & 0xfffffffu32;
        let __temp_8067 = __temp_8066 & 0xffffffu32;
        let __temp_8068 = __temp_8067 >> 0x14u32;
        let __temp_8069 = __temp_8068 & 0xfu32;
        let __temp_8070 = __temp_8069 == 0x5u32;
        let __temp_8071 = self.__reg_count_12 >> 0x5u32;
        let __temp_8072 = __temp_8071 & 0x1u32;
        let __temp_8073 = __temp_8072 != 0x0u32;
        let __temp_8074 = !__temp_8073;
        let __temp_8075 = !false;
        let __temp_8076 = __temp_8075 & __temp_8074;
        let __temp_8077 = self.__reg_state_7 == 0x3u32;
        let __temp_8078 = __temp_8077 & self.__reg_bus_enable_6;
        let __temp_8079 = __temp_8078 & self.__reg_bus_write_5;
        let __temp_8080 = __temp_8079 | __temp_8076;
        let __temp_8081 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8082 = __temp_8081 & 0x3fffffffu32;
        let __temp_8083 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8084 = __temp_8083 & 0x3fffffffu32;
        let __temp_8085 = self.__reg_state_7 == 0x3u32;
        let __temp_8086 = __temp_8085 & self.__reg_bus_enable_6;
        let __temp_8087 = if __temp_8086 { __temp_8084 } else { __temp_8082 };
        let __temp_8088 = __temp_8087 >> 0x2u32;
        let __temp_8089 = __temp_8088 & 0xfffffffu32;
        let __temp_8090 = __temp_8089 >> 0x18u32;
        let __temp_8091 = __temp_8090 & 0xfu32;
        let __temp_8092 = __temp_8091 == 0x0u32;
        let __temp_8093 = self.__reg_count_15 >> 0x5u32;
        let __temp_8094 = __temp_8093 & 0x1u32;
        let __temp_8095 = __temp_8094 != 0x0u32;
        let __temp_8096 = !__temp_8095;
        let __temp_8097 = !false;
        let __temp_8098 = __temp_8097 & __temp_8096;
        let __temp_8099 = self.__reg_state_7 == 0x3u32;
        let __temp_8100 = __temp_8099 & self.__reg_bus_enable_6;
        let __temp_8101 = __temp_8100 & self.__reg_bus_write_5;
        let __temp_8102 = __temp_8101 | __temp_8098;
        let __temp_8103 = self.__reg_state_7 == 0x3u32;
        let __temp_8104 = __temp_8103 & self.__reg_bus_enable_6;
        let __temp_8105 = self.__reg_state_7 == 0x0u32;
        let __temp_8106 = __temp_8105 | __temp_8104;
        let __temp_8107 = __temp_8106 & __temp_8102;
        let __temp_8108 = __temp_8107 & __temp_8092;
        let __temp_8109 = __temp_8108 & __temp_8080;
        let __temp_8110 = __temp_8109 & __temp_8070;
        let __temp_8111 = __temp_8110 & __temp_8057;
        let __temp_8112 = if __temp_8111 { __temp_8054 } else { __temp_7705 };
        let __temp_8113 = __temp_8112 >> 0x3u32;
        let __temp_8114 = __temp_8113 & 0x1u32;
        let __temp_8115 = __temp_8114 != 0x0u32;
        let __temp_8116 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_8117 = __temp_8116 != 0x0u32;
        let __temp_8118 = !__temp_8117;
        let __temp_8119 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_8120 = __temp_8119 | __temp_8118;
        let __temp_8121 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_8122 = __temp_8121 & __temp_8120;
        let __temp_8123 = self.__reg_state_7 == 0x3u32;
        let __temp_8124 = __temp_8123 & self.__reg_bus_enable_6;
        let __temp_8125 = __temp_8124 & self.__reg_bus_write_5;
        let __temp_8126 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8127 = __temp_8126 & 0x3fffffffu32;
        let __temp_8128 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8129 = __temp_8128 & 0x3fffffffu32;
        let __temp_8130 = self.__reg_state_7 == 0x3u32;
        let __temp_8131 = __temp_8130 & self.__reg_bus_enable_6;
        let __temp_8132 = if __temp_8131 { __temp_8129 } else { __temp_8127 };
        let __temp_8133 = __temp_8132 >> 0x2u32;
        let __temp_8134 = __temp_8133 & 0xfffffffu32;
        let __temp_8135 = __temp_8134 & 0xffffffu32;
        let __temp_8136 = __temp_8135 >> 0x14u32;
        let __temp_8137 = __temp_8136 & 0xfu32;
        let __temp_8138 = __temp_8137 == 0x5u32;
        let __temp_8139 = self.__reg_count_12 >> 0x5u32;
        let __temp_8140 = __temp_8139 & 0x1u32;
        let __temp_8141 = __temp_8140 != 0x0u32;
        let __temp_8142 = !__temp_8141;
        let __temp_8143 = !false;
        let __temp_8144 = __temp_8143 & __temp_8142;
        let __temp_8145 = self.__reg_state_7 == 0x3u32;
        let __temp_8146 = __temp_8145 & self.__reg_bus_enable_6;
        let __temp_8147 = __temp_8146 & self.__reg_bus_write_5;
        let __temp_8148 = __temp_8147 | __temp_8144;
        let __temp_8149 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8150 = __temp_8149 & 0x3fffffffu32;
        let __temp_8151 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8152 = __temp_8151 & 0x3fffffffu32;
        let __temp_8153 = self.__reg_state_7 == 0x3u32;
        let __temp_8154 = __temp_8153 & self.__reg_bus_enable_6;
        let __temp_8155 = if __temp_8154 { __temp_8152 } else { __temp_8150 };
        let __temp_8156 = __temp_8155 >> 0x2u32;
        let __temp_8157 = __temp_8156 & 0xfffffffu32;
        let __temp_8158 = __temp_8157 >> 0x18u32;
        let __temp_8159 = __temp_8158 & 0xfu32;
        let __temp_8160 = __temp_8159 == 0x0u32;
        let __temp_8161 = self.__reg_count_15 >> 0x5u32;
        let __temp_8162 = __temp_8161 & 0x1u32;
        let __temp_8163 = __temp_8162 != 0x0u32;
        let __temp_8164 = !__temp_8163;
        let __temp_8165 = !false;
        let __temp_8166 = __temp_8165 & __temp_8164;
        let __temp_8167 = self.__reg_state_7 == 0x3u32;
        let __temp_8168 = __temp_8167 & self.__reg_bus_enable_6;
        let __temp_8169 = __temp_8168 & self.__reg_bus_write_5;
        let __temp_8170 = __temp_8169 | __temp_8166;
        let __temp_8171 = self.__reg_state_7 == 0x3u32;
        let __temp_8172 = __temp_8171 & self.__reg_bus_enable_6;
        let __temp_8173 = self.__reg_state_7 == 0x0u32;
        let __temp_8174 = __temp_8173 | __temp_8172;
        let __temp_8175 = __temp_8174 & __temp_8170;
        let __temp_8176 = __temp_8175 & __temp_8160;
        let __temp_8177 = __temp_8176 & __temp_8148;
        let __temp_8178 = __temp_8177 & __temp_8138;
        let __temp_8179 = __temp_8178 & __temp_8125;
        let __temp_8180 = __temp_8179 | __temp_8122;
        let __temp_8181 = __temp_8180 & __temp_8115;
        self.color_buffer_element_3_39_write_port_enable = __temp_8181;
        self.program_ram_mem_element_2_47_read_port_0_address = __temp_828;
        self.program_ram_mem_element_2_47_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_2_47_write_port_address = __temp_828;
        let __temp_8182 = self.__reg_bus_write_data_1 as u128;
        let __temp_8183 = __temp_8182 << 0x60u32;
        let __temp_8184 = __temp_8183 | 0x0u128;
        let __temp_8185 = 0x0u32 as u64;
        let __temp_8186 = self.__reg_bus_write_data_1 as u64;
        let __temp_8187 = __temp_8185 << 0x20u32;
        let __temp_8188 = __temp_8187 | __temp_8186;
        let __temp_8189 = __temp_8188 as u128;
        let __temp_8190 = 0x0u64 as u128;
        let __temp_8191 = __temp_8189 << 0x40u32;
        let __temp_8192 = __temp_8191 | __temp_8190;
        let __temp_8193 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8194 = __temp_8193 & 0x3fffffffu32;
        let __temp_8195 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8196 = __temp_8195 & 0x3fffffffu32;
        let __temp_8197 = self.__reg_state_7 == 0x3u32;
        let __temp_8198 = __temp_8197 & self.__reg_bus_enable_6;
        let __temp_8199 = if __temp_8198 { __temp_8196 } else { __temp_8194 };
        let __temp_8200 = __temp_8199 & 0x3u32;
        let __temp_8201 = __temp_8200 == 0x2u32;
        let __temp_8202 = if __temp_8201 { __temp_8192 } else { __temp_8184 };
        let __temp_8203 = 0x0u64 as u128;
        let __temp_8204 = self.__reg_bus_write_data_1 as u128;
        let __temp_8205 = __temp_8203 << 0x20u32;
        let __temp_8206 = __temp_8205 | __temp_8204;
        let __temp_8207 = 0x0u32 as u128;
        let __temp_8208 = __temp_8206 << 0x20u32;
        let __temp_8209 = __temp_8208 | __temp_8207;
        let __temp_8210 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8211 = __temp_8210 & 0x3fffffffu32;
        let __temp_8212 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8213 = __temp_8212 & 0x3fffffffu32;
        let __temp_8214 = self.__reg_state_7 == 0x3u32;
        let __temp_8215 = __temp_8214 & self.__reg_bus_enable_6;
        let __temp_8216 = if __temp_8215 { __temp_8213 } else { __temp_8211 };
        let __temp_8217 = __temp_8216 & 0x3u32;
        let __temp_8218 = __temp_8217 == 0x1u32;
        let __temp_8219 = if __temp_8218 { __temp_8209 } else { __temp_8202 };
        let __temp_8220 = self.__reg_bus_write_data_1 as u128;
        let __temp_8221 = 0x0u128 << 0x20u32;
        let __temp_8222 = __temp_8221 | __temp_8220;
        let __temp_8223 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8224 = __temp_8223 & 0x3fffffffu32;
        let __temp_8225 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8226 = __temp_8225 & 0x3fffffffu32;
        let __temp_8227 = self.__reg_state_7 == 0x3u32;
        let __temp_8228 = __temp_8227 & self.__reg_bus_enable_6;
        let __temp_8229 = if __temp_8228 { __temp_8226 } else { __temp_8224 };
        let __temp_8230 = __temp_8229 & 0x3u32;
        let __temp_8231 = __temp_8230 == 0x0u32;
        let __temp_8232 = if __temp_8231 { __temp_8222 } else { __temp_8219 };
        let __temp_8233 = __temp_8232 >> 0x10u32;
        let __temp_8234 = __temp_8233 as u32;
        let __temp_8235 = __temp_8234 & 0xffu32;
        self.program_ram_mem_element_2_47_write_port_value = __temp_8235;
        let __temp_8236 = true as u32;
        let __temp_8237 = __temp_8236 << 0x1u32;
        let __temp_8238 = __temp_8236 | __temp_8237;
        let __temp_8239 = __temp_8236 << 0x2u32;
        let __temp_8240 = __temp_8238 | __temp_8239;
        let __temp_8241 = __temp_8236 << 0x3u32;
        let __temp_8242 = __temp_8240 | __temp_8241;
        let __temp_8243 = self.__reg_state_7 == 0x3u32;
        let __temp_8244 = __temp_8243 & self.__reg_bus_enable_6;
        let __temp_8245 = if __temp_8244 { self.__reg_bus_write_byte_enable_40 } else { __temp_8242 };
        let __temp_8246 = __temp_8245 << 0xcu32;
        let __temp_8247 = __temp_8246 | 0x0u32;
        let __temp_8248 = true as u32;
        let __temp_8249 = __temp_8248 << 0x1u32;
        let __temp_8250 = __temp_8248 | __temp_8249;
        let __temp_8251 = __temp_8248 << 0x2u32;
        let __temp_8252 = __temp_8250 | __temp_8251;
        let __temp_8253 = __temp_8248 << 0x3u32;
        let __temp_8254 = __temp_8252 | __temp_8253;
        let __temp_8255 = self.__reg_state_7 == 0x3u32;
        let __temp_8256 = __temp_8255 & self.__reg_bus_enable_6;
        let __temp_8257 = if __temp_8256 { self.__reg_bus_write_byte_enable_40 } else { __temp_8254 };
        let __temp_8258 = 0x0u32 << 0x4u32;
        let __temp_8259 = __temp_8258 | __temp_8257;
        let __temp_8260 = __temp_8259 << 0x8u32;
        let __temp_8261 = __temp_8260 | 0x0u32;
        let __temp_8262 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8263 = __temp_8262 & 0x3fffffffu32;
        let __temp_8264 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8265 = __temp_8264 & 0x3fffffffu32;
        let __temp_8266 = self.__reg_state_7 == 0x3u32;
        let __temp_8267 = __temp_8266 & self.__reg_bus_enable_6;
        let __temp_8268 = if __temp_8267 { __temp_8265 } else { __temp_8263 };
        let __temp_8269 = __temp_8268 & 0x3u32;
        let __temp_8270 = __temp_8269 == 0x2u32;
        let __temp_8271 = if __temp_8270 { __temp_8261 } else { __temp_8247 };
        let __temp_8272 = true as u32;
        let __temp_8273 = __temp_8272 << 0x1u32;
        let __temp_8274 = __temp_8272 | __temp_8273;
        let __temp_8275 = __temp_8272 << 0x2u32;
        let __temp_8276 = __temp_8274 | __temp_8275;
        let __temp_8277 = __temp_8272 << 0x3u32;
        let __temp_8278 = __temp_8276 | __temp_8277;
        let __temp_8279 = self.__reg_state_7 == 0x3u32;
        let __temp_8280 = __temp_8279 & self.__reg_bus_enable_6;
        let __temp_8281 = if __temp_8280 { self.__reg_bus_write_byte_enable_40 } else { __temp_8278 };
        let __temp_8282 = 0x0u32 << 0x4u32;
        let __temp_8283 = __temp_8282 | __temp_8281;
        let __temp_8284 = __temp_8283 << 0x4u32;
        let __temp_8285 = __temp_8284 | 0x0u32;
        let __temp_8286 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8287 = __temp_8286 & 0x3fffffffu32;
        let __temp_8288 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8289 = __temp_8288 & 0x3fffffffu32;
        let __temp_8290 = self.__reg_state_7 == 0x3u32;
        let __temp_8291 = __temp_8290 & self.__reg_bus_enable_6;
        let __temp_8292 = if __temp_8291 { __temp_8289 } else { __temp_8287 };
        let __temp_8293 = __temp_8292 & 0x3u32;
        let __temp_8294 = __temp_8293 == 0x1u32;
        let __temp_8295 = if __temp_8294 { __temp_8285 } else { __temp_8271 };
        let __temp_8296 = true as u32;
        let __temp_8297 = __temp_8296 << 0x1u32;
        let __temp_8298 = __temp_8296 | __temp_8297;
        let __temp_8299 = __temp_8296 << 0x2u32;
        let __temp_8300 = __temp_8298 | __temp_8299;
        let __temp_8301 = __temp_8296 << 0x3u32;
        let __temp_8302 = __temp_8300 | __temp_8301;
        let __temp_8303 = self.__reg_state_7 == 0x3u32;
        let __temp_8304 = __temp_8303 & self.__reg_bus_enable_6;
        let __temp_8305 = if __temp_8304 { self.__reg_bus_write_byte_enable_40 } else { __temp_8302 };
        let __temp_8306 = 0x0u32 << 0x4u32;
        let __temp_8307 = __temp_8306 | __temp_8305;
        let __temp_8308 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8309 = __temp_8308 & 0x3fffffffu32;
        let __temp_8310 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8311 = __temp_8310 & 0x3fffffffu32;
        let __temp_8312 = self.__reg_state_7 == 0x3u32;
        let __temp_8313 = __temp_8312 & self.__reg_bus_enable_6;
        let __temp_8314 = if __temp_8313 { __temp_8311 } else { __temp_8309 };
        let __temp_8315 = __temp_8314 & 0x3u32;
        let __temp_8316 = __temp_8315 == 0x0u32;
        let __temp_8317 = if __temp_8316 { __temp_8307 } else { __temp_8295 };
        let __temp_8318 = __temp_8317 >> 0x2u32;
        let __temp_8319 = __temp_8318 & 0x1u32;
        let __temp_8320 = __temp_8319 != 0x0u32;
        let __temp_8321 = self.__reg_state_7 == 0x3u32;
        let __temp_8322 = __temp_8321 & self.__reg_bus_enable_6;
        let __temp_8323 = __temp_8322 & self.__reg_bus_write_5;
        let __temp_8324 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8325 = __temp_8324 & 0x3fffffffu32;
        let __temp_8326 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8327 = __temp_8326 & 0x3fffffffu32;
        let __temp_8328 = self.__reg_state_7 == 0x3u32;
        let __temp_8329 = __temp_8328 & self.__reg_bus_enable_6;
        let __temp_8330 = if __temp_8329 { __temp_8327 } else { __temp_8325 };
        let __temp_8331 = __temp_8330 >> 0x2u32;
        let __temp_8332 = __temp_8331 & 0xfffffffu32;
        let __temp_8333 = __temp_8332 & 0xffffffu32;
        let __temp_8334 = __temp_8333 >> 0x14u32;
        let __temp_8335 = __temp_8334 & 0xfu32;
        let __temp_8336 = __temp_8335 == 0x1u32;
        let __temp_8337 = self.__reg_count_12 >> 0x5u32;
        let __temp_8338 = __temp_8337 & 0x1u32;
        let __temp_8339 = __temp_8338 != 0x0u32;
        let __temp_8340 = !__temp_8339;
        let __temp_8341 = !false;
        let __temp_8342 = __temp_8341 & __temp_8340;
        let __temp_8343 = self.__reg_state_7 == 0x3u32;
        let __temp_8344 = __temp_8343 & self.__reg_bus_enable_6;
        let __temp_8345 = __temp_8344 & self.__reg_bus_write_5;
        let __temp_8346 = __temp_8345 | __temp_8342;
        let __temp_8347 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8348 = __temp_8347 & 0x3fffffffu32;
        let __temp_8349 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8350 = __temp_8349 & 0x3fffffffu32;
        let __temp_8351 = self.__reg_state_7 == 0x3u32;
        let __temp_8352 = __temp_8351 & self.__reg_bus_enable_6;
        let __temp_8353 = if __temp_8352 { __temp_8350 } else { __temp_8348 };
        let __temp_8354 = __temp_8353 >> 0x2u32;
        let __temp_8355 = __temp_8354 & 0xfffffffu32;
        let __temp_8356 = __temp_8355 >> 0x18u32;
        let __temp_8357 = __temp_8356 & 0xfu32;
        let __temp_8358 = __temp_8357 == 0x0u32;
        let __temp_8359 = self.__reg_count_15 >> 0x5u32;
        let __temp_8360 = __temp_8359 & 0x1u32;
        let __temp_8361 = __temp_8360 != 0x0u32;
        let __temp_8362 = !__temp_8361;
        let __temp_8363 = !false;
        let __temp_8364 = __temp_8363 & __temp_8362;
        let __temp_8365 = self.__reg_state_7 == 0x3u32;
        let __temp_8366 = __temp_8365 & self.__reg_bus_enable_6;
        let __temp_8367 = __temp_8366 & self.__reg_bus_write_5;
        let __temp_8368 = __temp_8367 | __temp_8364;
        let __temp_8369 = self.__reg_state_7 == 0x3u32;
        let __temp_8370 = __temp_8369 & self.__reg_bus_enable_6;
        let __temp_8371 = self.__reg_state_7 == 0x0u32;
        let __temp_8372 = __temp_8371 | __temp_8370;
        let __temp_8373 = __temp_8372 & __temp_8368;
        let __temp_8374 = __temp_8373 & __temp_8358;
        let __temp_8375 = __temp_8374 & __temp_8346;
        let __temp_8376 = __temp_8375 & __temp_8336;
        let __temp_8377 = __temp_8376 & __temp_8323;
        let __temp_8378 = __temp_8377 & __temp_8320;
        self.program_ram_mem_element_2_47_write_port_enable = __temp_8378;
        self.program_ram_mem_element_4_49_read_port_0_address = __temp_828;
        self.program_ram_mem_element_4_49_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_4_49_write_port_address = __temp_828;
        let __temp_8379 = self.__reg_bus_write_data_1 as u128;
        let __temp_8380 = __temp_8379 << 0x60u32;
        let __temp_8381 = __temp_8380 | 0x0u128;
        let __temp_8382 = 0x0u32 as u64;
        let __temp_8383 = self.__reg_bus_write_data_1 as u64;
        let __temp_8384 = __temp_8382 << 0x20u32;
        let __temp_8385 = __temp_8384 | __temp_8383;
        let __temp_8386 = __temp_8385 as u128;
        let __temp_8387 = 0x0u64 as u128;
        let __temp_8388 = __temp_8386 << 0x40u32;
        let __temp_8389 = __temp_8388 | __temp_8387;
        let __temp_8390 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8391 = __temp_8390 & 0x3fffffffu32;
        let __temp_8392 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8393 = __temp_8392 & 0x3fffffffu32;
        let __temp_8394 = self.__reg_state_7 == 0x3u32;
        let __temp_8395 = __temp_8394 & self.__reg_bus_enable_6;
        let __temp_8396 = if __temp_8395 { __temp_8393 } else { __temp_8391 };
        let __temp_8397 = __temp_8396 & 0x3u32;
        let __temp_8398 = __temp_8397 == 0x2u32;
        let __temp_8399 = if __temp_8398 { __temp_8389 } else { __temp_8381 };
        let __temp_8400 = 0x0u64 as u128;
        let __temp_8401 = self.__reg_bus_write_data_1 as u128;
        let __temp_8402 = __temp_8400 << 0x20u32;
        let __temp_8403 = __temp_8402 | __temp_8401;
        let __temp_8404 = 0x0u32 as u128;
        let __temp_8405 = __temp_8403 << 0x20u32;
        let __temp_8406 = __temp_8405 | __temp_8404;
        let __temp_8407 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8408 = __temp_8407 & 0x3fffffffu32;
        let __temp_8409 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8410 = __temp_8409 & 0x3fffffffu32;
        let __temp_8411 = self.__reg_state_7 == 0x3u32;
        let __temp_8412 = __temp_8411 & self.__reg_bus_enable_6;
        let __temp_8413 = if __temp_8412 { __temp_8410 } else { __temp_8408 };
        let __temp_8414 = __temp_8413 & 0x3u32;
        let __temp_8415 = __temp_8414 == 0x1u32;
        let __temp_8416 = if __temp_8415 { __temp_8406 } else { __temp_8399 };
        let __temp_8417 = self.__reg_bus_write_data_1 as u128;
        let __temp_8418 = 0x0u128 << 0x20u32;
        let __temp_8419 = __temp_8418 | __temp_8417;
        let __temp_8420 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8421 = __temp_8420 & 0x3fffffffu32;
        let __temp_8422 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8423 = __temp_8422 & 0x3fffffffu32;
        let __temp_8424 = self.__reg_state_7 == 0x3u32;
        let __temp_8425 = __temp_8424 & self.__reg_bus_enable_6;
        let __temp_8426 = if __temp_8425 { __temp_8423 } else { __temp_8421 };
        let __temp_8427 = __temp_8426 & 0x3u32;
        let __temp_8428 = __temp_8427 == 0x0u32;
        let __temp_8429 = if __temp_8428 { __temp_8419 } else { __temp_8416 };
        let __temp_8430 = __temp_8429 >> 0x20u32;
        let __temp_8431 = __temp_8430 as u32;
        let __temp_8432 = __temp_8431 & 0xffu32;
        self.program_ram_mem_element_4_49_write_port_value = __temp_8432;
        let __temp_8433 = true as u32;
        let __temp_8434 = __temp_8433 << 0x1u32;
        let __temp_8435 = __temp_8433 | __temp_8434;
        let __temp_8436 = __temp_8433 << 0x2u32;
        let __temp_8437 = __temp_8435 | __temp_8436;
        let __temp_8438 = __temp_8433 << 0x3u32;
        let __temp_8439 = __temp_8437 | __temp_8438;
        let __temp_8440 = self.__reg_state_7 == 0x3u32;
        let __temp_8441 = __temp_8440 & self.__reg_bus_enable_6;
        let __temp_8442 = if __temp_8441 { self.__reg_bus_write_byte_enable_40 } else { __temp_8439 };
        let __temp_8443 = __temp_8442 << 0xcu32;
        let __temp_8444 = __temp_8443 | 0x0u32;
        let __temp_8445 = true as u32;
        let __temp_8446 = __temp_8445 << 0x1u32;
        let __temp_8447 = __temp_8445 | __temp_8446;
        let __temp_8448 = __temp_8445 << 0x2u32;
        let __temp_8449 = __temp_8447 | __temp_8448;
        let __temp_8450 = __temp_8445 << 0x3u32;
        let __temp_8451 = __temp_8449 | __temp_8450;
        let __temp_8452 = self.__reg_state_7 == 0x3u32;
        let __temp_8453 = __temp_8452 & self.__reg_bus_enable_6;
        let __temp_8454 = if __temp_8453 { self.__reg_bus_write_byte_enable_40 } else { __temp_8451 };
        let __temp_8455 = 0x0u32 << 0x4u32;
        let __temp_8456 = __temp_8455 | __temp_8454;
        let __temp_8457 = __temp_8456 << 0x8u32;
        let __temp_8458 = __temp_8457 | 0x0u32;
        let __temp_8459 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8460 = __temp_8459 & 0x3fffffffu32;
        let __temp_8461 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8462 = __temp_8461 & 0x3fffffffu32;
        let __temp_8463 = self.__reg_state_7 == 0x3u32;
        let __temp_8464 = __temp_8463 & self.__reg_bus_enable_6;
        let __temp_8465 = if __temp_8464 { __temp_8462 } else { __temp_8460 };
        let __temp_8466 = __temp_8465 & 0x3u32;
        let __temp_8467 = __temp_8466 == 0x2u32;
        let __temp_8468 = if __temp_8467 { __temp_8458 } else { __temp_8444 };
        let __temp_8469 = true as u32;
        let __temp_8470 = __temp_8469 << 0x1u32;
        let __temp_8471 = __temp_8469 | __temp_8470;
        let __temp_8472 = __temp_8469 << 0x2u32;
        let __temp_8473 = __temp_8471 | __temp_8472;
        let __temp_8474 = __temp_8469 << 0x3u32;
        let __temp_8475 = __temp_8473 | __temp_8474;
        let __temp_8476 = self.__reg_state_7 == 0x3u32;
        let __temp_8477 = __temp_8476 & self.__reg_bus_enable_6;
        let __temp_8478 = if __temp_8477 { self.__reg_bus_write_byte_enable_40 } else { __temp_8475 };
        let __temp_8479 = 0x0u32 << 0x4u32;
        let __temp_8480 = __temp_8479 | __temp_8478;
        let __temp_8481 = __temp_8480 << 0x4u32;
        let __temp_8482 = __temp_8481 | 0x0u32;
        let __temp_8483 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8484 = __temp_8483 & 0x3fffffffu32;
        let __temp_8485 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8486 = __temp_8485 & 0x3fffffffu32;
        let __temp_8487 = self.__reg_state_7 == 0x3u32;
        let __temp_8488 = __temp_8487 & self.__reg_bus_enable_6;
        let __temp_8489 = if __temp_8488 { __temp_8486 } else { __temp_8484 };
        let __temp_8490 = __temp_8489 & 0x3u32;
        let __temp_8491 = __temp_8490 == 0x1u32;
        let __temp_8492 = if __temp_8491 { __temp_8482 } else { __temp_8468 };
        let __temp_8493 = true as u32;
        let __temp_8494 = __temp_8493 << 0x1u32;
        let __temp_8495 = __temp_8493 | __temp_8494;
        let __temp_8496 = __temp_8493 << 0x2u32;
        let __temp_8497 = __temp_8495 | __temp_8496;
        let __temp_8498 = __temp_8493 << 0x3u32;
        let __temp_8499 = __temp_8497 | __temp_8498;
        let __temp_8500 = self.__reg_state_7 == 0x3u32;
        let __temp_8501 = __temp_8500 & self.__reg_bus_enable_6;
        let __temp_8502 = if __temp_8501 { self.__reg_bus_write_byte_enable_40 } else { __temp_8499 };
        let __temp_8503 = 0x0u32 << 0x4u32;
        let __temp_8504 = __temp_8503 | __temp_8502;
        let __temp_8505 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8506 = __temp_8505 & 0x3fffffffu32;
        let __temp_8507 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8508 = __temp_8507 & 0x3fffffffu32;
        let __temp_8509 = self.__reg_state_7 == 0x3u32;
        let __temp_8510 = __temp_8509 & self.__reg_bus_enable_6;
        let __temp_8511 = if __temp_8510 { __temp_8508 } else { __temp_8506 };
        let __temp_8512 = __temp_8511 & 0x3u32;
        let __temp_8513 = __temp_8512 == 0x0u32;
        let __temp_8514 = if __temp_8513 { __temp_8504 } else { __temp_8492 };
        let __temp_8515 = __temp_8514 >> 0x4u32;
        let __temp_8516 = __temp_8515 & 0x1u32;
        let __temp_8517 = __temp_8516 != 0x0u32;
        let __temp_8518 = self.__reg_state_7 == 0x3u32;
        let __temp_8519 = __temp_8518 & self.__reg_bus_enable_6;
        let __temp_8520 = __temp_8519 & self.__reg_bus_write_5;
        let __temp_8521 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8522 = __temp_8521 & 0x3fffffffu32;
        let __temp_8523 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8524 = __temp_8523 & 0x3fffffffu32;
        let __temp_8525 = self.__reg_state_7 == 0x3u32;
        let __temp_8526 = __temp_8525 & self.__reg_bus_enable_6;
        let __temp_8527 = if __temp_8526 { __temp_8524 } else { __temp_8522 };
        let __temp_8528 = __temp_8527 >> 0x2u32;
        let __temp_8529 = __temp_8528 & 0xfffffffu32;
        let __temp_8530 = __temp_8529 & 0xffffffu32;
        let __temp_8531 = __temp_8530 >> 0x14u32;
        let __temp_8532 = __temp_8531 & 0xfu32;
        let __temp_8533 = __temp_8532 == 0x1u32;
        let __temp_8534 = self.__reg_count_12 >> 0x5u32;
        let __temp_8535 = __temp_8534 & 0x1u32;
        let __temp_8536 = __temp_8535 != 0x0u32;
        let __temp_8537 = !__temp_8536;
        let __temp_8538 = !false;
        let __temp_8539 = __temp_8538 & __temp_8537;
        let __temp_8540 = self.__reg_state_7 == 0x3u32;
        let __temp_8541 = __temp_8540 & self.__reg_bus_enable_6;
        let __temp_8542 = __temp_8541 & self.__reg_bus_write_5;
        let __temp_8543 = __temp_8542 | __temp_8539;
        let __temp_8544 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8545 = __temp_8544 & 0x3fffffffu32;
        let __temp_8546 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8547 = __temp_8546 & 0x3fffffffu32;
        let __temp_8548 = self.__reg_state_7 == 0x3u32;
        let __temp_8549 = __temp_8548 & self.__reg_bus_enable_6;
        let __temp_8550 = if __temp_8549 { __temp_8547 } else { __temp_8545 };
        let __temp_8551 = __temp_8550 >> 0x2u32;
        let __temp_8552 = __temp_8551 & 0xfffffffu32;
        let __temp_8553 = __temp_8552 >> 0x18u32;
        let __temp_8554 = __temp_8553 & 0xfu32;
        let __temp_8555 = __temp_8554 == 0x0u32;
        let __temp_8556 = self.__reg_count_15 >> 0x5u32;
        let __temp_8557 = __temp_8556 & 0x1u32;
        let __temp_8558 = __temp_8557 != 0x0u32;
        let __temp_8559 = !__temp_8558;
        let __temp_8560 = !false;
        let __temp_8561 = __temp_8560 & __temp_8559;
        let __temp_8562 = self.__reg_state_7 == 0x3u32;
        let __temp_8563 = __temp_8562 & self.__reg_bus_enable_6;
        let __temp_8564 = __temp_8563 & self.__reg_bus_write_5;
        let __temp_8565 = __temp_8564 | __temp_8561;
        let __temp_8566 = self.__reg_state_7 == 0x3u32;
        let __temp_8567 = __temp_8566 & self.__reg_bus_enable_6;
        let __temp_8568 = self.__reg_state_7 == 0x0u32;
        let __temp_8569 = __temp_8568 | __temp_8567;
        let __temp_8570 = __temp_8569 & __temp_8565;
        let __temp_8571 = __temp_8570 & __temp_8555;
        let __temp_8572 = __temp_8571 & __temp_8543;
        let __temp_8573 = __temp_8572 & __temp_8533;
        let __temp_8574 = __temp_8573 & __temp_8520;
        let __temp_8575 = __temp_8574 & __temp_8517;
        self.program_ram_mem_element_4_49_write_port_enable = __temp_8575;
        self.ddr3_mem_element_6_10_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_6_10_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_6_10_write_port_address = __temp_1094;
        let __temp_8576 = self.__reg_bus_write_data_1 as u128;
        let __temp_8577 = __temp_8576 << 0x60u32;
        let __temp_8578 = __temp_8577 | 0x0u128;
        let __temp_8579 = 0x0u32 as u64;
        let __temp_8580 = self.__reg_bus_write_data_1 as u64;
        let __temp_8581 = __temp_8579 << 0x20u32;
        let __temp_8582 = __temp_8581 | __temp_8580;
        let __temp_8583 = __temp_8582 as u128;
        let __temp_8584 = 0x0u64 as u128;
        let __temp_8585 = __temp_8583 << 0x40u32;
        let __temp_8586 = __temp_8585 | __temp_8584;
        let __temp_8587 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8588 = __temp_8587 & 0x3fffffffu32;
        let __temp_8589 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8590 = __temp_8589 & 0x3fffffffu32;
        let __temp_8591 = self.__reg_state_7 == 0x3u32;
        let __temp_8592 = __temp_8591 & self.__reg_bus_enable_6;
        let __temp_8593 = if __temp_8592 { __temp_8590 } else { __temp_8588 };
        let __temp_8594 = __temp_8593 & 0x3u32;
        let __temp_8595 = __temp_8594 == 0x2u32;
        let __temp_8596 = if __temp_8595 { __temp_8586 } else { __temp_8578 };
        let __temp_8597 = 0x0u64 as u128;
        let __temp_8598 = self.__reg_bus_write_data_1 as u128;
        let __temp_8599 = __temp_8597 << 0x20u32;
        let __temp_8600 = __temp_8599 | __temp_8598;
        let __temp_8601 = 0x0u32 as u128;
        let __temp_8602 = __temp_8600 << 0x20u32;
        let __temp_8603 = __temp_8602 | __temp_8601;
        let __temp_8604 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8605 = __temp_8604 & 0x3fffffffu32;
        let __temp_8606 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8607 = __temp_8606 & 0x3fffffffu32;
        let __temp_8608 = self.__reg_state_7 == 0x3u32;
        let __temp_8609 = __temp_8608 & self.__reg_bus_enable_6;
        let __temp_8610 = if __temp_8609 { __temp_8607 } else { __temp_8605 };
        let __temp_8611 = __temp_8610 & 0x3u32;
        let __temp_8612 = __temp_8611 == 0x1u32;
        let __temp_8613 = if __temp_8612 { __temp_8603 } else { __temp_8596 };
        let __temp_8614 = self.__reg_bus_write_data_1 as u128;
        let __temp_8615 = 0x0u128 << 0x20u32;
        let __temp_8616 = __temp_8615 | __temp_8614;
        let __temp_8617 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8618 = __temp_8617 & 0x3fffffffu32;
        let __temp_8619 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8620 = __temp_8619 & 0x3fffffffu32;
        let __temp_8621 = self.__reg_state_7 == 0x3u32;
        let __temp_8622 = __temp_8621 & self.__reg_bus_enable_6;
        let __temp_8623 = if __temp_8622 { __temp_8620 } else { __temp_8618 };
        let __temp_8624 = __temp_8623 & 0x3u32;
        let __temp_8625 = __temp_8624 == 0x0u32;
        let __temp_8626 = if __temp_8625 { __temp_8616 } else { __temp_8613 };
        let __temp_8627 = __temp_8626 >> 0x30u32;
        let __temp_8628 = __temp_8627 as u32;
        let __temp_8629 = __temp_8628 & 0xffu32;
        self.ddr3_mem_element_6_10_write_port_value = __temp_8629;
        let __temp_8630 = true as u32;
        let __temp_8631 = __temp_8630 << 0x1u32;
        let __temp_8632 = __temp_8630 | __temp_8631;
        let __temp_8633 = __temp_8630 << 0x2u32;
        let __temp_8634 = __temp_8632 | __temp_8633;
        let __temp_8635 = __temp_8630 << 0x3u32;
        let __temp_8636 = __temp_8634 | __temp_8635;
        let __temp_8637 = self.__reg_state_7 == 0x3u32;
        let __temp_8638 = __temp_8637 & self.__reg_bus_enable_6;
        let __temp_8639 = if __temp_8638 { self.__reg_bus_write_byte_enable_40 } else { __temp_8636 };
        let __temp_8640 = __temp_8639 << 0xcu32;
        let __temp_8641 = __temp_8640 | 0x0u32;
        let __temp_8642 = true as u32;
        let __temp_8643 = __temp_8642 << 0x1u32;
        let __temp_8644 = __temp_8642 | __temp_8643;
        let __temp_8645 = __temp_8642 << 0x2u32;
        let __temp_8646 = __temp_8644 | __temp_8645;
        let __temp_8647 = __temp_8642 << 0x3u32;
        let __temp_8648 = __temp_8646 | __temp_8647;
        let __temp_8649 = self.__reg_state_7 == 0x3u32;
        let __temp_8650 = __temp_8649 & self.__reg_bus_enable_6;
        let __temp_8651 = if __temp_8650 { self.__reg_bus_write_byte_enable_40 } else { __temp_8648 };
        let __temp_8652 = 0x0u32 << 0x4u32;
        let __temp_8653 = __temp_8652 | __temp_8651;
        let __temp_8654 = __temp_8653 << 0x8u32;
        let __temp_8655 = __temp_8654 | 0x0u32;
        let __temp_8656 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8657 = __temp_8656 & 0x3fffffffu32;
        let __temp_8658 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8659 = __temp_8658 & 0x3fffffffu32;
        let __temp_8660 = self.__reg_state_7 == 0x3u32;
        let __temp_8661 = __temp_8660 & self.__reg_bus_enable_6;
        let __temp_8662 = if __temp_8661 { __temp_8659 } else { __temp_8657 };
        let __temp_8663 = __temp_8662 & 0x3u32;
        let __temp_8664 = __temp_8663 == 0x2u32;
        let __temp_8665 = if __temp_8664 { __temp_8655 } else { __temp_8641 };
        let __temp_8666 = true as u32;
        let __temp_8667 = __temp_8666 << 0x1u32;
        let __temp_8668 = __temp_8666 | __temp_8667;
        let __temp_8669 = __temp_8666 << 0x2u32;
        let __temp_8670 = __temp_8668 | __temp_8669;
        let __temp_8671 = __temp_8666 << 0x3u32;
        let __temp_8672 = __temp_8670 | __temp_8671;
        let __temp_8673 = self.__reg_state_7 == 0x3u32;
        let __temp_8674 = __temp_8673 & self.__reg_bus_enable_6;
        let __temp_8675 = if __temp_8674 { self.__reg_bus_write_byte_enable_40 } else { __temp_8672 };
        let __temp_8676 = 0x0u32 << 0x4u32;
        let __temp_8677 = __temp_8676 | __temp_8675;
        let __temp_8678 = __temp_8677 << 0x4u32;
        let __temp_8679 = __temp_8678 | 0x0u32;
        let __temp_8680 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8681 = __temp_8680 & 0x3fffffffu32;
        let __temp_8682 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8683 = __temp_8682 & 0x3fffffffu32;
        let __temp_8684 = self.__reg_state_7 == 0x3u32;
        let __temp_8685 = __temp_8684 & self.__reg_bus_enable_6;
        let __temp_8686 = if __temp_8685 { __temp_8683 } else { __temp_8681 };
        let __temp_8687 = __temp_8686 & 0x3u32;
        let __temp_8688 = __temp_8687 == 0x1u32;
        let __temp_8689 = if __temp_8688 { __temp_8679 } else { __temp_8665 };
        let __temp_8690 = true as u32;
        let __temp_8691 = __temp_8690 << 0x1u32;
        let __temp_8692 = __temp_8690 | __temp_8691;
        let __temp_8693 = __temp_8690 << 0x2u32;
        let __temp_8694 = __temp_8692 | __temp_8693;
        let __temp_8695 = __temp_8690 << 0x3u32;
        let __temp_8696 = __temp_8694 | __temp_8695;
        let __temp_8697 = self.__reg_state_7 == 0x3u32;
        let __temp_8698 = __temp_8697 & self.__reg_bus_enable_6;
        let __temp_8699 = if __temp_8698 { self.__reg_bus_write_byte_enable_40 } else { __temp_8696 };
        let __temp_8700 = 0x0u32 << 0x4u32;
        let __temp_8701 = __temp_8700 | __temp_8699;
        let __temp_8702 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8703 = __temp_8702 & 0x3fffffffu32;
        let __temp_8704 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8705 = __temp_8704 & 0x3fffffffu32;
        let __temp_8706 = self.__reg_state_7 == 0x3u32;
        let __temp_8707 = __temp_8706 & self.__reg_bus_enable_6;
        let __temp_8708 = if __temp_8707 { __temp_8705 } else { __temp_8703 };
        let __temp_8709 = __temp_8708 & 0x3u32;
        let __temp_8710 = __temp_8709 == 0x0u32;
        let __temp_8711 = if __temp_8710 { __temp_8701 } else { __temp_8689 };
        let __temp_8712 = __temp_8711 >> 0x6u32;
        let __temp_8713 = __temp_8712 & 0x1u32;
        let __temp_8714 = __temp_8713 != 0x0u32;
        let __temp_8715 = self.__reg_state_7 == 0x3u32;
        let __temp_8716 = __temp_8715 & self.__reg_bus_enable_6;
        let __temp_8717 = __temp_8716 & self.__reg_bus_write_5;
        let __temp_8718 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8719 = __temp_8718 & 0x3fffffffu32;
        let __temp_8720 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8721 = __temp_8720 & 0x3fffffffu32;
        let __temp_8722 = self.__reg_state_7 == 0x3u32;
        let __temp_8723 = __temp_8722 & self.__reg_bus_enable_6;
        let __temp_8724 = if __temp_8723 { __temp_8721 } else { __temp_8719 };
        let __temp_8725 = __temp_8724 >> 0x2u32;
        let __temp_8726 = __temp_8725 & 0xfffffffu32;
        let __temp_8727 = __temp_8726 >> 0x18u32;
        let __temp_8728 = __temp_8727 & 0xfu32;
        let __temp_8729 = __temp_8728 == 0x1u32;
        let __temp_8730 = self.__reg_count_15 >> 0x5u32;
        let __temp_8731 = __temp_8730 & 0x1u32;
        let __temp_8732 = __temp_8731 != 0x0u32;
        let __temp_8733 = !__temp_8732;
        let __temp_8734 = !false;
        let __temp_8735 = __temp_8734 & __temp_8733;
        let __temp_8736 = self.__reg_state_7 == 0x3u32;
        let __temp_8737 = __temp_8736 & self.__reg_bus_enable_6;
        let __temp_8738 = __temp_8737 & self.__reg_bus_write_5;
        let __temp_8739 = __temp_8738 | __temp_8735;
        let __temp_8740 = self.__reg_state_7 == 0x3u32;
        let __temp_8741 = __temp_8740 & self.__reg_bus_enable_6;
        let __temp_8742 = self.__reg_state_7 == 0x0u32;
        let __temp_8743 = __temp_8742 | __temp_8741;
        let __temp_8744 = __temp_8743 & __temp_8739;
        let __temp_8745 = __temp_8744 & __temp_8729;
        let __temp_8746 = __temp_8745 & __temp_8717;
        let __temp_8747 = __temp_8746 & __temp_8714;
        self.ddr3_mem_element_6_10_write_port_enable = __temp_8747;
        self.mem_31_read_port_0_address = self.__reg_mem_read_addr_385;
        let __temp_8748 = self.__reg_count_26 == 0x0u32;
        let __temp_8749 = !__temp_8748;
        let __temp_8750 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8751 = __temp_8750 == 0x5u32;
        let __temp_8752 = self.__reg_count_11 == 0x0u32;
        let __temp_8753 = !__temp_8752;
        let __temp_8754 = self.__reg_count_23 == 0x0u32;
        let __temp_8755 = !__temp_8754;
        let __temp_8756 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8757 = __temp_8756 == 0x6u32;
        let __temp_8758 = if __temp_8757 { __temp_8755 } else { __temp_8753 };
        let __temp_8759 = self.__reg_count_26 == 0x0u32;
        let __temp_8760 = !__temp_8759;
        let __temp_8761 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8762 = __temp_8761 == 0x5u32;
        let __temp_8763 = if __temp_8762 { __temp_8760 } else { __temp_8758 };
        let __temp_8764 = self.__reg_count_28 == 0x0u32;
        let __temp_8765 = !__temp_8764;
        let __temp_8766 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8767 = __temp_8766 == 0x4u32;
        let __temp_8768 = if __temp_8767 { __temp_8765 } else { __temp_8763 };
        let __temp_8769 = self.__reg_count_30 == 0x0u32;
        let __temp_8770 = !__temp_8769;
        let __temp_8771 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8772 = __temp_8771 == 0x3u32;
        let __temp_8773 = if __temp_8772 { __temp_8770 } else { __temp_8768 };
        let __temp_8774 = self.__reg_count_32 == 0x0u32;
        let __temp_8775 = !__temp_8774;
        let __temp_8776 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8777 = __temp_8776 == 0x2u32;
        let __temp_8778 = if __temp_8777 { __temp_8775 } else { __temp_8773 };
        let __temp_8779 = self.__reg_count_34 == 0x0u32;
        let __temp_8780 = !__temp_8779;
        let __temp_8781 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8782 = __temp_8781 == 0x1u32;
        let __temp_8783 = if __temp_8782 { __temp_8780 } else { __temp_8778 };
        let __temp_8784 = self.__reg_count_36 == 0x0u32;
        let __temp_8785 = !__temp_8784;
        let __temp_8786 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8787 = __temp_8786 == 0x0u32;
        let __temp_8788 = if __temp_8787 { __temp_8785 } else { __temp_8783 };
        let __temp_8789 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_8790 = !false;
        let __temp_8791 = __temp_8790 & __temp_8789;
        let __temp_8792 = __temp_8791 & __temp_8788;
        let __temp_8793 = __temp_8792 & __temp_8751;
        let __temp_8794 = __temp_8793 & __temp_8749;
        self.mem_31_read_port_0_enable = __temp_8794;
        self.mem_31_write_port_address = self.__reg_mem_write_addr_384;
        let __temp_8795 = self.color_buffer_element_1_37_read_port_0_value as u64;
        let __temp_8796 = self.color_buffer_element_0_32_read_port_0_value as u64;
        let __temp_8797 = __temp_8795 << 0x20u32;
        let __temp_8798 = __temp_8797 | __temp_8796;
        let __temp_8799 = self.color_buffer_element_2_38_read_port_0_value as u128;
        let __temp_8800 = __temp_8798 as u128;
        let __temp_8801 = __temp_8799 << 0x40u32;
        let __temp_8802 = __temp_8801 | __temp_8800;
        let __temp_8803 = self.color_buffer_element_3_39_read_port_0_value as u128;
        let __temp_8804 = __temp_8803 << 0x60u32;
        let __temp_8805 = __temp_8804 | __temp_8802;
        self.mem_31_write_port_value = __temp_8805;
        let __temp_8806 = self.__reg_count_26 >> 0x5u32;
        let __temp_8807 = __temp_8806 & 0x1u32;
        let __temp_8808 = __temp_8807 != 0x0u32;
        let __temp_8809 = !__temp_8808;
        let __temp_8810 = self.__reg_color_buffer_bus_read_data_valid_27 & __temp_8809;
        self.mem_31_write_port_enable = __temp_8810;
        self.mem_61_read_port_0_address = self.__reg_mem_read_addr_435;
        let __temp_8811 = self.__reg_count_36 == 0x0u32;
        let __temp_8812 = !__temp_8811;
        let __temp_8813 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8814 = __temp_8813 == 0x0u32;
        let __temp_8815 = self.__reg_count_11 == 0x0u32;
        let __temp_8816 = !__temp_8815;
        let __temp_8817 = self.__reg_count_23 == 0x0u32;
        let __temp_8818 = !__temp_8817;
        let __temp_8819 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8820 = __temp_8819 == 0x6u32;
        let __temp_8821 = if __temp_8820 { __temp_8818 } else { __temp_8816 };
        let __temp_8822 = self.__reg_count_26 == 0x0u32;
        let __temp_8823 = !__temp_8822;
        let __temp_8824 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8825 = __temp_8824 == 0x5u32;
        let __temp_8826 = if __temp_8825 { __temp_8823 } else { __temp_8821 };
        let __temp_8827 = self.__reg_count_28 == 0x0u32;
        let __temp_8828 = !__temp_8827;
        let __temp_8829 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8830 = __temp_8829 == 0x4u32;
        let __temp_8831 = if __temp_8830 { __temp_8828 } else { __temp_8826 };
        let __temp_8832 = self.__reg_count_30 == 0x0u32;
        let __temp_8833 = !__temp_8832;
        let __temp_8834 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8835 = __temp_8834 == 0x3u32;
        let __temp_8836 = if __temp_8835 { __temp_8833 } else { __temp_8831 };
        let __temp_8837 = self.__reg_count_32 == 0x0u32;
        let __temp_8838 = !__temp_8837;
        let __temp_8839 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8840 = __temp_8839 == 0x2u32;
        let __temp_8841 = if __temp_8840 { __temp_8838 } else { __temp_8836 };
        let __temp_8842 = self.__reg_count_34 == 0x0u32;
        let __temp_8843 = !__temp_8842;
        let __temp_8844 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8845 = __temp_8844 == 0x1u32;
        let __temp_8846 = if __temp_8845 { __temp_8843 } else { __temp_8841 };
        let __temp_8847 = self.__reg_count_36 == 0x0u32;
        let __temp_8848 = !__temp_8847;
        let __temp_8849 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8850 = __temp_8849 == 0x0u32;
        let __temp_8851 = if __temp_8850 { __temp_8848 } else { __temp_8846 };
        let __temp_8852 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_8853 = !false;
        let __temp_8854 = __temp_8853 & __temp_8852;
        let __temp_8855 = __temp_8854 & __temp_8851;
        let __temp_8856 = __temp_8855 & __temp_8814;
        let __temp_8857 = __temp_8856 & __temp_8812;
        self.mem_61_read_port_0_enable = __temp_8857;
        self.mem_61_write_port_address = self.__reg_mem_write_addr_434;
        self.mem_61_write_port_value = self.boot_rom_62_read_port_0_value;
        let __temp_8858 = self.__reg_count_36 >> 0x5u32;
        let __temp_8859 = __temp_8858 & 0x1u32;
        let __temp_8860 = __temp_8859 != 0x0u32;
        let __temp_8861 = !__temp_8860;
        let __temp_8862 = self.__reg_boot_rom_bus_read_data_valid_37 & __temp_8861;
        self.mem_61_write_port_enable = __temp_8862;
        self.mem_40_read_port_0_address = self.__reg_mem_read_addr_409;
        let __temp_8863 = self.__reg_count_28 == 0x0u32;
        let __temp_8864 = !__temp_8863;
        let __temp_8865 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8866 = __temp_8865 == 0x4u32;
        let __temp_8867 = self.__reg_count_11 == 0x0u32;
        let __temp_8868 = !__temp_8867;
        let __temp_8869 = self.__reg_count_23 == 0x0u32;
        let __temp_8870 = !__temp_8869;
        let __temp_8871 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8872 = __temp_8871 == 0x6u32;
        let __temp_8873 = if __temp_8872 { __temp_8870 } else { __temp_8868 };
        let __temp_8874 = self.__reg_count_26 == 0x0u32;
        let __temp_8875 = !__temp_8874;
        let __temp_8876 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8877 = __temp_8876 == 0x5u32;
        let __temp_8878 = if __temp_8877 { __temp_8875 } else { __temp_8873 };
        let __temp_8879 = self.__reg_count_28 == 0x0u32;
        let __temp_8880 = !__temp_8879;
        let __temp_8881 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8882 = __temp_8881 == 0x4u32;
        let __temp_8883 = if __temp_8882 { __temp_8880 } else { __temp_8878 };
        let __temp_8884 = self.__reg_count_30 == 0x0u32;
        let __temp_8885 = !__temp_8884;
        let __temp_8886 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8887 = __temp_8886 == 0x3u32;
        let __temp_8888 = if __temp_8887 { __temp_8885 } else { __temp_8883 };
        let __temp_8889 = self.__reg_count_32 == 0x0u32;
        let __temp_8890 = !__temp_8889;
        let __temp_8891 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8892 = __temp_8891 == 0x2u32;
        let __temp_8893 = if __temp_8892 { __temp_8890 } else { __temp_8888 };
        let __temp_8894 = self.__reg_count_34 == 0x0u32;
        let __temp_8895 = !__temp_8894;
        let __temp_8896 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8897 = __temp_8896 == 0x1u32;
        let __temp_8898 = if __temp_8897 { __temp_8895 } else { __temp_8893 };
        let __temp_8899 = self.__reg_count_36 == 0x0u32;
        let __temp_8900 = !__temp_8899;
        let __temp_8901 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_8902 = __temp_8901 == 0x0u32;
        let __temp_8903 = if __temp_8902 { __temp_8900 } else { __temp_8898 };
        let __temp_8904 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_8905 = !false;
        let __temp_8906 = __temp_8905 & __temp_8904;
        let __temp_8907 = __temp_8906 & __temp_8903;
        let __temp_8908 = __temp_8907 & __temp_8866;
        let __temp_8909 = __temp_8908 & __temp_8864;
        self.mem_40_read_port_0_enable = __temp_8909;
        self.mem_40_write_port_address = self.__reg_mem_write_addr_408;
        let __temp_8910 = self.__reg_input_generator_active_161 | self.__reg_active_386;
        let __temp_8911 = __temp_8910 as u32;
        let __temp_8912 = 0x0u32 << 0x1u32;
        let __temp_8913 = __temp_8912 | __temp_8911;
        let __temp_8914 = __temp_8913 as u128;
        let __temp_8915 = 0x0u128 << 0x20u32;
        let __temp_8916 = __temp_8915 | __temp_8914;
        self.mem_40_write_port_value = __temp_8916;
        let __temp_8917 = self.__reg_count_28 >> 0x5u32;
        let __temp_8918 = __temp_8917 & 0x1u32;
        let __temp_8919 = __temp_8918 != 0x0u32;
        let __temp_8920 = !__temp_8919;
        let __temp_8921 = self.__reg_reg_bus_read_data_valid_29 & __temp_8920;
        self.mem_40_write_port_enable = __temp_8921;
        let __temp_8922 = self.__reg_stage_15_s_248 >> 0x18u32;
        let __temp_8923 = __temp_8922 as u32;
        let __temp_8924 = __temp_8923 & 0xffu32;
        let __temp_8925 = __temp_8924 & 0xfu32;
        let __temp_8926 = __temp_8925.wrapping_add(0x1u32);
        let __temp_8927 = __temp_8926 & 0xfu32;
        let __temp_8928 = __temp_8927 >> 0x1u32;
        let __temp_8929 = __temp_8928 & 0x7u32;
        let __temp_8930 = self.__reg_stage_15_t_171 >> 0x18u32;
        let __temp_8931 = __temp_8930 as u32;
        let __temp_8932 = __temp_8931 & 0xffu32;
        let __temp_8933 = __temp_8932 >> 0x1u32;
        let __temp_8934 = __temp_8933 & 0x7u32;
        let __temp_8935 = __temp_8934 << 0x3u32;
        let __temp_8936 = __temp_8935 | __temp_8929;
        self.tex_buffer2_34_read_port_0_address = __temp_8936;
        self.tex_buffer2_34_read_port_0_enable = self.__reg_stage_15_valid_146;
        let __temp_8937 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8938 = __temp_8937 & 0x3fffffffu32;
        let __temp_8939 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8940 = __temp_8939 & 0x3fffffffu32;
        let __temp_8941 = self.__reg_state_7 == 0x3u32;
        let __temp_8942 = __temp_8941 & self.__reg_bus_enable_6;
        let __temp_8943 = if __temp_8942 { __temp_8940 } else { __temp_8938 };
        let __temp_8944 = __temp_8943 >> 0x2u32;
        let __temp_8945 = __temp_8944 & 0xfffffffu32;
        let __temp_8946 = __temp_8945 & 0xffffffu32;
        let __temp_8947 = __temp_8946 & 0xfffffu32;
        let __temp_8948 = __temp_8947 & 0x3fu32;
        self.tex_buffer2_34_write_port_address = __temp_8948;
        let __temp_8949 = self.__reg_bus_write_data_1 as u128;
        let __temp_8950 = __temp_8949 << 0x60u32;
        let __temp_8951 = __temp_8950 | 0x0u128;
        let __temp_8952 = 0x0u32 as u64;
        let __temp_8953 = self.__reg_bus_write_data_1 as u64;
        let __temp_8954 = __temp_8952 << 0x20u32;
        let __temp_8955 = __temp_8954 | __temp_8953;
        let __temp_8956 = __temp_8955 as u128;
        let __temp_8957 = 0x0u64 as u128;
        let __temp_8958 = __temp_8956 << 0x40u32;
        let __temp_8959 = __temp_8958 | __temp_8957;
        let __temp_8960 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8961 = __temp_8960 & 0x3fffffffu32;
        let __temp_8962 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8963 = __temp_8962 & 0x3fffffffu32;
        let __temp_8964 = self.__reg_state_7 == 0x3u32;
        let __temp_8965 = __temp_8964 & self.__reg_bus_enable_6;
        let __temp_8966 = if __temp_8965 { __temp_8963 } else { __temp_8961 };
        let __temp_8967 = __temp_8966 & 0x3u32;
        let __temp_8968 = __temp_8967 == 0x2u32;
        let __temp_8969 = if __temp_8968 { __temp_8959 } else { __temp_8951 };
        let __temp_8970 = 0x0u64 as u128;
        let __temp_8971 = self.__reg_bus_write_data_1 as u128;
        let __temp_8972 = __temp_8970 << 0x20u32;
        let __temp_8973 = __temp_8972 | __temp_8971;
        let __temp_8974 = 0x0u32 as u128;
        let __temp_8975 = __temp_8973 << 0x20u32;
        let __temp_8976 = __temp_8975 | __temp_8974;
        let __temp_8977 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8978 = __temp_8977 & 0x3fffffffu32;
        let __temp_8979 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8980 = __temp_8979 & 0x3fffffffu32;
        let __temp_8981 = self.__reg_state_7 == 0x3u32;
        let __temp_8982 = __temp_8981 & self.__reg_bus_enable_6;
        let __temp_8983 = if __temp_8982 { __temp_8980 } else { __temp_8978 };
        let __temp_8984 = __temp_8983 & 0x3u32;
        let __temp_8985 = __temp_8984 == 0x1u32;
        let __temp_8986 = if __temp_8985 { __temp_8976 } else { __temp_8969 };
        let __temp_8987 = self.__reg_bus_write_data_1 as u128;
        let __temp_8988 = 0x0u128 << 0x20u32;
        let __temp_8989 = __temp_8988 | __temp_8987;
        let __temp_8990 = self.__reg_pc_13 >> 0x2u32;
        let __temp_8991 = __temp_8990 & 0x3fffffffu32;
        let __temp_8992 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_8993 = __temp_8992 & 0x3fffffffu32;
        let __temp_8994 = self.__reg_state_7 == 0x3u32;
        let __temp_8995 = __temp_8994 & self.__reg_bus_enable_6;
        let __temp_8996 = if __temp_8995 { __temp_8993 } else { __temp_8991 };
        let __temp_8997 = __temp_8996 & 0x3u32;
        let __temp_8998 = __temp_8997 == 0x0u32;
        let __temp_8999 = if __temp_8998 { __temp_8989 } else { __temp_8986 };
        let __temp_9000 = __temp_8999 >> 0x40u32;
        let __temp_9001 = __temp_9000 as u32;
        self.tex_buffer2_34_write_port_value = __temp_9001;
        let __temp_9002 = true as u32;
        let __temp_9003 = __temp_9002 << 0x1u32;
        let __temp_9004 = __temp_9002 | __temp_9003;
        let __temp_9005 = __temp_9002 << 0x2u32;
        let __temp_9006 = __temp_9004 | __temp_9005;
        let __temp_9007 = __temp_9002 << 0x3u32;
        let __temp_9008 = __temp_9006 | __temp_9007;
        let __temp_9009 = self.__reg_state_7 == 0x3u32;
        let __temp_9010 = __temp_9009 & self.__reg_bus_enable_6;
        let __temp_9011 = if __temp_9010 { self.__reg_bus_write_byte_enable_40 } else { __temp_9008 };
        let __temp_9012 = __temp_9011 << 0xcu32;
        let __temp_9013 = __temp_9012 | 0x0u32;
        let __temp_9014 = true as u32;
        let __temp_9015 = __temp_9014 << 0x1u32;
        let __temp_9016 = __temp_9014 | __temp_9015;
        let __temp_9017 = __temp_9014 << 0x2u32;
        let __temp_9018 = __temp_9016 | __temp_9017;
        let __temp_9019 = __temp_9014 << 0x3u32;
        let __temp_9020 = __temp_9018 | __temp_9019;
        let __temp_9021 = self.__reg_state_7 == 0x3u32;
        let __temp_9022 = __temp_9021 & self.__reg_bus_enable_6;
        let __temp_9023 = if __temp_9022 { self.__reg_bus_write_byte_enable_40 } else { __temp_9020 };
        let __temp_9024 = 0x0u32 << 0x4u32;
        let __temp_9025 = __temp_9024 | __temp_9023;
        let __temp_9026 = __temp_9025 << 0x8u32;
        let __temp_9027 = __temp_9026 | 0x0u32;
        let __temp_9028 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9029 = __temp_9028 & 0x3fffffffu32;
        let __temp_9030 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9031 = __temp_9030 & 0x3fffffffu32;
        let __temp_9032 = self.__reg_state_7 == 0x3u32;
        let __temp_9033 = __temp_9032 & self.__reg_bus_enable_6;
        let __temp_9034 = if __temp_9033 { __temp_9031 } else { __temp_9029 };
        let __temp_9035 = __temp_9034 & 0x3u32;
        let __temp_9036 = __temp_9035 == 0x2u32;
        let __temp_9037 = if __temp_9036 { __temp_9027 } else { __temp_9013 };
        let __temp_9038 = true as u32;
        let __temp_9039 = __temp_9038 << 0x1u32;
        let __temp_9040 = __temp_9038 | __temp_9039;
        let __temp_9041 = __temp_9038 << 0x2u32;
        let __temp_9042 = __temp_9040 | __temp_9041;
        let __temp_9043 = __temp_9038 << 0x3u32;
        let __temp_9044 = __temp_9042 | __temp_9043;
        let __temp_9045 = self.__reg_state_7 == 0x3u32;
        let __temp_9046 = __temp_9045 & self.__reg_bus_enable_6;
        let __temp_9047 = if __temp_9046 { self.__reg_bus_write_byte_enable_40 } else { __temp_9044 };
        let __temp_9048 = 0x0u32 << 0x4u32;
        let __temp_9049 = __temp_9048 | __temp_9047;
        let __temp_9050 = __temp_9049 << 0x4u32;
        let __temp_9051 = __temp_9050 | 0x0u32;
        let __temp_9052 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9053 = __temp_9052 & 0x3fffffffu32;
        let __temp_9054 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9055 = __temp_9054 & 0x3fffffffu32;
        let __temp_9056 = self.__reg_state_7 == 0x3u32;
        let __temp_9057 = __temp_9056 & self.__reg_bus_enable_6;
        let __temp_9058 = if __temp_9057 { __temp_9055 } else { __temp_9053 };
        let __temp_9059 = __temp_9058 & 0x3u32;
        let __temp_9060 = __temp_9059 == 0x1u32;
        let __temp_9061 = if __temp_9060 { __temp_9051 } else { __temp_9037 };
        let __temp_9062 = true as u32;
        let __temp_9063 = __temp_9062 << 0x1u32;
        let __temp_9064 = __temp_9062 | __temp_9063;
        let __temp_9065 = __temp_9062 << 0x2u32;
        let __temp_9066 = __temp_9064 | __temp_9065;
        let __temp_9067 = __temp_9062 << 0x3u32;
        let __temp_9068 = __temp_9066 | __temp_9067;
        let __temp_9069 = self.__reg_state_7 == 0x3u32;
        let __temp_9070 = __temp_9069 & self.__reg_bus_enable_6;
        let __temp_9071 = if __temp_9070 { self.__reg_bus_write_byte_enable_40 } else { __temp_9068 };
        let __temp_9072 = 0x0u32 << 0x4u32;
        let __temp_9073 = __temp_9072 | __temp_9071;
        let __temp_9074 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9075 = __temp_9074 & 0x3fffffffu32;
        let __temp_9076 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9077 = __temp_9076 & 0x3fffffffu32;
        let __temp_9078 = self.__reg_state_7 == 0x3u32;
        let __temp_9079 = __temp_9078 & self.__reg_bus_enable_6;
        let __temp_9080 = if __temp_9079 { __temp_9077 } else { __temp_9075 };
        let __temp_9081 = __temp_9080 & 0x3u32;
        let __temp_9082 = __temp_9081 == 0x0u32;
        let __temp_9083 = if __temp_9082 { __temp_9073 } else { __temp_9061 };
        let __temp_9084 = __temp_9083 >> 0x8u32;
        let __temp_9085 = __temp_9084 & 0x1u32;
        let __temp_9086 = __temp_9085 != 0x0u32;
        let __temp_9087 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9088 = __temp_9087 & 0x3fffffffu32;
        let __temp_9089 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9090 = __temp_9089 & 0x3fffffffu32;
        let __temp_9091 = self.__reg_state_7 == 0x3u32;
        let __temp_9092 = __temp_9091 & self.__reg_bus_enable_6;
        let __temp_9093 = if __temp_9092 { __temp_9090 } else { __temp_9088 };
        let __temp_9094 = __temp_9093 >> 0x2u32;
        let __temp_9095 = __temp_9094 & 0xfffffffu32;
        let __temp_9096 = __temp_9095 & 0xffffffu32;
        let __temp_9097 = __temp_9096 >> 0x14u32;
        let __temp_9098 = __temp_9097 & 0xfu32;
        let __temp_9099 = __temp_9098 == 0x7u32;
        let __temp_9100 = self.__reg_count_12 >> 0x5u32;
        let __temp_9101 = __temp_9100 & 0x1u32;
        let __temp_9102 = __temp_9101 != 0x0u32;
        let __temp_9103 = !__temp_9102;
        let __temp_9104 = !false;
        let __temp_9105 = __temp_9104 & __temp_9103;
        let __temp_9106 = self.__reg_state_7 == 0x3u32;
        let __temp_9107 = __temp_9106 & self.__reg_bus_enable_6;
        let __temp_9108 = __temp_9107 & self.__reg_bus_write_5;
        let __temp_9109 = __temp_9108 | __temp_9105;
        let __temp_9110 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9111 = __temp_9110 & 0x3fffffffu32;
        let __temp_9112 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9113 = __temp_9112 & 0x3fffffffu32;
        let __temp_9114 = self.__reg_state_7 == 0x3u32;
        let __temp_9115 = __temp_9114 & self.__reg_bus_enable_6;
        let __temp_9116 = if __temp_9115 { __temp_9113 } else { __temp_9111 };
        let __temp_9117 = __temp_9116 >> 0x2u32;
        let __temp_9118 = __temp_9117 & 0xfffffffu32;
        let __temp_9119 = __temp_9118 >> 0x18u32;
        let __temp_9120 = __temp_9119 & 0xfu32;
        let __temp_9121 = __temp_9120 == 0x0u32;
        let __temp_9122 = self.__reg_count_15 >> 0x5u32;
        let __temp_9123 = __temp_9122 & 0x1u32;
        let __temp_9124 = __temp_9123 != 0x0u32;
        let __temp_9125 = !__temp_9124;
        let __temp_9126 = !false;
        let __temp_9127 = __temp_9126 & __temp_9125;
        let __temp_9128 = self.__reg_state_7 == 0x3u32;
        let __temp_9129 = __temp_9128 & self.__reg_bus_enable_6;
        let __temp_9130 = __temp_9129 & self.__reg_bus_write_5;
        let __temp_9131 = __temp_9130 | __temp_9127;
        let __temp_9132 = self.__reg_state_7 == 0x3u32;
        let __temp_9133 = __temp_9132 & self.__reg_bus_enable_6;
        let __temp_9134 = self.__reg_state_7 == 0x0u32;
        let __temp_9135 = __temp_9134 | __temp_9133;
        let __temp_9136 = __temp_9135 & __temp_9131;
        let __temp_9137 = __temp_9136 & __temp_9121;
        let __temp_9138 = __temp_9137 & __temp_9109;
        let __temp_9139 = __temp_9138 & __temp_9099;
        let __temp_9140 = __temp_9139 & __temp_9086;
        self.tex_buffer2_34_write_port_enable = __temp_9140;
        self.depth_buffer_element_7_30_read_port_0_address = __temp_5771;
        self.depth_buffer_element_7_30_read_port_0_enable = __temp_5833;
        self.depth_buffer_element_7_30_write_port_address = __temp_5905;
        let __temp_9141 = self.__reg_stage_21_z_70 as u128;
        let __temp_9142 = __temp_9141 << 0x10u32;
        let __temp_9143 = __temp_9141 | __temp_9142;
        let __temp_9144 = __temp_9141 << 0x20u32;
        let __temp_9145 = __temp_9143 | __temp_9144;
        let __temp_9146 = __temp_9141 << 0x30u32;
        let __temp_9147 = __temp_9145 | __temp_9146;
        let __temp_9148 = __temp_9141 << 0x40u32;
        let __temp_9149 = __temp_9147 | __temp_9148;
        let __temp_9150 = __temp_9141 << 0x50u32;
        let __temp_9151 = __temp_9149 | __temp_9150;
        let __temp_9152 = __temp_9141 << 0x60u32;
        let __temp_9153 = __temp_9151 | __temp_9152;
        let __temp_9154 = __temp_9141 << 0x70u32;
        let __temp_9155 = __temp_9153 | __temp_9154;
        let __temp_9156 = self.__reg_bus_write_data_1 as u128;
        let __temp_9157 = __temp_9156 << 0x60u32;
        let __temp_9158 = __temp_9157 | 0x0u128;
        let __temp_9159 = 0x0u32 as u64;
        let __temp_9160 = self.__reg_bus_write_data_1 as u64;
        let __temp_9161 = __temp_9159 << 0x20u32;
        let __temp_9162 = __temp_9161 | __temp_9160;
        let __temp_9163 = __temp_9162 as u128;
        let __temp_9164 = 0x0u64 as u128;
        let __temp_9165 = __temp_9163 << 0x40u32;
        let __temp_9166 = __temp_9165 | __temp_9164;
        let __temp_9167 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9168 = __temp_9167 & 0x3fffffffu32;
        let __temp_9169 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9170 = __temp_9169 & 0x3fffffffu32;
        let __temp_9171 = self.__reg_state_7 == 0x3u32;
        let __temp_9172 = __temp_9171 & self.__reg_bus_enable_6;
        let __temp_9173 = if __temp_9172 { __temp_9170 } else { __temp_9168 };
        let __temp_9174 = __temp_9173 & 0x3u32;
        let __temp_9175 = __temp_9174 == 0x2u32;
        let __temp_9176 = if __temp_9175 { __temp_9166 } else { __temp_9158 };
        let __temp_9177 = 0x0u64 as u128;
        let __temp_9178 = self.__reg_bus_write_data_1 as u128;
        let __temp_9179 = __temp_9177 << 0x20u32;
        let __temp_9180 = __temp_9179 | __temp_9178;
        let __temp_9181 = 0x0u32 as u128;
        let __temp_9182 = __temp_9180 << 0x20u32;
        let __temp_9183 = __temp_9182 | __temp_9181;
        let __temp_9184 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9185 = __temp_9184 & 0x3fffffffu32;
        let __temp_9186 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9187 = __temp_9186 & 0x3fffffffu32;
        let __temp_9188 = self.__reg_state_7 == 0x3u32;
        let __temp_9189 = __temp_9188 & self.__reg_bus_enable_6;
        let __temp_9190 = if __temp_9189 { __temp_9187 } else { __temp_9185 };
        let __temp_9191 = __temp_9190 & 0x3u32;
        let __temp_9192 = __temp_9191 == 0x1u32;
        let __temp_9193 = if __temp_9192 { __temp_9183 } else { __temp_9176 };
        let __temp_9194 = self.__reg_bus_write_data_1 as u128;
        let __temp_9195 = 0x0u128 << 0x20u32;
        let __temp_9196 = __temp_9195 | __temp_9194;
        let __temp_9197 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9198 = __temp_9197 & 0x3fffffffu32;
        let __temp_9199 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9200 = __temp_9199 & 0x3fffffffu32;
        let __temp_9201 = self.__reg_state_7 == 0x3u32;
        let __temp_9202 = __temp_9201 & self.__reg_bus_enable_6;
        let __temp_9203 = if __temp_9202 { __temp_9200 } else { __temp_9198 };
        let __temp_9204 = __temp_9203 & 0x3u32;
        let __temp_9205 = __temp_9204 == 0x0u32;
        let __temp_9206 = if __temp_9205 { __temp_9196 } else { __temp_9193 };
        let __temp_9207 = self.__reg_state_7 == 0x3u32;
        let __temp_9208 = __temp_9207 & self.__reg_bus_enable_6;
        let __temp_9209 = __temp_9208 & self.__reg_bus_write_5;
        let __temp_9210 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9211 = __temp_9210 & 0x3fffffffu32;
        let __temp_9212 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9213 = __temp_9212 & 0x3fffffffu32;
        let __temp_9214 = self.__reg_state_7 == 0x3u32;
        let __temp_9215 = __temp_9214 & self.__reg_bus_enable_6;
        let __temp_9216 = if __temp_9215 { __temp_9213 } else { __temp_9211 };
        let __temp_9217 = __temp_9216 >> 0x2u32;
        let __temp_9218 = __temp_9217 & 0xfffffffu32;
        let __temp_9219 = __temp_9218 & 0xffffffu32;
        let __temp_9220 = __temp_9219 >> 0x14u32;
        let __temp_9221 = __temp_9220 & 0xfu32;
        let __temp_9222 = __temp_9221 == 0x6u32;
        let __temp_9223 = self.__reg_count_12 >> 0x5u32;
        let __temp_9224 = __temp_9223 & 0x1u32;
        let __temp_9225 = __temp_9224 != 0x0u32;
        let __temp_9226 = !__temp_9225;
        let __temp_9227 = !false;
        let __temp_9228 = __temp_9227 & __temp_9226;
        let __temp_9229 = self.__reg_state_7 == 0x3u32;
        let __temp_9230 = __temp_9229 & self.__reg_bus_enable_6;
        let __temp_9231 = __temp_9230 & self.__reg_bus_write_5;
        let __temp_9232 = __temp_9231 | __temp_9228;
        let __temp_9233 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9234 = __temp_9233 & 0x3fffffffu32;
        let __temp_9235 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9236 = __temp_9235 & 0x3fffffffu32;
        let __temp_9237 = self.__reg_state_7 == 0x3u32;
        let __temp_9238 = __temp_9237 & self.__reg_bus_enable_6;
        let __temp_9239 = if __temp_9238 { __temp_9236 } else { __temp_9234 };
        let __temp_9240 = __temp_9239 >> 0x2u32;
        let __temp_9241 = __temp_9240 & 0xfffffffu32;
        let __temp_9242 = __temp_9241 >> 0x18u32;
        let __temp_9243 = __temp_9242 & 0xfu32;
        let __temp_9244 = __temp_9243 == 0x0u32;
        let __temp_9245 = self.__reg_count_15 >> 0x5u32;
        let __temp_9246 = __temp_9245 & 0x1u32;
        let __temp_9247 = __temp_9246 != 0x0u32;
        let __temp_9248 = !__temp_9247;
        let __temp_9249 = !false;
        let __temp_9250 = __temp_9249 & __temp_9248;
        let __temp_9251 = self.__reg_state_7 == 0x3u32;
        let __temp_9252 = __temp_9251 & self.__reg_bus_enable_6;
        let __temp_9253 = __temp_9252 & self.__reg_bus_write_5;
        let __temp_9254 = __temp_9253 | __temp_9250;
        let __temp_9255 = self.__reg_state_7 == 0x3u32;
        let __temp_9256 = __temp_9255 & self.__reg_bus_enable_6;
        let __temp_9257 = self.__reg_state_7 == 0x0u32;
        let __temp_9258 = __temp_9257 | __temp_9256;
        let __temp_9259 = __temp_9258 & __temp_9254;
        let __temp_9260 = __temp_9259 & __temp_9244;
        let __temp_9261 = __temp_9260 & __temp_9232;
        let __temp_9262 = __temp_9261 & __temp_9222;
        let __temp_9263 = __temp_9262 & __temp_9209;
        let __temp_9264 = if __temp_9263 { __temp_9206 } else { __temp_9155 };
        let __temp_9265 = __temp_9264 >> 0x70u32;
        let __temp_9266 = __temp_9265 as u32;
        let __temp_9267 = __temp_9266 & 0xffffu32;
        self.depth_buffer_element_7_30_write_port_value = __temp_9267;
        let __temp_9268 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9269 = __temp_9268 == 0x0u32;
        let __temp_9270 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9271 = __temp_9270 == 0x1u32;
        let __temp_9272 = __temp_9271 as u32;
        let __temp_9273 = __temp_9269 as u32;
        let __temp_9274 = __temp_9272 << 0x1u32;
        let __temp_9275 = __temp_9274 | __temp_9273;
        let __temp_9276 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9277 = __temp_9276 == 0x2u32;
        let __temp_9278 = __temp_9277 as u32;
        let __temp_9279 = __temp_9278 << 0x2u32;
        let __temp_9280 = __temp_9279 | __temp_9275;
        let __temp_9281 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9282 = __temp_9281 == 0x3u32;
        let __temp_9283 = __temp_9282 as u32;
        let __temp_9284 = __temp_9283 << 0x3u32;
        let __temp_9285 = __temp_9284 | __temp_9280;
        let __temp_9286 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9287 = __temp_9286 == 0x4u32;
        let __temp_9288 = __temp_9287 as u32;
        let __temp_9289 = __temp_9288 << 0x4u32;
        let __temp_9290 = __temp_9289 | __temp_9285;
        let __temp_9291 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9292 = __temp_9291 == 0x5u32;
        let __temp_9293 = __temp_9292 as u32;
        let __temp_9294 = __temp_9293 << 0x5u32;
        let __temp_9295 = __temp_9294 | __temp_9290;
        let __temp_9296 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9297 = __temp_9296 == 0x6u32;
        let __temp_9298 = __temp_9297 as u32;
        let __temp_9299 = __temp_9298 << 0x6u32;
        let __temp_9300 = __temp_9299 | __temp_9295;
        let __temp_9301 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_9302 = __temp_9301 == 0x7u32;
        let __temp_9303 = __temp_9302 as u32;
        let __temp_9304 = __temp_9303 << 0x7u32;
        let __temp_9305 = __temp_9304 | __temp_9300;
        let __temp_9306 = true as u32;
        let __temp_9307 = __temp_9306 << 0x1u32;
        let __temp_9308 = __temp_9306 | __temp_9307;
        let __temp_9309 = __temp_9306 << 0x2u32;
        let __temp_9310 = __temp_9308 | __temp_9309;
        let __temp_9311 = __temp_9306 << 0x3u32;
        let __temp_9312 = __temp_9310 | __temp_9311;
        let __temp_9313 = self.__reg_state_7 == 0x3u32;
        let __temp_9314 = __temp_9313 & self.__reg_bus_enable_6;
        let __temp_9315 = if __temp_9314 { self.__reg_bus_write_byte_enable_40 } else { __temp_9312 };
        let __temp_9316 = __temp_9315 << 0xcu32;
        let __temp_9317 = __temp_9316 | 0x0u32;
        let __temp_9318 = true as u32;
        let __temp_9319 = __temp_9318 << 0x1u32;
        let __temp_9320 = __temp_9318 | __temp_9319;
        let __temp_9321 = __temp_9318 << 0x2u32;
        let __temp_9322 = __temp_9320 | __temp_9321;
        let __temp_9323 = __temp_9318 << 0x3u32;
        let __temp_9324 = __temp_9322 | __temp_9323;
        let __temp_9325 = self.__reg_state_7 == 0x3u32;
        let __temp_9326 = __temp_9325 & self.__reg_bus_enable_6;
        let __temp_9327 = if __temp_9326 { self.__reg_bus_write_byte_enable_40 } else { __temp_9324 };
        let __temp_9328 = 0x0u32 << 0x4u32;
        let __temp_9329 = __temp_9328 | __temp_9327;
        let __temp_9330 = __temp_9329 << 0x8u32;
        let __temp_9331 = __temp_9330 | 0x0u32;
        let __temp_9332 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9333 = __temp_9332 & 0x3fffffffu32;
        let __temp_9334 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9335 = __temp_9334 & 0x3fffffffu32;
        let __temp_9336 = self.__reg_state_7 == 0x3u32;
        let __temp_9337 = __temp_9336 & self.__reg_bus_enable_6;
        let __temp_9338 = if __temp_9337 { __temp_9335 } else { __temp_9333 };
        let __temp_9339 = __temp_9338 & 0x3u32;
        let __temp_9340 = __temp_9339 == 0x2u32;
        let __temp_9341 = if __temp_9340 { __temp_9331 } else { __temp_9317 };
        let __temp_9342 = true as u32;
        let __temp_9343 = __temp_9342 << 0x1u32;
        let __temp_9344 = __temp_9342 | __temp_9343;
        let __temp_9345 = __temp_9342 << 0x2u32;
        let __temp_9346 = __temp_9344 | __temp_9345;
        let __temp_9347 = __temp_9342 << 0x3u32;
        let __temp_9348 = __temp_9346 | __temp_9347;
        let __temp_9349 = self.__reg_state_7 == 0x3u32;
        let __temp_9350 = __temp_9349 & self.__reg_bus_enable_6;
        let __temp_9351 = if __temp_9350 { self.__reg_bus_write_byte_enable_40 } else { __temp_9348 };
        let __temp_9352 = 0x0u32 << 0x4u32;
        let __temp_9353 = __temp_9352 | __temp_9351;
        let __temp_9354 = __temp_9353 << 0x4u32;
        let __temp_9355 = __temp_9354 | 0x0u32;
        let __temp_9356 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9357 = __temp_9356 & 0x3fffffffu32;
        let __temp_9358 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9359 = __temp_9358 & 0x3fffffffu32;
        let __temp_9360 = self.__reg_state_7 == 0x3u32;
        let __temp_9361 = __temp_9360 & self.__reg_bus_enable_6;
        let __temp_9362 = if __temp_9361 { __temp_9359 } else { __temp_9357 };
        let __temp_9363 = __temp_9362 & 0x3u32;
        let __temp_9364 = __temp_9363 == 0x1u32;
        let __temp_9365 = if __temp_9364 { __temp_9355 } else { __temp_9341 };
        let __temp_9366 = true as u32;
        let __temp_9367 = __temp_9366 << 0x1u32;
        let __temp_9368 = __temp_9366 | __temp_9367;
        let __temp_9369 = __temp_9366 << 0x2u32;
        let __temp_9370 = __temp_9368 | __temp_9369;
        let __temp_9371 = __temp_9366 << 0x3u32;
        let __temp_9372 = __temp_9370 | __temp_9371;
        let __temp_9373 = self.__reg_state_7 == 0x3u32;
        let __temp_9374 = __temp_9373 & self.__reg_bus_enable_6;
        let __temp_9375 = if __temp_9374 { self.__reg_bus_write_byte_enable_40 } else { __temp_9372 };
        let __temp_9376 = 0x0u32 << 0x4u32;
        let __temp_9377 = __temp_9376 | __temp_9375;
        let __temp_9378 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9379 = __temp_9378 & 0x3fffffffu32;
        let __temp_9380 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9381 = __temp_9380 & 0x3fffffffu32;
        let __temp_9382 = self.__reg_state_7 == 0x3u32;
        let __temp_9383 = __temp_9382 & self.__reg_bus_enable_6;
        let __temp_9384 = if __temp_9383 { __temp_9381 } else { __temp_9379 };
        let __temp_9385 = __temp_9384 & 0x3u32;
        let __temp_9386 = __temp_9385 == 0x0u32;
        let __temp_9387 = if __temp_9386 { __temp_9377 } else { __temp_9365 };
        let __temp_9388 = __temp_9387 & 0x1u32;
        let __temp_9389 = __temp_9388 != 0x0u32;
        let __temp_9390 = true as u32;
        let __temp_9391 = __temp_9390 << 0x1u32;
        let __temp_9392 = __temp_9390 | __temp_9391;
        let __temp_9393 = __temp_9390 << 0x2u32;
        let __temp_9394 = __temp_9392 | __temp_9393;
        let __temp_9395 = __temp_9390 << 0x3u32;
        let __temp_9396 = __temp_9394 | __temp_9395;
        let __temp_9397 = self.__reg_state_7 == 0x3u32;
        let __temp_9398 = __temp_9397 & self.__reg_bus_enable_6;
        let __temp_9399 = if __temp_9398 { self.__reg_bus_write_byte_enable_40 } else { __temp_9396 };
        let __temp_9400 = __temp_9399 << 0xcu32;
        let __temp_9401 = __temp_9400 | 0x0u32;
        let __temp_9402 = true as u32;
        let __temp_9403 = __temp_9402 << 0x1u32;
        let __temp_9404 = __temp_9402 | __temp_9403;
        let __temp_9405 = __temp_9402 << 0x2u32;
        let __temp_9406 = __temp_9404 | __temp_9405;
        let __temp_9407 = __temp_9402 << 0x3u32;
        let __temp_9408 = __temp_9406 | __temp_9407;
        let __temp_9409 = self.__reg_state_7 == 0x3u32;
        let __temp_9410 = __temp_9409 & self.__reg_bus_enable_6;
        let __temp_9411 = if __temp_9410 { self.__reg_bus_write_byte_enable_40 } else { __temp_9408 };
        let __temp_9412 = 0x0u32 << 0x4u32;
        let __temp_9413 = __temp_9412 | __temp_9411;
        let __temp_9414 = __temp_9413 << 0x8u32;
        let __temp_9415 = __temp_9414 | 0x0u32;
        let __temp_9416 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9417 = __temp_9416 & 0x3fffffffu32;
        let __temp_9418 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9419 = __temp_9418 & 0x3fffffffu32;
        let __temp_9420 = self.__reg_state_7 == 0x3u32;
        let __temp_9421 = __temp_9420 & self.__reg_bus_enable_6;
        let __temp_9422 = if __temp_9421 { __temp_9419 } else { __temp_9417 };
        let __temp_9423 = __temp_9422 & 0x3u32;
        let __temp_9424 = __temp_9423 == 0x2u32;
        let __temp_9425 = if __temp_9424 { __temp_9415 } else { __temp_9401 };
        let __temp_9426 = true as u32;
        let __temp_9427 = __temp_9426 << 0x1u32;
        let __temp_9428 = __temp_9426 | __temp_9427;
        let __temp_9429 = __temp_9426 << 0x2u32;
        let __temp_9430 = __temp_9428 | __temp_9429;
        let __temp_9431 = __temp_9426 << 0x3u32;
        let __temp_9432 = __temp_9430 | __temp_9431;
        let __temp_9433 = self.__reg_state_7 == 0x3u32;
        let __temp_9434 = __temp_9433 & self.__reg_bus_enable_6;
        let __temp_9435 = if __temp_9434 { self.__reg_bus_write_byte_enable_40 } else { __temp_9432 };
        let __temp_9436 = 0x0u32 << 0x4u32;
        let __temp_9437 = __temp_9436 | __temp_9435;
        let __temp_9438 = __temp_9437 << 0x4u32;
        let __temp_9439 = __temp_9438 | 0x0u32;
        let __temp_9440 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9441 = __temp_9440 & 0x3fffffffu32;
        let __temp_9442 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9443 = __temp_9442 & 0x3fffffffu32;
        let __temp_9444 = self.__reg_state_7 == 0x3u32;
        let __temp_9445 = __temp_9444 & self.__reg_bus_enable_6;
        let __temp_9446 = if __temp_9445 { __temp_9443 } else { __temp_9441 };
        let __temp_9447 = __temp_9446 & 0x3u32;
        let __temp_9448 = __temp_9447 == 0x1u32;
        let __temp_9449 = if __temp_9448 { __temp_9439 } else { __temp_9425 };
        let __temp_9450 = true as u32;
        let __temp_9451 = __temp_9450 << 0x1u32;
        let __temp_9452 = __temp_9450 | __temp_9451;
        let __temp_9453 = __temp_9450 << 0x2u32;
        let __temp_9454 = __temp_9452 | __temp_9453;
        let __temp_9455 = __temp_9450 << 0x3u32;
        let __temp_9456 = __temp_9454 | __temp_9455;
        let __temp_9457 = self.__reg_state_7 == 0x3u32;
        let __temp_9458 = __temp_9457 & self.__reg_bus_enable_6;
        let __temp_9459 = if __temp_9458 { self.__reg_bus_write_byte_enable_40 } else { __temp_9456 };
        let __temp_9460 = 0x0u32 << 0x4u32;
        let __temp_9461 = __temp_9460 | __temp_9459;
        let __temp_9462 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9463 = __temp_9462 & 0x3fffffffu32;
        let __temp_9464 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9465 = __temp_9464 & 0x3fffffffu32;
        let __temp_9466 = self.__reg_state_7 == 0x3u32;
        let __temp_9467 = __temp_9466 & self.__reg_bus_enable_6;
        let __temp_9468 = if __temp_9467 { __temp_9465 } else { __temp_9463 };
        let __temp_9469 = __temp_9468 & 0x3u32;
        let __temp_9470 = __temp_9469 == 0x0u32;
        let __temp_9471 = if __temp_9470 { __temp_9461 } else { __temp_9449 };
        let __temp_9472 = __temp_9471 >> 0x2u32;
        let __temp_9473 = __temp_9472 & 0x1u32;
        let __temp_9474 = __temp_9473 != 0x0u32;
        let __temp_9475 = __temp_9474 as u32;
        let __temp_9476 = __temp_9389 as u32;
        let __temp_9477 = __temp_9475 << 0x1u32;
        let __temp_9478 = __temp_9477 | __temp_9476;
        let __temp_9479 = true as u32;
        let __temp_9480 = __temp_9479 << 0x1u32;
        let __temp_9481 = __temp_9479 | __temp_9480;
        let __temp_9482 = __temp_9479 << 0x2u32;
        let __temp_9483 = __temp_9481 | __temp_9482;
        let __temp_9484 = __temp_9479 << 0x3u32;
        let __temp_9485 = __temp_9483 | __temp_9484;
        let __temp_9486 = self.__reg_state_7 == 0x3u32;
        let __temp_9487 = __temp_9486 & self.__reg_bus_enable_6;
        let __temp_9488 = if __temp_9487 { self.__reg_bus_write_byte_enable_40 } else { __temp_9485 };
        let __temp_9489 = __temp_9488 << 0xcu32;
        let __temp_9490 = __temp_9489 | 0x0u32;
        let __temp_9491 = true as u32;
        let __temp_9492 = __temp_9491 << 0x1u32;
        let __temp_9493 = __temp_9491 | __temp_9492;
        let __temp_9494 = __temp_9491 << 0x2u32;
        let __temp_9495 = __temp_9493 | __temp_9494;
        let __temp_9496 = __temp_9491 << 0x3u32;
        let __temp_9497 = __temp_9495 | __temp_9496;
        let __temp_9498 = self.__reg_state_7 == 0x3u32;
        let __temp_9499 = __temp_9498 & self.__reg_bus_enable_6;
        let __temp_9500 = if __temp_9499 { self.__reg_bus_write_byte_enable_40 } else { __temp_9497 };
        let __temp_9501 = 0x0u32 << 0x4u32;
        let __temp_9502 = __temp_9501 | __temp_9500;
        let __temp_9503 = __temp_9502 << 0x8u32;
        let __temp_9504 = __temp_9503 | 0x0u32;
        let __temp_9505 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9506 = __temp_9505 & 0x3fffffffu32;
        let __temp_9507 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9508 = __temp_9507 & 0x3fffffffu32;
        let __temp_9509 = self.__reg_state_7 == 0x3u32;
        let __temp_9510 = __temp_9509 & self.__reg_bus_enable_6;
        let __temp_9511 = if __temp_9510 { __temp_9508 } else { __temp_9506 };
        let __temp_9512 = __temp_9511 & 0x3u32;
        let __temp_9513 = __temp_9512 == 0x2u32;
        let __temp_9514 = if __temp_9513 { __temp_9504 } else { __temp_9490 };
        let __temp_9515 = true as u32;
        let __temp_9516 = __temp_9515 << 0x1u32;
        let __temp_9517 = __temp_9515 | __temp_9516;
        let __temp_9518 = __temp_9515 << 0x2u32;
        let __temp_9519 = __temp_9517 | __temp_9518;
        let __temp_9520 = __temp_9515 << 0x3u32;
        let __temp_9521 = __temp_9519 | __temp_9520;
        let __temp_9522 = self.__reg_state_7 == 0x3u32;
        let __temp_9523 = __temp_9522 & self.__reg_bus_enable_6;
        let __temp_9524 = if __temp_9523 { self.__reg_bus_write_byte_enable_40 } else { __temp_9521 };
        let __temp_9525 = 0x0u32 << 0x4u32;
        let __temp_9526 = __temp_9525 | __temp_9524;
        let __temp_9527 = __temp_9526 << 0x4u32;
        let __temp_9528 = __temp_9527 | 0x0u32;
        let __temp_9529 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9530 = __temp_9529 & 0x3fffffffu32;
        let __temp_9531 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9532 = __temp_9531 & 0x3fffffffu32;
        let __temp_9533 = self.__reg_state_7 == 0x3u32;
        let __temp_9534 = __temp_9533 & self.__reg_bus_enable_6;
        let __temp_9535 = if __temp_9534 { __temp_9532 } else { __temp_9530 };
        let __temp_9536 = __temp_9535 & 0x3u32;
        let __temp_9537 = __temp_9536 == 0x1u32;
        let __temp_9538 = if __temp_9537 { __temp_9528 } else { __temp_9514 };
        let __temp_9539 = true as u32;
        let __temp_9540 = __temp_9539 << 0x1u32;
        let __temp_9541 = __temp_9539 | __temp_9540;
        let __temp_9542 = __temp_9539 << 0x2u32;
        let __temp_9543 = __temp_9541 | __temp_9542;
        let __temp_9544 = __temp_9539 << 0x3u32;
        let __temp_9545 = __temp_9543 | __temp_9544;
        let __temp_9546 = self.__reg_state_7 == 0x3u32;
        let __temp_9547 = __temp_9546 & self.__reg_bus_enable_6;
        let __temp_9548 = if __temp_9547 { self.__reg_bus_write_byte_enable_40 } else { __temp_9545 };
        let __temp_9549 = 0x0u32 << 0x4u32;
        let __temp_9550 = __temp_9549 | __temp_9548;
        let __temp_9551 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9552 = __temp_9551 & 0x3fffffffu32;
        let __temp_9553 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9554 = __temp_9553 & 0x3fffffffu32;
        let __temp_9555 = self.__reg_state_7 == 0x3u32;
        let __temp_9556 = __temp_9555 & self.__reg_bus_enable_6;
        let __temp_9557 = if __temp_9556 { __temp_9554 } else { __temp_9552 };
        let __temp_9558 = __temp_9557 & 0x3u32;
        let __temp_9559 = __temp_9558 == 0x0u32;
        let __temp_9560 = if __temp_9559 { __temp_9550 } else { __temp_9538 };
        let __temp_9561 = __temp_9560 >> 0x4u32;
        let __temp_9562 = __temp_9561 & 0x1u32;
        let __temp_9563 = __temp_9562 != 0x0u32;
        let __temp_9564 = __temp_9563 as u32;
        let __temp_9565 = __temp_9564 << 0x2u32;
        let __temp_9566 = __temp_9565 | __temp_9478;
        let __temp_9567 = true as u32;
        let __temp_9568 = __temp_9567 << 0x1u32;
        let __temp_9569 = __temp_9567 | __temp_9568;
        let __temp_9570 = __temp_9567 << 0x2u32;
        let __temp_9571 = __temp_9569 | __temp_9570;
        let __temp_9572 = __temp_9567 << 0x3u32;
        let __temp_9573 = __temp_9571 | __temp_9572;
        let __temp_9574 = self.__reg_state_7 == 0x3u32;
        let __temp_9575 = __temp_9574 & self.__reg_bus_enable_6;
        let __temp_9576 = if __temp_9575 { self.__reg_bus_write_byte_enable_40 } else { __temp_9573 };
        let __temp_9577 = __temp_9576 << 0xcu32;
        let __temp_9578 = __temp_9577 | 0x0u32;
        let __temp_9579 = true as u32;
        let __temp_9580 = __temp_9579 << 0x1u32;
        let __temp_9581 = __temp_9579 | __temp_9580;
        let __temp_9582 = __temp_9579 << 0x2u32;
        let __temp_9583 = __temp_9581 | __temp_9582;
        let __temp_9584 = __temp_9579 << 0x3u32;
        let __temp_9585 = __temp_9583 | __temp_9584;
        let __temp_9586 = self.__reg_state_7 == 0x3u32;
        let __temp_9587 = __temp_9586 & self.__reg_bus_enable_6;
        let __temp_9588 = if __temp_9587 { self.__reg_bus_write_byte_enable_40 } else { __temp_9585 };
        let __temp_9589 = 0x0u32 << 0x4u32;
        let __temp_9590 = __temp_9589 | __temp_9588;
        let __temp_9591 = __temp_9590 << 0x8u32;
        let __temp_9592 = __temp_9591 | 0x0u32;
        let __temp_9593 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9594 = __temp_9593 & 0x3fffffffu32;
        let __temp_9595 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9596 = __temp_9595 & 0x3fffffffu32;
        let __temp_9597 = self.__reg_state_7 == 0x3u32;
        let __temp_9598 = __temp_9597 & self.__reg_bus_enable_6;
        let __temp_9599 = if __temp_9598 { __temp_9596 } else { __temp_9594 };
        let __temp_9600 = __temp_9599 & 0x3u32;
        let __temp_9601 = __temp_9600 == 0x2u32;
        let __temp_9602 = if __temp_9601 { __temp_9592 } else { __temp_9578 };
        let __temp_9603 = true as u32;
        let __temp_9604 = __temp_9603 << 0x1u32;
        let __temp_9605 = __temp_9603 | __temp_9604;
        let __temp_9606 = __temp_9603 << 0x2u32;
        let __temp_9607 = __temp_9605 | __temp_9606;
        let __temp_9608 = __temp_9603 << 0x3u32;
        let __temp_9609 = __temp_9607 | __temp_9608;
        let __temp_9610 = self.__reg_state_7 == 0x3u32;
        let __temp_9611 = __temp_9610 & self.__reg_bus_enable_6;
        let __temp_9612 = if __temp_9611 { self.__reg_bus_write_byte_enable_40 } else { __temp_9609 };
        let __temp_9613 = 0x0u32 << 0x4u32;
        let __temp_9614 = __temp_9613 | __temp_9612;
        let __temp_9615 = __temp_9614 << 0x4u32;
        let __temp_9616 = __temp_9615 | 0x0u32;
        let __temp_9617 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9618 = __temp_9617 & 0x3fffffffu32;
        let __temp_9619 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9620 = __temp_9619 & 0x3fffffffu32;
        let __temp_9621 = self.__reg_state_7 == 0x3u32;
        let __temp_9622 = __temp_9621 & self.__reg_bus_enable_6;
        let __temp_9623 = if __temp_9622 { __temp_9620 } else { __temp_9618 };
        let __temp_9624 = __temp_9623 & 0x3u32;
        let __temp_9625 = __temp_9624 == 0x1u32;
        let __temp_9626 = if __temp_9625 { __temp_9616 } else { __temp_9602 };
        let __temp_9627 = true as u32;
        let __temp_9628 = __temp_9627 << 0x1u32;
        let __temp_9629 = __temp_9627 | __temp_9628;
        let __temp_9630 = __temp_9627 << 0x2u32;
        let __temp_9631 = __temp_9629 | __temp_9630;
        let __temp_9632 = __temp_9627 << 0x3u32;
        let __temp_9633 = __temp_9631 | __temp_9632;
        let __temp_9634 = self.__reg_state_7 == 0x3u32;
        let __temp_9635 = __temp_9634 & self.__reg_bus_enable_6;
        let __temp_9636 = if __temp_9635 { self.__reg_bus_write_byte_enable_40 } else { __temp_9633 };
        let __temp_9637 = 0x0u32 << 0x4u32;
        let __temp_9638 = __temp_9637 | __temp_9636;
        let __temp_9639 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9640 = __temp_9639 & 0x3fffffffu32;
        let __temp_9641 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9642 = __temp_9641 & 0x3fffffffu32;
        let __temp_9643 = self.__reg_state_7 == 0x3u32;
        let __temp_9644 = __temp_9643 & self.__reg_bus_enable_6;
        let __temp_9645 = if __temp_9644 { __temp_9642 } else { __temp_9640 };
        let __temp_9646 = __temp_9645 & 0x3u32;
        let __temp_9647 = __temp_9646 == 0x0u32;
        let __temp_9648 = if __temp_9647 { __temp_9638 } else { __temp_9626 };
        let __temp_9649 = __temp_9648 >> 0x6u32;
        let __temp_9650 = __temp_9649 & 0x1u32;
        let __temp_9651 = __temp_9650 != 0x0u32;
        let __temp_9652 = __temp_9651 as u32;
        let __temp_9653 = __temp_9652 << 0x3u32;
        let __temp_9654 = __temp_9653 | __temp_9566;
        let __temp_9655 = true as u32;
        let __temp_9656 = __temp_9655 << 0x1u32;
        let __temp_9657 = __temp_9655 | __temp_9656;
        let __temp_9658 = __temp_9655 << 0x2u32;
        let __temp_9659 = __temp_9657 | __temp_9658;
        let __temp_9660 = __temp_9655 << 0x3u32;
        let __temp_9661 = __temp_9659 | __temp_9660;
        let __temp_9662 = self.__reg_state_7 == 0x3u32;
        let __temp_9663 = __temp_9662 & self.__reg_bus_enable_6;
        let __temp_9664 = if __temp_9663 { self.__reg_bus_write_byte_enable_40 } else { __temp_9661 };
        let __temp_9665 = __temp_9664 << 0xcu32;
        let __temp_9666 = __temp_9665 | 0x0u32;
        let __temp_9667 = true as u32;
        let __temp_9668 = __temp_9667 << 0x1u32;
        let __temp_9669 = __temp_9667 | __temp_9668;
        let __temp_9670 = __temp_9667 << 0x2u32;
        let __temp_9671 = __temp_9669 | __temp_9670;
        let __temp_9672 = __temp_9667 << 0x3u32;
        let __temp_9673 = __temp_9671 | __temp_9672;
        let __temp_9674 = self.__reg_state_7 == 0x3u32;
        let __temp_9675 = __temp_9674 & self.__reg_bus_enable_6;
        let __temp_9676 = if __temp_9675 { self.__reg_bus_write_byte_enable_40 } else { __temp_9673 };
        let __temp_9677 = 0x0u32 << 0x4u32;
        let __temp_9678 = __temp_9677 | __temp_9676;
        let __temp_9679 = __temp_9678 << 0x8u32;
        let __temp_9680 = __temp_9679 | 0x0u32;
        let __temp_9681 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9682 = __temp_9681 & 0x3fffffffu32;
        let __temp_9683 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9684 = __temp_9683 & 0x3fffffffu32;
        let __temp_9685 = self.__reg_state_7 == 0x3u32;
        let __temp_9686 = __temp_9685 & self.__reg_bus_enable_6;
        let __temp_9687 = if __temp_9686 { __temp_9684 } else { __temp_9682 };
        let __temp_9688 = __temp_9687 & 0x3u32;
        let __temp_9689 = __temp_9688 == 0x2u32;
        let __temp_9690 = if __temp_9689 { __temp_9680 } else { __temp_9666 };
        let __temp_9691 = true as u32;
        let __temp_9692 = __temp_9691 << 0x1u32;
        let __temp_9693 = __temp_9691 | __temp_9692;
        let __temp_9694 = __temp_9691 << 0x2u32;
        let __temp_9695 = __temp_9693 | __temp_9694;
        let __temp_9696 = __temp_9691 << 0x3u32;
        let __temp_9697 = __temp_9695 | __temp_9696;
        let __temp_9698 = self.__reg_state_7 == 0x3u32;
        let __temp_9699 = __temp_9698 & self.__reg_bus_enable_6;
        let __temp_9700 = if __temp_9699 { self.__reg_bus_write_byte_enable_40 } else { __temp_9697 };
        let __temp_9701 = 0x0u32 << 0x4u32;
        let __temp_9702 = __temp_9701 | __temp_9700;
        let __temp_9703 = __temp_9702 << 0x4u32;
        let __temp_9704 = __temp_9703 | 0x0u32;
        let __temp_9705 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9706 = __temp_9705 & 0x3fffffffu32;
        let __temp_9707 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9708 = __temp_9707 & 0x3fffffffu32;
        let __temp_9709 = self.__reg_state_7 == 0x3u32;
        let __temp_9710 = __temp_9709 & self.__reg_bus_enable_6;
        let __temp_9711 = if __temp_9710 { __temp_9708 } else { __temp_9706 };
        let __temp_9712 = __temp_9711 & 0x3u32;
        let __temp_9713 = __temp_9712 == 0x1u32;
        let __temp_9714 = if __temp_9713 { __temp_9704 } else { __temp_9690 };
        let __temp_9715 = true as u32;
        let __temp_9716 = __temp_9715 << 0x1u32;
        let __temp_9717 = __temp_9715 | __temp_9716;
        let __temp_9718 = __temp_9715 << 0x2u32;
        let __temp_9719 = __temp_9717 | __temp_9718;
        let __temp_9720 = __temp_9715 << 0x3u32;
        let __temp_9721 = __temp_9719 | __temp_9720;
        let __temp_9722 = self.__reg_state_7 == 0x3u32;
        let __temp_9723 = __temp_9722 & self.__reg_bus_enable_6;
        let __temp_9724 = if __temp_9723 { self.__reg_bus_write_byte_enable_40 } else { __temp_9721 };
        let __temp_9725 = 0x0u32 << 0x4u32;
        let __temp_9726 = __temp_9725 | __temp_9724;
        let __temp_9727 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9728 = __temp_9727 & 0x3fffffffu32;
        let __temp_9729 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9730 = __temp_9729 & 0x3fffffffu32;
        let __temp_9731 = self.__reg_state_7 == 0x3u32;
        let __temp_9732 = __temp_9731 & self.__reg_bus_enable_6;
        let __temp_9733 = if __temp_9732 { __temp_9730 } else { __temp_9728 };
        let __temp_9734 = __temp_9733 & 0x3u32;
        let __temp_9735 = __temp_9734 == 0x0u32;
        let __temp_9736 = if __temp_9735 { __temp_9726 } else { __temp_9714 };
        let __temp_9737 = __temp_9736 >> 0x8u32;
        let __temp_9738 = __temp_9737 & 0x1u32;
        let __temp_9739 = __temp_9738 != 0x0u32;
        let __temp_9740 = __temp_9739 as u32;
        let __temp_9741 = __temp_9740 << 0x4u32;
        let __temp_9742 = __temp_9741 | __temp_9654;
        let __temp_9743 = true as u32;
        let __temp_9744 = __temp_9743 << 0x1u32;
        let __temp_9745 = __temp_9743 | __temp_9744;
        let __temp_9746 = __temp_9743 << 0x2u32;
        let __temp_9747 = __temp_9745 | __temp_9746;
        let __temp_9748 = __temp_9743 << 0x3u32;
        let __temp_9749 = __temp_9747 | __temp_9748;
        let __temp_9750 = self.__reg_state_7 == 0x3u32;
        let __temp_9751 = __temp_9750 & self.__reg_bus_enable_6;
        let __temp_9752 = if __temp_9751 { self.__reg_bus_write_byte_enable_40 } else { __temp_9749 };
        let __temp_9753 = __temp_9752 << 0xcu32;
        let __temp_9754 = __temp_9753 | 0x0u32;
        let __temp_9755 = true as u32;
        let __temp_9756 = __temp_9755 << 0x1u32;
        let __temp_9757 = __temp_9755 | __temp_9756;
        let __temp_9758 = __temp_9755 << 0x2u32;
        let __temp_9759 = __temp_9757 | __temp_9758;
        let __temp_9760 = __temp_9755 << 0x3u32;
        let __temp_9761 = __temp_9759 | __temp_9760;
        let __temp_9762 = self.__reg_state_7 == 0x3u32;
        let __temp_9763 = __temp_9762 & self.__reg_bus_enable_6;
        let __temp_9764 = if __temp_9763 { self.__reg_bus_write_byte_enable_40 } else { __temp_9761 };
        let __temp_9765 = 0x0u32 << 0x4u32;
        let __temp_9766 = __temp_9765 | __temp_9764;
        let __temp_9767 = __temp_9766 << 0x8u32;
        let __temp_9768 = __temp_9767 | 0x0u32;
        let __temp_9769 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9770 = __temp_9769 & 0x3fffffffu32;
        let __temp_9771 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9772 = __temp_9771 & 0x3fffffffu32;
        let __temp_9773 = self.__reg_state_7 == 0x3u32;
        let __temp_9774 = __temp_9773 & self.__reg_bus_enable_6;
        let __temp_9775 = if __temp_9774 { __temp_9772 } else { __temp_9770 };
        let __temp_9776 = __temp_9775 & 0x3u32;
        let __temp_9777 = __temp_9776 == 0x2u32;
        let __temp_9778 = if __temp_9777 { __temp_9768 } else { __temp_9754 };
        let __temp_9779 = true as u32;
        let __temp_9780 = __temp_9779 << 0x1u32;
        let __temp_9781 = __temp_9779 | __temp_9780;
        let __temp_9782 = __temp_9779 << 0x2u32;
        let __temp_9783 = __temp_9781 | __temp_9782;
        let __temp_9784 = __temp_9779 << 0x3u32;
        let __temp_9785 = __temp_9783 | __temp_9784;
        let __temp_9786 = self.__reg_state_7 == 0x3u32;
        let __temp_9787 = __temp_9786 & self.__reg_bus_enable_6;
        let __temp_9788 = if __temp_9787 { self.__reg_bus_write_byte_enable_40 } else { __temp_9785 };
        let __temp_9789 = 0x0u32 << 0x4u32;
        let __temp_9790 = __temp_9789 | __temp_9788;
        let __temp_9791 = __temp_9790 << 0x4u32;
        let __temp_9792 = __temp_9791 | 0x0u32;
        let __temp_9793 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9794 = __temp_9793 & 0x3fffffffu32;
        let __temp_9795 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9796 = __temp_9795 & 0x3fffffffu32;
        let __temp_9797 = self.__reg_state_7 == 0x3u32;
        let __temp_9798 = __temp_9797 & self.__reg_bus_enable_6;
        let __temp_9799 = if __temp_9798 { __temp_9796 } else { __temp_9794 };
        let __temp_9800 = __temp_9799 & 0x3u32;
        let __temp_9801 = __temp_9800 == 0x1u32;
        let __temp_9802 = if __temp_9801 { __temp_9792 } else { __temp_9778 };
        let __temp_9803 = true as u32;
        let __temp_9804 = __temp_9803 << 0x1u32;
        let __temp_9805 = __temp_9803 | __temp_9804;
        let __temp_9806 = __temp_9803 << 0x2u32;
        let __temp_9807 = __temp_9805 | __temp_9806;
        let __temp_9808 = __temp_9803 << 0x3u32;
        let __temp_9809 = __temp_9807 | __temp_9808;
        let __temp_9810 = self.__reg_state_7 == 0x3u32;
        let __temp_9811 = __temp_9810 & self.__reg_bus_enable_6;
        let __temp_9812 = if __temp_9811 { self.__reg_bus_write_byte_enable_40 } else { __temp_9809 };
        let __temp_9813 = 0x0u32 << 0x4u32;
        let __temp_9814 = __temp_9813 | __temp_9812;
        let __temp_9815 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9816 = __temp_9815 & 0x3fffffffu32;
        let __temp_9817 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9818 = __temp_9817 & 0x3fffffffu32;
        let __temp_9819 = self.__reg_state_7 == 0x3u32;
        let __temp_9820 = __temp_9819 & self.__reg_bus_enable_6;
        let __temp_9821 = if __temp_9820 { __temp_9818 } else { __temp_9816 };
        let __temp_9822 = __temp_9821 & 0x3u32;
        let __temp_9823 = __temp_9822 == 0x0u32;
        let __temp_9824 = if __temp_9823 { __temp_9814 } else { __temp_9802 };
        let __temp_9825 = __temp_9824 >> 0xau32;
        let __temp_9826 = __temp_9825 & 0x1u32;
        let __temp_9827 = __temp_9826 != 0x0u32;
        let __temp_9828 = __temp_9827 as u32;
        let __temp_9829 = __temp_9828 << 0x5u32;
        let __temp_9830 = __temp_9829 | __temp_9742;
        let __temp_9831 = true as u32;
        let __temp_9832 = __temp_9831 << 0x1u32;
        let __temp_9833 = __temp_9831 | __temp_9832;
        let __temp_9834 = __temp_9831 << 0x2u32;
        let __temp_9835 = __temp_9833 | __temp_9834;
        let __temp_9836 = __temp_9831 << 0x3u32;
        let __temp_9837 = __temp_9835 | __temp_9836;
        let __temp_9838 = self.__reg_state_7 == 0x3u32;
        let __temp_9839 = __temp_9838 & self.__reg_bus_enable_6;
        let __temp_9840 = if __temp_9839 { self.__reg_bus_write_byte_enable_40 } else { __temp_9837 };
        let __temp_9841 = __temp_9840 << 0xcu32;
        let __temp_9842 = __temp_9841 | 0x0u32;
        let __temp_9843 = true as u32;
        let __temp_9844 = __temp_9843 << 0x1u32;
        let __temp_9845 = __temp_9843 | __temp_9844;
        let __temp_9846 = __temp_9843 << 0x2u32;
        let __temp_9847 = __temp_9845 | __temp_9846;
        let __temp_9848 = __temp_9843 << 0x3u32;
        let __temp_9849 = __temp_9847 | __temp_9848;
        let __temp_9850 = self.__reg_state_7 == 0x3u32;
        let __temp_9851 = __temp_9850 & self.__reg_bus_enable_6;
        let __temp_9852 = if __temp_9851 { self.__reg_bus_write_byte_enable_40 } else { __temp_9849 };
        let __temp_9853 = 0x0u32 << 0x4u32;
        let __temp_9854 = __temp_9853 | __temp_9852;
        let __temp_9855 = __temp_9854 << 0x8u32;
        let __temp_9856 = __temp_9855 | 0x0u32;
        let __temp_9857 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9858 = __temp_9857 & 0x3fffffffu32;
        let __temp_9859 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9860 = __temp_9859 & 0x3fffffffu32;
        let __temp_9861 = self.__reg_state_7 == 0x3u32;
        let __temp_9862 = __temp_9861 & self.__reg_bus_enable_6;
        let __temp_9863 = if __temp_9862 { __temp_9860 } else { __temp_9858 };
        let __temp_9864 = __temp_9863 & 0x3u32;
        let __temp_9865 = __temp_9864 == 0x2u32;
        let __temp_9866 = if __temp_9865 { __temp_9856 } else { __temp_9842 };
        let __temp_9867 = true as u32;
        let __temp_9868 = __temp_9867 << 0x1u32;
        let __temp_9869 = __temp_9867 | __temp_9868;
        let __temp_9870 = __temp_9867 << 0x2u32;
        let __temp_9871 = __temp_9869 | __temp_9870;
        let __temp_9872 = __temp_9867 << 0x3u32;
        let __temp_9873 = __temp_9871 | __temp_9872;
        let __temp_9874 = self.__reg_state_7 == 0x3u32;
        let __temp_9875 = __temp_9874 & self.__reg_bus_enable_6;
        let __temp_9876 = if __temp_9875 { self.__reg_bus_write_byte_enable_40 } else { __temp_9873 };
        let __temp_9877 = 0x0u32 << 0x4u32;
        let __temp_9878 = __temp_9877 | __temp_9876;
        let __temp_9879 = __temp_9878 << 0x4u32;
        let __temp_9880 = __temp_9879 | 0x0u32;
        let __temp_9881 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9882 = __temp_9881 & 0x3fffffffu32;
        let __temp_9883 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9884 = __temp_9883 & 0x3fffffffu32;
        let __temp_9885 = self.__reg_state_7 == 0x3u32;
        let __temp_9886 = __temp_9885 & self.__reg_bus_enable_6;
        let __temp_9887 = if __temp_9886 { __temp_9884 } else { __temp_9882 };
        let __temp_9888 = __temp_9887 & 0x3u32;
        let __temp_9889 = __temp_9888 == 0x1u32;
        let __temp_9890 = if __temp_9889 { __temp_9880 } else { __temp_9866 };
        let __temp_9891 = true as u32;
        let __temp_9892 = __temp_9891 << 0x1u32;
        let __temp_9893 = __temp_9891 | __temp_9892;
        let __temp_9894 = __temp_9891 << 0x2u32;
        let __temp_9895 = __temp_9893 | __temp_9894;
        let __temp_9896 = __temp_9891 << 0x3u32;
        let __temp_9897 = __temp_9895 | __temp_9896;
        let __temp_9898 = self.__reg_state_7 == 0x3u32;
        let __temp_9899 = __temp_9898 & self.__reg_bus_enable_6;
        let __temp_9900 = if __temp_9899 { self.__reg_bus_write_byte_enable_40 } else { __temp_9897 };
        let __temp_9901 = 0x0u32 << 0x4u32;
        let __temp_9902 = __temp_9901 | __temp_9900;
        let __temp_9903 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9904 = __temp_9903 & 0x3fffffffu32;
        let __temp_9905 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9906 = __temp_9905 & 0x3fffffffu32;
        let __temp_9907 = self.__reg_state_7 == 0x3u32;
        let __temp_9908 = __temp_9907 & self.__reg_bus_enable_6;
        let __temp_9909 = if __temp_9908 { __temp_9906 } else { __temp_9904 };
        let __temp_9910 = __temp_9909 & 0x3u32;
        let __temp_9911 = __temp_9910 == 0x0u32;
        let __temp_9912 = if __temp_9911 { __temp_9902 } else { __temp_9890 };
        let __temp_9913 = __temp_9912 >> 0xcu32;
        let __temp_9914 = __temp_9913 & 0x1u32;
        let __temp_9915 = __temp_9914 != 0x0u32;
        let __temp_9916 = __temp_9915 as u32;
        let __temp_9917 = __temp_9916 << 0x6u32;
        let __temp_9918 = __temp_9917 | __temp_9830;
        let __temp_9919 = true as u32;
        let __temp_9920 = __temp_9919 << 0x1u32;
        let __temp_9921 = __temp_9919 | __temp_9920;
        let __temp_9922 = __temp_9919 << 0x2u32;
        let __temp_9923 = __temp_9921 | __temp_9922;
        let __temp_9924 = __temp_9919 << 0x3u32;
        let __temp_9925 = __temp_9923 | __temp_9924;
        let __temp_9926 = self.__reg_state_7 == 0x3u32;
        let __temp_9927 = __temp_9926 & self.__reg_bus_enable_6;
        let __temp_9928 = if __temp_9927 { self.__reg_bus_write_byte_enable_40 } else { __temp_9925 };
        let __temp_9929 = __temp_9928 << 0xcu32;
        let __temp_9930 = __temp_9929 | 0x0u32;
        let __temp_9931 = true as u32;
        let __temp_9932 = __temp_9931 << 0x1u32;
        let __temp_9933 = __temp_9931 | __temp_9932;
        let __temp_9934 = __temp_9931 << 0x2u32;
        let __temp_9935 = __temp_9933 | __temp_9934;
        let __temp_9936 = __temp_9931 << 0x3u32;
        let __temp_9937 = __temp_9935 | __temp_9936;
        let __temp_9938 = self.__reg_state_7 == 0x3u32;
        let __temp_9939 = __temp_9938 & self.__reg_bus_enable_6;
        let __temp_9940 = if __temp_9939 { self.__reg_bus_write_byte_enable_40 } else { __temp_9937 };
        let __temp_9941 = 0x0u32 << 0x4u32;
        let __temp_9942 = __temp_9941 | __temp_9940;
        let __temp_9943 = __temp_9942 << 0x8u32;
        let __temp_9944 = __temp_9943 | 0x0u32;
        let __temp_9945 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9946 = __temp_9945 & 0x3fffffffu32;
        let __temp_9947 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9948 = __temp_9947 & 0x3fffffffu32;
        let __temp_9949 = self.__reg_state_7 == 0x3u32;
        let __temp_9950 = __temp_9949 & self.__reg_bus_enable_6;
        let __temp_9951 = if __temp_9950 { __temp_9948 } else { __temp_9946 };
        let __temp_9952 = __temp_9951 & 0x3u32;
        let __temp_9953 = __temp_9952 == 0x2u32;
        let __temp_9954 = if __temp_9953 { __temp_9944 } else { __temp_9930 };
        let __temp_9955 = true as u32;
        let __temp_9956 = __temp_9955 << 0x1u32;
        let __temp_9957 = __temp_9955 | __temp_9956;
        let __temp_9958 = __temp_9955 << 0x2u32;
        let __temp_9959 = __temp_9957 | __temp_9958;
        let __temp_9960 = __temp_9955 << 0x3u32;
        let __temp_9961 = __temp_9959 | __temp_9960;
        let __temp_9962 = self.__reg_state_7 == 0x3u32;
        let __temp_9963 = __temp_9962 & self.__reg_bus_enable_6;
        let __temp_9964 = if __temp_9963 { self.__reg_bus_write_byte_enable_40 } else { __temp_9961 };
        let __temp_9965 = 0x0u32 << 0x4u32;
        let __temp_9966 = __temp_9965 | __temp_9964;
        let __temp_9967 = __temp_9966 << 0x4u32;
        let __temp_9968 = __temp_9967 | 0x0u32;
        let __temp_9969 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9970 = __temp_9969 & 0x3fffffffu32;
        let __temp_9971 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9972 = __temp_9971 & 0x3fffffffu32;
        let __temp_9973 = self.__reg_state_7 == 0x3u32;
        let __temp_9974 = __temp_9973 & self.__reg_bus_enable_6;
        let __temp_9975 = if __temp_9974 { __temp_9972 } else { __temp_9970 };
        let __temp_9976 = __temp_9975 & 0x3u32;
        let __temp_9977 = __temp_9976 == 0x1u32;
        let __temp_9978 = if __temp_9977 { __temp_9968 } else { __temp_9954 };
        let __temp_9979 = true as u32;
        let __temp_9980 = __temp_9979 << 0x1u32;
        let __temp_9981 = __temp_9979 | __temp_9980;
        let __temp_9982 = __temp_9979 << 0x2u32;
        let __temp_9983 = __temp_9981 | __temp_9982;
        let __temp_9984 = __temp_9979 << 0x3u32;
        let __temp_9985 = __temp_9983 | __temp_9984;
        let __temp_9986 = self.__reg_state_7 == 0x3u32;
        let __temp_9987 = __temp_9986 & self.__reg_bus_enable_6;
        let __temp_9988 = if __temp_9987 { self.__reg_bus_write_byte_enable_40 } else { __temp_9985 };
        let __temp_9989 = 0x0u32 << 0x4u32;
        let __temp_9990 = __temp_9989 | __temp_9988;
        let __temp_9991 = self.__reg_pc_13 >> 0x2u32;
        let __temp_9992 = __temp_9991 & 0x3fffffffu32;
        let __temp_9993 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_9994 = __temp_9993 & 0x3fffffffu32;
        let __temp_9995 = self.__reg_state_7 == 0x3u32;
        let __temp_9996 = __temp_9995 & self.__reg_bus_enable_6;
        let __temp_9997 = if __temp_9996 { __temp_9994 } else { __temp_9992 };
        let __temp_9998 = __temp_9997 & 0x3u32;
        let __temp_9999 = __temp_9998 == 0x0u32;
        let __temp_10000 = if __temp_9999 { __temp_9990 } else { __temp_9978 };
        let __temp_10001 = __temp_10000 >> 0xeu32;
        let __temp_10002 = __temp_10001 & 0x1u32;
        let __temp_10003 = __temp_10002 != 0x0u32;
        let __temp_10004 = __temp_10003 as u32;
        let __temp_10005 = __temp_10004 << 0x7u32;
        let __temp_10006 = __temp_10005 | __temp_9918;
        let __temp_10007 = self.__reg_state_7 == 0x3u32;
        let __temp_10008 = __temp_10007 & self.__reg_bus_enable_6;
        let __temp_10009 = __temp_10008 & self.__reg_bus_write_5;
        let __temp_10010 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10011 = __temp_10010 & 0x3fffffffu32;
        let __temp_10012 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10013 = __temp_10012 & 0x3fffffffu32;
        let __temp_10014 = self.__reg_state_7 == 0x3u32;
        let __temp_10015 = __temp_10014 & self.__reg_bus_enable_6;
        let __temp_10016 = if __temp_10015 { __temp_10013 } else { __temp_10011 };
        let __temp_10017 = __temp_10016 >> 0x2u32;
        let __temp_10018 = __temp_10017 & 0xfffffffu32;
        let __temp_10019 = __temp_10018 & 0xffffffu32;
        let __temp_10020 = __temp_10019 >> 0x14u32;
        let __temp_10021 = __temp_10020 & 0xfu32;
        let __temp_10022 = __temp_10021 == 0x6u32;
        let __temp_10023 = self.__reg_count_12 >> 0x5u32;
        let __temp_10024 = __temp_10023 & 0x1u32;
        let __temp_10025 = __temp_10024 != 0x0u32;
        let __temp_10026 = !__temp_10025;
        let __temp_10027 = !false;
        let __temp_10028 = __temp_10027 & __temp_10026;
        let __temp_10029 = self.__reg_state_7 == 0x3u32;
        let __temp_10030 = __temp_10029 & self.__reg_bus_enable_6;
        let __temp_10031 = __temp_10030 & self.__reg_bus_write_5;
        let __temp_10032 = __temp_10031 | __temp_10028;
        let __temp_10033 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10034 = __temp_10033 & 0x3fffffffu32;
        let __temp_10035 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10036 = __temp_10035 & 0x3fffffffu32;
        let __temp_10037 = self.__reg_state_7 == 0x3u32;
        let __temp_10038 = __temp_10037 & self.__reg_bus_enable_6;
        let __temp_10039 = if __temp_10038 { __temp_10036 } else { __temp_10034 };
        let __temp_10040 = __temp_10039 >> 0x2u32;
        let __temp_10041 = __temp_10040 & 0xfffffffu32;
        let __temp_10042 = __temp_10041 >> 0x18u32;
        let __temp_10043 = __temp_10042 & 0xfu32;
        let __temp_10044 = __temp_10043 == 0x0u32;
        let __temp_10045 = self.__reg_count_15 >> 0x5u32;
        let __temp_10046 = __temp_10045 & 0x1u32;
        let __temp_10047 = __temp_10046 != 0x0u32;
        let __temp_10048 = !__temp_10047;
        let __temp_10049 = !false;
        let __temp_10050 = __temp_10049 & __temp_10048;
        let __temp_10051 = self.__reg_state_7 == 0x3u32;
        let __temp_10052 = __temp_10051 & self.__reg_bus_enable_6;
        let __temp_10053 = __temp_10052 & self.__reg_bus_write_5;
        let __temp_10054 = __temp_10053 | __temp_10050;
        let __temp_10055 = self.__reg_state_7 == 0x3u32;
        let __temp_10056 = __temp_10055 & self.__reg_bus_enable_6;
        let __temp_10057 = self.__reg_state_7 == 0x0u32;
        let __temp_10058 = __temp_10057 | __temp_10056;
        let __temp_10059 = __temp_10058 & __temp_10054;
        let __temp_10060 = __temp_10059 & __temp_10044;
        let __temp_10061 = __temp_10060 & __temp_10032;
        let __temp_10062 = __temp_10061 & __temp_10022;
        let __temp_10063 = __temp_10062 & __temp_10009;
        let __temp_10064 = if __temp_10063 { __temp_10006 } else { __temp_9305 };
        let __temp_10065 = __temp_10064 >> 0x7u32;
        let __temp_10066 = __temp_10065 & 0x1u32;
        let __temp_10067 = __temp_10066 != 0x0u32;
        let __temp_10068 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_10069 = __temp_10068 & 0x1u32;
        let __temp_10070 = __temp_10069 != 0x0u32;
        let __temp_10071 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_10072 = __temp_10071 != 0x0u32;
        let __temp_10073 = !__temp_10072;
        let __temp_10074 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_10075 = __temp_10074 | __temp_10073;
        let __temp_10076 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_10077 = __temp_10076 & __temp_10075;
        let __temp_10078 = __temp_10077 & __temp_10070;
        let __temp_10079 = self.__reg_state_7 == 0x3u32;
        let __temp_10080 = __temp_10079 & self.__reg_bus_enable_6;
        let __temp_10081 = __temp_10080 & self.__reg_bus_write_5;
        let __temp_10082 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10083 = __temp_10082 & 0x3fffffffu32;
        let __temp_10084 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10085 = __temp_10084 & 0x3fffffffu32;
        let __temp_10086 = self.__reg_state_7 == 0x3u32;
        let __temp_10087 = __temp_10086 & self.__reg_bus_enable_6;
        let __temp_10088 = if __temp_10087 { __temp_10085 } else { __temp_10083 };
        let __temp_10089 = __temp_10088 >> 0x2u32;
        let __temp_10090 = __temp_10089 & 0xfffffffu32;
        let __temp_10091 = __temp_10090 & 0xffffffu32;
        let __temp_10092 = __temp_10091 >> 0x14u32;
        let __temp_10093 = __temp_10092 & 0xfu32;
        let __temp_10094 = __temp_10093 == 0x6u32;
        let __temp_10095 = self.__reg_count_12 >> 0x5u32;
        let __temp_10096 = __temp_10095 & 0x1u32;
        let __temp_10097 = __temp_10096 != 0x0u32;
        let __temp_10098 = !__temp_10097;
        let __temp_10099 = !false;
        let __temp_10100 = __temp_10099 & __temp_10098;
        let __temp_10101 = self.__reg_state_7 == 0x3u32;
        let __temp_10102 = __temp_10101 & self.__reg_bus_enable_6;
        let __temp_10103 = __temp_10102 & self.__reg_bus_write_5;
        let __temp_10104 = __temp_10103 | __temp_10100;
        let __temp_10105 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10106 = __temp_10105 & 0x3fffffffu32;
        let __temp_10107 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10108 = __temp_10107 & 0x3fffffffu32;
        let __temp_10109 = self.__reg_state_7 == 0x3u32;
        let __temp_10110 = __temp_10109 & self.__reg_bus_enable_6;
        let __temp_10111 = if __temp_10110 { __temp_10108 } else { __temp_10106 };
        let __temp_10112 = __temp_10111 >> 0x2u32;
        let __temp_10113 = __temp_10112 & 0xfffffffu32;
        let __temp_10114 = __temp_10113 >> 0x18u32;
        let __temp_10115 = __temp_10114 & 0xfu32;
        let __temp_10116 = __temp_10115 == 0x0u32;
        let __temp_10117 = self.__reg_count_15 >> 0x5u32;
        let __temp_10118 = __temp_10117 & 0x1u32;
        let __temp_10119 = __temp_10118 != 0x0u32;
        let __temp_10120 = !__temp_10119;
        let __temp_10121 = !false;
        let __temp_10122 = __temp_10121 & __temp_10120;
        let __temp_10123 = self.__reg_state_7 == 0x3u32;
        let __temp_10124 = __temp_10123 & self.__reg_bus_enable_6;
        let __temp_10125 = __temp_10124 & self.__reg_bus_write_5;
        let __temp_10126 = __temp_10125 | __temp_10122;
        let __temp_10127 = self.__reg_state_7 == 0x3u32;
        let __temp_10128 = __temp_10127 & self.__reg_bus_enable_6;
        let __temp_10129 = self.__reg_state_7 == 0x0u32;
        let __temp_10130 = __temp_10129 | __temp_10128;
        let __temp_10131 = __temp_10130 & __temp_10126;
        let __temp_10132 = __temp_10131 & __temp_10116;
        let __temp_10133 = __temp_10132 & __temp_10104;
        let __temp_10134 = __temp_10133 & __temp_10094;
        let __temp_10135 = __temp_10134 & __temp_10081;
        let __temp_10136 = __temp_10135 | __temp_10078;
        let __temp_10137 = __temp_10136 & __temp_10067;
        self.depth_buffer_element_7_30_write_port_enable = __temp_10137;
        self.mem_22_read_port_0_address = self.__reg_mem_read_addr_163;
        let __temp_10138 = self.__reg_count_23 == 0x0u32;
        let __temp_10139 = !__temp_10138;
        let __temp_10140 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10141 = __temp_10140 == 0x6u32;
        let __temp_10142 = self.__reg_count_11 == 0x0u32;
        let __temp_10143 = !__temp_10142;
        let __temp_10144 = self.__reg_count_23 == 0x0u32;
        let __temp_10145 = !__temp_10144;
        let __temp_10146 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10147 = __temp_10146 == 0x6u32;
        let __temp_10148 = if __temp_10147 { __temp_10145 } else { __temp_10143 };
        let __temp_10149 = self.__reg_count_26 == 0x0u32;
        let __temp_10150 = !__temp_10149;
        let __temp_10151 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10152 = __temp_10151 == 0x5u32;
        let __temp_10153 = if __temp_10152 { __temp_10150 } else { __temp_10148 };
        let __temp_10154 = self.__reg_count_28 == 0x0u32;
        let __temp_10155 = !__temp_10154;
        let __temp_10156 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10157 = __temp_10156 == 0x4u32;
        let __temp_10158 = if __temp_10157 { __temp_10155 } else { __temp_10153 };
        let __temp_10159 = self.__reg_count_30 == 0x0u32;
        let __temp_10160 = !__temp_10159;
        let __temp_10161 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10162 = __temp_10161 == 0x3u32;
        let __temp_10163 = if __temp_10162 { __temp_10160 } else { __temp_10158 };
        let __temp_10164 = self.__reg_count_32 == 0x0u32;
        let __temp_10165 = !__temp_10164;
        let __temp_10166 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10167 = __temp_10166 == 0x2u32;
        let __temp_10168 = if __temp_10167 { __temp_10165 } else { __temp_10163 };
        let __temp_10169 = self.__reg_count_34 == 0x0u32;
        let __temp_10170 = !__temp_10169;
        let __temp_10171 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10172 = __temp_10171 == 0x1u32;
        let __temp_10173 = if __temp_10172 { __temp_10170 } else { __temp_10168 };
        let __temp_10174 = self.__reg_count_36 == 0x0u32;
        let __temp_10175 = !__temp_10174;
        let __temp_10176 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_10177 = __temp_10176 == 0x0u32;
        let __temp_10178 = if __temp_10177 { __temp_10175 } else { __temp_10173 };
        let __temp_10179 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_10180 = !false;
        let __temp_10181 = __temp_10180 & __temp_10179;
        let __temp_10182 = __temp_10181 & __temp_10178;
        let __temp_10183 = __temp_10182 & __temp_10141;
        let __temp_10184 = __temp_10183 & __temp_10139;
        self.mem_22_read_port_0_enable = __temp_10184;
        self.mem_22_write_port_address = self.__reg_mem_write_addr_162;
        let __temp_10185 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_10186 = __temp_10185 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_10187 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_10188 = __temp_10186 as u64;
        let __temp_10189 = __temp_10187 << 0x20u32;
        let __temp_10190 = __temp_10189 | __temp_10188;
        let __temp_10191 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_10192 = __temp_10191 << 0x30u32;
        let __temp_10193 = __temp_10192 | __temp_10190;
        let __temp_10194 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_10195 = __temp_10193 as u128;
        let __temp_10196 = __temp_10194 << 0x40u32;
        let __temp_10197 = __temp_10196 | __temp_10195;
        let __temp_10198 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_10199 = __temp_10198 << 0x50u32;
        let __temp_10200 = __temp_10199 | __temp_10197;
        let __temp_10201 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_10202 = __temp_10201 << 0x60u32;
        let __temp_10203 = __temp_10202 | __temp_10200;
        let __temp_10204 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_10205 = __temp_10204 << 0x70u32;
        let __temp_10206 = __temp_10205 | __temp_10203;
        self.mem_22_write_port_value = __temp_10206;
        let __temp_10207 = self.__reg_count_23 >> 0x5u32;
        let __temp_10208 = __temp_10207 & 0x1u32;
        let __temp_10209 = __temp_10208 != 0x0u32;
        let __temp_10210 = !__temp_10209;
        let __temp_10211 = self.__reg_depth_buffer_bus_read_data_valid_24 & __temp_10210;
        self.mem_22_write_port_enable = __temp_10211;
        self.depth_buffer_element_3_26_read_port_0_address = __temp_5771;
        self.depth_buffer_element_3_26_read_port_0_enable = __temp_5833;
        self.depth_buffer_element_3_26_write_port_address = __temp_5905;
        let __temp_10212 = self.__reg_stage_21_z_70 as u128;
        let __temp_10213 = __temp_10212 << 0x10u32;
        let __temp_10214 = __temp_10212 | __temp_10213;
        let __temp_10215 = __temp_10212 << 0x20u32;
        let __temp_10216 = __temp_10214 | __temp_10215;
        let __temp_10217 = __temp_10212 << 0x30u32;
        let __temp_10218 = __temp_10216 | __temp_10217;
        let __temp_10219 = __temp_10212 << 0x40u32;
        let __temp_10220 = __temp_10218 | __temp_10219;
        let __temp_10221 = __temp_10212 << 0x50u32;
        let __temp_10222 = __temp_10220 | __temp_10221;
        let __temp_10223 = __temp_10212 << 0x60u32;
        let __temp_10224 = __temp_10222 | __temp_10223;
        let __temp_10225 = __temp_10212 << 0x70u32;
        let __temp_10226 = __temp_10224 | __temp_10225;
        let __temp_10227 = self.__reg_bus_write_data_1 as u128;
        let __temp_10228 = __temp_10227 << 0x60u32;
        let __temp_10229 = __temp_10228 | 0x0u128;
        let __temp_10230 = 0x0u32 as u64;
        let __temp_10231 = self.__reg_bus_write_data_1 as u64;
        let __temp_10232 = __temp_10230 << 0x20u32;
        let __temp_10233 = __temp_10232 | __temp_10231;
        let __temp_10234 = __temp_10233 as u128;
        let __temp_10235 = 0x0u64 as u128;
        let __temp_10236 = __temp_10234 << 0x40u32;
        let __temp_10237 = __temp_10236 | __temp_10235;
        let __temp_10238 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10239 = __temp_10238 & 0x3fffffffu32;
        let __temp_10240 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10241 = __temp_10240 & 0x3fffffffu32;
        let __temp_10242 = self.__reg_state_7 == 0x3u32;
        let __temp_10243 = __temp_10242 & self.__reg_bus_enable_6;
        let __temp_10244 = if __temp_10243 { __temp_10241 } else { __temp_10239 };
        let __temp_10245 = __temp_10244 & 0x3u32;
        let __temp_10246 = __temp_10245 == 0x2u32;
        let __temp_10247 = if __temp_10246 { __temp_10237 } else { __temp_10229 };
        let __temp_10248 = 0x0u64 as u128;
        let __temp_10249 = self.__reg_bus_write_data_1 as u128;
        let __temp_10250 = __temp_10248 << 0x20u32;
        let __temp_10251 = __temp_10250 | __temp_10249;
        let __temp_10252 = 0x0u32 as u128;
        let __temp_10253 = __temp_10251 << 0x20u32;
        let __temp_10254 = __temp_10253 | __temp_10252;
        let __temp_10255 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10256 = __temp_10255 & 0x3fffffffu32;
        let __temp_10257 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10258 = __temp_10257 & 0x3fffffffu32;
        let __temp_10259 = self.__reg_state_7 == 0x3u32;
        let __temp_10260 = __temp_10259 & self.__reg_bus_enable_6;
        let __temp_10261 = if __temp_10260 { __temp_10258 } else { __temp_10256 };
        let __temp_10262 = __temp_10261 & 0x3u32;
        let __temp_10263 = __temp_10262 == 0x1u32;
        let __temp_10264 = if __temp_10263 { __temp_10254 } else { __temp_10247 };
        let __temp_10265 = self.__reg_bus_write_data_1 as u128;
        let __temp_10266 = 0x0u128 << 0x20u32;
        let __temp_10267 = __temp_10266 | __temp_10265;
        let __temp_10268 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10269 = __temp_10268 & 0x3fffffffu32;
        let __temp_10270 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10271 = __temp_10270 & 0x3fffffffu32;
        let __temp_10272 = self.__reg_state_7 == 0x3u32;
        let __temp_10273 = __temp_10272 & self.__reg_bus_enable_6;
        let __temp_10274 = if __temp_10273 { __temp_10271 } else { __temp_10269 };
        let __temp_10275 = __temp_10274 & 0x3u32;
        let __temp_10276 = __temp_10275 == 0x0u32;
        let __temp_10277 = if __temp_10276 { __temp_10267 } else { __temp_10264 };
        let __temp_10278 = self.__reg_state_7 == 0x3u32;
        let __temp_10279 = __temp_10278 & self.__reg_bus_enable_6;
        let __temp_10280 = __temp_10279 & self.__reg_bus_write_5;
        let __temp_10281 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10282 = __temp_10281 & 0x3fffffffu32;
        let __temp_10283 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10284 = __temp_10283 & 0x3fffffffu32;
        let __temp_10285 = self.__reg_state_7 == 0x3u32;
        let __temp_10286 = __temp_10285 & self.__reg_bus_enable_6;
        let __temp_10287 = if __temp_10286 { __temp_10284 } else { __temp_10282 };
        let __temp_10288 = __temp_10287 >> 0x2u32;
        let __temp_10289 = __temp_10288 & 0xfffffffu32;
        let __temp_10290 = __temp_10289 & 0xffffffu32;
        let __temp_10291 = __temp_10290 >> 0x14u32;
        let __temp_10292 = __temp_10291 & 0xfu32;
        let __temp_10293 = __temp_10292 == 0x6u32;
        let __temp_10294 = self.__reg_count_12 >> 0x5u32;
        let __temp_10295 = __temp_10294 & 0x1u32;
        let __temp_10296 = __temp_10295 != 0x0u32;
        let __temp_10297 = !__temp_10296;
        let __temp_10298 = !false;
        let __temp_10299 = __temp_10298 & __temp_10297;
        let __temp_10300 = self.__reg_state_7 == 0x3u32;
        let __temp_10301 = __temp_10300 & self.__reg_bus_enable_6;
        let __temp_10302 = __temp_10301 & self.__reg_bus_write_5;
        let __temp_10303 = __temp_10302 | __temp_10299;
        let __temp_10304 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10305 = __temp_10304 & 0x3fffffffu32;
        let __temp_10306 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10307 = __temp_10306 & 0x3fffffffu32;
        let __temp_10308 = self.__reg_state_7 == 0x3u32;
        let __temp_10309 = __temp_10308 & self.__reg_bus_enable_6;
        let __temp_10310 = if __temp_10309 { __temp_10307 } else { __temp_10305 };
        let __temp_10311 = __temp_10310 >> 0x2u32;
        let __temp_10312 = __temp_10311 & 0xfffffffu32;
        let __temp_10313 = __temp_10312 >> 0x18u32;
        let __temp_10314 = __temp_10313 & 0xfu32;
        let __temp_10315 = __temp_10314 == 0x0u32;
        let __temp_10316 = self.__reg_count_15 >> 0x5u32;
        let __temp_10317 = __temp_10316 & 0x1u32;
        let __temp_10318 = __temp_10317 != 0x0u32;
        let __temp_10319 = !__temp_10318;
        let __temp_10320 = !false;
        let __temp_10321 = __temp_10320 & __temp_10319;
        let __temp_10322 = self.__reg_state_7 == 0x3u32;
        let __temp_10323 = __temp_10322 & self.__reg_bus_enable_6;
        let __temp_10324 = __temp_10323 & self.__reg_bus_write_5;
        let __temp_10325 = __temp_10324 | __temp_10321;
        let __temp_10326 = self.__reg_state_7 == 0x3u32;
        let __temp_10327 = __temp_10326 & self.__reg_bus_enable_6;
        let __temp_10328 = self.__reg_state_7 == 0x0u32;
        let __temp_10329 = __temp_10328 | __temp_10327;
        let __temp_10330 = __temp_10329 & __temp_10325;
        let __temp_10331 = __temp_10330 & __temp_10315;
        let __temp_10332 = __temp_10331 & __temp_10303;
        let __temp_10333 = __temp_10332 & __temp_10293;
        let __temp_10334 = __temp_10333 & __temp_10280;
        let __temp_10335 = if __temp_10334 { __temp_10277 } else { __temp_10226 };
        let __temp_10336 = __temp_10335 >> 0x30u32;
        let __temp_10337 = __temp_10336 as u32;
        let __temp_10338 = __temp_10337 & 0xffffu32;
        self.depth_buffer_element_3_26_write_port_value = __temp_10338;
        let __temp_10339 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10340 = __temp_10339 == 0x0u32;
        let __temp_10341 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10342 = __temp_10341 == 0x1u32;
        let __temp_10343 = __temp_10342 as u32;
        let __temp_10344 = __temp_10340 as u32;
        let __temp_10345 = __temp_10343 << 0x1u32;
        let __temp_10346 = __temp_10345 | __temp_10344;
        let __temp_10347 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10348 = __temp_10347 == 0x2u32;
        let __temp_10349 = __temp_10348 as u32;
        let __temp_10350 = __temp_10349 << 0x2u32;
        let __temp_10351 = __temp_10350 | __temp_10346;
        let __temp_10352 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10353 = __temp_10352 == 0x3u32;
        let __temp_10354 = __temp_10353 as u32;
        let __temp_10355 = __temp_10354 << 0x3u32;
        let __temp_10356 = __temp_10355 | __temp_10351;
        let __temp_10357 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10358 = __temp_10357 == 0x4u32;
        let __temp_10359 = __temp_10358 as u32;
        let __temp_10360 = __temp_10359 << 0x4u32;
        let __temp_10361 = __temp_10360 | __temp_10356;
        let __temp_10362 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10363 = __temp_10362 == 0x5u32;
        let __temp_10364 = __temp_10363 as u32;
        let __temp_10365 = __temp_10364 << 0x5u32;
        let __temp_10366 = __temp_10365 | __temp_10361;
        let __temp_10367 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10368 = __temp_10367 == 0x6u32;
        let __temp_10369 = __temp_10368 as u32;
        let __temp_10370 = __temp_10369 << 0x6u32;
        let __temp_10371 = __temp_10370 | __temp_10366;
        let __temp_10372 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_10373 = __temp_10372 == 0x7u32;
        let __temp_10374 = __temp_10373 as u32;
        let __temp_10375 = __temp_10374 << 0x7u32;
        let __temp_10376 = __temp_10375 | __temp_10371;
        let __temp_10377 = true as u32;
        let __temp_10378 = __temp_10377 << 0x1u32;
        let __temp_10379 = __temp_10377 | __temp_10378;
        let __temp_10380 = __temp_10377 << 0x2u32;
        let __temp_10381 = __temp_10379 | __temp_10380;
        let __temp_10382 = __temp_10377 << 0x3u32;
        let __temp_10383 = __temp_10381 | __temp_10382;
        let __temp_10384 = self.__reg_state_7 == 0x3u32;
        let __temp_10385 = __temp_10384 & self.__reg_bus_enable_6;
        let __temp_10386 = if __temp_10385 { self.__reg_bus_write_byte_enable_40 } else { __temp_10383 };
        let __temp_10387 = __temp_10386 << 0xcu32;
        let __temp_10388 = __temp_10387 | 0x0u32;
        let __temp_10389 = true as u32;
        let __temp_10390 = __temp_10389 << 0x1u32;
        let __temp_10391 = __temp_10389 | __temp_10390;
        let __temp_10392 = __temp_10389 << 0x2u32;
        let __temp_10393 = __temp_10391 | __temp_10392;
        let __temp_10394 = __temp_10389 << 0x3u32;
        let __temp_10395 = __temp_10393 | __temp_10394;
        let __temp_10396 = self.__reg_state_7 == 0x3u32;
        let __temp_10397 = __temp_10396 & self.__reg_bus_enable_6;
        let __temp_10398 = if __temp_10397 { self.__reg_bus_write_byte_enable_40 } else { __temp_10395 };
        let __temp_10399 = 0x0u32 << 0x4u32;
        let __temp_10400 = __temp_10399 | __temp_10398;
        let __temp_10401 = __temp_10400 << 0x8u32;
        let __temp_10402 = __temp_10401 | 0x0u32;
        let __temp_10403 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10404 = __temp_10403 & 0x3fffffffu32;
        let __temp_10405 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10406 = __temp_10405 & 0x3fffffffu32;
        let __temp_10407 = self.__reg_state_7 == 0x3u32;
        let __temp_10408 = __temp_10407 & self.__reg_bus_enable_6;
        let __temp_10409 = if __temp_10408 { __temp_10406 } else { __temp_10404 };
        let __temp_10410 = __temp_10409 & 0x3u32;
        let __temp_10411 = __temp_10410 == 0x2u32;
        let __temp_10412 = if __temp_10411 { __temp_10402 } else { __temp_10388 };
        let __temp_10413 = true as u32;
        let __temp_10414 = __temp_10413 << 0x1u32;
        let __temp_10415 = __temp_10413 | __temp_10414;
        let __temp_10416 = __temp_10413 << 0x2u32;
        let __temp_10417 = __temp_10415 | __temp_10416;
        let __temp_10418 = __temp_10413 << 0x3u32;
        let __temp_10419 = __temp_10417 | __temp_10418;
        let __temp_10420 = self.__reg_state_7 == 0x3u32;
        let __temp_10421 = __temp_10420 & self.__reg_bus_enable_6;
        let __temp_10422 = if __temp_10421 { self.__reg_bus_write_byte_enable_40 } else { __temp_10419 };
        let __temp_10423 = 0x0u32 << 0x4u32;
        let __temp_10424 = __temp_10423 | __temp_10422;
        let __temp_10425 = __temp_10424 << 0x4u32;
        let __temp_10426 = __temp_10425 | 0x0u32;
        let __temp_10427 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10428 = __temp_10427 & 0x3fffffffu32;
        let __temp_10429 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10430 = __temp_10429 & 0x3fffffffu32;
        let __temp_10431 = self.__reg_state_7 == 0x3u32;
        let __temp_10432 = __temp_10431 & self.__reg_bus_enable_6;
        let __temp_10433 = if __temp_10432 { __temp_10430 } else { __temp_10428 };
        let __temp_10434 = __temp_10433 & 0x3u32;
        let __temp_10435 = __temp_10434 == 0x1u32;
        let __temp_10436 = if __temp_10435 { __temp_10426 } else { __temp_10412 };
        let __temp_10437 = true as u32;
        let __temp_10438 = __temp_10437 << 0x1u32;
        let __temp_10439 = __temp_10437 | __temp_10438;
        let __temp_10440 = __temp_10437 << 0x2u32;
        let __temp_10441 = __temp_10439 | __temp_10440;
        let __temp_10442 = __temp_10437 << 0x3u32;
        let __temp_10443 = __temp_10441 | __temp_10442;
        let __temp_10444 = self.__reg_state_7 == 0x3u32;
        let __temp_10445 = __temp_10444 & self.__reg_bus_enable_6;
        let __temp_10446 = if __temp_10445 { self.__reg_bus_write_byte_enable_40 } else { __temp_10443 };
        let __temp_10447 = 0x0u32 << 0x4u32;
        let __temp_10448 = __temp_10447 | __temp_10446;
        let __temp_10449 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10450 = __temp_10449 & 0x3fffffffu32;
        let __temp_10451 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10452 = __temp_10451 & 0x3fffffffu32;
        let __temp_10453 = self.__reg_state_7 == 0x3u32;
        let __temp_10454 = __temp_10453 & self.__reg_bus_enable_6;
        let __temp_10455 = if __temp_10454 { __temp_10452 } else { __temp_10450 };
        let __temp_10456 = __temp_10455 & 0x3u32;
        let __temp_10457 = __temp_10456 == 0x0u32;
        let __temp_10458 = if __temp_10457 { __temp_10448 } else { __temp_10436 };
        let __temp_10459 = __temp_10458 & 0x1u32;
        let __temp_10460 = __temp_10459 != 0x0u32;
        let __temp_10461 = true as u32;
        let __temp_10462 = __temp_10461 << 0x1u32;
        let __temp_10463 = __temp_10461 | __temp_10462;
        let __temp_10464 = __temp_10461 << 0x2u32;
        let __temp_10465 = __temp_10463 | __temp_10464;
        let __temp_10466 = __temp_10461 << 0x3u32;
        let __temp_10467 = __temp_10465 | __temp_10466;
        let __temp_10468 = self.__reg_state_7 == 0x3u32;
        let __temp_10469 = __temp_10468 & self.__reg_bus_enable_6;
        let __temp_10470 = if __temp_10469 { self.__reg_bus_write_byte_enable_40 } else { __temp_10467 };
        let __temp_10471 = __temp_10470 << 0xcu32;
        let __temp_10472 = __temp_10471 | 0x0u32;
        let __temp_10473 = true as u32;
        let __temp_10474 = __temp_10473 << 0x1u32;
        let __temp_10475 = __temp_10473 | __temp_10474;
        let __temp_10476 = __temp_10473 << 0x2u32;
        let __temp_10477 = __temp_10475 | __temp_10476;
        let __temp_10478 = __temp_10473 << 0x3u32;
        let __temp_10479 = __temp_10477 | __temp_10478;
        let __temp_10480 = self.__reg_state_7 == 0x3u32;
        let __temp_10481 = __temp_10480 & self.__reg_bus_enable_6;
        let __temp_10482 = if __temp_10481 { self.__reg_bus_write_byte_enable_40 } else { __temp_10479 };
        let __temp_10483 = 0x0u32 << 0x4u32;
        let __temp_10484 = __temp_10483 | __temp_10482;
        let __temp_10485 = __temp_10484 << 0x8u32;
        let __temp_10486 = __temp_10485 | 0x0u32;
        let __temp_10487 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10488 = __temp_10487 & 0x3fffffffu32;
        let __temp_10489 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10490 = __temp_10489 & 0x3fffffffu32;
        let __temp_10491 = self.__reg_state_7 == 0x3u32;
        let __temp_10492 = __temp_10491 & self.__reg_bus_enable_6;
        let __temp_10493 = if __temp_10492 { __temp_10490 } else { __temp_10488 };
        let __temp_10494 = __temp_10493 & 0x3u32;
        let __temp_10495 = __temp_10494 == 0x2u32;
        let __temp_10496 = if __temp_10495 { __temp_10486 } else { __temp_10472 };
        let __temp_10497 = true as u32;
        let __temp_10498 = __temp_10497 << 0x1u32;
        let __temp_10499 = __temp_10497 | __temp_10498;
        let __temp_10500 = __temp_10497 << 0x2u32;
        let __temp_10501 = __temp_10499 | __temp_10500;
        let __temp_10502 = __temp_10497 << 0x3u32;
        let __temp_10503 = __temp_10501 | __temp_10502;
        let __temp_10504 = self.__reg_state_7 == 0x3u32;
        let __temp_10505 = __temp_10504 & self.__reg_bus_enable_6;
        let __temp_10506 = if __temp_10505 { self.__reg_bus_write_byte_enable_40 } else { __temp_10503 };
        let __temp_10507 = 0x0u32 << 0x4u32;
        let __temp_10508 = __temp_10507 | __temp_10506;
        let __temp_10509 = __temp_10508 << 0x4u32;
        let __temp_10510 = __temp_10509 | 0x0u32;
        let __temp_10511 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10512 = __temp_10511 & 0x3fffffffu32;
        let __temp_10513 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10514 = __temp_10513 & 0x3fffffffu32;
        let __temp_10515 = self.__reg_state_7 == 0x3u32;
        let __temp_10516 = __temp_10515 & self.__reg_bus_enable_6;
        let __temp_10517 = if __temp_10516 { __temp_10514 } else { __temp_10512 };
        let __temp_10518 = __temp_10517 & 0x3u32;
        let __temp_10519 = __temp_10518 == 0x1u32;
        let __temp_10520 = if __temp_10519 { __temp_10510 } else { __temp_10496 };
        let __temp_10521 = true as u32;
        let __temp_10522 = __temp_10521 << 0x1u32;
        let __temp_10523 = __temp_10521 | __temp_10522;
        let __temp_10524 = __temp_10521 << 0x2u32;
        let __temp_10525 = __temp_10523 | __temp_10524;
        let __temp_10526 = __temp_10521 << 0x3u32;
        let __temp_10527 = __temp_10525 | __temp_10526;
        let __temp_10528 = self.__reg_state_7 == 0x3u32;
        let __temp_10529 = __temp_10528 & self.__reg_bus_enable_6;
        let __temp_10530 = if __temp_10529 { self.__reg_bus_write_byte_enable_40 } else { __temp_10527 };
        let __temp_10531 = 0x0u32 << 0x4u32;
        let __temp_10532 = __temp_10531 | __temp_10530;
        let __temp_10533 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10534 = __temp_10533 & 0x3fffffffu32;
        let __temp_10535 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10536 = __temp_10535 & 0x3fffffffu32;
        let __temp_10537 = self.__reg_state_7 == 0x3u32;
        let __temp_10538 = __temp_10537 & self.__reg_bus_enable_6;
        let __temp_10539 = if __temp_10538 { __temp_10536 } else { __temp_10534 };
        let __temp_10540 = __temp_10539 & 0x3u32;
        let __temp_10541 = __temp_10540 == 0x0u32;
        let __temp_10542 = if __temp_10541 { __temp_10532 } else { __temp_10520 };
        let __temp_10543 = __temp_10542 >> 0x2u32;
        let __temp_10544 = __temp_10543 & 0x1u32;
        let __temp_10545 = __temp_10544 != 0x0u32;
        let __temp_10546 = __temp_10545 as u32;
        let __temp_10547 = __temp_10460 as u32;
        let __temp_10548 = __temp_10546 << 0x1u32;
        let __temp_10549 = __temp_10548 | __temp_10547;
        let __temp_10550 = true as u32;
        let __temp_10551 = __temp_10550 << 0x1u32;
        let __temp_10552 = __temp_10550 | __temp_10551;
        let __temp_10553 = __temp_10550 << 0x2u32;
        let __temp_10554 = __temp_10552 | __temp_10553;
        let __temp_10555 = __temp_10550 << 0x3u32;
        let __temp_10556 = __temp_10554 | __temp_10555;
        let __temp_10557 = self.__reg_state_7 == 0x3u32;
        let __temp_10558 = __temp_10557 & self.__reg_bus_enable_6;
        let __temp_10559 = if __temp_10558 { self.__reg_bus_write_byte_enable_40 } else { __temp_10556 };
        let __temp_10560 = __temp_10559 << 0xcu32;
        let __temp_10561 = __temp_10560 | 0x0u32;
        let __temp_10562 = true as u32;
        let __temp_10563 = __temp_10562 << 0x1u32;
        let __temp_10564 = __temp_10562 | __temp_10563;
        let __temp_10565 = __temp_10562 << 0x2u32;
        let __temp_10566 = __temp_10564 | __temp_10565;
        let __temp_10567 = __temp_10562 << 0x3u32;
        let __temp_10568 = __temp_10566 | __temp_10567;
        let __temp_10569 = self.__reg_state_7 == 0x3u32;
        let __temp_10570 = __temp_10569 & self.__reg_bus_enable_6;
        let __temp_10571 = if __temp_10570 { self.__reg_bus_write_byte_enable_40 } else { __temp_10568 };
        let __temp_10572 = 0x0u32 << 0x4u32;
        let __temp_10573 = __temp_10572 | __temp_10571;
        let __temp_10574 = __temp_10573 << 0x8u32;
        let __temp_10575 = __temp_10574 | 0x0u32;
        let __temp_10576 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10577 = __temp_10576 & 0x3fffffffu32;
        let __temp_10578 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10579 = __temp_10578 & 0x3fffffffu32;
        let __temp_10580 = self.__reg_state_7 == 0x3u32;
        let __temp_10581 = __temp_10580 & self.__reg_bus_enable_6;
        let __temp_10582 = if __temp_10581 { __temp_10579 } else { __temp_10577 };
        let __temp_10583 = __temp_10582 & 0x3u32;
        let __temp_10584 = __temp_10583 == 0x2u32;
        let __temp_10585 = if __temp_10584 { __temp_10575 } else { __temp_10561 };
        let __temp_10586 = true as u32;
        let __temp_10587 = __temp_10586 << 0x1u32;
        let __temp_10588 = __temp_10586 | __temp_10587;
        let __temp_10589 = __temp_10586 << 0x2u32;
        let __temp_10590 = __temp_10588 | __temp_10589;
        let __temp_10591 = __temp_10586 << 0x3u32;
        let __temp_10592 = __temp_10590 | __temp_10591;
        let __temp_10593 = self.__reg_state_7 == 0x3u32;
        let __temp_10594 = __temp_10593 & self.__reg_bus_enable_6;
        let __temp_10595 = if __temp_10594 { self.__reg_bus_write_byte_enable_40 } else { __temp_10592 };
        let __temp_10596 = 0x0u32 << 0x4u32;
        let __temp_10597 = __temp_10596 | __temp_10595;
        let __temp_10598 = __temp_10597 << 0x4u32;
        let __temp_10599 = __temp_10598 | 0x0u32;
        let __temp_10600 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10601 = __temp_10600 & 0x3fffffffu32;
        let __temp_10602 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10603 = __temp_10602 & 0x3fffffffu32;
        let __temp_10604 = self.__reg_state_7 == 0x3u32;
        let __temp_10605 = __temp_10604 & self.__reg_bus_enable_6;
        let __temp_10606 = if __temp_10605 { __temp_10603 } else { __temp_10601 };
        let __temp_10607 = __temp_10606 & 0x3u32;
        let __temp_10608 = __temp_10607 == 0x1u32;
        let __temp_10609 = if __temp_10608 { __temp_10599 } else { __temp_10585 };
        let __temp_10610 = true as u32;
        let __temp_10611 = __temp_10610 << 0x1u32;
        let __temp_10612 = __temp_10610 | __temp_10611;
        let __temp_10613 = __temp_10610 << 0x2u32;
        let __temp_10614 = __temp_10612 | __temp_10613;
        let __temp_10615 = __temp_10610 << 0x3u32;
        let __temp_10616 = __temp_10614 | __temp_10615;
        let __temp_10617 = self.__reg_state_7 == 0x3u32;
        let __temp_10618 = __temp_10617 & self.__reg_bus_enable_6;
        let __temp_10619 = if __temp_10618 { self.__reg_bus_write_byte_enable_40 } else { __temp_10616 };
        let __temp_10620 = 0x0u32 << 0x4u32;
        let __temp_10621 = __temp_10620 | __temp_10619;
        let __temp_10622 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10623 = __temp_10622 & 0x3fffffffu32;
        let __temp_10624 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10625 = __temp_10624 & 0x3fffffffu32;
        let __temp_10626 = self.__reg_state_7 == 0x3u32;
        let __temp_10627 = __temp_10626 & self.__reg_bus_enable_6;
        let __temp_10628 = if __temp_10627 { __temp_10625 } else { __temp_10623 };
        let __temp_10629 = __temp_10628 & 0x3u32;
        let __temp_10630 = __temp_10629 == 0x0u32;
        let __temp_10631 = if __temp_10630 { __temp_10621 } else { __temp_10609 };
        let __temp_10632 = __temp_10631 >> 0x4u32;
        let __temp_10633 = __temp_10632 & 0x1u32;
        let __temp_10634 = __temp_10633 != 0x0u32;
        let __temp_10635 = __temp_10634 as u32;
        let __temp_10636 = __temp_10635 << 0x2u32;
        let __temp_10637 = __temp_10636 | __temp_10549;
        let __temp_10638 = true as u32;
        let __temp_10639 = __temp_10638 << 0x1u32;
        let __temp_10640 = __temp_10638 | __temp_10639;
        let __temp_10641 = __temp_10638 << 0x2u32;
        let __temp_10642 = __temp_10640 | __temp_10641;
        let __temp_10643 = __temp_10638 << 0x3u32;
        let __temp_10644 = __temp_10642 | __temp_10643;
        let __temp_10645 = self.__reg_state_7 == 0x3u32;
        let __temp_10646 = __temp_10645 & self.__reg_bus_enable_6;
        let __temp_10647 = if __temp_10646 { self.__reg_bus_write_byte_enable_40 } else { __temp_10644 };
        let __temp_10648 = __temp_10647 << 0xcu32;
        let __temp_10649 = __temp_10648 | 0x0u32;
        let __temp_10650 = true as u32;
        let __temp_10651 = __temp_10650 << 0x1u32;
        let __temp_10652 = __temp_10650 | __temp_10651;
        let __temp_10653 = __temp_10650 << 0x2u32;
        let __temp_10654 = __temp_10652 | __temp_10653;
        let __temp_10655 = __temp_10650 << 0x3u32;
        let __temp_10656 = __temp_10654 | __temp_10655;
        let __temp_10657 = self.__reg_state_7 == 0x3u32;
        let __temp_10658 = __temp_10657 & self.__reg_bus_enable_6;
        let __temp_10659 = if __temp_10658 { self.__reg_bus_write_byte_enable_40 } else { __temp_10656 };
        let __temp_10660 = 0x0u32 << 0x4u32;
        let __temp_10661 = __temp_10660 | __temp_10659;
        let __temp_10662 = __temp_10661 << 0x8u32;
        let __temp_10663 = __temp_10662 | 0x0u32;
        let __temp_10664 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10665 = __temp_10664 & 0x3fffffffu32;
        let __temp_10666 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10667 = __temp_10666 & 0x3fffffffu32;
        let __temp_10668 = self.__reg_state_7 == 0x3u32;
        let __temp_10669 = __temp_10668 & self.__reg_bus_enable_6;
        let __temp_10670 = if __temp_10669 { __temp_10667 } else { __temp_10665 };
        let __temp_10671 = __temp_10670 & 0x3u32;
        let __temp_10672 = __temp_10671 == 0x2u32;
        let __temp_10673 = if __temp_10672 { __temp_10663 } else { __temp_10649 };
        let __temp_10674 = true as u32;
        let __temp_10675 = __temp_10674 << 0x1u32;
        let __temp_10676 = __temp_10674 | __temp_10675;
        let __temp_10677 = __temp_10674 << 0x2u32;
        let __temp_10678 = __temp_10676 | __temp_10677;
        let __temp_10679 = __temp_10674 << 0x3u32;
        let __temp_10680 = __temp_10678 | __temp_10679;
        let __temp_10681 = self.__reg_state_7 == 0x3u32;
        let __temp_10682 = __temp_10681 & self.__reg_bus_enable_6;
        let __temp_10683 = if __temp_10682 { self.__reg_bus_write_byte_enable_40 } else { __temp_10680 };
        let __temp_10684 = 0x0u32 << 0x4u32;
        let __temp_10685 = __temp_10684 | __temp_10683;
        let __temp_10686 = __temp_10685 << 0x4u32;
        let __temp_10687 = __temp_10686 | 0x0u32;
        let __temp_10688 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10689 = __temp_10688 & 0x3fffffffu32;
        let __temp_10690 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10691 = __temp_10690 & 0x3fffffffu32;
        let __temp_10692 = self.__reg_state_7 == 0x3u32;
        let __temp_10693 = __temp_10692 & self.__reg_bus_enable_6;
        let __temp_10694 = if __temp_10693 { __temp_10691 } else { __temp_10689 };
        let __temp_10695 = __temp_10694 & 0x3u32;
        let __temp_10696 = __temp_10695 == 0x1u32;
        let __temp_10697 = if __temp_10696 { __temp_10687 } else { __temp_10673 };
        let __temp_10698 = true as u32;
        let __temp_10699 = __temp_10698 << 0x1u32;
        let __temp_10700 = __temp_10698 | __temp_10699;
        let __temp_10701 = __temp_10698 << 0x2u32;
        let __temp_10702 = __temp_10700 | __temp_10701;
        let __temp_10703 = __temp_10698 << 0x3u32;
        let __temp_10704 = __temp_10702 | __temp_10703;
        let __temp_10705 = self.__reg_state_7 == 0x3u32;
        let __temp_10706 = __temp_10705 & self.__reg_bus_enable_6;
        let __temp_10707 = if __temp_10706 { self.__reg_bus_write_byte_enable_40 } else { __temp_10704 };
        let __temp_10708 = 0x0u32 << 0x4u32;
        let __temp_10709 = __temp_10708 | __temp_10707;
        let __temp_10710 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10711 = __temp_10710 & 0x3fffffffu32;
        let __temp_10712 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10713 = __temp_10712 & 0x3fffffffu32;
        let __temp_10714 = self.__reg_state_7 == 0x3u32;
        let __temp_10715 = __temp_10714 & self.__reg_bus_enable_6;
        let __temp_10716 = if __temp_10715 { __temp_10713 } else { __temp_10711 };
        let __temp_10717 = __temp_10716 & 0x3u32;
        let __temp_10718 = __temp_10717 == 0x0u32;
        let __temp_10719 = if __temp_10718 { __temp_10709 } else { __temp_10697 };
        let __temp_10720 = __temp_10719 >> 0x6u32;
        let __temp_10721 = __temp_10720 & 0x1u32;
        let __temp_10722 = __temp_10721 != 0x0u32;
        let __temp_10723 = __temp_10722 as u32;
        let __temp_10724 = __temp_10723 << 0x3u32;
        let __temp_10725 = __temp_10724 | __temp_10637;
        let __temp_10726 = true as u32;
        let __temp_10727 = __temp_10726 << 0x1u32;
        let __temp_10728 = __temp_10726 | __temp_10727;
        let __temp_10729 = __temp_10726 << 0x2u32;
        let __temp_10730 = __temp_10728 | __temp_10729;
        let __temp_10731 = __temp_10726 << 0x3u32;
        let __temp_10732 = __temp_10730 | __temp_10731;
        let __temp_10733 = self.__reg_state_7 == 0x3u32;
        let __temp_10734 = __temp_10733 & self.__reg_bus_enable_6;
        let __temp_10735 = if __temp_10734 { self.__reg_bus_write_byte_enable_40 } else { __temp_10732 };
        let __temp_10736 = __temp_10735 << 0xcu32;
        let __temp_10737 = __temp_10736 | 0x0u32;
        let __temp_10738 = true as u32;
        let __temp_10739 = __temp_10738 << 0x1u32;
        let __temp_10740 = __temp_10738 | __temp_10739;
        let __temp_10741 = __temp_10738 << 0x2u32;
        let __temp_10742 = __temp_10740 | __temp_10741;
        let __temp_10743 = __temp_10738 << 0x3u32;
        let __temp_10744 = __temp_10742 | __temp_10743;
        let __temp_10745 = self.__reg_state_7 == 0x3u32;
        let __temp_10746 = __temp_10745 & self.__reg_bus_enable_6;
        let __temp_10747 = if __temp_10746 { self.__reg_bus_write_byte_enable_40 } else { __temp_10744 };
        let __temp_10748 = 0x0u32 << 0x4u32;
        let __temp_10749 = __temp_10748 | __temp_10747;
        let __temp_10750 = __temp_10749 << 0x8u32;
        let __temp_10751 = __temp_10750 | 0x0u32;
        let __temp_10752 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10753 = __temp_10752 & 0x3fffffffu32;
        let __temp_10754 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10755 = __temp_10754 & 0x3fffffffu32;
        let __temp_10756 = self.__reg_state_7 == 0x3u32;
        let __temp_10757 = __temp_10756 & self.__reg_bus_enable_6;
        let __temp_10758 = if __temp_10757 { __temp_10755 } else { __temp_10753 };
        let __temp_10759 = __temp_10758 & 0x3u32;
        let __temp_10760 = __temp_10759 == 0x2u32;
        let __temp_10761 = if __temp_10760 { __temp_10751 } else { __temp_10737 };
        let __temp_10762 = true as u32;
        let __temp_10763 = __temp_10762 << 0x1u32;
        let __temp_10764 = __temp_10762 | __temp_10763;
        let __temp_10765 = __temp_10762 << 0x2u32;
        let __temp_10766 = __temp_10764 | __temp_10765;
        let __temp_10767 = __temp_10762 << 0x3u32;
        let __temp_10768 = __temp_10766 | __temp_10767;
        let __temp_10769 = self.__reg_state_7 == 0x3u32;
        let __temp_10770 = __temp_10769 & self.__reg_bus_enable_6;
        let __temp_10771 = if __temp_10770 { self.__reg_bus_write_byte_enable_40 } else { __temp_10768 };
        let __temp_10772 = 0x0u32 << 0x4u32;
        let __temp_10773 = __temp_10772 | __temp_10771;
        let __temp_10774 = __temp_10773 << 0x4u32;
        let __temp_10775 = __temp_10774 | 0x0u32;
        let __temp_10776 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10777 = __temp_10776 & 0x3fffffffu32;
        let __temp_10778 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10779 = __temp_10778 & 0x3fffffffu32;
        let __temp_10780 = self.__reg_state_7 == 0x3u32;
        let __temp_10781 = __temp_10780 & self.__reg_bus_enable_6;
        let __temp_10782 = if __temp_10781 { __temp_10779 } else { __temp_10777 };
        let __temp_10783 = __temp_10782 & 0x3u32;
        let __temp_10784 = __temp_10783 == 0x1u32;
        let __temp_10785 = if __temp_10784 { __temp_10775 } else { __temp_10761 };
        let __temp_10786 = true as u32;
        let __temp_10787 = __temp_10786 << 0x1u32;
        let __temp_10788 = __temp_10786 | __temp_10787;
        let __temp_10789 = __temp_10786 << 0x2u32;
        let __temp_10790 = __temp_10788 | __temp_10789;
        let __temp_10791 = __temp_10786 << 0x3u32;
        let __temp_10792 = __temp_10790 | __temp_10791;
        let __temp_10793 = self.__reg_state_7 == 0x3u32;
        let __temp_10794 = __temp_10793 & self.__reg_bus_enable_6;
        let __temp_10795 = if __temp_10794 { self.__reg_bus_write_byte_enable_40 } else { __temp_10792 };
        let __temp_10796 = 0x0u32 << 0x4u32;
        let __temp_10797 = __temp_10796 | __temp_10795;
        let __temp_10798 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10799 = __temp_10798 & 0x3fffffffu32;
        let __temp_10800 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10801 = __temp_10800 & 0x3fffffffu32;
        let __temp_10802 = self.__reg_state_7 == 0x3u32;
        let __temp_10803 = __temp_10802 & self.__reg_bus_enable_6;
        let __temp_10804 = if __temp_10803 { __temp_10801 } else { __temp_10799 };
        let __temp_10805 = __temp_10804 & 0x3u32;
        let __temp_10806 = __temp_10805 == 0x0u32;
        let __temp_10807 = if __temp_10806 { __temp_10797 } else { __temp_10785 };
        let __temp_10808 = __temp_10807 >> 0x8u32;
        let __temp_10809 = __temp_10808 & 0x1u32;
        let __temp_10810 = __temp_10809 != 0x0u32;
        let __temp_10811 = __temp_10810 as u32;
        let __temp_10812 = __temp_10811 << 0x4u32;
        let __temp_10813 = __temp_10812 | __temp_10725;
        let __temp_10814 = true as u32;
        let __temp_10815 = __temp_10814 << 0x1u32;
        let __temp_10816 = __temp_10814 | __temp_10815;
        let __temp_10817 = __temp_10814 << 0x2u32;
        let __temp_10818 = __temp_10816 | __temp_10817;
        let __temp_10819 = __temp_10814 << 0x3u32;
        let __temp_10820 = __temp_10818 | __temp_10819;
        let __temp_10821 = self.__reg_state_7 == 0x3u32;
        let __temp_10822 = __temp_10821 & self.__reg_bus_enable_6;
        let __temp_10823 = if __temp_10822 { self.__reg_bus_write_byte_enable_40 } else { __temp_10820 };
        let __temp_10824 = __temp_10823 << 0xcu32;
        let __temp_10825 = __temp_10824 | 0x0u32;
        let __temp_10826 = true as u32;
        let __temp_10827 = __temp_10826 << 0x1u32;
        let __temp_10828 = __temp_10826 | __temp_10827;
        let __temp_10829 = __temp_10826 << 0x2u32;
        let __temp_10830 = __temp_10828 | __temp_10829;
        let __temp_10831 = __temp_10826 << 0x3u32;
        let __temp_10832 = __temp_10830 | __temp_10831;
        let __temp_10833 = self.__reg_state_7 == 0x3u32;
        let __temp_10834 = __temp_10833 & self.__reg_bus_enable_6;
        let __temp_10835 = if __temp_10834 { self.__reg_bus_write_byte_enable_40 } else { __temp_10832 };
        let __temp_10836 = 0x0u32 << 0x4u32;
        let __temp_10837 = __temp_10836 | __temp_10835;
        let __temp_10838 = __temp_10837 << 0x8u32;
        let __temp_10839 = __temp_10838 | 0x0u32;
        let __temp_10840 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10841 = __temp_10840 & 0x3fffffffu32;
        let __temp_10842 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10843 = __temp_10842 & 0x3fffffffu32;
        let __temp_10844 = self.__reg_state_7 == 0x3u32;
        let __temp_10845 = __temp_10844 & self.__reg_bus_enable_6;
        let __temp_10846 = if __temp_10845 { __temp_10843 } else { __temp_10841 };
        let __temp_10847 = __temp_10846 & 0x3u32;
        let __temp_10848 = __temp_10847 == 0x2u32;
        let __temp_10849 = if __temp_10848 { __temp_10839 } else { __temp_10825 };
        let __temp_10850 = true as u32;
        let __temp_10851 = __temp_10850 << 0x1u32;
        let __temp_10852 = __temp_10850 | __temp_10851;
        let __temp_10853 = __temp_10850 << 0x2u32;
        let __temp_10854 = __temp_10852 | __temp_10853;
        let __temp_10855 = __temp_10850 << 0x3u32;
        let __temp_10856 = __temp_10854 | __temp_10855;
        let __temp_10857 = self.__reg_state_7 == 0x3u32;
        let __temp_10858 = __temp_10857 & self.__reg_bus_enable_6;
        let __temp_10859 = if __temp_10858 { self.__reg_bus_write_byte_enable_40 } else { __temp_10856 };
        let __temp_10860 = 0x0u32 << 0x4u32;
        let __temp_10861 = __temp_10860 | __temp_10859;
        let __temp_10862 = __temp_10861 << 0x4u32;
        let __temp_10863 = __temp_10862 | 0x0u32;
        let __temp_10864 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10865 = __temp_10864 & 0x3fffffffu32;
        let __temp_10866 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10867 = __temp_10866 & 0x3fffffffu32;
        let __temp_10868 = self.__reg_state_7 == 0x3u32;
        let __temp_10869 = __temp_10868 & self.__reg_bus_enable_6;
        let __temp_10870 = if __temp_10869 { __temp_10867 } else { __temp_10865 };
        let __temp_10871 = __temp_10870 & 0x3u32;
        let __temp_10872 = __temp_10871 == 0x1u32;
        let __temp_10873 = if __temp_10872 { __temp_10863 } else { __temp_10849 };
        let __temp_10874 = true as u32;
        let __temp_10875 = __temp_10874 << 0x1u32;
        let __temp_10876 = __temp_10874 | __temp_10875;
        let __temp_10877 = __temp_10874 << 0x2u32;
        let __temp_10878 = __temp_10876 | __temp_10877;
        let __temp_10879 = __temp_10874 << 0x3u32;
        let __temp_10880 = __temp_10878 | __temp_10879;
        let __temp_10881 = self.__reg_state_7 == 0x3u32;
        let __temp_10882 = __temp_10881 & self.__reg_bus_enable_6;
        let __temp_10883 = if __temp_10882 { self.__reg_bus_write_byte_enable_40 } else { __temp_10880 };
        let __temp_10884 = 0x0u32 << 0x4u32;
        let __temp_10885 = __temp_10884 | __temp_10883;
        let __temp_10886 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10887 = __temp_10886 & 0x3fffffffu32;
        let __temp_10888 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10889 = __temp_10888 & 0x3fffffffu32;
        let __temp_10890 = self.__reg_state_7 == 0x3u32;
        let __temp_10891 = __temp_10890 & self.__reg_bus_enable_6;
        let __temp_10892 = if __temp_10891 { __temp_10889 } else { __temp_10887 };
        let __temp_10893 = __temp_10892 & 0x3u32;
        let __temp_10894 = __temp_10893 == 0x0u32;
        let __temp_10895 = if __temp_10894 { __temp_10885 } else { __temp_10873 };
        let __temp_10896 = __temp_10895 >> 0xau32;
        let __temp_10897 = __temp_10896 & 0x1u32;
        let __temp_10898 = __temp_10897 != 0x0u32;
        let __temp_10899 = __temp_10898 as u32;
        let __temp_10900 = __temp_10899 << 0x5u32;
        let __temp_10901 = __temp_10900 | __temp_10813;
        let __temp_10902 = true as u32;
        let __temp_10903 = __temp_10902 << 0x1u32;
        let __temp_10904 = __temp_10902 | __temp_10903;
        let __temp_10905 = __temp_10902 << 0x2u32;
        let __temp_10906 = __temp_10904 | __temp_10905;
        let __temp_10907 = __temp_10902 << 0x3u32;
        let __temp_10908 = __temp_10906 | __temp_10907;
        let __temp_10909 = self.__reg_state_7 == 0x3u32;
        let __temp_10910 = __temp_10909 & self.__reg_bus_enable_6;
        let __temp_10911 = if __temp_10910 { self.__reg_bus_write_byte_enable_40 } else { __temp_10908 };
        let __temp_10912 = __temp_10911 << 0xcu32;
        let __temp_10913 = __temp_10912 | 0x0u32;
        let __temp_10914 = true as u32;
        let __temp_10915 = __temp_10914 << 0x1u32;
        let __temp_10916 = __temp_10914 | __temp_10915;
        let __temp_10917 = __temp_10914 << 0x2u32;
        let __temp_10918 = __temp_10916 | __temp_10917;
        let __temp_10919 = __temp_10914 << 0x3u32;
        let __temp_10920 = __temp_10918 | __temp_10919;
        let __temp_10921 = self.__reg_state_7 == 0x3u32;
        let __temp_10922 = __temp_10921 & self.__reg_bus_enable_6;
        let __temp_10923 = if __temp_10922 { self.__reg_bus_write_byte_enable_40 } else { __temp_10920 };
        let __temp_10924 = 0x0u32 << 0x4u32;
        let __temp_10925 = __temp_10924 | __temp_10923;
        let __temp_10926 = __temp_10925 << 0x8u32;
        let __temp_10927 = __temp_10926 | 0x0u32;
        let __temp_10928 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10929 = __temp_10928 & 0x3fffffffu32;
        let __temp_10930 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10931 = __temp_10930 & 0x3fffffffu32;
        let __temp_10932 = self.__reg_state_7 == 0x3u32;
        let __temp_10933 = __temp_10932 & self.__reg_bus_enable_6;
        let __temp_10934 = if __temp_10933 { __temp_10931 } else { __temp_10929 };
        let __temp_10935 = __temp_10934 & 0x3u32;
        let __temp_10936 = __temp_10935 == 0x2u32;
        let __temp_10937 = if __temp_10936 { __temp_10927 } else { __temp_10913 };
        let __temp_10938 = true as u32;
        let __temp_10939 = __temp_10938 << 0x1u32;
        let __temp_10940 = __temp_10938 | __temp_10939;
        let __temp_10941 = __temp_10938 << 0x2u32;
        let __temp_10942 = __temp_10940 | __temp_10941;
        let __temp_10943 = __temp_10938 << 0x3u32;
        let __temp_10944 = __temp_10942 | __temp_10943;
        let __temp_10945 = self.__reg_state_7 == 0x3u32;
        let __temp_10946 = __temp_10945 & self.__reg_bus_enable_6;
        let __temp_10947 = if __temp_10946 { self.__reg_bus_write_byte_enable_40 } else { __temp_10944 };
        let __temp_10948 = 0x0u32 << 0x4u32;
        let __temp_10949 = __temp_10948 | __temp_10947;
        let __temp_10950 = __temp_10949 << 0x4u32;
        let __temp_10951 = __temp_10950 | 0x0u32;
        let __temp_10952 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10953 = __temp_10952 & 0x3fffffffu32;
        let __temp_10954 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10955 = __temp_10954 & 0x3fffffffu32;
        let __temp_10956 = self.__reg_state_7 == 0x3u32;
        let __temp_10957 = __temp_10956 & self.__reg_bus_enable_6;
        let __temp_10958 = if __temp_10957 { __temp_10955 } else { __temp_10953 };
        let __temp_10959 = __temp_10958 & 0x3u32;
        let __temp_10960 = __temp_10959 == 0x1u32;
        let __temp_10961 = if __temp_10960 { __temp_10951 } else { __temp_10937 };
        let __temp_10962 = true as u32;
        let __temp_10963 = __temp_10962 << 0x1u32;
        let __temp_10964 = __temp_10962 | __temp_10963;
        let __temp_10965 = __temp_10962 << 0x2u32;
        let __temp_10966 = __temp_10964 | __temp_10965;
        let __temp_10967 = __temp_10962 << 0x3u32;
        let __temp_10968 = __temp_10966 | __temp_10967;
        let __temp_10969 = self.__reg_state_7 == 0x3u32;
        let __temp_10970 = __temp_10969 & self.__reg_bus_enable_6;
        let __temp_10971 = if __temp_10970 { self.__reg_bus_write_byte_enable_40 } else { __temp_10968 };
        let __temp_10972 = 0x0u32 << 0x4u32;
        let __temp_10973 = __temp_10972 | __temp_10971;
        let __temp_10974 = self.__reg_pc_13 >> 0x2u32;
        let __temp_10975 = __temp_10974 & 0x3fffffffu32;
        let __temp_10976 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_10977 = __temp_10976 & 0x3fffffffu32;
        let __temp_10978 = self.__reg_state_7 == 0x3u32;
        let __temp_10979 = __temp_10978 & self.__reg_bus_enable_6;
        let __temp_10980 = if __temp_10979 { __temp_10977 } else { __temp_10975 };
        let __temp_10981 = __temp_10980 & 0x3u32;
        let __temp_10982 = __temp_10981 == 0x0u32;
        let __temp_10983 = if __temp_10982 { __temp_10973 } else { __temp_10961 };
        let __temp_10984 = __temp_10983 >> 0xcu32;
        let __temp_10985 = __temp_10984 & 0x1u32;
        let __temp_10986 = __temp_10985 != 0x0u32;
        let __temp_10987 = __temp_10986 as u32;
        let __temp_10988 = __temp_10987 << 0x6u32;
        let __temp_10989 = __temp_10988 | __temp_10901;
        let __temp_10990 = true as u32;
        let __temp_10991 = __temp_10990 << 0x1u32;
        let __temp_10992 = __temp_10990 | __temp_10991;
        let __temp_10993 = __temp_10990 << 0x2u32;
        let __temp_10994 = __temp_10992 | __temp_10993;
        let __temp_10995 = __temp_10990 << 0x3u32;
        let __temp_10996 = __temp_10994 | __temp_10995;
        let __temp_10997 = self.__reg_state_7 == 0x3u32;
        let __temp_10998 = __temp_10997 & self.__reg_bus_enable_6;
        let __temp_10999 = if __temp_10998 { self.__reg_bus_write_byte_enable_40 } else { __temp_10996 };
        let __temp_11000 = __temp_10999 << 0xcu32;
        let __temp_11001 = __temp_11000 | 0x0u32;
        let __temp_11002 = true as u32;
        let __temp_11003 = __temp_11002 << 0x1u32;
        let __temp_11004 = __temp_11002 | __temp_11003;
        let __temp_11005 = __temp_11002 << 0x2u32;
        let __temp_11006 = __temp_11004 | __temp_11005;
        let __temp_11007 = __temp_11002 << 0x3u32;
        let __temp_11008 = __temp_11006 | __temp_11007;
        let __temp_11009 = self.__reg_state_7 == 0x3u32;
        let __temp_11010 = __temp_11009 & self.__reg_bus_enable_6;
        let __temp_11011 = if __temp_11010 { self.__reg_bus_write_byte_enable_40 } else { __temp_11008 };
        let __temp_11012 = 0x0u32 << 0x4u32;
        let __temp_11013 = __temp_11012 | __temp_11011;
        let __temp_11014 = __temp_11013 << 0x8u32;
        let __temp_11015 = __temp_11014 | 0x0u32;
        let __temp_11016 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11017 = __temp_11016 & 0x3fffffffu32;
        let __temp_11018 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11019 = __temp_11018 & 0x3fffffffu32;
        let __temp_11020 = self.__reg_state_7 == 0x3u32;
        let __temp_11021 = __temp_11020 & self.__reg_bus_enable_6;
        let __temp_11022 = if __temp_11021 { __temp_11019 } else { __temp_11017 };
        let __temp_11023 = __temp_11022 & 0x3u32;
        let __temp_11024 = __temp_11023 == 0x2u32;
        let __temp_11025 = if __temp_11024 { __temp_11015 } else { __temp_11001 };
        let __temp_11026 = true as u32;
        let __temp_11027 = __temp_11026 << 0x1u32;
        let __temp_11028 = __temp_11026 | __temp_11027;
        let __temp_11029 = __temp_11026 << 0x2u32;
        let __temp_11030 = __temp_11028 | __temp_11029;
        let __temp_11031 = __temp_11026 << 0x3u32;
        let __temp_11032 = __temp_11030 | __temp_11031;
        let __temp_11033 = self.__reg_state_7 == 0x3u32;
        let __temp_11034 = __temp_11033 & self.__reg_bus_enable_6;
        let __temp_11035 = if __temp_11034 { self.__reg_bus_write_byte_enable_40 } else { __temp_11032 };
        let __temp_11036 = 0x0u32 << 0x4u32;
        let __temp_11037 = __temp_11036 | __temp_11035;
        let __temp_11038 = __temp_11037 << 0x4u32;
        let __temp_11039 = __temp_11038 | 0x0u32;
        let __temp_11040 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11041 = __temp_11040 & 0x3fffffffu32;
        let __temp_11042 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11043 = __temp_11042 & 0x3fffffffu32;
        let __temp_11044 = self.__reg_state_7 == 0x3u32;
        let __temp_11045 = __temp_11044 & self.__reg_bus_enable_6;
        let __temp_11046 = if __temp_11045 { __temp_11043 } else { __temp_11041 };
        let __temp_11047 = __temp_11046 & 0x3u32;
        let __temp_11048 = __temp_11047 == 0x1u32;
        let __temp_11049 = if __temp_11048 { __temp_11039 } else { __temp_11025 };
        let __temp_11050 = true as u32;
        let __temp_11051 = __temp_11050 << 0x1u32;
        let __temp_11052 = __temp_11050 | __temp_11051;
        let __temp_11053 = __temp_11050 << 0x2u32;
        let __temp_11054 = __temp_11052 | __temp_11053;
        let __temp_11055 = __temp_11050 << 0x3u32;
        let __temp_11056 = __temp_11054 | __temp_11055;
        let __temp_11057 = self.__reg_state_7 == 0x3u32;
        let __temp_11058 = __temp_11057 & self.__reg_bus_enable_6;
        let __temp_11059 = if __temp_11058 { self.__reg_bus_write_byte_enable_40 } else { __temp_11056 };
        let __temp_11060 = 0x0u32 << 0x4u32;
        let __temp_11061 = __temp_11060 | __temp_11059;
        let __temp_11062 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11063 = __temp_11062 & 0x3fffffffu32;
        let __temp_11064 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11065 = __temp_11064 & 0x3fffffffu32;
        let __temp_11066 = self.__reg_state_7 == 0x3u32;
        let __temp_11067 = __temp_11066 & self.__reg_bus_enable_6;
        let __temp_11068 = if __temp_11067 { __temp_11065 } else { __temp_11063 };
        let __temp_11069 = __temp_11068 & 0x3u32;
        let __temp_11070 = __temp_11069 == 0x0u32;
        let __temp_11071 = if __temp_11070 { __temp_11061 } else { __temp_11049 };
        let __temp_11072 = __temp_11071 >> 0xeu32;
        let __temp_11073 = __temp_11072 & 0x1u32;
        let __temp_11074 = __temp_11073 != 0x0u32;
        let __temp_11075 = __temp_11074 as u32;
        let __temp_11076 = __temp_11075 << 0x7u32;
        let __temp_11077 = __temp_11076 | __temp_10989;
        let __temp_11078 = self.__reg_state_7 == 0x3u32;
        let __temp_11079 = __temp_11078 & self.__reg_bus_enable_6;
        let __temp_11080 = __temp_11079 & self.__reg_bus_write_5;
        let __temp_11081 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11082 = __temp_11081 & 0x3fffffffu32;
        let __temp_11083 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11084 = __temp_11083 & 0x3fffffffu32;
        let __temp_11085 = self.__reg_state_7 == 0x3u32;
        let __temp_11086 = __temp_11085 & self.__reg_bus_enable_6;
        let __temp_11087 = if __temp_11086 { __temp_11084 } else { __temp_11082 };
        let __temp_11088 = __temp_11087 >> 0x2u32;
        let __temp_11089 = __temp_11088 & 0xfffffffu32;
        let __temp_11090 = __temp_11089 & 0xffffffu32;
        let __temp_11091 = __temp_11090 >> 0x14u32;
        let __temp_11092 = __temp_11091 & 0xfu32;
        let __temp_11093 = __temp_11092 == 0x6u32;
        let __temp_11094 = self.__reg_count_12 >> 0x5u32;
        let __temp_11095 = __temp_11094 & 0x1u32;
        let __temp_11096 = __temp_11095 != 0x0u32;
        let __temp_11097 = !__temp_11096;
        let __temp_11098 = !false;
        let __temp_11099 = __temp_11098 & __temp_11097;
        let __temp_11100 = self.__reg_state_7 == 0x3u32;
        let __temp_11101 = __temp_11100 & self.__reg_bus_enable_6;
        let __temp_11102 = __temp_11101 & self.__reg_bus_write_5;
        let __temp_11103 = __temp_11102 | __temp_11099;
        let __temp_11104 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11105 = __temp_11104 & 0x3fffffffu32;
        let __temp_11106 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11107 = __temp_11106 & 0x3fffffffu32;
        let __temp_11108 = self.__reg_state_7 == 0x3u32;
        let __temp_11109 = __temp_11108 & self.__reg_bus_enable_6;
        let __temp_11110 = if __temp_11109 { __temp_11107 } else { __temp_11105 };
        let __temp_11111 = __temp_11110 >> 0x2u32;
        let __temp_11112 = __temp_11111 & 0xfffffffu32;
        let __temp_11113 = __temp_11112 >> 0x18u32;
        let __temp_11114 = __temp_11113 & 0xfu32;
        let __temp_11115 = __temp_11114 == 0x0u32;
        let __temp_11116 = self.__reg_count_15 >> 0x5u32;
        let __temp_11117 = __temp_11116 & 0x1u32;
        let __temp_11118 = __temp_11117 != 0x0u32;
        let __temp_11119 = !__temp_11118;
        let __temp_11120 = !false;
        let __temp_11121 = __temp_11120 & __temp_11119;
        let __temp_11122 = self.__reg_state_7 == 0x3u32;
        let __temp_11123 = __temp_11122 & self.__reg_bus_enable_6;
        let __temp_11124 = __temp_11123 & self.__reg_bus_write_5;
        let __temp_11125 = __temp_11124 | __temp_11121;
        let __temp_11126 = self.__reg_state_7 == 0x3u32;
        let __temp_11127 = __temp_11126 & self.__reg_bus_enable_6;
        let __temp_11128 = self.__reg_state_7 == 0x0u32;
        let __temp_11129 = __temp_11128 | __temp_11127;
        let __temp_11130 = __temp_11129 & __temp_11125;
        let __temp_11131 = __temp_11130 & __temp_11115;
        let __temp_11132 = __temp_11131 & __temp_11103;
        let __temp_11133 = __temp_11132 & __temp_11093;
        let __temp_11134 = __temp_11133 & __temp_11080;
        let __temp_11135 = if __temp_11134 { __temp_11077 } else { __temp_10376 };
        let __temp_11136 = __temp_11135 >> 0x3u32;
        let __temp_11137 = __temp_11136 & 0x1u32;
        let __temp_11138 = __temp_11137 != 0x0u32;
        let __temp_11139 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_11140 = __temp_11139 & 0x1u32;
        let __temp_11141 = __temp_11140 != 0x0u32;
        let __temp_11142 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_11143 = __temp_11142 != 0x0u32;
        let __temp_11144 = !__temp_11143;
        let __temp_11145 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_11146 = __temp_11145 | __temp_11144;
        let __temp_11147 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_11148 = __temp_11147 & __temp_11146;
        let __temp_11149 = __temp_11148 & __temp_11141;
        let __temp_11150 = self.__reg_state_7 == 0x3u32;
        let __temp_11151 = __temp_11150 & self.__reg_bus_enable_6;
        let __temp_11152 = __temp_11151 & self.__reg_bus_write_5;
        let __temp_11153 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11154 = __temp_11153 & 0x3fffffffu32;
        let __temp_11155 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11156 = __temp_11155 & 0x3fffffffu32;
        let __temp_11157 = self.__reg_state_7 == 0x3u32;
        let __temp_11158 = __temp_11157 & self.__reg_bus_enable_6;
        let __temp_11159 = if __temp_11158 { __temp_11156 } else { __temp_11154 };
        let __temp_11160 = __temp_11159 >> 0x2u32;
        let __temp_11161 = __temp_11160 & 0xfffffffu32;
        let __temp_11162 = __temp_11161 & 0xffffffu32;
        let __temp_11163 = __temp_11162 >> 0x14u32;
        let __temp_11164 = __temp_11163 & 0xfu32;
        let __temp_11165 = __temp_11164 == 0x6u32;
        let __temp_11166 = self.__reg_count_12 >> 0x5u32;
        let __temp_11167 = __temp_11166 & 0x1u32;
        let __temp_11168 = __temp_11167 != 0x0u32;
        let __temp_11169 = !__temp_11168;
        let __temp_11170 = !false;
        let __temp_11171 = __temp_11170 & __temp_11169;
        let __temp_11172 = self.__reg_state_7 == 0x3u32;
        let __temp_11173 = __temp_11172 & self.__reg_bus_enable_6;
        let __temp_11174 = __temp_11173 & self.__reg_bus_write_5;
        let __temp_11175 = __temp_11174 | __temp_11171;
        let __temp_11176 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11177 = __temp_11176 & 0x3fffffffu32;
        let __temp_11178 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11179 = __temp_11178 & 0x3fffffffu32;
        let __temp_11180 = self.__reg_state_7 == 0x3u32;
        let __temp_11181 = __temp_11180 & self.__reg_bus_enable_6;
        let __temp_11182 = if __temp_11181 { __temp_11179 } else { __temp_11177 };
        let __temp_11183 = __temp_11182 >> 0x2u32;
        let __temp_11184 = __temp_11183 & 0xfffffffu32;
        let __temp_11185 = __temp_11184 >> 0x18u32;
        let __temp_11186 = __temp_11185 & 0xfu32;
        let __temp_11187 = __temp_11186 == 0x0u32;
        let __temp_11188 = self.__reg_count_15 >> 0x5u32;
        let __temp_11189 = __temp_11188 & 0x1u32;
        let __temp_11190 = __temp_11189 != 0x0u32;
        let __temp_11191 = !__temp_11190;
        let __temp_11192 = !false;
        let __temp_11193 = __temp_11192 & __temp_11191;
        let __temp_11194 = self.__reg_state_7 == 0x3u32;
        let __temp_11195 = __temp_11194 & self.__reg_bus_enable_6;
        let __temp_11196 = __temp_11195 & self.__reg_bus_write_5;
        let __temp_11197 = __temp_11196 | __temp_11193;
        let __temp_11198 = self.__reg_state_7 == 0x3u32;
        let __temp_11199 = __temp_11198 & self.__reg_bus_enable_6;
        let __temp_11200 = self.__reg_state_7 == 0x0u32;
        let __temp_11201 = __temp_11200 | __temp_11199;
        let __temp_11202 = __temp_11201 & __temp_11197;
        let __temp_11203 = __temp_11202 & __temp_11187;
        let __temp_11204 = __temp_11203 & __temp_11175;
        let __temp_11205 = __temp_11204 & __temp_11165;
        let __temp_11206 = __temp_11205 & __temp_11152;
        let __temp_11207 = __temp_11206 | __temp_11149;
        let __temp_11208 = __temp_11207 & __temp_11138;
        self.depth_buffer_element_3_26_write_port_enable = __temp_11208;
        self.mem_20_read_port_0_address = self.__reg_mem_read_addr_437;
        let __temp_11209 = self.__reg_count_9 == 0x0u32;
        let __temp_11210 = !__temp_11209;
        let __temp_11211 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_11212 = __temp_11211 == 0x0u32;
        let __temp_11213 = self.__reg_count_3 == 0x0u32;
        let __temp_11214 = !__temp_11213;
        let __temp_11215 = self.__reg_count_9 == 0x0u32;
        let __temp_11216 = !__temp_11215;
        let __temp_11217 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_11218 = __temp_11217 == 0x0u32;
        let __temp_11219 = if __temp_11218 { __temp_11216 } else { __temp_11214 };
        let __temp_11220 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_11221 = !false;
        let __temp_11222 = __temp_11221 & __temp_11220;
        let __temp_11223 = __temp_11222 & __temp_11219;
        let __temp_11224 = __temp_11223 & __temp_11212;
        let __temp_11225 = __temp_11224 & __temp_11210;
        self.mem_20_read_port_0_enable = __temp_11225;
        self.mem_20_write_port_address = self.__reg_mem_write_addr_436;
        let __temp_11226 = self.__reg_replica_data_fifo_select_164 == 0x6u32;
        let __temp_11227 = if __temp_11226 { self.mem_22_read_port_0_value } else { self.mem_21_read_port_0_value };
        let __temp_11228 = self.__reg_replica_data_fifo_select_164 == 0x5u32;
        let __temp_11229 = if __temp_11228 { self.mem_31_read_port_0_value } else { __temp_11227 };
        let __temp_11230 = self.__reg_replica_data_fifo_select_164 == 0x4u32;
        let __temp_11231 = if __temp_11230 { self.mem_40_read_port_0_value } else { __temp_11229 };
        let __temp_11232 = self.__reg_replica_data_fifo_select_164 == 0x3u32;
        let __temp_11233 = if __temp_11232 { self.mem_41_read_port_0_value } else { __temp_11231 };
        let __temp_11234 = self.__reg_replica_data_fifo_select_164 == 0x2u32;
        let __temp_11235 = if __temp_11234 { self.mem_43_read_port_0_value } else { __temp_11233 };
        let __temp_11236 = self.__reg_replica_data_fifo_select_164 == 0x1u32;
        let __temp_11237 = if __temp_11236 { self.mem_44_read_port_0_value } else { __temp_11235 };
        let __temp_11238 = self.__reg_replica_data_fifo_select_164 == 0x0u32;
        let __temp_11239 = if __temp_11238 { self.mem_61_read_port_0_value } else { __temp_11237 };
        self.mem_20_write_port_value = __temp_11239;
        let __temp_11240 = self.__reg_count_9 >> 0x5u32;
        let __temp_11241 = __temp_11240 & 0x1u32;
        let __temp_11242 = __temp_11241 != 0x0u32;
        let __temp_11243 = !__temp_11242;
        let __temp_11244 = self.__reg_fifo_read_data_valid_10 & true;
        let __temp_11245 = __temp_11244 & __temp_11243;
        self.mem_20_write_port_enable = __temp_11245;
        self.mem_44_read_port_0_address = self.__reg_mem_read_addr_433;
        let __temp_11246 = self.__reg_count_34 == 0x0u32;
        let __temp_11247 = !__temp_11246;
        let __temp_11248 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11249 = __temp_11248 == 0x1u32;
        let __temp_11250 = self.__reg_count_11 == 0x0u32;
        let __temp_11251 = !__temp_11250;
        let __temp_11252 = self.__reg_count_23 == 0x0u32;
        let __temp_11253 = !__temp_11252;
        let __temp_11254 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11255 = __temp_11254 == 0x6u32;
        let __temp_11256 = if __temp_11255 { __temp_11253 } else { __temp_11251 };
        let __temp_11257 = self.__reg_count_26 == 0x0u32;
        let __temp_11258 = !__temp_11257;
        let __temp_11259 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11260 = __temp_11259 == 0x5u32;
        let __temp_11261 = if __temp_11260 { __temp_11258 } else { __temp_11256 };
        let __temp_11262 = self.__reg_count_28 == 0x0u32;
        let __temp_11263 = !__temp_11262;
        let __temp_11264 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11265 = __temp_11264 == 0x4u32;
        let __temp_11266 = if __temp_11265 { __temp_11263 } else { __temp_11261 };
        let __temp_11267 = self.__reg_count_30 == 0x0u32;
        let __temp_11268 = !__temp_11267;
        let __temp_11269 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11270 = __temp_11269 == 0x3u32;
        let __temp_11271 = if __temp_11270 { __temp_11268 } else { __temp_11266 };
        let __temp_11272 = self.__reg_count_32 == 0x0u32;
        let __temp_11273 = !__temp_11272;
        let __temp_11274 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11275 = __temp_11274 == 0x2u32;
        let __temp_11276 = if __temp_11275 { __temp_11273 } else { __temp_11271 };
        let __temp_11277 = self.__reg_count_34 == 0x0u32;
        let __temp_11278 = !__temp_11277;
        let __temp_11279 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11280 = __temp_11279 == 0x1u32;
        let __temp_11281 = if __temp_11280 { __temp_11278 } else { __temp_11276 };
        let __temp_11282 = self.__reg_count_36 == 0x0u32;
        let __temp_11283 = !__temp_11282;
        let __temp_11284 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11285 = __temp_11284 == 0x0u32;
        let __temp_11286 = if __temp_11285 { __temp_11283 } else { __temp_11281 };
        let __temp_11287 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_11288 = !false;
        let __temp_11289 = __temp_11288 & __temp_11287;
        let __temp_11290 = __temp_11289 & __temp_11286;
        let __temp_11291 = __temp_11290 & __temp_11249;
        let __temp_11292 = __temp_11291 & __temp_11247;
        self.mem_44_read_port_0_enable = __temp_11292;
        self.mem_44_write_port_address = self.__reg_mem_write_addr_432;
        let __temp_11293 = self.program_ram_mem_element_1_46_read_port_0_value << 0x8u32;
        let __temp_11294 = __temp_11293 | self.program_ram_mem_element_0_45_read_port_0_value;
        let __temp_11295 = self.program_ram_mem_element_2_47_read_port_0_value << 0x10u32;
        let __temp_11296 = __temp_11295 | __temp_11294;
        let __temp_11297 = self.program_ram_mem_element_3_48_read_port_0_value << 0x18u32;
        let __temp_11298 = __temp_11297 | __temp_11296;
        let __temp_11299 = self.program_ram_mem_element_4_49_read_port_0_value as u64;
        let __temp_11300 = __temp_11298 as u64;
        let __temp_11301 = __temp_11299 << 0x20u32;
        let __temp_11302 = __temp_11301 | __temp_11300;
        let __temp_11303 = self.program_ram_mem_element_5_50_read_port_0_value as u64;
        let __temp_11304 = __temp_11303 << 0x28u32;
        let __temp_11305 = __temp_11304 | __temp_11302;
        let __temp_11306 = self.program_ram_mem_element_6_51_read_port_0_value as u64;
        let __temp_11307 = __temp_11306 << 0x30u32;
        let __temp_11308 = __temp_11307 | __temp_11305;
        let __temp_11309 = self.program_ram_mem_element_7_52_read_port_0_value as u64;
        let __temp_11310 = __temp_11309 << 0x38u32;
        let __temp_11311 = __temp_11310 | __temp_11308;
        let __temp_11312 = self.program_ram_mem_element_8_53_read_port_0_value as u128;
        let __temp_11313 = __temp_11311 as u128;
        let __temp_11314 = __temp_11312 << 0x40u32;
        let __temp_11315 = __temp_11314 | __temp_11313;
        let __temp_11316 = self.program_ram_mem_element_9_54_read_port_0_value as u128;
        let __temp_11317 = __temp_11316 << 0x48u32;
        let __temp_11318 = __temp_11317 | __temp_11315;
        let __temp_11319 = self.program_ram_mem_element_10_55_read_port_0_value as u128;
        let __temp_11320 = __temp_11319 << 0x50u32;
        let __temp_11321 = __temp_11320 | __temp_11318;
        let __temp_11322 = self.program_ram_mem_element_11_56_read_port_0_value as u128;
        let __temp_11323 = __temp_11322 << 0x58u32;
        let __temp_11324 = __temp_11323 | __temp_11321;
        let __temp_11325 = self.program_ram_mem_element_12_57_read_port_0_value as u128;
        let __temp_11326 = __temp_11325 << 0x60u32;
        let __temp_11327 = __temp_11326 | __temp_11324;
        let __temp_11328 = self.program_ram_mem_element_13_58_read_port_0_value as u128;
        let __temp_11329 = __temp_11328 << 0x68u32;
        let __temp_11330 = __temp_11329 | __temp_11327;
        let __temp_11331 = self.program_ram_mem_element_14_59_read_port_0_value as u128;
        let __temp_11332 = __temp_11331 << 0x70u32;
        let __temp_11333 = __temp_11332 | __temp_11330;
        let __temp_11334 = self.program_ram_mem_element_15_60_read_port_0_value as u128;
        let __temp_11335 = __temp_11334 << 0x78u32;
        let __temp_11336 = __temp_11335 | __temp_11333;
        self.mem_44_write_port_value = __temp_11336;
        let __temp_11337 = self.__reg_count_34 >> 0x5u32;
        let __temp_11338 = __temp_11337 & 0x1u32;
        let __temp_11339 = __temp_11338 != 0x0u32;
        let __temp_11340 = !__temp_11339;
        let __temp_11341 = self.__reg_program_ram_bus_read_data_valid_35 & __temp_11340;
        self.mem_44_write_port_enable = __temp_11341;
        self.program_ram_mem_element_0_45_read_port_0_address = __temp_828;
        self.program_ram_mem_element_0_45_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_0_45_write_port_address = __temp_828;
        let __temp_11342 = self.__reg_bus_write_data_1 as u128;
        let __temp_11343 = __temp_11342 << 0x60u32;
        let __temp_11344 = __temp_11343 | 0x0u128;
        let __temp_11345 = 0x0u32 as u64;
        let __temp_11346 = self.__reg_bus_write_data_1 as u64;
        let __temp_11347 = __temp_11345 << 0x20u32;
        let __temp_11348 = __temp_11347 | __temp_11346;
        let __temp_11349 = __temp_11348 as u128;
        let __temp_11350 = 0x0u64 as u128;
        let __temp_11351 = __temp_11349 << 0x40u32;
        let __temp_11352 = __temp_11351 | __temp_11350;
        let __temp_11353 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11354 = __temp_11353 & 0x3fffffffu32;
        let __temp_11355 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11356 = __temp_11355 & 0x3fffffffu32;
        let __temp_11357 = self.__reg_state_7 == 0x3u32;
        let __temp_11358 = __temp_11357 & self.__reg_bus_enable_6;
        let __temp_11359 = if __temp_11358 { __temp_11356 } else { __temp_11354 };
        let __temp_11360 = __temp_11359 & 0x3u32;
        let __temp_11361 = __temp_11360 == 0x2u32;
        let __temp_11362 = if __temp_11361 { __temp_11352 } else { __temp_11344 };
        let __temp_11363 = 0x0u64 as u128;
        let __temp_11364 = self.__reg_bus_write_data_1 as u128;
        let __temp_11365 = __temp_11363 << 0x20u32;
        let __temp_11366 = __temp_11365 | __temp_11364;
        let __temp_11367 = 0x0u32 as u128;
        let __temp_11368 = __temp_11366 << 0x20u32;
        let __temp_11369 = __temp_11368 | __temp_11367;
        let __temp_11370 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11371 = __temp_11370 & 0x3fffffffu32;
        let __temp_11372 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11373 = __temp_11372 & 0x3fffffffu32;
        let __temp_11374 = self.__reg_state_7 == 0x3u32;
        let __temp_11375 = __temp_11374 & self.__reg_bus_enable_6;
        let __temp_11376 = if __temp_11375 { __temp_11373 } else { __temp_11371 };
        let __temp_11377 = __temp_11376 & 0x3u32;
        let __temp_11378 = __temp_11377 == 0x1u32;
        let __temp_11379 = if __temp_11378 { __temp_11369 } else { __temp_11362 };
        let __temp_11380 = self.__reg_bus_write_data_1 as u128;
        let __temp_11381 = 0x0u128 << 0x20u32;
        let __temp_11382 = __temp_11381 | __temp_11380;
        let __temp_11383 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11384 = __temp_11383 & 0x3fffffffu32;
        let __temp_11385 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11386 = __temp_11385 & 0x3fffffffu32;
        let __temp_11387 = self.__reg_state_7 == 0x3u32;
        let __temp_11388 = __temp_11387 & self.__reg_bus_enable_6;
        let __temp_11389 = if __temp_11388 { __temp_11386 } else { __temp_11384 };
        let __temp_11390 = __temp_11389 & 0x3u32;
        let __temp_11391 = __temp_11390 == 0x0u32;
        let __temp_11392 = if __temp_11391 { __temp_11382 } else { __temp_11379 };
        let __temp_11393 = __temp_11392 as u32;
        let __temp_11394 = __temp_11393 & 0xffu32;
        self.program_ram_mem_element_0_45_write_port_value = __temp_11394;
        let __temp_11395 = true as u32;
        let __temp_11396 = __temp_11395 << 0x1u32;
        let __temp_11397 = __temp_11395 | __temp_11396;
        let __temp_11398 = __temp_11395 << 0x2u32;
        let __temp_11399 = __temp_11397 | __temp_11398;
        let __temp_11400 = __temp_11395 << 0x3u32;
        let __temp_11401 = __temp_11399 | __temp_11400;
        let __temp_11402 = self.__reg_state_7 == 0x3u32;
        let __temp_11403 = __temp_11402 & self.__reg_bus_enable_6;
        let __temp_11404 = if __temp_11403 { self.__reg_bus_write_byte_enable_40 } else { __temp_11401 };
        let __temp_11405 = __temp_11404 << 0xcu32;
        let __temp_11406 = __temp_11405 | 0x0u32;
        let __temp_11407 = true as u32;
        let __temp_11408 = __temp_11407 << 0x1u32;
        let __temp_11409 = __temp_11407 | __temp_11408;
        let __temp_11410 = __temp_11407 << 0x2u32;
        let __temp_11411 = __temp_11409 | __temp_11410;
        let __temp_11412 = __temp_11407 << 0x3u32;
        let __temp_11413 = __temp_11411 | __temp_11412;
        let __temp_11414 = self.__reg_state_7 == 0x3u32;
        let __temp_11415 = __temp_11414 & self.__reg_bus_enable_6;
        let __temp_11416 = if __temp_11415 { self.__reg_bus_write_byte_enable_40 } else { __temp_11413 };
        let __temp_11417 = 0x0u32 << 0x4u32;
        let __temp_11418 = __temp_11417 | __temp_11416;
        let __temp_11419 = __temp_11418 << 0x8u32;
        let __temp_11420 = __temp_11419 | 0x0u32;
        let __temp_11421 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11422 = __temp_11421 & 0x3fffffffu32;
        let __temp_11423 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11424 = __temp_11423 & 0x3fffffffu32;
        let __temp_11425 = self.__reg_state_7 == 0x3u32;
        let __temp_11426 = __temp_11425 & self.__reg_bus_enable_6;
        let __temp_11427 = if __temp_11426 { __temp_11424 } else { __temp_11422 };
        let __temp_11428 = __temp_11427 & 0x3u32;
        let __temp_11429 = __temp_11428 == 0x2u32;
        let __temp_11430 = if __temp_11429 { __temp_11420 } else { __temp_11406 };
        let __temp_11431 = true as u32;
        let __temp_11432 = __temp_11431 << 0x1u32;
        let __temp_11433 = __temp_11431 | __temp_11432;
        let __temp_11434 = __temp_11431 << 0x2u32;
        let __temp_11435 = __temp_11433 | __temp_11434;
        let __temp_11436 = __temp_11431 << 0x3u32;
        let __temp_11437 = __temp_11435 | __temp_11436;
        let __temp_11438 = self.__reg_state_7 == 0x3u32;
        let __temp_11439 = __temp_11438 & self.__reg_bus_enable_6;
        let __temp_11440 = if __temp_11439 { self.__reg_bus_write_byte_enable_40 } else { __temp_11437 };
        let __temp_11441 = 0x0u32 << 0x4u32;
        let __temp_11442 = __temp_11441 | __temp_11440;
        let __temp_11443 = __temp_11442 << 0x4u32;
        let __temp_11444 = __temp_11443 | 0x0u32;
        let __temp_11445 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11446 = __temp_11445 & 0x3fffffffu32;
        let __temp_11447 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11448 = __temp_11447 & 0x3fffffffu32;
        let __temp_11449 = self.__reg_state_7 == 0x3u32;
        let __temp_11450 = __temp_11449 & self.__reg_bus_enable_6;
        let __temp_11451 = if __temp_11450 { __temp_11448 } else { __temp_11446 };
        let __temp_11452 = __temp_11451 & 0x3u32;
        let __temp_11453 = __temp_11452 == 0x1u32;
        let __temp_11454 = if __temp_11453 { __temp_11444 } else { __temp_11430 };
        let __temp_11455 = true as u32;
        let __temp_11456 = __temp_11455 << 0x1u32;
        let __temp_11457 = __temp_11455 | __temp_11456;
        let __temp_11458 = __temp_11455 << 0x2u32;
        let __temp_11459 = __temp_11457 | __temp_11458;
        let __temp_11460 = __temp_11455 << 0x3u32;
        let __temp_11461 = __temp_11459 | __temp_11460;
        let __temp_11462 = self.__reg_state_7 == 0x3u32;
        let __temp_11463 = __temp_11462 & self.__reg_bus_enable_6;
        let __temp_11464 = if __temp_11463 { self.__reg_bus_write_byte_enable_40 } else { __temp_11461 };
        let __temp_11465 = 0x0u32 << 0x4u32;
        let __temp_11466 = __temp_11465 | __temp_11464;
        let __temp_11467 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11468 = __temp_11467 & 0x3fffffffu32;
        let __temp_11469 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11470 = __temp_11469 & 0x3fffffffu32;
        let __temp_11471 = self.__reg_state_7 == 0x3u32;
        let __temp_11472 = __temp_11471 & self.__reg_bus_enable_6;
        let __temp_11473 = if __temp_11472 { __temp_11470 } else { __temp_11468 };
        let __temp_11474 = __temp_11473 & 0x3u32;
        let __temp_11475 = __temp_11474 == 0x0u32;
        let __temp_11476 = if __temp_11475 { __temp_11466 } else { __temp_11454 };
        let __temp_11477 = __temp_11476 & 0x1u32;
        let __temp_11478 = __temp_11477 != 0x0u32;
        let __temp_11479 = self.__reg_state_7 == 0x3u32;
        let __temp_11480 = __temp_11479 & self.__reg_bus_enable_6;
        let __temp_11481 = __temp_11480 & self.__reg_bus_write_5;
        let __temp_11482 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11483 = __temp_11482 & 0x3fffffffu32;
        let __temp_11484 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11485 = __temp_11484 & 0x3fffffffu32;
        let __temp_11486 = self.__reg_state_7 == 0x3u32;
        let __temp_11487 = __temp_11486 & self.__reg_bus_enable_6;
        let __temp_11488 = if __temp_11487 { __temp_11485 } else { __temp_11483 };
        let __temp_11489 = __temp_11488 >> 0x2u32;
        let __temp_11490 = __temp_11489 & 0xfffffffu32;
        let __temp_11491 = __temp_11490 & 0xffffffu32;
        let __temp_11492 = __temp_11491 >> 0x14u32;
        let __temp_11493 = __temp_11492 & 0xfu32;
        let __temp_11494 = __temp_11493 == 0x1u32;
        let __temp_11495 = self.__reg_count_12 >> 0x5u32;
        let __temp_11496 = __temp_11495 & 0x1u32;
        let __temp_11497 = __temp_11496 != 0x0u32;
        let __temp_11498 = !__temp_11497;
        let __temp_11499 = !false;
        let __temp_11500 = __temp_11499 & __temp_11498;
        let __temp_11501 = self.__reg_state_7 == 0x3u32;
        let __temp_11502 = __temp_11501 & self.__reg_bus_enable_6;
        let __temp_11503 = __temp_11502 & self.__reg_bus_write_5;
        let __temp_11504 = __temp_11503 | __temp_11500;
        let __temp_11505 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11506 = __temp_11505 & 0x3fffffffu32;
        let __temp_11507 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11508 = __temp_11507 & 0x3fffffffu32;
        let __temp_11509 = self.__reg_state_7 == 0x3u32;
        let __temp_11510 = __temp_11509 & self.__reg_bus_enable_6;
        let __temp_11511 = if __temp_11510 { __temp_11508 } else { __temp_11506 };
        let __temp_11512 = __temp_11511 >> 0x2u32;
        let __temp_11513 = __temp_11512 & 0xfffffffu32;
        let __temp_11514 = __temp_11513 >> 0x18u32;
        let __temp_11515 = __temp_11514 & 0xfu32;
        let __temp_11516 = __temp_11515 == 0x0u32;
        let __temp_11517 = self.__reg_count_15 >> 0x5u32;
        let __temp_11518 = __temp_11517 & 0x1u32;
        let __temp_11519 = __temp_11518 != 0x0u32;
        let __temp_11520 = !__temp_11519;
        let __temp_11521 = !false;
        let __temp_11522 = __temp_11521 & __temp_11520;
        let __temp_11523 = self.__reg_state_7 == 0x3u32;
        let __temp_11524 = __temp_11523 & self.__reg_bus_enable_6;
        let __temp_11525 = __temp_11524 & self.__reg_bus_write_5;
        let __temp_11526 = __temp_11525 | __temp_11522;
        let __temp_11527 = self.__reg_state_7 == 0x3u32;
        let __temp_11528 = __temp_11527 & self.__reg_bus_enable_6;
        let __temp_11529 = self.__reg_state_7 == 0x0u32;
        let __temp_11530 = __temp_11529 | __temp_11528;
        let __temp_11531 = __temp_11530 & __temp_11526;
        let __temp_11532 = __temp_11531 & __temp_11516;
        let __temp_11533 = __temp_11532 & __temp_11504;
        let __temp_11534 = __temp_11533 & __temp_11494;
        let __temp_11535 = __temp_11534 & __temp_11481;
        let __temp_11536 = __temp_11535 & __temp_11478;
        self.program_ram_mem_element_0_45_write_port_enable = __temp_11536;
        self.program_ram_mem_element_7_52_read_port_0_address = __temp_828;
        self.program_ram_mem_element_7_52_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_7_52_write_port_address = __temp_828;
        let __temp_11537 = self.__reg_bus_write_data_1 as u128;
        let __temp_11538 = __temp_11537 << 0x60u32;
        let __temp_11539 = __temp_11538 | 0x0u128;
        let __temp_11540 = 0x0u32 as u64;
        let __temp_11541 = self.__reg_bus_write_data_1 as u64;
        let __temp_11542 = __temp_11540 << 0x20u32;
        let __temp_11543 = __temp_11542 | __temp_11541;
        let __temp_11544 = __temp_11543 as u128;
        let __temp_11545 = 0x0u64 as u128;
        let __temp_11546 = __temp_11544 << 0x40u32;
        let __temp_11547 = __temp_11546 | __temp_11545;
        let __temp_11548 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11549 = __temp_11548 & 0x3fffffffu32;
        let __temp_11550 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11551 = __temp_11550 & 0x3fffffffu32;
        let __temp_11552 = self.__reg_state_7 == 0x3u32;
        let __temp_11553 = __temp_11552 & self.__reg_bus_enable_6;
        let __temp_11554 = if __temp_11553 { __temp_11551 } else { __temp_11549 };
        let __temp_11555 = __temp_11554 & 0x3u32;
        let __temp_11556 = __temp_11555 == 0x2u32;
        let __temp_11557 = if __temp_11556 { __temp_11547 } else { __temp_11539 };
        let __temp_11558 = 0x0u64 as u128;
        let __temp_11559 = self.__reg_bus_write_data_1 as u128;
        let __temp_11560 = __temp_11558 << 0x20u32;
        let __temp_11561 = __temp_11560 | __temp_11559;
        let __temp_11562 = 0x0u32 as u128;
        let __temp_11563 = __temp_11561 << 0x20u32;
        let __temp_11564 = __temp_11563 | __temp_11562;
        let __temp_11565 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11566 = __temp_11565 & 0x3fffffffu32;
        let __temp_11567 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11568 = __temp_11567 & 0x3fffffffu32;
        let __temp_11569 = self.__reg_state_7 == 0x3u32;
        let __temp_11570 = __temp_11569 & self.__reg_bus_enable_6;
        let __temp_11571 = if __temp_11570 { __temp_11568 } else { __temp_11566 };
        let __temp_11572 = __temp_11571 & 0x3u32;
        let __temp_11573 = __temp_11572 == 0x1u32;
        let __temp_11574 = if __temp_11573 { __temp_11564 } else { __temp_11557 };
        let __temp_11575 = self.__reg_bus_write_data_1 as u128;
        let __temp_11576 = 0x0u128 << 0x20u32;
        let __temp_11577 = __temp_11576 | __temp_11575;
        let __temp_11578 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11579 = __temp_11578 & 0x3fffffffu32;
        let __temp_11580 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11581 = __temp_11580 & 0x3fffffffu32;
        let __temp_11582 = self.__reg_state_7 == 0x3u32;
        let __temp_11583 = __temp_11582 & self.__reg_bus_enable_6;
        let __temp_11584 = if __temp_11583 { __temp_11581 } else { __temp_11579 };
        let __temp_11585 = __temp_11584 & 0x3u32;
        let __temp_11586 = __temp_11585 == 0x0u32;
        let __temp_11587 = if __temp_11586 { __temp_11577 } else { __temp_11574 };
        let __temp_11588 = __temp_11587 >> 0x38u32;
        let __temp_11589 = __temp_11588 as u32;
        let __temp_11590 = __temp_11589 & 0xffu32;
        self.program_ram_mem_element_7_52_write_port_value = __temp_11590;
        let __temp_11591 = true as u32;
        let __temp_11592 = __temp_11591 << 0x1u32;
        let __temp_11593 = __temp_11591 | __temp_11592;
        let __temp_11594 = __temp_11591 << 0x2u32;
        let __temp_11595 = __temp_11593 | __temp_11594;
        let __temp_11596 = __temp_11591 << 0x3u32;
        let __temp_11597 = __temp_11595 | __temp_11596;
        let __temp_11598 = self.__reg_state_7 == 0x3u32;
        let __temp_11599 = __temp_11598 & self.__reg_bus_enable_6;
        let __temp_11600 = if __temp_11599 { self.__reg_bus_write_byte_enable_40 } else { __temp_11597 };
        let __temp_11601 = __temp_11600 << 0xcu32;
        let __temp_11602 = __temp_11601 | 0x0u32;
        let __temp_11603 = true as u32;
        let __temp_11604 = __temp_11603 << 0x1u32;
        let __temp_11605 = __temp_11603 | __temp_11604;
        let __temp_11606 = __temp_11603 << 0x2u32;
        let __temp_11607 = __temp_11605 | __temp_11606;
        let __temp_11608 = __temp_11603 << 0x3u32;
        let __temp_11609 = __temp_11607 | __temp_11608;
        let __temp_11610 = self.__reg_state_7 == 0x3u32;
        let __temp_11611 = __temp_11610 & self.__reg_bus_enable_6;
        let __temp_11612 = if __temp_11611 { self.__reg_bus_write_byte_enable_40 } else { __temp_11609 };
        let __temp_11613 = 0x0u32 << 0x4u32;
        let __temp_11614 = __temp_11613 | __temp_11612;
        let __temp_11615 = __temp_11614 << 0x8u32;
        let __temp_11616 = __temp_11615 | 0x0u32;
        let __temp_11617 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11618 = __temp_11617 & 0x3fffffffu32;
        let __temp_11619 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11620 = __temp_11619 & 0x3fffffffu32;
        let __temp_11621 = self.__reg_state_7 == 0x3u32;
        let __temp_11622 = __temp_11621 & self.__reg_bus_enable_6;
        let __temp_11623 = if __temp_11622 { __temp_11620 } else { __temp_11618 };
        let __temp_11624 = __temp_11623 & 0x3u32;
        let __temp_11625 = __temp_11624 == 0x2u32;
        let __temp_11626 = if __temp_11625 { __temp_11616 } else { __temp_11602 };
        let __temp_11627 = true as u32;
        let __temp_11628 = __temp_11627 << 0x1u32;
        let __temp_11629 = __temp_11627 | __temp_11628;
        let __temp_11630 = __temp_11627 << 0x2u32;
        let __temp_11631 = __temp_11629 | __temp_11630;
        let __temp_11632 = __temp_11627 << 0x3u32;
        let __temp_11633 = __temp_11631 | __temp_11632;
        let __temp_11634 = self.__reg_state_7 == 0x3u32;
        let __temp_11635 = __temp_11634 & self.__reg_bus_enable_6;
        let __temp_11636 = if __temp_11635 { self.__reg_bus_write_byte_enable_40 } else { __temp_11633 };
        let __temp_11637 = 0x0u32 << 0x4u32;
        let __temp_11638 = __temp_11637 | __temp_11636;
        let __temp_11639 = __temp_11638 << 0x4u32;
        let __temp_11640 = __temp_11639 | 0x0u32;
        let __temp_11641 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11642 = __temp_11641 & 0x3fffffffu32;
        let __temp_11643 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11644 = __temp_11643 & 0x3fffffffu32;
        let __temp_11645 = self.__reg_state_7 == 0x3u32;
        let __temp_11646 = __temp_11645 & self.__reg_bus_enable_6;
        let __temp_11647 = if __temp_11646 { __temp_11644 } else { __temp_11642 };
        let __temp_11648 = __temp_11647 & 0x3u32;
        let __temp_11649 = __temp_11648 == 0x1u32;
        let __temp_11650 = if __temp_11649 { __temp_11640 } else { __temp_11626 };
        let __temp_11651 = true as u32;
        let __temp_11652 = __temp_11651 << 0x1u32;
        let __temp_11653 = __temp_11651 | __temp_11652;
        let __temp_11654 = __temp_11651 << 0x2u32;
        let __temp_11655 = __temp_11653 | __temp_11654;
        let __temp_11656 = __temp_11651 << 0x3u32;
        let __temp_11657 = __temp_11655 | __temp_11656;
        let __temp_11658 = self.__reg_state_7 == 0x3u32;
        let __temp_11659 = __temp_11658 & self.__reg_bus_enable_6;
        let __temp_11660 = if __temp_11659 { self.__reg_bus_write_byte_enable_40 } else { __temp_11657 };
        let __temp_11661 = 0x0u32 << 0x4u32;
        let __temp_11662 = __temp_11661 | __temp_11660;
        let __temp_11663 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11664 = __temp_11663 & 0x3fffffffu32;
        let __temp_11665 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11666 = __temp_11665 & 0x3fffffffu32;
        let __temp_11667 = self.__reg_state_7 == 0x3u32;
        let __temp_11668 = __temp_11667 & self.__reg_bus_enable_6;
        let __temp_11669 = if __temp_11668 { __temp_11666 } else { __temp_11664 };
        let __temp_11670 = __temp_11669 & 0x3u32;
        let __temp_11671 = __temp_11670 == 0x0u32;
        let __temp_11672 = if __temp_11671 { __temp_11662 } else { __temp_11650 };
        let __temp_11673 = __temp_11672 >> 0x7u32;
        let __temp_11674 = __temp_11673 & 0x1u32;
        let __temp_11675 = __temp_11674 != 0x0u32;
        let __temp_11676 = self.__reg_state_7 == 0x3u32;
        let __temp_11677 = __temp_11676 & self.__reg_bus_enable_6;
        let __temp_11678 = __temp_11677 & self.__reg_bus_write_5;
        let __temp_11679 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11680 = __temp_11679 & 0x3fffffffu32;
        let __temp_11681 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11682 = __temp_11681 & 0x3fffffffu32;
        let __temp_11683 = self.__reg_state_7 == 0x3u32;
        let __temp_11684 = __temp_11683 & self.__reg_bus_enable_6;
        let __temp_11685 = if __temp_11684 { __temp_11682 } else { __temp_11680 };
        let __temp_11686 = __temp_11685 >> 0x2u32;
        let __temp_11687 = __temp_11686 & 0xfffffffu32;
        let __temp_11688 = __temp_11687 & 0xffffffu32;
        let __temp_11689 = __temp_11688 >> 0x14u32;
        let __temp_11690 = __temp_11689 & 0xfu32;
        let __temp_11691 = __temp_11690 == 0x1u32;
        let __temp_11692 = self.__reg_count_12 >> 0x5u32;
        let __temp_11693 = __temp_11692 & 0x1u32;
        let __temp_11694 = __temp_11693 != 0x0u32;
        let __temp_11695 = !__temp_11694;
        let __temp_11696 = !false;
        let __temp_11697 = __temp_11696 & __temp_11695;
        let __temp_11698 = self.__reg_state_7 == 0x3u32;
        let __temp_11699 = __temp_11698 & self.__reg_bus_enable_6;
        let __temp_11700 = __temp_11699 & self.__reg_bus_write_5;
        let __temp_11701 = __temp_11700 | __temp_11697;
        let __temp_11702 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11703 = __temp_11702 & 0x3fffffffu32;
        let __temp_11704 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11705 = __temp_11704 & 0x3fffffffu32;
        let __temp_11706 = self.__reg_state_7 == 0x3u32;
        let __temp_11707 = __temp_11706 & self.__reg_bus_enable_6;
        let __temp_11708 = if __temp_11707 { __temp_11705 } else { __temp_11703 };
        let __temp_11709 = __temp_11708 >> 0x2u32;
        let __temp_11710 = __temp_11709 & 0xfffffffu32;
        let __temp_11711 = __temp_11710 >> 0x18u32;
        let __temp_11712 = __temp_11711 & 0xfu32;
        let __temp_11713 = __temp_11712 == 0x0u32;
        let __temp_11714 = self.__reg_count_15 >> 0x5u32;
        let __temp_11715 = __temp_11714 & 0x1u32;
        let __temp_11716 = __temp_11715 != 0x0u32;
        let __temp_11717 = !__temp_11716;
        let __temp_11718 = !false;
        let __temp_11719 = __temp_11718 & __temp_11717;
        let __temp_11720 = self.__reg_state_7 == 0x3u32;
        let __temp_11721 = __temp_11720 & self.__reg_bus_enable_6;
        let __temp_11722 = __temp_11721 & self.__reg_bus_write_5;
        let __temp_11723 = __temp_11722 | __temp_11719;
        let __temp_11724 = self.__reg_state_7 == 0x3u32;
        let __temp_11725 = __temp_11724 & self.__reg_bus_enable_6;
        let __temp_11726 = self.__reg_state_7 == 0x0u32;
        let __temp_11727 = __temp_11726 | __temp_11725;
        let __temp_11728 = __temp_11727 & __temp_11723;
        let __temp_11729 = __temp_11728 & __temp_11713;
        let __temp_11730 = __temp_11729 & __temp_11701;
        let __temp_11731 = __temp_11730 & __temp_11691;
        let __temp_11732 = __temp_11731 & __temp_11678;
        let __temp_11733 = __temp_11732 & __temp_11675;
        self.program_ram_mem_element_7_52_write_port_enable = __temp_11733;
        self.program_ram_mem_element_9_54_read_port_0_address = __temp_828;
        self.program_ram_mem_element_9_54_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_9_54_write_port_address = __temp_828;
        let __temp_11734 = self.__reg_bus_write_data_1 as u128;
        let __temp_11735 = __temp_11734 << 0x60u32;
        let __temp_11736 = __temp_11735 | 0x0u128;
        let __temp_11737 = 0x0u32 as u64;
        let __temp_11738 = self.__reg_bus_write_data_1 as u64;
        let __temp_11739 = __temp_11737 << 0x20u32;
        let __temp_11740 = __temp_11739 | __temp_11738;
        let __temp_11741 = __temp_11740 as u128;
        let __temp_11742 = 0x0u64 as u128;
        let __temp_11743 = __temp_11741 << 0x40u32;
        let __temp_11744 = __temp_11743 | __temp_11742;
        let __temp_11745 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11746 = __temp_11745 & 0x3fffffffu32;
        let __temp_11747 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11748 = __temp_11747 & 0x3fffffffu32;
        let __temp_11749 = self.__reg_state_7 == 0x3u32;
        let __temp_11750 = __temp_11749 & self.__reg_bus_enable_6;
        let __temp_11751 = if __temp_11750 { __temp_11748 } else { __temp_11746 };
        let __temp_11752 = __temp_11751 & 0x3u32;
        let __temp_11753 = __temp_11752 == 0x2u32;
        let __temp_11754 = if __temp_11753 { __temp_11744 } else { __temp_11736 };
        let __temp_11755 = 0x0u64 as u128;
        let __temp_11756 = self.__reg_bus_write_data_1 as u128;
        let __temp_11757 = __temp_11755 << 0x20u32;
        let __temp_11758 = __temp_11757 | __temp_11756;
        let __temp_11759 = 0x0u32 as u128;
        let __temp_11760 = __temp_11758 << 0x20u32;
        let __temp_11761 = __temp_11760 | __temp_11759;
        let __temp_11762 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11763 = __temp_11762 & 0x3fffffffu32;
        let __temp_11764 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11765 = __temp_11764 & 0x3fffffffu32;
        let __temp_11766 = self.__reg_state_7 == 0x3u32;
        let __temp_11767 = __temp_11766 & self.__reg_bus_enable_6;
        let __temp_11768 = if __temp_11767 { __temp_11765 } else { __temp_11763 };
        let __temp_11769 = __temp_11768 & 0x3u32;
        let __temp_11770 = __temp_11769 == 0x1u32;
        let __temp_11771 = if __temp_11770 { __temp_11761 } else { __temp_11754 };
        let __temp_11772 = self.__reg_bus_write_data_1 as u128;
        let __temp_11773 = 0x0u128 << 0x20u32;
        let __temp_11774 = __temp_11773 | __temp_11772;
        let __temp_11775 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11776 = __temp_11775 & 0x3fffffffu32;
        let __temp_11777 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11778 = __temp_11777 & 0x3fffffffu32;
        let __temp_11779 = self.__reg_state_7 == 0x3u32;
        let __temp_11780 = __temp_11779 & self.__reg_bus_enable_6;
        let __temp_11781 = if __temp_11780 { __temp_11778 } else { __temp_11776 };
        let __temp_11782 = __temp_11781 & 0x3u32;
        let __temp_11783 = __temp_11782 == 0x0u32;
        let __temp_11784 = if __temp_11783 { __temp_11774 } else { __temp_11771 };
        let __temp_11785 = __temp_11784 >> 0x48u32;
        let __temp_11786 = __temp_11785 as u32;
        let __temp_11787 = __temp_11786 & 0xffu32;
        self.program_ram_mem_element_9_54_write_port_value = __temp_11787;
        let __temp_11788 = true as u32;
        let __temp_11789 = __temp_11788 << 0x1u32;
        let __temp_11790 = __temp_11788 | __temp_11789;
        let __temp_11791 = __temp_11788 << 0x2u32;
        let __temp_11792 = __temp_11790 | __temp_11791;
        let __temp_11793 = __temp_11788 << 0x3u32;
        let __temp_11794 = __temp_11792 | __temp_11793;
        let __temp_11795 = self.__reg_state_7 == 0x3u32;
        let __temp_11796 = __temp_11795 & self.__reg_bus_enable_6;
        let __temp_11797 = if __temp_11796 { self.__reg_bus_write_byte_enable_40 } else { __temp_11794 };
        let __temp_11798 = __temp_11797 << 0xcu32;
        let __temp_11799 = __temp_11798 | 0x0u32;
        let __temp_11800 = true as u32;
        let __temp_11801 = __temp_11800 << 0x1u32;
        let __temp_11802 = __temp_11800 | __temp_11801;
        let __temp_11803 = __temp_11800 << 0x2u32;
        let __temp_11804 = __temp_11802 | __temp_11803;
        let __temp_11805 = __temp_11800 << 0x3u32;
        let __temp_11806 = __temp_11804 | __temp_11805;
        let __temp_11807 = self.__reg_state_7 == 0x3u32;
        let __temp_11808 = __temp_11807 & self.__reg_bus_enable_6;
        let __temp_11809 = if __temp_11808 { self.__reg_bus_write_byte_enable_40 } else { __temp_11806 };
        let __temp_11810 = 0x0u32 << 0x4u32;
        let __temp_11811 = __temp_11810 | __temp_11809;
        let __temp_11812 = __temp_11811 << 0x8u32;
        let __temp_11813 = __temp_11812 | 0x0u32;
        let __temp_11814 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11815 = __temp_11814 & 0x3fffffffu32;
        let __temp_11816 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11817 = __temp_11816 & 0x3fffffffu32;
        let __temp_11818 = self.__reg_state_7 == 0x3u32;
        let __temp_11819 = __temp_11818 & self.__reg_bus_enable_6;
        let __temp_11820 = if __temp_11819 { __temp_11817 } else { __temp_11815 };
        let __temp_11821 = __temp_11820 & 0x3u32;
        let __temp_11822 = __temp_11821 == 0x2u32;
        let __temp_11823 = if __temp_11822 { __temp_11813 } else { __temp_11799 };
        let __temp_11824 = true as u32;
        let __temp_11825 = __temp_11824 << 0x1u32;
        let __temp_11826 = __temp_11824 | __temp_11825;
        let __temp_11827 = __temp_11824 << 0x2u32;
        let __temp_11828 = __temp_11826 | __temp_11827;
        let __temp_11829 = __temp_11824 << 0x3u32;
        let __temp_11830 = __temp_11828 | __temp_11829;
        let __temp_11831 = self.__reg_state_7 == 0x3u32;
        let __temp_11832 = __temp_11831 & self.__reg_bus_enable_6;
        let __temp_11833 = if __temp_11832 { self.__reg_bus_write_byte_enable_40 } else { __temp_11830 };
        let __temp_11834 = 0x0u32 << 0x4u32;
        let __temp_11835 = __temp_11834 | __temp_11833;
        let __temp_11836 = __temp_11835 << 0x4u32;
        let __temp_11837 = __temp_11836 | 0x0u32;
        let __temp_11838 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11839 = __temp_11838 & 0x3fffffffu32;
        let __temp_11840 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11841 = __temp_11840 & 0x3fffffffu32;
        let __temp_11842 = self.__reg_state_7 == 0x3u32;
        let __temp_11843 = __temp_11842 & self.__reg_bus_enable_6;
        let __temp_11844 = if __temp_11843 { __temp_11841 } else { __temp_11839 };
        let __temp_11845 = __temp_11844 & 0x3u32;
        let __temp_11846 = __temp_11845 == 0x1u32;
        let __temp_11847 = if __temp_11846 { __temp_11837 } else { __temp_11823 };
        let __temp_11848 = true as u32;
        let __temp_11849 = __temp_11848 << 0x1u32;
        let __temp_11850 = __temp_11848 | __temp_11849;
        let __temp_11851 = __temp_11848 << 0x2u32;
        let __temp_11852 = __temp_11850 | __temp_11851;
        let __temp_11853 = __temp_11848 << 0x3u32;
        let __temp_11854 = __temp_11852 | __temp_11853;
        let __temp_11855 = self.__reg_state_7 == 0x3u32;
        let __temp_11856 = __temp_11855 & self.__reg_bus_enable_6;
        let __temp_11857 = if __temp_11856 { self.__reg_bus_write_byte_enable_40 } else { __temp_11854 };
        let __temp_11858 = 0x0u32 << 0x4u32;
        let __temp_11859 = __temp_11858 | __temp_11857;
        let __temp_11860 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11861 = __temp_11860 & 0x3fffffffu32;
        let __temp_11862 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11863 = __temp_11862 & 0x3fffffffu32;
        let __temp_11864 = self.__reg_state_7 == 0x3u32;
        let __temp_11865 = __temp_11864 & self.__reg_bus_enable_6;
        let __temp_11866 = if __temp_11865 { __temp_11863 } else { __temp_11861 };
        let __temp_11867 = __temp_11866 & 0x3u32;
        let __temp_11868 = __temp_11867 == 0x0u32;
        let __temp_11869 = if __temp_11868 { __temp_11859 } else { __temp_11847 };
        let __temp_11870 = __temp_11869 >> 0x9u32;
        let __temp_11871 = __temp_11870 & 0x1u32;
        let __temp_11872 = __temp_11871 != 0x0u32;
        let __temp_11873 = self.__reg_state_7 == 0x3u32;
        let __temp_11874 = __temp_11873 & self.__reg_bus_enable_6;
        let __temp_11875 = __temp_11874 & self.__reg_bus_write_5;
        let __temp_11876 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11877 = __temp_11876 & 0x3fffffffu32;
        let __temp_11878 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11879 = __temp_11878 & 0x3fffffffu32;
        let __temp_11880 = self.__reg_state_7 == 0x3u32;
        let __temp_11881 = __temp_11880 & self.__reg_bus_enable_6;
        let __temp_11882 = if __temp_11881 { __temp_11879 } else { __temp_11877 };
        let __temp_11883 = __temp_11882 >> 0x2u32;
        let __temp_11884 = __temp_11883 & 0xfffffffu32;
        let __temp_11885 = __temp_11884 & 0xffffffu32;
        let __temp_11886 = __temp_11885 >> 0x14u32;
        let __temp_11887 = __temp_11886 & 0xfu32;
        let __temp_11888 = __temp_11887 == 0x1u32;
        let __temp_11889 = self.__reg_count_12 >> 0x5u32;
        let __temp_11890 = __temp_11889 & 0x1u32;
        let __temp_11891 = __temp_11890 != 0x0u32;
        let __temp_11892 = !__temp_11891;
        let __temp_11893 = !false;
        let __temp_11894 = __temp_11893 & __temp_11892;
        let __temp_11895 = self.__reg_state_7 == 0x3u32;
        let __temp_11896 = __temp_11895 & self.__reg_bus_enable_6;
        let __temp_11897 = __temp_11896 & self.__reg_bus_write_5;
        let __temp_11898 = __temp_11897 | __temp_11894;
        let __temp_11899 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11900 = __temp_11899 & 0x3fffffffu32;
        let __temp_11901 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11902 = __temp_11901 & 0x3fffffffu32;
        let __temp_11903 = self.__reg_state_7 == 0x3u32;
        let __temp_11904 = __temp_11903 & self.__reg_bus_enable_6;
        let __temp_11905 = if __temp_11904 { __temp_11902 } else { __temp_11900 };
        let __temp_11906 = __temp_11905 >> 0x2u32;
        let __temp_11907 = __temp_11906 & 0xfffffffu32;
        let __temp_11908 = __temp_11907 >> 0x18u32;
        let __temp_11909 = __temp_11908 & 0xfu32;
        let __temp_11910 = __temp_11909 == 0x0u32;
        let __temp_11911 = self.__reg_count_15 >> 0x5u32;
        let __temp_11912 = __temp_11911 & 0x1u32;
        let __temp_11913 = __temp_11912 != 0x0u32;
        let __temp_11914 = !__temp_11913;
        let __temp_11915 = !false;
        let __temp_11916 = __temp_11915 & __temp_11914;
        let __temp_11917 = self.__reg_state_7 == 0x3u32;
        let __temp_11918 = __temp_11917 & self.__reg_bus_enable_6;
        let __temp_11919 = __temp_11918 & self.__reg_bus_write_5;
        let __temp_11920 = __temp_11919 | __temp_11916;
        let __temp_11921 = self.__reg_state_7 == 0x3u32;
        let __temp_11922 = __temp_11921 & self.__reg_bus_enable_6;
        let __temp_11923 = self.__reg_state_7 == 0x0u32;
        let __temp_11924 = __temp_11923 | __temp_11922;
        let __temp_11925 = __temp_11924 & __temp_11920;
        let __temp_11926 = __temp_11925 & __temp_11910;
        let __temp_11927 = __temp_11926 & __temp_11898;
        let __temp_11928 = __temp_11927 & __temp_11888;
        let __temp_11929 = __temp_11928 & __temp_11875;
        let __temp_11930 = __temp_11929 & __temp_11872;
        self.program_ram_mem_element_9_54_write_port_enable = __temp_11930;
        self.mem_2_read_port_0_address = self.__reg_mem_read_addr_39;
        let __temp_11931 = self.__reg_count_12 == 0x0u32;
        let __temp_11932 = !__temp_11931;
        let __temp_11933 = !self.__reg_replica_fifo_read_data_valid_21;
        let __temp_11934 = !self.__reg_data_buf_full_22;
        let __temp_11935 = __temp_11934 & __temp_11933;
        let __temp_11936 = self.__reg_count_11 == 0x0u32;
        let __temp_11937 = !__temp_11936;
        let __temp_11938 = self.__reg_count_23 == 0x0u32;
        let __temp_11939 = !__temp_11938;
        let __temp_11940 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11941 = __temp_11940 == 0x6u32;
        let __temp_11942 = if __temp_11941 { __temp_11939 } else { __temp_11937 };
        let __temp_11943 = self.__reg_count_26 == 0x0u32;
        let __temp_11944 = !__temp_11943;
        let __temp_11945 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11946 = __temp_11945 == 0x5u32;
        let __temp_11947 = if __temp_11946 { __temp_11944 } else { __temp_11942 };
        let __temp_11948 = self.__reg_count_28 == 0x0u32;
        let __temp_11949 = !__temp_11948;
        let __temp_11950 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11951 = __temp_11950 == 0x4u32;
        let __temp_11952 = if __temp_11951 { __temp_11949 } else { __temp_11947 };
        let __temp_11953 = self.__reg_count_30 == 0x0u32;
        let __temp_11954 = !__temp_11953;
        let __temp_11955 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11956 = __temp_11955 == 0x3u32;
        let __temp_11957 = if __temp_11956 { __temp_11954 } else { __temp_11952 };
        let __temp_11958 = self.__reg_count_32 == 0x0u32;
        let __temp_11959 = !__temp_11958;
        let __temp_11960 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11961 = __temp_11960 == 0x2u32;
        let __temp_11962 = if __temp_11961 { __temp_11959 } else { __temp_11957 };
        let __temp_11963 = self.__reg_count_34 == 0x0u32;
        let __temp_11964 = !__temp_11963;
        let __temp_11965 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11966 = __temp_11965 == 0x1u32;
        let __temp_11967 = if __temp_11966 { __temp_11964 } else { __temp_11962 };
        let __temp_11968 = self.__reg_count_36 == 0x0u32;
        let __temp_11969 = !__temp_11968;
        let __temp_11970 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_11971 = __temp_11970 == 0x0u32;
        let __temp_11972 = if __temp_11971 { __temp_11969 } else { __temp_11967 };
        let __temp_11973 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_11974 = !false;
        let __temp_11975 = __temp_11974 & __temp_11973;
        let __temp_11976 = __temp_11975 & __temp_11972;
        let __temp_11977 = __temp_11976 | __temp_11935;
        let __temp_11978 = __temp_11977 & __temp_11932;
        self.mem_2_read_port_0_enable = __temp_11978;
        self.mem_2_write_port_address = self.__reg_mem_write_addr_38;
        let __temp_11979 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11980 = __temp_11979 & 0x3fffffffu32;
        let __temp_11981 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11982 = __temp_11981 & 0x3fffffffu32;
        let __temp_11983 = self.__reg_state_7 == 0x3u32;
        let __temp_11984 = __temp_11983 & self.__reg_bus_enable_6;
        let __temp_11985 = if __temp_11984 { __temp_11982 } else { __temp_11980 };
        let __temp_11986 = __temp_11985 >> 0x2u32;
        let __temp_11987 = __temp_11986 & 0xfffffffu32;
        let __temp_11988 = __temp_11987 & 0xffffffu32;
        let __temp_11989 = __temp_11988 >> 0x14u32;
        let __temp_11990 = __temp_11989 & 0xfu32;
        self.mem_2_write_port_value = __temp_11990;
        let __temp_11991 = self.__reg_count_12 >> 0x5u32;
        let __temp_11992 = __temp_11991 & 0x1u32;
        let __temp_11993 = __temp_11992 != 0x0u32;
        let __temp_11994 = !__temp_11993;
        let __temp_11995 = self.__reg_pc_13 >> 0x2u32;
        let __temp_11996 = __temp_11995 & 0x3fffffffu32;
        let __temp_11997 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_11998 = __temp_11997 & 0x3fffffffu32;
        let __temp_11999 = self.__reg_state_7 == 0x3u32;
        let __temp_12000 = __temp_11999 & self.__reg_bus_enable_6;
        let __temp_12001 = if __temp_12000 { __temp_11998 } else { __temp_11996 };
        let __temp_12002 = __temp_12001 >> 0x2u32;
        let __temp_12003 = __temp_12002 & 0xfffffffu32;
        let __temp_12004 = __temp_12003 & 0xffffffu32;
        let __temp_12005 = __temp_12004 >> 0x14u32;
        let __temp_12006 = __temp_12005 & 0xfu32;
        let __temp_12007 = __temp_12006 == 0x7u32;
        let __temp_12008 = true & __temp_12007;
        let __temp_12009 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12010 = __temp_12009 & 0x3fffffffu32;
        let __temp_12011 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12012 = __temp_12011 & 0x3fffffffu32;
        let __temp_12013 = self.__reg_state_7 == 0x3u32;
        let __temp_12014 = __temp_12013 & self.__reg_bus_enable_6;
        let __temp_12015 = if __temp_12014 { __temp_12012 } else { __temp_12010 };
        let __temp_12016 = __temp_12015 >> 0x2u32;
        let __temp_12017 = __temp_12016 & 0xfffffffu32;
        let __temp_12018 = __temp_12017 & 0xffffffu32;
        let __temp_12019 = __temp_12018 >> 0x14u32;
        let __temp_12020 = __temp_12019 & 0xfu32;
        let __temp_12021 = __temp_12020 == 0x6u32;
        let __temp_12022 = true & __temp_12021;
        let __temp_12023 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12024 = __temp_12023 & 0x3fffffffu32;
        let __temp_12025 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12026 = __temp_12025 & 0x3fffffffu32;
        let __temp_12027 = self.__reg_state_7 == 0x3u32;
        let __temp_12028 = __temp_12027 & self.__reg_bus_enable_6;
        let __temp_12029 = if __temp_12028 { __temp_12026 } else { __temp_12024 };
        let __temp_12030 = __temp_12029 >> 0x2u32;
        let __temp_12031 = __temp_12030 & 0xfffffffu32;
        let __temp_12032 = __temp_12031 & 0xffffffu32;
        let __temp_12033 = __temp_12032 >> 0x14u32;
        let __temp_12034 = __temp_12033 & 0xfu32;
        let __temp_12035 = __temp_12034 == 0x5u32;
        let __temp_12036 = true & __temp_12035;
        let __temp_12037 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12038 = __temp_12037 & 0x3fffffffu32;
        let __temp_12039 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12040 = __temp_12039 & 0x3fffffffu32;
        let __temp_12041 = self.__reg_state_7 == 0x3u32;
        let __temp_12042 = __temp_12041 & self.__reg_bus_enable_6;
        let __temp_12043 = if __temp_12042 { __temp_12040 } else { __temp_12038 };
        let __temp_12044 = __temp_12043 >> 0x2u32;
        let __temp_12045 = __temp_12044 & 0xfffffffu32;
        let __temp_12046 = __temp_12045 & 0xffffffu32;
        let __temp_12047 = __temp_12046 >> 0x14u32;
        let __temp_12048 = __temp_12047 & 0xfu32;
        let __temp_12049 = __temp_12048 == 0x4u32;
        let __temp_12050 = true & __temp_12049;
        let __temp_12051 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12052 = __temp_12051 & 0x3fffffffu32;
        let __temp_12053 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12054 = __temp_12053 & 0x3fffffffu32;
        let __temp_12055 = self.__reg_state_7 == 0x3u32;
        let __temp_12056 = __temp_12055 & self.__reg_bus_enable_6;
        let __temp_12057 = if __temp_12056 { __temp_12054 } else { __temp_12052 };
        let __temp_12058 = __temp_12057 >> 0x2u32;
        let __temp_12059 = __temp_12058 & 0xfffffffu32;
        let __temp_12060 = __temp_12059 & 0xffffffu32;
        let __temp_12061 = __temp_12060 >> 0x14u32;
        let __temp_12062 = __temp_12061 & 0xfu32;
        let __temp_12063 = __temp_12062 == 0x3u32;
        let __temp_12064 = true & __temp_12063;
        let __temp_12065 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12066 = __temp_12065 & 0x3fffffffu32;
        let __temp_12067 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12068 = __temp_12067 & 0x3fffffffu32;
        let __temp_12069 = self.__reg_state_7 == 0x3u32;
        let __temp_12070 = __temp_12069 & self.__reg_bus_enable_6;
        let __temp_12071 = if __temp_12070 { __temp_12068 } else { __temp_12066 };
        let __temp_12072 = __temp_12071 >> 0x2u32;
        let __temp_12073 = __temp_12072 & 0xfffffffu32;
        let __temp_12074 = __temp_12073 & 0xffffffu32;
        let __temp_12075 = __temp_12074 >> 0x14u32;
        let __temp_12076 = __temp_12075 & 0xfu32;
        let __temp_12077 = __temp_12076 == 0x2u32;
        let __temp_12078 = true & __temp_12077;
        let __temp_12079 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12080 = __temp_12079 & 0x3fffffffu32;
        let __temp_12081 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12082 = __temp_12081 & 0x3fffffffu32;
        let __temp_12083 = self.__reg_state_7 == 0x3u32;
        let __temp_12084 = __temp_12083 & self.__reg_bus_enable_6;
        let __temp_12085 = if __temp_12084 { __temp_12082 } else { __temp_12080 };
        let __temp_12086 = __temp_12085 >> 0x2u32;
        let __temp_12087 = __temp_12086 & 0xfffffffu32;
        let __temp_12088 = __temp_12087 & 0xffffffu32;
        let __temp_12089 = __temp_12088 >> 0x14u32;
        let __temp_12090 = __temp_12089 & 0xfu32;
        let __temp_12091 = __temp_12090 == 0x1u32;
        let __temp_12092 = true & __temp_12091;
        let __temp_12093 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12094 = __temp_12093 & 0x3fffffffu32;
        let __temp_12095 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12096 = __temp_12095 & 0x3fffffffu32;
        let __temp_12097 = self.__reg_state_7 == 0x3u32;
        let __temp_12098 = __temp_12097 & self.__reg_bus_enable_6;
        let __temp_12099 = if __temp_12098 { __temp_12096 } else { __temp_12094 };
        let __temp_12100 = __temp_12099 >> 0x2u32;
        let __temp_12101 = __temp_12100 & 0xfffffffu32;
        let __temp_12102 = __temp_12101 & 0xffffffu32;
        let __temp_12103 = __temp_12102 >> 0x14u32;
        let __temp_12104 = __temp_12103 & 0xfu32;
        let __temp_12105 = __temp_12104 == 0x0u32;
        let __temp_12106 = true & __temp_12105;
        let __temp_12107 = false | __temp_12106;
        let __temp_12108 = __temp_12107 | __temp_12092;
        let __temp_12109 = __temp_12108 | __temp_12078;
        let __temp_12110 = __temp_12109 | __temp_12064;
        let __temp_12111 = __temp_12110 | __temp_12050;
        let __temp_12112 = __temp_12111 | __temp_12036;
        let __temp_12113 = __temp_12112 | __temp_12022;
        let __temp_12114 = __temp_12113 | __temp_12008;
        let __temp_12115 = self.__reg_count_12 >> 0x5u32;
        let __temp_12116 = __temp_12115 & 0x1u32;
        let __temp_12117 = __temp_12116 != 0x0u32;
        let __temp_12118 = !__temp_12117;
        let __temp_12119 = !false;
        let __temp_12120 = __temp_12119 & __temp_12118;
        let __temp_12121 = self.__reg_state_7 == 0x3u32;
        let __temp_12122 = __temp_12121 & self.__reg_bus_enable_6;
        let __temp_12123 = __temp_12122 & self.__reg_bus_write_5;
        let __temp_12124 = __temp_12123 | __temp_12120;
        let __temp_12125 = self.__reg_state_7 == 0x3u32;
        let __temp_12126 = __temp_12125 & self.__reg_bus_enable_6;
        let __temp_12127 = __temp_12126 & self.__reg_bus_write_5;
        let __temp_12128 = !__temp_12127;
        let __temp_12129 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12130 = __temp_12129 & 0x3fffffffu32;
        let __temp_12131 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12132 = __temp_12131 & 0x3fffffffu32;
        let __temp_12133 = self.__reg_state_7 == 0x3u32;
        let __temp_12134 = __temp_12133 & self.__reg_bus_enable_6;
        let __temp_12135 = if __temp_12134 { __temp_12132 } else { __temp_12130 };
        let __temp_12136 = __temp_12135 >> 0x2u32;
        let __temp_12137 = __temp_12136 & 0xfffffffu32;
        let __temp_12138 = __temp_12137 >> 0x18u32;
        let __temp_12139 = __temp_12138 & 0xfu32;
        let __temp_12140 = __temp_12139 == 0x0u32;
        let __temp_12141 = self.__reg_count_15 >> 0x5u32;
        let __temp_12142 = __temp_12141 & 0x1u32;
        let __temp_12143 = __temp_12142 != 0x0u32;
        let __temp_12144 = !__temp_12143;
        let __temp_12145 = !false;
        let __temp_12146 = __temp_12145 & __temp_12144;
        let __temp_12147 = self.__reg_state_7 == 0x3u32;
        let __temp_12148 = __temp_12147 & self.__reg_bus_enable_6;
        let __temp_12149 = __temp_12148 & self.__reg_bus_write_5;
        let __temp_12150 = __temp_12149 | __temp_12146;
        let __temp_12151 = self.__reg_state_7 == 0x3u32;
        let __temp_12152 = __temp_12151 & self.__reg_bus_enable_6;
        let __temp_12153 = self.__reg_state_7 == 0x0u32;
        let __temp_12154 = __temp_12153 | __temp_12152;
        let __temp_12155 = __temp_12154 & __temp_12150;
        let __temp_12156 = __temp_12155 & __temp_12140;
        let __temp_12157 = __temp_12156 & __temp_12128;
        let __temp_12158 = __temp_12157 & __temp_12124;
        let __temp_12159 = __temp_12158 & __temp_12114;
        let __temp_12160 = __temp_12159 & __temp_11994;
        self.mem_2_write_port_enable = __temp_12160;
        self.depth_buffer_element_4_27_read_port_0_address = __temp_5771;
        self.depth_buffer_element_4_27_read_port_0_enable = __temp_5833;
        self.depth_buffer_element_4_27_write_port_address = __temp_5905;
        let __temp_12161 = self.__reg_stage_21_z_70 as u128;
        let __temp_12162 = __temp_12161 << 0x10u32;
        let __temp_12163 = __temp_12161 | __temp_12162;
        let __temp_12164 = __temp_12161 << 0x20u32;
        let __temp_12165 = __temp_12163 | __temp_12164;
        let __temp_12166 = __temp_12161 << 0x30u32;
        let __temp_12167 = __temp_12165 | __temp_12166;
        let __temp_12168 = __temp_12161 << 0x40u32;
        let __temp_12169 = __temp_12167 | __temp_12168;
        let __temp_12170 = __temp_12161 << 0x50u32;
        let __temp_12171 = __temp_12169 | __temp_12170;
        let __temp_12172 = __temp_12161 << 0x60u32;
        let __temp_12173 = __temp_12171 | __temp_12172;
        let __temp_12174 = __temp_12161 << 0x70u32;
        let __temp_12175 = __temp_12173 | __temp_12174;
        let __temp_12176 = self.__reg_bus_write_data_1 as u128;
        let __temp_12177 = __temp_12176 << 0x60u32;
        let __temp_12178 = __temp_12177 | 0x0u128;
        let __temp_12179 = 0x0u32 as u64;
        let __temp_12180 = self.__reg_bus_write_data_1 as u64;
        let __temp_12181 = __temp_12179 << 0x20u32;
        let __temp_12182 = __temp_12181 | __temp_12180;
        let __temp_12183 = __temp_12182 as u128;
        let __temp_12184 = 0x0u64 as u128;
        let __temp_12185 = __temp_12183 << 0x40u32;
        let __temp_12186 = __temp_12185 | __temp_12184;
        let __temp_12187 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12188 = __temp_12187 & 0x3fffffffu32;
        let __temp_12189 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12190 = __temp_12189 & 0x3fffffffu32;
        let __temp_12191 = self.__reg_state_7 == 0x3u32;
        let __temp_12192 = __temp_12191 & self.__reg_bus_enable_6;
        let __temp_12193 = if __temp_12192 { __temp_12190 } else { __temp_12188 };
        let __temp_12194 = __temp_12193 & 0x3u32;
        let __temp_12195 = __temp_12194 == 0x2u32;
        let __temp_12196 = if __temp_12195 { __temp_12186 } else { __temp_12178 };
        let __temp_12197 = 0x0u64 as u128;
        let __temp_12198 = self.__reg_bus_write_data_1 as u128;
        let __temp_12199 = __temp_12197 << 0x20u32;
        let __temp_12200 = __temp_12199 | __temp_12198;
        let __temp_12201 = 0x0u32 as u128;
        let __temp_12202 = __temp_12200 << 0x20u32;
        let __temp_12203 = __temp_12202 | __temp_12201;
        let __temp_12204 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12205 = __temp_12204 & 0x3fffffffu32;
        let __temp_12206 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12207 = __temp_12206 & 0x3fffffffu32;
        let __temp_12208 = self.__reg_state_7 == 0x3u32;
        let __temp_12209 = __temp_12208 & self.__reg_bus_enable_6;
        let __temp_12210 = if __temp_12209 { __temp_12207 } else { __temp_12205 };
        let __temp_12211 = __temp_12210 & 0x3u32;
        let __temp_12212 = __temp_12211 == 0x1u32;
        let __temp_12213 = if __temp_12212 { __temp_12203 } else { __temp_12196 };
        let __temp_12214 = self.__reg_bus_write_data_1 as u128;
        let __temp_12215 = 0x0u128 << 0x20u32;
        let __temp_12216 = __temp_12215 | __temp_12214;
        let __temp_12217 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12218 = __temp_12217 & 0x3fffffffu32;
        let __temp_12219 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12220 = __temp_12219 & 0x3fffffffu32;
        let __temp_12221 = self.__reg_state_7 == 0x3u32;
        let __temp_12222 = __temp_12221 & self.__reg_bus_enable_6;
        let __temp_12223 = if __temp_12222 { __temp_12220 } else { __temp_12218 };
        let __temp_12224 = __temp_12223 & 0x3u32;
        let __temp_12225 = __temp_12224 == 0x0u32;
        let __temp_12226 = if __temp_12225 { __temp_12216 } else { __temp_12213 };
        let __temp_12227 = self.__reg_state_7 == 0x3u32;
        let __temp_12228 = __temp_12227 & self.__reg_bus_enable_6;
        let __temp_12229 = __temp_12228 & self.__reg_bus_write_5;
        let __temp_12230 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12231 = __temp_12230 & 0x3fffffffu32;
        let __temp_12232 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12233 = __temp_12232 & 0x3fffffffu32;
        let __temp_12234 = self.__reg_state_7 == 0x3u32;
        let __temp_12235 = __temp_12234 & self.__reg_bus_enable_6;
        let __temp_12236 = if __temp_12235 { __temp_12233 } else { __temp_12231 };
        let __temp_12237 = __temp_12236 >> 0x2u32;
        let __temp_12238 = __temp_12237 & 0xfffffffu32;
        let __temp_12239 = __temp_12238 & 0xffffffu32;
        let __temp_12240 = __temp_12239 >> 0x14u32;
        let __temp_12241 = __temp_12240 & 0xfu32;
        let __temp_12242 = __temp_12241 == 0x6u32;
        let __temp_12243 = self.__reg_count_12 >> 0x5u32;
        let __temp_12244 = __temp_12243 & 0x1u32;
        let __temp_12245 = __temp_12244 != 0x0u32;
        let __temp_12246 = !__temp_12245;
        let __temp_12247 = !false;
        let __temp_12248 = __temp_12247 & __temp_12246;
        let __temp_12249 = self.__reg_state_7 == 0x3u32;
        let __temp_12250 = __temp_12249 & self.__reg_bus_enable_6;
        let __temp_12251 = __temp_12250 & self.__reg_bus_write_5;
        let __temp_12252 = __temp_12251 | __temp_12248;
        let __temp_12253 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12254 = __temp_12253 & 0x3fffffffu32;
        let __temp_12255 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12256 = __temp_12255 & 0x3fffffffu32;
        let __temp_12257 = self.__reg_state_7 == 0x3u32;
        let __temp_12258 = __temp_12257 & self.__reg_bus_enable_6;
        let __temp_12259 = if __temp_12258 { __temp_12256 } else { __temp_12254 };
        let __temp_12260 = __temp_12259 >> 0x2u32;
        let __temp_12261 = __temp_12260 & 0xfffffffu32;
        let __temp_12262 = __temp_12261 >> 0x18u32;
        let __temp_12263 = __temp_12262 & 0xfu32;
        let __temp_12264 = __temp_12263 == 0x0u32;
        let __temp_12265 = self.__reg_count_15 >> 0x5u32;
        let __temp_12266 = __temp_12265 & 0x1u32;
        let __temp_12267 = __temp_12266 != 0x0u32;
        let __temp_12268 = !__temp_12267;
        let __temp_12269 = !false;
        let __temp_12270 = __temp_12269 & __temp_12268;
        let __temp_12271 = self.__reg_state_7 == 0x3u32;
        let __temp_12272 = __temp_12271 & self.__reg_bus_enable_6;
        let __temp_12273 = __temp_12272 & self.__reg_bus_write_5;
        let __temp_12274 = __temp_12273 | __temp_12270;
        let __temp_12275 = self.__reg_state_7 == 0x3u32;
        let __temp_12276 = __temp_12275 & self.__reg_bus_enable_6;
        let __temp_12277 = self.__reg_state_7 == 0x0u32;
        let __temp_12278 = __temp_12277 | __temp_12276;
        let __temp_12279 = __temp_12278 & __temp_12274;
        let __temp_12280 = __temp_12279 & __temp_12264;
        let __temp_12281 = __temp_12280 & __temp_12252;
        let __temp_12282 = __temp_12281 & __temp_12242;
        let __temp_12283 = __temp_12282 & __temp_12229;
        let __temp_12284 = if __temp_12283 { __temp_12226 } else { __temp_12175 };
        let __temp_12285 = __temp_12284 >> 0x40u32;
        let __temp_12286 = __temp_12285 as u32;
        let __temp_12287 = __temp_12286 & 0xffffu32;
        self.depth_buffer_element_4_27_write_port_value = __temp_12287;
        let __temp_12288 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12289 = __temp_12288 == 0x0u32;
        let __temp_12290 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12291 = __temp_12290 == 0x1u32;
        let __temp_12292 = __temp_12291 as u32;
        let __temp_12293 = __temp_12289 as u32;
        let __temp_12294 = __temp_12292 << 0x1u32;
        let __temp_12295 = __temp_12294 | __temp_12293;
        let __temp_12296 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12297 = __temp_12296 == 0x2u32;
        let __temp_12298 = __temp_12297 as u32;
        let __temp_12299 = __temp_12298 << 0x2u32;
        let __temp_12300 = __temp_12299 | __temp_12295;
        let __temp_12301 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12302 = __temp_12301 == 0x3u32;
        let __temp_12303 = __temp_12302 as u32;
        let __temp_12304 = __temp_12303 << 0x3u32;
        let __temp_12305 = __temp_12304 | __temp_12300;
        let __temp_12306 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12307 = __temp_12306 == 0x4u32;
        let __temp_12308 = __temp_12307 as u32;
        let __temp_12309 = __temp_12308 << 0x4u32;
        let __temp_12310 = __temp_12309 | __temp_12305;
        let __temp_12311 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12312 = __temp_12311 == 0x5u32;
        let __temp_12313 = __temp_12312 as u32;
        let __temp_12314 = __temp_12313 << 0x5u32;
        let __temp_12315 = __temp_12314 | __temp_12310;
        let __temp_12316 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12317 = __temp_12316 == 0x6u32;
        let __temp_12318 = __temp_12317 as u32;
        let __temp_12319 = __temp_12318 << 0x6u32;
        let __temp_12320 = __temp_12319 | __temp_12315;
        let __temp_12321 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_12322 = __temp_12321 == 0x7u32;
        let __temp_12323 = __temp_12322 as u32;
        let __temp_12324 = __temp_12323 << 0x7u32;
        let __temp_12325 = __temp_12324 | __temp_12320;
        let __temp_12326 = true as u32;
        let __temp_12327 = __temp_12326 << 0x1u32;
        let __temp_12328 = __temp_12326 | __temp_12327;
        let __temp_12329 = __temp_12326 << 0x2u32;
        let __temp_12330 = __temp_12328 | __temp_12329;
        let __temp_12331 = __temp_12326 << 0x3u32;
        let __temp_12332 = __temp_12330 | __temp_12331;
        let __temp_12333 = self.__reg_state_7 == 0x3u32;
        let __temp_12334 = __temp_12333 & self.__reg_bus_enable_6;
        let __temp_12335 = if __temp_12334 { self.__reg_bus_write_byte_enable_40 } else { __temp_12332 };
        let __temp_12336 = __temp_12335 << 0xcu32;
        let __temp_12337 = __temp_12336 | 0x0u32;
        let __temp_12338 = true as u32;
        let __temp_12339 = __temp_12338 << 0x1u32;
        let __temp_12340 = __temp_12338 | __temp_12339;
        let __temp_12341 = __temp_12338 << 0x2u32;
        let __temp_12342 = __temp_12340 | __temp_12341;
        let __temp_12343 = __temp_12338 << 0x3u32;
        let __temp_12344 = __temp_12342 | __temp_12343;
        let __temp_12345 = self.__reg_state_7 == 0x3u32;
        let __temp_12346 = __temp_12345 & self.__reg_bus_enable_6;
        let __temp_12347 = if __temp_12346 { self.__reg_bus_write_byte_enable_40 } else { __temp_12344 };
        let __temp_12348 = 0x0u32 << 0x4u32;
        let __temp_12349 = __temp_12348 | __temp_12347;
        let __temp_12350 = __temp_12349 << 0x8u32;
        let __temp_12351 = __temp_12350 | 0x0u32;
        let __temp_12352 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12353 = __temp_12352 & 0x3fffffffu32;
        let __temp_12354 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12355 = __temp_12354 & 0x3fffffffu32;
        let __temp_12356 = self.__reg_state_7 == 0x3u32;
        let __temp_12357 = __temp_12356 & self.__reg_bus_enable_6;
        let __temp_12358 = if __temp_12357 { __temp_12355 } else { __temp_12353 };
        let __temp_12359 = __temp_12358 & 0x3u32;
        let __temp_12360 = __temp_12359 == 0x2u32;
        let __temp_12361 = if __temp_12360 { __temp_12351 } else { __temp_12337 };
        let __temp_12362 = true as u32;
        let __temp_12363 = __temp_12362 << 0x1u32;
        let __temp_12364 = __temp_12362 | __temp_12363;
        let __temp_12365 = __temp_12362 << 0x2u32;
        let __temp_12366 = __temp_12364 | __temp_12365;
        let __temp_12367 = __temp_12362 << 0x3u32;
        let __temp_12368 = __temp_12366 | __temp_12367;
        let __temp_12369 = self.__reg_state_7 == 0x3u32;
        let __temp_12370 = __temp_12369 & self.__reg_bus_enable_6;
        let __temp_12371 = if __temp_12370 { self.__reg_bus_write_byte_enable_40 } else { __temp_12368 };
        let __temp_12372 = 0x0u32 << 0x4u32;
        let __temp_12373 = __temp_12372 | __temp_12371;
        let __temp_12374 = __temp_12373 << 0x4u32;
        let __temp_12375 = __temp_12374 | 0x0u32;
        let __temp_12376 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12377 = __temp_12376 & 0x3fffffffu32;
        let __temp_12378 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12379 = __temp_12378 & 0x3fffffffu32;
        let __temp_12380 = self.__reg_state_7 == 0x3u32;
        let __temp_12381 = __temp_12380 & self.__reg_bus_enable_6;
        let __temp_12382 = if __temp_12381 { __temp_12379 } else { __temp_12377 };
        let __temp_12383 = __temp_12382 & 0x3u32;
        let __temp_12384 = __temp_12383 == 0x1u32;
        let __temp_12385 = if __temp_12384 { __temp_12375 } else { __temp_12361 };
        let __temp_12386 = true as u32;
        let __temp_12387 = __temp_12386 << 0x1u32;
        let __temp_12388 = __temp_12386 | __temp_12387;
        let __temp_12389 = __temp_12386 << 0x2u32;
        let __temp_12390 = __temp_12388 | __temp_12389;
        let __temp_12391 = __temp_12386 << 0x3u32;
        let __temp_12392 = __temp_12390 | __temp_12391;
        let __temp_12393 = self.__reg_state_7 == 0x3u32;
        let __temp_12394 = __temp_12393 & self.__reg_bus_enable_6;
        let __temp_12395 = if __temp_12394 { self.__reg_bus_write_byte_enable_40 } else { __temp_12392 };
        let __temp_12396 = 0x0u32 << 0x4u32;
        let __temp_12397 = __temp_12396 | __temp_12395;
        let __temp_12398 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12399 = __temp_12398 & 0x3fffffffu32;
        let __temp_12400 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12401 = __temp_12400 & 0x3fffffffu32;
        let __temp_12402 = self.__reg_state_7 == 0x3u32;
        let __temp_12403 = __temp_12402 & self.__reg_bus_enable_6;
        let __temp_12404 = if __temp_12403 { __temp_12401 } else { __temp_12399 };
        let __temp_12405 = __temp_12404 & 0x3u32;
        let __temp_12406 = __temp_12405 == 0x0u32;
        let __temp_12407 = if __temp_12406 { __temp_12397 } else { __temp_12385 };
        let __temp_12408 = __temp_12407 & 0x1u32;
        let __temp_12409 = __temp_12408 != 0x0u32;
        let __temp_12410 = true as u32;
        let __temp_12411 = __temp_12410 << 0x1u32;
        let __temp_12412 = __temp_12410 | __temp_12411;
        let __temp_12413 = __temp_12410 << 0x2u32;
        let __temp_12414 = __temp_12412 | __temp_12413;
        let __temp_12415 = __temp_12410 << 0x3u32;
        let __temp_12416 = __temp_12414 | __temp_12415;
        let __temp_12417 = self.__reg_state_7 == 0x3u32;
        let __temp_12418 = __temp_12417 & self.__reg_bus_enable_6;
        let __temp_12419 = if __temp_12418 { self.__reg_bus_write_byte_enable_40 } else { __temp_12416 };
        let __temp_12420 = __temp_12419 << 0xcu32;
        let __temp_12421 = __temp_12420 | 0x0u32;
        let __temp_12422 = true as u32;
        let __temp_12423 = __temp_12422 << 0x1u32;
        let __temp_12424 = __temp_12422 | __temp_12423;
        let __temp_12425 = __temp_12422 << 0x2u32;
        let __temp_12426 = __temp_12424 | __temp_12425;
        let __temp_12427 = __temp_12422 << 0x3u32;
        let __temp_12428 = __temp_12426 | __temp_12427;
        let __temp_12429 = self.__reg_state_7 == 0x3u32;
        let __temp_12430 = __temp_12429 & self.__reg_bus_enable_6;
        let __temp_12431 = if __temp_12430 { self.__reg_bus_write_byte_enable_40 } else { __temp_12428 };
        let __temp_12432 = 0x0u32 << 0x4u32;
        let __temp_12433 = __temp_12432 | __temp_12431;
        let __temp_12434 = __temp_12433 << 0x8u32;
        let __temp_12435 = __temp_12434 | 0x0u32;
        let __temp_12436 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12437 = __temp_12436 & 0x3fffffffu32;
        let __temp_12438 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12439 = __temp_12438 & 0x3fffffffu32;
        let __temp_12440 = self.__reg_state_7 == 0x3u32;
        let __temp_12441 = __temp_12440 & self.__reg_bus_enable_6;
        let __temp_12442 = if __temp_12441 { __temp_12439 } else { __temp_12437 };
        let __temp_12443 = __temp_12442 & 0x3u32;
        let __temp_12444 = __temp_12443 == 0x2u32;
        let __temp_12445 = if __temp_12444 { __temp_12435 } else { __temp_12421 };
        let __temp_12446 = true as u32;
        let __temp_12447 = __temp_12446 << 0x1u32;
        let __temp_12448 = __temp_12446 | __temp_12447;
        let __temp_12449 = __temp_12446 << 0x2u32;
        let __temp_12450 = __temp_12448 | __temp_12449;
        let __temp_12451 = __temp_12446 << 0x3u32;
        let __temp_12452 = __temp_12450 | __temp_12451;
        let __temp_12453 = self.__reg_state_7 == 0x3u32;
        let __temp_12454 = __temp_12453 & self.__reg_bus_enable_6;
        let __temp_12455 = if __temp_12454 { self.__reg_bus_write_byte_enable_40 } else { __temp_12452 };
        let __temp_12456 = 0x0u32 << 0x4u32;
        let __temp_12457 = __temp_12456 | __temp_12455;
        let __temp_12458 = __temp_12457 << 0x4u32;
        let __temp_12459 = __temp_12458 | 0x0u32;
        let __temp_12460 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12461 = __temp_12460 & 0x3fffffffu32;
        let __temp_12462 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12463 = __temp_12462 & 0x3fffffffu32;
        let __temp_12464 = self.__reg_state_7 == 0x3u32;
        let __temp_12465 = __temp_12464 & self.__reg_bus_enable_6;
        let __temp_12466 = if __temp_12465 { __temp_12463 } else { __temp_12461 };
        let __temp_12467 = __temp_12466 & 0x3u32;
        let __temp_12468 = __temp_12467 == 0x1u32;
        let __temp_12469 = if __temp_12468 { __temp_12459 } else { __temp_12445 };
        let __temp_12470 = true as u32;
        let __temp_12471 = __temp_12470 << 0x1u32;
        let __temp_12472 = __temp_12470 | __temp_12471;
        let __temp_12473 = __temp_12470 << 0x2u32;
        let __temp_12474 = __temp_12472 | __temp_12473;
        let __temp_12475 = __temp_12470 << 0x3u32;
        let __temp_12476 = __temp_12474 | __temp_12475;
        let __temp_12477 = self.__reg_state_7 == 0x3u32;
        let __temp_12478 = __temp_12477 & self.__reg_bus_enable_6;
        let __temp_12479 = if __temp_12478 { self.__reg_bus_write_byte_enable_40 } else { __temp_12476 };
        let __temp_12480 = 0x0u32 << 0x4u32;
        let __temp_12481 = __temp_12480 | __temp_12479;
        let __temp_12482 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12483 = __temp_12482 & 0x3fffffffu32;
        let __temp_12484 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12485 = __temp_12484 & 0x3fffffffu32;
        let __temp_12486 = self.__reg_state_7 == 0x3u32;
        let __temp_12487 = __temp_12486 & self.__reg_bus_enable_6;
        let __temp_12488 = if __temp_12487 { __temp_12485 } else { __temp_12483 };
        let __temp_12489 = __temp_12488 & 0x3u32;
        let __temp_12490 = __temp_12489 == 0x0u32;
        let __temp_12491 = if __temp_12490 { __temp_12481 } else { __temp_12469 };
        let __temp_12492 = __temp_12491 >> 0x2u32;
        let __temp_12493 = __temp_12492 & 0x1u32;
        let __temp_12494 = __temp_12493 != 0x0u32;
        let __temp_12495 = __temp_12494 as u32;
        let __temp_12496 = __temp_12409 as u32;
        let __temp_12497 = __temp_12495 << 0x1u32;
        let __temp_12498 = __temp_12497 | __temp_12496;
        let __temp_12499 = true as u32;
        let __temp_12500 = __temp_12499 << 0x1u32;
        let __temp_12501 = __temp_12499 | __temp_12500;
        let __temp_12502 = __temp_12499 << 0x2u32;
        let __temp_12503 = __temp_12501 | __temp_12502;
        let __temp_12504 = __temp_12499 << 0x3u32;
        let __temp_12505 = __temp_12503 | __temp_12504;
        let __temp_12506 = self.__reg_state_7 == 0x3u32;
        let __temp_12507 = __temp_12506 & self.__reg_bus_enable_6;
        let __temp_12508 = if __temp_12507 { self.__reg_bus_write_byte_enable_40 } else { __temp_12505 };
        let __temp_12509 = __temp_12508 << 0xcu32;
        let __temp_12510 = __temp_12509 | 0x0u32;
        let __temp_12511 = true as u32;
        let __temp_12512 = __temp_12511 << 0x1u32;
        let __temp_12513 = __temp_12511 | __temp_12512;
        let __temp_12514 = __temp_12511 << 0x2u32;
        let __temp_12515 = __temp_12513 | __temp_12514;
        let __temp_12516 = __temp_12511 << 0x3u32;
        let __temp_12517 = __temp_12515 | __temp_12516;
        let __temp_12518 = self.__reg_state_7 == 0x3u32;
        let __temp_12519 = __temp_12518 & self.__reg_bus_enable_6;
        let __temp_12520 = if __temp_12519 { self.__reg_bus_write_byte_enable_40 } else { __temp_12517 };
        let __temp_12521 = 0x0u32 << 0x4u32;
        let __temp_12522 = __temp_12521 | __temp_12520;
        let __temp_12523 = __temp_12522 << 0x8u32;
        let __temp_12524 = __temp_12523 | 0x0u32;
        let __temp_12525 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12526 = __temp_12525 & 0x3fffffffu32;
        let __temp_12527 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12528 = __temp_12527 & 0x3fffffffu32;
        let __temp_12529 = self.__reg_state_7 == 0x3u32;
        let __temp_12530 = __temp_12529 & self.__reg_bus_enable_6;
        let __temp_12531 = if __temp_12530 { __temp_12528 } else { __temp_12526 };
        let __temp_12532 = __temp_12531 & 0x3u32;
        let __temp_12533 = __temp_12532 == 0x2u32;
        let __temp_12534 = if __temp_12533 { __temp_12524 } else { __temp_12510 };
        let __temp_12535 = true as u32;
        let __temp_12536 = __temp_12535 << 0x1u32;
        let __temp_12537 = __temp_12535 | __temp_12536;
        let __temp_12538 = __temp_12535 << 0x2u32;
        let __temp_12539 = __temp_12537 | __temp_12538;
        let __temp_12540 = __temp_12535 << 0x3u32;
        let __temp_12541 = __temp_12539 | __temp_12540;
        let __temp_12542 = self.__reg_state_7 == 0x3u32;
        let __temp_12543 = __temp_12542 & self.__reg_bus_enable_6;
        let __temp_12544 = if __temp_12543 { self.__reg_bus_write_byte_enable_40 } else { __temp_12541 };
        let __temp_12545 = 0x0u32 << 0x4u32;
        let __temp_12546 = __temp_12545 | __temp_12544;
        let __temp_12547 = __temp_12546 << 0x4u32;
        let __temp_12548 = __temp_12547 | 0x0u32;
        let __temp_12549 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12550 = __temp_12549 & 0x3fffffffu32;
        let __temp_12551 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12552 = __temp_12551 & 0x3fffffffu32;
        let __temp_12553 = self.__reg_state_7 == 0x3u32;
        let __temp_12554 = __temp_12553 & self.__reg_bus_enable_6;
        let __temp_12555 = if __temp_12554 { __temp_12552 } else { __temp_12550 };
        let __temp_12556 = __temp_12555 & 0x3u32;
        let __temp_12557 = __temp_12556 == 0x1u32;
        let __temp_12558 = if __temp_12557 { __temp_12548 } else { __temp_12534 };
        let __temp_12559 = true as u32;
        let __temp_12560 = __temp_12559 << 0x1u32;
        let __temp_12561 = __temp_12559 | __temp_12560;
        let __temp_12562 = __temp_12559 << 0x2u32;
        let __temp_12563 = __temp_12561 | __temp_12562;
        let __temp_12564 = __temp_12559 << 0x3u32;
        let __temp_12565 = __temp_12563 | __temp_12564;
        let __temp_12566 = self.__reg_state_7 == 0x3u32;
        let __temp_12567 = __temp_12566 & self.__reg_bus_enable_6;
        let __temp_12568 = if __temp_12567 { self.__reg_bus_write_byte_enable_40 } else { __temp_12565 };
        let __temp_12569 = 0x0u32 << 0x4u32;
        let __temp_12570 = __temp_12569 | __temp_12568;
        let __temp_12571 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12572 = __temp_12571 & 0x3fffffffu32;
        let __temp_12573 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12574 = __temp_12573 & 0x3fffffffu32;
        let __temp_12575 = self.__reg_state_7 == 0x3u32;
        let __temp_12576 = __temp_12575 & self.__reg_bus_enable_6;
        let __temp_12577 = if __temp_12576 { __temp_12574 } else { __temp_12572 };
        let __temp_12578 = __temp_12577 & 0x3u32;
        let __temp_12579 = __temp_12578 == 0x0u32;
        let __temp_12580 = if __temp_12579 { __temp_12570 } else { __temp_12558 };
        let __temp_12581 = __temp_12580 >> 0x4u32;
        let __temp_12582 = __temp_12581 & 0x1u32;
        let __temp_12583 = __temp_12582 != 0x0u32;
        let __temp_12584 = __temp_12583 as u32;
        let __temp_12585 = __temp_12584 << 0x2u32;
        let __temp_12586 = __temp_12585 | __temp_12498;
        let __temp_12587 = true as u32;
        let __temp_12588 = __temp_12587 << 0x1u32;
        let __temp_12589 = __temp_12587 | __temp_12588;
        let __temp_12590 = __temp_12587 << 0x2u32;
        let __temp_12591 = __temp_12589 | __temp_12590;
        let __temp_12592 = __temp_12587 << 0x3u32;
        let __temp_12593 = __temp_12591 | __temp_12592;
        let __temp_12594 = self.__reg_state_7 == 0x3u32;
        let __temp_12595 = __temp_12594 & self.__reg_bus_enable_6;
        let __temp_12596 = if __temp_12595 { self.__reg_bus_write_byte_enable_40 } else { __temp_12593 };
        let __temp_12597 = __temp_12596 << 0xcu32;
        let __temp_12598 = __temp_12597 | 0x0u32;
        let __temp_12599 = true as u32;
        let __temp_12600 = __temp_12599 << 0x1u32;
        let __temp_12601 = __temp_12599 | __temp_12600;
        let __temp_12602 = __temp_12599 << 0x2u32;
        let __temp_12603 = __temp_12601 | __temp_12602;
        let __temp_12604 = __temp_12599 << 0x3u32;
        let __temp_12605 = __temp_12603 | __temp_12604;
        let __temp_12606 = self.__reg_state_7 == 0x3u32;
        let __temp_12607 = __temp_12606 & self.__reg_bus_enable_6;
        let __temp_12608 = if __temp_12607 { self.__reg_bus_write_byte_enable_40 } else { __temp_12605 };
        let __temp_12609 = 0x0u32 << 0x4u32;
        let __temp_12610 = __temp_12609 | __temp_12608;
        let __temp_12611 = __temp_12610 << 0x8u32;
        let __temp_12612 = __temp_12611 | 0x0u32;
        let __temp_12613 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12614 = __temp_12613 & 0x3fffffffu32;
        let __temp_12615 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12616 = __temp_12615 & 0x3fffffffu32;
        let __temp_12617 = self.__reg_state_7 == 0x3u32;
        let __temp_12618 = __temp_12617 & self.__reg_bus_enable_6;
        let __temp_12619 = if __temp_12618 { __temp_12616 } else { __temp_12614 };
        let __temp_12620 = __temp_12619 & 0x3u32;
        let __temp_12621 = __temp_12620 == 0x2u32;
        let __temp_12622 = if __temp_12621 { __temp_12612 } else { __temp_12598 };
        let __temp_12623 = true as u32;
        let __temp_12624 = __temp_12623 << 0x1u32;
        let __temp_12625 = __temp_12623 | __temp_12624;
        let __temp_12626 = __temp_12623 << 0x2u32;
        let __temp_12627 = __temp_12625 | __temp_12626;
        let __temp_12628 = __temp_12623 << 0x3u32;
        let __temp_12629 = __temp_12627 | __temp_12628;
        let __temp_12630 = self.__reg_state_7 == 0x3u32;
        let __temp_12631 = __temp_12630 & self.__reg_bus_enable_6;
        let __temp_12632 = if __temp_12631 { self.__reg_bus_write_byte_enable_40 } else { __temp_12629 };
        let __temp_12633 = 0x0u32 << 0x4u32;
        let __temp_12634 = __temp_12633 | __temp_12632;
        let __temp_12635 = __temp_12634 << 0x4u32;
        let __temp_12636 = __temp_12635 | 0x0u32;
        let __temp_12637 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12638 = __temp_12637 & 0x3fffffffu32;
        let __temp_12639 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12640 = __temp_12639 & 0x3fffffffu32;
        let __temp_12641 = self.__reg_state_7 == 0x3u32;
        let __temp_12642 = __temp_12641 & self.__reg_bus_enable_6;
        let __temp_12643 = if __temp_12642 { __temp_12640 } else { __temp_12638 };
        let __temp_12644 = __temp_12643 & 0x3u32;
        let __temp_12645 = __temp_12644 == 0x1u32;
        let __temp_12646 = if __temp_12645 { __temp_12636 } else { __temp_12622 };
        let __temp_12647 = true as u32;
        let __temp_12648 = __temp_12647 << 0x1u32;
        let __temp_12649 = __temp_12647 | __temp_12648;
        let __temp_12650 = __temp_12647 << 0x2u32;
        let __temp_12651 = __temp_12649 | __temp_12650;
        let __temp_12652 = __temp_12647 << 0x3u32;
        let __temp_12653 = __temp_12651 | __temp_12652;
        let __temp_12654 = self.__reg_state_7 == 0x3u32;
        let __temp_12655 = __temp_12654 & self.__reg_bus_enable_6;
        let __temp_12656 = if __temp_12655 { self.__reg_bus_write_byte_enable_40 } else { __temp_12653 };
        let __temp_12657 = 0x0u32 << 0x4u32;
        let __temp_12658 = __temp_12657 | __temp_12656;
        let __temp_12659 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12660 = __temp_12659 & 0x3fffffffu32;
        let __temp_12661 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12662 = __temp_12661 & 0x3fffffffu32;
        let __temp_12663 = self.__reg_state_7 == 0x3u32;
        let __temp_12664 = __temp_12663 & self.__reg_bus_enable_6;
        let __temp_12665 = if __temp_12664 { __temp_12662 } else { __temp_12660 };
        let __temp_12666 = __temp_12665 & 0x3u32;
        let __temp_12667 = __temp_12666 == 0x0u32;
        let __temp_12668 = if __temp_12667 { __temp_12658 } else { __temp_12646 };
        let __temp_12669 = __temp_12668 >> 0x6u32;
        let __temp_12670 = __temp_12669 & 0x1u32;
        let __temp_12671 = __temp_12670 != 0x0u32;
        let __temp_12672 = __temp_12671 as u32;
        let __temp_12673 = __temp_12672 << 0x3u32;
        let __temp_12674 = __temp_12673 | __temp_12586;
        let __temp_12675 = true as u32;
        let __temp_12676 = __temp_12675 << 0x1u32;
        let __temp_12677 = __temp_12675 | __temp_12676;
        let __temp_12678 = __temp_12675 << 0x2u32;
        let __temp_12679 = __temp_12677 | __temp_12678;
        let __temp_12680 = __temp_12675 << 0x3u32;
        let __temp_12681 = __temp_12679 | __temp_12680;
        let __temp_12682 = self.__reg_state_7 == 0x3u32;
        let __temp_12683 = __temp_12682 & self.__reg_bus_enable_6;
        let __temp_12684 = if __temp_12683 { self.__reg_bus_write_byte_enable_40 } else { __temp_12681 };
        let __temp_12685 = __temp_12684 << 0xcu32;
        let __temp_12686 = __temp_12685 | 0x0u32;
        let __temp_12687 = true as u32;
        let __temp_12688 = __temp_12687 << 0x1u32;
        let __temp_12689 = __temp_12687 | __temp_12688;
        let __temp_12690 = __temp_12687 << 0x2u32;
        let __temp_12691 = __temp_12689 | __temp_12690;
        let __temp_12692 = __temp_12687 << 0x3u32;
        let __temp_12693 = __temp_12691 | __temp_12692;
        let __temp_12694 = self.__reg_state_7 == 0x3u32;
        let __temp_12695 = __temp_12694 & self.__reg_bus_enable_6;
        let __temp_12696 = if __temp_12695 { self.__reg_bus_write_byte_enable_40 } else { __temp_12693 };
        let __temp_12697 = 0x0u32 << 0x4u32;
        let __temp_12698 = __temp_12697 | __temp_12696;
        let __temp_12699 = __temp_12698 << 0x8u32;
        let __temp_12700 = __temp_12699 | 0x0u32;
        let __temp_12701 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12702 = __temp_12701 & 0x3fffffffu32;
        let __temp_12703 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12704 = __temp_12703 & 0x3fffffffu32;
        let __temp_12705 = self.__reg_state_7 == 0x3u32;
        let __temp_12706 = __temp_12705 & self.__reg_bus_enable_6;
        let __temp_12707 = if __temp_12706 { __temp_12704 } else { __temp_12702 };
        let __temp_12708 = __temp_12707 & 0x3u32;
        let __temp_12709 = __temp_12708 == 0x2u32;
        let __temp_12710 = if __temp_12709 { __temp_12700 } else { __temp_12686 };
        let __temp_12711 = true as u32;
        let __temp_12712 = __temp_12711 << 0x1u32;
        let __temp_12713 = __temp_12711 | __temp_12712;
        let __temp_12714 = __temp_12711 << 0x2u32;
        let __temp_12715 = __temp_12713 | __temp_12714;
        let __temp_12716 = __temp_12711 << 0x3u32;
        let __temp_12717 = __temp_12715 | __temp_12716;
        let __temp_12718 = self.__reg_state_7 == 0x3u32;
        let __temp_12719 = __temp_12718 & self.__reg_bus_enable_6;
        let __temp_12720 = if __temp_12719 { self.__reg_bus_write_byte_enable_40 } else { __temp_12717 };
        let __temp_12721 = 0x0u32 << 0x4u32;
        let __temp_12722 = __temp_12721 | __temp_12720;
        let __temp_12723 = __temp_12722 << 0x4u32;
        let __temp_12724 = __temp_12723 | 0x0u32;
        let __temp_12725 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12726 = __temp_12725 & 0x3fffffffu32;
        let __temp_12727 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12728 = __temp_12727 & 0x3fffffffu32;
        let __temp_12729 = self.__reg_state_7 == 0x3u32;
        let __temp_12730 = __temp_12729 & self.__reg_bus_enable_6;
        let __temp_12731 = if __temp_12730 { __temp_12728 } else { __temp_12726 };
        let __temp_12732 = __temp_12731 & 0x3u32;
        let __temp_12733 = __temp_12732 == 0x1u32;
        let __temp_12734 = if __temp_12733 { __temp_12724 } else { __temp_12710 };
        let __temp_12735 = true as u32;
        let __temp_12736 = __temp_12735 << 0x1u32;
        let __temp_12737 = __temp_12735 | __temp_12736;
        let __temp_12738 = __temp_12735 << 0x2u32;
        let __temp_12739 = __temp_12737 | __temp_12738;
        let __temp_12740 = __temp_12735 << 0x3u32;
        let __temp_12741 = __temp_12739 | __temp_12740;
        let __temp_12742 = self.__reg_state_7 == 0x3u32;
        let __temp_12743 = __temp_12742 & self.__reg_bus_enable_6;
        let __temp_12744 = if __temp_12743 { self.__reg_bus_write_byte_enable_40 } else { __temp_12741 };
        let __temp_12745 = 0x0u32 << 0x4u32;
        let __temp_12746 = __temp_12745 | __temp_12744;
        let __temp_12747 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12748 = __temp_12747 & 0x3fffffffu32;
        let __temp_12749 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12750 = __temp_12749 & 0x3fffffffu32;
        let __temp_12751 = self.__reg_state_7 == 0x3u32;
        let __temp_12752 = __temp_12751 & self.__reg_bus_enable_6;
        let __temp_12753 = if __temp_12752 { __temp_12750 } else { __temp_12748 };
        let __temp_12754 = __temp_12753 & 0x3u32;
        let __temp_12755 = __temp_12754 == 0x0u32;
        let __temp_12756 = if __temp_12755 { __temp_12746 } else { __temp_12734 };
        let __temp_12757 = __temp_12756 >> 0x8u32;
        let __temp_12758 = __temp_12757 & 0x1u32;
        let __temp_12759 = __temp_12758 != 0x0u32;
        let __temp_12760 = __temp_12759 as u32;
        let __temp_12761 = __temp_12760 << 0x4u32;
        let __temp_12762 = __temp_12761 | __temp_12674;
        let __temp_12763 = true as u32;
        let __temp_12764 = __temp_12763 << 0x1u32;
        let __temp_12765 = __temp_12763 | __temp_12764;
        let __temp_12766 = __temp_12763 << 0x2u32;
        let __temp_12767 = __temp_12765 | __temp_12766;
        let __temp_12768 = __temp_12763 << 0x3u32;
        let __temp_12769 = __temp_12767 | __temp_12768;
        let __temp_12770 = self.__reg_state_7 == 0x3u32;
        let __temp_12771 = __temp_12770 & self.__reg_bus_enable_6;
        let __temp_12772 = if __temp_12771 { self.__reg_bus_write_byte_enable_40 } else { __temp_12769 };
        let __temp_12773 = __temp_12772 << 0xcu32;
        let __temp_12774 = __temp_12773 | 0x0u32;
        let __temp_12775 = true as u32;
        let __temp_12776 = __temp_12775 << 0x1u32;
        let __temp_12777 = __temp_12775 | __temp_12776;
        let __temp_12778 = __temp_12775 << 0x2u32;
        let __temp_12779 = __temp_12777 | __temp_12778;
        let __temp_12780 = __temp_12775 << 0x3u32;
        let __temp_12781 = __temp_12779 | __temp_12780;
        let __temp_12782 = self.__reg_state_7 == 0x3u32;
        let __temp_12783 = __temp_12782 & self.__reg_bus_enable_6;
        let __temp_12784 = if __temp_12783 { self.__reg_bus_write_byte_enable_40 } else { __temp_12781 };
        let __temp_12785 = 0x0u32 << 0x4u32;
        let __temp_12786 = __temp_12785 | __temp_12784;
        let __temp_12787 = __temp_12786 << 0x8u32;
        let __temp_12788 = __temp_12787 | 0x0u32;
        let __temp_12789 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12790 = __temp_12789 & 0x3fffffffu32;
        let __temp_12791 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12792 = __temp_12791 & 0x3fffffffu32;
        let __temp_12793 = self.__reg_state_7 == 0x3u32;
        let __temp_12794 = __temp_12793 & self.__reg_bus_enable_6;
        let __temp_12795 = if __temp_12794 { __temp_12792 } else { __temp_12790 };
        let __temp_12796 = __temp_12795 & 0x3u32;
        let __temp_12797 = __temp_12796 == 0x2u32;
        let __temp_12798 = if __temp_12797 { __temp_12788 } else { __temp_12774 };
        let __temp_12799 = true as u32;
        let __temp_12800 = __temp_12799 << 0x1u32;
        let __temp_12801 = __temp_12799 | __temp_12800;
        let __temp_12802 = __temp_12799 << 0x2u32;
        let __temp_12803 = __temp_12801 | __temp_12802;
        let __temp_12804 = __temp_12799 << 0x3u32;
        let __temp_12805 = __temp_12803 | __temp_12804;
        let __temp_12806 = self.__reg_state_7 == 0x3u32;
        let __temp_12807 = __temp_12806 & self.__reg_bus_enable_6;
        let __temp_12808 = if __temp_12807 { self.__reg_bus_write_byte_enable_40 } else { __temp_12805 };
        let __temp_12809 = 0x0u32 << 0x4u32;
        let __temp_12810 = __temp_12809 | __temp_12808;
        let __temp_12811 = __temp_12810 << 0x4u32;
        let __temp_12812 = __temp_12811 | 0x0u32;
        let __temp_12813 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12814 = __temp_12813 & 0x3fffffffu32;
        let __temp_12815 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12816 = __temp_12815 & 0x3fffffffu32;
        let __temp_12817 = self.__reg_state_7 == 0x3u32;
        let __temp_12818 = __temp_12817 & self.__reg_bus_enable_6;
        let __temp_12819 = if __temp_12818 { __temp_12816 } else { __temp_12814 };
        let __temp_12820 = __temp_12819 & 0x3u32;
        let __temp_12821 = __temp_12820 == 0x1u32;
        let __temp_12822 = if __temp_12821 { __temp_12812 } else { __temp_12798 };
        let __temp_12823 = true as u32;
        let __temp_12824 = __temp_12823 << 0x1u32;
        let __temp_12825 = __temp_12823 | __temp_12824;
        let __temp_12826 = __temp_12823 << 0x2u32;
        let __temp_12827 = __temp_12825 | __temp_12826;
        let __temp_12828 = __temp_12823 << 0x3u32;
        let __temp_12829 = __temp_12827 | __temp_12828;
        let __temp_12830 = self.__reg_state_7 == 0x3u32;
        let __temp_12831 = __temp_12830 & self.__reg_bus_enable_6;
        let __temp_12832 = if __temp_12831 { self.__reg_bus_write_byte_enable_40 } else { __temp_12829 };
        let __temp_12833 = 0x0u32 << 0x4u32;
        let __temp_12834 = __temp_12833 | __temp_12832;
        let __temp_12835 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12836 = __temp_12835 & 0x3fffffffu32;
        let __temp_12837 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12838 = __temp_12837 & 0x3fffffffu32;
        let __temp_12839 = self.__reg_state_7 == 0x3u32;
        let __temp_12840 = __temp_12839 & self.__reg_bus_enable_6;
        let __temp_12841 = if __temp_12840 { __temp_12838 } else { __temp_12836 };
        let __temp_12842 = __temp_12841 & 0x3u32;
        let __temp_12843 = __temp_12842 == 0x0u32;
        let __temp_12844 = if __temp_12843 { __temp_12834 } else { __temp_12822 };
        let __temp_12845 = __temp_12844 >> 0xau32;
        let __temp_12846 = __temp_12845 & 0x1u32;
        let __temp_12847 = __temp_12846 != 0x0u32;
        let __temp_12848 = __temp_12847 as u32;
        let __temp_12849 = __temp_12848 << 0x5u32;
        let __temp_12850 = __temp_12849 | __temp_12762;
        let __temp_12851 = true as u32;
        let __temp_12852 = __temp_12851 << 0x1u32;
        let __temp_12853 = __temp_12851 | __temp_12852;
        let __temp_12854 = __temp_12851 << 0x2u32;
        let __temp_12855 = __temp_12853 | __temp_12854;
        let __temp_12856 = __temp_12851 << 0x3u32;
        let __temp_12857 = __temp_12855 | __temp_12856;
        let __temp_12858 = self.__reg_state_7 == 0x3u32;
        let __temp_12859 = __temp_12858 & self.__reg_bus_enable_6;
        let __temp_12860 = if __temp_12859 { self.__reg_bus_write_byte_enable_40 } else { __temp_12857 };
        let __temp_12861 = __temp_12860 << 0xcu32;
        let __temp_12862 = __temp_12861 | 0x0u32;
        let __temp_12863 = true as u32;
        let __temp_12864 = __temp_12863 << 0x1u32;
        let __temp_12865 = __temp_12863 | __temp_12864;
        let __temp_12866 = __temp_12863 << 0x2u32;
        let __temp_12867 = __temp_12865 | __temp_12866;
        let __temp_12868 = __temp_12863 << 0x3u32;
        let __temp_12869 = __temp_12867 | __temp_12868;
        let __temp_12870 = self.__reg_state_7 == 0x3u32;
        let __temp_12871 = __temp_12870 & self.__reg_bus_enable_6;
        let __temp_12872 = if __temp_12871 { self.__reg_bus_write_byte_enable_40 } else { __temp_12869 };
        let __temp_12873 = 0x0u32 << 0x4u32;
        let __temp_12874 = __temp_12873 | __temp_12872;
        let __temp_12875 = __temp_12874 << 0x8u32;
        let __temp_12876 = __temp_12875 | 0x0u32;
        let __temp_12877 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12878 = __temp_12877 & 0x3fffffffu32;
        let __temp_12879 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12880 = __temp_12879 & 0x3fffffffu32;
        let __temp_12881 = self.__reg_state_7 == 0x3u32;
        let __temp_12882 = __temp_12881 & self.__reg_bus_enable_6;
        let __temp_12883 = if __temp_12882 { __temp_12880 } else { __temp_12878 };
        let __temp_12884 = __temp_12883 & 0x3u32;
        let __temp_12885 = __temp_12884 == 0x2u32;
        let __temp_12886 = if __temp_12885 { __temp_12876 } else { __temp_12862 };
        let __temp_12887 = true as u32;
        let __temp_12888 = __temp_12887 << 0x1u32;
        let __temp_12889 = __temp_12887 | __temp_12888;
        let __temp_12890 = __temp_12887 << 0x2u32;
        let __temp_12891 = __temp_12889 | __temp_12890;
        let __temp_12892 = __temp_12887 << 0x3u32;
        let __temp_12893 = __temp_12891 | __temp_12892;
        let __temp_12894 = self.__reg_state_7 == 0x3u32;
        let __temp_12895 = __temp_12894 & self.__reg_bus_enable_6;
        let __temp_12896 = if __temp_12895 { self.__reg_bus_write_byte_enable_40 } else { __temp_12893 };
        let __temp_12897 = 0x0u32 << 0x4u32;
        let __temp_12898 = __temp_12897 | __temp_12896;
        let __temp_12899 = __temp_12898 << 0x4u32;
        let __temp_12900 = __temp_12899 | 0x0u32;
        let __temp_12901 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12902 = __temp_12901 & 0x3fffffffu32;
        let __temp_12903 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12904 = __temp_12903 & 0x3fffffffu32;
        let __temp_12905 = self.__reg_state_7 == 0x3u32;
        let __temp_12906 = __temp_12905 & self.__reg_bus_enable_6;
        let __temp_12907 = if __temp_12906 { __temp_12904 } else { __temp_12902 };
        let __temp_12908 = __temp_12907 & 0x3u32;
        let __temp_12909 = __temp_12908 == 0x1u32;
        let __temp_12910 = if __temp_12909 { __temp_12900 } else { __temp_12886 };
        let __temp_12911 = true as u32;
        let __temp_12912 = __temp_12911 << 0x1u32;
        let __temp_12913 = __temp_12911 | __temp_12912;
        let __temp_12914 = __temp_12911 << 0x2u32;
        let __temp_12915 = __temp_12913 | __temp_12914;
        let __temp_12916 = __temp_12911 << 0x3u32;
        let __temp_12917 = __temp_12915 | __temp_12916;
        let __temp_12918 = self.__reg_state_7 == 0x3u32;
        let __temp_12919 = __temp_12918 & self.__reg_bus_enable_6;
        let __temp_12920 = if __temp_12919 { self.__reg_bus_write_byte_enable_40 } else { __temp_12917 };
        let __temp_12921 = 0x0u32 << 0x4u32;
        let __temp_12922 = __temp_12921 | __temp_12920;
        let __temp_12923 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12924 = __temp_12923 & 0x3fffffffu32;
        let __temp_12925 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12926 = __temp_12925 & 0x3fffffffu32;
        let __temp_12927 = self.__reg_state_7 == 0x3u32;
        let __temp_12928 = __temp_12927 & self.__reg_bus_enable_6;
        let __temp_12929 = if __temp_12928 { __temp_12926 } else { __temp_12924 };
        let __temp_12930 = __temp_12929 & 0x3u32;
        let __temp_12931 = __temp_12930 == 0x0u32;
        let __temp_12932 = if __temp_12931 { __temp_12922 } else { __temp_12910 };
        let __temp_12933 = __temp_12932 >> 0xcu32;
        let __temp_12934 = __temp_12933 & 0x1u32;
        let __temp_12935 = __temp_12934 != 0x0u32;
        let __temp_12936 = __temp_12935 as u32;
        let __temp_12937 = __temp_12936 << 0x6u32;
        let __temp_12938 = __temp_12937 | __temp_12850;
        let __temp_12939 = true as u32;
        let __temp_12940 = __temp_12939 << 0x1u32;
        let __temp_12941 = __temp_12939 | __temp_12940;
        let __temp_12942 = __temp_12939 << 0x2u32;
        let __temp_12943 = __temp_12941 | __temp_12942;
        let __temp_12944 = __temp_12939 << 0x3u32;
        let __temp_12945 = __temp_12943 | __temp_12944;
        let __temp_12946 = self.__reg_state_7 == 0x3u32;
        let __temp_12947 = __temp_12946 & self.__reg_bus_enable_6;
        let __temp_12948 = if __temp_12947 { self.__reg_bus_write_byte_enable_40 } else { __temp_12945 };
        let __temp_12949 = __temp_12948 << 0xcu32;
        let __temp_12950 = __temp_12949 | 0x0u32;
        let __temp_12951 = true as u32;
        let __temp_12952 = __temp_12951 << 0x1u32;
        let __temp_12953 = __temp_12951 | __temp_12952;
        let __temp_12954 = __temp_12951 << 0x2u32;
        let __temp_12955 = __temp_12953 | __temp_12954;
        let __temp_12956 = __temp_12951 << 0x3u32;
        let __temp_12957 = __temp_12955 | __temp_12956;
        let __temp_12958 = self.__reg_state_7 == 0x3u32;
        let __temp_12959 = __temp_12958 & self.__reg_bus_enable_6;
        let __temp_12960 = if __temp_12959 { self.__reg_bus_write_byte_enable_40 } else { __temp_12957 };
        let __temp_12961 = 0x0u32 << 0x4u32;
        let __temp_12962 = __temp_12961 | __temp_12960;
        let __temp_12963 = __temp_12962 << 0x8u32;
        let __temp_12964 = __temp_12963 | 0x0u32;
        let __temp_12965 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12966 = __temp_12965 & 0x3fffffffu32;
        let __temp_12967 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12968 = __temp_12967 & 0x3fffffffu32;
        let __temp_12969 = self.__reg_state_7 == 0x3u32;
        let __temp_12970 = __temp_12969 & self.__reg_bus_enable_6;
        let __temp_12971 = if __temp_12970 { __temp_12968 } else { __temp_12966 };
        let __temp_12972 = __temp_12971 & 0x3u32;
        let __temp_12973 = __temp_12972 == 0x2u32;
        let __temp_12974 = if __temp_12973 { __temp_12964 } else { __temp_12950 };
        let __temp_12975 = true as u32;
        let __temp_12976 = __temp_12975 << 0x1u32;
        let __temp_12977 = __temp_12975 | __temp_12976;
        let __temp_12978 = __temp_12975 << 0x2u32;
        let __temp_12979 = __temp_12977 | __temp_12978;
        let __temp_12980 = __temp_12975 << 0x3u32;
        let __temp_12981 = __temp_12979 | __temp_12980;
        let __temp_12982 = self.__reg_state_7 == 0x3u32;
        let __temp_12983 = __temp_12982 & self.__reg_bus_enable_6;
        let __temp_12984 = if __temp_12983 { self.__reg_bus_write_byte_enable_40 } else { __temp_12981 };
        let __temp_12985 = 0x0u32 << 0x4u32;
        let __temp_12986 = __temp_12985 | __temp_12984;
        let __temp_12987 = __temp_12986 << 0x4u32;
        let __temp_12988 = __temp_12987 | 0x0u32;
        let __temp_12989 = self.__reg_pc_13 >> 0x2u32;
        let __temp_12990 = __temp_12989 & 0x3fffffffu32;
        let __temp_12991 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_12992 = __temp_12991 & 0x3fffffffu32;
        let __temp_12993 = self.__reg_state_7 == 0x3u32;
        let __temp_12994 = __temp_12993 & self.__reg_bus_enable_6;
        let __temp_12995 = if __temp_12994 { __temp_12992 } else { __temp_12990 };
        let __temp_12996 = __temp_12995 & 0x3u32;
        let __temp_12997 = __temp_12996 == 0x1u32;
        let __temp_12998 = if __temp_12997 { __temp_12988 } else { __temp_12974 };
        let __temp_12999 = true as u32;
        let __temp_13000 = __temp_12999 << 0x1u32;
        let __temp_13001 = __temp_12999 | __temp_13000;
        let __temp_13002 = __temp_12999 << 0x2u32;
        let __temp_13003 = __temp_13001 | __temp_13002;
        let __temp_13004 = __temp_12999 << 0x3u32;
        let __temp_13005 = __temp_13003 | __temp_13004;
        let __temp_13006 = self.__reg_state_7 == 0x3u32;
        let __temp_13007 = __temp_13006 & self.__reg_bus_enable_6;
        let __temp_13008 = if __temp_13007 { self.__reg_bus_write_byte_enable_40 } else { __temp_13005 };
        let __temp_13009 = 0x0u32 << 0x4u32;
        let __temp_13010 = __temp_13009 | __temp_13008;
        let __temp_13011 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13012 = __temp_13011 & 0x3fffffffu32;
        let __temp_13013 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13014 = __temp_13013 & 0x3fffffffu32;
        let __temp_13015 = self.__reg_state_7 == 0x3u32;
        let __temp_13016 = __temp_13015 & self.__reg_bus_enable_6;
        let __temp_13017 = if __temp_13016 { __temp_13014 } else { __temp_13012 };
        let __temp_13018 = __temp_13017 & 0x3u32;
        let __temp_13019 = __temp_13018 == 0x0u32;
        let __temp_13020 = if __temp_13019 { __temp_13010 } else { __temp_12998 };
        let __temp_13021 = __temp_13020 >> 0xeu32;
        let __temp_13022 = __temp_13021 & 0x1u32;
        let __temp_13023 = __temp_13022 != 0x0u32;
        let __temp_13024 = __temp_13023 as u32;
        let __temp_13025 = __temp_13024 << 0x7u32;
        let __temp_13026 = __temp_13025 | __temp_12938;
        let __temp_13027 = self.__reg_state_7 == 0x3u32;
        let __temp_13028 = __temp_13027 & self.__reg_bus_enable_6;
        let __temp_13029 = __temp_13028 & self.__reg_bus_write_5;
        let __temp_13030 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13031 = __temp_13030 & 0x3fffffffu32;
        let __temp_13032 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13033 = __temp_13032 & 0x3fffffffu32;
        let __temp_13034 = self.__reg_state_7 == 0x3u32;
        let __temp_13035 = __temp_13034 & self.__reg_bus_enable_6;
        let __temp_13036 = if __temp_13035 { __temp_13033 } else { __temp_13031 };
        let __temp_13037 = __temp_13036 >> 0x2u32;
        let __temp_13038 = __temp_13037 & 0xfffffffu32;
        let __temp_13039 = __temp_13038 & 0xffffffu32;
        let __temp_13040 = __temp_13039 >> 0x14u32;
        let __temp_13041 = __temp_13040 & 0xfu32;
        let __temp_13042 = __temp_13041 == 0x6u32;
        let __temp_13043 = self.__reg_count_12 >> 0x5u32;
        let __temp_13044 = __temp_13043 & 0x1u32;
        let __temp_13045 = __temp_13044 != 0x0u32;
        let __temp_13046 = !__temp_13045;
        let __temp_13047 = !false;
        let __temp_13048 = __temp_13047 & __temp_13046;
        let __temp_13049 = self.__reg_state_7 == 0x3u32;
        let __temp_13050 = __temp_13049 & self.__reg_bus_enable_6;
        let __temp_13051 = __temp_13050 & self.__reg_bus_write_5;
        let __temp_13052 = __temp_13051 | __temp_13048;
        let __temp_13053 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13054 = __temp_13053 & 0x3fffffffu32;
        let __temp_13055 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13056 = __temp_13055 & 0x3fffffffu32;
        let __temp_13057 = self.__reg_state_7 == 0x3u32;
        let __temp_13058 = __temp_13057 & self.__reg_bus_enable_6;
        let __temp_13059 = if __temp_13058 { __temp_13056 } else { __temp_13054 };
        let __temp_13060 = __temp_13059 >> 0x2u32;
        let __temp_13061 = __temp_13060 & 0xfffffffu32;
        let __temp_13062 = __temp_13061 >> 0x18u32;
        let __temp_13063 = __temp_13062 & 0xfu32;
        let __temp_13064 = __temp_13063 == 0x0u32;
        let __temp_13065 = self.__reg_count_15 >> 0x5u32;
        let __temp_13066 = __temp_13065 & 0x1u32;
        let __temp_13067 = __temp_13066 != 0x0u32;
        let __temp_13068 = !__temp_13067;
        let __temp_13069 = !false;
        let __temp_13070 = __temp_13069 & __temp_13068;
        let __temp_13071 = self.__reg_state_7 == 0x3u32;
        let __temp_13072 = __temp_13071 & self.__reg_bus_enable_6;
        let __temp_13073 = __temp_13072 & self.__reg_bus_write_5;
        let __temp_13074 = __temp_13073 | __temp_13070;
        let __temp_13075 = self.__reg_state_7 == 0x3u32;
        let __temp_13076 = __temp_13075 & self.__reg_bus_enable_6;
        let __temp_13077 = self.__reg_state_7 == 0x0u32;
        let __temp_13078 = __temp_13077 | __temp_13076;
        let __temp_13079 = __temp_13078 & __temp_13074;
        let __temp_13080 = __temp_13079 & __temp_13064;
        let __temp_13081 = __temp_13080 & __temp_13052;
        let __temp_13082 = __temp_13081 & __temp_13042;
        let __temp_13083 = __temp_13082 & __temp_13029;
        let __temp_13084 = if __temp_13083 { __temp_13026 } else { __temp_12325 };
        let __temp_13085 = __temp_13084 >> 0x4u32;
        let __temp_13086 = __temp_13085 & 0x1u32;
        let __temp_13087 = __temp_13086 != 0x0u32;
        let __temp_13088 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_13089 = __temp_13088 & 0x1u32;
        let __temp_13090 = __temp_13089 != 0x0u32;
        let __temp_13091 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_13092 = __temp_13091 != 0x0u32;
        let __temp_13093 = !__temp_13092;
        let __temp_13094 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_13095 = __temp_13094 | __temp_13093;
        let __temp_13096 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_13097 = __temp_13096 & __temp_13095;
        let __temp_13098 = __temp_13097 & __temp_13090;
        let __temp_13099 = self.__reg_state_7 == 0x3u32;
        let __temp_13100 = __temp_13099 & self.__reg_bus_enable_6;
        let __temp_13101 = __temp_13100 & self.__reg_bus_write_5;
        let __temp_13102 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13103 = __temp_13102 & 0x3fffffffu32;
        let __temp_13104 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13105 = __temp_13104 & 0x3fffffffu32;
        let __temp_13106 = self.__reg_state_7 == 0x3u32;
        let __temp_13107 = __temp_13106 & self.__reg_bus_enable_6;
        let __temp_13108 = if __temp_13107 { __temp_13105 } else { __temp_13103 };
        let __temp_13109 = __temp_13108 >> 0x2u32;
        let __temp_13110 = __temp_13109 & 0xfffffffu32;
        let __temp_13111 = __temp_13110 & 0xffffffu32;
        let __temp_13112 = __temp_13111 >> 0x14u32;
        let __temp_13113 = __temp_13112 & 0xfu32;
        let __temp_13114 = __temp_13113 == 0x6u32;
        let __temp_13115 = self.__reg_count_12 >> 0x5u32;
        let __temp_13116 = __temp_13115 & 0x1u32;
        let __temp_13117 = __temp_13116 != 0x0u32;
        let __temp_13118 = !__temp_13117;
        let __temp_13119 = !false;
        let __temp_13120 = __temp_13119 & __temp_13118;
        let __temp_13121 = self.__reg_state_7 == 0x3u32;
        let __temp_13122 = __temp_13121 & self.__reg_bus_enable_6;
        let __temp_13123 = __temp_13122 & self.__reg_bus_write_5;
        let __temp_13124 = __temp_13123 | __temp_13120;
        let __temp_13125 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13126 = __temp_13125 & 0x3fffffffu32;
        let __temp_13127 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13128 = __temp_13127 & 0x3fffffffu32;
        let __temp_13129 = self.__reg_state_7 == 0x3u32;
        let __temp_13130 = __temp_13129 & self.__reg_bus_enable_6;
        let __temp_13131 = if __temp_13130 { __temp_13128 } else { __temp_13126 };
        let __temp_13132 = __temp_13131 >> 0x2u32;
        let __temp_13133 = __temp_13132 & 0xfffffffu32;
        let __temp_13134 = __temp_13133 >> 0x18u32;
        let __temp_13135 = __temp_13134 & 0xfu32;
        let __temp_13136 = __temp_13135 == 0x0u32;
        let __temp_13137 = self.__reg_count_15 >> 0x5u32;
        let __temp_13138 = __temp_13137 & 0x1u32;
        let __temp_13139 = __temp_13138 != 0x0u32;
        let __temp_13140 = !__temp_13139;
        let __temp_13141 = !false;
        let __temp_13142 = __temp_13141 & __temp_13140;
        let __temp_13143 = self.__reg_state_7 == 0x3u32;
        let __temp_13144 = __temp_13143 & self.__reg_bus_enable_6;
        let __temp_13145 = __temp_13144 & self.__reg_bus_write_5;
        let __temp_13146 = __temp_13145 | __temp_13142;
        let __temp_13147 = self.__reg_state_7 == 0x3u32;
        let __temp_13148 = __temp_13147 & self.__reg_bus_enable_6;
        let __temp_13149 = self.__reg_state_7 == 0x0u32;
        let __temp_13150 = __temp_13149 | __temp_13148;
        let __temp_13151 = __temp_13150 & __temp_13146;
        let __temp_13152 = __temp_13151 & __temp_13136;
        let __temp_13153 = __temp_13152 & __temp_13124;
        let __temp_13154 = __temp_13153 & __temp_13114;
        let __temp_13155 = __temp_13154 & __temp_13101;
        let __temp_13156 = __temp_13155 | __temp_13098;
        let __temp_13157 = __temp_13156 & __temp_13087;
        self.depth_buffer_element_4_27_write_port_enable = __temp_13157;
        self.ddr3_mem_element_10_14_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_10_14_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_10_14_write_port_address = __temp_1094;
        let __temp_13158 = self.__reg_bus_write_data_1 as u128;
        let __temp_13159 = __temp_13158 << 0x60u32;
        let __temp_13160 = __temp_13159 | 0x0u128;
        let __temp_13161 = 0x0u32 as u64;
        let __temp_13162 = self.__reg_bus_write_data_1 as u64;
        let __temp_13163 = __temp_13161 << 0x20u32;
        let __temp_13164 = __temp_13163 | __temp_13162;
        let __temp_13165 = __temp_13164 as u128;
        let __temp_13166 = 0x0u64 as u128;
        let __temp_13167 = __temp_13165 << 0x40u32;
        let __temp_13168 = __temp_13167 | __temp_13166;
        let __temp_13169 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13170 = __temp_13169 & 0x3fffffffu32;
        let __temp_13171 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13172 = __temp_13171 & 0x3fffffffu32;
        let __temp_13173 = self.__reg_state_7 == 0x3u32;
        let __temp_13174 = __temp_13173 & self.__reg_bus_enable_6;
        let __temp_13175 = if __temp_13174 { __temp_13172 } else { __temp_13170 };
        let __temp_13176 = __temp_13175 & 0x3u32;
        let __temp_13177 = __temp_13176 == 0x2u32;
        let __temp_13178 = if __temp_13177 { __temp_13168 } else { __temp_13160 };
        let __temp_13179 = 0x0u64 as u128;
        let __temp_13180 = self.__reg_bus_write_data_1 as u128;
        let __temp_13181 = __temp_13179 << 0x20u32;
        let __temp_13182 = __temp_13181 | __temp_13180;
        let __temp_13183 = 0x0u32 as u128;
        let __temp_13184 = __temp_13182 << 0x20u32;
        let __temp_13185 = __temp_13184 | __temp_13183;
        let __temp_13186 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13187 = __temp_13186 & 0x3fffffffu32;
        let __temp_13188 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13189 = __temp_13188 & 0x3fffffffu32;
        let __temp_13190 = self.__reg_state_7 == 0x3u32;
        let __temp_13191 = __temp_13190 & self.__reg_bus_enable_6;
        let __temp_13192 = if __temp_13191 { __temp_13189 } else { __temp_13187 };
        let __temp_13193 = __temp_13192 & 0x3u32;
        let __temp_13194 = __temp_13193 == 0x1u32;
        let __temp_13195 = if __temp_13194 { __temp_13185 } else { __temp_13178 };
        let __temp_13196 = self.__reg_bus_write_data_1 as u128;
        let __temp_13197 = 0x0u128 << 0x20u32;
        let __temp_13198 = __temp_13197 | __temp_13196;
        let __temp_13199 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13200 = __temp_13199 & 0x3fffffffu32;
        let __temp_13201 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13202 = __temp_13201 & 0x3fffffffu32;
        let __temp_13203 = self.__reg_state_7 == 0x3u32;
        let __temp_13204 = __temp_13203 & self.__reg_bus_enable_6;
        let __temp_13205 = if __temp_13204 { __temp_13202 } else { __temp_13200 };
        let __temp_13206 = __temp_13205 & 0x3u32;
        let __temp_13207 = __temp_13206 == 0x0u32;
        let __temp_13208 = if __temp_13207 { __temp_13198 } else { __temp_13195 };
        let __temp_13209 = __temp_13208 >> 0x50u32;
        let __temp_13210 = __temp_13209 as u32;
        let __temp_13211 = __temp_13210 & 0xffu32;
        self.ddr3_mem_element_10_14_write_port_value = __temp_13211;
        let __temp_13212 = true as u32;
        let __temp_13213 = __temp_13212 << 0x1u32;
        let __temp_13214 = __temp_13212 | __temp_13213;
        let __temp_13215 = __temp_13212 << 0x2u32;
        let __temp_13216 = __temp_13214 | __temp_13215;
        let __temp_13217 = __temp_13212 << 0x3u32;
        let __temp_13218 = __temp_13216 | __temp_13217;
        let __temp_13219 = self.__reg_state_7 == 0x3u32;
        let __temp_13220 = __temp_13219 & self.__reg_bus_enable_6;
        let __temp_13221 = if __temp_13220 { self.__reg_bus_write_byte_enable_40 } else { __temp_13218 };
        let __temp_13222 = __temp_13221 << 0xcu32;
        let __temp_13223 = __temp_13222 | 0x0u32;
        let __temp_13224 = true as u32;
        let __temp_13225 = __temp_13224 << 0x1u32;
        let __temp_13226 = __temp_13224 | __temp_13225;
        let __temp_13227 = __temp_13224 << 0x2u32;
        let __temp_13228 = __temp_13226 | __temp_13227;
        let __temp_13229 = __temp_13224 << 0x3u32;
        let __temp_13230 = __temp_13228 | __temp_13229;
        let __temp_13231 = self.__reg_state_7 == 0x3u32;
        let __temp_13232 = __temp_13231 & self.__reg_bus_enable_6;
        let __temp_13233 = if __temp_13232 { self.__reg_bus_write_byte_enable_40 } else { __temp_13230 };
        let __temp_13234 = 0x0u32 << 0x4u32;
        let __temp_13235 = __temp_13234 | __temp_13233;
        let __temp_13236 = __temp_13235 << 0x8u32;
        let __temp_13237 = __temp_13236 | 0x0u32;
        let __temp_13238 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13239 = __temp_13238 & 0x3fffffffu32;
        let __temp_13240 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13241 = __temp_13240 & 0x3fffffffu32;
        let __temp_13242 = self.__reg_state_7 == 0x3u32;
        let __temp_13243 = __temp_13242 & self.__reg_bus_enable_6;
        let __temp_13244 = if __temp_13243 { __temp_13241 } else { __temp_13239 };
        let __temp_13245 = __temp_13244 & 0x3u32;
        let __temp_13246 = __temp_13245 == 0x2u32;
        let __temp_13247 = if __temp_13246 { __temp_13237 } else { __temp_13223 };
        let __temp_13248 = true as u32;
        let __temp_13249 = __temp_13248 << 0x1u32;
        let __temp_13250 = __temp_13248 | __temp_13249;
        let __temp_13251 = __temp_13248 << 0x2u32;
        let __temp_13252 = __temp_13250 | __temp_13251;
        let __temp_13253 = __temp_13248 << 0x3u32;
        let __temp_13254 = __temp_13252 | __temp_13253;
        let __temp_13255 = self.__reg_state_7 == 0x3u32;
        let __temp_13256 = __temp_13255 & self.__reg_bus_enable_6;
        let __temp_13257 = if __temp_13256 { self.__reg_bus_write_byte_enable_40 } else { __temp_13254 };
        let __temp_13258 = 0x0u32 << 0x4u32;
        let __temp_13259 = __temp_13258 | __temp_13257;
        let __temp_13260 = __temp_13259 << 0x4u32;
        let __temp_13261 = __temp_13260 | 0x0u32;
        let __temp_13262 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13263 = __temp_13262 & 0x3fffffffu32;
        let __temp_13264 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13265 = __temp_13264 & 0x3fffffffu32;
        let __temp_13266 = self.__reg_state_7 == 0x3u32;
        let __temp_13267 = __temp_13266 & self.__reg_bus_enable_6;
        let __temp_13268 = if __temp_13267 { __temp_13265 } else { __temp_13263 };
        let __temp_13269 = __temp_13268 & 0x3u32;
        let __temp_13270 = __temp_13269 == 0x1u32;
        let __temp_13271 = if __temp_13270 { __temp_13261 } else { __temp_13247 };
        let __temp_13272 = true as u32;
        let __temp_13273 = __temp_13272 << 0x1u32;
        let __temp_13274 = __temp_13272 | __temp_13273;
        let __temp_13275 = __temp_13272 << 0x2u32;
        let __temp_13276 = __temp_13274 | __temp_13275;
        let __temp_13277 = __temp_13272 << 0x3u32;
        let __temp_13278 = __temp_13276 | __temp_13277;
        let __temp_13279 = self.__reg_state_7 == 0x3u32;
        let __temp_13280 = __temp_13279 & self.__reg_bus_enable_6;
        let __temp_13281 = if __temp_13280 { self.__reg_bus_write_byte_enable_40 } else { __temp_13278 };
        let __temp_13282 = 0x0u32 << 0x4u32;
        let __temp_13283 = __temp_13282 | __temp_13281;
        let __temp_13284 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13285 = __temp_13284 & 0x3fffffffu32;
        let __temp_13286 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13287 = __temp_13286 & 0x3fffffffu32;
        let __temp_13288 = self.__reg_state_7 == 0x3u32;
        let __temp_13289 = __temp_13288 & self.__reg_bus_enable_6;
        let __temp_13290 = if __temp_13289 { __temp_13287 } else { __temp_13285 };
        let __temp_13291 = __temp_13290 & 0x3u32;
        let __temp_13292 = __temp_13291 == 0x0u32;
        let __temp_13293 = if __temp_13292 { __temp_13283 } else { __temp_13271 };
        let __temp_13294 = __temp_13293 >> 0xau32;
        let __temp_13295 = __temp_13294 & 0x1u32;
        let __temp_13296 = __temp_13295 != 0x0u32;
        let __temp_13297 = self.__reg_state_7 == 0x3u32;
        let __temp_13298 = __temp_13297 & self.__reg_bus_enable_6;
        let __temp_13299 = __temp_13298 & self.__reg_bus_write_5;
        let __temp_13300 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13301 = __temp_13300 & 0x3fffffffu32;
        let __temp_13302 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13303 = __temp_13302 & 0x3fffffffu32;
        let __temp_13304 = self.__reg_state_7 == 0x3u32;
        let __temp_13305 = __temp_13304 & self.__reg_bus_enable_6;
        let __temp_13306 = if __temp_13305 { __temp_13303 } else { __temp_13301 };
        let __temp_13307 = __temp_13306 >> 0x2u32;
        let __temp_13308 = __temp_13307 & 0xfffffffu32;
        let __temp_13309 = __temp_13308 >> 0x18u32;
        let __temp_13310 = __temp_13309 & 0xfu32;
        let __temp_13311 = __temp_13310 == 0x1u32;
        let __temp_13312 = self.__reg_count_15 >> 0x5u32;
        let __temp_13313 = __temp_13312 & 0x1u32;
        let __temp_13314 = __temp_13313 != 0x0u32;
        let __temp_13315 = !__temp_13314;
        let __temp_13316 = !false;
        let __temp_13317 = __temp_13316 & __temp_13315;
        let __temp_13318 = self.__reg_state_7 == 0x3u32;
        let __temp_13319 = __temp_13318 & self.__reg_bus_enable_6;
        let __temp_13320 = __temp_13319 & self.__reg_bus_write_5;
        let __temp_13321 = __temp_13320 | __temp_13317;
        let __temp_13322 = self.__reg_state_7 == 0x3u32;
        let __temp_13323 = __temp_13322 & self.__reg_bus_enable_6;
        let __temp_13324 = self.__reg_state_7 == 0x0u32;
        let __temp_13325 = __temp_13324 | __temp_13323;
        let __temp_13326 = __temp_13325 & __temp_13321;
        let __temp_13327 = __temp_13326 & __temp_13311;
        let __temp_13328 = __temp_13327 & __temp_13299;
        let __temp_13329 = __temp_13328 & __temp_13296;
        self.ddr3_mem_element_10_14_write_port_enable = __temp_13329;
        self.mem_1_read_port_0_address = self.__reg_mem_read_addr_42;
        let __temp_13330 = self.__reg_count_3 == 0x0u32;
        let __temp_13331 = !__temp_13330;
        let __temp_13332 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_13333 = __temp_13332 == 0x1u32;
        let __temp_13334 = self.__reg_count_3 == 0x0u32;
        let __temp_13335 = !__temp_13334;
        let __temp_13336 = self.__reg_count_9 == 0x0u32;
        let __temp_13337 = !__temp_13336;
        let __temp_13338 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_13339 = __temp_13338 == 0x0u32;
        let __temp_13340 = if __temp_13339 { __temp_13337 } else { __temp_13335 };
        let __temp_13341 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_13342 = !false;
        let __temp_13343 = __temp_13342 & __temp_13341;
        let __temp_13344 = __temp_13343 & __temp_13340;
        let __temp_13345 = __temp_13344 & __temp_13333;
        let __temp_13346 = __temp_13345 & __temp_13331;
        self.mem_1_read_port_0_enable = __temp_13346;
        self.mem_1_write_port_address = self.__reg_mem_write_addr_41;
        let __temp_13347 = self.ddr3_mem_element_1_5_read_port_0_value << 0x8u32;
        let __temp_13348 = __temp_13347 | self.ddr3_mem_element_0_4_read_port_0_value;
        let __temp_13349 = self.ddr3_mem_element_2_6_read_port_0_value << 0x10u32;
        let __temp_13350 = __temp_13349 | __temp_13348;
        let __temp_13351 = self.ddr3_mem_element_3_7_read_port_0_value << 0x18u32;
        let __temp_13352 = __temp_13351 | __temp_13350;
        let __temp_13353 = self.ddr3_mem_element_4_8_read_port_0_value as u64;
        let __temp_13354 = __temp_13352 as u64;
        let __temp_13355 = __temp_13353 << 0x20u32;
        let __temp_13356 = __temp_13355 | __temp_13354;
        let __temp_13357 = self.ddr3_mem_element_5_9_read_port_0_value as u64;
        let __temp_13358 = __temp_13357 << 0x28u32;
        let __temp_13359 = __temp_13358 | __temp_13356;
        let __temp_13360 = self.ddr3_mem_element_6_10_read_port_0_value as u64;
        let __temp_13361 = __temp_13360 << 0x30u32;
        let __temp_13362 = __temp_13361 | __temp_13359;
        let __temp_13363 = self.ddr3_mem_element_7_11_read_port_0_value as u64;
        let __temp_13364 = __temp_13363 << 0x38u32;
        let __temp_13365 = __temp_13364 | __temp_13362;
        let __temp_13366 = self.ddr3_mem_element_8_12_read_port_0_value as u128;
        let __temp_13367 = __temp_13365 as u128;
        let __temp_13368 = __temp_13366 << 0x40u32;
        let __temp_13369 = __temp_13368 | __temp_13367;
        let __temp_13370 = self.ddr3_mem_element_9_13_read_port_0_value as u128;
        let __temp_13371 = __temp_13370 << 0x48u32;
        let __temp_13372 = __temp_13371 | __temp_13369;
        let __temp_13373 = self.ddr3_mem_element_10_14_read_port_0_value as u128;
        let __temp_13374 = __temp_13373 << 0x50u32;
        let __temp_13375 = __temp_13374 | __temp_13372;
        let __temp_13376 = self.ddr3_mem_element_11_15_read_port_0_value as u128;
        let __temp_13377 = __temp_13376 << 0x58u32;
        let __temp_13378 = __temp_13377 | __temp_13375;
        let __temp_13379 = self.ddr3_mem_element_12_16_read_port_0_value as u128;
        let __temp_13380 = __temp_13379 << 0x60u32;
        let __temp_13381 = __temp_13380 | __temp_13378;
        let __temp_13382 = self.ddr3_mem_element_13_17_read_port_0_value as u128;
        let __temp_13383 = __temp_13382 << 0x68u32;
        let __temp_13384 = __temp_13383 | __temp_13381;
        let __temp_13385 = self.ddr3_mem_element_14_18_read_port_0_value as u128;
        let __temp_13386 = __temp_13385 << 0x70u32;
        let __temp_13387 = __temp_13386 | __temp_13384;
        let __temp_13388 = self.ddr3_mem_element_15_19_read_port_0_value as u128;
        let __temp_13389 = __temp_13388 << 0x78u32;
        let __temp_13390 = __temp_13389 | __temp_13387;
        self.mem_1_write_port_value = __temp_13390;
        let __temp_13391 = self.__reg_count_3 >> 0x5u32;
        let __temp_13392 = __temp_13391 & 0x1u32;
        let __temp_13393 = __temp_13392 != 0x0u32;
        let __temp_13394 = !__temp_13393;
        let __temp_13395 = self.__reg_ddr3_interface_bus_read_data_valid_4 & __temp_13394;
        self.mem_1_write_port_enable = __temp_13395;
        self.mem_41_read_port_0_address = self.__reg_mem_read_addr_429;
        let __temp_13396 = self.__reg_count_30 == 0x0u32;
        let __temp_13397 = !__temp_13396;
        let __temp_13398 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13399 = __temp_13398 == 0x3u32;
        let __temp_13400 = self.__reg_count_11 == 0x0u32;
        let __temp_13401 = !__temp_13400;
        let __temp_13402 = self.__reg_count_23 == 0x0u32;
        let __temp_13403 = !__temp_13402;
        let __temp_13404 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13405 = __temp_13404 == 0x6u32;
        let __temp_13406 = if __temp_13405 { __temp_13403 } else { __temp_13401 };
        let __temp_13407 = self.__reg_count_26 == 0x0u32;
        let __temp_13408 = !__temp_13407;
        let __temp_13409 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13410 = __temp_13409 == 0x5u32;
        let __temp_13411 = if __temp_13410 { __temp_13408 } else { __temp_13406 };
        let __temp_13412 = self.__reg_count_28 == 0x0u32;
        let __temp_13413 = !__temp_13412;
        let __temp_13414 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13415 = __temp_13414 == 0x4u32;
        let __temp_13416 = if __temp_13415 { __temp_13413 } else { __temp_13411 };
        let __temp_13417 = self.__reg_count_30 == 0x0u32;
        let __temp_13418 = !__temp_13417;
        let __temp_13419 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13420 = __temp_13419 == 0x3u32;
        let __temp_13421 = if __temp_13420 { __temp_13418 } else { __temp_13416 };
        let __temp_13422 = self.__reg_count_32 == 0x0u32;
        let __temp_13423 = !__temp_13422;
        let __temp_13424 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13425 = __temp_13424 == 0x2u32;
        let __temp_13426 = if __temp_13425 { __temp_13423 } else { __temp_13421 };
        let __temp_13427 = self.__reg_count_34 == 0x0u32;
        let __temp_13428 = !__temp_13427;
        let __temp_13429 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13430 = __temp_13429 == 0x1u32;
        let __temp_13431 = if __temp_13430 { __temp_13428 } else { __temp_13426 };
        let __temp_13432 = self.__reg_count_36 == 0x0u32;
        let __temp_13433 = !__temp_13432;
        let __temp_13434 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13435 = __temp_13434 == 0x0u32;
        let __temp_13436 = if __temp_13435 { __temp_13433 } else { __temp_13431 };
        let __temp_13437 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_13438 = !false;
        let __temp_13439 = __temp_13438 & __temp_13437;
        let __temp_13440 = __temp_13439 & __temp_13436;
        let __temp_13441 = __temp_13440 & __temp_13399;
        let __temp_13442 = __temp_13441 & __temp_13397;
        self.mem_41_read_port_0_enable = __temp_13442;
        self.mem_41_write_port_address = self.__reg_mem_write_addr_428;
        let __temp_13443 = self.mem_42_read_port_0_value as u128;
        let __temp_13444 = 0x0u128 << 0x8u32;
        let __temp_13445 = __temp_13444 | __temp_13443;
        let __temp_13446 = self.__reg_count_410 == 0x0u32;
        let __temp_13447 = !__temp_13446;
        let __temp_13448 = __temp_13447 as u128;
        let __temp_13449 = 0x0u128 << 0x1u32;
        let __temp_13450 = __temp_13449 | __temp_13448;
        let __temp_13451 = self.__reg_bus_read_return_addr_424 & 0x3u32;
        let __temp_13452 = __temp_13451 == 0x2u32;
        let __temp_13453 = if __temp_13452 { __temp_13450 } else { __temp_13445 };
        let __temp_13454 = self.__reg_bus_read_return_addr_424 & 0x3u32;
        let __temp_13455 = __temp_13454 == 0x1u32;
        let __temp_13456 = if __temp_13455 { 0x0u128 } else { __temp_13453 };
        let __temp_13457 = self.__reg_state_425 == 0x0u32;
        let __temp_13458 = __temp_13457 as u128;
        let __temp_13459 = 0x0u128 << 0x1u32;
        let __temp_13460 = __temp_13459 | __temp_13458;
        let __temp_13461 = self.__reg_bus_read_return_addr_424 & 0x3u32;
        let __temp_13462 = __temp_13461 == 0x0u32;
        let __temp_13463 = if __temp_13462 { __temp_13460 } else { __temp_13456 };
        self.mem_41_write_port_value = __temp_13463;
        let __temp_13464 = self.__reg_count_30 >> 0x5u32;
        let __temp_13465 = __temp_13464 & 0x1u32;
        let __temp_13466 = __temp_13465 != 0x0u32;
        let __temp_13467 = !__temp_13466;
        let __temp_13468 = self.__reg_bus_read_data_valid_31 & __temp_13467;
        self.mem_41_write_port_enable = __temp_13468;
        self.mem_21_read_port_0_address = self.__reg_mem_read_addr_44;
        let __temp_13469 = self.__reg_count_11 == 0x0u32;
        let __temp_13470 = !__temp_13469;
        let __temp_13471 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13472 = __temp_13471 == 0x7u32;
        let __temp_13473 = self.__reg_count_11 == 0x0u32;
        let __temp_13474 = !__temp_13473;
        let __temp_13475 = self.__reg_count_23 == 0x0u32;
        let __temp_13476 = !__temp_13475;
        let __temp_13477 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13478 = __temp_13477 == 0x6u32;
        let __temp_13479 = if __temp_13478 { __temp_13476 } else { __temp_13474 };
        let __temp_13480 = self.__reg_count_26 == 0x0u32;
        let __temp_13481 = !__temp_13480;
        let __temp_13482 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13483 = __temp_13482 == 0x5u32;
        let __temp_13484 = if __temp_13483 { __temp_13481 } else { __temp_13479 };
        let __temp_13485 = self.__reg_count_28 == 0x0u32;
        let __temp_13486 = !__temp_13485;
        let __temp_13487 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13488 = __temp_13487 == 0x4u32;
        let __temp_13489 = if __temp_13488 { __temp_13486 } else { __temp_13484 };
        let __temp_13490 = self.__reg_count_30 == 0x0u32;
        let __temp_13491 = !__temp_13490;
        let __temp_13492 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13493 = __temp_13492 == 0x3u32;
        let __temp_13494 = if __temp_13493 { __temp_13491 } else { __temp_13489 };
        let __temp_13495 = self.__reg_count_32 == 0x0u32;
        let __temp_13496 = !__temp_13495;
        let __temp_13497 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13498 = __temp_13497 == 0x2u32;
        let __temp_13499 = if __temp_13498 { __temp_13496 } else { __temp_13494 };
        let __temp_13500 = self.__reg_count_34 == 0x0u32;
        let __temp_13501 = !__temp_13500;
        let __temp_13502 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13503 = __temp_13502 == 0x1u32;
        let __temp_13504 = if __temp_13503 { __temp_13501 } else { __temp_13499 };
        let __temp_13505 = self.__reg_count_36 == 0x0u32;
        let __temp_13506 = !__temp_13505;
        let __temp_13507 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_13508 = __temp_13507 == 0x0u32;
        let __temp_13509 = if __temp_13508 { __temp_13506 } else { __temp_13504 };
        let __temp_13510 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_13511 = !false;
        let __temp_13512 = __temp_13511 & __temp_13510;
        let __temp_13513 = __temp_13512 & __temp_13509;
        let __temp_13514 = __temp_13513 & __temp_13472;
        let __temp_13515 = __temp_13514 & __temp_13470;
        self.mem_21_read_port_0_enable = __temp_13515;
        self.mem_21_write_port_address = self.__reg_mem_write_addr_43;
        self.mem_21_write_port_value = 0x0u128;
        let __temp_13516 = self.__reg_count_11 >> 0x5u32;
        let __temp_13517 = __temp_13516 & 0x1u32;
        let __temp_13518 = __temp_13517 != 0x0u32;
        let __temp_13519 = !__temp_13518;
        let __temp_13520 = false & __temp_13519;
        self.mem_21_write_port_enable = __temp_13520;
        self.program_ram_mem_element_5_50_read_port_0_address = __temp_828;
        self.program_ram_mem_element_5_50_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_5_50_write_port_address = __temp_828;
        let __temp_13521 = self.__reg_bus_write_data_1 as u128;
        let __temp_13522 = __temp_13521 << 0x60u32;
        let __temp_13523 = __temp_13522 | 0x0u128;
        let __temp_13524 = 0x0u32 as u64;
        let __temp_13525 = self.__reg_bus_write_data_1 as u64;
        let __temp_13526 = __temp_13524 << 0x20u32;
        let __temp_13527 = __temp_13526 | __temp_13525;
        let __temp_13528 = __temp_13527 as u128;
        let __temp_13529 = 0x0u64 as u128;
        let __temp_13530 = __temp_13528 << 0x40u32;
        let __temp_13531 = __temp_13530 | __temp_13529;
        let __temp_13532 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13533 = __temp_13532 & 0x3fffffffu32;
        let __temp_13534 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13535 = __temp_13534 & 0x3fffffffu32;
        let __temp_13536 = self.__reg_state_7 == 0x3u32;
        let __temp_13537 = __temp_13536 & self.__reg_bus_enable_6;
        let __temp_13538 = if __temp_13537 { __temp_13535 } else { __temp_13533 };
        let __temp_13539 = __temp_13538 & 0x3u32;
        let __temp_13540 = __temp_13539 == 0x2u32;
        let __temp_13541 = if __temp_13540 { __temp_13531 } else { __temp_13523 };
        let __temp_13542 = 0x0u64 as u128;
        let __temp_13543 = self.__reg_bus_write_data_1 as u128;
        let __temp_13544 = __temp_13542 << 0x20u32;
        let __temp_13545 = __temp_13544 | __temp_13543;
        let __temp_13546 = 0x0u32 as u128;
        let __temp_13547 = __temp_13545 << 0x20u32;
        let __temp_13548 = __temp_13547 | __temp_13546;
        let __temp_13549 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13550 = __temp_13549 & 0x3fffffffu32;
        let __temp_13551 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13552 = __temp_13551 & 0x3fffffffu32;
        let __temp_13553 = self.__reg_state_7 == 0x3u32;
        let __temp_13554 = __temp_13553 & self.__reg_bus_enable_6;
        let __temp_13555 = if __temp_13554 { __temp_13552 } else { __temp_13550 };
        let __temp_13556 = __temp_13555 & 0x3u32;
        let __temp_13557 = __temp_13556 == 0x1u32;
        let __temp_13558 = if __temp_13557 { __temp_13548 } else { __temp_13541 };
        let __temp_13559 = self.__reg_bus_write_data_1 as u128;
        let __temp_13560 = 0x0u128 << 0x20u32;
        let __temp_13561 = __temp_13560 | __temp_13559;
        let __temp_13562 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13563 = __temp_13562 & 0x3fffffffu32;
        let __temp_13564 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13565 = __temp_13564 & 0x3fffffffu32;
        let __temp_13566 = self.__reg_state_7 == 0x3u32;
        let __temp_13567 = __temp_13566 & self.__reg_bus_enable_6;
        let __temp_13568 = if __temp_13567 { __temp_13565 } else { __temp_13563 };
        let __temp_13569 = __temp_13568 & 0x3u32;
        let __temp_13570 = __temp_13569 == 0x0u32;
        let __temp_13571 = if __temp_13570 { __temp_13561 } else { __temp_13558 };
        let __temp_13572 = __temp_13571 >> 0x28u32;
        let __temp_13573 = __temp_13572 as u32;
        let __temp_13574 = __temp_13573 & 0xffu32;
        self.program_ram_mem_element_5_50_write_port_value = __temp_13574;
        let __temp_13575 = true as u32;
        let __temp_13576 = __temp_13575 << 0x1u32;
        let __temp_13577 = __temp_13575 | __temp_13576;
        let __temp_13578 = __temp_13575 << 0x2u32;
        let __temp_13579 = __temp_13577 | __temp_13578;
        let __temp_13580 = __temp_13575 << 0x3u32;
        let __temp_13581 = __temp_13579 | __temp_13580;
        let __temp_13582 = self.__reg_state_7 == 0x3u32;
        let __temp_13583 = __temp_13582 & self.__reg_bus_enable_6;
        let __temp_13584 = if __temp_13583 { self.__reg_bus_write_byte_enable_40 } else { __temp_13581 };
        let __temp_13585 = __temp_13584 << 0xcu32;
        let __temp_13586 = __temp_13585 | 0x0u32;
        let __temp_13587 = true as u32;
        let __temp_13588 = __temp_13587 << 0x1u32;
        let __temp_13589 = __temp_13587 | __temp_13588;
        let __temp_13590 = __temp_13587 << 0x2u32;
        let __temp_13591 = __temp_13589 | __temp_13590;
        let __temp_13592 = __temp_13587 << 0x3u32;
        let __temp_13593 = __temp_13591 | __temp_13592;
        let __temp_13594 = self.__reg_state_7 == 0x3u32;
        let __temp_13595 = __temp_13594 & self.__reg_bus_enable_6;
        let __temp_13596 = if __temp_13595 { self.__reg_bus_write_byte_enable_40 } else { __temp_13593 };
        let __temp_13597 = 0x0u32 << 0x4u32;
        let __temp_13598 = __temp_13597 | __temp_13596;
        let __temp_13599 = __temp_13598 << 0x8u32;
        let __temp_13600 = __temp_13599 | 0x0u32;
        let __temp_13601 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13602 = __temp_13601 & 0x3fffffffu32;
        let __temp_13603 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13604 = __temp_13603 & 0x3fffffffu32;
        let __temp_13605 = self.__reg_state_7 == 0x3u32;
        let __temp_13606 = __temp_13605 & self.__reg_bus_enable_6;
        let __temp_13607 = if __temp_13606 { __temp_13604 } else { __temp_13602 };
        let __temp_13608 = __temp_13607 & 0x3u32;
        let __temp_13609 = __temp_13608 == 0x2u32;
        let __temp_13610 = if __temp_13609 { __temp_13600 } else { __temp_13586 };
        let __temp_13611 = true as u32;
        let __temp_13612 = __temp_13611 << 0x1u32;
        let __temp_13613 = __temp_13611 | __temp_13612;
        let __temp_13614 = __temp_13611 << 0x2u32;
        let __temp_13615 = __temp_13613 | __temp_13614;
        let __temp_13616 = __temp_13611 << 0x3u32;
        let __temp_13617 = __temp_13615 | __temp_13616;
        let __temp_13618 = self.__reg_state_7 == 0x3u32;
        let __temp_13619 = __temp_13618 & self.__reg_bus_enable_6;
        let __temp_13620 = if __temp_13619 { self.__reg_bus_write_byte_enable_40 } else { __temp_13617 };
        let __temp_13621 = 0x0u32 << 0x4u32;
        let __temp_13622 = __temp_13621 | __temp_13620;
        let __temp_13623 = __temp_13622 << 0x4u32;
        let __temp_13624 = __temp_13623 | 0x0u32;
        let __temp_13625 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13626 = __temp_13625 & 0x3fffffffu32;
        let __temp_13627 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13628 = __temp_13627 & 0x3fffffffu32;
        let __temp_13629 = self.__reg_state_7 == 0x3u32;
        let __temp_13630 = __temp_13629 & self.__reg_bus_enable_6;
        let __temp_13631 = if __temp_13630 { __temp_13628 } else { __temp_13626 };
        let __temp_13632 = __temp_13631 & 0x3u32;
        let __temp_13633 = __temp_13632 == 0x1u32;
        let __temp_13634 = if __temp_13633 { __temp_13624 } else { __temp_13610 };
        let __temp_13635 = true as u32;
        let __temp_13636 = __temp_13635 << 0x1u32;
        let __temp_13637 = __temp_13635 | __temp_13636;
        let __temp_13638 = __temp_13635 << 0x2u32;
        let __temp_13639 = __temp_13637 | __temp_13638;
        let __temp_13640 = __temp_13635 << 0x3u32;
        let __temp_13641 = __temp_13639 | __temp_13640;
        let __temp_13642 = self.__reg_state_7 == 0x3u32;
        let __temp_13643 = __temp_13642 & self.__reg_bus_enable_6;
        let __temp_13644 = if __temp_13643 { self.__reg_bus_write_byte_enable_40 } else { __temp_13641 };
        let __temp_13645 = 0x0u32 << 0x4u32;
        let __temp_13646 = __temp_13645 | __temp_13644;
        let __temp_13647 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13648 = __temp_13647 & 0x3fffffffu32;
        let __temp_13649 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13650 = __temp_13649 & 0x3fffffffu32;
        let __temp_13651 = self.__reg_state_7 == 0x3u32;
        let __temp_13652 = __temp_13651 & self.__reg_bus_enable_6;
        let __temp_13653 = if __temp_13652 { __temp_13650 } else { __temp_13648 };
        let __temp_13654 = __temp_13653 & 0x3u32;
        let __temp_13655 = __temp_13654 == 0x0u32;
        let __temp_13656 = if __temp_13655 { __temp_13646 } else { __temp_13634 };
        let __temp_13657 = __temp_13656 >> 0x5u32;
        let __temp_13658 = __temp_13657 & 0x1u32;
        let __temp_13659 = __temp_13658 != 0x0u32;
        let __temp_13660 = self.__reg_state_7 == 0x3u32;
        let __temp_13661 = __temp_13660 & self.__reg_bus_enable_6;
        let __temp_13662 = __temp_13661 & self.__reg_bus_write_5;
        let __temp_13663 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13664 = __temp_13663 & 0x3fffffffu32;
        let __temp_13665 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13666 = __temp_13665 & 0x3fffffffu32;
        let __temp_13667 = self.__reg_state_7 == 0x3u32;
        let __temp_13668 = __temp_13667 & self.__reg_bus_enable_6;
        let __temp_13669 = if __temp_13668 { __temp_13666 } else { __temp_13664 };
        let __temp_13670 = __temp_13669 >> 0x2u32;
        let __temp_13671 = __temp_13670 & 0xfffffffu32;
        let __temp_13672 = __temp_13671 & 0xffffffu32;
        let __temp_13673 = __temp_13672 >> 0x14u32;
        let __temp_13674 = __temp_13673 & 0xfu32;
        let __temp_13675 = __temp_13674 == 0x1u32;
        let __temp_13676 = self.__reg_count_12 >> 0x5u32;
        let __temp_13677 = __temp_13676 & 0x1u32;
        let __temp_13678 = __temp_13677 != 0x0u32;
        let __temp_13679 = !__temp_13678;
        let __temp_13680 = !false;
        let __temp_13681 = __temp_13680 & __temp_13679;
        let __temp_13682 = self.__reg_state_7 == 0x3u32;
        let __temp_13683 = __temp_13682 & self.__reg_bus_enable_6;
        let __temp_13684 = __temp_13683 & self.__reg_bus_write_5;
        let __temp_13685 = __temp_13684 | __temp_13681;
        let __temp_13686 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13687 = __temp_13686 & 0x3fffffffu32;
        let __temp_13688 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13689 = __temp_13688 & 0x3fffffffu32;
        let __temp_13690 = self.__reg_state_7 == 0x3u32;
        let __temp_13691 = __temp_13690 & self.__reg_bus_enable_6;
        let __temp_13692 = if __temp_13691 { __temp_13689 } else { __temp_13687 };
        let __temp_13693 = __temp_13692 >> 0x2u32;
        let __temp_13694 = __temp_13693 & 0xfffffffu32;
        let __temp_13695 = __temp_13694 >> 0x18u32;
        let __temp_13696 = __temp_13695 & 0xfu32;
        let __temp_13697 = __temp_13696 == 0x0u32;
        let __temp_13698 = self.__reg_count_15 >> 0x5u32;
        let __temp_13699 = __temp_13698 & 0x1u32;
        let __temp_13700 = __temp_13699 != 0x0u32;
        let __temp_13701 = !__temp_13700;
        let __temp_13702 = !false;
        let __temp_13703 = __temp_13702 & __temp_13701;
        let __temp_13704 = self.__reg_state_7 == 0x3u32;
        let __temp_13705 = __temp_13704 & self.__reg_bus_enable_6;
        let __temp_13706 = __temp_13705 & self.__reg_bus_write_5;
        let __temp_13707 = __temp_13706 | __temp_13703;
        let __temp_13708 = self.__reg_state_7 == 0x3u32;
        let __temp_13709 = __temp_13708 & self.__reg_bus_enable_6;
        let __temp_13710 = self.__reg_state_7 == 0x0u32;
        let __temp_13711 = __temp_13710 | __temp_13709;
        let __temp_13712 = __temp_13711 & __temp_13707;
        let __temp_13713 = __temp_13712 & __temp_13697;
        let __temp_13714 = __temp_13713 & __temp_13685;
        let __temp_13715 = __temp_13714 & __temp_13675;
        let __temp_13716 = __temp_13715 & __temp_13662;
        let __temp_13717 = __temp_13716 & __temp_13659;
        self.program_ram_mem_element_5_50_write_port_enable = __temp_13717;
        self.program_ram_mem_element_10_55_read_port_0_address = __temp_828;
        self.program_ram_mem_element_10_55_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_10_55_write_port_address = __temp_828;
        let __temp_13718 = self.__reg_bus_write_data_1 as u128;
        let __temp_13719 = __temp_13718 << 0x60u32;
        let __temp_13720 = __temp_13719 | 0x0u128;
        let __temp_13721 = 0x0u32 as u64;
        let __temp_13722 = self.__reg_bus_write_data_1 as u64;
        let __temp_13723 = __temp_13721 << 0x20u32;
        let __temp_13724 = __temp_13723 | __temp_13722;
        let __temp_13725 = __temp_13724 as u128;
        let __temp_13726 = 0x0u64 as u128;
        let __temp_13727 = __temp_13725 << 0x40u32;
        let __temp_13728 = __temp_13727 | __temp_13726;
        let __temp_13729 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13730 = __temp_13729 & 0x3fffffffu32;
        let __temp_13731 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13732 = __temp_13731 & 0x3fffffffu32;
        let __temp_13733 = self.__reg_state_7 == 0x3u32;
        let __temp_13734 = __temp_13733 & self.__reg_bus_enable_6;
        let __temp_13735 = if __temp_13734 { __temp_13732 } else { __temp_13730 };
        let __temp_13736 = __temp_13735 & 0x3u32;
        let __temp_13737 = __temp_13736 == 0x2u32;
        let __temp_13738 = if __temp_13737 { __temp_13728 } else { __temp_13720 };
        let __temp_13739 = 0x0u64 as u128;
        let __temp_13740 = self.__reg_bus_write_data_1 as u128;
        let __temp_13741 = __temp_13739 << 0x20u32;
        let __temp_13742 = __temp_13741 | __temp_13740;
        let __temp_13743 = 0x0u32 as u128;
        let __temp_13744 = __temp_13742 << 0x20u32;
        let __temp_13745 = __temp_13744 | __temp_13743;
        let __temp_13746 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13747 = __temp_13746 & 0x3fffffffu32;
        let __temp_13748 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13749 = __temp_13748 & 0x3fffffffu32;
        let __temp_13750 = self.__reg_state_7 == 0x3u32;
        let __temp_13751 = __temp_13750 & self.__reg_bus_enable_6;
        let __temp_13752 = if __temp_13751 { __temp_13749 } else { __temp_13747 };
        let __temp_13753 = __temp_13752 & 0x3u32;
        let __temp_13754 = __temp_13753 == 0x1u32;
        let __temp_13755 = if __temp_13754 { __temp_13745 } else { __temp_13738 };
        let __temp_13756 = self.__reg_bus_write_data_1 as u128;
        let __temp_13757 = 0x0u128 << 0x20u32;
        let __temp_13758 = __temp_13757 | __temp_13756;
        let __temp_13759 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13760 = __temp_13759 & 0x3fffffffu32;
        let __temp_13761 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13762 = __temp_13761 & 0x3fffffffu32;
        let __temp_13763 = self.__reg_state_7 == 0x3u32;
        let __temp_13764 = __temp_13763 & self.__reg_bus_enable_6;
        let __temp_13765 = if __temp_13764 { __temp_13762 } else { __temp_13760 };
        let __temp_13766 = __temp_13765 & 0x3u32;
        let __temp_13767 = __temp_13766 == 0x0u32;
        let __temp_13768 = if __temp_13767 { __temp_13758 } else { __temp_13755 };
        let __temp_13769 = __temp_13768 >> 0x50u32;
        let __temp_13770 = __temp_13769 as u32;
        let __temp_13771 = __temp_13770 & 0xffu32;
        self.program_ram_mem_element_10_55_write_port_value = __temp_13771;
        let __temp_13772 = true as u32;
        let __temp_13773 = __temp_13772 << 0x1u32;
        let __temp_13774 = __temp_13772 | __temp_13773;
        let __temp_13775 = __temp_13772 << 0x2u32;
        let __temp_13776 = __temp_13774 | __temp_13775;
        let __temp_13777 = __temp_13772 << 0x3u32;
        let __temp_13778 = __temp_13776 | __temp_13777;
        let __temp_13779 = self.__reg_state_7 == 0x3u32;
        let __temp_13780 = __temp_13779 & self.__reg_bus_enable_6;
        let __temp_13781 = if __temp_13780 { self.__reg_bus_write_byte_enable_40 } else { __temp_13778 };
        let __temp_13782 = __temp_13781 << 0xcu32;
        let __temp_13783 = __temp_13782 | 0x0u32;
        let __temp_13784 = true as u32;
        let __temp_13785 = __temp_13784 << 0x1u32;
        let __temp_13786 = __temp_13784 | __temp_13785;
        let __temp_13787 = __temp_13784 << 0x2u32;
        let __temp_13788 = __temp_13786 | __temp_13787;
        let __temp_13789 = __temp_13784 << 0x3u32;
        let __temp_13790 = __temp_13788 | __temp_13789;
        let __temp_13791 = self.__reg_state_7 == 0x3u32;
        let __temp_13792 = __temp_13791 & self.__reg_bus_enable_6;
        let __temp_13793 = if __temp_13792 { self.__reg_bus_write_byte_enable_40 } else { __temp_13790 };
        let __temp_13794 = 0x0u32 << 0x4u32;
        let __temp_13795 = __temp_13794 | __temp_13793;
        let __temp_13796 = __temp_13795 << 0x8u32;
        let __temp_13797 = __temp_13796 | 0x0u32;
        let __temp_13798 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13799 = __temp_13798 & 0x3fffffffu32;
        let __temp_13800 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13801 = __temp_13800 & 0x3fffffffu32;
        let __temp_13802 = self.__reg_state_7 == 0x3u32;
        let __temp_13803 = __temp_13802 & self.__reg_bus_enable_6;
        let __temp_13804 = if __temp_13803 { __temp_13801 } else { __temp_13799 };
        let __temp_13805 = __temp_13804 & 0x3u32;
        let __temp_13806 = __temp_13805 == 0x2u32;
        let __temp_13807 = if __temp_13806 { __temp_13797 } else { __temp_13783 };
        let __temp_13808 = true as u32;
        let __temp_13809 = __temp_13808 << 0x1u32;
        let __temp_13810 = __temp_13808 | __temp_13809;
        let __temp_13811 = __temp_13808 << 0x2u32;
        let __temp_13812 = __temp_13810 | __temp_13811;
        let __temp_13813 = __temp_13808 << 0x3u32;
        let __temp_13814 = __temp_13812 | __temp_13813;
        let __temp_13815 = self.__reg_state_7 == 0x3u32;
        let __temp_13816 = __temp_13815 & self.__reg_bus_enable_6;
        let __temp_13817 = if __temp_13816 { self.__reg_bus_write_byte_enable_40 } else { __temp_13814 };
        let __temp_13818 = 0x0u32 << 0x4u32;
        let __temp_13819 = __temp_13818 | __temp_13817;
        let __temp_13820 = __temp_13819 << 0x4u32;
        let __temp_13821 = __temp_13820 | 0x0u32;
        let __temp_13822 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13823 = __temp_13822 & 0x3fffffffu32;
        let __temp_13824 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13825 = __temp_13824 & 0x3fffffffu32;
        let __temp_13826 = self.__reg_state_7 == 0x3u32;
        let __temp_13827 = __temp_13826 & self.__reg_bus_enable_6;
        let __temp_13828 = if __temp_13827 { __temp_13825 } else { __temp_13823 };
        let __temp_13829 = __temp_13828 & 0x3u32;
        let __temp_13830 = __temp_13829 == 0x1u32;
        let __temp_13831 = if __temp_13830 { __temp_13821 } else { __temp_13807 };
        let __temp_13832 = true as u32;
        let __temp_13833 = __temp_13832 << 0x1u32;
        let __temp_13834 = __temp_13832 | __temp_13833;
        let __temp_13835 = __temp_13832 << 0x2u32;
        let __temp_13836 = __temp_13834 | __temp_13835;
        let __temp_13837 = __temp_13832 << 0x3u32;
        let __temp_13838 = __temp_13836 | __temp_13837;
        let __temp_13839 = self.__reg_state_7 == 0x3u32;
        let __temp_13840 = __temp_13839 & self.__reg_bus_enable_6;
        let __temp_13841 = if __temp_13840 { self.__reg_bus_write_byte_enable_40 } else { __temp_13838 };
        let __temp_13842 = 0x0u32 << 0x4u32;
        let __temp_13843 = __temp_13842 | __temp_13841;
        let __temp_13844 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13845 = __temp_13844 & 0x3fffffffu32;
        let __temp_13846 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13847 = __temp_13846 & 0x3fffffffu32;
        let __temp_13848 = self.__reg_state_7 == 0x3u32;
        let __temp_13849 = __temp_13848 & self.__reg_bus_enable_6;
        let __temp_13850 = if __temp_13849 { __temp_13847 } else { __temp_13845 };
        let __temp_13851 = __temp_13850 & 0x3u32;
        let __temp_13852 = __temp_13851 == 0x0u32;
        let __temp_13853 = if __temp_13852 { __temp_13843 } else { __temp_13831 };
        let __temp_13854 = __temp_13853 >> 0xau32;
        let __temp_13855 = __temp_13854 & 0x1u32;
        let __temp_13856 = __temp_13855 != 0x0u32;
        let __temp_13857 = self.__reg_state_7 == 0x3u32;
        let __temp_13858 = __temp_13857 & self.__reg_bus_enable_6;
        let __temp_13859 = __temp_13858 & self.__reg_bus_write_5;
        let __temp_13860 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13861 = __temp_13860 & 0x3fffffffu32;
        let __temp_13862 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13863 = __temp_13862 & 0x3fffffffu32;
        let __temp_13864 = self.__reg_state_7 == 0x3u32;
        let __temp_13865 = __temp_13864 & self.__reg_bus_enable_6;
        let __temp_13866 = if __temp_13865 { __temp_13863 } else { __temp_13861 };
        let __temp_13867 = __temp_13866 >> 0x2u32;
        let __temp_13868 = __temp_13867 & 0xfffffffu32;
        let __temp_13869 = __temp_13868 & 0xffffffu32;
        let __temp_13870 = __temp_13869 >> 0x14u32;
        let __temp_13871 = __temp_13870 & 0xfu32;
        let __temp_13872 = __temp_13871 == 0x1u32;
        let __temp_13873 = self.__reg_count_12 >> 0x5u32;
        let __temp_13874 = __temp_13873 & 0x1u32;
        let __temp_13875 = __temp_13874 != 0x0u32;
        let __temp_13876 = !__temp_13875;
        let __temp_13877 = !false;
        let __temp_13878 = __temp_13877 & __temp_13876;
        let __temp_13879 = self.__reg_state_7 == 0x3u32;
        let __temp_13880 = __temp_13879 & self.__reg_bus_enable_6;
        let __temp_13881 = __temp_13880 & self.__reg_bus_write_5;
        let __temp_13882 = __temp_13881 | __temp_13878;
        let __temp_13883 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13884 = __temp_13883 & 0x3fffffffu32;
        let __temp_13885 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13886 = __temp_13885 & 0x3fffffffu32;
        let __temp_13887 = self.__reg_state_7 == 0x3u32;
        let __temp_13888 = __temp_13887 & self.__reg_bus_enable_6;
        let __temp_13889 = if __temp_13888 { __temp_13886 } else { __temp_13884 };
        let __temp_13890 = __temp_13889 >> 0x2u32;
        let __temp_13891 = __temp_13890 & 0xfffffffu32;
        let __temp_13892 = __temp_13891 >> 0x18u32;
        let __temp_13893 = __temp_13892 & 0xfu32;
        let __temp_13894 = __temp_13893 == 0x0u32;
        let __temp_13895 = self.__reg_count_15 >> 0x5u32;
        let __temp_13896 = __temp_13895 & 0x1u32;
        let __temp_13897 = __temp_13896 != 0x0u32;
        let __temp_13898 = !__temp_13897;
        let __temp_13899 = !false;
        let __temp_13900 = __temp_13899 & __temp_13898;
        let __temp_13901 = self.__reg_state_7 == 0x3u32;
        let __temp_13902 = __temp_13901 & self.__reg_bus_enable_6;
        let __temp_13903 = __temp_13902 & self.__reg_bus_write_5;
        let __temp_13904 = __temp_13903 | __temp_13900;
        let __temp_13905 = self.__reg_state_7 == 0x3u32;
        let __temp_13906 = __temp_13905 & self.__reg_bus_enable_6;
        let __temp_13907 = self.__reg_state_7 == 0x0u32;
        let __temp_13908 = __temp_13907 | __temp_13906;
        let __temp_13909 = __temp_13908 & __temp_13904;
        let __temp_13910 = __temp_13909 & __temp_13894;
        let __temp_13911 = __temp_13910 & __temp_13882;
        let __temp_13912 = __temp_13911 & __temp_13872;
        let __temp_13913 = __temp_13912 & __temp_13859;
        let __temp_13914 = __temp_13913 & __temp_13856;
        self.program_ram_mem_element_10_55_write_port_enable = __temp_13914;
        self.program_ram_mem_element_12_57_read_port_0_address = __temp_828;
        self.program_ram_mem_element_12_57_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_12_57_write_port_address = __temp_828;
        let __temp_13915 = self.__reg_bus_write_data_1 as u128;
        let __temp_13916 = __temp_13915 << 0x60u32;
        let __temp_13917 = __temp_13916 | 0x0u128;
        let __temp_13918 = 0x0u32 as u64;
        let __temp_13919 = self.__reg_bus_write_data_1 as u64;
        let __temp_13920 = __temp_13918 << 0x20u32;
        let __temp_13921 = __temp_13920 | __temp_13919;
        let __temp_13922 = __temp_13921 as u128;
        let __temp_13923 = 0x0u64 as u128;
        let __temp_13924 = __temp_13922 << 0x40u32;
        let __temp_13925 = __temp_13924 | __temp_13923;
        let __temp_13926 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13927 = __temp_13926 & 0x3fffffffu32;
        let __temp_13928 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13929 = __temp_13928 & 0x3fffffffu32;
        let __temp_13930 = self.__reg_state_7 == 0x3u32;
        let __temp_13931 = __temp_13930 & self.__reg_bus_enable_6;
        let __temp_13932 = if __temp_13931 { __temp_13929 } else { __temp_13927 };
        let __temp_13933 = __temp_13932 & 0x3u32;
        let __temp_13934 = __temp_13933 == 0x2u32;
        let __temp_13935 = if __temp_13934 { __temp_13925 } else { __temp_13917 };
        let __temp_13936 = 0x0u64 as u128;
        let __temp_13937 = self.__reg_bus_write_data_1 as u128;
        let __temp_13938 = __temp_13936 << 0x20u32;
        let __temp_13939 = __temp_13938 | __temp_13937;
        let __temp_13940 = 0x0u32 as u128;
        let __temp_13941 = __temp_13939 << 0x20u32;
        let __temp_13942 = __temp_13941 | __temp_13940;
        let __temp_13943 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13944 = __temp_13943 & 0x3fffffffu32;
        let __temp_13945 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13946 = __temp_13945 & 0x3fffffffu32;
        let __temp_13947 = self.__reg_state_7 == 0x3u32;
        let __temp_13948 = __temp_13947 & self.__reg_bus_enable_6;
        let __temp_13949 = if __temp_13948 { __temp_13946 } else { __temp_13944 };
        let __temp_13950 = __temp_13949 & 0x3u32;
        let __temp_13951 = __temp_13950 == 0x1u32;
        let __temp_13952 = if __temp_13951 { __temp_13942 } else { __temp_13935 };
        let __temp_13953 = self.__reg_bus_write_data_1 as u128;
        let __temp_13954 = 0x0u128 << 0x20u32;
        let __temp_13955 = __temp_13954 | __temp_13953;
        let __temp_13956 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13957 = __temp_13956 & 0x3fffffffu32;
        let __temp_13958 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13959 = __temp_13958 & 0x3fffffffu32;
        let __temp_13960 = self.__reg_state_7 == 0x3u32;
        let __temp_13961 = __temp_13960 & self.__reg_bus_enable_6;
        let __temp_13962 = if __temp_13961 { __temp_13959 } else { __temp_13957 };
        let __temp_13963 = __temp_13962 & 0x3u32;
        let __temp_13964 = __temp_13963 == 0x0u32;
        let __temp_13965 = if __temp_13964 { __temp_13955 } else { __temp_13952 };
        let __temp_13966 = __temp_13965 >> 0x60u32;
        let __temp_13967 = __temp_13966 as u32;
        let __temp_13968 = __temp_13967 & 0xffu32;
        self.program_ram_mem_element_12_57_write_port_value = __temp_13968;
        let __temp_13969 = true as u32;
        let __temp_13970 = __temp_13969 << 0x1u32;
        let __temp_13971 = __temp_13969 | __temp_13970;
        let __temp_13972 = __temp_13969 << 0x2u32;
        let __temp_13973 = __temp_13971 | __temp_13972;
        let __temp_13974 = __temp_13969 << 0x3u32;
        let __temp_13975 = __temp_13973 | __temp_13974;
        let __temp_13976 = self.__reg_state_7 == 0x3u32;
        let __temp_13977 = __temp_13976 & self.__reg_bus_enable_6;
        let __temp_13978 = if __temp_13977 { self.__reg_bus_write_byte_enable_40 } else { __temp_13975 };
        let __temp_13979 = __temp_13978 << 0xcu32;
        let __temp_13980 = __temp_13979 | 0x0u32;
        let __temp_13981 = true as u32;
        let __temp_13982 = __temp_13981 << 0x1u32;
        let __temp_13983 = __temp_13981 | __temp_13982;
        let __temp_13984 = __temp_13981 << 0x2u32;
        let __temp_13985 = __temp_13983 | __temp_13984;
        let __temp_13986 = __temp_13981 << 0x3u32;
        let __temp_13987 = __temp_13985 | __temp_13986;
        let __temp_13988 = self.__reg_state_7 == 0x3u32;
        let __temp_13989 = __temp_13988 & self.__reg_bus_enable_6;
        let __temp_13990 = if __temp_13989 { self.__reg_bus_write_byte_enable_40 } else { __temp_13987 };
        let __temp_13991 = 0x0u32 << 0x4u32;
        let __temp_13992 = __temp_13991 | __temp_13990;
        let __temp_13993 = __temp_13992 << 0x8u32;
        let __temp_13994 = __temp_13993 | 0x0u32;
        let __temp_13995 = self.__reg_pc_13 >> 0x2u32;
        let __temp_13996 = __temp_13995 & 0x3fffffffu32;
        let __temp_13997 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_13998 = __temp_13997 & 0x3fffffffu32;
        let __temp_13999 = self.__reg_state_7 == 0x3u32;
        let __temp_14000 = __temp_13999 & self.__reg_bus_enable_6;
        let __temp_14001 = if __temp_14000 { __temp_13998 } else { __temp_13996 };
        let __temp_14002 = __temp_14001 & 0x3u32;
        let __temp_14003 = __temp_14002 == 0x2u32;
        let __temp_14004 = if __temp_14003 { __temp_13994 } else { __temp_13980 };
        let __temp_14005 = true as u32;
        let __temp_14006 = __temp_14005 << 0x1u32;
        let __temp_14007 = __temp_14005 | __temp_14006;
        let __temp_14008 = __temp_14005 << 0x2u32;
        let __temp_14009 = __temp_14007 | __temp_14008;
        let __temp_14010 = __temp_14005 << 0x3u32;
        let __temp_14011 = __temp_14009 | __temp_14010;
        let __temp_14012 = self.__reg_state_7 == 0x3u32;
        let __temp_14013 = __temp_14012 & self.__reg_bus_enable_6;
        let __temp_14014 = if __temp_14013 { self.__reg_bus_write_byte_enable_40 } else { __temp_14011 };
        let __temp_14015 = 0x0u32 << 0x4u32;
        let __temp_14016 = __temp_14015 | __temp_14014;
        let __temp_14017 = __temp_14016 << 0x4u32;
        let __temp_14018 = __temp_14017 | 0x0u32;
        let __temp_14019 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14020 = __temp_14019 & 0x3fffffffu32;
        let __temp_14021 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14022 = __temp_14021 & 0x3fffffffu32;
        let __temp_14023 = self.__reg_state_7 == 0x3u32;
        let __temp_14024 = __temp_14023 & self.__reg_bus_enable_6;
        let __temp_14025 = if __temp_14024 { __temp_14022 } else { __temp_14020 };
        let __temp_14026 = __temp_14025 & 0x3u32;
        let __temp_14027 = __temp_14026 == 0x1u32;
        let __temp_14028 = if __temp_14027 { __temp_14018 } else { __temp_14004 };
        let __temp_14029 = true as u32;
        let __temp_14030 = __temp_14029 << 0x1u32;
        let __temp_14031 = __temp_14029 | __temp_14030;
        let __temp_14032 = __temp_14029 << 0x2u32;
        let __temp_14033 = __temp_14031 | __temp_14032;
        let __temp_14034 = __temp_14029 << 0x3u32;
        let __temp_14035 = __temp_14033 | __temp_14034;
        let __temp_14036 = self.__reg_state_7 == 0x3u32;
        let __temp_14037 = __temp_14036 & self.__reg_bus_enable_6;
        let __temp_14038 = if __temp_14037 { self.__reg_bus_write_byte_enable_40 } else { __temp_14035 };
        let __temp_14039 = 0x0u32 << 0x4u32;
        let __temp_14040 = __temp_14039 | __temp_14038;
        let __temp_14041 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14042 = __temp_14041 & 0x3fffffffu32;
        let __temp_14043 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14044 = __temp_14043 & 0x3fffffffu32;
        let __temp_14045 = self.__reg_state_7 == 0x3u32;
        let __temp_14046 = __temp_14045 & self.__reg_bus_enable_6;
        let __temp_14047 = if __temp_14046 { __temp_14044 } else { __temp_14042 };
        let __temp_14048 = __temp_14047 & 0x3u32;
        let __temp_14049 = __temp_14048 == 0x0u32;
        let __temp_14050 = if __temp_14049 { __temp_14040 } else { __temp_14028 };
        let __temp_14051 = __temp_14050 >> 0xcu32;
        let __temp_14052 = __temp_14051 & 0x1u32;
        let __temp_14053 = __temp_14052 != 0x0u32;
        let __temp_14054 = self.__reg_state_7 == 0x3u32;
        let __temp_14055 = __temp_14054 & self.__reg_bus_enable_6;
        let __temp_14056 = __temp_14055 & self.__reg_bus_write_5;
        let __temp_14057 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14058 = __temp_14057 & 0x3fffffffu32;
        let __temp_14059 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14060 = __temp_14059 & 0x3fffffffu32;
        let __temp_14061 = self.__reg_state_7 == 0x3u32;
        let __temp_14062 = __temp_14061 & self.__reg_bus_enable_6;
        let __temp_14063 = if __temp_14062 { __temp_14060 } else { __temp_14058 };
        let __temp_14064 = __temp_14063 >> 0x2u32;
        let __temp_14065 = __temp_14064 & 0xfffffffu32;
        let __temp_14066 = __temp_14065 & 0xffffffu32;
        let __temp_14067 = __temp_14066 >> 0x14u32;
        let __temp_14068 = __temp_14067 & 0xfu32;
        let __temp_14069 = __temp_14068 == 0x1u32;
        let __temp_14070 = self.__reg_count_12 >> 0x5u32;
        let __temp_14071 = __temp_14070 & 0x1u32;
        let __temp_14072 = __temp_14071 != 0x0u32;
        let __temp_14073 = !__temp_14072;
        let __temp_14074 = !false;
        let __temp_14075 = __temp_14074 & __temp_14073;
        let __temp_14076 = self.__reg_state_7 == 0x3u32;
        let __temp_14077 = __temp_14076 & self.__reg_bus_enable_6;
        let __temp_14078 = __temp_14077 & self.__reg_bus_write_5;
        let __temp_14079 = __temp_14078 | __temp_14075;
        let __temp_14080 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14081 = __temp_14080 & 0x3fffffffu32;
        let __temp_14082 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14083 = __temp_14082 & 0x3fffffffu32;
        let __temp_14084 = self.__reg_state_7 == 0x3u32;
        let __temp_14085 = __temp_14084 & self.__reg_bus_enable_6;
        let __temp_14086 = if __temp_14085 { __temp_14083 } else { __temp_14081 };
        let __temp_14087 = __temp_14086 >> 0x2u32;
        let __temp_14088 = __temp_14087 & 0xfffffffu32;
        let __temp_14089 = __temp_14088 >> 0x18u32;
        let __temp_14090 = __temp_14089 & 0xfu32;
        let __temp_14091 = __temp_14090 == 0x0u32;
        let __temp_14092 = self.__reg_count_15 >> 0x5u32;
        let __temp_14093 = __temp_14092 & 0x1u32;
        let __temp_14094 = __temp_14093 != 0x0u32;
        let __temp_14095 = !__temp_14094;
        let __temp_14096 = !false;
        let __temp_14097 = __temp_14096 & __temp_14095;
        let __temp_14098 = self.__reg_state_7 == 0x3u32;
        let __temp_14099 = __temp_14098 & self.__reg_bus_enable_6;
        let __temp_14100 = __temp_14099 & self.__reg_bus_write_5;
        let __temp_14101 = __temp_14100 | __temp_14097;
        let __temp_14102 = self.__reg_state_7 == 0x3u32;
        let __temp_14103 = __temp_14102 & self.__reg_bus_enable_6;
        let __temp_14104 = self.__reg_state_7 == 0x0u32;
        let __temp_14105 = __temp_14104 | __temp_14103;
        let __temp_14106 = __temp_14105 & __temp_14101;
        let __temp_14107 = __temp_14106 & __temp_14091;
        let __temp_14108 = __temp_14107 & __temp_14079;
        let __temp_14109 = __temp_14108 & __temp_14069;
        let __temp_14110 = __temp_14109 & __temp_14056;
        let __temp_14111 = __temp_14110 & __temp_14053;
        self.program_ram_mem_element_12_57_write_port_enable = __temp_14111;
        self.program_ram_mem_element_8_53_read_port_0_address = __temp_828;
        self.program_ram_mem_element_8_53_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_8_53_write_port_address = __temp_828;
        let __temp_14112 = self.__reg_bus_write_data_1 as u128;
        let __temp_14113 = __temp_14112 << 0x60u32;
        let __temp_14114 = __temp_14113 | 0x0u128;
        let __temp_14115 = 0x0u32 as u64;
        let __temp_14116 = self.__reg_bus_write_data_1 as u64;
        let __temp_14117 = __temp_14115 << 0x20u32;
        let __temp_14118 = __temp_14117 | __temp_14116;
        let __temp_14119 = __temp_14118 as u128;
        let __temp_14120 = 0x0u64 as u128;
        let __temp_14121 = __temp_14119 << 0x40u32;
        let __temp_14122 = __temp_14121 | __temp_14120;
        let __temp_14123 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14124 = __temp_14123 & 0x3fffffffu32;
        let __temp_14125 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14126 = __temp_14125 & 0x3fffffffu32;
        let __temp_14127 = self.__reg_state_7 == 0x3u32;
        let __temp_14128 = __temp_14127 & self.__reg_bus_enable_6;
        let __temp_14129 = if __temp_14128 { __temp_14126 } else { __temp_14124 };
        let __temp_14130 = __temp_14129 & 0x3u32;
        let __temp_14131 = __temp_14130 == 0x2u32;
        let __temp_14132 = if __temp_14131 { __temp_14122 } else { __temp_14114 };
        let __temp_14133 = 0x0u64 as u128;
        let __temp_14134 = self.__reg_bus_write_data_1 as u128;
        let __temp_14135 = __temp_14133 << 0x20u32;
        let __temp_14136 = __temp_14135 | __temp_14134;
        let __temp_14137 = 0x0u32 as u128;
        let __temp_14138 = __temp_14136 << 0x20u32;
        let __temp_14139 = __temp_14138 | __temp_14137;
        let __temp_14140 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14141 = __temp_14140 & 0x3fffffffu32;
        let __temp_14142 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14143 = __temp_14142 & 0x3fffffffu32;
        let __temp_14144 = self.__reg_state_7 == 0x3u32;
        let __temp_14145 = __temp_14144 & self.__reg_bus_enable_6;
        let __temp_14146 = if __temp_14145 { __temp_14143 } else { __temp_14141 };
        let __temp_14147 = __temp_14146 & 0x3u32;
        let __temp_14148 = __temp_14147 == 0x1u32;
        let __temp_14149 = if __temp_14148 { __temp_14139 } else { __temp_14132 };
        let __temp_14150 = self.__reg_bus_write_data_1 as u128;
        let __temp_14151 = 0x0u128 << 0x20u32;
        let __temp_14152 = __temp_14151 | __temp_14150;
        let __temp_14153 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14154 = __temp_14153 & 0x3fffffffu32;
        let __temp_14155 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14156 = __temp_14155 & 0x3fffffffu32;
        let __temp_14157 = self.__reg_state_7 == 0x3u32;
        let __temp_14158 = __temp_14157 & self.__reg_bus_enable_6;
        let __temp_14159 = if __temp_14158 { __temp_14156 } else { __temp_14154 };
        let __temp_14160 = __temp_14159 & 0x3u32;
        let __temp_14161 = __temp_14160 == 0x0u32;
        let __temp_14162 = if __temp_14161 { __temp_14152 } else { __temp_14149 };
        let __temp_14163 = __temp_14162 >> 0x40u32;
        let __temp_14164 = __temp_14163 as u32;
        let __temp_14165 = __temp_14164 & 0xffu32;
        self.program_ram_mem_element_8_53_write_port_value = __temp_14165;
        let __temp_14166 = true as u32;
        let __temp_14167 = __temp_14166 << 0x1u32;
        let __temp_14168 = __temp_14166 | __temp_14167;
        let __temp_14169 = __temp_14166 << 0x2u32;
        let __temp_14170 = __temp_14168 | __temp_14169;
        let __temp_14171 = __temp_14166 << 0x3u32;
        let __temp_14172 = __temp_14170 | __temp_14171;
        let __temp_14173 = self.__reg_state_7 == 0x3u32;
        let __temp_14174 = __temp_14173 & self.__reg_bus_enable_6;
        let __temp_14175 = if __temp_14174 { self.__reg_bus_write_byte_enable_40 } else { __temp_14172 };
        let __temp_14176 = __temp_14175 << 0xcu32;
        let __temp_14177 = __temp_14176 | 0x0u32;
        let __temp_14178 = true as u32;
        let __temp_14179 = __temp_14178 << 0x1u32;
        let __temp_14180 = __temp_14178 | __temp_14179;
        let __temp_14181 = __temp_14178 << 0x2u32;
        let __temp_14182 = __temp_14180 | __temp_14181;
        let __temp_14183 = __temp_14178 << 0x3u32;
        let __temp_14184 = __temp_14182 | __temp_14183;
        let __temp_14185 = self.__reg_state_7 == 0x3u32;
        let __temp_14186 = __temp_14185 & self.__reg_bus_enable_6;
        let __temp_14187 = if __temp_14186 { self.__reg_bus_write_byte_enable_40 } else { __temp_14184 };
        let __temp_14188 = 0x0u32 << 0x4u32;
        let __temp_14189 = __temp_14188 | __temp_14187;
        let __temp_14190 = __temp_14189 << 0x8u32;
        let __temp_14191 = __temp_14190 | 0x0u32;
        let __temp_14192 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14193 = __temp_14192 & 0x3fffffffu32;
        let __temp_14194 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14195 = __temp_14194 & 0x3fffffffu32;
        let __temp_14196 = self.__reg_state_7 == 0x3u32;
        let __temp_14197 = __temp_14196 & self.__reg_bus_enable_6;
        let __temp_14198 = if __temp_14197 { __temp_14195 } else { __temp_14193 };
        let __temp_14199 = __temp_14198 & 0x3u32;
        let __temp_14200 = __temp_14199 == 0x2u32;
        let __temp_14201 = if __temp_14200 { __temp_14191 } else { __temp_14177 };
        let __temp_14202 = true as u32;
        let __temp_14203 = __temp_14202 << 0x1u32;
        let __temp_14204 = __temp_14202 | __temp_14203;
        let __temp_14205 = __temp_14202 << 0x2u32;
        let __temp_14206 = __temp_14204 | __temp_14205;
        let __temp_14207 = __temp_14202 << 0x3u32;
        let __temp_14208 = __temp_14206 | __temp_14207;
        let __temp_14209 = self.__reg_state_7 == 0x3u32;
        let __temp_14210 = __temp_14209 & self.__reg_bus_enable_6;
        let __temp_14211 = if __temp_14210 { self.__reg_bus_write_byte_enable_40 } else { __temp_14208 };
        let __temp_14212 = 0x0u32 << 0x4u32;
        let __temp_14213 = __temp_14212 | __temp_14211;
        let __temp_14214 = __temp_14213 << 0x4u32;
        let __temp_14215 = __temp_14214 | 0x0u32;
        let __temp_14216 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14217 = __temp_14216 & 0x3fffffffu32;
        let __temp_14218 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14219 = __temp_14218 & 0x3fffffffu32;
        let __temp_14220 = self.__reg_state_7 == 0x3u32;
        let __temp_14221 = __temp_14220 & self.__reg_bus_enable_6;
        let __temp_14222 = if __temp_14221 { __temp_14219 } else { __temp_14217 };
        let __temp_14223 = __temp_14222 & 0x3u32;
        let __temp_14224 = __temp_14223 == 0x1u32;
        let __temp_14225 = if __temp_14224 { __temp_14215 } else { __temp_14201 };
        let __temp_14226 = true as u32;
        let __temp_14227 = __temp_14226 << 0x1u32;
        let __temp_14228 = __temp_14226 | __temp_14227;
        let __temp_14229 = __temp_14226 << 0x2u32;
        let __temp_14230 = __temp_14228 | __temp_14229;
        let __temp_14231 = __temp_14226 << 0x3u32;
        let __temp_14232 = __temp_14230 | __temp_14231;
        let __temp_14233 = self.__reg_state_7 == 0x3u32;
        let __temp_14234 = __temp_14233 & self.__reg_bus_enable_6;
        let __temp_14235 = if __temp_14234 { self.__reg_bus_write_byte_enable_40 } else { __temp_14232 };
        let __temp_14236 = 0x0u32 << 0x4u32;
        let __temp_14237 = __temp_14236 | __temp_14235;
        let __temp_14238 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14239 = __temp_14238 & 0x3fffffffu32;
        let __temp_14240 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14241 = __temp_14240 & 0x3fffffffu32;
        let __temp_14242 = self.__reg_state_7 == 0x3u32;
        let __temp_14243 = __temp_14242 & self.__reg_bus_enable_6;
        let __temp_14244 = if __temp_14243 { __temp_14241 } else { __temp_14239 };
        let __temp_14245 = __temp_14244 & 0x3u32;
        let __temp_14246 = __temp_14245 == 0x0u32;
        let __temp_14247 = if __temp_14246 { __temp_14237 } else { __temp_14225 };
        let __temp_14248 = __temp_14247 >> 0x8u32;
        let __temp_14249 = __temp_14248 & 0x1u32;
        let __temp_14250 = __temp_14249 != 0x0u32;
        let __temp_14251 = self.__reg_state_7 == 0x3u32;
        let __temp_14252 = __temp_14251 & self.__reg_bus_enable_6;
        let __temp_14253 = __temp_14252 & self.__reg_bus_write_5;
        let __temp_14254 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14255 = __temp_14254 & 0x3fffffffu32;
        let __temp_14256 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14257 = __temp_14256 & 0x3fffffffu32;
        let __temp_14258 = self.__reg_state_7 == 0x3u32;
        let __temp_14259 = __temp_14258 & self.__reg_bus_enable_6;
        let __temp_14260 = if __temp_14259 { __temp_14257 } else { __temp_14255 };
        let __temp_14261 = __temp_14260 >> 0x2u32;
        let __temp_14262 = __temp_14261 & 0xfffffffu32;
        let __temp_14263 = __temp_14262 & 0xffffffu32;
        let __temp_14264 = __temp_14263 >> 0x14u32;
        let __temp_14265 = __temp_14264 & 0xfu32;
        let __temp_14266 = __temp_14265 == 0x1u32;
        let __temp_14267 = self.__reg_count_12 >> 0x5u32;
        let __temp_14268 = __temp_14267 & 0x1u32;
        let __temp_14269 = __temp_14268 != 0x0u32;
        let __temp_14270 = !__temp_14269;
        let __temp_14271 = !false;
        let __temp_14272 = __temp_14271 & __temp_14270;
        let __temp_14273 = self.__reg_state_7 == 0x3u32;
        let __temp_14274 = __temp_14273 & self.__reg_bus_enable_6;
        let __temp_14275 = __temp_14274 & self.__reg_bus_write_5;
        let __temp_14276 = __temp_14275 | __temp_14272;
        let __temp_14277 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14278 = __temp_14277 & 0x3fffffffu32;
        let __temp_14279 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14280 = __temp_14279 & 0x3fffffffu32;
        let __temp_14281 = self.__reg_state_7 == 0x3u32;
        let __temp_14282 = __temp_14281 & self.__reg_bus_enable_6;
        let __temp_14283 = if __temp_14282 { __temp_14280 } else { __temp_14278 };
        let __temp_14284 = __temp_14283 >> 0x2u32;
        let __temp_14285 = __temp_14284 & 0xfffffffu32;
        let __temp_14286 = __temp_14285 >> 0x18u32;
        let __temp_14287 = __temp_14286 & 0xfu32;
        let __temp_14288 = __temp_14287 == 0x0u32;
        let __temp_14289 = self.__reg_count_15 >> 0x5u32;
        let __temp_14290 = __temp_14289 & 0x1u32;
        let __temp_14291 = __temp_14290 != 0x0u32;
        let __temp_14292 = !__temp_14291;
        let __temp_14293 = !false;
        let __temp_14294 = __temp_14293 & __temp_14292;
        let __temp_14295 = self.__reg_state_7 == 0x3u32;
        let __temp_14296 = __temp_14295 & self.__reg_bus_enable_6;
        let __temp_14297 = __temp_14296 & self.__reg_bus_write_5;
        let __temp_14298 = __temp_14297 | __temp_14294;
        let __temp_14299 = self.__reg_state_7 == 0x3u32;
        let __temp_14300 = __temp_14299 & self.__reg_bus_enable_6;
        let __temp_14301 = self.__reg_state_7 == 0x0u32;
        let __temp_14302 = __temp_14301 | __temp_14300;
        let __temp_14303 = __temp_14302 & __temp_14298;
        let __temp_14304 = __temp_14303 & __temp_14288;
        let __temp_14305 = __temp_14304 & __temp_14276;
        let __temp_14306 = __temp_14305 & __temp_14266;
        let __temp_14307 = __temp_14306 & __temp_14253;
        let __temp_14308 = __temp_14307 & __temp_14250;
        self.program_ram_mem_element_8_53_write_port_enable = __temp_14308;
        self.ddr3_mem_element_3_7_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_3_7_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_3_7_write_port_address = __temp_1094;
        let __temp_14309 = self.__reg_bus_write_data_1 as u128;
        let __temp_14310 = __temp_14309 << 0x60u32;
        let __temp_14311 = __temp_14310 | 0x0u128;
        let __temp_14312 = 0x0u32 as u64;
        let __temp_14313 = self.__reg_bus_write_data_1 as u64;
        let __temp_14314 = __temp_14312 << 0x20u32;
        let __temp_14315 = __temp_14314 | __temp_14313;
        let __temp_14316 = __temp_14315 as u128;
        let __temp_14317 = 0x0u64 as u128;
        let __temp_14318 = __temp_14316 << 0x40u32;
        let __temp_14319 = __temp_14318 | __temp_14317;
        let __temp_14320 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14321 = __temp_14320 & 0x3fffffffu32;
        let __temp_14322 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14323 = __temp_14322 & 0x3fffffffu32;
        let __temp_14324 = self.__reg_state_7 == 0x3u32;
        let __temp_14325 = __temp_14324 & self.__reg_bus_enable_6;
        let __temp_14326 = if __temp_14325 { __temp_14323 } else { __temp_14321 };
        let __temp_14327 = __temp_14326 & 0x3u32;
        let __temp_14328 = __temp_14327 == 0x2u32;
        let __temp_14329 = if __temp_14328 { __temp_14319 } else { __temp_14311 };
        let __temp_14330 = 0x0u64 as u128;
        let __temp_14331 = self.__reg_bus_write_data_1 as u128;
        let __temp_14332 = __temp_14330 << 0x20u32;
        let __temp_14333 = __temp_14332 | __temp_14331;
        let __temp_14334 = 0x0u32 as u128;
        let __temp_14335 = __temp_14333 << 0x20u32;
        let __temp_14336 = __temp_14335 | __temp_14334;
        let __temp_14337 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14338 = __temp_14337 & 0x3fffffffu32;
        let __temp_14339 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14340 = __temp_14339 & 0x3fffffffu32;
        let __temp_14341 = self.__reg_state_7 == 0x3u32;
        let __temp_14342 = __temp_14341 & self.__reg_bus_enable_6;
        let __temp_14343 = if __temp_14342 { __temp_14340 } else { __temp_14338 };
        let __temp_14344 = __temp_14343 & 0x3u32;
        let __temp_14345 = __temp_14344 == 0x1u32;
        let __temp_14346 = if __temp_14345 { __temp_14336 } else { __temp_14329 };
        let __temp_14347 = self.__reg_bus_write_data_1 as u128;
        let __temp_14348 = 0x0u128 << 0x20u32;
        let __temp_14349 = __temp_14348 | __temp_14347;
        let __temp_14350 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14351 = __temp_14350 & 0x3fffffffu32;
        let __temp_14352 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14353 = __temp_14352 & 0x3fffffffu32;
        let __temp_14354 = self.__reg_state_7 == 0x3u32;
        let __temp_14355 = __temp_14354 & self.__reg_bus_enable_6;
        let __temp_14356 = if __temp_14355 { __temp_14353 } else { __temp_14351 };
        let __temp_14357 = __temp_14356 & 0x3u32;
        let __temp_14358 = __temp_14357 == 0x0u32;
        let __temp_14359 = if __temp_14358 { __temp_14349 } else { __temp_14346 };
        let __temp_14360 = __temp_14359 >> 0x18u32;
        let __temp_14361 = __temp_14360 as u32;
        let __temp_14362 = __temp_14361 & 0xffu32;
        self.ddr3_mem_element_3_7_write_port_value = __temp_14362;
        let __temp_14363 = true as u32;
        let __temp_14364 = __temp_14363 << 0x1u32;
        let __temp_14365 = __temp_14363 | __temp_14364;
        let __temp_14366 = __temp_14363 << 0x2u32;
        let __temp_14367 = __temp_14365 | __temp_14366;
        let __temp_14368 = __temp_14363 << 0x3u32;
        let __temp_14369 = __temp_14367 | __temp_14368;
        let __temp_14370 = self.__reg_state_7 == 0x3u32;
        let __temp_14371 = __temp_14370 & self.__reg_bus_enable_6;
        let __temp_14372 = if __temp_14371 { self.__reg_bus_write_byte_enable_40 } else { __temp_14369 };
        let __temp_14373 = __temp_14372 << 0xcu32;
        let __temp_14374 = __temp_14373 | 0x0u32;
        let __temp_14375 = true as u32;
        let __temp_14376 = __temp_14375 << 0x1u32;
        let __temp_14377 = __temp_14375 | __temp_14376;
        let __temp_14378 = __temp_14375 << 0x2u32;
        let __temp_14379 = __temp_14377 | __temp_14378;
        let __temp_14380 = __temp_14375 << 0x3u32;
        let __temp_14381 = __temp_14379 | __temp_14380;
        let __temp_14382 = self.__reg_state_7 == 0x3u32;
        let __temp_14383 = __temp_14382 & self.__reg_bus_enable_6;
        let __temp_14384 = if __temp_14383 { self.__reg_bus_write_byte_enable_40 } else { __temp_14381 };
        let __temp_14385 = 0x0u32 << 0x4u32;
        let __temp_14386 = __temp_14385 | __temp_14384;
        let __temp_14387 = __temp_14386 << 0x8u32;
        let __temp_14388 = __temp_14387 | 0x0u32;
        let __temp_14389 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14390 = __temp_14389 & 0x3fffffffu32;
        let __temp_14391 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14392 = __temp_14391 & 0x3fffffffu32;
        let __temp_14393 = self.__reg_state_7 == 0x3u32;
        let __temp_14394 = __temp_14393 & self.__reg_bus_enable_6;
        let __temp_14395 = if __temp_14394 { __temp_14392 } else { __temp_14390 };
        let __temp_14396 = __temp_14395 & 0x3u32;
        let __temp_14397 = __temp_14396 == 0x2u32;
        let __temp_14398 = if __temp_14397 { __temp_14388 } else { __temp_14374 };
        let __temp_14399 = true as u32;
        let __temp_14400 = __temp_14399 << 0x1u32;
        let __temp_14401 = __temp_14399 | __temp_14400;
        let __temp_14402 = __temp_14399 << 0x2u32;
        let __temp_14403 = __temp_14401 | __temp_14402;
        let __temp_14404 = __temp_14399 << 0x3u32;
        let __temp_14405 = __temp_14403 | __temp_14404;
        let __temp_14406 = self.__reg_state_7 == 0x3u32;
        let __temp_14407 = __temp_14406 & self.__reg_bus_enable_6;
        let __temp_14408 = if __temp_14407 { self.__reg_bus_write_byte_enable_40 } else { __temp_14405 };
        let __temp_14409 = 0x0u32 << 0x4u32;
        let __temp_14410 = __temp_14409 | __temp_14408;
        let __temp_14411 = __temp_14410 << 0x4u32;
        let __temp_14412 = __temp_14411 | 0x0u32;
        let __temp_14413 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14414 = __temp_14413 & 0x3fffffffu32;
        let __temp_14415 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14416 = __temp_14415 & 0x3fffffffu32;
        let __temp_14417 = self.__reg_state_7 == 0x3u32;
        let __temp_14418 = __temp_14417 & self.__reg_bus_enable_6;
        let __temp_14419 = if __temp_14418 { __temp_14416 } else { __temp_14414 };
        let __temp_14420 = __temp_14419 & 0x3u32;
        let __temp_14421 = __temp_14420 == 0x1u32;
        let __temp_14422 = if __temp_14421 { __temp_14412 } else { __temp_14398 };
        let __temp_14423 = true as u32;
        let __temp_14424 = __temp_14423 << 0x1u32;
        let __temp_14425 = __temp_14423 | __temp_14424;
        let __temp_14426 = __temp_14423 << 0x2u32;
        let __temp_14427 = __temp_14425 | __temp_14426;
        let __temp_14428 = __temp_14423 << 0x3u32;
        let __temp_14429 = __temp_14427 | __temp_14428;
        let __temp_14430 = self.__reg_state_7 == 0x3u32;
        let __temp_14431 = __temp_14430 & self.__reg_bus_enable_6;
        let __temp_14432 = if __temp_14431 { self.__reg_bus_write_byte_enable_40 } else { __temp_14429 };
        let __temp_14433 = 0x0u32 << 0x4u32;
        let __temp_14434 = __temp_14433 | __temp_14432;
        let __temp_14435 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14436 = __temp_14435 & 0x3fffffffu32;
        let __temp_14437 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14438 = __temp_14437 & 0x3fffffffu32;
        let __temp_14439 = self.__reg_state_7 == 0x3u32;
        let __temp_14440 = __temp_14439 & self.__reg_bus_enable_6;
        let __temp_14441 = if __temp_14440 { __temp_14438 } else { __temp_14436 };
        let __temp_14442 = __temp_14441 & 0x3u32;
        let __temp_14443 = __temp_14442 == 0x0u32;
        let __temp_14444 = if __temp_14443 { __temp_14434 } else { __temp_14422 };
        let __temp_14445 = __temp_14444 >> 0x3u32;
        let __temp_14446 = __temp_14445 & 0x1u32;
        let __temp_14447 = __temp_14446 != 0x0u32;
        let __temp_14448 = self.__reg_state_7 == 0x3u32;
        let __temp_14449 = __temp_14448 & self.__reg_bus_enable_6;
        let __temp_14450 = __temp_14449 & self.__reg_bus_write_5;
        let __temp_14451 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14452 = __temp_14451 & 0x3fffffffu32;
        let __temp_14453 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14454 = __temp_14453 & 0x3fffffffu32;
        let __temp_14455 = self.__reg_state_7 == 0x3u32;
        let __temp_14456 = __temp_14455 & self.__reg_bus_enable_6;
        let __temp_14457 = if __temp_14456 { __temp_14454 } else { __temp_14452 };
        let __temp_14458 = __temp_14457 >> 0x2u32;
        let __temp_14459 = __temp_14458 & 0xfffffffu32;
        let __temp_14460 = __temp_14459 >> 0x18u32;
        let __temp_14461 = __temp_14460 & 0xfu32;
        let __temp_14462 = __temp_14461 == 0x1u32;
        let __temp_14463 = self.__reg_count_15 >> 0x5u32;
        let __temp_14464 = __temp_14463 & 0x1u32;
        let __temp_14465 = __temp_14464 != 0x0u32;
        let __temp_14466 = !__temp_14465;
        let __temp_14467 = !false;
        let __temp_14468 = __temp_14467 & __temp_14466;
        let __temp_14469 = self.__reg_state_7 == 0x3u32;
        let __temp_14470 = __temp_14469 & self.__reg_bus_enable_6;
        let __temp_14471 = __temp_14470 & self.__reg_bus_write_5;
        let __temp_14472 = __temp_14471 | __temp_14468;
        let __temp_14473 = self.__reg_state_7 == 0x3u32;
        let __temp_14474 = __temp_14473 & self.__reg_bus_enable_6;
        let __temp_14475 = self.__reg_state_7 == 0x0u32;
        let __temp_14476 = __temp_14475 | __temp_14474;
        let __temp_14477 = __temp_14476 & __temp_14472;
        let __temp_14478 = __temp_14477 & __temp_14462;
        let __temp_14479 = __temp_14478 & __temp_14450;
        let __temp_14480 = __temp_14479 & __temp_14447;
        self.ddr3_mem_element_3_7_write_port_enable = __temp_14480;
        self.ddr3_mem_element_0_4_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_0_4_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_0_4_write_port_address = __temp_1094;
        let __temp_14481 = self.__reg_bus_write_data_1 as u128;
        let __temp_14482 = __temp_14481 << 0x60u32;
        let __temp_14483 = __temp_14482 | 0x0u128;
        let __temp_14484 = 0x0u32 as u64;
        let __temp_14485 = self.__reg_bus_write_data_1 as u64;
        let __temp_14486 = __temp_14484 << 0x20u32;
        let __temp_14487 = __temp_14486 | __temp_14485;
        let __temp_14488 = __temp_14487 as u128;
        let __temp_14489 = 0x0u64 as u128;
        let __temp_14490 = __temp_14488 << 0x40u32;
        let __temp_14491 = __temp_14490 | __temp_14489;
        let __temp_14492 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14493 = __temp_14492 & 0x3fffffffu32;
        let __temp_14494 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14495 = __temp_14494 & 0x3fffffffu32;
        let __temp_14496 = self.__reg_state_7 == 0x3u32;
        let __temp_14497 = __temp_14496 & self.__reg_bus_enable_6;
        let __temp_14498 = if __temp_14497 { __temp_14495 } else { __temp_14493 };
        let __temp_14499 = __temp_14498 & 0x3u32;
        let __temp_14500 = __temp_14499 == 0x2u32;
        let __temp_14501 = if __temp_14500 { __temp_14491 } else { __temp_14483 };
        let __temp_14502 = 0x0u64 as u128;
        let __temp_14503 = self.__reg_bus_write_data_1 as u128;
        let __temp_14504 = __temp_14502 << 0x20u32;
        let __temp_14505 = __temp_14504 | __temp_14503;
        let __temp_14506 = 0x0u32 as u128;
        let __temp_14507 = __temp_14505 << 0x20u32;
        let __temp_14508 = __temp_14507 | __temp_14506;
        let __temp_14509 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14510 = __temp_14509 & 0x3fffffffu32;
        let __temp_14511 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14512 = __temp_14511 & 0x3fffffffu32;
        let __temp_14513 = self.__reg_state_7 == 0x3u32;
        let __temp_14514 = __temp_14513 & self.__reg_bus_enable_6;
        let __temp_14515 = if __temp_14514 { __temp_14512 } else { __temp_14510 };
        let __temp_14516 = __temp_14515 & 0x3u32;
        let __temp_14517 = __temp_14516 == 0x1u32;
        let __temp_14518 = if __temp_14517 { __temp_14508 } else { __temp_14501 };
        let __temp_14519 = self.__reg_bus_write_data_1 as u128;
        let __temp_14520 = 0x0u128 << 0x20u32;
        let __temp_14521 = __temp_14520 | __temp_14519;
        let __temp_14522 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14523 = __temp_14522 & 0x3fffffffu32;
        let __temp_14524 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14525 = __temp_14524 & 0x3fffffffu32;
        let __temp_14526 = self.__reg_state_7 == 0x3u32;
        let __temp_14527 = __temp_14526 & self.__reg_bus_enable_6;
        let __temp_14528 = if __temp_14527 { __temp_14525 } else { __temp_14523 };
        let __temp_14529 = __temp_14528 & 0x3u32;
        let __temp_14530 = __temp_14529 == 0x0u32;
        let __temp_14531 = if __temp_14530 { __temp_14521 } else { __temp_14518 };
        let __temp_14532 = __temp_14531 as u32;
        let __temp_14533 = __temp_14532 & 0xffu32;
        self.ddr3_mem_element_0_4_write_port_value = __temp_14533;
        let __temp_14534 = true as u32;
        let __temp_14535 = __temp_14534 << 0x1u32;
        let __temp_14536 = __temp_14534 | __temp_14535;
        let __temp_14537 = __temp_14534 << 0x2u32;
        let __temp_14538 = __temp_14536 | __temp_14537;
        let __temp_14539 = __temp_14534 << 0x3u32;
        let __temp_14540 = __temp_14538 | __temp_14539;
        let __temp_14541 = self.__reg_state_7 == 0x3u32;
        let __temp_14542 = __temp_14541 & self.__reg_bus_enable_6;
        let __temp_14543 = if __temp_14542 { self.__reg_bus_write_byte_enable_40 } else { __temp_14540 };
        let __temp_14544 = __temp_14543 << 0xcu32;
        let __temp_14545 = __temp_14544 | 0x0u32;
        let __temp_14546 = true as u32;
        let __temp_14547 = __temp_14546 << 0x1u32;
        let __temp_14548 = __temp_14546 | __temp_14547;
        let __temp_14549 = __temp_14546 << 0x2u32;
        let __temp_14550 = __temp_14548 | __temp_14549;
        let __temp_14551 = __temp_14546 << 0x3u32;
        let __temp_14552 = __temp_14550 | __temp_14551;
        let __temp_14553 = self.__reg_state_7 == 0x3u32;
        let __temp_14554 = __temp_14553 & self.__reg_bus_enable_6;
        let __temp_14555 = if __temp_14554 { self.__reg_bus_write_byte_enable_40 } else { __temp_14552 };
        let __temp_14556 = 0x0u32 << 0x4u32;
        let __temp_14557 = __temp_14556 | __temp_14555;
        let __temp_14558 = __temp_14557 << 0x8u32;
        let __temp_14559 = __temp_14558 | 0x0u32;
        let __temp_14560 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14561 = __temp_14560 & 0x3fffffffu32;
        let __temp_14562 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14563 = __temp_14562 & 0x3fffffffu32;
        let __temp_14564 = self.__reg_state_7 == 0x3u32;
        let __temp_14565 = __temp_14564 & self.__reg_bus_enable_6;
        let __temp_14566 = if __temp_14565 { __temp_14563 } else { __temp_14561 };
        let __temp_14567 = __temp_14566 & 0x3u32;
        let __temp_14568 = __temp_14567 == 0x2u32;
        let __temp_14569 = if __temp_14568 { __temp_14559 } else { __temp_14545 };
        let __temp_14570 = true as u32;
        let __temp_14571 = __temp_14570 << 0x1u32;
        let __temp_14572 = __temp_14570 | __temp_14571;
        let __temp_14573 = __temp_14570 << 0x2u32;
        let __temp_14574 = __temp_14572 | __temp_14573;
        let __temp_14575 = __temp_14570 << 0x3u32;
        let __temp_14576 = __temp_14574 | __temp_14575;
        let __temp_14577 = self.__reg_state_7 == 0x3u32;
        let __temp_14578 = __temp_14577 & self.__reg_bus_enable_6;
        let __temp_14579 = if __temp_14578 { self.__reg_bus_write_byte_enable_40 } else { __temp_14576 };
        let __temp_14580 = 0x0u32 << 0x4u32;
        let __temp_14581 = __temp_14580 | __temp_14579;
        let __temp_14582 = __temp_14581 << 0x4u32;
        let __temp_14583 = __temp_14582 | 0x0u32;
        let __temp_14584 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14585 = __temp_14584 & 0x3fffffffu32;
        let __temp_14586 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14587 = __temp_14586 & 0x3fffffffu32;
        let __temp_14588 = self.__reg_state_7 == 0x3u32;
        let __temp_14589 = __temp_14588 & self.__reg_bus_enable_6;
        let __temp_14590 = if __temp_14589 { __temp_14587 } else { __temp_14585 };
        let __temp_14591 = __temp_14590 & 0x3u32;
        let __temp_14592 = __temp_14591 == 0x1u32;
        let __temp_14593 = if __temp_14592 { __temp_14583 } else { __temp_14569 };
        let __temp_14594 = true as u32;
        let __temp_14595 = __temp_14594 << 0x1u32;
        let __temp_14596 = __temp_14594 | __temp_14595;
        let __temp_14597 = __temp_14594 << 0x2u32;
        let __temp_14598 = __temp_14596 | __temp_14597;
        let __temp_14599 = __temp_14594 << 0x3u32;
        let __temp_14600 = __temp_14598 | __temp_14599;
        let __temp_14601 = self.__reg_state_7 == 0x3u32;
        let __temp_14602 = __temp_14601 & self.__reg_bus_enable_6;
        let __temp_14603 = if __temp_14602 { self.__reg_bus_write_byte_enable_40 } else { __temp_14600 };
        let __temp_14604 = 0x0u32 << 0x4u32;
        let __temp_14605 = __temp_14604 | __temp_14603;
        let __temp_14606 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14607 = __temp_14606 & 0x3fffffffu32;
        let __temp_14608 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14609 = __temp_14608 & 0x3fffffffu32;
        let __temp_14610 = self.__reg_state_7 == 0x3u32;
        let __temp_14611 = __temp_14610 & self.__reg_bus_enable_6;
        let __temp_14612 = if __temp_14611 { __temp_14609 } else { __temp_14607 };
        let __temp_14613 = __temp_14612 & 0x3u32;
        let __temp_14614 = __temp_14613 == 0x0u32;
        let __temp_14615 = if __temp_14614 { __temp_14605 } else { __temp_14593 };
        let __temp_14616 = __temp_14615 & 0x1u32;
        let __temp_14617 = __temp_14616 != 0x0u32;
        let __temp_14618 = self.__reg_state_7 == 0x3u32;
        let __temp_14619 = __temp_14618 & self.__reg_bus_enable_6;
        let __temp_14620 = __temp_14619 & self.__reg_bus_write_5;
        let __temp_14621 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14622 = __temp_14621 & 0x3fffffffu32;
        let __temp_14623 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14624 = __temp_14623 & 0x3fffffffu32;
        let __temp_14625 = self.__reg_state_7 == 0x3u32;
        let __temp_14626 = __temp_14625 & self.__reg_bus_enable_6;
        let __temp_14627 = if __temp_14626 { __temp_14624 } else { __temp_14622 };
        let __temp_14628 = __temp_14627 >> 0x2u32;
        let __temp_14629 = __temp_14628 & 0xfffffffu32;
        let __temp_14630 = __temp_14629 >> 0x18u32;
        let __temp_14631 = __temp_14630 & 0xfu32;
        let __temp_14632 = __temp_14631 == 0x1u32;
        let __temp_14633 = self.__reg_count_15 >> 0x5u32;
        let __temp_14634 = __temp_14633 & 0x1u32;
        let __temp_14635 = __temp_14634 != 0x0u32;
        let __temp_14636 = !__temp_14635;
        let __temp_14637 = !false;
        let __temp_14638 = __temp_14637 & __temp_14636;
        let __temp_14639 = self.__reg_state_7 == 0x3u32;
        let __temp_14640 = __temp_14639 & self.__reg_bus_enable_6;
        let __temp_14641 = __temp_14640 & self.__reg_bus_write_5;
        let __temp_14642 = __temp_14641 | __temp_14638;
        let __temp_14643 = self.__reg_state_7 == 0x3u32;
        let __temp_14644 = __temp_14643 & self.__reg_bus_enable_6;
        let __temp_14645 = self.__reg_state_7 == 0x0u32;
        let __temp_14646 = __temp_14645 | __temp_14644;
        let __temp_14647 = __temp_14646 & __temp_14642;
        let __temp_14648 = __temp_14647 & __temp_14632;
        let __temp_14649 = __temp_14648 & __temp_14620;
        let __temp_14650 = __temp_14649 & __temp_14617;
        self.ddr3_mem_element_0_4_write_port_enable = __temp_14650;
        let __temp_14651 = self.__reg_stage_15_s_248 >> 0x18u32;
        let __temp_14652 = __temp_14651 as u32;
        let __temp_14653 = __temp_14652 & 0xffu32;
        let __temp_14654 = __temp_14653 & 0xfu32;
        let __temp_14655 = __temp_14654.wrapping_add(0x1u32);
        let __temp_14656 = __temp_14655 & 0xfu32;
        let __temp_14657 = __temp_14656 >> 0x1u32;
        let __temp_14658 = __temp_14657 & 0x7u32;
        let __temp_14659 = self.__reg_stage_15_t_171 >> 0x18u32;
        let __temp_14660 = __temp_14659 as u32;
        let __temp_14661 = __temp_14660 & 0xffu32;
        let __temp_14662 = __temp_14661 & 0xfu32;
        let __temp_14663 = __temp_14662.wrapping_add(0x1u32);
        let __temp_14664 = __temp_14663 & 0xfu32;
        let __temp_14665 = __temp_14664 >> 0x1u32;
        let __temp_14666 = __temp_14665 & 0x7u32;
        let __temp_14667 = __temp_14666 << 0x3u32;
        let __temp_14668 = __temp_14667 | __temp_14658;
        self.tex_buffer0_36_read_port_0_address = __temp_14668;
        self.tex_buffer0_36_read_port_0_enable = self.__reg_stage_15_valid_146;
        self.tex_buffer0_36_write_port_address = __temp_8948;
        let __temp_14669 = self.__reg_bus_write_data_1 as u128;
        let __temp_14670 = __temp_14669 << 0x60u32;
        let __temp_14671 = __temp_14670 | 0x0u128;
        let __temp_14672 = 0x0u32 as u64;
        let __temp_14673 = self.__reg_bus_write_data_1 as u64;
        let __temp_14674 = __temp_14672 << 0x20u32;
        let __temp_14675 = __temp_14674 | __temp_14673;
        let __temp_14676 = __temp_14675 as u128;
        let __temp_14677 = 0x0u64 as u128;
        let __temp_14678 = __temp_14676 << 0x40u32;
        let __temp_14679 = __temp_14678 | __temp_14677;
        let __temp_14680 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14681 = __temp_14680 & 0x3fffffffu32;
        let __temp_14682 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14683 = __temp_14682 & 0x3fffffffu32;
        let __temp_14684 = self.__reg_state_7 == 0x3u32;
        let __temp_14685 = __temp_14684 & self.__reg_bus_enable_6;
        let __temp_14686 = if __temp_14685 { __temp_14683 } else { __temp_14681 };
        let __temp_14687 = __temp_14686 & 0x3u32;
        let __temp_14688 = __temp_14687 == 0x2u32;
        let __temp_14689 = if __temp_14688 { __temp_14679 } else { __temp_14671 };
        let __temp_14690 = 0x0u64 as u128;
        let __temp_14691 = self.__reg_bus_write_data_1 as u128;
        let __temp_14692 = __temp_14690 << 0x20u32;
        let __temp_14693 = __temp_14692 | __temp_14691;
        let __temp_14694 = 0x0u32 as u128;
        let __temp_14695 = __temp_14693 << 0x20u32;
        let __temp_14696 = __temp_14695 | __temp_14694;
        let __temp_14697 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14698 = __temp_14697 & 0x3fffffffu32;
        let __temp_14699 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14700 = __temp_14699 & 0x3fffffffu32;
        let __temp_14701 = self.__reg_state_7 == 0x3u32;
        let __temp_14702 = __temp_14701 & self.__reg_bus_enable_6;
        let __temp_14703 = if __temp_14702 { __temp_14700 } else { __temp_14698 };
        let __temp_14704 = __temp_14703 & 0x3u32;
        let __temp_14705 = __temp_14704 == 0x1u32;
        let __temp_14706 = if __temp_14705 { __temp_14696 } else { __temp_14689 };
        let __temp_14707 = self.__reg_bus_write_data_1 as u128;
        let __temp_14708 = 0x0u128 << 0x20u32;
        let __temp_14709 = __temp_14708 | __temp_14707;
        let __temp_14710 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14711 = __temp_14710 & 0x3fffffffu32;
        let __temp_14712 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14713 = __temp_14712 & 0x3fffffffu32;
        let __temp_14714 = self.__reg_state_7 == 0x3u32;
        let __temp_14715 = __temp_14714 & self.__reg_bus_enable_6;
        let __temp_14716 = if __temp_14715 { __temp_14713 } else { __temp_14711 };
        let __temp_14717 = __temp_14716 & 0x3u32;
        let __temp_14718 = __temp_14717 == 0x0u32;
        let __temp_14719 = if __temp_14718 { __temp_14709 } else { __temp_14706 };
        let __temp_14720 = __temp_14719 as u32;
        self.tex_buffer0_36_write_port_value = __temp_14720;
        let __temp_14721 = true as u32;
        let __temp_14722 = __temp_14721 << 0x1u32;
        let __temp_14723 = __temp_14721 | __temp_14722;
        let __temp_14724 = __temp_14721 << 0x2u32;
        let __temp_14725 = __temp_14723 | __temp_14724;
        let __temp_14726 = __temp_14721 << 0x3u32;
        let __temp_14727 = __temp_14725 | __temp_14726;
        let __temp_14728 = self.__reg_state_7 == 0x3u32;
        let __temp_14729 = __temp_14728 & self.__reg_bus_enable_6;
        let __temp_14730 = if __temp_14729 { self.__reg_bus_write_byte_enable_40 } else { __temp_14727 };
        let __temp_14731 = __temp_14730 << 0xcu32;
        let __temp_14732 = __temp_14731 | 0x0u32;
        let __temp_14733 = true as u32;
        let __temp_14734 = __temp_14733 << 0x1u32;
        let __temp_14735 = __temp_14733 | __temp_14734;
        let __temp_14736 = __temp_14733 << 0x2u32;
        let __temp_14737 = __temp_14735 | __temp_14736;
        let __temp_14738 = __temp_14733 << 0x3u32;
        let __temp_14739 = __temp_14737 | __temp_14738;
        let __temp_14740 = self.__reg_state_7 == 0x3u32;
        let __temp_14741 = __temp_14740 & self.__reg_bus_enable_6;
        let __temp_14742 = if __temp_14741 { self.__reg_bus_write_byte_enable_40 } else { __temp_14739 };
        let __temp_14743 = 0x0u32 << 0x4u32;
        let __temp_14744 = __temp_14743 | __temp_14742;
        let __temp_14745 = __temp_14744 << 0x8u32;
        let __temp_14746 = __temp_14745 | 0x0u32;
        let __temp_14747 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14748 = __temp_14747 & 0x3fffffffu32;
        let __temp_14749 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14750 = __temp_14749 & 0x3fffffffu32;
        let __temp_14751 = self.__reg_state_7 == 0x3u32;
        let __temp_14752 = __temp_14751 & self.__reg_bus_enable_6;
        let __temp_14753 = if __temp_14752 { __temp_14750 } else { __temp_14748 };
        let __temp_14754 = __temp_14753 & 0x3u32;
        let __temp_14755 = __temp_14754 == 0x2u32;
        let __temp_14756 = if __temp_14755 { __temp_14746 } else { __temp_14732 };
        let __temp_14757 = true as u32;
        let __temp_14758 = __temp_14757 << 0x1u32;
        let __temp_14759 = __temp_14757 | __temp_14758;
        let __temp_14760 = __temp_14757 << 0x2u32;
        let __temp_14761 = __temp_14759 | __temp_14760;
        let __temp_14762 = __temp_14757 << 0x3u32;
        let __temp_14763 = __temp_14761 | __temp_14762;
        let __temp_14764 = self.__reg_state_7 == 0x3u32;
        let __temp_14765 = __temp_14764 & self.__reg_bus_enable_6;
        let __temp_14766 = if __temp_14765 { self.__reg_bus_write_byte_enable_40 } else { __temp_14763 };
        let __temp_14767 = 0x0u32 << 0x4u32;
        let __temp_14768 = __temp_14767 | __temp_14766;
        let __temp_14769 = __temp_14768 << 0x4u32;
        let __temp_14770 = __temp_14769 | 0x0u32;
        let __temp_14771 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14772 = __temp_14771 & 0x3fffffffu32;
        let __temp_14773 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14774 = __temp_14773 & 0x3fffffffu32;
        let __temp_14775 = self.__reg_state_7 == 0x3u32;
        let __temp_14776 = __temp_14775 & self.__reg_bus_enable_6;
        let __temp_14777 = if __temp_14776 { __temp_14774 } else { __temp_14772 };
        let __temp_14778 = __temp_14777 & 0x3u32;
        let __temp_14779 = __temp_14778 == 0x1u32;
        let __temp_14780 = if __temp_14779 { __temp_14770 } else { __temp_14756 };
        let __temp_14781 = true as u32;
        let __temp_14782 = __temp_14781 << 0x1u32;
        let __temp_14783 = __temp_14781 | __temp_14782;
        let __temp_14784 = __temp_14781 << 0x2u32;
        let __temp_14785 = __temp_14783 | __temp_14784;
        let __temp_14786 = __temp_14781 << 0x3u32;
        let __temp_14787 = __temp_14785 | __temp_14786;
        let __temp_14788 = self.__reg_state_7 == 0x3u32;
        let __temp_14789 = __temp_14788 & self.__reg_bus_enable_6;
        let __temp_14790 = if __temp_14789 { self.__reg_bus_write_byte_enable_40 } else { __temp_14787 };
        let __temp_14791 = 0x0u32 << 0x4u32;
        let __temp_14792 = __temp_14791 | __temp_14790;
        let __temp_14793 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14794 = __temp_14793 & 0x3fffffffu32;
        let __temp_14795 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14796 = __temp_14795 & 0x3fffffffu32;
        let __temp_14797 = self.__reg_state_7 == 0x3u32;
        let __temp_14798 = __temp_14797 & self.__reg_bus_enable_6;
        let __temp_14799 = if __temp_14798 { __temp_14796 } else { __temp_14794 };
        let __temp_14800 = __temp_14799 & 0x3u32;
        let __temp_14801 = __temp_14800 == 0x0u32;
        let __temp_14802 = if __temp_14801 { __temp_14792 } else { __temp_14780 };
        let __temp_14803 = __temp_14802 & 0x1u32;
        let __temp_14804 = __temp_14803 != 0x0u32;
        let __temp_14805 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14806 = __temp_14805 & 0x3fffffffu32;
        let __temp_14807 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14808 = __temp_14807 & 0x3fffffffu32;
        let __temp_14809 = self.__reg_state_7 == 0x3u32;
        let __temp_14810 = __temp_14809 & self.__reg_bus_enable_6;
        let __temp_14811 = if __temp_14810 { __temp_14808 } else { __temp_14806 };
        let __temp_14812 = __temp_14811 >> 0x2u32;
        let __temp_14813 = __temp_14812 & 0xfffffffu32;
        let __temp_14814 = __temp_14813 & 0xffffffu32;
        let __temp_14815 = __temp_14814 >> 0x14u32;
        let __temp_14816 = __temp_14815 & 0xfu32;
        let __temp_14817 = __temp_14816 == 0x7u32;
        let __temp_14818 = self.__reg_count_12 >> 0x5u32;
        let __temp_14819 = __temp_14818 & 0x1u32;
        let __temp_14820 = __temp_14819 != 0x0u32;
        let __temp_14821 = !__temp_14820;
        let __temp_14822 = !false;
        let __temp_14823 = __temp_14822 & __temp_14821;
        let __temp_14824 = self.__reg_state_7 == 0x3u32;
        let __temp_14825 = __temp_14824 & self.__reg_bus_enable_6;
        let __temp_14826 = __temp_14825 & self.__reg_bus_write_5;
        let __temp_14827 = __temp_14826 | __temp_14823;
        let __temp_14828 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14829 = __temp_14828 & 0x3fffffffu32;
        let __temp_14830 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14831 = __temp_14830 & 0x3fffffffu32;
        let __temp_14832 = self.__reg_state_7 == 0x3u32;
        let __temp_14833 = __temp_14832 & self.__reg_bus_enable_6;
        let __temp_14834 = if __temp_14833 { __temp_14831 } else { __temp_14829 };
        let __temp_14835 = __temp_14834 >> 0x2u32;
        let __temp_14836 = __temp_14835 & 0xfffffffu32;
        let __temp_14837 = __temp_14836 >> 0x18u32;
        let __temp_14838 = __temp_14837 & 0xfu32;
        let __temp_14839 = __temp_14838 == 0x0u32;
        let __temp_14840 = self.__reg_count_15 >> 0x5u32;
        let __temp_14841 = __temp_14840 & 0x1u32;
        let __temp_14842 = __temp_14841 != 0x0u32;
        let __temp_14843 = !__temp_14842;
        let __temp_14844 = !false;
        let __temp_14845 = __temp_14844 & __temp_14843;
        let __temp_14846 = self.__reg_state_7 == 0x3u32;
        let __temp_14847 = __temp_14846 & self.__reg_bus_enable_6;
        let __temp_14848 = __temp_14847 & self.__reg_bus_write_5;
        let __temp_14849 = __temp_14848 | __temp_14845;
        let __temp_14850 = self.__reg_state_7 == 0x3u32;
        let __temp_14851 = __temp_14850 & self.__reg_bus_enable_6;
        let __temp_14852 = self.__reg_state_7 == 0x0u32;
        let __temp_14853 = __temp_14852 | __temp_14851;
        let __temp_14854 = __temp_14853 & __temp_14849;
        let __temp_14855 = __temp_14854 & __temp_14839;
        let __temp_14856 = __temp_14855 & __temp_14827;
        let __temp_14857 = __temp_14856 & __temp_14817;
        let __temp_14858 = __temp_14857 & __temp_14804;
        self.tex_buffer0_36_write_port_enable = __temp_14858;
        self.depth_buffer_element_0_23_read_port_0_address = __temp_5771;
        self.depth_buffer_element_0_23_read_port_0_enable = __temp_5833;
        self.depth_buffer_element_0_23_write_port_address = __temp_5905;
        let __temp_14859 = self.__reg_stage_21_z_70 as u128;
        let __temp_14860 = __temp_14859 << 0x10u32;
        let __temp_14861 = __temp_14859 | __temp_14860;
        let __temp_14862 = __temp_14859 << 0x20u32;
        let __temp_14863 = __temp_14861 | __temp_14862;
        let __temp_14864 = __temp_14859 << 0x30u32;
        let __temp_14865 = __temp_14863 | __temp_14864;
        let __temp_14866 = __temp_14859 << 0x40u32;
        let __temp_14867 = __temp_14865 | __temp_14866;
        let __temp_14868 = __temp_14859 << 0x50u32;
        let __temp_14869 = __temp_14867 | __temp_14868;
        let __temp_14870 = __temp_14859 << 0x60u32;
        let __temp_14871 = __temp_14869 | __temp_14870;
        let __temp_14872 = __temp_14859 << 0x70u32;
        let __temp_14873 = __temp_14871 | __temp_14872;
        let __temp_14874 = self.__reg_bus_write_data_1 as u128;
        let __temp_14875 = __temp_14874 << 0x60u32;
        let __temp_14876 = __temp_14875 | 0x0u128;
        let __temp_14877 = 0x0u32 as u64;
        let __temp_14878 = self.__reg_bus_write_data_1 as u64;
        let __temp_14879 = __temp_14877 << 0x20u32;
        let __temp_14880 = __temp_14879 | __temp_14878;
        let __temp_14881 = __temp_14880 as u128;
        let __temp_14882 = 0x0u64 as u128;
        let __temp_14883 = __temp_14881 << 0x40u32;
        let __temp_14884 = __temp_14883 | __temp_14882;
        let __temp_14885 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14886 = __temp_14885 & 0x3fffffffu32;
        let __temp_14887 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14888 = __temp_14887 & 0x3fffffffu32;
        let __temp_14889 = self.__reg_state_7 == 0x3u32;
        let __temp_14890 = __temp_14889 & self.__reg_bus_enable_6;
        let __temp_14891 = if __temp_14890 { __temp_14888 } else { __temp_14886 };
        let __temp_14892 = __temp_14891 & 0x3u32;
        let __temp_14893 = __temp_14892 == 0x2u32;
        let __temp_14894 = if __temp_14893 { __temp_14884 } else { __temp_14876 };
        let __temp_14895 = 0x0u64 as u128;
        let __temp_14896 = self.__reg_bus_write_data_1 as u128;
        let __temp_14897 = __temp_14895 << 0x20u32;
        let __temp_14898 = __temp_14897 | __temp_14896;
        let __temp_14899 = 0x0u32 as u128;
        let __temp_14900 = __temp_14898 << 0x20u32;
        let __temp_14901 = __temp_14900 | __temp_14899;
        let __temp_14902 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14903 = __temp_14902 & 0x3fffffffu32;
        let __temp_14904 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14905 = __temp_14904 & 0x3fffffffu32;
        let __temp_14906 = self.__reg_state_7 == 0x3u32;
        let __temp_14907 = __temp_14906 & self.__reg_bus_enable_6;
        let __temp_14908 = if __temp_14907 { __temp_14905 } else { __temp_14903 };
        let __temp_14909 = __temp_14908 & 0x3u32;
        let __temp_14910 = __temp_14909 == 0x1u32;
        let __temp_14911 = if __temp_14910 { __temp_14901 } else { __temp_14894 };
        let __temp_14912 = self.__reg_bus_write_data_1 as u128;
        let __temp_14913 = 0x0u128 << 0x20u32;
        let __temp_14914 = __temp_14913 | __temp_14912;
        let __temp_14915 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14916 = __temp_14915 & 0x3fffffffu32;
        let __temp_14917 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14918 = __temp_14917 & 0x3fffffffu32;
        let __temp_14919 = self.__reg_state_7 == 0x3u32;
        let __temp_14920 = __temp_14919 & self.__reg_bus_enable_6;
        let __temp_14921 = if __temp_14920 { __temp_14918 } else { __temp_14916 };
        let __temp_14922 = __temp_14921 & 0x3u32;
        let __temp_14923 = __temp_14922 == 0x0u32;
        let __temp_14924 = if __temp_14923 { __temp_14914 } else { __temp_14911 };
        let __temp_14925 = self.__reg_state_7 == 0x3u32;
        let __temp_14926 = __temp_14925 & self.__reg_bus_enable_6;
        let __temp_14927 = __temp_14926 & self.__reg_bus_write_5;
        let __temp_14928 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14929 = __temp_14928 & 0x3fffffffu32;
        let __temp_14930 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14931 = __temp_14930 & 0x3fffffffu32;
        let __temp_14932 = self.__reg_state_7 == 0x3u32;
        let __temp_14933 = __temp_14932 & self.__reg_bus_enable_6;
        let __temp_14934 = if __temp_14933 { __temp_14931 } else { __temp_14929 };
        let __temp_14935 = __temp_14934 >> 0x2u32;
        let __temp_14936 = __temp_14935 & 0xfffffffu32;
        let __temp_14937 = __temp_14936 & 0xffffffu32;
        let __temp_14938 = __temp_14937 >> 0x14u32;
        let __temp_14939 = __temp_14938 & 0xfu32;
        let __temp_14940 = __temp_14939 == 0x6u32;
        let __temp_14941 = self.__reg_count_12 >> 0x5u32;
        let __temp_14942 = __temp_14941 & 0x1u32;
        let __temp_14943 = __temp_14942 != 0x0u32;
        let __temp_14944 = !__temp_14943;
        let __temp_14945 = !false;
        let __temp_14946 = __temp_14945 & __temp_14944;
        let __temp_14947 = self.__reg_state_7 == 0x3u32;
        let __temp_14948 = __temp_14947 & self.__reg_bus_enable_6;
        let __temp_14949 = __temp_14948 & self.__reg_bus_write_5;
        let __temp_14950 = __temp_14949 | __temp_14946;
        let __temp_14951 = self.__reg_pc_13 >> 0x2u32;
        let __temp_14952 = __temp_14951 & 0x3fffffffu32;
        let __temp_14953 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_14954 = __temp_14953 & 0x3fffffffu32;
        let __temp_14955 = self.__reg_state_7 == 0x3u32;
        let __temp_14956 = __temp_14955 & self.__reg_bus_enable_6;
        let __temp_14957 = if __temp_14956 { __temp_14954 } else { __temp_14952 };
        let __temp_14958 = __temp_14957 >> 0x2u32;
        let __temp_14959 = __temp_14958 & 0xfffffffu32;
        let __temp_14960 = __temp_14959 >> 0x18u32;
        let __temp_14961 = __temp_14960 & 0xfu32;
        let __temp_14962 = __temp_14961 == 0x0u32;
        let __temp_14963 = self.__reg_count_15 >> 0x5u32;
        let __temp_14964 = __temp_14963 & 0x1u32;
        let __temp_14965 = __temp_14964 != 0x0u32;
        let __temp_14966 = !__temp_14965;
        let __temp_14967 = !false;
        let __temp_14968 = __temp_14967 & __temp_14966;
        let __temp_14969 = self.__reg_state_7 == 0x3u32;
        let __temp_14970 = __temp_14969 & self.__reg_bus_enable_6;
        let __temp_14971 = __temp_14970 & self.__reg_bus_write_5;
        let __temp_14972 = __temp_14971 | __temp_14968;
        let __temp_14973 = self.__reg_state_7 == 0x3u32;
        let __temp_14974 = __temp_14973 & self.__reg_bus_enable_6;
        let __temp_14975 = self.__reg_state_7 == 0x0u32;
        let __temp_14976 = __temp_14975 | __temp_14974;
        let __temp_14977 = __temp_14976 & __temp_14972;
        let __temp_14978 = __temp_14977 & __temp_14962;
        let __temp_14979 = __temp_14978 & __temp_14950;
        let __temp_14980 = __temp_14979 & __temp_14940;
        let __temp_14981 = __temp_14980 & __temp_14927;
        let __temp_14982 = if __temp_14981 { __temp_14924 } else { __temp_14873 };
        let __temp_14983 = __temp_14982 as u32;
        let __temp_14984 = __temp_14983 & 0xffffu32;
        self.depth_buffer_element_0_23_write_port_value = __temp_14984;
        let __temp_14985 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_14986 = __temp_14985 == 0x0u32;
        let __temp_14987 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_14988 = __temp_14987 == 0x1u32;
        let __temp_14989 = __temp_14988 as u32;
        let __temp_14990 = __temp_14986 as u32;
        let __temp_14991 = __temp_14989 << 0x1u32;
        let __temp_14992 = __temp_14991 | __temp_14990;
        let __temp_14993 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_14994 = __temp_14993 == 0x2u32;
        let __temp_14995 = __temp_14994 as u32;
        let __temp_14996 = __temp_14995 << 0x2u32;
        let __temp_14997 = __temp_14996 | __temp_14992;
        let __temp_14998 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_14999 = __temp_14998 == 0x3u32;
        let __temp_15000 = __temp_14999 as u32;
        let __temp_15001 = __temp_15000 << 0x3u32;
        let __temp_15002 = __temp_15001 | __temp_14997;
        let __temp_15003 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_15004 = __temp_15003 == 0x4u32;
        let __temp_15005 = __temp_15004 as u32;
        let __temp_15006 = __temp_15005 << 0x4u32;
        let __temp_15007 = __temp_15006 | __temp_15002;
        let __temp_15008 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_15009 = __temp_15008 == 0x5u32;
        let __temp_15010 = __temp_15009 as u32;
        let __temp_15011 = __temp_15010 << 0x5u32;
        let __temp_15012 = __temp_15011 | __temp_15007;
        let __temp_15013 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_15014 = __temp_15013 == 0x6u32;
        let __temp_15015 = __temp_15014 as u32;
        let __temp_15016 = __temp_15015 << 0x6u32;
        let __temp_15017 = __temp_15016 | __temp_15012;
        let __temp_15018 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_15019 = __temp_15018 == 0x7u32;
        let __temp_15020 = __temp_15019 as u32;
        let __temp_15021 = __temp_15020 << 0x7u32;
        let __temp_15022 = __temp_15021 | __temp_15017;
        let __temp_15023 = true as u32;
        let __temp_15024 = __temp_15023 << 0x1u32;
        let __temp_15025 = __temp_15023 | __temp_15024;
        let __temp_15026 = __temp_15023 << 0x2u32;
        let __temp_15027 = __temp_15025 | __temp_15026;
        let __temp_15028 = __temp_15023 << 0x3u32;
        let __temp_15029 = __temp_15027 | __temp_15028;
        let __temp_15030 = self.__reg_state_7 == 0x3u32;
        let __temp_15031 = __temp_15030 & self.__reg_bus_enable_6;
        let __temp_15032 = if __temp_15031 { self.__reg_bus_write_byte_enable_40 } else { __temp_15029 };
        let __temp_15033 = __temp_15032 << 0xcu32;
        let __temp_15034 = __temp_15033 | 0x0u32;
        let __temp_15035 = true as u32;
        let __temp_15036 = __temp_15035 << 0x1u32;
        let __temp_15037 = __temp_15035 | __temp_15036;
        let __temp_15038 = __temp_15035 << 0x2u32;
        let __temp_15039 = __temp_15037 | __temp_15038;
        let __temp_15040 = __temp_15035 << 0x3u32;
        let __temp_15041 = __temp_15039 | __temp_15040;
        let __temp_15042 = self.__reg_state_7 == 0x3u32;
        let __temp_15043 = __temp_15042 & self.__reg_bus_enable_6;
        let __temp_15044 = if __temp_15043 { self.__reg_bus_write_byte_enable_40 } else { __temp_15041 };
        let __temp_15045 = 0x0u32 << 0x4u32;
        let __temp_15046 = __temp_15045 | __temp_15044;
        let __temp_15047 = __temp_15046 << 0x8u32;
        let __temp_15048 = __temp_15047 | 0x0u32;
        let __temp_15049 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15050 = __temp_15049 & 0x3fffffffu32;
        let __temp_15051 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15052 = __temp_15051 & 0x3fffffffu32;
        let __temp_15053 = self.__reg_state_7 == 0x3u32;
        let __temp_15054 = __temp_15053 & self.__reg_bus_enable_6;
        let __temp_15055 = if __temp_15054 { __temp_15052 } else { __temp_15050 };
        let __temp_15056 = __temp_15055 & 0x3u32;
        let __temp_15057 = __temp_15056 == 0x2u32;
        let __temp_15058 = if __temp_15057 { __temp_15048 } else { __temp_15034 };
        let __temp_15059 = true as u32;
        let __temp_15060 = __temp_15059 << 0x1u32;
        let __temp_15061 = __temp_15059 | __temp_15060;
        let __temp_15062 = __temp_15059 << 0x2u32;
        let __temp_15063 = __temp_15061 | __temp_15062;
        let __temp_15064 = __temp_15059 << 0x3u32;
        let __temp_15065 = __temp_15063 | __temp_15064;
        let __temp_15066 = self.__reg_state_7 == 0x3u32;
        let __temp_15067 = __temp_15066 & self.__reg_bus_enable_6;
        let __temp_15068 = if __temp_15067 { self.__reg_bus_write_byte_enable_40 } else { __temp_15065 };
        let __temp_15069 = 0x0u32 << 0x4u32;
        let __temp_15070 = __temp_15069 | __temp_15068;
        let __temp_15071 = __temp_15070 << 0x4u32;
        let __temp_15072 = __temp_15071 | 0x0u32;
        let __temp_15073 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15074 = __temp_15073 & 0x3fffffffu32;
        let __temp_15075 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15076 = __temp_15075 & 0x3fffffffu32;
        let __temp_15077 = self.__reg_state_7 == 0x3u32;
        let __temp_15078 = __temp_15077 & self.__reg_bus_enable_6;
        let __temp_15079 = if __temp_15078 { __temp_15076 } else { __temp_15074 };
        let __temp_15080 = __temp_15079 & 0x3u32;
        let __temp_15081 = __temp_15080 == 0x1u32;
        let __temp_15082 = if __temp_15081 { __temp_15072 } else { __temp_15058 };
        let __temp_15083 = true as u32;
        let __temp_15084 = __temp_15083 << 0x1u32;
        let __temp_15085 = __temp_15083 | __temp_15084;
        let __temp_15086 = __temp_15083 << 0x2u32;
        let __temp_15087 = __temp_15085 | __temp_15086;
        let __temp_15088 = __temp_15083 << 0x3u32;
        let __temp_15089 = __temp_15087 | __temp_15088;
        let __temp_15090 = self.__reg_state_7 == 0x3u32;
        let __temp_15091 = __temp_15090 & self.__reg_bus_enable_6;
        let __temp_15092 = if __temp_15091 { self.__reg_bus_write_byte_enable_40 } else { __temp_15089 };
        let __temp_15093 = 0x0u32 << 0x4u32;
        let __temp_15094 = __temp_15093 | __temp_15092;
        let __temp_15095 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15096 = __temp_15095 & 0x3fffffffu32;
        let __temp_15097 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15098 = __temp_15097 & 0x3fffffffu32;
        let __temp_15099 = self.__reg_state_7 == 0x3u32;
        let __temp_15100 = __temp_15099 & self.__reg_bus_enable_6;
        let __temp_15101 = if __temp_15100 { __temp_15098 } else { __temp_15096 };
        let __temp_15102 = __temp_15101 & 0x3u32;
        let __temp_15103 = __temp_15102 == 0x0u32;
        let __temp_15104 = if __temp_15103 { __temp_15094 } else { __temp_15082 };
        let __temp_15105 = __temp_15104 & 0x1u32;
        let __temp_15106 = __temp_15105 != 0x0u32;
        let __temp_15107 = true as u32;
        let __temp_15108 = __temp_15107 << 0x1u32;
        let __temp_15109 = __temp_15107 | __temp_15108;
        let __temp_15110 = __temp_15107 << 0x2u32;
        let __temp_15111 = __temp_15109 | __temp_15110;
        let __temp_15112 = __temp_15107 << 0x3u32;
        let __temp_15113 = __temp_15111 | __temp_15112;
        let __temp_15114 = self.__reg_state_7 == 0x3u32;
        let __temp_15115 = __temp_15114 & self.__reg_bus_enable_6;
        let __temp_15116 = if __temp_15115 { self.__reg_bus_write_byte_enable_40 } else { __temp_15113 };
        let __temp_15117 = __temp_15116 << 0xcu32;
        let __temp_15118 = __temp_15117 | 0x0u32;
        let __temp_15119 = true as u32;
        let __temp_15120 = __temp_15119 << 0x1u32;
        let __temp_15121 = __temp_15119 | __temp_15120;
        let __temp_15122 = __temp_15119 << 0x2u32;
        let __temp_15123 = __temp_15121 | __temp_15122;
        let __temp_15124 = __temp_15119 << 0x3u32;
        let __temp_15125 = __temp_15123 | __temp_15124;
        let __temp_15126 = self.__reg_state_7 == 0x3u32;
        let __temp_15127 = __temp_15126 & self.__reg_bus_enable_6;
        let __temp_15128 = if __temp_15127 { self.__reg_bus_write_byte_enable_40 } else { __temp_15125 };
        let __temp_15129 = 0x0u32 << 0x4u32;
        let __temp_15130 = __temp_15129 | __temp_15128;
        let __temp_15131 = __temp_15130 << 0x8u32;
        let __temp_15132 = __temp_15131 | 0x0u32;
        let __temp_15133 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15134 = __temp_15133 & 0x3fffffffu32;
        let __temp_15135 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15136 = __temp_15135 & 0x3fffffffu32;
        let __temp_15137 = self.__reg_state_7 == 0x3u32;
        let __temp_15138 = __temp_15137 & self.__reg_bus_enable_6;
        let __temp_15139 = if __temp_15138 { __temp_15136 } else { __temp_15134 };
        let __temp_15140 = __temp_15139 & 0x3u32;
        let __temp_15141 = __temp_15140 == 0x2u32;
        let __temp_15142 = if __temp_15141 { __temp_15132 } else { __temp_15118 };
        let __temp_15143 = true as u32;
        let __temp_15144 = __temp_15143 << 0x1u32;
        let __temp_15145 = __temp_15143 | __temp_15144;
        let __temp_15146 = __temp_15143 << 0x2u32;
        let __temp_15147 = __temp_15145 | __temp_15146;
        let __temp_15148 = __temp_15143 << 0x3u32;
        let __temp_15149 = __temp_15147 | __temp_15148;
        let __temp_15150 = self.__reg_state_7 == 0x3u32;
        let __temp_15151 = __temp_15150 & self.__reg_bus_enable_6;
        let __temp_15152 = if __temp_15151 { self.__reg_bus_write_byte_enable_40 } else { __temp_15149 };
        let __temp_15153 = 0x0u32 << 0x4u32;
        let __temp_15154 = __temp_15153 | __temp_15152;
        let __temp_15155 = __temp_15154 << 0x4u32;
        let __temp_15156 = __temp_15155 | 0x0u32;
        let __temp_15157 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15158 = __temp_15157 & 0x3fffffffu32;
        let __temp_15159 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15160 = __temp_15159 & 0x3fffffffu32;
        let __temp_15161 = self.__reg_state_7 == 0x3u32;
        let __temp_15162 = __temp_15161 & self.__reg_bus_enable_6;
        let __temp_15163 = if __temp_15162 { __temp_15160 } else { __temp_15158 };
        let __temp_15164 = __temp_15163 & 0x3u32;
        let __temp_15165 = __temp_15164 == 0x1u32;
        let __temp_15166 = if __temp_15165 { __temp_15156 } else { __temp_15142 };
        let __temp_15167 = true as u32;
        let __temp_15168 = __temp_15167 << 0x1u32;
        let __temp_15169 = __temp_15167 | __temp_15168;
        let __temp_15170 = __temp_15167 << 0x2u32;
        let __temp_15171 = __temp_15169 | __temp_15170;
        let __temp_15172 = __temp_15167 << 0x3u32;
        let __temp_15173 = __temp_15171 | __temp_15172;
        let __temp_15174 = self.__reg_state_7 == 0x3u32;
        let __temp_15175 = __temp_15174 & self.__reg_bus_enable_6;
        let __temp_15176 = if __temp_15175 { self.__reg_bus_write_byte_enable_40 } else { __temp_15173 };
        let __temp_15177 = 0x0u32 << 0x4u32;
        let __temp_15178 = __temp_15177 | __temp_15176;
        let __temp_15179 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15180 = __temp_15179 & 0x3fffffffu32;
        let __temp_15181 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15182 = __temp_15181 & 0x3fffffffu32;
        let __temp_15183 = self.__reg_state_7 == 0x3u32;
        let __temp_15184 = __temp_15183 & self.__reg_bus_enable_6;
        let __temp_15185 = if __temp_15184 { __temp_15182 } else { __temp_15180 };
        let __temp_15186 = __temp_15185 & 0x3u32;
        let __temp_15187 = __temp_15186 == 0x0u32;
        let __temp_15188 = if __temp_15187 { __temp_15178 } else { __temp_15166 };
        let __temp_15189 = __temp_15188 >> 0x2u32;
        let __temp_15190 = __temp_15189 & 0x1u32;
        let __temp_15191 = __temp_15190 != 0x0u32;
        let __temp_15192 = __temp_15191 as u32;
        let __temp_15193 = __temp_15106 as u32;
        let __temp_15194 = __temp_15192 << 0x1u32;
        let __temp_15195 = __temp_15194 | __temp_15193;
        let __temp_15196 = true as u32;
        let __temp_15197 = __temp_15196 << 0x1u32;
        let __temp_15198 = __temp_15196 | __temp_15197;
        let __temp_15199 = __temp_15196 << 0x2u32;
        let __temp_15200 = __temp_15198 | __temp_15199;
        let __temp_15201 = __temp_15196 << 0x3u32;
        let __temp_15202 = __temp_15200 | __temp_15201;
        let __temp_15203 = self.__reg_state_7 == 0x3u32;
        let __temp_15204 = __temp_15203 & self.__reg_bus_enable_6;
        let __temp_15205 = if __temp_15204 { self.__reg_bus_write_byte_enable_40 } else { __temp_15202 };
        let __temp_15206 = __temp_15205 << 0xcu32;
        let __temp_15207 = __temp_15206 | 0x0u32;
        let __temp_15208 = true as u32;
        let __temp_15209 = __temp_15208 << 0x1u32;
        let __temp_15210 = __temp_15208 | __temp_15209;
        let __temp_15211 = __temp_15208 << 0x2u32;
        let __temp_15212 = __temp_15210 | __temp_15211;
        let __temp_15213 = __temp_15208 << 0x3u32;
        let __temp_15214 = __temp_15212 | __temp_15213;
        let __temp_15215 = self.__reg_state_7 == 0x3u32;
        let __temp_15216 = __temp_15215 & self.__reg_bus_enable_6;
        let __temp_15217 = if __temp_15216 { self.__reg_bus_write_byte_enable_40 } else { __temp_15214 };
        let __temp_15218 = 0x0u32 << 0x4u32;
        let __temp_15219 = __temp_15218 | __temp_15217;
        let __temp_15220 = __temp_15219 << 0x8u32;
        let __temp_15221 = __temp_15220 | 0x0u32;
        let __temp_15222 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15223 = __temp_15222 & 0x3fffffffu32;
        let __temp_15224 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15225 = __temp_15224 & 0x3fffffffu32;
        let __temp_15226 = self.__reg_state_7 == 0x3u32;
        let __temp_15227 = __temp_15226 & self.__reg_bus_enable_6;
        let __temp_15228 = if __temp_15227 { __temp_15225 } else { __temp_15223 };
        let __temp_15229 = __temp_15228 & 0x3u32;
        let __temp_15230 = __temp_15229 == 0x2u32;
        let __temp_15231 = if __temp_15230 { __temp_15221 } else { __temp_15207 };
        let __temp_15232 = true as u32;
        let __temp_15233 = __temp_15232 << 0x1u32;
        let __temp_15234 = __temp_15232 | __temp_15233;
        let __temp_15235 = __temp_15232 << 0x2u32;
        let __temp_15236 = __temp_15234 | __temp_15235;
        let __temp_15237 = __temp_15232 << 0x3u32;
        let __temp_15238 = __temp_15236 | __temp_15237;
        let __temp_15239 = self.__reg_state_7 == 0x3u32;
        let __temp_15240 = __temp_15239 & self.__reg_bus_enable_6;
        let __temp_15241 = if __temp_15240 { self.__reg_bus_write_byte_enable_40 } else { __temp_15238 };
        let __temp_15242 = 0x0u32 << 0x4u32;
        let __temp_15243 = __temp_15242 | __temp_15241;
        let __temp_15244 = __temp_15243 << 0x4u32;
        let __temp_15245 = __temp_15244 | 0x0u32;
        let __temp_15246 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15247 = __temp_15246 & 0x3fffffffu32;
        let __temp_15248 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15249 = __temp_15248 & 0x3fffffffu32;
        let __temp_15250 = self.__reg_state_7 == 0x3u32;
        let __temp_15251 = __temp_15250 & self.__reg_bus_enable_6;
        let __temp_15252 = if __temp_15251 { __temp_15249 } else { __temp_15247 };
        let __temp_15253 = __temp_15252 & 0x3u32;
        let __temp_15254 = __temp_15253 == 0x1u32;
        let __temp_15255 = if __temp_15254 { __temp_15245 } else { __temp_15231 };
        let __temp_15256 = true as u32;
        let __temp_15257 = __temp_15256 << 0x1u32;
        let __temp_15258 = __temp_15256 | __temp_15257;
        let __temp_15259 = __temp_15256 << 0x2u32;
        let __temp_15260 = __temp_15258 | __temp_15259;
        let __temp_15261 = __temp_15256 << 0x3u32;
        let __temp_15262 = __temp_15260 | __temp_15261;
        let __temp_15263 = self.__reg_state_7 == 0x3u32;
        let __temp_15264 = __temp_15263 & self.__reg_bus_enable_6;
        let __temp_15265 = if __temp_15264 { self.__reg_bus_write_byte_enable_40 } else { __temp_15262 };
        let __temp_15266 = 0x0u32 << 0x4u32;
        let __temp_15267 = __temp_15266 | __temp_15265;
        let __temp_15268 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15269 = __temp_15268 & 0x3fffffffu32;
        let __temp_15270 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15271 = __temp_15270 & 0x3fffffffu32;
        let __temp_15272 = self.__reg_state_7 == 0x3u32;
        let __temp_15273 = __temp_15272 & self.__reg_bus_enable_6;
        let __temp_15274 = if __temp_15273 { __temp_15271 } else { __temp_15269 };
        let __temp_15275 = __temp_15274 & 0x3u32;
        let __temp_15276 = __temp_15275 == 0x0u32;
        let __temp_15277 = if __temp_15276 { __temp_15267 } else { __temp_15255 };
        let __temp_15278 = __temp_15277 >> 0x4u32;
        let __temp_15279 = __temp_15278 & 0x1u32;
        let __temp_15280 = __temp_15279 != 0x0u32;
        let __temp_15281 = __temp_15280 as u32;
        let __temp_15282 = __temp_15281 << 0x2u32;
        let __temp_15283 = __temp_15282 | __temp_15195;
        let __temp_15284 = true as u32;
        let __temp_15285 = __temp_15284 << 0x1u32;
        let __temp_15286 = __temp_15284 | __temp_15285;
        let __temp_15287 = __temp_15284 << 0x2u32;
        let __temp_15288 = __temp_15286 | __temp_15287;
        let __temp_15289 = __temp_15284 << 0x3u32;
        let __temp_15290 = __temp_15288 | __temp_15289;
        let __temp_15291 = self.__reg_state_7 == 0x3u32;
        let __temp_15292 = __temp_15291 & self.__reg_bus_enable_6;
        let __temp_15293 = if __temp_15292 { self.__reg_bus_write_byte_enable_40 } else { __temp_15290 };
        let __temp_15294 = __temp_15293 << 0xcu32;
        let __temp_15295 = __temp_15294 | 0x0u32;
        let __temp_15296 = true as u32;
        let __temp_15297 = __temp_15296 << 0x1u32;
        let __temp_15298 = __temp_15296 | __temp_15297;
        let __temp_15299 = __temp_15296 << 0x2u32;
        let __temp_15300 = __temp_15298 | __temp_15299;
        let __temp_15301 = __temp_15296 << 0x3u32;
        let __temp_15302 = __temp_15300 | __temp_15301;
        let __temp_15303 = self.__reg_state_7 == 0x3u32;
        let __temp_15304 = __temp_15303 & self.__reg_bus_enable_6;
        let __temp_15305 = if __temp_15304 { self.__reg_bus_write_byte_enable_40 } else { __temp_15302 };
        let __temp_15306 = 0x0u32 << 0x4u32;
        let __temp_15307 = __temp_15306 | __temp_15305;
        let __temp_15308 = __temp_15307 << 0x8u32;
        let __temp_15309 = __temp_15308 | 0x0u32;
        let __temp_15310 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15311 = __temp_15310 & 0x3fffffffu32;
        let __temp_15312 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15313 = __temp_15312 & 0x3fffffffu32;
        let __temp_15314 = self.__reg_state_7 == 0x3u32;
        let __temp_15315 = __temp_15314 & self.__reg_bus_enable_6;
        let __temp_15316 = if __temp_15315 { __temp_15313 } else { __temp_15311 };
        let __temp_15317 = __temp_15316 & 0x3u32;
        let __temp_15318 = __temp_15317 == 0x2u32;
        let __temp_15319 = if __temp_15318 { __temp_15309 } else { __temp_15295 };
        let __temp_15320 = true as u32;
        let __temp_15321 = __temp_15320 << 0x1u32;
        let __temp_15322 = __temp_15320 | __temp_15321;
        let __temp_15323 = __temp_15320 << 0x2u32;
        let __temp_15324 = __temp_15322 | __temp_15323;
        let __temp_15325 = __temp_15320 << 0x3u32;
        let __temp_15326 = __temp_15324 | __temp_15325;
        let __temp_15327 = self.__reg_state_7 == 0x3u32;
        let __temp_15328 = __temp_15327 & self.__reg_bus_enable_6;
        let __temp_15329 = if __temp_15328 { self.__reg_bus_write_byte_enable_40 } else { __temp_15326 };
        let __temp_15330 = 0x0u32 << 0x4u32;
        let __temp_15331 = __temp_15330 | __temp_15329;
        let __temp_15332 = __temp_15331 << 0x4u32;
        let __temp_15333 = __temp_15332 | 0x0u32;
        let __temp_15334 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15335 = __temp_15334 & 0x3fffffffu32;
        let __temp_15336 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15337 = __temp_15336 & 0x3fffffffu32;
        let __temp_15338 = self.__reg_state_7 == 0x3u32;
        let __temp_15339 = __temp_15338 & self.__reg_bus_enable_6;
        let __temp_15340 = if __temp_15339 { __temp_15337 } else { __temp_15335 };
        let __temp_15341 = __temp_15340 & 0x3u32;
        let __temp_15342 = __temp_15341 == 0x1u32;
        let __temp_15343 = if __temp_15342 { __temp_15333 } else { __temp_15319 };
        let __temp_15344 = true as u32;
        let __temp_15345 = __temp_15344 << 0x1u32;
        let __temp_15346 = __temp_15344 | __temp_15345;
        let __temp_15347 = __temp_15344 << 0x2u32;
        let __temp_15348 = __temp_15346 | __temp_15347;
        let __temp_15349 = __temp_15344 << 0x3u32;
        let __temp_15350 = __temp_15348 | __temp_15349;
        let __temp_15351 = self.__reg_state_7 == 0x3u32;
        let __temp_15352 = __temp_15351 & self.__reg_bus_enable_6;
        let __temp_15353 = if __temp_15352 { self.__reg_bus_write_byte_enable_40 } else { __temp_15350 };
        let __temp_15354 = 0x0u32 << 0x4u32;
        let __temp_15355 = __temp_15354 | __temp_15353;
        let __temp_15356 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15357 = __temp_15356 & 0x3fffffffu32;
        let __temp_15358 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15359 = __temp_15358 & 0x3fffffffu32;
        let __temp_15360 = self.__reg_state_7 == 0x3u32;
        let __temp_15361 = __temp_15360 & self.__reg_bus_enable_6;
        let __temp_15362 = if __temp_15361 { __temp_15359 } else { __temp_15357 };
        let __temp_15363 = __temp_15362 & 0x3u32;
        let __temp_15364 = __temp_15363 == 0x0u32;
        let __temp_15365 = if __temp_15364 { __temp_15355 } else { __temp_15343 };
        let __temp_15366 = __temp_15365 >> 0x6u32;
        let __temp_15367 = __temp_15366 & 0x1u32;
        let __temp_15368 = __temp_15367 != 0x0u32;
        let __temp_15369 = __temp_15368 as u32;
        let __temp_15370 = __temp_15369 << 0x3u32;
        let __temp_15371 = __temp_15370 | __temp_15283;
        let __temp_15372 = true as u32;
        let __temp_15373 = __temp_15372 << 0x1u32;
        let __temp_15374 = __temp_15372 | __temp_15373;
        let __temp_15375 = __temp_15372 << 0x2u32;
        let __temp_15376 = __temp_15374 | __temp_15375;
        let __temp_15377 = __temp_15372 << 0x3u32;
        let __temp_15378 = __temp_15376 | __temp_15377;
        let __temp_15379 = self.__reg_state_7 == 0x3u32;
        let __temp_15380 = __temp_15379 & self.__reg_bus_enable_6;
        let __temp_15381 = if __temp_15380 { self.__reg_bus_write_byte_enable_40 } else { __temp_15378 };
        let __temp_15382 = __temp_15381 << 0xcu32;
        let __temp_15383 = __temp_15382 | 0x0u32;
        let __temp_15384 = true as u32;
        let __temp_15385 = __temp_15384 << 0x1u32;
        let __temp_15386 = __temp_15384 | __temp_15385;
        let __temp_15387 = __temp_15384 << 0x2u32;
        let __temp_15388 = __temp_15386 | __temp_15387;
        let __temp_15389 = __temp_15384 << 0x3u32;
        let __temp_15390 = __temp_15388 | __temp_15389;
        let __temp_15391 = self.__reg_state_7 == 0x3u32;
        let __temp_15392 = __temp_15391 & self.__reg_bus_enable_6;
        let __temp_15393 = if __temp_15392 { self.__reg_bus_write_byte_enable_40 } else { __temp_15390 };
        let __temp_15394 = 0x0u32 << 0x4u32;
        let __temp_15395 = __temp_15394 | __temp_15393;
        let __temp_15396 = __temp_15395 << 0x8u32;
        let __temp_15397 = __temp_15396 | 0x0u32;
        let __temp_15398 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15399 = __temp_15398 & 0x3fffffffu32;
        let __temp_15400 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15401 = __temp_15400 & 0x3fffffffu32;
        let __temp_15402 = self.__reg_state_7 == 0x3u32;
        let __temp_15403 = __temp_15402 & self.__reg_bus_enable_6;
        let __temp_15404 = if __temp_15403 { __temp_15401 } else { __temp_15399 };
        let __temp_15405 = __temp_15404 & 0x3u32;
        let __temp_15406 = __temp_15405 == 0x2u32;
        let __temp_15407 = if __temp_15406 { __temp_15397 } else { __temp_15383 };
        let __temp_15408 = true as u32;
        let __temp_15409 = __temp_15408 << 0x1u32;
        let __temp_15410 = __temp_15408 | __temp_15409;
        let __temp_15411 = __temp_15408 << 0x2u32;
        let __temp_15412 = __temp_15410 | __temp_15411;
        let __temp_15413 = __temp_15408 << 0x3u32;
        let __temp_15414 = __temp_15412 | __temp_15413;
        let __temp_15415 = self.__reg_state_7 == 0x3u32;
        let __temp_15416 = __temp_15415 & self.__reg_bus_enable_6;
        let __temp_15417 = if __temp_15416 { self.__reg_bus_write_byte_enable_40 } else { __temp_15414 };
        let __temp_15418 = 0x0u32 << 0x4u32;
        let __temp_15419 = __temp_15418 | __temp_15417;
        let __temp_15420 = __temp_15419 << 0x4u32;
        let __temp_15421 = __temp_15420 | 0x0u32;
        let __temp_15422 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15423 = __temp_15422 & 0x3fffffffu32;
        let __temp_15424 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15425 = __temp_15424 & 0x3fffffffu32;
        let __temp_15426 = self.__reg_state_7 == 0x3u32;
        let __temp_15427 = __temp_15426 & self.__reg_bus_enable_6;
        let __temp_15428 = if __temp_15427 { __temp_15425 } else { __temp_15423 };
        let __temp_15429 = __temp_15428 & 0x3u32;
        let __temp_15430 = __temp_15429 == 0x1u32;
        let __temp_15431 = if __temp_15430 { __temp_15421 } else { __temp_15407 };
        let __temp_15432 = true as u32;
        let __temp_15433 = __temp_15432 << 0x1u32;
        let __temp_15434 = __temp_15432 | __temp_15433;
        let __temp_15435 = __temp_15432 << 0x2u32;
        let __temp_15436 = __temp_15434 | __temp_15435;
        let __temp_15437 = __temp_15432 << 0x3u32;
        let __temp_15438 = __temp_15436 | __temp_15437;
        let __temp_15439 = self.__reg_state_7 == 0x3u32;
        let __temp_15440 = __temp_15439 & self.__reg_bus_enable_6;
        let __temp_15441 = if __temp_15440 { self.__reg_bus_write_byte_enable_40 } else { __temp_15438 };
        let __temp_15442 = 0x0u32 << 0x4u32;
        let __temp_15443 = __temp_15442 | __temp_15441;
        let __temp_15444 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15445 = __temp_15444 & 0x3fffffffu32;
        let __temp_15446 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15447 = __temp_15446 & 0x3fffffffu32;
        let __temp_15448 = self.__reg_state_7 == 0x3u32;
        let __temp_15449 = __temp_15448 & self.__reg_bus_enable_6;
        let __temp_15450 = if __temp_15449 { __temp_15447 } else { __temp_15445 };
        let __temp_15451 = __temp_15450 & 0x3u32;
        let __temp_15452 = __temp_15451 == 0x0u32;
        let __temp_15453 = if __temp_15452 { __temp_15443 } else { __temp_15431 };
        let __temp_15454 = __temp_15453 >> 0x8u32;
        let __temp_15455 = __temp_15454 & 0x1u32;
        let __temp_15456 = __temp_15455 != 0x0u32;
        let __temp_15457 = __temp_15456 as u32;
        let __temp_15458 = __temp_15457 << 0x4u32;
        let __temp_15459 = __temp_15458 | __temp_15371;
        let __temp_15460 = true as u32;
        let __temp_15461 = __temp_15460 << 0x1u32;
        let __temp_15462 = __temp_15460 | __temp_15461;
        let __temp_15463 = __temp_15460 << 0x2u32;
        let __temp_15464 = __temp_15462 | __temp_15463;
        let __temp_15465 = __temp_15460 << 0x3u32;
        let __temp_15466 = __temp_15464 | __temp_15465;
        let __temp_15467 = self.__reg_state_7 == 0x3u32;
        let __temp_15468 = __temp_15467 & self.__reg_bus_enable_6;
        let __temp_15469 = if __temp_15468 { self.__reg_bus_write_byte_enable_40 } else { __temp_15466 };
        let __temp_15470 = __temp_15469 << 0xcu32;
        let __temp_15471 = __temp_15470 | 0x0u32;
        let __temp_15472 = true as u32;
        let __temp_15473 = __temp_15472 << 0x1u32;
        let __temp_15474 = __temp_15472 | __temp_15473;
        let __temp_15475 = __temp_15472 << 0x2u32;
        let __temp_15476 = __temp_15474 | __temp_15475;
        let __temp_15477 = __temp_15472 << 0x3u32;
        let __temp_15478 = __temp_15476 | __temp_15477;
        let __temp_15479 = self.__reg_state_7 == 0x3u32;
        let __temp_15480 = __temp_15479 & self.__reg_bus_enable_6;
        let __temp_15481 = if __temp_15480 { self.__reg_bus_write_byte_enable_40 } else { __temp_15478 };
        let __temp_15482 = 0x0u32 << 0x4u32;
        let __temp_15483 = __temp_15482 | __temp_15481;
        let __temp_15484 = __temp_15483 << 0x8u32;
        let __temp_15485 = __temp_15484 | 0x0u32;
        let __temp_15486 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15487 = __temp_15486 & 0x3fffffffu32;
        let __temp_15488 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15489 = __temp_15488 & 0x3fffffffu32;
        let __temp_15490 = self.__reg_state_7 == 0x3u32;
        let __temp_15491 = __temp_15490 & self.__reg_bus_enable_6;
        let __temp_15492 = if __temp_15491 { __temp_15489 } else { __temp_15487 };
        let __temp_15493 = __temp_15492 & 0x3u32;
        let __temp_15494 = __temp_15493 == 0x2u32;
        let __temp_15495 = if __temp_15494 { __temp_15485 } else { __temp_15471 };
        let __temp_15496 = true as u32;
        let __temp_15497 = __temp_15496 << 0x1u32;
        let __temp_15498 = __temp_15496 | __temp_15497;
        let __temp_15499 = __temp_15496 << 0x2u32;
        let __temp_15500 = __temp_15498 | __temp_15499;
        let __temp_15501 = __temp_15496 << 0x3u32;
        let __temp_15502 = __temp_15500 | __temp_15501;
        let __temp_15503 = self.__reg_state_7 == 0x3u32;
        let __temp_15504 = __temp_15503 & self.__reg_bus_enable_6;
        let __temp_15505 = if __temp_15504 { self.__reg_bus_write_byte_enable_40 } else { __temp_15502 };
        let __temp_15506 = 0x0u32 << 0x4u32;
        let __temp_15507 = __temp_15506 | __temp_15505;
        let __temp_15508 = __temp_15507 << 0x4u32;
        let __temp_15509 = __temp_15508 | 0x0u32;
        let __temp_15510 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15511 = __temp_15510 & 0x3fffffffu32;
        let __temp_15512 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15513 = __temp_15512 & 0x3fffffffu32;
        let __temp_15514 = self.__reg_state_7 == 0x3u32;
        let __temp_15515 = __temp_15514 & self.__reg_bus_enable_6;
        let __temp_15516 = if __temp_15515 { __temp_15513 } else { __temp_15511 };
        let __temp_15517 = __temp_15516 & 0x3u32;
        let __temp_15518 = __temp_15517 == 0x1u32;
        let __temp_15519 = if __temp_15518 { __temp_15509 } else { __temp_15495 };
        let __temp_15520 = true as u32;
        let __temp_15521 = __temp_15520 << 0x1u32;
        let __temp_15522 = __temp_15520 | __temp_15521;
        let __temp_15523 = __temp_15520 << 0x2u32;
        let __temp_15524 = __temp_15522 | __temp_15523;
        let __temp_15525 = __temp_15520 << 0x3u32;
        let __temp_15526 = __temp_15524 | __temp_15525;
        let __temp_15527 = self.__reg_state_7 == 0x3u32;
        let __temp_15528 = __temp_15527 & self.__reg_bus_enable_6;
        let __temp_15529 = if __temp_15528 { self.__reg_bus_write_byte_enable_40 } else { __temp_15526 };
        let __temp_15530 = 0x0u32 << 0x4u32;
        let __temp_15531 = __temp_15530 | __temp_15529;
        let __temp_15532 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15533 = __temp_15532 & 0x3fffffffu32;
        let __temp_15534 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15535 = __temp_15534 & 0x3fffffffu32;
        let __temp_15536 = self.__reg_state_7 == 0x3u32;
        let __temp_15537 = __temp_15536 & self.__reg_bus_enable_6;
        let __temp_15538 = if __temp_15537 { __temp_15535 } else { __temp_15533 };
        let __temp_15539 = __temp_15538 & 0x3u32;
        let __temp_15540 = __temp_15539 == 0x0u32;
        let __temp_15541 = if __temp_15540 { __temp_15531 } else { __temp_15519 };
        let __temp_15542 = __temp_15541 >> 0xau32;
        let __temp_15543 = __temp_15542 & 0x1u32;
        let __temp_15544 = __temp_15543 != 0x0u32;
        let __temp_15545 = __temp_15544 as u32;
        let __temp_15546 = __temp_15545 << 0x5u32;
        let __temp_15547 = __temp_15546 | __temp_15459;
        let __temp_15548 = true as u32;
        let __temp_15549 = __temp_15548 << 0x1u32;
        let __temp_15550 = __temp_15548 | __temp_15549;
        let __temp_15551 = __temp_15548 << 0x2u32;
        let __temp_15552 = __temp_15550 | __temp_15551;
        let __temp_15553 = __temp_15548 << 0x3u32;
        let __temp_15554 = __temp_15552 | __temp_15553;
        let __temp_15555 = self.__reg_state_7 == 0x3u32;
        let __temp_15556 = __temp_15555 & self.__reg_bus_enable_6;
        let __temp_15557 = if __temp_15556 { self.__reg_bus_write_byte_enable_40 } else { __temp_15554 };
        let __temp_15558 = __temp_15557 << 0xcu32;
        let __temp_15559 = __temp_15558 | 0x0u32;
        let __temp_15560 = true as u32;
        let __temp_15561 = __temp_15560 << 0x1u32;
        let __temp_15562 = __temp_15560 | __temp_15561;
        let __temp_15563 = __temp_15560 << 0x2u32;
        let __temp_15564 = __temp_15562 | __temp_15563;
        let __temp_15565 = __temp_15560 << 0x3u32;
        let __temp_15566 = __temp_15564 | __temp_15565;
        let __temp_15567 = self.__reg_state_7 == 0x3u32;
        let __temp_15568 = __temp_15567 & self.__reg_bus_enable_6;
        let __temp_15569 = if __temp_15568 { self.__reg_bus_write_byte_enable_40 } else { __temp_15566 };
        let __temp_15570 = 0x0u32 << 0x4u32;
        let __temp_15571 = __temp_15570 | __temp_15569;
        let __temp_15572 = __temp_15571 << 0x8u32;
        let __temp_15573 = __temp_15572 | 0x0u32;
        let __temp_15574 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15575 = __temp_15574 & 0x3fffffffu32;
        let __temp_15576 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15577 = __temp_15576 & 0x3fffffffu32;
        let __temp_15578 = self.__reg_state_7 == 0x3u32;
        let __temp_15579 = __temp_15578 & self.__reg_bus_enable_6;
        let __temp_15580 = if __temp_15579 { __temp_15577 } else { __temp_15575 };
        let __temp_15581 = __temp_15580 & 0x3u32;
        let __temp_15582 = __temp_15581 == 0x2u32;
        let __temp_15583 = if __temp_15582 { __temp_15573 } else { __temp_15559 };
        let __temp_15584 = true as u32;
        let __temp_15585 = __temp_15584 << 0x1u32;
        let __temp_15586 = __temp_15584 | __temp_15585;
        let __temp_15587 = __temp_15584 << 0x2u32;
        let __temp_15588 = __temp_15586 | __temp_15587;
        let __temp_15589 = __temp_15584 << 0x3u32;
        let __temp_15590 = __temp_15588 | __temp_15589;
        let __temp_15591 = self.__reg_state_7 == 0x3u32;
        let __temp_15592 = __temp_15591 & self.__reg_bus_enable_6;
        let __temp_15593 = if __temp_15592 { self.__reg_bus_write_byte_enable_40 } else { __temp_15590 };
        let __temp_15594 = 0x0u32 << 0x4u32;
        let __temp_15595 = __temp_15594 | __temp_15593;
        let __temp_15596 = __temp_15595 << 0x4u32;
        let __temp_15597 = __temp_15596 | 0x0u32;
        let __temp_15598 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15599 = __temp_15598 & 0x3fffffffu32;
        let __temp_15600 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15601 = __temp_15600 & 0x3fffffffu32;
        let __temp_15602 = self.__reg_state_7 == 0x3u32;
        let __temp_15603 = __temp_15602 & self.__reg_bus_enable_6;
        let __temp_15604 = if __temp_15603 { __temp_15601 } else { __temp_15599 };
        let __temp_15605 = __temp_15604 & 0x3u32;
        let __temp_15606 = __temp_15605 == 0x1u32;
        let __temp_15607 = if __temp_15606 { __temp_15597 } else { __temp_15583 };
        let __temp_15608 = true as u32;
        let __temp_15609 = __temp_15608 << 0x1u32;
        let __temp_15610 = __temp_15608 | __temp_15609;
        let __temp_15611 = __temp_15608 << 0x2u32;
        let __temp_15612 = __temp_15610 | __temp_15611;
        let __temp_15613 = __temp_15608 << 0x3u32;
        let __temp_15614 = __temp_15612 | __temp_15613;
        let __temp_15615 = self.__reg_state_7 == 0x3u32;
        let __temp_15616 = __temp_15615 & self.__reg_bus_enable_6;
        let __temp_15617 = if __temp_15616 { self.__reg_bus_write_byte_enable_40 } else { __temp_15614 };
        let __temp_15618 = 0x0u32 << 0x4u32;
        let __temp_15619 = __temp_15618 | __temp_15617;
        let __temp_15620 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15621 = __temp_15620 & 0x3fffffffu32;
        let __temp_15622 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15623 = __temp_15622 & 0x3fffffffu32;
        let __temp_15624 = self.__reg_state_7 == 0x3u32;
        let __temp_15625 = __temp_15624 & self.__reg_bus_enable_6;
        let __temp_15626 = if __temp_15625 { __temp_15623 } else { __temp_15621 };
        let __temp_15627 = __temp_15626 & 0x3u32;
        let __temp_15628 = __temp_15627 == 0x0u32;
        let __temp_15629 = if __temp_15628 { __temp_15619 } else { __temp_15607 };
        let __temp_15630 = __temp_15629 >> 0xcu32;
        let __temp_15631 = __temp_15630 & 0x1u32;
        let __temp_15632 = __temp_15631 != 0x0u32;
        let __temp_15633 = __temp_15632 as u32;
        let __temp_15634 = __temp_15633 << 0x6u32;
        let __temp_15635 = __temp_15634 | __temp_15547;
        let __temp_15636 = true as u32;
        let __temp_15637 = __temp_15636 << 0x1u32;
        let __temp_15638 = __temp_15636 | __temp_15637;
        let __temp_15639 = __temp_15636 << 0x2u32;
        let __temp_15640 = __temp_15638 | __temp_15639;
        let __temp_15641 = __temp_15636 << 0x3u32;
        let __temp_15642 = __temp_15640 | __temp_15641;
        let __temp_15643 = self.__reg_state_7 == 0x3u32;
        let __temp_15644 = __temp_15643 & self.__reg_bus_enable_6;
        let __temp_15645 = if __temp_15644 { self.__reg_bus_write_byte_enable_40 } else { __temp_15642 };
        let __temp_15646 = __temp_15645 << 0xcu32;
        let __temp_15647 = __temp_15646 | 0x0u32;
        let __temp_15648 = true as u32;
        let __temp_15649 = __temp_15648 << 0x1u32;
        let __temp_15650 = __temp_15648 | __temp_15649;
        let __temp_15651 = __temp_15648 << 0x2u32;
        let __temp_15652 = __temp_15650 | __temp_15651;
        let __temp_15653 = __temp_15648 << 0x3u32;
        let __temp_15654 = __temp_15652 | __temp_15653;
        let __temp_15655 = self.__reg_state_7 == 0x3u32;
        let __temp_15656 = __temp_15655 & self.__reg_bus_enable_6;
        let __temp_15657 = if __temp_15656 { self.__reg_bus_write_byte_enable_40 } else { __temp_15654 };
        let __temp_15658 = 0x0u32 << 0x4u32;
        let __temp_15659 = __temp_15658 | __temp_15657;
        let __temp_15660 = __temp_15659 << 0x8u32;
        let __temp_15661 = __temp_15660 | 0x0u32;
        let __temp_15662 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15663 = __temp_15662 & 0x3fffffffu32;
        let __temp_15664 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15665 = __temp_15664 & 0x3fffffffu32;
        let __temp_15666 = self.__reg_state_7 == 0x3u32;
        let __temp_15667 = __temp_15666 & self.__reg_bus_enable_6;
        let __temp_15668 = if __temp_15667 { __temp_15665 } else { __temp_15663 };
        let __temp_15669 = __temp_15668 & 0x3u32;
        let __temp_15670 = __temp_15669 == 0x2u32;
        let __temp_15671 = if __temp_15670 { __temp_15661 } else { __temp_15647 };
        let __temp_15672 = true as u32;
        let __temp_15673 = __temp_15672 << 0x1u32;
        let __temp_15674 = __temp_15672 | __temp_15673;
        let __temp_15675 = __temp_15672 << 0x2u32;
        let __temp_15676 = __temp_15674 | __temp_15675;
        let __temp_15677 = __temp_15672 << 0x3u32;
        let __temp_15678 = __temp_15676 | __temp_15677;
        let __temp_15679 = self.__reg_state_7 == 0x3u32;
        let __temp_15680 = __temp_15679 & self.__reg_bus_enable_6;
        let __temp_15681 = if __temp_15680 { self.__reg_bus_write_byte_enable_40 } else { __temp_15678 };
        let __temp_15682 = 0x0u32 << 0x4u32;
        let __temp_15683 = __temp_15682 | __temp_15681;
        let __temp_15684 = __temp_15683 << 0x4u32;
        let __temp_15685 = __temp_15684 | 0x0u32;
        let __temp_15686 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15687 = __temp_15686 & 0x3fffffffu32;
        let __temp_15688 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15689 = __temp_15688 & 0x3fffffffu32;
        let __temp_15690 = self.__reg_state_7 == 0x3u32;
        let __temp_15691 = __temp_15690 & self.__reg_bus_enable_6;
        let __temp_15692 = if __temp_15691 { __temp_15689 } else { __temp_15687 };
        let __temp_15693 = __temp_15692 & 0x3u32;
        let __temp_15694 = __temp_15693 == 0x1u32;
        let __temp_15695 = if __temp_15694 { __temp_15685 } else { __temp_15671 };
        let __temp_15696 = true as u32;
        let __temp_15697 = __temp_15696 << 0x1u32;
        let __temp_15698 = __temp_15696 | __temp_15697;
        let __temp_15699 = __temp_15696 << 0x2u32;
        let __temp_15700 = __temp_15698 | __temp_15699;
        let __temp_15701 = __temp_15696 << 0x3u32;
        let __temp_15702 = __temp_15700 | __temp_15701;
        let __temp_15703 = self.__reg_state_7 == 0x3u32;
        let __temp_15704 = __temp_15703 & self.__reg_bus_enable_6;
        let __temp_15705 = if __temp_15704 { self.__reg_bus_write_byte_enable_40 } else { __temp_15702 };
        let __temp_15706 = 0x0u32 << 0x4u32;
        let __temp_15707 = __temp_15706 | __temp_15705;
        let __temp_15708 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15709 = __temp_15708 & 0x3fffffffu32;
        let __temp_15710 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15711 = __temp_15710 & 0x3fffffffu32;
        let __temp_15712 = self.__reg_state_7 == 0x3u32;
        let __temp_15713 = __temp_15712 & self.__reg_bus_enable_6;
        let __temp_15714 = if __temp_15713 { __temp_15711 } else { __temp_15709 };
        let __temp_15715 = __temp_15714 & 0x3u32;
        let __temp_15716 = __temp_15715 == 0x0u32;
        let __temp_15717 = if __temp_15716 { __temp_15707 } else { __temp_15695 };
        let __temp_15718 = __temp_15717 >> 0xeu32;
        let __temp_15719 = __temp_15718 & 0x1u32;
        let __temp_15720 = __temp_15719 != 0x0u32;
        let __temp_15721 = __temp_15720 as u32;
        let __temp_15722 = __temp_15721 << 0x7u32;
        let __temp_15723 = __temp_15722 | __temp_15635;
        let __temp_15724 = self.__reg_state_7 == 0x3u32;
        let __temp_15725 = __temp_15724 & self.__reg_bus_enable_6;
        let __temp_15726 = __temp_15725 & self.__reg_bus_write_5;
        let __temp_15727 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15728 = __temp_15727 & 0x3fffffffu32;
        let __temp_15729 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15730 = __temp_15729 & 0x3fffffffu32;
        let __temp_15731 = self.__reg_state_7 == 0x3u32;
        let __temp_15732 = __temp_15731 & self.__reg_bus_enable_6;
        let __temp_15733 = if __temp_15732 { __temp_15730 } else { __temp_15728 };
        let __temp_15734 = __temp_15733 >> 0x2u32;
        let __temp_15735 = __temp_15734 & 0xfffffffu32;
        let __temp_15736 = __temp_15735 & 0xffffffu32;
        let __temp_15737 = __temp_15736 >> 0x14u32;
        let __temp_15738 = __temp_15737 & 0xfu32;
        let __temp_15739 = __temp_15738 == 0x6u32;
        let __temp_15740 = self.__reg_count_12 >> 0x5u32;
        let __temp_15741 = __temp_15740 & 0x1u32;
        let __temp_15742 = __temp_15741 != 0x0u32;
        let __temp_15743 = !__temp_15742;
        let __temp_15744 = !false;
        let __temp_15745 = __temp_15744 & __temp_15743;
        let __temp_15746 = self.__reg_state_7 == 0x3u32;
        let __temp_15747 = __temp_15746 & self.__reg_bus_enable_6;
        let __temp_15748 = __temp_15747 & self.__reg_bus_write_5;
        let __temp_15749 = __temp_15748 | __temp_15745;
        let __temp_15750 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15751 = __temp_15750 & 0x3fffffffu32;
        let __temp_15752 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15753 = __temp_15752 & 0x3fffffffu32;
        let __temp_15754 = self.__reg_state_7 == 0x3u32;
        let __temp_15755 = __temp_15754 & self.__reg_bus_enable_6;
        let __temp_15756 = if __temp_15755 { __temp_15753 } else { __temp_15751 };
        let __temp_15757 = __temp_15756 >> 0x2u32;
        let __temp_15758 = __temp_15757 & 0xfffffffu32;
        let __temp_15759 = __temp_15758 >> 0x18u32;
        let __temp_15760 = __temp_15759 & 0xfu32;
        let __temp_15761 = __temp_15760 == 0x0u32;
        let __temp_15762 = self.__reg_count_15 >> 0x5u32;
        let __temp_15763 = __temp_15762 & 0x1u32;
        let __temp_15764 = __temp_15763 != 0x0u32;
        let __temp_15765 = !__temp_15764;
        let __temp_15766 = !false;
        let __temp_15767 = __temp_15766 & __temp_15765;
        let __temp_15768 = self.__reg_state_7 == 0x3u32;
        let __temp_15769 = __temp_15768 & self.__reg_bus_enable_6;
        let __temp_15770 = __temp_15769 & self.__reg_bus_write_5;
        let __temp_15771 = __temp_15770 | __temp_15767;
        let __temp_15772 = self.__reg_state_7 == 0x3u32;
        let __temp_15773 = __temp_15772 & self.__reg_bus_enable_6;
        let __temp_15774 = self.__reg_state_7 == 0x0u32;
        let __temp_15775 = __temp_15774 | __temp_15773;
        let __temp_15776 = __temp_15775 & __temp_15771;
        let __temp_15777 = __temp_15776 & __temp_15761;
        let __temp_15778 = __temp_15777 & __temp_15749;
        let __temp_15779 = __temp_15778 & __temp_15739;
        let __temp_15780 = __temp_15779 & __temp_15726;
        let __temp_15781 = if __temp_15780 { __temp_15723 } else { __temp_15022 };
        let __temp_15782 = __temp_15781 & 0x1u32;
        let __temp_15783 = __temp_15782 != 0x0u32;
        let __temp_15784 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_15785 = __temp_15784 & 0x1u32;
        let __temp_15786 = __temp_15785 != 0x0u32;
        let __temp_15787 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_15788 = __temp_15787 != 0x0u32;
        let __temp_15789 = !__temp_15788;
        let __temp_15790 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_15791 = __temp_15790 | __temp_15789;
        let __temp_15792 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_15793 = __temp_15792 & __temp_15791;
        let __temp_15794 = __temp_15793 & __temp_15786;
        let __temp_15795 = self.__reg_state_7 == 0x3u32;
        let __temp_15796 = __temp_15795 & self.__reg_bus_enable_6;
        let __temp_15797 = __temp_15796 & self.__reg_bus_write_5;
        let __temp_15798 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15799 = __temp_15798 & 0x3fffffffu32;
        let __temp_15800 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15801 = __temp_15800 & 0x3fffffffu32;
        let __temp_15802 = self.__reg_state_7 == 0x3u32;
        let __temp_15803 = __temp_15802 & self.__reg_bus_enable_6;
        let __temp_15804 = if __temp_15803 { __temp_15801 } else { __temp_15799 };
        let __temp_15805 = __temp_15804 >> 0x2u32;
        let __temp_15806 = __temp_15805 & 0xfffffffu32;
        let __temp_15807 = __temp_15806 & 0xffffffu32;
        let __temp_15808 = __temp_15807 >> 0x14u32;
        let __temp_15809 = __temp_15808 & 0xfu32;
        let __temp_15810 = __temp_15809 == 0x6u32;
        let __temp_15811 = self.__reg_count_12 >> 0x5u32;
        let __temp_15812 = __temp_15811 & 0x1u32;
        let __temp_15813 = __temp_15812 != 0x0u32;
        let __temp_15814 = !__temp_15813;
        let __temp_15815 = !false;
        let __temp_15816 = __temp_15815 & __temp_15814;
        let __temp_15817 = self.__reg_state_7 == 0x3u32;
        let __temp_15818 = __temp_15817 & self.__reg_bus_enable_6;
        let __temp_15819 = __temp_15818 & self.__reg_bus_write_5;
        let __temp_15820 = __temp_15819 | __temp_15816;
        let __temp_15821 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15822 = __temp_15821 & 0x3fffffffu32;
        let __temp_15823 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15824 = __temp_15823 & 0x3fffffffu32;
        let __temp_15825 = self.__reg_state_7 == 0x3u32;
        let __temp_15826 = __temp_15825 & self.__reg_bus_enable_6;
        let __temp_15827 = if __temp_15826 { __temp_15824 } else { __temp_15822 };
        let __temp_15828 = __temp_15827 >> 0x2u32;
        let __temp_15829 = __temp_15828 & 0xfffffffu32;
        let __temp_15830 = __temp_15829 >> 0x18u32;
        let __temp_15831 = __temp_15830 & 0xfu32;
        let __temp_15832 = __temp_15831 == 0x0u32;
        let __temp_15833 = self.__reg_count_15 >> 0x5u32;
        let __temp_15834 = __temp_15833 & 0x1u32;
        let __temp_15835 = __temp_15834 != 0x0u32;
        let __temp_15836 = !__temp_15835;
        let __temp_15837 = !false;
        let __temp_15838 = __temp_15837 & __temp_15836;
        let __temp_15839 = self.__reg_state_7 == 0x3u32;
        let __temp_15840 = __temp_15839 & self.__reg_bus_enable_6;
        let __temp_15841 = __temp_15840 & self.__reg_bus_write_5;
        let __temp_15842 = __temp_15841 | __temp_15838;
        let __temp_15843 = self.__reg_state_7 == 0x3u32;
        let __temp_15844 = __temp_15843 & self.__reg_bus_enable_6;
        let __temp_15845 = self.__reg_state_7 == 0x0u32;
        let __temp_15846 = __temp_15845 | __temp_15844;
        let __temp_15847 = __temp_15846 & __temp_15842;
        let __temp_15848 = __temp_15847 & __temp_15832;
        let __temp_15849 = __temp_15848 & __temp_15820;
        let __temp_15850 = __temp_15849 & __temp_15810;
        let __temp_15851 = __temp_15850 & __temp_15797;
        let __temp_15852 = __temp_15851 | __temp_15794;
        let __temp_15853 = __temp_15852 & __temp_15783;
        self.depth_buffer_element_0_23_write_port_enable = __temp_15853;
        let __temp_15854 = self.__reg_stage_15_s_248 >> 0x18u32;
        let __temp_15855 = __temp_15854 as u32;
        let __temp_15856 = __temp_15855 & 0xffu32;
        let __temp_15857 = __temp_15856 >> 0x1u32;
        let __temp_15858 = __temp_15857 & 0x7u32;
        let __temp_15859 = self.__reg_stage_15_t_171 >> 0x18u32;
        let __temp_15860 = __temp_15859 as u32;
        let __temp_15861 = __temp_15860 & 0xffu32;
        let __temp_15862 = __temp_15861 >> 0x1u32;
        let __temp_15863 = __temp_15862 & 0x7u32;
        let __temp_15864 = __temp_15863 << 0x3u32;
        let __temp_15865 = __temp_15864 | __temp_15858;
        self.tex_buffer3_33_read_port_0_address = __temp_15865;
        self.tex_buffer3_33_read_port_0_enable = self.__reg_stage_15_valid_146;
        self.tex_buffer3_33_write_port_address = __temp_8948;
        let __temp_15866 = self.__reg_bus_write_data_1 as u128;
        let __temp_15867 = __temp_15866 << 0x60u32;
        let __temp_15868 = __temp_15867 | 0x0u128;
        let __temp_15869 = 0x0u32 as u64;
        let __temp_15870 = self.__reg_bus_write_data_1 as u64;
        let __temp_15871 = __temp_15869 << 0x20u32;
        let __temp_15872 = __temp_15871 | __temp_15870;
        let __temp_15873 = __temp_15872 as u128;
        let __temp_15874 = 0x0u64 as u128;
        let __temp_15875 = __temp_15873 << 0x40u32;
        let __temp_15876 = __temp_15875 | __temp_15874;
        let __temp_15877 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15878 = __temp_15877 & 0x3fffffffu32;
        let __temp_15879 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15880 = __temp_15879 & 0x3fffffffu32;
        let __temp_15881 = self.__reg_state_7 == 0x3u32;
        let __temp_15882 = __temp_15881 & self.__reg_bus_enable_6;
        let __temp_15883 = if __temp_15882 { __temp_15880 } else { __temp_15878 };
        let __temp_15884 = __temp_15883 & 0x3u32;
        let __temp_15885 = __temp_15884 == 0x2u32;
        let __temp_15886 = if __temp_15885 { __temp_15876 } else { __temp_15868 };
        let __temp_15887 = 0x0u64 as u128;
        let __temp_15888 = self.__reg_bus_write_data_1 as u128;
        let __temp_15889 = __temp_15887 << 0x20u32;
        let __temp_15890 = __temp_15889 | __temp_15888;
        let __temp_15891 = 0x0u32 as u128;
        let __temp_15892 = __temp_15890 << 0x20u32;
        let __temp_15893 = __temp_15892 | __temp_15891;
        let __temp_15894 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15895 = __temp_15894 & 0x3fffffffu32;
        let __temp_15896 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15897 = __temp_15896 & 0x3fffffffu32;
        let __temp_15898 = self.__reg_state_7 == 0x3u32;
        let __temp_15899 = __temp_15898 & self.__reg_bus_enable_6;
        let __temp_15900 = if __temp_15899 { __temp_15897 } else { __temp_15895 };
        let __temp_15901 = __temp_15900 & 0x3u32;
        let __temp_15902 = __temp_15901 == 0x1u32;
        let __temp_15903 = if __temp_15902 { __temp_15893 } else { __temp_15886 };
        let __temp_15904 = self.__reg_bus_write_data_1 as u128;
        let __temp_15905 = 0x0u128 << 0x20u32;
        let __temp_15906 = __temp_15905 | __temp_15904;
        let __temp_15907 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15908 = __temp_15907 & 0x3fffffffu32;
        let __temp_15909 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15910 = __temp_15909 & 0x3fffffffu32;
        let __temp_15911 = self.__reg_state_7 == 0x3u32;
        let __temp_15912 = __temp_15911 & self.__reg_bus_enable_6;
        let __temp_15913 = if __temp_15912 { __temp_15910 } else { __temp_15908 };
        let __temp_15914 = __temp_15913 & 0x3u32;
        let __temp_15915 = __temp_15914 == 0x0u32;
        let __temp_15916 = if __temp_15915 { __temp_15906 } else { __temp_15903 };
        let __temp_15917 = __temp_15916 >> 0x60u32;
        let __temp_15918 = __temp_15917 as u32;
        self.tex_buffer3_33_write_port_value = __temp_15918;
        let __temp_15919 = true as u32;
        let __temp_15920 = __temp_15919 << 0x1u32;
        let __temp_15921 = __temp_15919 | __temp_15920;
        let __temp_15922 = __temp_15919 << 0x2u32;
        let __temp_15923 = __temp_15921 | __temp_15922;
        let __temp_15924 = __temp_15919 << 0x3u32;
        let __temp_15925 = __temp_15923 | __temp_15924;
        let __temp_15926 = self.__reg_state_7 == 0x3u32;
        let __temp_15927 = __temp_15926 & self.__reg_bus_enable_6;
        let __temp_15928 = if __temp_15927 { self.__reg_bus_write_byte_enable_40 } else { __temp_15925 };
        let __temp_15929 = __temp_15928 << 0xcu32;
        let __temp_15930 = __temp_15929 | 0x0u32;
        let __temp_15931 = true as u32;
        let __temp_15932 = __temp_15931 << 0x1u32;
        let __temp_15933 = __temp_15931 | __temp_15932;
        let __temp_15934 = __temp_15931 << 0x2u32;
        let __temp_15935 = __temp_15933 | __temp_15934;
        let __temp_15936 = __temp_15931 << 0x3u32;
        let __temp_15937 = __temp_15935 | __temp_15936;
        let __temp_15938 = self.__reg_state_7 == 0x3u32;
        let __temp_15939 = __temp_15938 & self.__reg_bus_enable_6;
        let __temp_15940 = if __temp_15939 { self.__reg_bus_write_byte_enable_40 } else { __temp_15937 };
        let __temp_15941 = 0x0u32 << 0x4u32;
        let __temp_15942 = __temp_15941 | __temp_15940;
        let __temp_15943 = __temp_15942 << 0x8u32;
        let __temp_15944 = __temp_15943 | 0x0u32;
        let __temp_15945 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15946 = __temp_15945 & 0x3fffffffu32;
        let __temp_15947 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15948 = __temp_15947 & 0x3fffffffu32;
        let __temp_15949 = self.__reg_state_7 == 0x3u32;
        let __temp_15950 = __temp_15949 & self.__reg_bus_enable_6;
        let __temp_15951 = if __temp_15950 { __temp_15948 } else { __temp_15946 };
        let __temp_15952 = __temp_15951 & 0x3u32;
        let __temp_15953 = __temp_15952 == 0x2u32;
        let __temp_15954 = if __temp_15953 { __temp_15944 } else { __temp_15930 };
        let __temp_15955 = true as u32;
        let __temp_15956 = __temp_15955 << 0x1u32;
        let __temp_15957 = __temp_15955 | __temp_15956;
        let __temp_15958 = __temp_15955 << 0x2u32;
        let __temp_15959 = __temp_15957 | __temp_15958;
        let __temp_15960 = __temp_15955 << 0x3u32;
        let __temp_15961 = __temp_15959 | __temp_15960;
        let __temp_15962 = self.__reg_state_7 == 0x3u32;
        let __temp_15963 = __temp_15962 & self.__reg_bus_enable_6;
        let __temp_15964 = if __temp_15963 { self.__reg_bus_write_byte_enable_40 } else { __temp_15961 };
        let __temp_15965 = 0x0u32 << 0x4u32;
        let __temp_15966 = __temp_15965 | __temp_15964;
        let __temp_15967 = __temp_15966 << 0x4u32;
        let __temp_15968 = __temp_15967 | 0x0u32;
        let __temp_15969 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15970 = __temp_15969 & 0x3fffffffu32;
        let __temp_15971 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15972 = __temp_15971 & 0x3fffffffu32;
        let __temp_15973 = self.__reg_state_7 == 0x3u32;
        let __temp_15974 = __temp_15973 & self.__reg_bus_enable_6;
        let __temp_15975 = if __temp_15974 { __temp_15972 } else { __temp_15970 };
        let __temp_15976 = __temp_15975 & 0x3u32;
        let __temp_15977 = __temp_15976 == 0x1u32;
        let __temp_15978 = if __temp_15977 { __temp_15968 } else { __temp_15954 };
        let __temp_15979 = true as u32;
        let __temp_15980 = __temp_15979 << 0x1u32;
        let __temp_15981 = __temp_15979 | __temp_15980;
        let __temp_15982 = __temp_15979 << 0x2u32;
        let __temp_15983 = __temp_15981 | __temp_15982;
        let __temp_15984 = __temp_15979 << 0x3u32;
        let __temp_15985 = __temp_15983 | __temp_15984;
        let __temp_15986 = self.__reg_state_7 == 0x3u32;
        let __temp_15987 = __temp_15986 & self.__reg_bus_enable_6;
        let __temp_15988 = if __temp_15987 { self.__reg_bus_write_byte_enable_40 } else { __temp_15985 };
        let __temp_15989 = 0x0u32 << 0x4u32;
        let __temp_15990 = __temp_15989 | __temp_15988;
        let __temp_15991 = self.__reg_pc_13 >> 0x2u32;
        let __temp_15992 = __temp_15991 & 0x3fffffffu32;
        let __temp_15993 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_15994 = __temp_15993 & 0x3fffffffu32;
        let __temp_15995 = self.__reg_state_7 == 0x3u32;
        let __temp_15996 = __temp_15995 & self.__reg_bus_enable_6;
        let __temp_15997 = if __temp_15996 { __temp_15994 } else { __temp_15992 };
        let __temp_15998 = __temp_15997 & 0x3u32;
        let __temp_15999 = __temp_15998 == 0x0u32;
        let __temp_16000 = if __temp_15999 { __temp_15990 } else { __temp_15978 };
        let __temp_16001 = __temp_16000 >> 0xcu32;
        let __temp_16002 = __temp_16001 & 0x1u32;
        let __temp_16003 = __temp_16002 != 0x0u32;
        let __temp_16004 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16005 = __temp_16004 & 0x3fffffffu32;
        let __temp_16006 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16007 = __temp_16006 & 0x3fffffffu32;
        let __temp_16008 = self.__reg_state_7 == 0x3u32;
        let __temp_16009 = __temp_16008 & self.__reg_bus_enable_6;
        let __temp_16010 = if __temp_16009 { __temp_16007 } else { __temp_16005 };
        let __temp_16011 = __temp_16010 >> 0x2u32;
        let __temp_16012 = __temp_16011 & 0xfffffffu32;
        let __temp_16013 = __temp_16012 & 0xffffffu32;
        let __temp_16014 = __temp_16013 >> 0x14u32;
        let __temp_16015 = __temp_16014 & 0xfu32;
        let __temp_16016 = __temp_16015 == 0x7u32;
        let __temp_16017 = self.__reg_count_12 >> 0x5u32;
        let __temp_16018 = __temp_16017 & 0x1u32;
        let __temp_16019 = __temp_16018 != 0x0u32;
        let __temp_16020 = !__temp_16019;
        let __temp_16021 = !false;
        let __temp_16022 = __temp_16021 & __temp_16020;
        let __temp_16023 = self.__reg_state_7 == 0x3u32;
        let __temp_16024 = __temp_16023 & self.__reg_bus_enable_6;
        let __temp_16025 = __temp_16024 & self.__reg_bus_write_5;
        let __temp_16026 = __temp_16025 | __temp_16022;
        let __temp_16027 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16028 = __temp_16027 & 0x3fffffffu32;
        let __temp_16029 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16030 = __temp_16029 & 0x3fffffffu32;
        let __temp_16031 = self.__reg_state_7 == 0x3u32;
        let __temp_16032 = __temp_16031 & self.__reg_bus_enable_6;
        let __temp_16033 = if __temp_16032 { __temp_16030 } else { __temp_16028 };
        let __temp_16034 = __temp_16033 >> 0x2u32;
        let __temp_16035 = __temp_16034 & 0xfffffffu32;
        let __temp_16036 = __temp_16035 >> 0x18u32;
        let __temp_16037 = __temp_16036 & 0xfu32;
        let __temp_16038 = __temp_16037 == 0x0u32;
        let __temp_16039 = self.__reg_count_15 >> 0x5u32;
        let __temp_16040 = __temp_16039 & 0x1u32;
        let __temp_16041 = __temp_16040 != 0x0u32;
        let __temp_16042 = !__temp_16041;
        let __temp_16043 = !false;
        let __temp_16044 = __temp_16043 & __temp_16042;
        let __temp_16045 = self.__reg_state_7 == 0x3u32;
        let __temp_16046 = __temp_16045 & self.__reg_bus_enable_6;
        let __temp_16047 = __temp_16046 & self.__reg_bus_write_5;
        let __temp_16048 = __temp_16047 | __temp_16044;
        let __temp_16049 = self.__reg_state_7 == 0x3u32;
        let __temp_16050 = __temp_16049 & self.__reg_bus_enable_6;
        let __temp_16051 = self.__reg_state_7 == 0x0u32;
        let __temp_16052 = __temp_16051 | __temp_16050;
        let __temp_16053 = __temp_16052 & __temp_16048;
        let __temp_16054 = __temp_16053 & __temp_16038;
        let __temp_16055 = __temp_16054 & __temp_16026;
        let __temp_16056 = __temp_16055 & __temp_16016;
        let __temp_16057 = __temp_16056 & __temp_16003;
        self.tex_buffer3_33_write_port_enable = __temp_16057;
        self.mem_3_read_port_0_address = self.__reg_mem_read_addr_20;
        let __temp_16058 = self.__reg_count_15 == 0x0u32;
        let __temp_16059 = !__temp_16058;
        let __temp_16060 = !self.__reg_replica_fifo_read_data_valid_16;
        let __temp_16061 = !self.__reg_data_buf_full_17;
        let __temp_16062 = __temp_16061 & __temp_16060;
        let __temp_16063 = self.__reg_count_3 == 0x0u32;
        let __temp_16064 = !__temp_16063;
        let __temp_16065 = self.__reg_count_9 == 0x0u32;
        let __temp_16066 = !__temp_16065;
        let __temp_16067 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_16068 = __temp_16067 == 0x0u32;
        let __temp_16069 = if __temp_16068 { __temp_16066 } else { __temp_16064 };
        let __temp_16070 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_16071 = !false;
        let __temp_16072 = __temp_16071 & __temp_16070;
        let __temp_16073 = __temp_16072 & __temp_16069;
        let __temp_16074 = __temp_16073 | __temp_16062;
        let __temp_16075 = __temp_16074 & __temp_16059;
        self.mem_3_read_port_0_enable = __temp_16075;
        self.mem_3_write_port_address = self.__reg_mem_write_addr_18;
        let __temp_16076 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16077 = __temp_16076 & 0x3fffffffu32;
        let __temp_16078 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16079 = __temp_16078 & 0x3fffffffu32;
        let __temp_16080 = self.__reg_state_7 == 0x3u32;
        let __temp_16081 = __temp_16080 & self.__reg_bus_enable_6;
        let __temp_16082 = if __temp_16081 { __temp_16079 } else { __temp_16077 };
        let __temp_16083 = __temp_16082 >> 0x2u32;
        let __temp_16084 = __temp_16083 & 0xfffffffu32;
        let __temp_16085 = __temp_16084 >> 0x18u32;
        let __temp_16086 = __temp_16085 & 0xfu32;
        self.mem_3_write_port_value = __temp_16086;
        let __temp_16087 = self.__reg_count_15 >> 0x5u32;
        let __temp_16088 = __temp_16087 & 0x1u32;
        let __temp_16089 = __temp_16088 != 0x0u32;
        let __temp_16090 = !__temp_16089;
        let __temp_16091 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16092 = __temp_16091 & 0x3fffffffu32;
        let __temp_16093 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16094 = __temp_16093 & 0x3fffffffu32;
        let __temp_16095 = self.__reg_state_7 == 0x3u32;
        let __temp_16096 = __temp_16095 & self.__reg_bus_enable_6;
        let __temp_16097 = if __temp_16096 { __temp_16094 } else { __temp_16092 };
        let __temp_16098 = __temp_16097 >> 0x2u32;
        let __temp_16099 = __temp_16098 & 0xfffffffu32;
        let __temp_16100 = __temp_16099 >> 0x18u32;
        let __temp_16101 = __temp_16100 & 0xfu32;
        let __temp_16102 = __temp_16101 == 0x1u32;
        let __temp_16103 = true & __temp_16102;
        let __temp_16104 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16105 = __temp_16104 & 0x3fffffffu32;
        let __temp_16106 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16107 = __temp_16106 & 0x3fffffffu32;
        let __temp_16108 = self.__reg_state_7 == 0x3u32;
        let __temp_16109 = __temp_16108 & self.__reg_bus_enable_6;
        let __temp_16110 = if __temp_16109 { __temp_16107 } else { __temp_16105 };
        let __temp_16111 = __temp_16110 >> 0x2u32;
        let __temp_16112 = __temp_16111 & 0xfffffffu32;
        let __temp_16113 = __temp_16112 >> 0x18u32;
        let __temp_16114 = __temp_16113 & 0xfu32;
        let __temp_16115 = __temp_16114 == 0x0u32;
        let __temp_16116 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16117 = __temp_16116 & 0x3fffffffu32;
        let __temp_16118 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16119 = __temp_16118 & 0x3fffffffu32;
        let __temp_16120 = self.__reg_state_7 == 0x3u32;
        let __temp_16121 = __temp_16120 & self.__reg_bus_enable_6;
        let __temp_16122 = if __temp_16121 { __temp_16119 } else { __temp_16117 };
        let __temp_16123 = __temp_16122 >> 0x2u32;
        let __temp_16124 = __temp_16123 & 0xfffffffu32;
        let __temp_16125 = __temp_16124 & 0xffffffu32;
        let __temp_16126 = __temp_16125 >> 0x14u32;
        let __temp_16127 = __temp_16126 & 0xfu32;
        let __temp_16128 = __temp_16127 == 0x7u32;
        let __temp_16129 = true & __temp_16128;
        let __temp_16130 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16131 = __temp_16130 & 0x3fffffffu32;
        let __temp_16132 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16133 = __temp_16132 & 0x3fffffffu32;
        let __temp_16134 = self.__reg_state_7 == 0x3u32;
        let __temp_16135 = __temp_16134 & self.__reg_bus_enable_6;
        let __temp_16136 = if __temp_16135 { __temp_16133 } else { __temp_16131 };
        let __temp_16137 = __temp_16136 >> 0x2u32;
        let __temp_16138 = __temp_16137 & 0xfffffffu32;
        let __temp_16139 = __temp_16138 & 0xffffffu32;
        let __temp_16140 = __temp_16139 >> 0x14u32;
        let __temp_16141 = __temp_16140 & 0xfu32;
        let __temp_16142 = __temp_16141 == 0x6u32;
        let __temp_16143 = true & __temp_16142;
        let __temp_16144 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16145 = __temp_16144 & 0x3fffffffu32;
        let __temp_16146 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16147 = __temp_16146 & 0x3fffffffu32;
        let __temp_16148 = self.__reg_state_7 == 0x3u32;
        let __temp_16149 = __temp_16148 & self.__reg_bus_enable_6;
        let __temp_16150 = if __temp_16149 { __temp_16147 } else { __temp_16145 };
        let __temp_16151 = __temp_16150 >> 0x2u32;
        let __temp_16152 = __temp_16151 & 0xfffffffu32;
        let __temp_16153 = __temp_16152 & 0xffffffu32;
        let __temp_16154 = __temp_16153 >> 0x14u32;
        let __temp_16155 = __temp_16154 & 0xfu32;
        let __temp_16156 = __temp_16155 == 0x5u32;
        let __temp_16157 = true & __temp_16156;
        let __temp_16158 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16159 = __temp_16158 & 0x3fffffffu32;
        let __temp_16160 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16161 = __temp_16160 & 0x3fffffffu32;
        let __temp_16162 = self.__reg_state_7 == 0x3u32;
        let __temp_16163 = __temp_16162 & self.__reg_bus_enable_6;
        let __temp_16164 = if __temp_16163 { __temp_16161 } else { __temp_16159 };
        let __temp_16165 = __temp_16164 >> 0x2u32;
        let __temp_16166 = __temp_16165 & 0xfffffffu32;
        let __temp_16167 = __temp_16166 & 0xffffffu32;
        let __temp_16168 = __temp_16167 >> 0x14u32;
        let __temp_16169 = __temp_16168 & 0xfu32;
        let __temp_16170 = __temp_16169 == 0x4u32;
        let __temp_16171 = true & __temp_16170;
        let __temp_16172 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16173 = __temp_16172 & 0x3fffffffu32;
        let __temp_16174 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16175 = __temp_16174 & 0x3fffffffu32;
        let __temp_16176 = self.__reg_state_7 == 0x3u32;
        let __temp_16177 = __temp_16176 & self.__reg_bus_enable_6;
        let __temp_16178 = if __temp_16177 { __temp_16175 } else { __temp_16173 };
        let __temp_16179 = __temp_16178 >> 0x2u32;
        let __temp_16180 = __temp_16179 & 0xfffffffu32;
        let __temp_16181 = __temp_16180 & 0xffffffu32;
        let __temp_16182 = __temp_16181 >> 0x14u32;
        let __temp_16183 = __temp_16182 & 0xfu32;
        let __temp_16184 = __temp_16183 == 0x3u32;
        let __temp_16185 = true & __temp_16184;
        let __temp_16186 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16187 = __temp_16186 & 0x3fffffffu32;
        let __temp_16188 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16189 = __temp_16188 & 0x3fffffffu32;
        let __temp_16190 = self.__reg_state_7 == 0x3u32;
        let __temp_16191 = __temp_16190 & self.__reg_bus_enable_6;
        let __temp_16192 = if __temp_16191 { __temp_16189 } else { __temp_16187 };
        let __temp_16193 = __temp_16192 >> 0x2u32;
        let __temp_16194 = __temp_16193 & 0xfffffffu32;
        let __temp_16195 = __temp_16194 & 0xffffffu32;
        let __temp_16196 = __temp_16195 >> 0x14u32;
        let __temp_16197 = __temp_16196 & 0xfu32;
        let __temp_16198 = __temp_16197 == 0x2u32;
        let __temp_16199 = true & __temp_16198;
        let __temp_16200 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16201 = __temp_16200 & 0x3fffffffu32;
        let __temp_16202 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16203 = __temp_16202 & 0x3fffffffu32;
        let __temp_16204 = self.__reg_state_7 == 0x3u32;
        let __temp_16205 = __temp_16204 & self.__reg_bus_enable_6;
        let __temp_16206 = if __temp_16205 { __temp_16203 } else { __temp_16201 };
        let __temp_16207 = __temp_16206 >> 0x2u32;
        let __temp_16208 = __temp_16207 & 0xfffffffu32;
        let __temp_16209 = __temp_16208 & 0xffffffu32;
        let __temp_16210 = __temp_16209 >> 0x14u32;
        let __temp_16211 = __temp_16210 & 0xfu32;
        let __temp_16212 = __temp_16211 == 0x1u32;
        let __temp_16213 = true & __temp_16212;
        let __temp_16214 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16215 = __temp_16214 & 0x3fffffffu32;
        let __temp_16216 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16217 = __temp_16216 & 0x3fffffffu32;
        let __temp_16218 = self.__reg_state_7 == 0x3u32;
        let __temp_16219 = __temp_16218 & self.__reg_bus_enable_6;
        let __temp_16220 = if __temp_16219 { __temp_16217 } else { __temp_16215 };
        let __temp_16221 = __temp_16220 >> 0x2u32;
        let __temp_16222 = __temp_16221 & 0xfffffffu32;
        let __temp_16223 = __temp_16222 & 0xffffffu32;
        let __temp_16224 = __temp_16223 >> 0x14u32;
        let __temp_16225 = __temp_16224 & 0xfu32;
        let __temp_16226 = __temp_16225 == 0x0u32;
        let __temp_16227 = true & __temp_16226;
        let __temp_16228 = false | __temp_16227;
        let __temp_16229 = __temp_16228 | __temp_16213;
        let __temp_16230 = __temp_16229 | __temp_16199;
        let __temp_16231 = __temp_16230 | __temp_16185;
        let __temp_16232 = __temp_16231 | __temp_16171;
        let __temp_16233 = __temp_16232 | __temp_16157;
        let __temp_16234 = __temp_16233 | __temp_16143;
        let __temp_16235 = __temp_16234 | __temp_16129;
        let __temp_16236 = self.__reg_count_12 >> 0x5u32;
        let __temp_16237 = __temp_16236 & 0x1u32;
        let __temp_16238 = __temp_16237 != 0x0u32;
        let __temp_16239 = !__temp_16238;
        let __temp_16240 = !false;
        let __temp_16241 = __temp_16240 & __temp_16239;
        let __temp_16242 = self.__reg_state_7 == 0x3u32;
        let __temp_16243 = __temp_16242 & self.__reg_bus_enable_6;
        let __temp_16244 = __temp_16243 & self.__reg_bus_write_5;
        let __temp_16245 = __temp_16244 | __temp_16241;
        let __temp_16246 = __temp_16245 & __temp_16235;
        let __temp_16247 = __temp_16246 & __temp_16115;
        let __temp_16248 = false | __temp_16247;
        let __temp_16249 = __temp_16248 | __temp_16103;
        let __temp_16250 = self.__reg_count_15 >> 0x5u32;
        let __temp_16251 = __temp_16250 & 0x1u32;
        let __temp_16252 = __temp_16251 != 0x0u32;
        let __temp_16253 = !__temp_16252;
        let __temp_16254 = !false;
        let __temp_16255 = __temp_16254 & __temp_16253;
        let __temp_16256 = self.__reg_state_7 == 0x3u32;
        let __temp_16257 = __temp_16256 & self.__reg_bus_enable_6;
        let __temp_16258 = __temp_16257 & self.__reg_bus_write_5;
        let __temp_16259 = __temp_16258 | __temp_16255;
        let __temp_16260 = self.__reg_state_7 == 0x3u32;
        let __temp_16261 = __temp_16260 & self.__reg_bus_enable_6;
        let __temp_16262 = __temp_16261 & self.__reg_bus_write_5;
        let __temp_16263 = !__temp_16262;
        let __temp_16264 = self.__reg_state_7 == 0x3u32;
        let __temp_16265 = __temp_16264 & self.__reg_bus_enable_6;
        let __temp_16266 = self.__reg_state_7 == 0x0u32;
        let __temp_16267 = __temp_16266 | __temp_16265;
        let __temp_16268 = __temp_16267 & __temp_16263;
        let __temp_16269 = __temp_16268 & __temp_16259;
        let __temp_16270 = __temp_16269 & __temp_16249;
        let __temp_16271 = __temp_16270 & __temp_16090;
        self.mem_3_write_port_enable = __temp_16271;
        self.ddr3_mem_element_8_12_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_8_12_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_8_12_write_port_address = __temp_1094;
        let __temp_16272 = self.__reg_bus_write_data_1 as u128;
        let __temp_16273 = __temp_16272 << 0x60u32;
        let __temp_16274 = __temp_16273 | 0x0u128;
        let __temp_16275 = 0x0u32 as u64;
        let __temp_16276 = self.__reg_bus_write_data_1 as u64;
        let __temp_16277 = __temp_16275 << 0x20u32;
        let __temp_16278 = __temp_16277 | __temp_16276;
        let __temp_16279 = __temp_16278 as u128;
        let __temp_16280 = 0x0u64 as u128;
        let __temp_16281 = __temp_16279 << 0x40u32;
        let __temp_16282 = __temp_16281 | __temp_16280;
        let __temp_16283 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16284 = __temp_16283 & 0x3fffffffu32;
        let __temp_16285 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16286 = __temp_16285 & 0x3fffffffu32;
        let __temp_16287 = self.__reg_state_7 == 0x3u32;
        let __temp_16288 = __temp_16287 & self.__reg_bus_enable_6;
        let __temp_16289 = if __temp_16288 { __temp_16286 } else { __temp_16284 };
        let __temp_16290 = __temp_16289 & 0x3u32;
        let __temp_16291 = __temp_16290 == 0x2u32;
        let __temp_16292 = if __temp_16291 { __temp_16282 } else { __temp_16274 };
        let __temp_16293 = 0x0u64 as u128;
        let __temp_16294 = self.__reg_bus_write_data_1 as u128;
        let __temp_16295 = __temp_16293 << 0x20u32;
        let __temp_16296 = __temp_16295 | __temp_16294;
        let __temp_16297 = 0x0u32 as u128;
        let __temp_16298 = __temp_16296 << 0x20u32;
        let __temp_16299 = __temp_16298 | __temp_16297;
        let __temp_16300 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16301 = __temp_16300 & 0x3fffffffu32;
        let __temp_16302 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16303 = __temp_16302 & 0x3fffffffu32;
        let __temp_16304 = self.__reg_state_7 == 0x3u32;
        let __temp_16305 = __temp_16304 & self.__reg_bus_enable_6;
        let __temp_16306 = if __temp_16305 { __temp_16303 } else { __temp_16301 };
        let __temp_16307 = __temp_16306 & 0x3u32;
        let __temp_16308 = __temp_16307 == 0x1u32;
        let __temp_16309 = if __temp_16308 { __temp_16299 } else { __temp_16292 };
        let __temp_16310 = self.__reg_bus_write_data_1 as u128;
        let __temp_16311 = 0x0u128 << 0x20u32;
        let __temp_16312 = __temp_16311 | __temp_16310;
        let __temp_16313 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16314 = __temp_16313 & 0x3fffffffu32;
        let __temp_16315 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16316 = __temp_16315 & 0x3fffffffu32;
        let __temp_16317 = self.__reg_state_7 == 0x3u32;
        let __temp_16318 = __temp_16317 & self.__reg_bus_enable_6;
        let __temp_16319 = if __temp_16318 { __temp_16316 } else { __temp_16314 };
        let __temp_16320 = __temp_16319 & 0x3u32;
        let __temp_16321 = __temp_16320 == 0x0u32;
        let __temp_16322 = if __temp_16321 { __temp_16312 } else { __temp_16309 };
        let __temp_16323 = __temp_16322 >> 0x40u32;
        let __temp_16324 = __temp_16323 as u32;
        let __temp_16325 = __temp_16324 & 0xffu32;
        self.ddr3_mem_element_8_12_write_port_value = __temp_16325;
        let __temp_16326 = true as u32;
        let __temp_16327 = __temp_16326 << 0x1u32;
        let __temp_16328 = __temp_16326 | __temp_16327;
        let __temp_16329 = __temp_16326 << 0x2u32;
        let __temp_16330 = __temp_16328 | __temp_16329;
        let __temp_16331 = __temp_16326 << 0x3u32;
        let __temp_16332 = __temp_16330 | __temp_16331;
        let __temp_16333 = self.__reg_state_7 == 0x3u32;
        let __temp_16334 = __temp_16333 & self.__reg_bus_enable_6;
        let __temp_16335 = if __temp_16334 { self.__reg_bus_write_byte_enable_40 } else { __temp_16332 };
        let __temp_16336 = __temp_16335 << 0xcu32;
        let __temp_16337 = __temp_16336 | 0x0u32;
        let __temp_16338 = true as u32;
        let __temp_16339 = __temp_16338 << 0x1u32;
        let __temp_16340 = __temp_16338 | __temp_16339;
        let __temp_16341 = __temp_16338 << 0x2u32;
        let __temp_16342 = __temp_16340 | __temp_16341;
        let __temp_16343 = __temp_16338 << 0x3u32;
        let __temp_16344 = __temp_16342 | __temp_16343;
        let __temp_16345 = self.__reg_state_7 == 0x3u32;
        let __temp_16346 = __temp_16345 & self.__reg_bus_enable_6;
        let __temp_16347 = if __temp_16346 { self.__reg_bus_write_byte_enable_40 } else { __temp_16344 };
        let __temp_16348 = 0x0u32 << 0x4u32;
        let __temp_16349 = __temp_16348 | __temp_16347;
        let __temp_16350 = __temp_16349 << 0x8u32;
        let __temp_16351 = __temp_16350 | 0x0u32;
        let __temp_16352 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16353 = __temp_16352 & 0x3fffffffu32;
        let __temp_16354 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16355 = __temp_16354 & 0x3fffffffu32;
        let __temp_16356 = self.__reg_state_7 == 0x3u32;
        let __temp_16357 = __temp_16356 & self.__reg_bus_enable_6;
        let __temp_16358 = if __temp_16357 { __temp_16355 } else { __temp_16353 };
        let __temp_16359 = __temp_16358 & 0x3u32;
        let __temp_16360 = __temp_16359 == 0x2u32;
        let __temp_16361 = if __temp_16360 { __temp_16351 } else { __temp_16337 };
        let __temp_16362 = true as u32;
        let __temp_16363 = __temp_16362 << 0x1u32;
        let __temp_16364 = __temp_16362 | __temp_16363;
        let __temp_16365 = __temp_16362 << 0x2u32;
        let __temp_16366 = __temp_16364 | __temp_16365;
        let __temp_16367 = __temp_16362 << 0x3u32;
        let __temp_16368 = __temp_16366 | __temp_16367;
        let __temp_16369 = self.__reg_state_7 == 0x3u32;
        let __temp_16370 = __temp_16369 & self.__reg_bus_enable_6;
        let __temp_16371 = if __temp_16370 { self.__reg_bus_write_byte_enable_40 } else { __temp_16368 };
        let __temp_16372 = 0x0u32 << 0x4u32;
        let __temp_16373 = __temp_16372 | __temp_16371;
        let __temp_16374 = __temp_16373 << 0x4u32;
        let __temp_16375 = __temp_16374 | 0x0u32;
        let __temp_16376 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16377 = __temp_16376 & 0x3fffffffu32;
        let __temp_16378 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16379 = __temp_16378 & 0x3fffffffu32;
        let __temp_16380 = self.__reg_state_7 == 0x3u32;
        let __temp_16381 = __temp_16380 & self.__reg_bus_enable_6;
        let __temp_16382 = if __temp_16381 { __temp_16379 } else { __temp_16377 };
        let __temp_16383 = __temp_16382 & 0x3u32;
        let __temp_16384 = __temp_16383 == 0x1u32;
        let __temp_16385 = if __temp_16384 { __temp_16375 } else { __temp_16361 };
        let __temp_16386 = true as u32;
        let __temp_16387 = __temp_16386 << 0x1u32;
        let __temp_16388 = __temp_16386 | __temp_16387;
        let __temp_16389 = __temp_16386 << 0x2u32;
        let __temp_16390 = __temp_16388 | __temp_16389;
        let __temp_16391 = __temp_16386 << 0x3u32;
        let __temp_16392 = __temp_16390 | __temp_16391;
        let __temp_16393 = self.__reg_state_7 == 0x3u32;
        let __temp_16394 = __temp_16393 & self.__reg_bus_enable_6;
        let __temp_16395 = if __temp_16394 { self.__reg_bus_write_byte_enable_40 } else { __temp_16392 };
        let __temp_16396 = 0x0u32 << 0x4u32;
        let __temp_16397 = __temp_16396 | __temp_16395;
        let __temp_16398 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16399 = __temp_16398 & 0x3fffffffu32;
        let __temp_16400 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16401 = __temp_16400 & 0x3fffffffu32;
        let __temp_16402 = self.__reg_state_7 == 0x3u32;
        let __temp_16403 = __temp_16402 & self.__reg_bus_enable_6;
        let __temp_16404 = if __temp_16403 { __temp_16401 } else { __temp_16399 };
        let __temp_16405 = __temp_16404 & 0x3u32;
        let __temp_16406 = __temp_16405 == 0x0u32;
        let __temp_16407 = if __temp_16406 { __temp_16397 } else { __temp_16385 };
        let __temp_16408 = __temp_16407 >> 0x8u32;
        let __temp_16409 = __temp_16408 & 0x1u32;
        let __temp_16410 = __temp_16409 != 0x0u32;
        let __temp_16411 = self.__reg_state_7 == 0x3u32;
        let __temp_16412 = __temp_16411 & self.__reg_bus_enable_6;
        let __temp_16413 = __temp_16412 & self.__reg_bus_write_5;
        let __temp_16414 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16415 = __temp_16414 & 0x3fffffffu32;
        let __temp_16416 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16417 = __temp_16416 & 0x3fffffffu32;
        let __temp_16418 = self.__reg_state_7 == 0x3u32;
        let __temp_16419 = __temp_16418 & self.__reg_bus_enable_6;
        let __temp_16420 = if __temp_16419 { __temp_16417 } else { __temp_16415 };
        let __temp_16421 = __temp_16420 >> 0x2u32;
        let __temp_16422 = __temp_16421 & 0xfffffffu32;
        let __temp_16423 = __temp_16422 >> 0x18u32;
        let __temp_16424 = __temp_16423 & 0xfu32;
        let __temp_16425 = __temp_16424 == 0x1u32;
        let __temp_16426 = self.__reg_count_15 >> 0x5u32;
        let __temp_16427 = __temp_16426 & 0x1u32;
        let __temp_16428 = __temp_16427 != 0x0u32;
        let __temp_16429 = !__temp_16428;
        let __temp_16430 = !false;
        let __temp_16431 = __temp_16430 & __temp_16429;
        let __temp_16432 = self.__reg_state_7 == 0x3u32;
        let __temp_16433 = __temp_16432 & self.__reg_bus_enable_6;
        let __temp_16434 = __temp_16433 & self.__reg_bus_write_5;
        let __temp_16435 = __temp_16434 | __temp_16431;
        let __temp_16436 = self.__reg_state_7 == 0x3u32;
        let __temp_16437 = __temp_16436 & self.__reg_bus_enable_6;
        let __temp_16438 = self.__reg_state_7 == 0x0u32;
        let __temp_16439 = __temp_16438 | __temp_16437;
        let __temp_16440 = __temp_16439 & __temp_16435;
        let __temp_16441 = __temp_16440 & __temp_16425;
        let __temp_16442 = __temp_16441 & __temp_16413;
        let __temp_16443 = __temp_16442 & __temp_16410;
        self.ddr3_mem_element_8_12_write_port_enable = __temp_16443;
        let __temp_16444 = self.__reg_stage_15_s_248 >> 0x18u32;
        let __temp_16445 = __temp_16444 as u32;
        let __temp_16446 = __temp_16445 & 0xffu32;
        let __temp_16447 = __temp_16446 >> 0x1u32;
        let __temp_16448 = __temp_16447 & 0x7u32;
        let __temp_16449 = self.__reg_stage_15_t_171 >> 0x18u32;
        let __temp_16450 = __temp_16449 as u32;
        let __temp_16451 = __temp_16450 & 0xffu32;
        let __temp_16452 = __temp_16451 & 0xfu32;
        let __temp_16453 = __temp_16452.wrapping_add(0x1u32);
        let __temp_16454 = __temp_16453 & 0xfu32;
        let __temp_16455 = __temp_16454 >> 0x1u32;
        let __temp_16456 = __temp_16455 & 0x7u32;
        let __temp_16457 = __temp_16456 << 0x3u32;
        let __temp_16458 = __temp_16457 | __temp_16448;
        self.tex_buffer1_35_read_port_0_address = __temp_16458;
        self.tex_buffer1_35_read_port_0_enable = self.__reg_stage_15_valid_146;
        self.tex_buffer1_35_write_port_address = __temp_8948;
        let __temp_16459 = self.__reg_bus_write_data_1 as u128;
        let __temp_16460 = __temp_16459 << 0x60u32;
        let __temp_16461 = __temp_16460 | 0x0u128;
        let __temp_16462 = 0x0u32 as u64;
        let __temp_16463 = self.__reg_bus_write_data_1 as u64;
        let __temp_16464 = __temp_16462 << 0x20u32;
        let __temp_16465 = __temp_16464 | __temp_16463;
        let __temp_16466 = __temp_16465 as u128;
        let __temp_16467 = 0x0u64 as u128;
        let __temp_16468 = __temp_16466 << 0x40u32;
        let __temp_16469 = __temp_16468 | __temp_16467;
        let __temp_16470 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16471 = __temp_16470 & 0x3fffffffu32;
        let __temp_16472 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16473 = __temp_16472 & 0x3fffffffu32;
        let __temp_16474 = self.__reg_state_7 == 0x3u32;
        let __temp_16475 = __temp_16474 & self.__reg_bus_enable_6;
        let __temp_16476 = if __temp_16475 { __temp_16473 } else { __temp_16471 };
        let __temp_16477 = __temp_16476 & 0x3u32;
        let __temp_16478 = __temp_16477 == 0x2u32;
        let __temp_16479 = if __temp_16478 { __temp_16469 } else { __temp_16461 };
        let __temp_16480 = 0x0u64 as u128;
        let __temp_16481 = self.__reg_bus_write_data_1 as u128;
        let __temp_16482 = __temp_16480 << 0x20u32;
        let __temp_16483 = __temp_16482 | __temp_16481;
        let __temp_16484 = 0x0u32 as u128;
        let __temp_16485 = __temp_16483 << 0x20u32;
        let __temp_16486 = __temp_16485 | __temp_16484;
        let __temp_16487 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16488 = __temp_16487 & 0x3fffffffu32;
        let __temp_16489 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16490 = __temp_16489 & 0x3fffffffu32;
        let __temp_16491 = self.__reg_state_7 == 0x3u32;
        let __temp_16492 = __temp_16491 & self.__reg_bus_enable_6;
        let __temp_16493 = if __temp_16492 { __temp_16490 } else { __temp_16488 };
        let __temp_16494 = __temp_16493 & 0x3u32;
        let __temp_16495 = __temp_16494 == 0x1u32;
        let __temp_16496 = if __temp_16495 { __temp_16486 } else { __temp_16479 };
        let __temp_16497 = self.__reg_bus_write_data_1 as u128;
        let __temp_16498 = 0x0u128 << 0x20u32;
        let __temp_16499 = __temp_16498 | __temp_16497;
        let __temp_16500 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16501 = __temp_16500 & 0x3fffffffu32;
        let __temp_16502 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16503 = __temp_16502 & 0x3fffffffu32;
        let __temp_16504 = self.__reg_state_7 == 0x3u32;
        let __temp_16505 = __temp_16504 & self.__reg_bus_enable_6;
        let __temp_16506 = if __temp_16505 { __temp_16503 } else { __temp_16501 };
        let __temp_16507 = __temp_16506 & 0x3u32;
        let __temp_16508 = __temp_16507 == 0x0u32;
        let __temp_16509 = if __temp_16508 { __temp_16499 } else { __temp_16496 };
        let __temp_16510 = __temp_16509 >> 0x20u32;
        let __temp_16511 = __temp_16510 as u32;
        self.tex_buffer1_35_write_port_value = __temp_16511;
        let __temp_16512 = true as u32;
        let __temp_16513 = __temp_16512 << 0x1u32;
        let __temp_16514 = __temp_16512 | __temp_16513;
        let __temp_16515 = __temp_16512 << 0x2u32;
        let __temp_16516 = __temp_16514 | __temp_16515;
        let __temp_16517 = __temp_16512 << 0x3u32;
        let __temp_16518 = __temp_16516 | __temp_16517;
        let __temp_16519 = self.__reg_state_7 == 0x3u32;
        let __temp_16520 = __temp_16519 & self.__reg_bus_enable_6;
        let __temp_16521 = if __temp_16520 { self.__reg_bus_write_byte_enable_40 } else { __temp_16518 };
        let __temp_16522 = __temp_16521 << 0xcu32;
        let __temp_16523 = __temp_16522 | 0x0u32;
        let __temp_16524 = true as u32;
        let __temp_16525 = __temp_16524 << 0x1u32;
        let __temp_16526 = __temp_16524 | __temp_16525;
        let __temp_16527 = __temp_16524 << 0x2u32;
        let __temp_16528 = __temp_16526 | __temp_16527;
        let __temp_16529 = __temp_16524 << 0x3u32;
        let __temp_16530 = __temp_16528 | __temp_16529;
        let __temp_16531 = self.__reg_state_7 == 0x3u32;
        let __temp_16532 = __temp_16531 & self.__reg_bus_enable_6;
        let __temp_16533 = if __temp_16532 { self.__reg_bus_write_byte_enable_40 } else { __temp_16530 };
        let __temp_16534 = 0x0u32 << 0x4u32;
        let __temp_16535 = __temp_16534 | __temp_16533;
        let __temp_16536 = __temp_16535 << 0x8u32;
        let __temp_16537 = __temp_16536 | 0x0u32;
        let __temp_16538 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16539 = __temp_16538 & 0x3fffffffu32;
        let __temp_16540 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16541 = __temp_16540 & 0x3fffffffu32;
        let __temp_16542 = self.__reg_state_7 == 0x3u32;
        let __temp_16543 = __temp_16542 & self.__reg_bus_enable_6;
        let __temp_16544 = if __temp_16543 { __temp_16541 } else { __temp_16539 };
        let __temp_16545 = __temp_16544 & 0x3u32;
        let __temp_16546 = __temp_16545 == 0x2u32;
        let __temp_16547 = if __temp_16546 { __temp_16537 } else { __temp_16523 };
        let __temp_16548 = true as u32;
        let __temp_16549 = __temp_16548 << 0x1u32;
        let __temp_16550 = __temp_16548 | __temp_16549;
        let __temp_16551 = __temp_16548 << 0x2u32;
        let __temp_16552 = __temp_16550 | __temp_16551;
        let __temp_16553 = __temp_16548 << 0x3u32;
        let __temp_16554 = __temp_16552 | __temp_16553;
        let __temp_16555 = self.__reg_state_7 == 0x3u32;
        let __temp_16556 = __temp_16555 & self.__reg_bus_enable_6;
        let __temp_16557 = if __temp_16556 { self.__reg_bus_write_byte_enable_40 } else { __temp_16554 };
        let __temp_16558 = 0x0u32 << 0x4u32;
        let __temp_16559 = __temp_16558 | __temp_16557;
        let __temp_16560 = __temp_16559 << 0x4u32;
        let __temp_16561 = __temp_16560 | 0x0u32;
        let __temp_16562 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16563 = __temp_16562 & 0x3fffffffu32;
        let __temp_16564 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16565 = __temp_16564 & 0x3fffffffu32;
        let __temp_16566 = self.__reg_state_7 == 0x3u32;
        let __temp_16567 = __temp_16566 & self.__reg_bus_enable_6;
        let __temp_16568 = if __temp_16567 { __temp_16565 } else { __temp_16563 };
        let __temp_16569 = __temp_16568 & 0x3u32;
        let __temp_16570 = __temp_16569 == 0x1u32;
        let __temp_16571 = if __temp_16570 { __temp_16561 } else { __temp_16547 };
        let __temp_16572 = true as u32;
        let __temp_16573 = __temp_16572 << 0x1u32;
        let __temp_16574 = __temp_16572 | __temp_16573;
        let __temp_16575 = __temp_16572 << 0x2u32;
        let __temp_16576 = __temp_16574 | __temp_16575;
        let __temp_16577 = __temp_16572 << 0x3u32;
        let __temp_16578 = __temp_16576 | __temp_16577;
        let __temp_16579 = self.__reg_state_7 == 0x3u32;
        let __temp_16580 = __temp_16579 & self.__reg_bus_enable_6;
        let __temp_16581 = if __temp_16580 { self.__reg_bus_write_byte_enable_40 } else { __temp_16578 };
        let __temp_16582 = 0x0u32 << 0x4u32;
        let __temp_16583 = __temp_16582 | __temp_16581;
        let __temp_16584 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16585 = __temp_16584 & 0x3fffffffu32;
        let __temp_16586 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16587 = __temp_16586 & 0x3fffffffu32;
        let __temp_16588 = self.__reg_state_7 == 0x3u32;
        let __temp_16589 = __temp_16588 & self.__reg_bus_enable_6;
        let __temp_16590 = if __temp_16589 { __temp_16587 } else { __temp_16585 };
        let __temp_16591 = __temp_16590 & 0x3u32;
        let __temp_16592 = __temp_16591 == 0x0u32;
        let __temp_16593 = if __temp_16592 { __temp_16583 } else { __temp_16571 };
        let __temp_16594 = __temp_16593 >> 0x4u32;
        let __temp_16595 = __temp_16594 & 0x1u32;
        let __temp_16596 = __temp_16595 != 0x0u32;
        let __temp_16597 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16598 = __temp_16597 & 0x3fffffffu32;
        let __temp_16599 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16600 = __temp_16599 & 0x3fffffffu32;
        let __temp_16601 = self.__reg_state_7 == 0x3u32;
        let __temp_16602 = __temp_16601 & self.__reg_bus_enable_6;
        let __temp_16603 = if __temp_16602 { __temp_16600 } else { __temp_16598 };
        let __temp_16604 = __temp_16603 >> 0x2u32;
        let __temp_16605 = __temp_16604 & 0xfffffffu32;
        let __temp_16606 = __temp_16605 & 0xffffffu32;
        let __temp_16607 = __temp_16606 >> 0x14u32;
        let __temp_16608 = __temp_16607 & 0xfu32;
        let __temp_16609 = __temp_16608 == 0x7u32;
        let __temp_16610 = self.__reg_count_12 >> 0x5u32;
        let __temp_16611 = __temp_16610 & 0x1u32;
        let __temp_16612 = __temp_16611 != 0x0u32;
        let __temp_16613 = !__temp_16612;
        let __temp_16614 = !false;
        let __temp_16615 = __temp_16614 & __temp_16613;
        let __temp_16616 = self.__reg_state_7 == 0x3u32;
        let __temp_16617 = __temp_16616 & self.__reg_bus_enable_6;
        let __temp_16618 = __temp_16617 & self.__reg_bus_write_5;
        let __temp_16619 = __temp_16618 | __temp_16615;
        let __temp_16620 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16621 = __temp_16620 & 0x3fffffffu32;
        let __temp_16622 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16623 = __temp_16622 & 0x3fffffffu32;
        let __temp_16624 = self.__reg_state_7 == 0x3u32;
        let __temp_16625 = __temp_16624 & self.__reg_bus_enable_6;
        let __temp_16626 = if __temp_16625 { __temp_16623 } else { __temp_16621 };
        let __temp_16627 = __temp_16626 >> 0x2u32;
        let __temp_16628 = __temp_16627 & 0xfffffffu32;
        let __temp_16629 = __temp_16628 >> 0x18u32;
        let __temp_16630 = __temp_16629 & 0xfu32;
        let __temp_16631 = __temp_16630 == 0x0u32;
        let __temp_16632 = self.__reg_count_15 >> 0x5u32;
        let __temp_16633 = __temp_16632 & 0x1u32;
        let __temp_16634 = __temp_16633 != 0x0u32;
        let __temp_16635 = !__temp_16634;
        let __temp_16636 = !false;
        let __temp_16637 = __temp_16636 & __temp_16635;
        let __temp_16638 = self.__reg_state_7 == 0x3u32;
        let __temp_16639 = __temp_16638 & self.__reg_bus_enable_6;
        let __temp_16640 = __temp_16639 & self.__reg_bus_write_5;
        let __temp_16641 = __temp_16640 | __temp_16637;
        let __temp_16642 = self.__reg_state_7 == 0x3u32;
        let __temp_16643 = __temp_16642 & self.__reg_bus_enable_6;
        let __temp_16644 = self.__reg_state_7 == 0x0u32;
        let __temp_16645 = __temp_16644 | __temp_16643;
        let __temp_16646 = __temp_16645 & __temp_16641;
        let __temp_16647 = __temp_16646 & __temp_16631;
        let __temp_16648 = __temp_16647 & __temp_16619;
        let __temp_16649 = __temp_16648 & __temp_16609;
        let __temp_16650 = __temp_16649 & __temp_16596;
        self.tex_buffer1_35_write_port_enable = __temp_16650;
        self.mem_42_read_port_0_address = self.__reg_mem_read_addr_423;
        let __temp_16651 = self.__reg_count_410 == 0x0u32;
        let __temp_16652 = !__temp_16651;
        let __temp_16653 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16654 = __temp_16653 & 0x3fffffffu32;
        let __temp_16655 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16656 = __temp_16655 & 0x3fffffffu32;
        let __temp_16657 = self.__reg_state_7 == 0x3u32;
        let __temp_16658 = __temp_16657 & self.__reg_bus_enable_6;
        let __temp_16659 = if __temp_16658 { __temp_16656 } else { __temp_16654 };
        let __temp_16660 = __temp_16659 >> 0x2u32;
        let __temp_16661 = __temp_16660 & 0xfffffffu32;
        let __temp_16662 = __temp_16661 & 0xffffffu32;
        let __temp_16663 = __temp_16662 & 0xfffffu32;
        let __temp_16664 = __temp_16663 & 0x3u32;
        let __temp_16665 = __temp_16664 == 0x3u32;
        let __temp_16666 = self.__reg_state_7 == 0x3u32;
        let __temp_16667 = __temp_16666 & self.__reg_bus_enable_6;
        let __temp_16668 = __temp_16667 & self.__reg_bus_write_5;
        let __temp_16669 = !__temp_16668;
        let __temp_16670 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16671 = __temp_16670 & 0x3fffffffu32;
        let __temp_16672 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16673 = __temp_16672 & 0x3fffffffu32;
        let __temp_16674 = self.__reg_state_7 == 0x3u32;
        let __temp_16675 = __temp_16674 & self.__reg_bus_enable_6;
        let __temp_16676 = if __temp_16675 { __temp_16673 } else { __temp_16671 };
        let __temp_16677 = __temp_16676 >> 0x2u32;
        let __temp_16678 = __temp_16677 & 0xfffffffu32;
        let __temp_16679 = __temp_16678 & 0xffffffu32;
        let __temp_16680 = __temp_16679 >> 0x14u32;
        let __temp_16681 = __temp_16680 & 0xfu32;
        let __temp_16682 = __temp_16681 == 0x3u32;
        let __temp_16683 = self.__reg_count_12 >> 0x5u32;
        let __temp_16684 = __temp_16683 & 0x1u32;
        let __temp_16685 = __temp_16684 != 0x0u32;
        let __temp_16686 = !__temp_16685;
        let __temp_16687 = !false;
        let __temp_16688 = __temp_16687 & __temp_16686;
        let __temp_16689 = self.__reg_state_7 == 0x3u32;
        let __temp_16690 = __temp_16689 & self.__reg_bus_enable_6;
        let __temp_16691 = __temp_16690 & self.__reg_bus_write_5;
        let __temp_16692 = __temp_16691 | __temp_16688;
        let __temp_16693 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16694 = __temp_16693 & 0x3fffffffu32;
        let __temp_16695 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16696 = __temp_16695 & 0x3fffffffu32;
        let __temp_16697 = self.__reg_state_7 == 0x3u32;
        let __temp_16698 = __temp_16697 & self.__reg_bus_enable_6;
        let __temp_16699 = if __temp_16698 { __temp_16696 } else { __temp_16694 };
        let __temp_16700 = __temp_16699 >> 0x2u32;
        let __temp_16701 = __temp_16700 & 0xfffffffu32;
        let __temp_16702 = __temp_16701 >> 0x18u32;
        let __temp_16703 = __temp_16702 & 0xfu32;
        let __temp_16704 = __temp_16703 == 0x0u32;
        let __temp_16705 = self.__reg_count_15 >> 0x5u32;
        let __temp_16706 = __temp_16705 & 0x1u32;
        let __temp_16707 = __temp_16706 != 0x0u32;
        let __temp_16708 = !__temp_16707;
        let __temp_16709 = !false;
        let __temp_16710 = __temp_16709 & __temp_16708;
        let __temp_16711 = self.__reg_state_7 == 0x3u32;
        let __temp_16712 = __temp_16711 & self.__reg_bus_enable_6;
        let __temp_16713 = __temp_16712 & self.__reg_bus_write_5;
        let __temp_16714 = __temp_16713 | __temp_16710;
        let __temp_16715 = self.__reg_state_7 == 0x3u32;
        let __temp_16716 = __temp_16715 & self.__reg_bus_enable_6;
        let __temp_16717 = self.__reg_state_7 == 0x0u32;
        let __temp_16718 = __temp_16717 | __temp_16716;
        let __temp_16719 = __temp_16718 & __temp_16714;
        let __temp_16720 = __temp_16719 & __temp_16704;
        let __temp_16721 = __temp_16720 & __temp_16692;
        let __temp_16722 = __temp_16721 & __temp_16682;
        let __temp_16723 = __temp_16722 & __temp_16669;
        let __temp_16724 = __temp_16723 & __temp_16665;
        let __temp_16725 = __temp_16724 & __temp_16652;
        self.mem_42_read_port_0_enable = __temp_16725;
        self.mem_42_write_port_address = self.__reg_mem_write_addr_422;
        self.mem_42_write_port_value = self.__reg_data_421;
        let __temp_16726 = self.__reg_count_410 >> 0x8u32;
        let __temp_16727 = __temp_16726 & 0x1u32;
        let __temp_16728 = __temp_16727 != 0x0u32;
        let __temp_16729 = !__temp_16728;
        let __temp_16730 = self.__reg_data_valid_411 & __temp_16729;
        self.mem_42_write_port_enable = __temp_16730;
        self.ddr3_mem_element_9_13_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_9_13_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_9_13_write_port_address = __temp_1094;
        let __temp_16731 = self.__reg_bus_write_data_1 as u128;
        let __temp_16732 = __temp_16731 << 0x60u32;
        let __temp_16733 = __temp_16732 | 0x0u128;
        let __temp_16734 = 0x0u32 as u64;
        let __temp_16735 = self.__reg_bus_write_data_1 as u64;
        let __temp_16736 = __temp_16734 << 0x20u32;
        let __temp_16737 = __temp_16736 | __temp_16735;
        let __temp_16738 = __temp_16737 as u128;
        let __temp_16739 = 0x0u64 as u128;
        let __temp_16740 = __temp_16738 << 0x40u32;
        let __temp_16741 = __temp_16740 | __temp_16739;
        let __temp_16742 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16743 = __temp_16742 & 0x3fffffffu32;
        let __temp_16744 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16745 = __temp_16744 & 0x3fffffffu32;
        let __temp_16746 = self.__reg_state_7 == 0x3u32;
        let __temp_16747 = __temp_16746 & self.__reg_bus_enable_6;
        let __temp_16748 = if __temp_16747 { __temp_16745 } else { __temp_16743 };
        let __temp_16749 = __temp_16748 & 0x3u32;
        let __temp_16750 = __temp_16749 == 0x2u32;
        let __temp_16751 = if __temp_16750 { __temp_16741 } else { __temp_16733 };
        let __temp_16752 = 0x0u64 as u128;
        let __temp_16753 = self.__reg_bus_write_data_1 as u128;
        let __temp_16754 = __temp_16752 << 0x20u32;
        let __temp_16755 = __temp_16754 | __temp_16753;
        let __temp_16756 = 0x0u32 as u128;
        let __temp_16757 = __temp_16755 << 0x20u32;
        let __temp_16758 = __temp_16757 | __temp_16756;
        let __temp_16759 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16760 = __temp_16759 & 0x3fffffffu32;
        let __temp_16761 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16762 = __temp_16761 & 0x3fffffffu32;
        let __temp_16763 = self.__reg_state_7 == 0x3u32;
        let __temp_16764 = __temp_16763 & self.__reg_bus_enable_6;
        let __temp_16765 = if __temp_16764 { __temp_16762 } else { __temp_16760 };
        let __temp_16766 = __temp_16765 & 0x3u32;
        let __temp_16767 = __temp_16766 == 0x1u32;
        let __temp_16768 = if __temp_16767 { __temp_16758 } else { __temp_16751 };
        let __temp_16769 = self.__reg_bus_write_data_1 as u128;
        let __temp_16770 = 0x0u128 << 0x20u32;
        let __temp_16771 = __temp_16770 | __temp_16769;
        let __temp_16772 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16773 = __temp_16772 & 0x3fffffffu32;
        let __temp_16774 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16775 = __temp_16774 & 0x3fffffffu32;
        let __temp_16776 = self.__reg_state_7 == 0x3u32;
        let __temp_16777 = __temp_16776 & self.__reg_bus_enable_6;
        let __temp_16778 = if __temp_16777 { __temp_16775 } else { __temp_16773 };
        let __temp_16779 = __temp_16778 & 0x3u32;
        let __temp_16780 = __temp_16779 == 0x0u32;
        let __temp_16781 = if __temp_16780 { __temp_16771 } else { __temp_16768 };
        let __temp_16782 = __temp_16781 >> 0x48u32;
        let __temp_16783 = __temp_16782 as u32;
        let __temp_16784 = __temp_16783 & 0xffu32;
        self.ddr3_mem_element_9_13_write_port_value = __temp_16784;
        let __temp_16785 = true as u32;
        let __temp_16786 = __temp_16785 << 0x1u32;
        let __temp_16787 = __temp_16785 | __temp_16786;
        let __temp_16788 = __temp_16785 << 0x2u32;
        let __temp_16789 = __temp_16787 | __temp_16788;
        let __temp_16790 = __temp_16785 << 0x3u32;
        let __temp_16791 = __temp_16789 | __temp_16790;
        let __temp_16792 = self.__reg_state_7 == 0x3u32;
        let __temp_16793 = __temp_16792 & self.__reg_bus_enable_6;
        let __temp_16794 = if __temp_16793 { self.__reg_bus_write_byte_enable_40 } else { __temp_16791 };
        let __temp_16795 = __temp_16794 << 0xcu32;
        let __temp_16796 = __temp_16795 | 0x0u32;
        let __temp_16797 = true as u32;
        let __temp_16798 = __temp_16797 << 0x1u32;
        let __temp_16799 = __temp_16797 | __temp_16798;
        let __temp_16800 = __temp_16797 << 0x2u32;
        let __temp_16801 = __temp_16799 | __temp_16800;
        let __temp_16802 = __temp_16797 << 0x3u32;
        let __temp_16803 = __temp_16801 | __temp_16802;
        let __temp_16804 = self.__reg_state_7 == 0x3u32;
        let __temp_16805 = __temp_16804 & self.__reg_bus_enable_6;
        let __temp_16806 = if __temp_16805 { self.__reg_bus_write_byte_enable_40 } else { __temp_16803 };
        let __temp_16807 = 0x0u32 << 0x4u32;
        let __temp_16808 = __temp_16807 | __temp_16806;
        let __temp_16809 = __temp_16808 << 0x8u32;
        let __temp_16810 = __temp_16809 | 0x0u32;
        let __temp_16811 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16812 = __temp_16811 & 0x3fffffffu32;
        let __temp_16813 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16814 = __temp_16813 & 0x3fffffffu32;
        let __temp_16815 = self.__reg_state_7 == 0x3u32;
        let __temp_16816 = __temp_16815 & self.__reg_bus_enable_6;
        let __temp_16817 = if __temp_16816 { __temp_16814 } else { __temp_16812 };
        let __temp_16818 = __temp_16817 & 0x3u32;
        let __temp_16819 = __temp_16818 == 0x2u32;
        let __temp_16820 = if __temp_16819 { __temp_16810 } else { __temp_16796 };
        let __temp_16821 = true as u32;
        let __temp_16822 = __temp_16821 << 0x1u32;
        let __temp_16823 = __temp_16821 | __temp_16822;
        let __temp_16824 = __temp_16821 << 0x2u32;
        let __temp_16825 = __temp_16823 | __temp_16824;
        let __temp_16826 = __temp_16821 << 0x3u32;
        let __temp_16827 = __temp_16825 | __temp_16826;
        let __temp_16828 = self.__reg_state_7 == 0x3u32;
        let __temp_16829 = __temp_16828 & self.__reg_bus_enable_6;
        let __temp_16830 = if __temp_16829 { self.__reg_bus_write_byte_enable_40 } else { __temp_16827 };
        let __temp_16831 = 0x0u32 << 0x4u32;
        let __temp_16832 = __temp_16831 | __temp_16830;
        let __temp_16833 = __temp_16832 << 0x4u32;
        let __temp_16834 = __temp_16833 | 0x0u32;
        let __temp_16835 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16836 = __temp_16835 & 0x3fffffffu32;
        let __temp_16837 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16838 = __temp_16837 & 0x3fffffffu32;
        let __temp_16839 = self.__reg_state_7 == 0x3u32;
        let __temp_16840 = __temp_16839 & self.__reg_bus_enable_6;
        let __temp_16841 = if __temp_16840 { __temp_16838 } else { __temp_16836 };
        let __temp_16842 = __temp_16841 & 0x3u32;
        let __temp_16843 = __temp_16842 == 0x1u32;
        let __temp_16844 = if __temp_16843 { __temp_16834 } else { __temp_16820 };
        let __temp_16845 = true as u32;
        let __temp_16846 = __temp_16845 << 0x1u32;
        let __temp_16847 = __temp_16845 | __temp_16846;
        let __temp_16848 = __temp_16845 << 0x2u32;
        let __temp_16849 = __temp_16847 | __temp_16848;
        let __temp_16850 = __temp_16845 << 0x3u32;
        let __temp_16851 = __temp_16849 | __temp_16850;
        let __temp_16852 = self.__reg_state_7 == 0x3u32;
        let __temp_16853 = __temp_16852 & self.__reg_bus_enable_6;
        let __temp_16854 = if __temp_16853 { self.__reg_bus_write_byte_enable_40 } else { __temp_16851 };
        let __temp_16855 = 0x0u32 << 0x4u32;
        let __temp_16856 = __temp_16855 | __temp_16854;
        let __temp_16857 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16858 = __temp_16857 & 0x3fffffffu32;
        let __temp_16859 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16860 = __temp_16859 & 0x3fffffffu32;
        let __temp_16861 = self.__reg_state_7 == 0x3u32;
        let __temp_16862 = __temp_16861 & self.__reg_bus_enable_6;
        let __temp_16863 = if __temp_16862 { __temp_16860 } else { __temp_16858 };
        let __temp_16864 = __temp_16863 & 0x3u32;
        let __temp_16865 = __temp_16864 == 0x0u32;
        let __temp_16866 = if __temp_16865 { __temp_16856 } else { __temp_16844 };
        let __temp_16867 = __temp_16866 >> 0x9u32;
        let __temp_16868 = __temp_16867 & 0x1u32;
        let __temp_16869 = __temp_16868 != 0x0u32;
        let __temp_16870 = self.__reg_state_7 == 0x3u32;
        let __temp_16871 = __temp_16870 & self.__reg_bus_enable_6;
        let __temp_16872 = __temp_16871 & self.__reg_bus_write_5;
        let __temp_16873 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16874 = __temp_16873 & 0x3fffffffu32;
        let __temp_16875 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16876 = __temp_16875 & 0x3fffffffu32;
        let __temp_16877 = self.__reg_state_7 == 0x3u32;
        let __temp_16878 = __temp_16877 & self.__reg_bus_enable_6;
        let __temp_16879 = if __temp_16878 { __temp_16876 } else { __temp_16874 };
        let __temp_16880 = __temp_16879 >> 0x2u32;
        let __temp_16881 = __temp_16880 & 0xfffffffu32;
        let __temp_16882 = __temp_16881 >> 0x18u32;
        let __temp_16883 = __temp_16882 & 0xfu32;
        let __temp_16884 = __temp_16883 == 0x1u32;
        let __temp_16885 = self.__reg_count_15 >> 0x5u32;
        let __temp_16886 = __temp_16885 & 0x1u32;
        let __temp_16887 = __temp_16886 != 0x0u32;
        let __temp_16888 = !__temp_16887;
        let __temp_16889 = !false;
        let __temp_16890 = __temp_16889 & __temp_16888;
        let __temp_16891 = self.__reg_state_7 == 0x3u32;
        let __temp_16892 = __temp_16891 & self.__reg_bus_enable_6;
        let __temp_16893 = __temp_16892 & self.__reg_bus_write_5;
        let __temp_16894 = __temp_16893 | __temp_16890;
        let __temp_16895 = self.__reg_state_7 == 0x3u32;
        let __temp_16896 = __temp_16895 & self.__reg_bus_enable_6;
        let __temp_16897 = self.__reg_state_7 == 0x0u32;
        let __temp_16898 = __temp_16897 | __temp_16896;
        let __temp_16899 = __temp_16898 & __temp_16894;
        let __temp_16900 = __temp_16899 & __temp_16884;
        let __temp_16901 = __temp_16900 & __temp_16872;
        let __temp_16902 = __temp_16901 & __temp_16869;
        self.ddr3_mem_element_9_13_write_port_enable = __temp_16902;
        let __temp_16903 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16904 = __temp_16903 & 0x3fffffffu32;
        let __temp_16905 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16906 = __temp_16905 & 0x3fffffffu32;
        let __temp_16907 = self.__reg_state_7 == 0x3u32;
        let __temp_16908 = __temp_16907 & self.__reg_bus_enable_6;
        let __temp_16909 = if __temp_16908 { __temp_16906 } else { __temp_16904 };
        let __temp_16910 = __temp_16909 >> 0x2u32;
        let __temp_16911 = __temp_16910 & 0xfffffffu32;
        let __temp_16912 = __temp_16911 & 0xffffffu32;
        let __temp_16913 = __temp_16912 & 0xfffffu32;
        let __temp_16914 = __temp_16913 & 0xffu32;
        self.boot_rom_62_read_port_0_address = __temp_16914;
        self.boot_rom_62_read_port_0_enable = true;
        self.depth_buffer_element_5_28_read_port_0_address = __temp_5771;
        self.depth_buffer_element_5_28_read_port_0_enable = __temp_5833;
        self.depth_buffer_element_5_28_write_port_address = __temp_5905;
        let __temp_16915 = self.__reg_stage_21_z_70 as u128;
        let __temp_16916 = __temp_16915 << 0x10u32;
        let __temp_16917 = __temp_16915 | __temp_16916;
        let __temp_16918 = __temp_16915 << 0x20u32;
        let __temp_16919 = __temp_16917 | __temp_16918;
        let __temp_16920 = __temp_16915 << 0x30u32;
        let __temp_16921 = __temp_16919 | __temp_16920;
        let __temp_16922 = __temp_16915 << 0x40u32;
        let __temp_16923 = __temp_16921 | __temp_16922;
        let __temp_16924 = __temp_16915 << 0x50u32;
        let __temp_16925 = __temp_16923 | __temp_16924;
        let __temp_16926 = __temp_16915 << 0x60u32;
        let __temp_16927 = __temp_16925 | __temp_16926;
        let __temp_16928 = __temp_16915 << 0x70u32;
        let __temp_16929 = __temp_16927 | __temp_16928;
        let __temp_16930 = self.__reg_bus_write_data_1 as u128;
        let __temp_16931 = __temp_16930 << 0x60u32;
        let __temp_16932 = __temp_16931 | 0x0u128;
        let __temp_16933 = 0x0u32 as u64;
        let __temp_16934 = self.__reg_bus_write_data_1 as u64;
        let __temp_16935 = __temp_16933 << 0x20u32;
        let __temp_16936 = __temp_16935 | __temp_16934;
        let __temp_16937 = __temp_16936 as u128;
        let __temp_16938 = 0x0u64 as u128;
        let __temp_16939 = __temp_16937 << 0x40u32;
        let __temp_16940 = __temp_16939 | __temp_16938;
        let __temp_16941 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16942 = __temp_16941 & 0x3fffffffu32;
        let __temp_16943 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16944 = __temp_16943 & 0x3fffffffu32;
        let __temp_16945 = self.__reg_state_7 == 0x3u32;
        let __temp_16946 = __temp_16945 & self.__reg_bus_enable_6;
        let __temp_16947 = if __temp_16946 { __temp_16944 } else { __temp_16942 };
        let __temp_16948 = __temp_16947 & 0x3u32;
        let __temp_16949 = __temp_16948 == 0x2u32;
        let __temp_16950 = if __temp_16949 { __temp_16940 } else { __temp_16932 };
        let __temp_16951 = 0x0u64 as u128;
        let __temp_16952 = self.__reg_bus_write_data_1 as u128;
        let __temp_16953 = __temp_16951 << 0x20u32;
        let __temp_16954 = __temp_16953 | __temp_16952;
        let __temp_16955 = 0x0u32 as u128;
        let __temp_16956 = __temp_16954 << 0x20u32;
        let __temp_16957 = __temp_16956 | __temp_16955;
        let __temp_16958 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16959 = __temp_16958 & 0x3fffffffu32;
        let __temp_16960 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16961 = __temp_16960 & 0x3fffffffu32;
        let __temp_16962 = self.__reg_state_7 == 0x3u32;
        let __temp_16963 = __temp_16962 & self.__reg_bus_enable_6;
        let __temp_16964 = if __temp_16963 { __temp_16961 } else { __temp_16959 };
        let __temp_16965 = __temp_16964 & 0x3u32;
        let __temp_16966 = __temp_16965 == 0x1u32;
        let __temp_16967 = if __temp_16966 { __temp_16957 } else { __temp_16950 };
        let __temp_16968 = self.__reg_bus_write_data_1 as u128;
        let __temp_16969 = 0x0u128 << 0x20u32;
        let __temp_16970 = __temp_16969 | __temp_16968;
        let __temp_16971 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16972 = __temp_16971 & 0x3fffffffu32;
        let __temp_16973 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16974 = __temp_16973 & 0x3fffffffu32;
        let __temp_16975 = self.__reg_state_7 == 0x3u32;
        let __temp_16976 = __temp_16975 & self.__reg_bus_enable_6;
        let __temp_16977 = if __temp_16976 { __temp_16974 } else { __temp_16972 };
        let __temp_16978 = __temp_16977 & 0x3u32;
        let __temp_16979 = __temp_16978 == 0x0u32;
        let __temp_16980 = if __temp_16979 { __temp_16970 } else { __temp_16967 };
        let __temp_16981 = self.__reg_state_7 == 0x3u32;
        let __temp_16982 = __temp_16981 & self.__reg_bus_enable_6;
        let __temp_16983 = __temp_16982 & self.__reg_bus_write_5;
        let __temp_16984 = self.__reg_pc_13 >> 0x2u32;
        let __temp_16985 = __temp_16984 & 0x3fffffffu32;
        let __temp_16986 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_16987 = __temp_16986 & 0x3fffffffu32;
        let __temp_16988 = self.__reg_state_7 == 0x3u32;
        let __temp_16989 = __temp_16988 & self.__reg_bus_enable_6;
        let __temp_16990 = if __temp_16989 { __temp_16987 } else { __temp_16985 };
        let __temp_16991 = __temp_16990 >> 0x2u32;
        let __temp_16992 = __temp_16991 & 0xfffffffu32;
        let __temp_16993 = __temp_16992 & 0xffffffu32;
        let __temp_16994 = __temp_16993 >> 0x14u32;
        let __temp_16995 = __temp_16994 & 0xfu32;
        let __temp_16996 = __temp_16995 == 0x6u32;
        let __temp_16997 = self.__reg_count_12 >> 0x5u32;
        let __temp_16998 = __temp_16997 & 0x1u32;
        let __temp_16999 = __temp_16998 != 0x0u32;
        let __temp_17000 = !__temp_16999;
        let __temp_17001 = !false;
        let __temp_17002 = __temp_17001 & __temp_17000;
        let __temp_17003 = self.__reg_state_7 == 0x3u32;
        let __temp_17004 = __temp_17003 & self.__reg_bus_enable_6;
        let __temp_17005 = __temp_17004 & self.__reg_bus_write_5;
        let __temp_17006 = __temp_17005 | __temp_17002;
        let __temp_17007 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17008 = __temp_17007 & 0x3fffffffu32;
        let __temp_17009 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17010 = __temp_17009 & 0x3fffffffu32;
        let __temp_17011 = self.__reg_state_7 == 0x3u32;
        let __temp_17012 = __temp_17011 & self.__reg_bus_enable_6;
        let __temp_17013 = if __temp_17012 { __temp_17010 } else { __temp_17008 };
        let __temp_17014 = __temp_17013 >> 0x2u32;
        let __temp_17015 = __temp_17014 & 0xfffffffu32;
        let __temp_17016 = __temp_17015 >> 0x18u32;
        let __temp_17017 = __temp_17016 & 0xfu32;
        let __temp_17018 = __temp_17017 == 0x0u32;
        let __temp_17019 = self.__reg_count_15 >> 0x5u32;
        let __temp_17020 = __temp_17019 & 0x1u32;
        let __temp_17021 = __temp_17020 != 0x0u32;
        let __temp_17022 = !__temp_17021;
        let __temp_17023 = !false;
        let __temp_17024 = __temp_17023 & __temp_17022;
        let __temp_17025 = self.__reg_state_7 == 0x3u32;
        let __temp_17026 = __temp_17025 & self.__reg_bus_enable_6;
        let __temp_17027 = __temp_17026 & self.__reg_bus_write_5;
        let __temp_17028 = __temp_17027 | __temp_17024;
        let __temp_17029 = self.__reg_state_7 == 0x3u32;
        let __temp_17030 = __temp_17029 & self.__reg_bus_enable_6;
        let __temp_17031 = self.__reg_state_7 == 0x0u32;
        let __temp_17032 = __temp_17031 | __temp_17030;
        let __temp_17033 = __temp_17032 & __temp_17028;
        let __temp_17034 = __temp_17033 & __temp_17018;
        let __temp_17035 = __temp_17034 & __temp_17006;
        let __temp_17036 = __temp_17035 & __temp_16996;
        let __temp_17037 = __temp_17036 & __temp_16983;
        let __temp_17038 = if __temp_17037 { __temp_16980 } else { __temp_16929 };
        let __temp_17039 = __temp_17038 >> 0x50u32;
        let __temp_17040 = __temp_17039 as u32;
        let __temp_17041 = __temp_17040 & 0xffffu32;
        self.depth_buffer_element_5_28_write_port_value = __temp_17041;
        let __temp_17042 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17043 = __temp_17042 == 0x0u32;
        let __temp_17044 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17045 = __temp_17044 == 0x1u32;
        let __temp_17046 = __temp_17045 as u32;
        let __temp_17047 = __temp_17043 as u32;
        let __temp_17048 = __temp_17046 << 0x1u32;
        let __temp_17049 = __temp_17048 | __temp_17047;
        let __temp_17050 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17051 = __temp_17050 == 0x2u32;
        let __temp_17052 = __temp_17051 as u32;
        let __temp_17053 = __temp_17052 << 0x2u32;
        let __temp_17054 = __temp_17053 | __temp_17049;
        let __temp_17055 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17056 = __temp_17055 == 0x3u32;
        let __temp_17057 = __temp_17056 as u32;
        let __temp_17058 = __temp_17057 << 0x3u32;
        let __temp_17059 = __temp_17058 | __temp_17054;
        let __temp_17060 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17061 = __temp_17060 == 0x4u32;
        let __temp_17062 = __temp_17061 as u32;
        let __temp_17063 = __temp_17062 << 0x4u32;
        let __temp_17064 = __temp_17063 | __temp_17059;
        let __temp_17065 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17066 = __temp_17065 == 0x5u32;
        let __temp_17067 = __temp_17066 as u32;
        let __temp_17068 = __temp_17067 << 0x5u32;
        let __temp_17069 = __temp_17068 | __temp_17064;
        let __temp_17070 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17071 = __temp_17070 == 0x6u32;
        let __temp_17072 = __temp_17071 as u32;
        let __temp_17073 = __temp_17072 << 0x6u32;
        let __temp_17074 = __temp_17073 | __temp_17069;
        let __temp_17075 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_17076 = __temp_17075 == 0x7u32;
        let __temp_17077 = __temp_17076 as u32;
        let __temp_17078 = __temp_17077 << 0x7u32;
        let __temp_17079 = __temp_17078 | __temp_17074;
        let __temp_17080 = true as u32;
        let __temp_17081 = __temp_17080 << 0x1u32;
        let __temp_17082 = __temp_17080 | __temp_17081;
        let __temp_17083 = __temp_17080 << 0x2u32;
        let __temp_17084 = __temp_17082 | __temp_17083;
        let __temp_17085 = __temp_17080 << 0x3u32;
        let __temp_17086 = __temp_17084 | __temp_17085;
        let __temp_17087 = self.__reg_state_7 == 0x3u32;
        let __temp_17088 = __temp_17087 & self.__reg_bus_enable_6;
        let __temp_17089 = if __temp_17088 { self.__reg_bus_write_byte_enable_40 } else { __temp_17086 };
        let __temp_17090 = __temp_17089 << 0xcu32;
        let __temp_17091 = __temp_17090 | 0x0u32;
        let __temp_17092 = true as u32;
        let __temp_17093 = __temp_17092 << 0x1u32;
        let __temp_17094 = __temp_17092 | __temp_17093;
        let __temp_17095 = __temp_17092 << 0x2u32;
        let __temp_17096 = __temp_17094 | __temp_17095;
        let __temp_17097 = __temp_17092 << 0x3u32;
        let __temp_17098 = __temp_17096 | __temp_17097;
        let __temp_17099 = self.__reg_state_7 == 0x3u32;
        let __temp_17100 = __temp_17099 & self.__reg_bus_enable_6;
        let __temp_17101 = if __temp_17100 { self.__reg_bus_write_byte_enable_40 } else { __temp_17098 };
        let __temp_17102 = 0x0u32 << 0x4u32;
        let __temp_17103 = __temp_17102 | __temp_17101;
        let __temp_17104 = __temp_17103 << 0x8u32;
        let __temp_17105 = __temp_17104 | 0x0u32;
        let __temp_17106 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17107 = __temp_17106 & 0x3fffffffu32;
        let __temp_17108 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17109 = __temp_17108 & 0x3fffffffu32;
        let __temp_17110 = self.__reg_state_7 == 0x3u32;
        let __temp_17111 = __temp_17110 & self.__reg_bus_enable_6;
        let __temp_17112 = if __temp_17111 { __temp_17109 } else { __temp_17107 };
        let __temp_17113 = __temp_17112 & 0x3u32;
        let __temp_17114 = __temp_17113 == 0x2u32;
        let __temp_17115 = if __temp_17114 { __temp_17105 } else { __temp_17091 };
        let __temp_17116 = true as u32;
        let __temp_17117 = __temp_17116 << 0x1u32;
        let __temp_17118 = __temp_17116 | __temp_17117;
        let __temp_17119 = __temp_17116 << 0x2u32;
        let __temp_17120 = __temp_17118 | __temp_17119;
        let __temp_17121 = __temp_17116 << 0x3u32;
        let __temp_17122 = __temp_17120 | __temp_17121;
        let __temp_17123 = self.__reg_state_7 == 0x3u32;
        let __temp_17124 = __temp_17123 & self.__reg_bus_enable_6;
        let __temp_17125 = if __temp_17124 { self.__reg_bus_write_byte_enable_40 } else { __temp_17122 };
        let __temp_17126 = 0x0u32 << 0x4u32;
        let __temp_17127 = __temp_17126 | __temp_17125;
        let __temp_17128 = __temp_17127 << 0x4u32;
        let __temp_17129 = __temp_17128 | 0x0u32;
        let __temp_17130 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17131 = __temp_17130 & 0x3fffffffu32;
        let __temp_17132 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17133 = __temp_17132 & 0x3fffffffu32;
        let __temp_17134 = self.__reg_state_7 == 0x3u32;
        let __temp_17135 = __temp_17134 & self.__reg_bus_enable_6;
        let __temp_17136 = if __temp_17135 { __temp_17133 } else { __temp_17131 };
        let __temp_17137 = __temp_17136 & 0x3u32;
        let __temp_17138 = __temp_17137 == 0x1u32;
        let __temp_17139 = if __temp_17138 { __temp_17129 } else { __temp_17115 };
        let __temp_17140 = true as u32;
        let __temp_17141 = __temp_17140 << 0x1u32;
        let __temp_17142 = __temp_17140 | __temp_17141;
        let __temp_17143 = __temp_17140 << 0x2u32;
        let __temp_17144 = __temp_17142 | __temp_17143;
        let __temp_17145 = __temp_17140 << 0x3u32;
        let __temp_17146 = __temp_17144 | __temp_17145;
        let __temp_17147 = self.__reg_state_7 == 0x3u32;
        let __temp_17148 = __temp_17147 & self.__reg_bus_enable_6;
        let __temp_17149 = if __temp_17148 { self.__reg_bus_write_byte_enable_40 } else { __temp_17146 };
        let __temp_17150 = 0x0u32 << 0x4u32;
        let __temp_17151 = __temp_17150 | __temp_17149;
        let __temp_17152 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17153 = __temp_17152 & 0x3fffffffu32;
        let __temp_17154 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17155 = __temp_17154 & 0x3fffffffu32;
        let __temp_17156 = self.__reg_state_7 == 0x3u32;
        let __temp_17157 = __temp_17156 & self.__reg_bus_enable_6;
        let __temp_17158 = if __temp_17157 { __temp_17155 } else { __temp_17153 };
        let __temp_17159 = __temp_17158 & 0x3u32;
        let __temp_17160 = __temp_17159 == 0x0u32;
        let __temp_17161 = if __temp_17160 { __temp_17151 } else { __temp_17139 };
        let __temp_17162 = __temp_17161 & 0x1u32;
        let __temp_17163 = __temp_17162 != 0x0u32;
        let __temp_17164 = true as u32;
        let __temp_17165 = __temp_17164 << 0x1u32;
        let __temp_17166 = __temp_17164 | __temp_17165;
        let __temp_17167 = __temp_17164 << 0x2u32;
        let __temp_17168 = __temp_17166 | __temp_17167;
        let __temp_17169 = __temp_17164 << 0x3u32;
        let __temp_17170 = __temp_17168 | __temp_17169;
        let __temp_17171 = self.__reg_state_7 == 0x3u32;
        let __temp_17172 = __temp_17171 & self.__reg_bus_enable_6;
        let __temp_17173 = if __temp_17172 { self.__reg_bus_write_byte_enable_40 } else { __temp_17170 };
        let __temp_17174 = __temp_17173 << 0xcu32;
        let __temp_17175 = __temp_17174 | 0x0u32;
        let __temp_17176 = true as u32;
        let __temp_17177 = __temp_17176 << 0x1u32;
        let __temp_17178 = __temp_17176 | __temp_17177;
        let __temp_17179 = __temp_17176 << 0x2u32;
        let __temp_17180 = __temp_17178 | __temp_17179;
        let __temp_17181 = __temp_17176 << 0x3u32;
        let __temp_17182 = __temp_17180 | __temp_17181;
        let __temp_17183 = self.__reg_state_7 == 0x3u32;
        let __temp_17184 = __temp_17183 & self.__reg_bus_enable_6;
        let __temp_17185 = if __temp_17184 { self.__reg_bus_write_byte_enable_40 } else { __temp_17182 };
        let __temp_17186 = 0x0u32 << 0x4u32;
        let __temp_17187 = __temp_17186 | __temp_17185;
        let __temp_17188 = __temp_17187 << 0x8u32;
        let __temp_17189 = __temp_17188 | 0x0u32;
        let __temp_17190 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17191 = __temp_17190 & 0x3fffffffu32;
        let __temp_17192 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17193 = __temp_17192 & 0x3fffffffu32;
        let __temp_17194 = self.__reg_state_7 == 0x3u32;
        let __temp_17195 = __temp_17194 & self.__reg_bus_enable_6;
        let __temp_17196 = if __temp_17195 { __temp_17193 } else { __temp_17191 };
        let __temp_17197 = __temp_17196 & 0x3u32;
        let __temp_17198 = __temp_17197 == 0x2u32;
        let __temp_17199 = if __temp_17198 { __temp_17189 } else { __temp_17175 };
        let __temp_17200 = true as u32;
        let __temp_17201 = __temp_17200 << 0x1u32;
        let __temp_17202 = __temp_17200 | __temp_17201;
        let __temp_17203 = __temp_17200 << 0x2u32;
        let __temp_17204 = __temp_17202 | __temp_17203;
        let __temp_17205 = __temp_17200 << 0x3u32;
        let __temp_17206 = __temp_17204 | __temp_17205;
        let __temp_17207 = self.__reg_state_7 == 0x3u32;
        let __temp_17208 = __temp_17207 & self.__reg_bus_enable_6;
        let __temp_17209 = if __temp_17208 { self.__reg_bus_write_byte_enable_40 } else { __temp_17206 };
        let __temp_17210 = 0x0u32 << 0x4u32;
        let __temp_17211 = __temp_17210 | __temp_17209;
        let __temp_17212 = __temp_17211 << 0x4u32;
        let __temp_17213 = __temp_17212 | 0x0u32;
        let __temp_17214 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17215 = __temp_17214 & 0x3fffffffu32;
        let __temp_17216 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17217 = __temp_17216 & 0x3fffffffu32;
        let __temp_17218 = self.__reg_state_7 == 0x3u32;
        let __temp_17219 = __temp_17218 & self.__reg_bus_enable_6;
        let __temp_17220 = if __temp_17219 { __temp_17217 } else { __temp_17215 };
        let __temp_17221 = __temp_17220 & 0x3u32;
        let __temp_17222 = __temp_17221 == 0x1u32;
        let __temp_17223 = if __temp_17222 { __temp_17213 } else { __temp_17199 };
        let __temp_17224 = true as u32;
        let __temp_17225 = __temp_17224 << 0x1u32;
        let __temp_17226 = __temp_17224 | __temp_17225;
        let __temp_17227 = __temp_17224 << 0x2u32;
        let __temp_17228 = __temp_17226 | __temp_17227;
        let __temp_17229 = __temp_17224 << 0x3u32;
        let __temp_17230 = __temp_17228 | __temp_17229;
        let __temp_17231 = self.__reg_state_7 == 0x3u32;
        let __temp_17232 = __temp_17231 & self.__reg_bus_enable_6;
        let __temp_17233 = if __temp_17232 { self.__reg_bus_write_byte_enable_40 } else { __temp_17230 };
        let __temp_17234 = 0x0u32 << 0x4u32;
        let __temp_17235 = __temp_17234 | __temp_17233;
        let __temp_17236 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17237 = __temp_17236 & 0x3fffffffu32;
        let __temp_17238 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17239 = __temp_17238 & 0x3fffffffu32;
        let __temp_17240 = self.__reg_state_7 == 0x3u32;
        let __temp_17241 = __temp_17240 & self.__reg_bus_enable_6;
        let __temp_17242 = if __temp_17241 { __temp_17239 } else { __temp_17237 };
        let __temp_17243 = __temp_17242 & 0x3u32;
        let __temp_17244 = __temp_17243 == 0x0u32;
        let __temp_17245 = if __temp_17244 { __temp_17235 } else { __temp_17223 };
        let __temp_17246 = __temp_17245 >> 0x2u32;
        let __temp_17247 = __temp_17246 & 0x1u32;
        let __temp_17248 = __temp_17247 != 0x0u32;
        let __temp_17249 = __temp_17248 as u32;
        let __temp_17250 = __temp_17163 as u32;
        let __temp_17251 = __temp_17249 << 0x1u32;
        let __temp_17252 = __temp_17251 | __temp_17250;
        let __temp_17253 = true as u32;
        let __temp_17254 = __temp_17253 << 0x1u32;
        let __temp_17255 = __temp_17253 | __temp_17254;
        let __temp_17256 = __temp_17253 << 0x2u32;
        let __temp_17257 = __temp_17255 | __temp_17256;
        let __temp_17258 = __temp_17253 << 0x3u32;
        let __temp_17259 = __temp_17257 | __temp_17258;
        let __temp_17260 = self.__reg_state_7 == 0x3u32;
        let __temp_17261 = __temp_17260 & self.__reg_bus_enable_6;
        let __temp_17262 = if __temp_17261 { self.__reg_bus_write_byte_enable_40 } else { __temp_17259 };
        let __temp_17263 = __temp_17262 << 0xcu32;
        let __temp_17264 = __temp_17263 | 0x0u32;
        let __temp_17265 = true as u32;
        let __temp_17266 = __temp_17265 << 0x1u32;
        let __temp_17267 = __temp_17265 | __temp_17266;
        let __temp_17268 = __temp_17265 << 0x2u32;
        let __temp_17269 = __temp_17267 | __temp_17268;
        let __temp_17270 = __temp_17265 << 0x3u32;
        let __temp_17271 = __temp_17269 | __temp_17270;
        let __temp_17272 = self.__reg_state_7 == 0x3u32;
        let __temp_17273 = __temp_17272 & self.__reg_bus_enable_6;
        let __temp_17274 = if __temp_17273 { self.__reg_bus_write_byte_enable_40 } else { __temp_17271 };
        let __temp_17275 = 0x0u32 << 0x4u32;
        let __temp_17276 = __temp_17275 | __temp_17274;
        let __temp_17277 = __temp_17276 << 0x8u32;
        let __temp_17278 = __temp_17277 | 0x0u32;
        let __temp_17279 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17280 = __temp_17279 & 0x3fffffffu32;
        let __temp_17281 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17282 = __temp_17281 & 0x3fffffffu32;
        let __temp_17283 = self.__reg_state_7 == 0x3u32;
        let __temp_17284 = __temp_17283 & self.__reg_bus_enable_6;
        let __temp_17285 = if __temp_17284 { __temp_17282 } else { __temp_17280 };
        let __temp_17286 = __temp_17285 & 0x3u32;
        let __temp_17287 = __temp_17286 == 0x2u32;
        let __temp_17288 = if __temp_17287 { __temp_17278 } else { __temp_17264 };
        let __temp_17289 = true as u32;
        let __temp_17290 = __temp_17289 << 0x1u32;
        let __temp_17291 = __temp_17289 | __temp_17290;
        let __temp_17292 = __temp_17289 << 0x2u32;
        let __temp_17293 = __temp_17291 | __temp_17292;
        let __temp_17294 = __temp_17289 << 0x3u32;
        let __temp_17295 = __temp_17293 | __temp_17294;
        let __temp_17296 = self.__reg_state_7 == 0x3u32;
        let __temp_17297 = __temp_17296 & self.__reg_bus_enable_6;
        let __temp_17298 = if __temp_17297 { self.__reg_bus_write_byte_enable_40 } else { __temp_17295 };
        let __temp_17299 = 0x0u32 << 0x4u32;
        let __temp_17300 = __temp_17299 | __temp_17298;
        let __temp_17301 = __temp_17300 << 0x4u32;
        let __temp_17302 = __temp_17301 | 0x0u32;
        let __temp_17303 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17304 = __temp_17303 & 0x3fffffffu32;
        let __temp_17305 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17306 = __temp_17305 & 0x3fffffffu32;
        let __temp_17307 = self.__reg_state_7 == 0x3u32;
        let __temp_17308 = __temp_17307 & self.__reg_bus_enable_6;
        let __temp_17309 = if __temp_17308 { __temp_17306 } else { __temp_17304 };
        let __temp_17310 = __temp_17309 & 0x3u32;
        let __temp_17311 = __temp_17310 == 0x1u32;
        let __temp_17312 = if __temp_17311 { __temp_17302 } else { __temp_17288 };
        let __temp_17313 = true as u32;
        let __temp_17314 = __temp_17313 << 0x1u32;
        let __temp_17315 = __temp_17313 | __temp_17314;
        let __temp_17316 = __temp_17313 << 0x2u32;
        let __temp_17317 = __temp_17315 | __temp_17316;
        let __temp_17318 = __temp_17313 << 0x3u32;
        let __temp_17319 = __temp_17317 | __temp_17318;
        let __temp_17320 = self.__reg_state_7 == 0x3u32;
        let __temp_17321 = __temp_17320 & self.__reg_bus_enable_6;
        let __temp_17322 = if __temp_17321 { self.__reg_bus_write_byte_enable_40 } else { __temp_17319 };
        let __temp_17323 = 0x0u32 << 0x4u32;
        let __temp_17324 = __temp_17323 | __temp_17322;
        let __temp_17325 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17326 = __temp_17325 & 0x3fffffffu32;
        let __temp_17327 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17328 = __temp_17327 & 0x3fffffffu32;
        let __temp_17329 = self.__reg_state_7 == 0x3u32;
        let __temp_17330 = __temp_17329 & self.__reg_bus_enable_6;
        let __temp_17331 = if __temp_17330 { __temp_17328 } else { __temp_17326 };
        let __temp_17332 = __temp_17331 & 0x3u32;
        let __temp_17333 = __temp_17332 == 0x0u32;
        let __temp_17334 = if __temp_17333 { __temp_17324 } else { __temp_17312 };
        let __temp_17335 = __temp_17334 >> 0x4u32;
        let __temp_17336 = __temp_17335 & 0x1u32;
        let __temp_17337 = __temp_17336 != 0x0u32;
        let __temp_17338 = __temp_17337 as u32;
        let __temp_17339 = __temp_17338 << 0x2u32;
        let __temp_17340 = __temp_17339 | __temp_17252;
        let __temp_17341 = true as u32;
        let __temp_17342 = __temp_17341 << 0x1u32;
        let __temp_17343 = __temp_17341 | __temp_17342;
        let __temp_17344 = __temp_17341 << 0x2u32;
        let __temp_17345 = __temp_17343 | __temp_17344;
        let __temp_17346 = __temp_17341 << 0x3u32;
        let __temp_17347 = __temp_17345 | __temp_17346;
        let __temp_17348 = self.__reg_state_7 == 0x3u32;
        let __temp_17349 = __temp_17348 & self.__reg_bus_enable_6;
        let __temp_17350 = if __temp_17349 { self.__reg_bus_write_byte_enable_40 } else { __temp_17347 };
        let __temp_17351 = __temp_17350 << 0xcu32;
        let __temp_17352 = __temp_17351 | 0x0u32;
        let __temp_17353 = true as u32;
        let __temp_17354 = __temp_17353 << 0x1u32;
        let __temp_17355 = __temp_17353 | __temp_17354;
        let __temp_17356 = __temp_17353 << 0x2u32;
        let __temp_17357 = __temp_17355 | __temp_17356;
        let __temp_17358 = __temp_17353 << 0x3u32;
        let __temp_17359 = __temp_17357 | __temp_17358;
        let __temp_17360 = self.__reg_state_7 == 0x3u32;
        let __temp_17361 = __temp_17360 & self.__reg_bus_enable_6;
        let __temp_17362 = if __temp_17361 { self.__reg_bus_write_byte_enable_40 } else { __temp_17359 };
        let __temp_17363 = 0x0u32 << 0x4u32;
        let __temp_17364 = __temp_17363 | __temp_17362;
        let __temp_17365 = __temp_17364 << 0x8u32;
        let __temp_17366 = __temp_17365 | 0x0u32;
        let __temp_17367 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17368 = __temp_17367 & 0x3fffffffu32;
        let __temp_17369 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17370 = __temp_17369 & 0x3fffffffu32;
        let __temp_17371 = self.__reg_state_7 == 0x3u32;
        let __temp_17372 = __temp_17371 & self.__reg_bus_enable_6;
        let __temp_17373 = if __temp_17372 { __temp_17370 } else { __temp_17368 };
        let __temp_17374 = __temp_17373 & 0x3u32;
        let __temp_17375 = __temp_17374 == 0x2u32;
        let __temp_17376 = if __temp_17375 { __temp_17366 } else { __temp_17352 };
        let __temp_17377 = true as u32;
        let __temp_17378 = __temp_17377 << 0x1u32;
        let __temp_17379 = __temp_17377 | __temp_17378;
        let __temp_17380 = __temp_17377 << 0x2u32;
        let __temp_17381 = __temp_17379 | __temp_17380;
        let __temp_17382 = __temp_17377 << 0x3u32;
        let __temp_17383 = __temp_17381 | __temp_17382;
        let __temp_17384 = self.__reg_state_7 == 0x3u32;
        let __temp_17385 = __temp_17384 & self.__reg_bus_enable_6;
        let __temp_17386 = if __temp_17385 { self.__reg_bus_write_byte_enable_40 } else { __temp_17383 };
        let __temp_17387 = 0x0u32 << 0x4u32;
        let __temp_17388 = __temp_17387 | __temp_17386;
        let __temp_17389 = __temp_17388 << 0x4u32;
        let __temp_17390 = __temp_17389 | 0x0u32;
        let __temp_17391 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17392 = __temp_17391 & 0x3fffffffu32;
        let __temp_17393 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17394 = __temp_17393 & 0x3fffffffu32;
        let __temp_17395 = self.__reg_state_7 == 0x3u32;
        let __temp_17396 = __temp_17395 & self.__reg_bus_enable_6;
        let __temp_17397 = if __temp_17396 { __temp_17394 } else { __temp_17392 };
        let __temp_17398 = __temp_17397 & 0x3u32;
        let __temp_17399 = __temp_17398 == 0x1u32;
        let __temp_17400 = if __temp_17399 { __temp_17390 } else { __temp_17376 };
        let __temp_17401 = true as u32;
        let __temp_17402 = __temp_17401 << 0x1u32;
        let __temp_17403 = __temp_17401 | __temp_17402;
        let __temp_17404 = __temp_17401 << 0x2u32;
        let __temp_17405 = __temp_17403 | __temp_17404;
        let __temp_17406 = __temp_17401 << 0x3u32;
        let __temp_17407 = __temp_17405 | __temp_17406;
        let __temp_17408 = self.__reg_state_7 == 0x3u32;
        let __temp_17409 = __temp_17408 & self.__reg_bus_enable_6;
        let __temp_17410 = if __temp_17409 { self.__reg_bus_write_byte_enable_40 } else { __temp_17407 };
        let __temp_17411 = 0x0u32 << 0x4u32;
        let __temp_17412 = __temp_17411 | __temp_17410;
        let __temp_17413 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17414 = __temp_17413 & 0x3fffffffu32;
        let __temp_17415 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17416 = __temp_17415 & 0x3fffffffu32;
        let __temp_17417 = self.__reg_state_7 == 0x3u32;
        let __temp_17418 = __temp_17417 & self.__reg_bus_enable_6;
        let __temp_17419 = if __temp_17418 { __temp_17416 } else { __temp_17414 };
        let __temp_17420 = __temp_17419 & 0x3u32;
        let __temp_17421 = __temp_17420 == 0x0u32;
        let __temp_17422 = if __temp_17421 { __temp_17412 } else { __temp_17400 };
        let __temp_17423 = __temp_17422 >> 0x6u32;
        let __temp_17424 = __temp_17423 & 0x1u32;
        let __temp_17425 = __temp_17424 != 0x0u32;
        let __temp_17426 = __temp_17425 as u32;
        let __temp_17427 = __temp_17426 << 0x3u32;
        let __temp_17428 = __temp_17427 | __temp_17340;
        let __temp_17429 = true as u32;
        let __temp_17430 = __temp_17429 << 0x1u32;
        let __temp_17431 = __temp_17429 | __temp_17430;
        let __temp_17432 = __temp_17429 << 0x2u32;
        let __temp_17433 = __temp_17431 | __temp_17432;
        let __temp_17434 = __temp_17429 << 0x3u32;
        let __temp_17435 = __temp_17433 | __temp_17434;
        let __temp_17436 = self.__reg_state_7 == 0x3u32;
        let __temp_17437 = __temp_17436 & self.__reg_bus_enable_6;
        let __temp_17438 = if __temp_17437 { self.__reg_bus_write_byte_enable_40 } else { __temp_17435 };
        let __temp_17439 = __temp_17438 << 0xcu32;
        let __temp_17440 = __temp_17439 | 0x0u32;
        let __temp_17441 = true as u32;
        let __temp_17442 = __temp_17441 << 0x1u32;
        let __temp_17443 = __temp_17441 | __temp_17442;
        let __temp_17444 = __temp_17441 << 0x2u32;
        let __temp_17445 = __temp_17443 | __temp_17444;
        let __temp_17446 = __temp_17441 << 0x3u32;
        let __temp_17447 = __temp_17445 | __temp_17446;
        let __temp_17448 = self.__reg_state_7 == 0x3u32;
        let __temp_17449 = __temp_17448 & self.__reg_bus_enable_6;
        let __temp_17450 = if __temp_17449 { self.__reg_bus_write_byte_enable_40 } else { __temp_17447 };
        let __temp_17451 = 0x0u32 << 0x4u32;
        let __temp_17452 = __temp_17451 | __temp_17450;
        let __temp_17453 = __temp_17452 << 0x8u32;
        let __temp_17454 = __temp_17453 | 0x0u32;
        let __temp_17455 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17456 = __temp_17455 & 0x3fffffffu32;
        let __temp_17457 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17458 = __temp_17457 & 0x3fffffffu32;
        let __temp_17459 = self.__reg_state_7 == 0x3u32;
        let __temp_17460 = __temp_17459 & self.__reg_bus_enable_6;
        let __temp_17461 = if __temp_17460 { __temp_17458 } else { __temp_17456 };
        let __temp_17462 = __temp_17461 & 0x3u32;
        let __temp_17463 = __temp_17462 == 0x2u32;
        let __temp_17464 = if __temp_17463 { __temp_17454 } else { __temp_17440 };
        let __temp_17465 = true as u32;
        let __temp_17466 = __temp_17465 << 0x1u32;
        let __temp_17467 = __temp_17465 | __temp_17466;
        let __temp_17468 = __temp_17465 << 0x2u32;
        let __temp_17469 = __temp_17467 | __temp_17468;
        let __temp_17470 = __temp_17465 << 0x3u32;
        let __temp_17471 = __temp_17469 | __temp_17470;
        let __temp_17472 = self.__reg_state_7 == 0x3u32;
        let __temp_17473 = __temp_17472 & self.__reg_bus_enable_6;
        let __temp_17474 = if __temp_17473 { self.__reg_bus_write_byte_enable_40 } else { __temp_17471 };
        let __temp_17475 = 0x0u32 << 0x4u32;
        let __temp_17476 = __temp_17475 | __temp_17474;
        let __temp_17477 = __temp_17476 << 0x4u32;
        let __temp_17478 = __temp_17477 | 0x0u32;
        let __temp_17479 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17480 = __temp_17479 & 0x3fffffffu32;
        let __temp_17481 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17482 = __temp_17481 & 0x3fffffffu32;
        let __temp_17483 = self.__reg_state_7 == 0x3u32;
        let __temp_17484 = __temp_17483 & self.__reg_bus_enable_6;
        let __temp_17485 = if __temp_17484 { __temp_17482 } else { __temp_17480 };
        let __temp_17486 = __temp_17485 & 0x3u32;
        let __temp_17487 = __temp_17486 == 0x1u32;
        let __temp_17488 = if __temp_17487 { __temp_17478 } else { __temp_17464 };
        let __temp_17489 = true as u32;
        let __temp_17490 = __temp_17489 << 0x1u32;
        let __temp_17491 = __temp_17489 | __temp_17490;
        let __temp_17492 = __temp_17489 << 0x2u32;
        let __temp_17493 = __temp_17491 | __temp_17492;
        let __temp_17494 = __temp_17489 << 0x3u32;
        let __temp_17495 = __temp_17493 | __temp_17494;
        let __temp_17496 = self.__reg_state_7 == 0x3u32;
        let __temp_17497 = __temp_17496 & self.__reg_bus_enable_6;
        let __temp_17498 = if __temp_17497 { self.__reg_bus_write_byte_enable_40 } else { __temp_17495 };
        let __temp_17499 = 0x0u32 << 0x4u32;
        let __temp_17500 = __temp_17499 | __temp_17498;
        let __temp_17501 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17502 = __temp_17501 & 0x3fffffffu32;
        let __temp_17503 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17504 = __temp_17503 & 0x3fffffffu32;
        let __temp_17505 = self.__reg_state_7 == 0x3u32;
        let __temp_17506 = __temp_17505 & self.__reg_bus_enable_6;
        let __temp_17507 = if __temp_17506 { __temp_17504 } else { __temp_17502 };
        let __temp_17508 = __temp_17507 & 0x3u32;
        let __temp_17509 = __temp_17508 == 0x0u32;
        let __temp_17510 = if __temp_17509 { __temp_17500 } else { __temp_17488 };
        let __temp_17511 = __temp_17510 >> 0x8u32;
        let __temp_17512 = __temp_17511 & 0x1u32;
        let __temp_17513 = __temp_17512 != 0x0u32;
        let __temp_17514 = __temp_17513 as u32;
        let __temp_17515 = __temp_17514 << 0x4u32;
        let __temp_17516 = __temp_17515 | __temp_17428;
        let __temp_17517 = true as u32;
        let __temp_17518 = __temp_17517 << 0x1u32;
        let __temp_17519 = __temp_17517 | __temp_17518;
        let __temp_17520 = __temp_17517 << 0x2u32;
        let __temp_17521 = __temp_17519 | __temp_17520;
        let __temp_17522 = __temp_17517 << 0x3u32;
        let __temp_17523 = __temp_17521 | __temp_17522;
        let __temp_17524 = self.__reg_state_7 == 0x3u32;
        let __temp_17525 = __temp_17524 & self.__reg_bus_enable_6;
        let __temp_17526 = if __temp_17525 { self.__reg_bus_write_byte_enable_40 } else { __temp_17523 };
        let __temp_17527 = __temp_17526 << 0xcu32;
        let __temp_17528 = __temp_17527 | 0x0u32;
        let __temp_17529 = true as u32;
        let __temp_17530 = __temp_17529 << 0x1u32;
        let __temp_17531 = __temp_17529 | __temp_17530;
        let __temp_17532 = __temp_17529 << 0x2u32;
        let __temp_17533 = __temp_17531 | __temp_17532;
        let __temp_17534 = __temp_17529 << 0x3u32;
        let __temp_17535 = __temp_17533 | __temp_17534;
        let __temp_17536 = self.__reg_state_7 == 0x3u32;
        let __temp_17537 = __temp_17536 & self.__reg_bus_enable_6;
        let __temp_17538 = if __temp_17537 { self.__reg_bus_write_byte_enable_40 } else { __temp_17535 };
        let __temp_17539 = 0x0u32 << 0x4u32;
        let __temp_17540 = __temp_17539 | __temp_17538;
        let __temp_17541 = __temp_17540 << 0x8u32;
        let __temp_17542 = __temp_17541 | 0x0u32;
        let __temp_17543 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17544 = __temp_17543 & 0x3fffffffu32;
        let __temp_17545 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17546 = __temp_17545 & 0x3fffffffu32;
        let __temp_17547 = self.__reg_state_7 == 0x3u32;
        let __temp_17548 = __temp_17547 & self.__reg_bus_enable_6;
        let __temp_17549 = if __temp_17548 { __temp_17546 } else { __temp_17544 };
        let __temp_17550 = __temp_17549 & 0x3u32;
        let __temp_17551 = __temp_17550 == 0x2u32;
        let __temp_17552 = if __temp_17551 { __temp_17542 } else { __temp_17528 };
        let __temp_17553 = true as u32;
        let __temp_17554 = __temp_17553 << 0x1u32;
        let __temp_17555 = __temp_17553 | __temp_17554;
        let __temp_17556 = __temp_17553 << 0x2u32;
        let __temp_17557 = __temp_17555 | __temp_17556;
        let __temp_17558 = __temp_17553 << 0x3u32;
        let __temp_17559 = __temp_17557 | __temp_17558;
        let __temp_17560 = self.__reg_state_7 == 0x3u32;
        let __temp_17561 = __temp_17560 & self.__reg_bus_enable_6;
        let __temp_17562 = if __temp_17561 { self.__reg_bus_write_byte_enable_40 } else { __temp_17559 };
        let __temp_17563 = 0x0u32 << 0x4u32;
        let __temp_17564 = __temp_17563 | __temp_17562;
        let __temp_17565 = __temp_17564 << 0x4u32;
        let __temp_17566 = __temp_17565 | 0x0u32;
        let __temp_17567 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17568 = __temp_17567 & 0x3fffffffu32;
        let __temp_17569 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17570 = __temp_17569 & 0x3fffffffu32;
        let __temp_17571 = self.__reg_state_7 == 0x3u32;
        let __temp_17572 = __temp_17571 & self.__reg_bus_enable_6;
        let __temp_17573 = if __temp_17572 { __temp_17570 } else { __temp_17568 };
        let __temp_17574 = __temp_17573 & 0x3u32;
        let __temp_17575 = __temp_17574 == 0x1u32;
        let __temp_17576 = if __temp_17575 { __temp_17566 } else { __temp_17552 };
        let __temp_17577 = true as u32;
        let __temp_17578 = __temp_17577 << 0x1u32;
        let __temp_17579 = __temp_17577 | __temp_17578;
        let __temp_17580 = __temp_17577 << 0x2u32;
        let __temp_17581 = __temp_17579 | __temp_17580;
        let __temp_17582 = __temp_17577 << 0x3u32;
        let __temp_17583 = __temp_17581 | __temp_17582;
        let __temp_17584 = self.__reg_state_7 == 0x3u32;
        let __temp_17585 = __temp_17584 & self.__reg_bus_enable_6;
        let __temp_17586 = if __temp_17585 { self.__reg_bus_write_byte_enable_40 } else { __temp_17583 };
        let __temp_17587 = 0x0u32 << 0x4u32;
        let __temp_17588 = __temp_17587 | __temp_17586;
        let __temp_17589 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17590 = __temp_17589 & 0x3fffffffu32;
        let __temp_17591 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17592 = __temp_17591 & 0x3fffffffu32;
        let __temp_17593 = self.__reg_state_7 == 0x3u32;
        let __temp_17594 = __temp_17593 & self.__reg_bus_enable_6;
        let __temp_17595 = if __temp_17594 { __temp_17592 } else { __temp_17590 };
        let __temp_17596 = __temp_17595 & 0x3u32;
        let __temp_17597 = __temp_17596 == 0x0u32;
        let __temp_17598 = if __temp_17597 { __temp_17588 } else { __temp_17576 };
        let __temp_17599 = __temp_17598 >> 0xau32;
        let __temp_17600 = __temp_17599 & 0x1u32;
        let __temp_17601 = __temp_17600 != 0x0u32;
        let __temp_17602 = __temp_17601 as u32;
        let __temp_17603 = __temp_17602 << 0x5u32;
        let __temp_17604 = __temp_17603 | __temp_17516;
        let __temp_17605 = true as u32;
        let __temp_17606 = __temp_17605 << 0x1u32;
        let __temp_17607 = __temp_17605 | __temp_17606;
        let __temp_17608 = __temp_17605 << 0x2u32;
        let __temp_17609 = __temp_17607 | __temp_17608;
        let __temp_17610 = __temp_17605 << 0x3u32;
        let __temp_17611 = __temp_17609 | __temp_17610;
        let __temp_17612 = self.__reg_state_7 == 0x3u32;
        let __temp_17613 = __temp_17612 & self.__reg_bus_enable_6;
        let __temp_17614 = if __temp_17613 { self.__reg_bus_write_byte_enable_40 } else { __temp_17611 };
        let __temp_17615 = __temp_17614 << 0xcu32;
        let __temp_17616 = __temp_17615 | 0x0u32;
        let __temp_17617 = true as u32;
        let __temp_17618 = __temp_17617 << 0x1u32;
        let __temp_17619 = __temp_17617 | __temp_17618;
        let __temp_17620 = __temp_17617 << 0x2u32;
        let __temp_17621 = __temp_17619 | __temp_17620;
        let __temp_17622 = __temp_17617 << 0x3u32;
        let __temp_17623 = __temp_17621 | __temp_17622;
        let __temp_17624 = self.__reg_state_7 == 0x3u32;
        let __temp_17625 = __temp_17624 & self.__reg_bus_enable_6;
        let __temp_17626 = if __temp_17625 { self.__reg_bus_write_byte_enable_40 } else { __temp_17623 };
        let __temp_17627 = 0x0u32 << 0x4u32;
        let __temp_17628 = __temp_17627 | __temp_17626;
        let __temp_17629 = __temp_17628 << 0x8u32;
        let __temp_17630 = __temp_17629 | 0x0u32;
        let __temp_17631 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17632 = __temp_17631 & 0x3fffffffu32;
        let __temp_17633 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17634 = __temp_17633 & 0x3fffffffu32;
        let __temp_17635 = self.__reg_state_7 == 0x3u32;
        let __temp_17636 = __temp_17635 & self.__reg_bus_enable_6;
        let __temp_17637 = if __temp_17636 { __temp_17634 } else { __temp_17632 };
        let __temp_17638 = __temp_17637 & 0x3u32;
        let __temp_17639 = __temp_17638 == 0x2u32;
        let __temp_17640 = if __temp_17639 { __temp_17630 } else { __temp_17616 };
        let __temp_17641 = true as u32;
        let __temp_17642 = __temp_17641 << 0x1u32;
        let __temp_17643 = __temp_17641 | __temp_17642;
        let __temp_17644 = __temp_17641 << 0x2u32;
        let __temp_17645 = __temp_17643 | __temp_17644;
        let __temp_17646 = __temp_17641 << 0x3u32;
        let __temp_17647 = __temp_17645 | __temp_17646;
        let __temp_17648 = self.__reg_state_7 == 0x3u32;
        let __temp_17649 = __temp_17648 & self.__reg_bus_enable_6;
        let __temp_17650 = if __temp_17649 { self.__reg_bus_write_byte_enable_40 } else { __temp_17647 };
        let __temp_17651 = 0x0u32 << 0x4u32;
        let __temp_17652 = __temp_17651 | __temp_17650;
        let __temp_17653 = __temp_17652 << 0x4u32;
        let __temp_17654 = __temp_17653 | 0x0u32;
        let __temp_17655 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17656 = __temp_17655 & 0x3fffffffu32;
        let __temp_17657 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17658 = __temp_17657 & 0x3fffffffu32;
        let __temp_17659 = self.__reg_state_7 == 0x3u32;
        let __temp_17660 = __temp_17659 & self.__reg_bus_enable_6;
        let __temp_17661 = if __temp_17660 { __temp_17658 } else { __temp_17656 };
        let __temp_17662 = __temp_17661 & 0x3u32;
        let __temp_17663 = __temp_17662 == 0x1u32;
        let __temp_17664 = if __temp_17663 { __temp_17654 } else { __temp_17640 };
        let __temp_17665 = true as u32;
        let __temp_17666 = __temp_17665 << 0x1u32;
        let __temp_17667 = __temp_17665 | __temp_17666;
        let __temp_17668 = __temp_17665 << 0x2u32;
        let __temp_17669 = __temp_17667 | __temp_17668;
        let __temp_17670 = __temp_17665 << 0x3u32;
        let __temp_17671 = __temp_17669 | __temp_17670;
        let __temp_17672 = self.__reg_state_7 == 0x3u32;
        let __temp_17673 = __temp_17672 & self.__reg_bus_enable_6;
        let __temp_17674 = if __temp_17673 { self.__reg_bus_write_byte_enable_40 } else { __temp_17671 };
        let __temp_17675 = 0x0u32 << 0x4u32;
        let __temp_17676 = __temp_17675 | __temp_17674;
        let __temp_17677 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17678 = __temp_17677 & 0x3fffffffu32;
        let __temp_17679 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17680 = __temp_17679 & 0x3fffffffu32;
        let __temp_17681 = self.__reg_state_7 == 0x3u32;
        let __temp_17682 = __temp_17681 & self.__reg_bus_enable_6;
        let __temp_17683 = if __temp_17682 { __temp_17680 } else { __temp_17678 };
        let __temp_17684 = __temp_17683 & 0x3u32;
        let __temp_17685 = __temp_17684 == 0x0u32;
        let __temp_17686 = if __temp_17685 { __temp_17676 } else { __temp_17664 };
        let __temp_17687 = __temp_17686 >> 0xcu32;
        let __temp_17688 = __temp_17687 & 0x1u32;
        let __temp_17689 = __temp_17688 != 0x0u32;
        let __temp_17690 = __temp_17689 as u32;
        let __temp_17691 = __temp_17690 << 0x6u32;
        let __temp_17692 = __temp_17691 | __temp_17604;
        let __temp_17693 = true as u32;
        let __temp_17694 = __temp_17693 << 0x1u32;
        let __temp_17695 = __temp_17693 | __temp_17694;
        let __temp_17696 = __temp_17693 << 0x2u32;
        let __temp_17697 = __temp_17695 | __temp_17696;
        let __temp_17698 = __temp_17693 << 0x3u32;
        let __temp_17699 = __temp_17697 | __temp_17698;
        let __temp_17700 = self.__reg_state_7 == 0x3u32;
        let __temp_17701 = __temp_17700 & self.__reg_bus_enable_6;
        let __temp_17702 = if __temp_17701 { self.__reg_bus_write_byte_enable_40 } else { __temp_17699 };
        let __temp_17703 = __temp_17702 << 0xcu32;
        let __temp_17704 = __temp_17703 | 0x0u32;
        let __temp_17705 = true as u32;
        let __temp_17706 = __temp_17705 << 0x1u32;
        let __temp_17707 = __temp_17705 | __temp_17706;
        let __temp_17708 = __temp_17705 << 0x2u32;
        let __temp_17709 = __temp_17707 | __temp_17708;
        let __temp_17710 = __temp_17705 << 0x3u32;
        let __temp_17711 = __temp_17709 | __temp_17710;
        let __temp_17712 = self.__reg_state_7 == 0x3u32;
        let __temp_17713 = __temp_17712 & self.__reg_bus_enable_6;
        let __temp_17714 = if __temp_17713 { self.__reg_bus_write_byte_enable_40 } else { __temp_17711 };
        let __temp_17715 = 0x0u32 << 0x4u32;
        let __temp_17716 = __temp_17715 | __temp_17714;
        let __temp_17717 = __temp_17716 << 0x8u32;
        let __temp_17718 = __temp_17717 | 0x0u32;
        let __temp_17719 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17720 = __temp_17719 & 0x3fffffffu32;
        let __temp_17721 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17722 = __temp_17721 & 0x3fffffffu32;
        let __temp_17723 = self.__reg_state_7 == 0x3u32;
        let __temp_17724 = __temp_17723 & self.__reg_bus_enable_6;
        let __temp_17725 = if __temp_17724 { __temp_17722 } else { __temp_17720 };
        let __temp_17726 = __temp_17725 & 0x3u32;
        let __temp_17727 = __temp_17726 == 0x2u32;
        let __temp_17728 = if __temp_17727 { __temp_17718 } else { __temp_17704 };
        let __temp_17729 = true as u32;
        let __temp_17730 = __temp_17729 << 0x1u32;
        let __temp_17731 = __temp_17729 | __temp_17730;
        let __temp_17732 = __temp_17729 << 0x2u32;
        let __temp_17733 = __temp_17731 | __temp_17732;
        let __temp_17734 = __temp_17729 << 0x3u32;
        let __temp_17735 = __temp_17733 | __temp_17734;
        let __temp_17736 = self.__reg_state_7 == 0x3u32;
        let __temp_17737 = __temp_17736 & self.__reg_bus_enable_6;
        let __temp_17738 = if __temp_17737 { self.__reg_bus_write_byte_enable_40 } else { __temp_17735 };
        let __temp_17739 = 0x0u32 << 0x4u32;
        let __temp_17740 = __temp_17739 | __temp_17738;
        let __temp_17741 = __temp_17740 << 0x4u32;
        let __temp_17742 = __temp_17741 | 0x0u32;
        let __temp_17743 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17744 = __temp_17743 & 0x3fffffffu32;
        let __temp_17745 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17746 = __temp_17745 & 0x3fffffffu32;
        let __temp_17747 = self.__reg_state_7 == 0x3u32;
        let __temp_17748 = __temp_17747 & self.__reg_bus_enable_6;
        let __temp_17749 = if __temp_17748 { __temp_17746 } else { __temp_17744 };
        let __temp_17750 = __temp_17749 & 0x3u32;
        let __temp_17751 = __temp_17750 == 0x1u32;
        let __temp_17752 = if __temp_17751 { __temp_17742 } else { __temp_17728 };
        let __temp_17753 = true as u32;
        let __temp_17754 = __temp_17753 << 0x1u32;
        let __temp_17755 = __temp_17753 | __temp_17754;
        let __temp_17756 = __temp_17753 << 0x2u32;
        let __temp_17757 = __temp_17755 | __temp_17756;
        let __temp_17758 = __temp_17753 << 0x3u32;
        let __temp_17759 = __temp_17757 | __temp_17758;
        let __temp_17760 = self.__reg_state_7 == 0x3u32;
        let __temp_17761 = __temp_17760 & self.__reg_bus_enable_6;
        let __temp_17762 = if __temp_17761 { self.__reg_bus_write_byte_enable_40 } else { __temp_17759 };
        let __temp_17763 = 0x0u32 << 0x4u32;
        let __temp_17764 = __temp_17763 | __temp_17762;
        let __temp_17765 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17766 = __temp_17765 & 0x3fffffffu32;
        let __temp_17767 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17768 = __temp_17767 & 0x3fffffffu32;
        let __temp_17769 = self.__reg_state_7 == 0x3u32;
        let __temp_17770 = __temp_17769 & self.__reg_bus_enable_6;
        let __temp_17771 = if __temp_17770 { __temp_17768 } else { __temp_17766 };
        let __temp_17772 = __temp_17771 & 0x3u32;
        let __temp_17773 = __temp_17772 == 0x0u32;
        let __temp_17774 = if __temp_17773 { __temp_17764 } else { __temp_17752 };
        let __temp_17775 = __temp_17774 >> 0xeu32;
        let __temp_17776 = __temp_17775 & 0x1u32;
        let __temp_17777 = __temp_17776 != 0x0u32;
        let __temp_17778 = __temp_17777 as u32;
        let __temp_17779 = __temp_17778 << 0x7u32;
        let __temp_17780 = __temp_17779 | __temp_17692;
        let __temp_17781 = self.__reg_state_7 == 0x3u32;
        let __temp_17782 = __temp_17781 & self.__reg_bus_enable_6;
        let __temp_17783 = __temp_17782 & self.__reg_bus_write_5;
        let __temp_17784 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17785 = __temp_17784 & 0x3fffffffu32;
        let __temp_17786 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17787 = __temp_17786 & 0x3fffffffu32;
        let __temp_17788 = self.__reg_state_7 == 0x3u32;
        let __temp_17789 = __temp_17788 & self.__reg_bus_enable_6;
        let __temp_17790 = if __temp_17789 { __temp_17787 } else { __temp_17785 };
        let __temp_17791 = __temp_17790 >> 0x2u32;
        let __temp_17792 = __temp_17791 & 0xfffffffu32;
        let __temp_17793 = __temp_17792 & 0xffffffu32;
        let __temp_17794 = __temp_17793 >> 0x14u32;
        let __temp_17795 = __temp_17794 & 0xfu32;
        let __temp_17796 = __temp_17795 == 0x6u32;
        let __temp_17797 = self.__reg_count_12 >> 0x5u32;
        let __temp_17798 = __temp_17797 & 0x1u32;
        let __temp_17799 = __temp_17798 != 0x0u32;
        let __temp_17800 = !__temp_17799;
        let __temp_17801 = !false;
        let __temp_17802 = __temp_17801 & __temp_17800;
        let __temp_17803 = self.__reg_state_7 == 0x3u32;
        let __temp_17804 = __temp_17803 & self.__reg_bus_enable_6;
        let __temp_17805 = __temp_17804 & self.__reg_bus_write_5;
        let __temp_17806 = __temp_17805 | __temp_17802;
        let __temp_17807 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17808 = __temp_17807 & 0x3fffffffu32;
        let __temp_17809 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17810 = __temp_17809 & 0x3fffffffu32;
        let __temp_17811 = self.__reg_state_7 == 0x3u32;
        let __temp_17812 = __temp_17811 & self.__reg_bus_enable_6;
        let __temp_17813 = if __temp_17812 { __temp_17810 } else { __temp_17808 };
        let __temp_17814 = __temp_17813 >> 0x2u32;
        let __temp_17815 = __temp_17814 & 0xfffffffu32;
        let __temp_17816 = __temp_17815 >> 0x18u32;
        let __temp_17817 = __temp_17816 & 0xfu32;
        let __temp_17818 = __temp_17817 == 0x0u32;
        let __temp_17819 = self.__reg_count_15 >> 0x5u32;
        let __temp_17820 = __temp_17819 & 0x1u32;
        let __temp_17821 = __temp_17820 != 0x0u32;
        let __temp_17822 = !__temp_17821;
        let __temp_17823 = !false;
        let __temp_17824 = __temp_17823 & __temp_17822;
        let __temp_17825 = self.__reg_state_7 == 0x3u32;
        let __temp_17826 = __temp_17825 & self.__reg_bus_enable_6;
        let __temp_17827 = __temp_17826 & self.__reg_bus_write_5;
        let __temp_17828 = __temp_17827 | __temp_17824;
        let __temp_17829 = self.__reg_state_7 == 0x3u32;
        let __temp_17830 = __temp_17829 & self.__reg_bus_enable_6;
        let __temp_17831 = self.__reg_state_7 == 0x0u32;
        let __temp_17832 = __temp_17831 | __temp_17830;
        let __temp_17833 = __temp_17832 & __temp_17828;
        let __temp_17834 = __temp_17833 & __temp_17818;
        let __temp_17835 = __temp_17834 & __temp_17806;
        let __temp_17836 = __temp_17835 & __temp_17796;
        let __temp_17837 = __temp_17836 & __temp_17783;
        let __temp_17838 = if __temp_17837 { __temp_17780 } else { __temp_17079 };
        let __temp_17839 = __temp_17838 >> 0x5u32;
        let __temp_17840 = __temp_17839 & 0x1u32;
        let __temp_17841 = __temp_17840 != 0x0u32;
        let __temp_17842 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_17843 = __temp_17842 & 0x1u32;
        let __temp_17844 = __temp_17843 != 0x0u32;
        let __temp_17845 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_17846 = __temp_17845 != 0x0u32;
        let __temp_17847 = !__temp_17846;
        let __temp_17848 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_17849 = __temp_17848 | __temp_17847;
        let __temp_17850 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_17851 = __temp_17850 & __temp_17849;
        let __temp_17852 = __temp_17851 & __temp_17844;
        let __temp_17853 = self.__reg_state_7 == 0x3u32;
        let __temp_17854 = __temp_17853 & self.__reg_bus_enable_6;
        let __temp_17855 = __temp_17854 & self.__reg_bus_write_5;
        let __temp_17856 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17857 = __temp_17856 & 0x3fffffffu32;
        let __temp_17858 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17859 = __temp_17858 & 0x3fffffffu32;
        let __temp_17860 = self.__reg_state_7 == 0x3u32;
        let __temp_17861 = __temp_17860 & self.__reg_bus_enable_6;
        let __temp_17862 = if __temp_17861 { __temp_17859 } else { __temp_17857 };
        let __temp_17863 = __temp_17862 >> 0x2u32;
        let __temp_17864 = __temp_17863 & 0xfffffffu32;
        let __temp_17865 = __temp_17864 & 0xffffffu32;
        let __temp_17866 = __temp_17865 >> 0x14u32;
        let __temp_17867 = __temp_17866 & 0xfu32;
        let __temp_17868 = __temp_17867 == 0x6u32;
        let __temp_17869 = self.__reg_count_12 >> 0x5u32;
        let __temp_17870 = __temp_17869 & 0x1u32;
        let __temp_17871 = __temp_17870 != 0x0u32;
        let __temp_17872 = !__temp_17871;
        let __temp_17873 = !false;
        let __temp_17874 = __temp_17873 & __temp_17872;
        let __temp_17875 = self.__reg_state_7 == 0x3u32;
        let __temp_17876 = __temp_17875 & self.__reg_bus_enable_6;
        let __temp_17877 = __temp_17876 & self.__reg_bus_write_5;
        let __temp_17878 = __temp_17877 | __temp_17874;
        let __temp_17879 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17880 = __temp_17879 & 0x3fffffffu32;
        let __temp_17881 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17882 = __temp_17881 & 0x3fffffffu32;
        let __temp_17883 = self.__reg_state_7 == 0x3u32;
        let __temp_17884 = __temp_17883 & self.__reg_bus_enable_6;
        let __temp_17885 = if __temp_17884 { __temp_17882 } else { __temp_17880 };
        let __temp_17886 = __temp_17885 >> 0x2u32;
        let __temp_17887 = __temp_17886 & 0xfffffffu32;
        let __temp_17888 = __temp_17887 >> 0x18u32;
        let __temp_17889 = __temp_17888 & 0xfu32;
        let __temp_17890 = __temp_17889 == 0x0u32;
        let __temp_17891 = self.__reg_count_15 >> 0x5u32;
        let __temp_17892 = __temp_17891 & 0x1u32;
        let __temp_17893 = __temp_17892 != 0x0u32;
        let __temp_17894 = !__temp_17893;
        let __temp_17895 = !false;
        let __temp_17896 = __temp_17895 & __temp_17894;
        let __temp_17897 = self.__reg_state_7 == 0x3u32;
        let __temp_17898 = __temp_17897 & self.__reg_bus_enable_6;
        let __temp_17899 = __temp_17898 & self.__reg_bus_write_5;
        let __temp_17900 = __temp_17899 | __temp_17896;
        let __temp_17901 = self.__reg_state_7 == 0x3u32;
        let __temp_17902 = __temp_17901 & self.__reg_bus_enable_6;
        let __temp_17903 = self.__reg_state_7 == 0x0u32;
        let __temp_17904 = __temp_17903 | __temp_17902;
        let __temp_17905 = __temp_17904 & __temp_17900;
        let __temp_17906 = __temp_17905 & __temp_17890;
        let __temp_17907 = __temp_17906 & __temp_17878;
        let __temp_17908 = __temp_17907 & __temp_17868;
        let __temp_17909 = __temp_17908 & __temp_17855;
        let __temp_17910 = __temp_17909 | __temp_17852;
        let __temp_17911 = __temp_17910 & __temp_17841;
        self.depth_buffer_element_5_28_write_port_enable = __temp_17911;
        self.ddr3_mem_element_13_17_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_13_17_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_13_17_write_port_address = __temp_1094;
        let __temp_17912 = self.__reg_bus_write_data_1 as u128;
        let __temp_17913 = __temp_17912 << 0x60u32;
        let __temp_17914 = __temp_17913 | 0x0u128;
        let __temp_17915 = 0x0u32 as u64;
        let __temp_17916 = self.__reg_bus_write_data_1 as u64;
        let __temp_17917 = __temp_17915 << 0x20u32;
        let __temp_17918 = __temp_17917 | __temp_17916;
        let __temp_17919 = __temp_17918 as u128;
        let __temp_17920 = 0x0u64 as u128;
        let __temp_17921 = __temp_17919 << 0x40u32;
        let __temp_17922 = __temp_17921 | __temp_17920;
        let __temp_17923 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17924 = __temp_17923 & 0x3fffffffu32;
        let __temp_17925 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17926 = __temp_17925 & 0x3fffffffu32;
        let __temp_17927 = self.__reg_state_7 == 0x3u32;
        let __temp_17928 = __temp_17927 & self.__reg_bus_enable_6;
        let __temp_17929 = if __temp_17928 { __temp_17926 } else { __temp_17924 };
        let __temp_17930 = __temp_17929 & 0x3u32;
        let __temp_17931 = __temp_17930 == 0x2u32;
        let __temp_17932 = if __temp_17931 { __temp_17922 } else { __temp_17914 };
        let __temp_17933 = 0x0u64 as u128;
        let __temp_17934 = self.__reg_bus_write_data_1 as u128;
        let __temp_17935 = __temp_17933 << 0x20u32;
        let __temp_17936 = __temp_17935 | __temp_17934;
        let __temp_17937 = 0x0u32 as u128;
        let __temp_17938 = __temp_17936 << 0x20u32;
        let __temp_17939 = __temp_17938 | __temp_17937;
        let __temp_17940 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17941 = __temp_17940 & 0x3fffffffu32;
        let __temp_17942 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17943 = __temp_17942 & 0x3fffffffu32;
        let __temp_17944 = self.__reg_state_7 == 0x3u32;
        let __temp_17945 = __temp_17944 & self.__reg_bus_enable_6;
        let __temp_17946 = if __temp_17945 { __temp_17943 } else { __temp_17941 };
        let __temp_17947 = __temp_17946 & 0x3u32;
        let __temp_17948 = __temp_17947 == 0x1u32;
        let __temp_17949 = if __temp_17948 { __temp_17939 } else { __temp_17932 };
        let __temp_17950 = self.__reg_bus_write_data_1 as u128;
        let __temp_17951 = 0x0u128 << 0x20u32;
        let __temp_17952 = __temp_17951 | __temp_17950;
        let __temp_17953 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17954 = __temp_17953 & 0x3fffffffu32;
        let __temp_17955 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17956 = __temp_17955 & 0x3fffffffu32;
        let __temp_17957 = self.__reg_state_7 == 0x3u32;
        let __temp_17958 = __temp_17957 & self.__reg_bus_enable_6;
        let __temp_17959 = if __temp_17958 { __temp_17956 } else { __temp_17954 };
        let __temp_17960 = __temp_17959 & 0x3u32;
        let __temp_17961 = __temp_17960 == 0x0u32;
        let __temp_17962 = if __temp_17961 { __temp_17952 } else { __temp_17949 };
        let __temp_17963 = __temp_17962 >> 0x68u32;
        let __temp_17964 = __temp_17963 as u32;
        let __temp_17965 = __temp_17964 & 0xffu32;
        self.ddr3_mem_element_13_17_write_port_value = __temp_17965;
        let __temp_17966 = true as u32;
        let __temp_17967 = __temp_17966 << 0x1u32;
        let __temp_17968 = __temp_17966 | __temp_17967;
        let __temp_17969 = __temp_17966 << 0x2u32;
        let __temp_17970 = __temp_17968 | __temp_17969;
        let __temp_17971 = __temp_17966 << 0x3u32;
        let __temp_17972 = __temp_17970 | __temp_17971;
        let __temp_17973 = self.__reg_state_7 == 0x3u32;
        let __temp_17974 = __temp_17973 & self.__reg_bus_enable_6;
        let __temp_17975 = if __temp_17974 { self.__reg_bus_write_byte_enable_40 } else { __temp_17972 };
        let __temp_17976 = __temp_17975 << 0xcu32;
        let __temp_17977 = __temp_17976 | 0x0u32;
        let __temp_17978 = true as u32;
        let __temp_17979 = __temp_17978 << 0x1u32;
        let __temp_17980 = __temp_17978 | __temp_17979;
        let __temp_17981 = __temp_17978 << 0x2u32;
        let __temp_17982 = __temp_17980 | __temp_17981;
        let __temp_17983 = __temp_17978 << 0x3u32;
        let __temp_17984 = __temp_17982 | __temp_17983;
        let __temp_17985 = self.__reg_state_7 == 0x3u32;
        let __temp_17986 = __temp_17985 & self.__reg_bus_enable_6;
        let __temp_17987 = if __temp_17986 { self.__reg_bus_write_byte_enable_40 } else { __temp_17984 };
        let __temp_17988 = 0x0u32 << 0x4u32;
        let __temp_17989 = __temp_17988 | __temp_17987;
        let __temp_17990 = __temp_17989 << 0x8u32;
        let __temp_17991 = __temp_17990 | 0x0u32;
        let __temp_17992 = self.__reg_pc_13 >> 0x2u32;
        let __temp_17993 = __temp_17992 & 0x3fffffffu32;
        let __temp_17994 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_17995 = __temp_17994 & 0x3fffffffu32;
        let __temp_17996 = self.__reg_state_7 == 0x3u32;
        let __temp_17997 = __temp_17996 & self.__reg_bus_enable_6;
        let __temp_17998 = if __temp_17997 { __temp_17995 } else { __temp_17993 };
        let __temp_17999 = __temp_17998 & 0x3u32;
        let __temp_18000 = __temp_17999 == 0x2u32;
        let __temp_18001 = if __temp_18000 { __temp_17991 } else { __temp_17977 };
        let __temp_18002 = true as u32;
        let __temp_18003 = __temp_18002 << 0x1u32;
        let __temp_18004 = __temp_18002 | __temp_18003;
        let __temp_18005 = __temp_18002 << 0x2u32;
        let __temp_18006 = __temp_18004 | __temp_18005;
        let __temp_18007 = __temp_18002 << 0x3u32;
        let __temp_18008 = __temp_18006 | __temp_18007;
        let __temp_18009 = self.__reg_state_7 == 0x3u32;
        let __temp_18010 = __temp_18009 & self.__reg_bus_enable_6;
        let __temp_18011 = if __temp_18010 { self.__reg_bus_write_byte_enable_40 } else { __temp_18008 };
        let __temp_18012 = 0x0u32 << 0x4u32;
        let __temp_18013 = __temp_18012 | __temp_18011;
        let __temp_18014 = __temp_18013 << 0x4u32;
        let __temp_18015 = __temp_18014 | 0x0u32;
        let __temp_18016 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18017 = __temp_18016 & 0x3fffffffu32;
        let __temp_18018 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18019 = __temp_18018 & 0x3fffffffu32;
        let __temp_18020 = self.__reg_state_7 == 0x3u32;
        let __temp_18021 = __temp_18020 & self.__reg_bus_enable_6;
        let __temp_18022 = if __temp_18021 { __temp_18019 } else { __temp_18017 };
        let __temp_18023 = __temp_18022 & 0x3u32;
        let __temp_18024 = __temp_18023 == 0x1u32;
        let __temp_18025 = if __temp_18024 { __temp_18015 } else { __temp_18001 };
        let __temp_18026 = true as u32;
        let __temp_18027 = __temp_18026 << 0x1u32;
        let __temp_18028 = __temp_18026 | __temp_18027;
        let __temp_18029 = __temp_18026 << 0x2u32;
        let __temp_18030 = __temp_18028 | __temp_18029;
        let __temp_18031 = __temp_18026 << 0x3u32;
        let __temp_18032 = __temp_18030 | __temp_18031;
        let __temp_18033 = self.__reg_state_7 == 0x3u32;
        let __temp_18034 = __temp_18033 & self.__reg_bus_enable_6;
        let __temp_18035 = if __temp_18034 { self.__reg_bus_write_byte_enable_40 } else { __temp_18032 };
        let __temp_18036 = 0x0u32 << 0x4u32;
        let __temp_18037 = __temp_18036 | __temp_18035;
        let __temp_18038 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18039 = __temp_18038 & 0x3fffffffu32;
        let __temp_18040 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18041 = __temp_18040 & 0x3fffffffu32;
        let __temp_18042 = self.__reg_state_7 == 0x3u32;
        let __temp_18043 = __temp_18042 & self.__reg_bus_enable_6;
        let __temp_18044 = if __temp_18043 { __temp_18041 } else { __temp_18039 };
        let __temp_18045 = __temp_18044 & 0x3u32;
        let __temp_18046 = __temp_18045 == 0x0u32;
        let __temp_18047 = if __temp_18046 { __temp_18037 } else { __temp_18025 };
        let __temp_18048 = __temp_18047 >> 0xdu32;
        let __temp_18049 = __temp_18048 & 0x1u32;
        let __temp_18050 = __temp_18049 != 0x0u32;
        let __temp_18051 = self.__reg_state_7 == 0x3u32;
        let __temp_18052 = __temp_18051 & self.__reg_bus_enable_6;
        let __temp_18053 = __temp_18052 & self.__reg_bus_write_5;
        let __temp_18054 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18055 = __temp_18054 & 0x3fffffffu32;
        let __temp_18056 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18057 = __temp_18056 & 0x3fffffffu32;
        let __temp_18058 = self.__reg_state_7 == 0x3u32;
        let __temp_18059 = __temp_18058 & self.__reg_bus_enable_6;
        let __temp_18060 = if __temp_18059 { __temp_18057 } else { __temp_18055 };
        let __temp_18061 = __temp_18060 >> 0x2u32;
        let __temp_18062 = __temp_18061 & 0xfffffffu32;
        let __temp_18063 = __temp_18062 >> 0x18u32;
        let __temp_18064 = __temp_18063 & 0xfu32;
        let __temp_18065 = __temp_18064 == 0x1u32;
        let __temp_18066 = self.__reg_count_15 >> 0x5u32;
        let __temp_18067 = __temp_18066 & 0x1u32;
        let __temp_18068 = __temp_18067 != 0x0u32;
        let __temp_18069 = !__temp_18068;
        let __temp_18070 = !false;
        let __temp_18071 = __temp_18070 & __temp_18069;
        let __temp_18072 = self.__reg_state_7 == 0x3u32;
        let __temp_18073 = __temp_18072 & self.__reg_bus_enable_6;
        let __temp_18074 = __temp_18073 & self.__reg_bus_write_5;
        let __temp_18075 = __temp_18074 | __temp_18071;
        let __temp_18076 = self.__reg_state_7 == 0x3u32;
        let __temp_18077 = __temp_18076 & self.__reg_bus_enable_6;
        let __temp_18078 = self.__reg_state_7 == 0x0u32;
        let __temp_18079 = __temp_18078 | __temp_18077;
        let __temp_18080 = __temp_18079 & __temp_18075;
        let __temp_18081 = __temp_18080 & __temp_18065;
        let __temp_18082 = __temp_18081 & __temp_18053;
        let __temp_18083 = __temp_18082 & __temp_18050;
        self.ddr3_mem_element_13_17_write_port_enable = __temp_18083;
        self.ddr3_mem_element_5_9_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_5_9_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_5_9_write_port_address = __temp_1094;
        let __temp_18084 = self.__reg_bus_write_data_1 as u128;
        let __temp_18085 = __temp_18084 << 0x60u32;
        let __temp_18086 = __temp_18085 | 0x0u128;
        let __temp_18087 = 0x0u32 as u64;
        let __temp_18088 = self.__reg_bus_write_data_1 as u64;
        let __temp_18089 = __temp_18087 << 0x20u32;
        let __temp_18090 = __temp_18089 | __temp_18088;
        let __temp_18091 = __temp_18090 as u128;
        let __temp_18092 = 0x0u64 as u128;
        let __temp_18093 = __temp_18091 << 0x40u32;
        let __temp_18094 = __temp_18093 | __temp_18092;
        let __temp_18095 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18096 = __temp_18095 & 0x3fffffffu32;
        let __temp_18097 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18098 = __temp_18097 & 0x3fffffffu32;
        let __temp_18099 = self.__reg_state_7 == 0x3u32;
        let __temp_18100 = __temp_18099 & self.__reg_bus_enable_6;
        let __temp_18101 = if __temp_18100 { __temp_18098 } else { __temp_18096 };
        let __temp_18102 = __temp_18101 & 0x3u32;
        let __temp_18103 = __temp_18102 == 0x2u32;
        let __temp_18104 = if __temp_18103 { __temp_18094 } else { __temp_18086 };
        let __temp_18105 = 0x0u64 as u128;
        let __temp_18106 = self.__reg_bus_write_data_1 as u128;
        let __temp_18107 = __temp_18105 << 0x20u32;
        let __temp_18108 = __temp_18107 | __temp_18106;
        let __temp_18109 = 0x0u32 as u128;
        let __temp_18110 = __temp_18108 << 0x20u32;
        let __temp_18111 = __temp_18110 | __temp_18109;
        let __temp_18112 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18113 = __temp_18112 & 0x3fffffffu32;
        let __temp_18114 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18115 = __temp_18114 & 0x3fffffffu32;
        let __temp_18116 = self.__reg_state_7 == 0x3u32;
        let __temp_18117 = __temp_18116 & self.__reg_bus_enable_6;
        let __temp_18118 = if __temp_18117 { __temp_18115 } else { __temp_18113 };
        let __temp_18119 = __temp_18118 & 0x3u32;
        let __temp_18120 = __temp_18119 == 0x1u32;
        let __temp_18121 = if __temp_18120 { __temp_18111 } else { __temp_18104 };
        let __temp_18122 = self.__reg_bus_write_data_1 as u128;
        let __temp_18123 = 0x0u128 << 0x20u32;
        let __temp_18124 = __temp_18123 | __temp_18122;
        let __temp_18125 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18126 = __temp_18125 & 0x3fffffffu32;
        let __temp_18127 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18128 = __temp_18127 & 0x3fffffffu32;
        let __temp_18129 = self.__reg_state_7 == 0x3u32;
        let __temp_18130 = __temp_18129 & self.__reg_bus_enable_6;
        let __temp_18131 = if __temp_18130 { __temp_18128 } else { __temp_18126 };
        let __temp_18132 = __temp_18131 & 0x3u32;
        let __temp_18133 = __temp_18132 == 0x0u32;
        let __temp_18134 = if __temp_18133 { __temp_18124 } else { __temp_18121 };
        let __temp_18135 = __temp_18134 >> 0x28u32;
        let __temp_18136 = __temp_18135 as u32;
        let __temp_18137 = __temp_18136 & 0xffu32;
        self.ddr3_mem_element_5_9_write_port_value = __temp_18137;
        let __temp_18138 = true as u32;
        let __temp_18139 = __temp_18138 << 0x1u32;
        let __temp_18140 = __temp_18138 | __temp_18139;
        let __temp_18141 = __temp_18138 << 0x2u32;
        let __temp_18142 = __temp_18140 | __temp_18141;
        let __temp_18143 = __temp_18138 << 0x3u32;
        let __temp_18144 = __temp_18142 | __temp_18143;
        let __temp_18145 = self.__reg_state_7 == 0x3u32;
        let __temp_18146 = __temp_18145 & self.__reg_bus_enable_6;
        let __temp_18147 = if __temp_18146 { self.__reg_bus_write_byte_enable_40 } else { __temp_18144 };
        let __temp_18148 = __temp_18147 << 0xcu32;
        let __temp_18149 = __temp_18148 | 0x0u32;
        let __temp_18150 = true as u32;
        let __temp_18151 = __temp_18150 << 0x1u32;
        let __temp_18152 = __temp_18150 | __temp_18151;
        let __temp_18153 = __temp_18150 << 0x2u32;
        let __temp_18154 = __temp_18152 | __temp_18153;
        let __temp_18155 = __temp_18150 << 0x3u32;
        let __temp_18156 = __temp_18154 | __temp_18155;
        let __temp_18157 = self.__reg_state_7 == 0x3u32;
        let __temp_18158 = __temp_18157 & self.__reg_bus_enable_6;
        let __temp_18159 = if __temp_18158 { self.__reg_bus_write_byte_enable_40 } else { __temp_18156 };
        let __temp_18160 = 0x0u32 << 0x4u32;
        let __temp_18161 = __temp_18160 | __temp_18159;
        let __temp_18162 = __temp_18161 << 0x8u32;
        let __temp_18163 = __temp_18162 | 0x0u32;
        let __temp_18164 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18165 = __temp_18164 & 0x3fffffffu32;
        let __temp_18166 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18167 = __temp_18166 & 0x3fffffffu32;
        let __temp_18168 = self.__reg_state_7 == 0x3u32;
        let __temp_18169 = __temp_18168 & self.__reg_bus_enable_6;
        let __temp_18170 = if __temp_18169 { __temp_18167 } else { __temp_18165 };
        let __temp_18171 = __temp_18170 & 0x3u32;
        let __temp_18172 = __temp_18171 == 0x2u32;
        let __temp_18173 = if __temp_18172 { __temp_18163 } else { __temp_18149 };
        let __temp_18174 = true as u32;
        let __temp_18175 = __temp_18174 << 0x1u32;
        let __temp_18176 = __temp_18174 | __temp_18175;
        let __temp_18177 = __temp_18174 << 0x2u32;
        let __temp_18178 = __temp_18176 | __temp_18177;
        let __temp_18179 = __temp_18174 << 0x3u32;
        let __temp_18180 = __temp_18178 | __temp_18179;
        let __temp_18181 = self.__reg_state_7 == 0x3u32;
        let __temp_18182 = __temp_18181 & self.__reg_bus_enable_6;
        let __temp_18183 = if __temp_18182 { self.__reg_bus_write_byte_enable_40 } else { __temp_18180 };
        let __temp_18184 = 0x0u32 << 0x4u32;
        let __temp_18185 = __temp_18184 | __temp_18183;
        let __temp_18186 = __temp_18185 << 0x4u32;
        let __temp_18187 = __temp_18186 | 0x0u32;
        let __temp_18188 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18189 = __temp_18188 & 0x3fffffffu32;
        let __temp_18190 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18191 = __temp_18190 & 0x3fffffffu32;
        let __temp_18192 = self.__reg_state_7 == 0x3u32;
        let __temp_18193 = __temp_18192 & self.__reg_bus_enable_6;
        let __temp_18194 = if __temp_18193 { __temp_18191 } else { __temp_18189 };
        let __temp_18195 = __temp_18194 & 0x3u32;
        let __temp_18196 = __temp_18195 == 0x1u32;
        let __temp_18197 = if __temp_18196 { __temp_18187 } else { __temp_18173 };
        let __temp_18198 = true as u32;
        let __temp_18199 = __temp_18198 << 0x1u32;
        let __temp_18200 = __temp_18198 | __temp_18199;
        let __temp_18201 = __temp_18198 << 0x2u32;
        let __temp_18202 = __temp_18200 | __temp_18201;
        let __temp_18203 = __temp_18198 << 0x3u32;
        let __temp_18204 = __temp_18202 | __temp_18203;
        let __temp_18205 = self.__reg_state_7 == 0x3u32;
        let __temp_18206 = __temp_18205 & self.__reg_bus_enable_6;
        let __temp_18207 = if __temp_18206 { self.__reg_bus_write_byte_enable_40 } else { __temp_18204 };
        let __temp_18208 = 0x0u32 << 0x4u32;
        let __temp_18209 = __temp_18208 | __temp_18207;
        let __temp_18210 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18211 = __temp_18210 & 0x3fffffffu32;
        let __temp_18212 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18213 = __temp_18212 & 0x3fffffffu32;
        let __temp_18214 = self.__reg_state_7 == 0x3u32;
        let __temp_18215 = __temp_18214 & self.__reg_bus_enable_6;
        let __temp_18216 = if __temp_18215 { __temp_18213 } else { __temp_18211 };
        let __temp_18217 = __temp_18216 & 0x3u32;
        let __temp_18218 = __temp_18217 == 0x0u32;
        let __temp_18219 = if __temp_18218 { __temp_18209 } else { __temp_18197 };
        let __temp_18220 = __temp_18219 >> 0x5u32;
        let __temp_18221 = __temp_18220 & 0x1u32;
        let __temp_18222 = __temp_18221 != 0x0u32;
        let __temp_18223 = self.__reg_state_7 == 0x3u32;
        let __temp_18224 = __temp_18223 & self.__reg_bus_enable_6;
        let __temp_18225 = __temp_18224 & self.__reg_bus_write_5;
        let __temp_18226 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18227 = __temp_18226 & 0x3fffffffu32;
        let __temp_18228 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18229 = __temp_18228 & 0x3fffffffu32;
        let __temp_18230 = self.__reg_state_7 == 0x3u32;
        let __temp_18231 = __temp_18230 & self.__reg_bus_enable_6;
        let __temp_18232 = if __temp_18231 { __temp_18229 } else { __temp_18227 };
        let __temp_18233 = __temp_18232 >> 0x2u32;
        let __temp_18234 = __temp_18233 & 0xfffffffu32;
        let __temp_18235 = __temp_18234 >> 0x18u32;
        let __temp_18236 = __temp_18235 & 0xfu32;
        let __temp_18237 = __temp_18236 == 0x1u32;
        let __temp_18238 = self.__reg_count_15 >> 0x5u32;
        let __temp_18239 = __temp_18238 & 0x1u32;
        let __temp_18240 = __temp_18239 != 0x0u32;
        let __temp_18241 = !__temp_18240;
        let __temp_18242 = !false;
        let __temp_18243 = __temp_18242 & __temp_18241;
        let __temp_18244 = self.__reg_state_7 == 0x3u32;
        let __temp_18245 = __temp_18244 & self.__reg_bus_enable_6;
        let __temp_18246 = __temp_18245 & self.__reg_bus_write_5;
        let __temp_18247 = __temp_18246 | __temp_18243;
        let __temp_18248 = self.__reg_state_7 == 0x3u32;
        let __temp_18249 = __temp_18248 & self.__reg_bus_enable_6;
        let __temp_18250 = self.__reg_state_7 == 0x0u32;
        let __temp_18251 = __temp_18250 | __temp_18249;
        let __temp_18252 = __temp_18251 & __temp_18247;
        let __temp_18253 = __temp_18252 & __temp_18237;
        let __temp_18254 = __temp_18253 & __temp_18225;
        let __temp_18255 = __temp_18254 & __temp_18222;
        self.ddr3_mem_element_5_9_write_port_enable = __temp_18255;
        self.color_buffer_element_0_32_read_port_0_address = __temp_73;
        self.color_buffer_element_0_32_read_port_0_enable = __temp_132;
        self.color_buffer_element_0_32_write_port_address = __temp_204;
        let __temp_18256 = self.__reg_stage_21_color_165 as u128;
        let __temp_18257 = __temp_18256 << 0x20u32;
        let __temp_18258 = __temp_18256 | __temp_18257;
        let __temp_18259 = __temp_18256 << 0x40u32;
        let __temp_18260 = __temp_18258 | __temp_18259;
        let __temp_18261 = __temp_18256 << 0x60u32;
        let __temp_18262 = __temp_18260 | __temp_18261;
        let __temp_18263 = self.__reg_bus_write_data_1 as u128;
        let __temp_18264 = __temp_18263 << 0x60u32;
        let __temp_18265 = __temp_18264 | 0x0u128;
        let __temp_18266 = 0x0u32 as u64;
        let __temp_18267 = self.__reg_bus_write_data_1 as u64;
        let __temp_18268 = __temp_18266 << 0x20u32;
        let __temp_18269 = __temp_18268 | __temp_18267;
        let __temp_18270 = __temp_18269 as u128;
        let __temp_18271 = 0x0u64 as u128;
        let __temp_18272 = __temp_18270 << 0x40u32;
        let __temp_18273 = __temp_18272 | __temp_18271;
        let __temp_18274 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18275 = __temp_18274 & 0x3fffffffu32;
        let __temp_18276 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18277 = __temp_18276 & 0x3fffffffu32;
        let __temp_18278 = self.__reg_state_7 == 0x3u32;
        let __temp_18279 = __temp_18278 & self.__reg_bus_enable_6;
        let __temp_18280 = if __temp_18279 { __temp_18277 } else { __temp_18275 };
        let __temp_18281 = __temp_18280 & 0x3u32;
        let __temp_18282 = __temp_18281 == 0x2u32;
        let __temp_18283 = if __temp_18282 { __temp_18273 } else { __temp_18265 };
        let __temp_18284 = 0x0u64 as u128;
        let __temp_18285 = self.__reg_bus_write_data_1 as u128;
        let __temp_18286 = __temp_18284 << 0x20u32;
        let __temp_18287 = __temp_18286 | __temp_18285;
        let __temp_18288 = 0x0u32 as u128;
        let __temp_18289 = __temp_18287 << 0x20u32;
        let __temp_18290 = __temp_18289 | __temp_18288;
        let __temp_18291 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18292 = __temp_18291 & 0x3fffffffu32;
        let __temp_18293 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18294 = __temp_18293 & 0x3fffffffu32;
        let __temp_18295 = self.__reg_state_7 == 0x3u32;
        let __temp_18296 = __temp_18295 & self.__reg_bus_enable_6;
        let __temp_18297 = if __temp_18296 { __temp_18294 } else { __temp_18292 };
        let __temp_18298 = __temp_18297 & 0x3u32;
        let __temp_18299 = __temp_18298 == 0x1u32;
        let __temp_18300 = if __temp_18299 { __temp_18290 } else { __temp_18283 };
        let __temp_18301 = self.__reg_bus_write_data_1 as u128;
        let __temp_18302 = 0x0u128 << 0x20u32;
        let __temp_18303 = __temp_18302 | __temp_18301;
        let __temp_18304 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18305 = __temp_18304 & 0x3fffffffu32;
        let __temp_18306 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18307 = __temp_18306 & 0x3fffffffu32;
        let __temp_18308 = self.__reg_state_7 == 0x3u32;
        let __temp_18309 = __temp_18308 & self.__reg_bus_enable_6;
        let __temp_18310 = if __temp_18309 { __temp_18307 } else { __temp_18305 };
        let __temp_18311 = __temp_18310 & 0x3u32;
        let __temp_18312 = __temp_18311 == 0x0u32;
        let __temp_18313 = if __temp_18312 { __temp_18303 } else { __temp_18300 };
        let __temp_18314 = self.__reg_state_7 == 0x3u32;
        let __temp_18315 = __temp_18314 & self.__reg_bus_enable_6;
        let __temp_18316 = __temp_18315 & self.__reg_bus_write_5;
        let __temp_18317 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18318 = __temp_18317 & 0x3fffffffu32;
        let __temp_18319 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18320 = __temp_18319 & 0x3fffffffu32;
        let __temp_18321 = self.__reg_state_7 == 0x3u32;
        let __temp_18322 = __temp_18321 & self.__reg_bus_enable_6;
        let __temp_18323 = if __temp_18322 { __temp_18320 } else { __temp_18318 };
        let __temp_18324 = __temp_18323 >> 0x2u32;
        let __temp_18325 = __temp_18324 & 0xfffffffu32;
        let __temp_18326 = __temp_18325 & 0xffffffu32;
        let __temp_18327 = __temp_18326 >> 0x14u32;
        let __temp_18328 = __temp_18327 & 0xfu32;
        let __temp_18329 = __temp_18328 == 0x5u32;
        let __temp_18330 = self.__reg_count_12 >> 0x5u32;
        let __temp_18331 = __temp_18330 & 0x1u32;
        let __temp_18332 = __temp_18331 != 0x0u32;
        let __temp_18333 = !__temp_18332;
        let __temp_18334 = !false;
        let __temp_18335 = __temp_18334 & __temp_18333;
        let __temp_18336 = self.__reg_state_7 == 0x3u32;
        let __temp_18337 = __temp_18336 & self.__reg_bus_enable_6;
        let __temp_18338 = __temp_18337 & self.__reg_bus_write_5;
        let __temp_18339 = __temp_18338 | __temp_18335;
        let __temp_18340 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18341 = __temp_18340 & 0x3fffffffu32;
        let __temp_18342 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18343 = __temp_18342 & 0x3fffffffu32;
        let __temp_18344 = self.__reg_state_7 == 0x3u32;
        let __temp_18345 = __temp_18344 & self.__reg_bus_enable_6;
        let __temp_18346 = if __temp_18345 { __temp_18343 } else { __temp_18341 };
        let __temp_18347 = __temp_18346 >> 0x2u32;
        let __temp_18348 = __temp_18347 & 0xfffffffu32;
        let __temp_18349 = __temp_18348 >> 0x18u32;
        let __temp_18350 = __temp_18349 & 0xfu32;
        let __temp_18351 = __temp_18350 == 0x0u32;
        let __temp_18352 = self.__reg_count_15 >> 0x5u32;
        let __temp_18353 = __temp_18352 & 0x1u32;
        let __temp_18354 = __temp_18353 != 0x0u32;
        let __temp_18355 = !__temp_18354;
        let __temp_18356 = !false;
        let __temp_18357 = __temp_18356 & __temp_18355;
        let __temp_18358 = self.__reg_state_7 == 0x3u32;
        let __temp_18359 = __temp_18358 & self.__reg_bus_enable_6;
        let __temp_18360 = __temp_18359 & self.__reg_bus_write_5;
        let __temp_18361 = __temp_18360 | __temp_18357;
        let __temp_18362 = self.__reg_state_7 == 0x3u32;
        let __temp_18363 = __temp_18362 & self.__reg_bus_enable_6;
        let __temp_18364 = self.__reg_state_7 == 0x0u32;
        let __temp_18365 = __temp_18364 | __temp_18363;
        let __temp_18366 = __temp_18365 & __temp_18361;
        let __temp_18367 = __temp_18366 & __temp_18351;
        let __temp_18368 = __temp_18367 & __temp_18339;
        let __temp_18369 = __temp_18368 & __temp_18329;
        let __temp_18370 = __temp_18369 & __temp_18316;
        let __temp_18371 = if __temp_18370 { __temp_18313 } else { __temp_18262 };
        let __temp_18372 = __temp_18371 as u32;
        self.color_buffer_element_0_32_write_port_value = __temp_18372;
        let __temp_18373 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_18374 = __temp_18373 == 0x0u32;
        let __temp_18375 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_18376 = __temp_18375 == 0x1u32;
        let __temp_18377 = __temp_18376 as u32;
        let __temp_18378 = __temp_18374 as u32;
        let __temp_18379 = __temp_18377 << 0x1u32;
        let __temp_18380 = __temp_18379 | __temp_18378;
        let __temp_18381 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_18382 = __temp_18381 == 0x2u32;
        let __temp_18383 = __temp_18382 as u32;
        let __temp_18384 = __temp_18383 << 0x2u32;
        let __temp_18385 = __temp_18384 | __temp_18380;
        let __temp_18386 = self.__reg_stage_21_tile_addr_45 & 0x3u32;
        let __temp_18387 = __temp_18386 == 0x3u32;
        let __temp_18388 = __temp_18387 as u32;
        let __temp_18389 = __temp_18388 << 0x3u32;
        let __temp_18390 = __temp_18389 | __temp_18385;
        let __temp_18391 = true as u32;
        let __temp_18392 = __temp_18391 << 0x1u32;
        let __temp_18393 = __temp_18391 | __temp_18392;
        let __temp_18394 = __temp_18391 << 0x2u32;
        let __temp_18395 = __temp_18393 | __temp_18394;
        let __temp_18396 = __temp_18391 << 0x3u32;
        let __temp_18397 = __temp_18395 | __temp_18396;
        let __temp_18398 = self.__reg_state_7 == 0x3u32;
        let __temp_18399 = __temp_18398 & self.__reg_bus_enable_6;
        let __temp_18400 = if __temp_18399 { self.__reg_bus_write_byte_enable_40 } else { __temp_18397 };
        let __temp_18401 = __temp_18400 << 0xcu32;
        let __temp_18402 = __temp_18401 | 0x0u32;
        let __temp_18403 = true as u32;
        let __temp_18404 = __temp_18403 << 0x1u32;
        let __temp_18405 = __temp_18403 | __temp_18404;
        let __temp_18406 = __temp_18403 << 0x2u32;
        let __temp_18407 = __temp_18405 | __temp_18406;
        let __temp_18408 = __temp_18403 << 0x3u32;
        let __temp_18409 = __temp_18407 | __temp_18408;
        let __temp_18410 = self.__reg_state_7 == 0x3u32;
        let __temp_18411 = __temp_18410 & self.__reg_bus_enable_6;
        let __temp_18412 = if __temp_18411 { self.__reg_bus_write_byte_enable_40 } else { __temp_18409 };
        let __temp_18413 = 0x0u32 << 0x4u32;
        let __temp_18414 = __temp_18413 | __temp_18412;
        let __temp_18415 = __temp_18414 << 0x8u32;
        let __temp_18416 = __temp_18415 | 0x0u32;
        let __temp_18417 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18418 = __temp_18417 & 0x3fffffffu32;
        let __temp_18419 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18420 = __temp_18419 & 0x3fffffffu32;
        let __temp_18421 = self.__reg_state_7 == 0x3u32;
        let __temp_18422 = __temp_18421 & self.__reg_bus_enable_6;
        let __temp_18423 = if __temp_18422 { __temp_18420 } else { __temp_18418 };
        let __temp_18424 = __temp_18423 & 0x3u32;
        let __temp_18425 = __temp_18424 == 0x2u32;
        let __temp_18426 = if __temp_18425 { __temp_18416 } else { __temp_18402 };
        let __temp_18427 = true as u32;
        let __temp_18428 = __temp_18427 << 0x1u32;
        let __temp_18429 = __temp_18427 | __temp_18428;
        let __temp_18430 = __temp_18427 << 0x2u32;
        let __temp_18431 = __temp_18429 | __temp_18430;
        let __temp_18432 = __temp_18427 << 0x3u32;
        let __temp_18433 = __temp_18431 | __temp_18432;
        let __temp_18434 = self.__reg_state_7 == 0x3u32;
        let __temp_18435 = __temp_18434 & self.__reg_bus_enable_6;
        let __temp_18436 = if __temp_18435 { self.__reg_bus_write_byte_enable_40 } else { __temp_18433 };
        let __temp_18437 = 0x0u32 << 0x4u32;
        let __temp_18438 = __temp_18437 | __temp_18436;
        let __temp_18439 = __temp_18438 << 0x4u32;
        let __temp_18440 = __temp_18439 | 0x0u32;
        let __temp_18441 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18442 = __temp_18441 & 0x3fffffffu32;
        let __temp_18443 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18444 = __temp_18443 & 0x3fffffffu32;
        let __temp_18445 = self.__reg_state_7 == 0x3u32;
        let __temp_18446 = __temp_18445 & self.__reg_bus_enable_6;
        let __temp_18447 = if __temp_18446 { __temp_18444 } else { __temp_18442 };
        let __temp_18448 = __temp_18447 & 0x3u32;
        let __temp_18449 = __temp_18448 == 0x1u32;
        let __temp_18450 = if __temp_18449 { __temp_18440 } else { __temp_18426 };
        let __temp_18451 = true as u32;
        let __temp_18452 = __temp_18451 << 0x1u32;
        let __temp_18453 = __temp_18451 | __temp_18452;
        let __temp_18454 = __temp_18451 << 0x2u32;
        let __temp_18455 = __temp_18453 | __temp_18454;
        let __temp_18456 = __temp_18451 << 0x3u32;
        let __temp_18457 = __temp_18455 | __temp_18456;
        let __temp_18458 = self.__reg_state_7 == 0x3u32;
        let __temp_18459 = __temp_18458 & self.__reg_bus_enable_6;
        let __temp_18460 = if __temp_18459 { self.__reg_bus_write_byte_enable_40 } else { __temp_18457 };
        let __temp_18461 = 0x0u32 << 0x4u32;
        let __temp_18462 = __temp_18461 | __temp_18460;
        let __temp_18463 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18464 = __temp_18463 & 0x3fffffffu32;
        let __temp_18465 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18466 = __temp_18465 & 0x3fffffffu32;
        let __temp_18467 = self.__reg_state_7 == 0x3u32;
        let __temp_18468 = __temp_18467 & self.__reg_bus_enable_6;
        let __temp_18469 = if __temp_18468 { __temp_18466 } else { __temp_18464 };
        let __temp_18470 = __temp_18469 & 0x3u32;
        let __temp_18471 = __temp_18470 == 0x0u32;
        let __temp_18472 = if __temp_18471 { __temp_18462 } else { __temp_18450 };
        let __temp_18473 = __temp_18472 & 0x1u32;
        let __temp_18474 = __temp_18473 != 0x0u32;
        let __temp_18475 = true as u32;
        let __temp_18476 = __temp_18475 << 0x1u32;
        let __temp_18477 = __temp_18475 | __temp_18476;
        let __temp_18478 = __temp_18475 << 0x2u32;
        let __temp_18479 = __temp_18477 | __temp_18478;
        let __temp_18480 = __temp_18475 << 0x3u32;
        let __temp_18481 = __temp_18479 | __temp_18480;
        let __temp_18482 = self.__reg_state_7 == 0x3u32;
        let __temp_18483 = __temp_18482 & self.__reg_bus_enable_6;
        let __temp_18484 = if __temp_18483 { self.__reg_bus_write_byte_enable_40 } else { __temp_18481 };
        let __temp_18485 = __temp_18484 << 0xcu32;
        let __temp_18486 = __temp_18485 | 0x0u32;
        let __temp_18487 = true as u32;
        let __temp_18488 = __temp_18487 << 0x1u32;
        let __temp_18489 = __temp_18487 | __temp_18488;
        let __temp_18490 = __temp_18487 << 0x2u32;
        let __temp_18491 = __temp_18489 | __temp_18490;
        let __temp_18492 = __temp_18487 << 0x3u32;
        let __temp_18493 = __temp_18491 | __temp_18492;
        let __temp_18494 = self.__reg_state_7 == 0x3u32;
        let __temp_18495 = __temp_18494 & self.__reg_bus_enable_6;
        let __temp_18496 = if __temp_18495 { self.__reg_bus_write_byte_enable_40 } else { __temp_18493 };
        let __temp_18497 = 0x0u32 << 0x4u32;
        let __temp_18498 = __temp_18497 | __temp_18496;
        let __temp_18499 = __temp_18498 << 0x8u32;
        let __temp_18500 = __temp_18499 | 0x0u32;
        let __temp_18501 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18502 = __temp_18501 & 0x3fffffffu32;
        let __temp_18503 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18504 = __temp_18503 & 0x3fffffffu32;
        let __temp_18505 = self.__reg_state_7 == 0x3u32;
        let __temp_18506 = __temp_18505 & self.__reg_bus_enable_6;
        let __temp_18507 = if __temp_18506 { __temp_18504 } else { __temp_18502 };
        let __temp_18508 = __temp_18507 & 0x3u32;
        let __temp_18509 = __temp_18508 == 0x2u32;
        let __temp_18510 = if __temp_18509 { __temp_18500 } else { __temp_18486 };
        let __temp_18511 = true as u32;
        let __temp_18512 = __temp_18511 << 0x1u32;
        let __temp_18513 = __temp_18511 | __temp_18512;
        let __temp_18514 = __temp_18511 << 0x2u32;
        let __temp_18515 = __temp_18513 | __temp_18514;
        let __temp_18516 = __temp_18511 << 0x3u32;
        let __temp_18517 = __temp_18515 | __temp_18516;
        let __temp_18518 = self.__reg_state_7 == 0x3u32;
        let __temp_18519 = __temp_18518 & self.__reg_bus_enable_6;
        let __temp_18520 = if __temp_18519 { self.__reg_bus_write_byte_enable_40 } else { __temp_18517 };
        let __temp_18521 = 0x0u32 << 0x4u32;
        let __temp_18522 = __temp_18521 | __temp_18520;
        let __temp_18523 = __temp_18522 << 0x4u32;
        let __temp_18524 = __temp_18523 | 0x0u32;
        let __temp_18525 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18526 = __temp_18525 & 0x3fffffffu32;
        let __temp_18527 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18528 = __temp_18527 & 0x3fffffffu32;
        let __temp_18529 = self.__reg_state_7 == 0x3u32;
        let __temp_18530 = __temp_18529 & self.__reg_bus_enable_6;
        let __temp_18531 = if __temp_18530 { __temp_18528 } else { __temp_18526 };
        let __temp_18532 = __temp_18531 & 0x3u32;
        let __temp_18533 = __temp_18532 == 0x1u32;
        let __temp_18534 = if __temp_18533 { __temp_18524 } else { __temp_18510 };
        let __temp_18535 = true as u32;
        let __temp_18536 = __temp_18535 << 0x1u32;
        let __temp_18537 = __temp_18535 | __temp_18536;
        let __temp_18538 = __temp_18535 << 0x2u32;
        let __temp_18539 = __temp_18537 | __temp_18538;
        let __temp_18540 = __temp_18535 << 0x3u32;
        let __temp_18541 = __temp_18539 | __temp_18540;
        let __temp_18542 = self.__reg_state_7 == 0x3u32;
        let __temp_18543 = __temp_18542 & self.__reg_bus_enable_6;
        let __temp_18544 = if __temp_18543 { self.__reg_bus_write_byte_enable_40 } else { __temp_18541 };
        let __temp_18545 = 0x0u32 << 0x4u32;
        let __temp_18546 = __temp_18545 | __temp_18544;
        let __temp_18547 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18548 = __temp_18547 & 0x3fffffffu32;
        let __temp_18549 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18550 = __temp_18549 & 0x3fffffffu32;
        let __temp_18551 = self.__reg_state_7 == 0x3u32;
        let __temp_18552 = __temp_18551 & self.__reg_bus_enable_6;
        let __temp_18553 = if __temp_18552 { __temp_18550 } else { __temp_18548 };
        let __temp_18554 = __temp_18553 & 0x3u32;
        let __temp_18555 = __temp_18554 == 0x0u32;
        let __temp_18556 = if __temp_18555 { __temp_18546 } else { __temp_18534 };
        let __temp_18557 = __temp_18556 >> 0x4u32;
        let __temp_18558 = __temp_18557 & 0x1u32;
        let __temp_18559 = __temp_18558 != 0x0u32;
        let __temp_18560 = __temp_18559 as u32;
        let __temp_18561 = __temp_18474 as u32;
        let __temp_18562 = __temp_18560 << 0x1u32;
        let __temp_18563 = __temp_18562 | __temp_18561;
        let __temp_18564 = true as u32;
        let __temp_18565 = __temp_18564 << 0x1u32;
        let __temp_18566 = __temp_18564 | __temp_18565;
        let __temp_18567 = __temp_18564 << 0x2u32;
        let __temp_18568 = __temp_18566 | __temp_18567;
        let __temp_18569 = __temp_18564 << 0x3u32;
        let __temp_18570 = __temp_18568 | __temp_18569;
        let __temp_18571 = self.__reg_state_7 == 0x3u32;
        let __temp_18572 = __temp_18571 & self.__reg_bus_enable_6;
        let __temp_18573 = if __temp_18572 { self.__reg_bus_write_byte_enable_40 } else { __temp_18570 };
        let __temp_18574 = __temp_18573 << 0xcu32;
        let __temp_18575 = __temp_18574 | 0x0u32;
        let __temp_18576 = true as u32;
        let __temp_18577 = __temp_18576 << 0x1u32;
        let __temp_18578 = __temp_18576 | __temp_18577;
        let __temp_18579 = __temp_18576 << 0x2u32;
        let __temp_18580 = __temp_18578 | __temp_18579;
        let __temp_18581 = __temp_18576 << 0x3u32;
        let __temp_18582 = __temp_18580 | __temp_18581;
        let __temp_18583 = self.__reg_state_7 == 0x3u32;
        let __temp_18584 = __temp_18583 & self.__reg_bus_enable_6;
        let __temp_18585 = if __temp_18584 { self.__reg_bus_write_byte_enable_40 } else { __temp_18582 };
        let __temp_18586 = 0x0u32 << 0x4u32;
        let __temp_18587 = __temp_18586 | __temp_18585;
        let __temp_18588 = __temp_18587 << 0x8u32;
        let __temp_18589 = __temp_18588 | 0x0u32;
        let __temp_18590 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18591 = __temp_18590 & 0x3fffffffu32;
        let __temp_18592 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18593 = __temp_18592 & 0x3fffffffu32;
        let __temp_18594 = self.__reg_state_7 == 0x3u32;
        let __temp_18595 = __temp_18594 & self.__reg_bus_enable_6;
        let __temp_18596 = if __temp_18595 { __temp_18593 } else { __temp_18591 };
        let __temp_18597 = __temp_18596 & 0x3u32;
        let __temp_18598 = __temp_18597 == 0x2u32;
        let __temp_18599 = if __temp_18598 { __temp_18589 } else { __temp_18575 };
        let __temp_18600 = true as u32;
        let __temp_18601 = __temp_18600 << 0x1u32;
        let __temp_18602 = __temp_18600 | __temp_18601;
        let __temp_18603 = __temp_18600 << 0x2u32;
        let __temp_18604 = __temp_18602 | __temp_18603;
        let __temp_18605 = __temp_18600 << 0x3u32;
        let __temp_18606 = __temp_18604 | __temp_18605;
        let __temp_18607 = self.__reg_state_7 == 0x3u32;
        let __temp_18608 = __temp_18607 & self.__reg_bus_enable_6;
        let __temp_18609 = if __temp_18608 { self.__reg_bus_write_byte_enable_40 } else { __temp_18606 };
        let __temp_18610 = 0x0u32 << 0x4u32;
        let __temp_18611 = __temp_18610 | __temp_18609;
        let __temp_18612 = __temp_18611 << 0x4u32;
        let __temp_18613 = __temp_18612 | 0x0u32;
        let __temp_18614 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18615 = __temp_18614 & 0x3fffffffu32;
        let __temp_18616 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18617 = __temp_18616 & 0x3fffffffu32;
        let __temp_18618 = self.__reg_state_7 == 0x3u32;
        let __temp_18619 = __temp_18618 & self.__reg_bus_enable_6;
        let __temp_18620 = if __temp_18619 { __temp_18617 } else { __temp_18615 };
        let __temp_18621 = __temp_18620 & 0x3u32;
        let __temp_18622 = __temp_18621 == 0x1u32;
        let __temp_18623 = if __temp_18622 { __temp_18613 } else { __temp_18599 };
        let __temp_18624 = true as u32;
        let __temp_18625 = __temp_18624 << 0x1u32;
        let __temp_18626 = __temp_18624 | __temp_18625;
        let __temp_18627 = __temp_18624 << 0x2u32;
        let __temp_18628 = __temp_18626 | __temp_18627;
        let __temp_18629 = __temp_18624 << 0x3u32;
        let __temp_18630 = __temp_18628 | __temp_18629;
        let __temp_18631 = self.__reg_state_7 == 0x3u32;
        let __temp_18632 = __temp_18631 & self.__reg_bus_enable_6;
        let __temp_18633 = if __temp_18632 { self.__reg_bus_write_byte_enable_40 } else { __temp_18630 };
        let __temp_18634 = 0x0u32 << 0x4u32;
        let __temp_18635 = __temp_18634 | __temp_18633;
        let __temp_18636 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18637 = __temp_18636 & 0x3fffffffu32;
        let __temp_18638 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18639 = __temp_18638 & 0x3fffffffu32;
        let __temp_18640 = self.__reg_state_7 == 0x3u32;
        let __temp_18641 = __temp_18640 & self.__reg_bus_enable_6;
        let __temp_18642 = if __temp_18641 { __temp_18639 } else { __temp_18637 };
        let __temp_18643 = __temp_18642 & 0x3u32;
        let __temp_18644 = __temp_18643 == 0x0u32;
        let __temp_18645 = if __temp_18644 { __temp_18635 } else { __temp_18623 };
        let __temp_18646 = __temp_18645 >> 0x8u32;
        let __temp_18647 = __temp_18646 & 0x1u32;
        let __temp_18648 = __temp_18647 != 0x0u32;
        let __temp_18649 = __temp_18648 as u32;
        let __temp_18650 = __temp_18649 << 0x2u32;
        let __temp_18651 = __temp_18650 | __temp_18563;
        let __temp_18652 = true as u32;
        let __temp_18653 = __temp_18652 << 0x1u32;
        let __temp_18654 = __temp_18652 | __temp_18653;
        let __temp_18655 = __temp_18652 << 0x2u32;
        let __temp_18656 = __temp_18654 | __temp_18655;
        let __temp_18657 = __temp_18652 << 0x3u32;
        let __temp_18658 = __temp_18656 | __temp_18657;
        let __temp_18659 = self.__reg_state_7 == 0x3u32;
        let __temp_18660 = __temp_18659 & self.__reg_bus_enable_6;
        let __temp_18661 = if __temp_18660 { self.__reg_bus_write_byte_enable_40 } else { __temp_18658 };
        let __temp_18662 = __temp_18661 << 0xcu32;
        let __temp_18663 = __temp_18662 | 0x0u32;
        let __temp_18664 = true as u32;
        let __temp_18665 = __temp_18664 << 0x1u32;
        let __temp_18666 = __temp_18664 | __temp_18665;
        let __temp_18667 = __temp_18664 << 0x2u32;
        let __temp_18668 = __temp_18666 | __temp_18667;
        let __temp_18669 = __temp_18664 << 0x3u32;
        let __temp_18670 = __temp_18668 | __temp_18669;
        let __temp_18671 = self.__reg_state_7 == 0x3u32;
        let __temp_18672 = __temp_18671 & self.__reg_bus_enable_6;
        let __temp_18673 = if __temp_18672 { self.__reg_bus_write_byte_enable_40 } else { __temp_18670 };
        let __temp_18674 = 0x0u32 << 0x4u32;
        let __temp_18675 = __temp_18674 | __temp_18673;
        let __temp_18676 = __temp_18675 << 0x8u32;
        let __temp_18677 = __temp_18676 | 0x0u32;
        let __temp_18678 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18679 = __temp_18678 & 0x3fffffffu32;
        let __temp_18680 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18681 = __temp_18680 & 0x3fffffffu32;
        let __temp_18682 = self.__reg_state_7 == 0x3u32;
        let __temp_18683 = __temp_18682 & self.__reg_bus_enable_6;
        let __temp_18684 = if __temp_18683 { __temp_18681 } else { __temp_18679 };
        let __temp_18685 = __temp_18684 & 0x3u32;
        let __temp_18686 = __temp_18685 == 0x2u32;
        let __temp_18687 = if __temp_18686 { __temp_18677 } else { __temp_18663 };
        let __temp_18688 = true as u32;
        let __temp_18689 = __temp_18688 << 0x1u32;
        let __temp_18690 = __temp_18688 | __temp_18689;
        let __temp_18691 = __temp_18688 << 0x2u32;
        let __temp_18692 = __temp_18690 | __temp_18691;
        let __temp_18693 = __temp_18688 << 0x3u32;
        let __temp_18694 = __temp_18692 | __temp_18693;
        let __temp_18695 = self.__reg_state_7 == 0x3u32;
        let __temp_18696 = __temp_18695 & self.__reg_bus_enable_6;
        let __temp_18697 = if __temp_18696 { self.__reg_bus_write_byte_enable_40 } else { __temp_18694 };
        let __temp_18698 = 0x0u32 << 0x4u32;
        let __temp_18699 = __temp_18698 | __temp_18697;
        let __temp_18700 = __temp_18699 << 0x4u32;
        let __temp_18701 = __temp_18700 | 0x0u32;
        let __temp_18702 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18703 = __temp_18702 & 0x3fffffffu32;
        let __temp_18704 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18705 = __temp_18704 & 0x3fffffffu32;
        let __temp_18706 = self.__reg_state_7 == 0x3u32;
        let __temp_18707 = __temp_18706 & self.__reg_bus_enable_6;
        let __temp_18708 = if __temp_18707 { __temp_18705 } else { __temp_18703 };
        let __temp_18709 = __temp_18708 & 0x3u32;
        let __temp_18710 = __temp_18709 == 0x1u32;
        let __temp_18711 = if __temp_18710 { __temp_18701 } else { __temp_18687 };
        let __temp_18712 = true as u32;
        let __temp_18713 = __temp_18712 << 0x1u32;
        let __temp_18714 = __temp_18712 | __temp_18713;
        let __temp_18715 = __temp_18712 << 0x2u32;
        let __temp_18716 = __temp_18714 | __temp_18715;
        let __temp_18717 = __temp_18712 << 0x3u32;
        let __temp_18718 = __temp_18716 | __temp_18717;
        let __temp_18719 = self.__reg_state_7 == 0x3u32;
        let __temp_18720 = __temp_18719 & self.__reg_bus_enable_6;
        let __temp_18721 = if __temp_18720 { self.__reg_bus_write_byte_enable_40 } else { __temp_18718 };
        let __temp_18722 = 0x0u32 << 0x4u32;
        let __temp_18723 = __temp_18722 | __temp_18721;
        let __temp_18724 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18725 = __temp_18724 & 0x3fffffffu32;
        let __temp_18726 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18727 = __temp_18726 & 0x3fffffffu32;
        let __temp_18728 = self.__reg_state_7 == 0x3u32;
        let __temp_18729 = __temp_18728 & self.__reg_bus_enable_6;
        let __temp_18730 = if __temp_18729 { __temp_18727 } else { __temp_18725 };
        let __temp_18731 = __temp_18730 & 0x3u32;
        let __temp_18732 = __temp_18731 == 0x0u32;
        let __temp_18733 = if __temp_18732 { __temp_18723 } else { __temp_18711 };
        let __temp_18734 = __temp_18733 >> 0xcu32;
        let __temp_18735 = __temp_18734 & 0x1u32;
        let __temp_18736 = __temp_18735 != 0x0u32;
        let __temp_18737 = __temp_18736 as u32;
        let __temp_18738 = __temp_18737 << 0x3u32;
        let __temp_18739 = __temp_18738 | __temp_18651;
        let __temp_18740 = self.__reg_state_7 == 0x3u32;
        let __temp_18741 = __temp_18740 & self.__reg_bus_enable_6;
        let __temp_18742 = __temp_18741 & self.__reg_bus_write_5;
        let __temp_18743 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18744 = __temp_18743 & 0x3fffffffu32;
        let __temp_18745 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18746 = __temp_18745 & 0x3fffffffu32;
        let __temp_18747 = self.__reg_state_7 == 0x3u32;
        let __temp_18748 = __temp_18747 & self.__reg_bus_enable_6;
        let __temp_18749 = if __temp_18748 { __temp_18746 } else { __temp_18744 };
        let __temp_18750 = __temp_18749 >> 0x2u32;
        let __temp_18751 = __temp_18750 & 0xfffffffu32;
        let __temp_18752 = __temp_18751 & 0xffffffu32;
        let __temp_18753 = __temp_18752 >> 0x14u32;
        let __temp_18754 = __temp_18753 & 0xfu32;
        let __temp_18755 = __temp_18754 == 0x5u32;
        let __temp_18756 = self.__reg_count_12 >> 0x5u32;
        let __temp_18757 = __temp_18756 & 0x1u32;
        let __temp_18758 = __temp_18757 != 0x0u32;
        let __temp_18759 = !__temp_18758;
        let __temp_18760 = !false;
        let __temp_18761 = __temp_18760 & __temp_18759;
        let __temp_18762 = self.__reg_state_7 == 0x3u32;
        let __temp_18763 = __temp_18762 & self.__reg_bus_enable_6;
        let __temp_18764 = __temp_18763 & self.__reg_bus_write_5;
        let __temp_18765 = __temp_18764 | __temp_18761;
        let __temp_18766 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18767 = __temp_18766 & 0x3fffffffu32;
        let __temp_18768 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18769 = __temp_18768 & 0x3fffffffu32;
        let __temp_18770 = self.__reg_state_7 == 0x3u32;
        let __temp_18771 = __temp_18770 & self.__reg_bus_enable_6;
        let __temp_18772 = if __temp_18771 { __temp_18769 } else { __temp_18767 };
        let __temp_18773 = __temp_18772 >> 0x2u32;
        let __temp_18774 = __temp_18773 & 0xfffffffu32;
        let __temp_18775 = __temp_18774 >> 0x18u32;
        let __temp_18776 = __temp_18775 & 0xfu32;
        let __temp_18777 = __temp_18776 == 0x0u32;
        let __temp_18778 = self.__reg_count_15 >> 0x5u32;
        let __temp_18779 = __temp_18778 & 0x1u32;
        let __temp_18780 = __temp_18779 != 0x0u32;
        let __temp_18781 = !__temp_18780;
        let __temp_18782 = !false;
        let __temp_18783 = __temp_18782 & __temp_18781;
        let __temp_18784 = self.__reg_state_7 == 0x3u32;
        let __temp_18785 = __temp_18784 & self.__reg_bus_enable_6;
        let __temp_18786 = __temp_18785 & self.__reg_bus_write_5;
        let __temp_18787 = __temp_18786 | __temp_18783;
        let __temp_18788 = self.__reg_state_7 == 0x3u32;
        let __temp_18789 = __temp_18788 & self.__reg_bus_enable_6;
        let __temp_18790 = self.__reg_state_7 == 0x0u32;
        let __temp_18791 = __temp_18790 | __temp_18789;
        let __temp_18792 = __temp_18791 & __temp_18787;
        let __temp_18793 = __temp_18792 & __temp_18777;
        let __temp_18794 = __temp_18793 & __temp_18765;
        let __temp_18795 = __temp_18794 & __temp_18755;
        let __temp_18796 = __temp_18795 & __temp_18742;
        let __temp_18797 = if __temp_18796 { __temp_18739 } else { __temp_18390 };
        let __temp_18798 = __temp_18797 & 0x1u32;
        let __temp_18799 = __temp_18798 != 0x0u32;
        let __temp_18800 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_18801 = __temp_18800 != 0x0u32;
        let __temp_18802 = !__temp_18801;
        let __temp_18803 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_18804 = __temp_18803 | __temp_18802;
        let __temp_18805 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_18806 = __temp_18805 & __temp_18804;
        let __temp_18807 = self.__reg_state_7 == 0x3u32;
        let __temp_18808 = __temp_18807 & self.__reg_bus_enable_6;
        let __temp_18809 = __temp_18808 & self.__reg_bus_write_5;
        let __temp_18810 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18811 = __temp_18810 & 0x3fffffffu32;
        let __temp_18812 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18813 = __temp_18812 & 0x3fffffffu32;
        let __temp_18814 = self.__reg_state_7 == 0x3u32;
        let __temp_18815 = __temp_18814 & self.__reg_bus_enable_6;
        let __temp_18816 = if __temp_18815 { __temp_18813 } else { __temp_18811 };
        let __temp_18817 = __temp_18816 >> 0x2u32;
        let __temp_18818 = __temp_18817 & 0xfffffffu32;
        let __temp_18819 = __temp_18818 & 0xffffffu32;
        let __temp_18820 = __temp_18819 >> 0x14u32;
        let __temp_18821 = __temp_18820 & 0xfu32;
        let __temp_18822 = __temp_18821 == 0x5u32;
        let __temp_18823 = self.__reg_count_12 >> 0x5u32;
        let __temp_18824 = __temp_18823 & 0x1u32;
        let __temp_18825 = __temp_18824 != 0x0u32;
        let __temp_18826 = !__temp_18825;
        let __temp_18827 = !false;
        let __temp_18828 = __temp_18827 & __temp_18826;
        let __temp_18829 = self.__reg_state_7 == 0x3u32;
        let __temp_18830 = __temp_18829 & self.__reg_bus_enable_6;
        let __temp_18831 = __temp_18830 & self.__reg_bus_write_5;
        let __temp_18832 = __temp_18831 | __temp_18828;
        let __temp_18833 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18834 = __temp_18833 & 0x3fffffffu32;
        let __temp_18835 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18836 = __temp_18835 & 0x3fffffffu32;
        let __temp_18837 = self.__reg_state_7 == 0x3u32;
        let __temp_18838 = __temp_18837 & self.__reg_bus_enable_6;
        let __temp_18839 = if __temp_18838 { __temp_18836 } else { __temp_18834 };
        let __temp_18840 = __temp_18839 >> 0x2u32;
        let __temp_18841 = __temp_18840 & 0xfffffffu32;
        let __temp_18842 = __temp_18841 >> 0x18u32;
        let __temp_18843 = __temp_18842 & 0xfu32;
        let __temp_18844 = __temp_18843 == 0x0u32;
        let __temp_18845 = self.__reg_count_15 >> 0x5u32;
        let __temp_18846 = __temp_18845 & 0x1u32;
        let __temp_18847 = __temp_18846 != 0x0u32;
        let __temp_18848 = !__temp_18847;
        let __temp_18849 = !false;
        let __temp_18850 = __temp_18849 & __temp_18848;
        let __temp_18851 = self.__reg_state_7 == 0x3u32;
        let __temp_18852 = __temp_18851 & self.__reg_bus_enable_6;
        let __temp_18853 = __temp_18852 & self.__reg_bus_write_5;
        let __temp_18854 = __temp_18853 | __temp_18850;
        let __temp_18855 = self.__reg_state_7 == 0x3u32;
        let __temp_18856 = __temp_18855 & self.__reg_bus_enable_6;
        let __temp_18857 = self.__reg_state_7 == 0x0u32;
        let __temp_18858 = __temp_18857 | __temp_18856;
        let __temp_18859 = __temp_18858 & __temp_18854;
        let __temp_18860 = __temp_18859 & __temp_18844;
        let __temp_18861 = __temp_18860 & __temp_18832;
        let __temp_18862 = __temp_18861 & __temp_18822;
        let __temp_18863 = __temp_18862 & __temp_18809;
        let __temp_18864 = __temp_18863 | __temp_18806;
        let __temp_18865 = __temp_18864 & __temp_18799;
        self.color_buffer_element_0_32_write_port_enable = __temp_18865;
        self.ddr3_mem_element_14_18_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_14_18_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_14_18_write_port_address = __temp_1094;
        let __temp_18866 = self.__reg_bus_write_data_1 as u128;
        let __temp_18867 = __temp_18866 << 0x60u32;
        let __temp_18868 = __temp_18867 | 0x0u128;
        let __temp_18869 = 0x0u32 as u64;
        let __temp_18870 = self.__reg_bus_write_data_1 as u64;
        let __temp_18871 = __temp_18869 << 0x20u32;
        let __temp_18872 = __temp_18871 | __temp_18870;
        let __temp_18873 = __temp_18872 as u128;
        let __temp_18874 = 0x0u64 as u128;
        let __temp_18875 = __temp_18873 << 0x40u32;
        let __temp_18876 = __temp_18875 | __temp_18874;
        let __temp_18877 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18878 = __temp_18877 & 0x3fffffffu32;
        let __temp_18879 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18880 = __temp_18879 & 0x3fffffffu32;
        let __temp_18881 = self.__reg_state_7 == 0x3u32;
        let __temp_18882 = __temp_18881 & self.__reg_bus_enable_6;
        let __temp_18883 = if __temp_18882 { __temp_18880 } else { __temp_18878 };
        let __temp_18884 = __temp_18883 & 0x3u32;
        let __temp_18885 = __temp_18884 == 0x2u32;
        let __temp_18886 = if __temp_18885 { __temp_18876 } else { __temp_18868 };
        let __temp_18887 = 0x0u64 as u128;
        let __temp_18888 = self.__reg_bus_write_data_1 as u128;
        let __temp_18889 = __temp_18887 << 0x20u32;
        let __temp_18890 = __temp_18889 | __temp_18888;
        let __temp_18891 = 0x0u32 as u128;
        let __temp_18892 = __temp_18890 << 0x20u32;
        let __temp_18893 = __temp_18892 | __temp_18891;
        let __temp_18894 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18895 = __temp_18894 & 0x3fffffffu32;
        let __temp_18896 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18897 = __temp_18896 & 0x3fffffffu32;
        let __temp_18898 = self.__reg_state_7 == 0x3u32;
        let __temp_18899 = __temp_18898 & self.__reg_bus_enable_6;
        let __temp_18900 = if __temp_18899 { __temp_18897 } else { __temp_18895 };
        let __temp_18901 = __temp_18900 & 0x3u32;
        let __temp_18902 = __temp_18901 == 0x1u32;
        let __temp_18903 = if __temp_18902 { __temp_18893 } else { __temp_18886 };
        let __temp_18904 = self.__reg_bus_write_data_1 as u128;
        let __temp_18905 = 0x0u128 << 0x20u32;
        let __temp_18906 = __temp_18905 | __temp_18904;
        let __temp_18907 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18908 = __temp_18907 & 0x3fffffffu32;
        let __temp_18909 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18910 = __temp_18909 & 0x3fffffffu32;
        let __temp_18911 = self.__reg_state_7 == 0x3u32;
        let __temp_18912 = __temp_18911 & self.__reg_bus_enable_6;
        let __temp_18913 = if __temp_18912 { __temp_18910 } else { __temp_18908 };
        let __temp_18914 = __temp_18913 & 0x3u32;
        let __temp_18915 = __temp_18914 == 0x0u32;
        let __temp_18916 = if __temp_18915 { __temp_18906 } else { __temp_18903 };
        let __temp_18917 = __temp_18916 >> 0x70u32;
        let __temp_18918 = __temp_18917 as u32;
        let __temp_18919 = __temp_18918 & 0xffu32;
        self.ddr3_mem_element_14_18_write_port_value = __temp_18919;
        let __temp_18920 = true as u32;
        let __temp_18921 = __temp_18920 << 0x1u32;
        let __temp_18922 = __temp_18920 | __temp_18921;
        let __temp_18923 = __temp_18920 << 0x2u32;
        let __temp_18924 = __temp_18922 | __temp_18923;
        let __temp_18925 = __temp_18920 << 0x3u32;
        let __temp_18926 = __temp_18924 | __temp_18925;
        let __temp_18927 = self.__reg_state_7 == 0x3u32;
        let __temp_18928 = __temp_18927 & self.__reg_bus_enable_6;
        let __temp_18929 = if __temp_18928 { self.__reg_bus_write_byte_enable_40 } else { __temp_18926 };
        let __temp_18930 = __temp_18929 << 0xcu32;
        let __temp_18931 = __temp_18930 | 0x0u32;
        let __temp_18932 = true as u32;
        let __temp_18933 = __temp_18932 << 0x1u32;
        let __temp_18934 = __temp_18932 | __temp_18933;
        let __temp_18935 = __temp_18932 << 0x2u32;
        let __temp_18936 = __temp_18934 | __temp_18935;
        let __temp_18937 = __temp_18932 << 0x3u32;
        let __temp_18938 = __temp_18936 | __temp_18937;
        let __temp_18939 = self.__reg_state_7 == 0x3u32;
        let __temp_18940 = __temp_18939 & self.__reg_bus_enable_6;
        let __temp_18941 = if __temp_18940 { self.__reg_bus_write_byte_enable_40 } else { __temp_18938 };
        let __temp_18942 = 0x0u32 << 0x4u32;
        let __temp_18943 = __temp_18942 | __temp_18941;
        let __temp_18944 = __temp_18943 << 0x8u32;
        let __temp_18945 = __temp_18944 | 0x0u32;
        let __temp_18946 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18947 = __temp_18946 & 0x3fffffffu32;
        let __temp_18948 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18949 = __temp_18948 & 0x3fffffffu32;
        let __temp_18950 = self.__reg_state_7 == 0x3u32;
        let __temp_18951 = __temp_18950 & self.__reg_bus_enable_6;
        let __temp_18952 = if __temp_18951 { __temp_18949 } else { __temp_18947 };
        let __temp_18953 = __temp_18952 & 0x3u32;
        let __temp_18954 = __temp_18953 == 0x2u32;
        let __temp_18955 = if __temp_18954 { __temp_18945 } else { __temp_18931 };
        let __temp_18956 = true as u32;
        let __temp_18957 = __temp_18956 << 0x1u32;
        let __temp_18958 = __temp_18956 | __temp_18957;
        let __temp_18959 = __temp_18956 << 0x2u32;
        let __temp_18960 = __temp_18958 | __temp_18959;
        let __temp_18961 = __temp_18956 << 0x3u32;
        let __temp_18962 = __temp_18960 | __temp_18961;
        let __temp_18963 = self.__reg_state_7 == 0x3u32;
        let __temp_18964 = __temp_18963 & self.__reg_bus_enable_6;
        let __temp_18965 = if __temp_18964 { self.__reg_bus_write_byte_enable_40 } else { __temp_18962 };
        let __temp_18966 = 0x0u32 << 0x4u32;
        let __temp_18967 = __temp_18966 | __temp_18965;
        let __temp_18968 = __temp_18967 << 0x4u32;
        let __temp_18969 = __temp_18968 | 0x0u32;
        let __temp_18970 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18971 = __temp_18970 & 0x3fffffffu32;
        let __temp_18972 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18973 = __temp_18972 & 0x3fffffffu32;
        let __temp_18974 = self.__reg_state_7 == 0x3u32;
        let __temp_18975 = __temp_18974 & self.__reg_bus_enable_6;
        let __temp_18976 = if __temp_18975 { __temp_18973 } else { __temp_18971 };
        let __temp_18977 = __temp_18976 & 0x3u32;
        let __temp_18978 = __temp_18977 == 0x1u32;
        let __temp_18979 = if __temp_18978 { __temp_18969 } else { __temp_18955 };
        let __temp_18980 = true as u32;
        let __temp_18981 = __temp_18980 << 0x1u32;
        let __temp_18982 = __temp_18980 | __temp_18981;
        let __temp_18983 = __temp_18980 << 0x2u32;
        let __temp_18984 = __temp_18982 | __temp_18983;
        let __temp_18985 = __temp_18980 << 0x3u32;
        let __temp_18986 = __temp_18984 | __temp_18985;
        let __temp_18987 = self.__reg_state_7 == 0x3u32;
        let __temp_18988 = __temp_18987 & self.__reg_bus_enable_6;
        let __temp_18989 = if __temp_18988 { self.__reg_bus_write_byte_enable_40 } else { __temp_18986 };
        let __temp_18990 = 0x0u32 << 0x4u32;
        let __temp_18991 = __temp_18990 | __temp_18989;
        let __temp_18992 = self.__reg_pc_13 >> 0x2u32;
        let __temp_18993 = __temp_18992 & 0x3fffffffu32;
        let __temp_18994 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_18995 = __temp_18994 & 0x3fffffffu32;
        let __temp_18996 = self.__reg_state_7 == 0x3u32;
        let __temp_18997 = __temp_18996 & self.__reg_bus_enable_6;
        let __temp_18998 = if __temp_18997 { __temp_18995 } else { __temp_18993 };
        let __temp_18999 = __temp_18998 & 0x3u32;
        let __temp_19000 = __temp_18999 == 0x0u32;
        let __temp_19001 = if __temp_19000 { __temp_18991 } else { __temp_18979 };
        let __temp_19002 = __temp_19001 >> 0xeu32;
        let __temp_19003 = __temp_19002 & 0x1u32;
        let __temp_19004 = __temp_19003 != 0x0u32;
        let __temp_19005 = self.__reg_state_7 == 0x3u32;
        let __temp_19006 = __temp_19005 & self.__reg_bus_enable_6;
        let __temp_19007 = __temp_19006 & self.__reg_bus_write_5;
        let __temp_19008 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19009 = __temp_19008 & 0x3fffffffu32;
        let __temp_19010 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19011 = __temp_19010 & 0x3fffffffu32;
        let __temp_19012 = self.__reg_state_7 == 0x3u32;
        let __temp_19013 = __temp_19012 & self.__reg_bus_enable_6;
        let __temp_19014 = if __temp_19013 { __temp_19011 } else { __temp_19009 };
        let __temp_19015 = __temp_19014 >> 0x2u32;
        let __temp_19016 = __temp_19015 & 0xfffffffu32;
        let __temp_19017 = __temp_19016 >> 0x18u32;
        let __temp_19018 = __temp_19017 & 0xfu32;
        let __temp_19019 = __temp_19018 == 0x1u32;
        let __temp_19020 = self.__reg_count_15 >> 0x5u32;
        let __temp_19021 = __temp_19020 & 0x1u32;
        let __temp_19022 = __temp_19021 != 0x0u32;
        let __temp_19023 = !__temp_19022;
        let __temp_19024 = !false;
        let __temp_19025 = __temp_19024 & __temp_19023;
        let __temp_19026 = self.__reg_state_7 == 0x3u32;
        let __temp_19027 = __temp_19026 & self.__reg_bus_enable_6;
        let __temp_19028 = __temp_19027 & self.__reg_bus_write_5;
        let __temp_19029 = __temp_19028 | __temp_19025;
        let __temp_19030 = self.__reg_state_7 == 0x3u32;
        let __temp_19031 = __temp_19030 & self.__reg_bus_enable_6;
        let __temp_19032 = self.__reg_state_7 == 0x0u32;
        let __temp_19033 = __temp_19032 | __temp_19031;
        let __temp_19034 = __temp_19033 & __temp_19029;
        let __temp_19035 = __temp_19034 & __temp_19019;
        let __temp_19036 = __temp_19035 & __temp_19007;
        let __temp_19037 = __temp_19036 & __temp_19004;
        self.ddr3_mem_element_14_18_write_port_enable = __temp_19037;
        self.program_ram_mem_element_15_60_read_port_0_address = __temp_828;
        self.program_ram_mem_element_15_60_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_15_60_write_port_address = __temp_828;
        let __temp_19038 = self.__reg_bus_write_data_1 as u128;
        let __temp_19039 = __temp_19038 << 0x60u32;
        let __temp_19040 = __temp_19039 | 0x0u128;
        let __temp_19041 = 0x0u32 as u64;
        let __temp_19042 = self.__reg_bus_write_data_1 as u64;
        let __temp_19043 = __temp_19041 << 0x20u32;
        let __temp_19044 = __temp_19043 | __temp_19042;
        let __temp_19045 = __temp_19044 as u128;
        let __temp_19046 = 0x0u64 as u128;
        let __temp_19047 = __temp_19045 << 0x40u32;
        let __temp_19048 = __temp_19047 | __temp_19046;
        let __temp_19049 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19050 = __temp_19049 & 0x3fffffffu32;
        let __temp_19051 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19052 = __temp_19051 & 0x3fffffffu32;
        let __temp_19053 = self.__reg_state_7 == 0x3u32;
        let __temp_19054 = __temp_19053 & self.__reg_bus_enable_6;
        let __temp_19055 = if __temp_19054 { __temp_19052 } else { __temp_19050 };
        let __temp_19056 = __temp_19055 & 0x3u32;
        let __temp_19057 = __temp_19056 == 0x2u32;
        let __temp_19058 = if __temp_19057 { __temp_19048 } else { __temp_19040 };
        let __temp_19059 = 0x0u64 as u128;
        let __temp_19060 = self.__reg_bus_write_data_1 as u128;
        let __temp_19061 = __temp_19059 << 0x20u32;
        let __temp_19062 = __temp_19061 | __temp_19060;
        let __temp_19063 = 0x0u32 as u128;
        let __temp_19064 = __temp_19062 << 0x20u32;
        let __temp_19065 = __temp_19064 | __temp_19063;
        let __temp_19066 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19067 = __temp_19066 & 0x3fffffffu32;
        let __temp_19068 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19069 = __temp_19068 & 0x3fffffffu32;
        let __temp_19070 = self.__reg_state_7 == 0x3u32;
        let __temp_19071 = __temp_19070 & self.__reg_bus_enable_6;
        let __temp_19072 = if __temp_19071 { __temp_19069 } else { __temp_19067 };
        let __temp_19073 = __temp_19072 & 0x3u32;
        let __temp_19074 = __temp_19073 == 0x1u32;
        let __temp_19075 = if __temp_19074 { __temp_19065 } else { __temp_19058 };
        let __temp_19076 = self.__reg_bus_write_data_1 as u128;
        let __temp_19077 = 0x0u128 << 0x20u32;
        let __temp_19078 = __temp_19077 | __temp_19076;
        let __temp_19079 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19080 = __temp_19079 & 0x3fffffffu32;
        let __temp_19081 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19082 = __temp_19081 & 0x3fffffffu32;
        let __temp_19083 = self.__reg_state_7 == 0x3u32;
        let __temp_19084 = __temp_19083 & self.__reg_bus_enable_6;
        let __temp_19085 = if __temp_19084 { __temp_19082 } else { __temp_19080 };
        let __temp_19086 = __temp_19085 & 0x3u32;
        let __temp_19087 = __temp_19086 == 0x0u32;
        let __temp_19088 = if __temp_19087 { __temp_19078 } else { __temp_19075 };
        let __temp_19089 = __temp_19088 >> 0x78u32;
        let __temp_19090 = __temp_19089 as u32;
        let __temp_19091 = __temp_19090 & 0xffu32;
        self.program_ram_mem_element_15_60_write_port_value = __temp_19091;
        let __temp_19092 = true as u32;
        let __temp_19093 = __temp_19092 << 0x1u32;
        let __temp_19094 = __temp_19092 | __temp_19093;
        let __temp_19095 = __temp_19092 << 0x2u32;
        let __temp_19096 = __temp_19094 | __temp_19095;
        let __temp_19097 = __temp_19092 << 0x3u32;
        let __temp_19098 = __temp_19096 | __temp_19097;
        let __temp_19099 = self.__reg_state_7 == 0x3u32;
        let __temp_19100 = __temp_19099 & self.__reg_bus_enable_6;
        let __temp_19101 = if __temp_19100 { self.__reg_bus_write_byte_enable_40 } else { __temp_19098 };
        let __temp_19102 = __temp_19101 << 0xcu32;
        let __temp_19103 = __temp_19102 | 0x0u32;
        let __temp_19104 = true as u32;
        let __temp_19105 = __temp_19104 << 0x1u32;
        let __temp_19106 = __temp_19104 | __temp_19105;
        let __temp_19107 = __temp_19104 << 0x2u32;
        let __temp_19108 = __temp_19106 | __temp_19107;
        let __temp_19109 = __temp_19104 << 0x3u32;
        let __temp_19110 = __temp_19108 | __temp_19109;
        let __temp_19111 = self.__reg_state_7 == 0x3u32;
        let __temp_19112 = __temp_19111 & self.__reg_bus_enable_6;
        let __temp_19113 = if __temp_19112 { self.__reg_bus_write_byte_enable_40 } else { __temp_19110 };
        let __temp_19114 = 0x0u32 << 0x4u32;
        let __temp_19115 = __temp_19114 | __temp_19113;
        let __temp_19116 = __temp_19115 << 0x8u32;
        let __temp_19117 = __temp_19116 | 0x0u32;
        let __temp_19118 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19119 = __temp_19118 & 0x3fffffffu32;
        let __temp_19120 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19121 = __temp_19120 & 0x3fffffffu32;
        let __temp_19122 = self.__reg_state_7 == 0x3u32;
        let __temp_19123 = __temp_19122 & self.__reg_bus_enable_6;
        let __temp_19124 = if __temp_19123 { __temp_19121 } else { __temp_19119 };
        let __temp_19125 = __temp_19124 & 0x3u32;
        let __temp_19126 = __temp_19125 == 0x2u32;
        let __temp_19127 = if __temp_19126 { __temp_19117 } else { __temp_19103 };
        let __temp_19128 = true as u32;
        let __temp_19129 = __temp_19128 << 0x1u32;
        let __temp_19130 = __temp_19128 | __temp_19129;
        let __temp_19131 = __temp_19128 << 0x2u32;
        let __temp_19132 = __temp_19130 | __temp_19131;
        let __temp_19133 = __temp_19128 << 0x3u32;
        let __temp_19134 = __temp_19132 | __temp_19133;
        let __temp_19135 = self.__reg_state_7 == 0x3u32;
        let __temp_19136 = __temp_19135 & self.__reg_bus_enable_6;
        let __temp_19137 = if __temp_19136 { self.__reg_bus_write_byte_enable_40 } else { __temp_19134 };
        let __temp_19138 = 0x0u32 << 0x4u32;
        let __temp_19139 = __temp_19138 | __temp_19137;
        let __temp_19140 = __temp_19139 << 0x4u32;
        let __temp_19141 = __temp_19140 | 0x0u32;
        let __temp_19142 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19143 = __temp_19142 & 0x3fffffffu32;
        let __temp_19144 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19145 = __temp_19144 & 0x3fffffffu32;
        let __temp_19146 = self.__reg_state_7 == 0x3u32;
        let __temp_19147 = __temp_19146 & self.__reg_bus_enable_6;
        let __temp_19148 = if __temp_19147 { __temp_19145 } else { __temp_19143 };
        let __temp_19149 = __temp_19148 & 0x3u32;
        let __temp_19150 = __temp_19149 == 0x1u32;
        let __temp_19151 = if __temp_19150 { __temp_19141 } else { __temp_19127 };
        let __temp_19152 = true as u32;
        let __temp_19153 = __temp_19152 << 0x1u32;
        let __temp_19154 = __temp_19152 | __temp_19153;
        let __temp_19155 = __temp_19152 << 0x2u32;
        let __temp_19156 = __temp_19154 | __temp_19155;
        let __temp_19157 = __temp_19152 << 0x3u32;
        let __temp_19158 = __temp_19156 | __temp_19157;
        let __temp_19159 = self.__reg_state_7 == 0x3u32;
        let __temp_19160 = __temp_19159 & self.__reg_bus_enable_6;
        let __temp_19161 = if __temp_19160 { self.__reg_bus_write_byte_enable_40 } else { __temp_19158 };
        let __temp_19162 = 0x0u32 << 0x4u32;
        let __temp_19163 = __temp_19162 | __temp_19161;
        let __temp_19164 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19165 = __temp_19164 & 0x3fffffffu32;
        let __temp_19166 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19167 = __temp_19166 & 0x3fffffffu32;
        let __temp_19168 = self.__reg_state_7 == 0x3u32;
        let __temp_19169 = __temp_19168 & self.__reg_bus_enable_6;
        let __temp_19170 = if __temp_19169 { __temp_19167 } else { __temp_19165 };
        let __temp_19171 = __temp_19170 & 0x3u32;
        let __temp_19172 = __temp_19171 == 0x0u32;
        let __temp_19173 = if __temp_19172 { __temp_19163 } else { __temp_19151 };
        let __temp_19174 = __temp_19173 >> 0xfu32;
        let __temp_19175 = __temp_19174 & 0x1u32;
        let __temp_19176 = __temp_19175 != 0x0u32;
        let __temp_19177 = self.__reg_state_7 == 0x3u32;
        let __temp_19178 = __temp_19177 & self.__reg_bus_enable_6;
        let __temp_19179 = __temp_19178 & self.__reg_bus_write_5;
        let __temp_19180 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19181 = __temp_19180 & 0x3fffffffu32;
        let __temp_19182 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19183 = __temp_19182 & 0x3fffffffu32;
        let __temp_19184 = self.__reg_state_7 == 0x3u32;
        let __temp_19185 = __temp_19184 & self.__reg_bus_enable_6;
        let __temp_19186 = if __temp_19185 { __temp_19183 } else { __temp_19181 };
        let __temp_19187 = __temp_19186 >> 0x2u32;
        let __temp_19188 = __temp_19187 & 0xfffffffu32;
        let __temp_19189 = __temp_19188 & 0xffffffu32;
        let __temp_19190 = __temp_19189 >> 0x14u32;
        let __temp_19191 = __temp_19190 & 0xfu32;
        let __temp_19192 = __temp_19191 == 0x1u32;
        let __temp_19193 = self.__reg_count_12 >> 0x5u32;
        let __temp_19194 = __temp_19193 & 0x1u32;
        let __temp_19195 = __temp_19194 != 0x0u32;
        let __temp_19196 = !__temp_19195;
        let __temp_19197 = !false;
        let __temp_19198 = __temp_19197 & __temp_19196;
        let __temp_19199 = self.__reg_state_7 == 0x3u32;
        let __temp_19200 = __temp_19199 & self.__reg_bus_enable_6;
        let __temp_19201 = __temp_19200 & self.__reg_bus_write_5;
        let __temp_19202 = __temp_19201 | __temp_19198;
        let __temp_19203 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19204 = __temp_19203 & 0x3fffffffu32;
        let __temp_19205 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19206 = __temp_19205 & 0x3fffffffu32;
        let __temp_19207 = self.__reg_state_7 == 0x3u32;
        let __temp_19208 = __temp_19207 & self.__reg_bus_enable_6;
        let __temp_19209 = if __temp_19208 { __temp_19206 } else { __temp_19204 };
        let __temp_19210 = __temp_19209 >> 0x2u32;
        let __temp_19211 = __temp_19210 & 0xfffffffu32;
        let __temp_19212 = __temp_19211 >> 0x18u32;
        let __temp_19213 = __temp_19212 & 0xfu32;
        let __temp_19214 = __temp_19213 == 0x0u32;
        let __temp_19215 = self.__reg_count_15 >> 0x5u32;
        let __temp_19216 = __temp_19215 & 0x1u32;
        let __temp_19217 = __temp_19216 != 0x0u32;
        let __temp_19218 = !__temp_19217;
        let __temp_19219 = !false;
        let __temp_19220 = __temp_19219 & __temp_19218;
        let __temp_19221 = self.__reg_state_7 == 0x3u32;
        let __temp_19222 = __temp_19221 & self.__reg_bus_enable_6;
        let __temp_19223 = __temp_19222 & self.__reg_bus_write_5;
        let __temp_19224 = __temp_19223 | __temp_19220;
        let __temp_19225 = self.__reg_state_7 == 0x3u32;
        let __temp_19226 = __temp_19225 & self.__reg_bus_enable_6;
        let __temp_19227 = self.__reg_state_7 == 0x0u32;
        let __temp_19228 = __temp_19227 | __temp_19226;
        let __temp_19229 = __temp_19228 & __temp_19224;
        let __temp_19230 = __temp_19229 & __temp_19214;
        let __temp_19231 = __temp_19230 & __temp_19202;
        let __temp_19232 = __temp_19231 & __temp_19192;
        let __temp_19233 = __temp_19232 & __temp_19179;
        let __temp_19234 = __temp_19233 & __temp_19176;
        self.program_ram_mem_element_15_60_write_port_enable = __temp_19234;
        self.ddr3_mem_element_15_19_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_15_19_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_15_19_write_port_address = __temp_1094;
        let __temp_19235 = self.__reg_bus_write_data_1 as u128;
        let __temp_19236 = __temp_19235 << 0x60u32;
        let __temp_19237 = __temp_19236 | 0x0u128;
        let __temp_19238 = 0x0u32 as u64;
        let __temp_19239 = self.__reg_bus_write_data_1 as u64;
        let __temp_19240 = __temp_19238 << 0x20u32;
        let __temp_19241 = __temp_19240 | __temp_19239;
        let __temp_19242 = __temp_19241 as u128;
        let __temp_19243 = 0x0u64 as u128;
        let __temp_19244 = __temp_19242 << 0x40u32;
        let __temp_19245 = __temp_19244 | __temp_19243;
        let __temp_19246 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19247 = __temp_19246 & 0x3fffffffu32;
        let __temp_19248 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19249 = __temp_19248 & 0x3fffffffu32;
        let __temp_19250 = self.__reg_state_7 == 0x3u32;
        let __temp_19251 = __temp_19250 & self.__reg_bus_enable_6;
        let __temp_19252 = if __temp_19251 { __temp_19249 } else { __temp_19247 };
        let __temp_19253 = __temp_19252 & 0x3u32;
        let __temp_19254 = __temp_19253 == 0x2u32;
        let __temp_19255 = if __temp_19254 { __temp_19245 } else { __temp_19237 };
        let __temp_19256 = 0x0u64 as u128;
        let __temp_19257 = self.__reg_bus_write_data_1 as u128;
        let __temp_19258 = __temp_19256 << 0x20u32;
        let __temp_19259 = __temp_19258 | __temp_19257;
        let __temp_19260 = 0x0u32 as u128;
        let __temp_19261 = __temp_19259 << 0x20u32;
        let __temp_19262 = __temp_19261 | __temp_19260;
        let __temp_19263 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19264 = __temp_19263 & 0x3fffffffu32;
        let __temp_19265 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19266 = __temp_19265 & 0x3fffffffu32;
        let __temp_19267 = self.__reg_state_7 == 0x3u32;
        let __temp_19268 = __temp_19267 & self.__reg_bus_enable_6;
        let __temp_19269 = if __temp_19268 { __temp_19266 } else { __temp_19264 };
        let __temp_19270 = __temp_19269 & 0x3u32;
        let __temp_19271 = __temp_19270 == 0x1u32;
        let __temp_19272 = if __temp_19271 { __temp_19262 } else { __temp_19255 };
        let __temp_19273 = self.__reg_bus_write_data_1 as u128;
        let __temp_19274 = 0x0u128 << 0x20u32;
        let __temp_19275 = __temp_19274 | __temp_19273;
        let __temp_19276 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19277 = __temp_19276 & 0x3fffffffu32;
        let __temp_19278 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19279 = __temp_19278 & 0x3fffffffu32;
        let __temp_19280 = self.__reg_state_7 == 0x3u32;
        let __temp_19281 = __temp_19280 & self.__reg_bus_enable_6;
        let __temp_19282 = if __temp_19281 { __temp_19279 } else { __temp_19277 };
        let __temp_19283 = __temp_19282 & 0x3u32;
        let __temp_19284 = __temp_19283 == 0x0u32;
        let __temp_19285 = if __temp_19284 { __temp_19275 } else { __temp_19272 };
        let __temp_19286 = __temp_19285 >> 0x78u32;
        let __temp_19287 = __temp_19286 as u32;
        let __temp_19288 = __temp_19287 & 0xffu32;
        self.ddr3_mem_element_15_19_write_port_value = __temp_19288;
        let __temp_19289 = true as u32;
        let __temp_19290 = __temp_19289 << 0x1u32;
        let __temp_19291 = __temp_19289 | __temp_19290;
        let __temp_19292 = __temp_19289 << 0x2u32;
        let __temp_19293 = __temp_19291 | __temp_19292;
        let __temp_19294 = __temp_19289 << 0x3u32;
        let __temp_19295 = __temp_19293 | __temp_19294;
        let __temp_19296 = self.__reg_state_7 == 0x3u32;
        let __temp_19297 = __temp_19296 & self.__reg_bus_enable_6;
        let __temp_19298 = if __temp_19297 { self.__reg_bus_write_byte_enable_40 } else { __temp_19295 };
        let __temp_19299 = __temp_19298 << 0xcu32;
        let __temp_19300 = __temp_19299 | 0x0u32;
        let __temp_19301 = true as u32;
        let __temp_19302 = __temp_19301 << 0x1u32;
        let __temp_19303 = __temp_19301 | __temp_19302;
        let __temp_19304 = __temp_19301 << 0x2u32;
        let __temp_19305 = __temp_19303 | __temp_19304;
        let __temp_19306 = __temp_19301 << 0x3u32;
        let __temp_19307 = __temp_19305 | __temp_19306;
        let __temp_19308 = self.__reg_state_7 == 0x3u32;
        let __temp_19309 = __temp_19308 & self.__reg_bus_enable_6;
        let __temp_19310 = if __temp_19309 { self.__reg_bus_write_byte_enable_40 } else { __temp_19307 };
        let __temp_19311 = 0x0u32 << 0x4u32;
        let __temp_19312 = __temp_19311 | __temp_19310;
        let __temp_19313 = __temp_19312 << 0x8u32;
        let __temp_19314 = __temp_19313 | 0x0u32;
        let __temp_19315 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19316 = __temp_19315 & 0x3fffffffu32;
        let __temp_19317 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19318 = __temp_19317 & 0x3fffffffu32;
        let __temp_19319 = self.__reg_state_7 == 0x3u32;
        let __temp_19320 = __temp_19319 & self.__reg_bus_enable_6;
        let __temp_19321 = if __temp_19320 { __temp_19318 } else { __temp_19316 };
        let __temp_19322 = __temp_19321 & 0x3u32;
        let __temp_19323 = __temp_19322 == 0x2u32;
        let __temp_19324 = if __temp_19323 { __temp_19314 } else { __temp_19300 };
        let __temp_19325 = true as u32;
        let __temp_19326 = __temp_19325 << 0x1u32;
        let __temp_19327 = __temp_19325 | __temp_19326;
        let __temp_19328 = __temp_19325 << 0x2u32;
        let __temp_19329 = __temp_19327 | __temp_19328;
        let __temp_19330 = __temp_19325 << 0x3u32;
        let __temp_19331 = __temp_19329 | __temp_19330;
        let __temp_19332 = self.__reg_state_7 == 0x3u32;
        let __temp_19333 = __temp_19332 & self.__reg_bus_enable_6;
        let __temp_19334 = if __temp_19333 { self.__reg_bus_write_byte_enable_40 } else { __temp_19331 };
        let __temp_19335 = 0x0u32 << 0x4u32;
        let __temp_19336 = __temp_19335 | __temp_19334;
        let __temp_19337 = __temp_19336 << 0x4u32;
        let __temp_19338 = __temp_19337 | 0x0u32;
        let __temp_19339 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19340 = __temp_19339 & 0x3fffffffu32;
        let __temp_19341 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19342 = __temp_19341 & 0x3fffffffu32;
        let __temp_19343 = self.__reg_state_7 == 0x3u32;
        let __temp_19344 = __temp_19343 & self.__reg_bus_enable_6;
        let __temp_19345 = if __temp_19344 { __temp_19342 } else { __temp_19340 };
        let __temp_19346 = __temp_19345 & 0x3u32;
        let __temp_19347 = __temp_19346 == 0x1u32;
        let __temp_19348 = if __temp_19347 { __temp_19338 } else { __temp_19324 };
        let __temp_19349 = true as u32;
        let __temp_19350 = __temp_19349 << 0x1u32;
        let __temp_19351 = __temp_19349 | __temp_19350;
        let __temp_19352 = __temp_19349 << 0x2u32;
        let __temp_19353 = __temp_19351 | __temp_19352;
        let __temp_19354 = __temp_19349 << 0x3u32;
        let __temp_19355 = __temp_19353 | __temp_19354;
        let __temp_19356 = self.__reg_state_7 == 0x3u32;
        let __temp_19357 = __temp_19356 & self.__reg_bus_enable_6;
        let __temp_19358 = if __temp_19357 { self.__reg_bus_write_byte_enable_40 } else { __temp_19355 };
        let __temp_19359 = 0x0u32 << 0x4u32;
        let __temp_19360 = __temp_19359 | __temp_19358;
        let __temp_19361 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19362 = __temp_19361 & 0x3fffffffu32;
        let __temp_19363 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19364 = __temp_19363 & 0x3fffffffu32;
        let __temp_19365 = self.__reg_state_7 == 0x3u32;
        let __temp_19366 = __temp_19365 & self.__reg_bus_enable_6;
        let __temp_19367 = if __temp_19366 { __temp_19364 } else { __temp_19362 };
        let __temp_19368 = __temp_19367 & 0x3u32;
        let __temp_19369 = __temp_19368 == 0x0u32;
        let __temp_19370 = if __temp_19369 { __temp_19360 } else { __temp_19348 };
        let __temp_19371 = __temp_19370 >> 0xfu32;
        let __temp_19372 = __temp_19371 & 0x1u32;
        let __temp_19373 = __temp_19372 != 0x0u32;
        let __temp_19374 = self.__reg_state_7 == 0x3u32;
        let __temp_19375 = __temp_19374 & self.__reg_bus_enable_6;
        let __temp_19376 = __temp_19375 & self.__reg_bus_write_5;
        let __temp_19377 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19378 = __temp_19377 & 0x3fffffffu32;
        let __temp_19379 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19380 = __temp_19379 & 0x3fffffffu32;
        let __temp_19381 = self.__reg_state_7 == 0x3u32;
        let __temp_19382 = __temp_19381 & self.__reg_bus_enable_6;
        let __temp_19383 = if __temp_19382 { __temp_19380 } else { __temp_19378 };
        let __temp_19384 = __temp_19383 >> 0x2u32;
        let __temp_19385 = __temp_19384 & 0xfffffffu32;
        let __temp_19386 = __temp_19385 >> 0x18u32;
        let __temp_19387 = __temp_19386 & 0xfu32;
        let __temp_19388 = __temp_19387 == 0x1u32;
        let __temp_19389 = self.__reg_count_15 >> 0x5u32;
        let __temp_19390 = __temp_19389 & 0x1u32;
        let __temp_19391 = __temp_19390 != 0x0u32;
        let __temp_19392 = !__temp_19391;
        let __temp_19393 = !false;
        let __temp_19394 = __temp_19393 & __temp_19392;
        let __temp_19395 = self.__reg_state_7 == 0x3u32;
        let __temp_19396 = __temp_19395 & self.__reg_bus_enable_6;
        let __temp_19397 = __temp_19396 & self.__reg_bus_write_5;
        let __temp_19398 = __temp_19397 | __temp_19394;
        let __temp_19399 = self.__reg_state_7 == 0x3u32;
        let __temp_19400 = __temp_19399 & self.__reg_bus_enable_6;
        let __temp_19401 = self.__reg_state_7 == 0x0u32;
        let __temp_19402 = __temp_19401 | __temp_19400;
        let __temp_19403 = __temp_19402 & __temp_19398;
        let __temp_19404 = __temp_19403 & __temp_19388;
        let __temp_19405 = __temp_19404 & __temp_19376;
        let __temp_19406 = __temp_19405 & __temp_19373;
        self.ddr3_mem_element_15_19_write_port_enable = __temp_19406;
        self.depth_buffer_element_1_24_read_port_0_address = __temp_5771;
        self.depth_buffer_element_1_24_read_port_0_enable = __temp_5833;
        self.depth_buffer_element_1_24_write_port_address = __temp_5905;
        let __temp_19407 = self.__reg_stage_21_z_70 as u128;
        let __temp_19408 = __temp_19407 << 0x10u32;
        let __temp_19409 = __temp_19407 | __temp_19408;
        let __temp_19410 = __temp_19407 << 0x20u32;
        let __temp_19411 = __temp_19409 | __temp_19410;
        let __temp_19412 = __temp_19407 << 0x30u32;
        let __temp_19413 = __temp_19411 | __temp_19412;
        let __temp_19414 = __temp_19407 << 0x40u32;
        let __temp_19415 = __temp_19413 | __temp_19414;
        let __temp_19416 = __temp_19407 << 0x50u32;
        let __temp_19417 = __temp_19415 | __temp_19416;
        let __temp_19418 = __temp_19407 << 0x60u32;
        let __temp_19419 = __temp_19417 | __temp_19418;
        let __temp_19420 = __temp_19407 << 0x70u32;
        let __temp_19421 = __temp_19419 | __temp_19420;
        let __temp_19422 = self.__reg_bus_write_data_1 as u128;
        let __temp_19423 = __temp_19422 << 0x60u32;
        let __temp_19424 = __temp_19423 | 0x0u128;
        let __temp_19425 = 0x0u32 as u64;
        let __temp_19426 = self.__reg_bus_write_data_1 as u64;
        let __temp_19427 = __temp_19425 << 0x20u32;
        let __temp_19428 = __temp_19427 | __temp_19426;
        let __temp_19429 = __temp_19428 as u128;
        let __temp_19430 = 0x0u64 as u128;
        let __temp_19431 = __temp_19429 << 0x40u32;
        let __temp_19432 = __temp_19431 | __temp_19430;
        let __temp_19433 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19434 = __temp_19433 & 0x3fffffffu32;
        let __temp_19435 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19436 = __temp_19435 & 0x3fffffffu32;
        let __temp_19437 = self.__reg_state_7 == 0x3u32;
        let __temp_19438 = __temp_19437 & self.__reg_bus_enable_6;
        let __temp_19439 = if __temp_19438 { __temp_19436 } else { __temp_19434 };
        let __temp_19440 = __temp_19439 & 0x3u32;
        let __temp_19441 = __temp_19440 == 0x2u32;
        let __temp_19442 = if __temp_19441 { __temp_19432 } else { __temp_19424 };
        let __temp_19443 = 0x0u64 as u128;
        let __temp_19444 = self.__reg_bus_write_data_1 as u128;
        let __temp_19445 = __temp_19443 << 0x20u32;
        let __temp_19446 = __temp_19445 | __temp_19444;
        let __temp_19447 = 0x0u32 as u128;
        let __temp_19448 = __temp_19446 << 0x20u32;
        let __temp_19449 = __temp_19448 | __temp_19447;
        let __temp_19450 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19451 = __temp_19450 & 0x3fffffffu32;
        let __temp_19452 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19453 = __temp_19452 & 0x3fffffffu32;
        let __temp_19454 = self.__reg_state_7 == 0x3u32;
        let __temp_19455 = __temp_19454 & self.__reg_bus_enable_6;
        let __temp_19456 = if __temp_19455 { __temp_19453 } else { __temp_19451 };
        let __temp_19457 = __temp_19456 & 0x3u32;
        let __temp_19458 = __temp_19457 == 0x1u32;
        let __temp_19459 = if __temp_19458 { __temp_19449 } else { __temp_19442 };
        let __temp_19460 = self.__reg_bus_write_data_1 as u128;
        let __temp_19461 = 0x0u128 << 0x20u32;
        let __temp_19462 = __temp_19461 | __temp_19460;
        let __temp_19463 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19464 = __temp_19463 & 0x3fffffffu32;
        let __temp_19465 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19466 = __temp_19465 & 0x3fffffffu32;
        let __temp_19467 = self.__reg_state_7 == 0x3u32;
        let __temp_19468 = __temp_19467 & self.__reg_bus_enable_6;
        let __temp_19469 = if __temp_19468 { __temp_19466 } else { __temp_19464 };
        let __temp_19470 = __temp_19469 & 0x3u32;
        let __temp_19471 = __temp_19470 == 0x0u32;
        let __temp_19472 = if __temp_19471 { __temp_19462 } else { __temp_19459 };
        let __temp_19473 = self.__reg_state_7 == 0x3u32;
        let __temp_19474 = __temp_19473 & self.__reg_bus_enable_6;
        let __temp_19475 = __temp_19474 & self.__reg_bus_write_5;
        let __temp_19476 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19477 = __temp_19476 & 0x3fffffffu32;
        let __temp_19478 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19479 = __temp_19478 & 0x3fffffffu32;
        let __temp_19480 = self.__reg_state_7 == 0x3u32;
        let __temp_19481 = __temp_19480 & self.__reg_bus_enable_6;
        let __temp_19482 = if __temp_19481 { __temp_19479 } else { __temp_19477 };
        let __temp_19483 = __temp_19482 >> 0x2u32;
        let __temp_19484 = __temp_19483 & 0xfffffffu32;
        let __temp_19485 = __temp_19484 & 0xffffffu32;
        let __temp_19486 = __temp_19485 >> 0x14u32;
        let __temp_19487 = __temp_19486 & 0xfu32;
        let __temp_19488 = __temp_19487 == 0x6u32;
        let __temp_19489 = self.__reg_count_12 >> 0x5u32;
        let __temp_19490 = __temp_19489 & 0x1u32;
        let __temp_19491 = __temp_19490 != 0x0u32;
        let __temp_19492 = !__temp_19491;
        let __temp_19493 = !false;
        let __temp_19494 = __temp_19493 & __temp_19492;
        let __temp_19495 = self.__reg_state_7 == 0x3u32;
        let __temp_19496 = __temp_19495 & self.__reg_bus_enable_6;
        let __temp_19497 = __temp_19496 & self.__reg_bus_write_5;
        let __temp_19498 = __temp_19497 | __temp_19494;
        let __temp_19499 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19500 = __temp_19499 & 0x3fffffffu32;
        let __temp_19501 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19502 = __temp_19501 & 0x3fffffffu32;
        let __temp_19503 = self.__reg_state_7 == 0x3u32;
        let __temp_19504 = __temp_19503 & self.__reg_bus_enable_6;
        let __temp_19505 = if __temp_19504 { __temp_19502 } else { __temp_19500 };
        let __temp_19506 = __temp_19505 >> 0x2u32;
        let __temp_19507 = __temp_19506 & 0xfffffffu32;
        let __temp_19508 = __temp_19507 >> 0x18u32;
        let __temp_19509 = __temp_19508 & 0xfu32;
        let __temp_19510 = __temp_19509 == 0x0u32;
        let __temp_19511 = self.__reg_count_15 >> 0x5u32;
        let __temp_19512 = __temp_19511 & 0x1u32;
        let __temp_19513 = __temp_19512 != 0x0u32;
        let __temp_19514 = !__temp_19513;
        let __temp_19515 = !false;
        let __temp_19516 = __temp_19515 & __temp_19514;
        let __temp_19517 = self.__reg_state_7 == 0x3u32;
        let __temp_19518 = __temp_19517 & self.__reg_bus_enable_6;
        let __temp_19519 = __temp_19518 & self.__reg_bus_write_5;
        let __temp_19520 = __temp_19519 | __temp_19516;
        let __temp_19521 = self.__reg_state_7 == 0x3u32;
        let __temp_19522 = __temp_19521 & self.__reg_bus_enable_6;
        let __temp_19523 = self.__reg_state_7 == 0x0u32;
        let __temp_19524 = __temp_19523 | __temp_19522;
        let __temp_19525 = __temp_19524 & __temp_19520;
        let __temp_19526 = __temp_19525 & __temp_19510;
        let __temp_19527 = __temp_19526 & __temp_19498;
        let __temp_19528 = __temp_19527 & __temp_19488;
        let __temp_19529 = __temp_19528 & __temp_19475;
        let __temp_19530 = if __temp_19529 { __temp_19472 } else { __temp_19421 };
        let __temp_19531 = __temp_19530 >> 0x10u32;
        let __temp_19532 = __temp_19531 as u32;
        let __temp_19533 = __temp_19532 & 0xffffu32;
        self.depth_buffer_element_1_24_write_port_value = __temp_19533;
        let __temp_19534 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19535 = __temp_19534 == 0x0u32;
        let __temp_19536 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19537 = __temp_19536 == 0x1u32;
        let __temp_19538 = __temp_19537 as u32;
        let __temp_19539 = __temp_19535 as u32;
        let __temp_19540 = __temp_19538 << 0x1u32;
        let __temp_19541 = __temp_19540 | __temp_19539;
        let __temp_19542 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19543 = __temp_19542 == 0x2u32;
        let __temp_19544 = __temp_19543 as u32;
        let __temp_19545 = __temp_19544 << 0x2u32;
        let __temp_19546 = __temp_19545 | __temp_19541;
        let __temp_19547 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19548 = __temp_19547 == 0x3u32;
        let __temp_19549 = __temp_19548 as u32;
        let __temp_19550 = __temp_19549 << 0x3u32;
        let __temp_19551 = __temp_19550 | __temp_19546;
        let __temp_19552 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19553 = __temp_19552 == 0x4u32;
        let __temp_19554 = __temp_19553 as u32;
        let __temp_19555 = __temp_19554 << 0x4u32;
        let __temp_19556 = __temp_19555 | __temp_19551;
        let __temp_19557 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19558 = __temp_19557 == 0x5u32;
        let __temp_19559 = __temp_19558 as u32;
        let __temp_19560 = __temp_19559 << 0x5u32;
        let __temp_19561 = __temp_19560 | __temp_19556;
        let __temp_19562 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19563 = __temp_19562 == 0x6u32;
        let __temp_19564 = __temp_19563 as u32;
        let __temp_19565 = __temp_19564 << 0x6u32;
        let __temp_19566 = __temp_19565 | __temp_19561;
        let __temp_19567 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_19568 = __temp_19567 == 0x7u32;
        let __temp_19569 = __temp_19568 as u32;
        let __temp_19570 = __temp_19569 << 0x7u32;
        let __temp_19571 = __temp_19570 | __temp_19566;
        let __temp_19572 = true as u32;
        let __temp_19573 = __temp_19572 << 0x1u32;
        let __temp_19574 = __temp_19572 | __temp_19573;
        let __temp_19575 = __temp_19572 << 0x2u32;
        let __temp_19576 = __temp_19574 | __temp_19575;
        let __temp_19577 = __temp_19572 << 0x3u32;
        let __temp_19578 = __temp_19576 | __temp_19577;
        let __temp_19579 = self.__reg_state_7 == 0x3u32;
        let __temp_19580 = __temp_19579 & self.__reg_bus_enable_6;
        let __temp_19581 = if __temp_19580 { self.__reg_bus_write_byte_enable_40 } else { __temp_19578 };
        let __temp_19582 = __temp_19581 << 0xcu32;
        let __temp_19583 = __temp_19582 | 0x0u32;
        let __temp_19584 = true as u32;
        let __temp_19585 = __temp_19584 << 0x1u32;
        let __temp_19586 = __temp_19584 | __temp_19585;
        let __temp_19587 = __temp_19584 << 0x2u32;
        let __temp_19588 = __temp_19586 | __temp_19587;
        let __temp_19589 = __temp_19584 << 0x3u32;
        let __temp_19590 = __temp_19588 | __temp_19589;
        let __temp_19591 = self.__reg_state_7 == 0x3u32;
        let __temp_19592 = __temp_19591 & self.__reg_bus_enable_6;
        let __temp_19593 = if __temp_19592 { self.__reg_bus_write_byte_enable_40 } else { __temp_19590 };
        let __temp_19594 = 0x0u32 << 0x4u32;
        let __temp_19595 = __temp_19594 | __temp_19593;
        let __temp_19596 = __temp_19595 << 0x8u32;
        let __temp_19597 = __temp_19596 | 0x0u32;
        let __temp_19598 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19599 = __temp_19598 & 0x3fffffffu32;
        let __temp_19600 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19601 = __temp_19600 & 0x3fffffffu32;
        let __temp_19602 = self.__reg_state_7 == 0x3u32;
        let __temp_19603 = __temp_19602 & self.__reg_bus_enable_6;
        let __temp_19604 = if __temp_19603 { __temp_19601 } else { __temp_19599 };
        let __temp_19605 = __temp_19604 & 0x3u32;
        let __temp_19606 = __temp_19605 == 0x2u32;
        let __temp_19607 = if __temp_19606 { __temp_19597 } else { __temp_19583 };
        let __temp_19608 = true as u32;
        let __temp_19609 = __temp_19608 << 0x1u32;
        let __temp_19610 = __temp_19608 | __temp_19609;
        let __temp_19611 = __temp_19608 << 0x2u32;
        let __temp_19612 = __temp_19610 | __temp_19611;
        let __temp_19613 = __temp_19608 << 0x3u32;
        let __temp_19614 = __temp_19612 | __temp_19613;
        let __temp_19615 = self.__reg_state_7 == 0x3u32;
        let __temp_19616 = __temp_19615 & self.__reg_bus_enable_6;
        let __temp_19617 = if __temp_19616 { self.__reg_bus_write_byte_enable_40 } else { __temp_19614 };
        let __temp_19618 = 0x0u32 << 0x4u32;
        let __temp_19619 = __temp_19618 | __temp_19617;
        let __temp_19620 = __temp_19619 << 0x4u32;
        let __temp_19621 = __temp_19620 | 0x0u32;
        let __temp_19622 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19623 = __temp_19622 & 0x3fffffffu32;
        let __temp_19624 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19625 = __temp_19624 & 0x3fffffffu32;
        let __temp_19626 = self.__reg_state_7 == 0x3u32;
        let __temp_19627 = __temp_19626 & self.__reg_bus_enable_6;
        let __temp_19628 = if __temp_19627 { __temp_19625 } else { __temp_19623 };
        let __temp_19629 = __temp_19628 & 0x3u32;
        let __temp_19630 = __temp_19629 == 0x1u32;
        let __temp_19631 = if __temp_19630 { __temp_19621 } else { __temp_19607 };
        let __temp_19632 = true as u32;
        let __temp_19633 = __temp_19632 << 0x1u32;
        let __temp_19634 = __temp_19632 | __temp_19633;
        let __temp_19635 = __temp_19632 << 0x2u32;
        let __temp_19636 = __temp_19634 | __temp_19635;
        let __temp_19637 = __temp_19632 << 0x3u32;
        let __temp_19638 = __temp_19636 | __temp_19637;
        let __temp_19639 = self.__reg_state_7 == 0x3u32;
        let __temp_19640 = __temp_19639 & self.__reg_bus_enable_6;
        let __temp_19641 = if __temp_19640 { self.__reg_bus_write_byte_enable_40 } else { __temp_19638 };
        let __temp_19642 = 0x0u32 << 0x4u32;
        let __temp_19643 = __temp_19642 | __temp_19641;
        let __temp_19644 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19645 = __temp_19644 & 0x3fffffffu32;
        let __temp_19646 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19647 = __temp_19646 & 0x3fffffffu32;
        let __temp_19648 = self.__reg_state_7 == 0x3u32;
        let __temp_19649 = __temp_19648 & self.__reg_bus_enable_6;
        let __temp_19650 = if __temp_19649 { __temp_19647 } else { __temp_19645 };
        let __temp_19651 = __temp_19650 & 0x3u32;
        let __temp_19652 = __temp_19651 == 0x0u32;
        let __temp_19653 = if __temp_19652 { __temp_19643 } else { __temp_19631 };
        let __temp_19654 = __temp_19653 & 0x1u32;
        let __temp_19655 = __temp_19654 != 0x0u32;
        let __temp_19656 = true as u32;
        let __temp_19657 = __temp_19656 << 0x1u32;
        let __temp_19658 = __temp_19656 | __temp_19657;
        let __temp_19659 = __temp_19656 << 0x2u32;
        let __temp_19660 = __temp_19658 | __temp_19659;
        let __temp_19661 = __temp_19656 << 0x3u32;
        let __temp_19662 = __temp_19660 | __temp_19661;
        let __temp_19663 = self.__reg_state_7 == 0x3u32;
        let __temp_19664 = __temp_19663 & self.__reg_bus_enable_6;
        let __temp_19665 = if __temp_19664 { self.__reg_bus_write_byte_enable_40 } else { __temp_19662 };
        let __temp_19666 = __temp_19665 << 0xcu32;
        let __temp_19667 = __temp_19666 | 0x0u32;
        let __temp_19668 = true as u32;
        let __temp_19669 = __temp_19668 << 0x1u32;
        let __temp_19670 = __temp_19668 | __temp_19669;
        let __temp_19671 = __temp_19668 << 0x2u32;
        let __temp_19672 = __temp_19670 | __temp_19671;
        let __temp_19673 = __temp_19668 << 0x3u32;
        let __temp_19674 = __temp_19672 | __temp_19673;
        let __temp_19675 = self.__reg_state_7 == 0x3u32;
        let __temp_19676 = __temp_19675 & self.__reg_bus_enable_6;
        let __temp_19677 = if __temp_19676 { self.__reg_bus_write_byte_enable_40 } else { __temp_19674 };
        let __temp_19678 = 0x0u32 << 0x4u32;
        let __temp_19679 = __temp_19678 | __temp_19677;
        let __temp_19680 = __temp_19679 << 0x8u32;
        let __temp_19681 = __temp_19680 | 0x0u32;
        let __temp_19682 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19683 = __temp_19682 & 0x3fffffffu32;
        let __temp_19684 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19685 = __temp_19684 & 0x3fffffffu32;
        let __temp_19686 = self.__reg_state_7 == 0x3u32;
        let __temp_19687 = __temp_19686 & self.__reg_bus_enable_6;
        let __temp_19688 = if __temp_19687 { __temp_19685 } else { __temp_19683 };
        let __temp_19689 = __temp_19688 & 0x3u32;
        let __temp_19690 = __temp_19689 == 0x2u32;
        let __temp_19691 = if __temp_19690 { __temp_19681 } else { __temp_19667 };
        let __temp_19692 = true as u32;
        let __temp_19693 = __temp_19692 << 0x1u32;
        let __temp_19694 = __temp_19692 | __temp_19693;
        let __temp_19695 = __temp_19692 << 0x2u32;
        let __temp_19696 = __temp_19694 | __temp_19695;
        let __temp_19697 = __temp_19692 << 0x3u32;
        let __temp_19698 = __temp_19696 | __temp_19697;
        let __temp_19699 = self.__reg_state_7 == 0x3u32;
        let __temp_19700 = __temp_19699 & self.__reg_bus_enable_6;
        let __temp_19701 = if __temp_19700 { self.__reg_bus_write_byte_enable_40 } else { __temp_19698 };
        let __temp_19702 = 0x0u32 << 0x4u32;
        let __temp_19703 = __temp_19702 | __temp_19701;
        let __temp_19704 = __temp_19703 << 0x4u32;
        let __temp_19705 = __temp_19704 | 0x0u32;
        let __temp_19706 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19707 = __temp_19706 & 0x3fffffffu32;
        let __temp_19708 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19709 = __temp_19708 & 0x3fffffffu32;
        let __temp_19710 = self.__reg_state_7 == 0x3u32;
        let __temp_19711 = __temp_19710 & self.__reg_bus_enable_6;
        let __temp_19712 = if __temp_19711 { __temp_19709 } else { __temp_19707 };
        let __temp_19713 = __temp_19712 & 0x3u32;
        let __temp_19714 = __temp_19713 == 0x1u32;
        let __temp_19715 = if __temp_19714 { __temp_19705 } else { __temp_19691 };
        let __temp_19716 = true as u32;
        let __temp_19717 = __temp_19716 << 0x1u32;
        let __temp_19718 = __temp_19716 | __temp_19717;
        let __temp_19719 = __temp_19716 << 0x2u32;
        let __temp_19720 = __temp_19718 | __temp_19719;
        let __temp_19721 = __temp_19716 << 0x3u32;
        let __temp_19722 = __temp_19720 | __temp_19721;
        let __temp_19723 = self.__reg_state_7 == 0x3u32;
        let __temp_19724 = __temp_19723 & self.__reg_bus_enable_6;
        let __temp_19725 = if __temp_19724 { self.__reg_bus_write_byte_enable_40 } else { __temp_19722 };
        let __temp_19726 = 0x0u32 << 0x4u32;
        let __temp_19727 = __temp_19726 | __temp_19725;
        let __temp_19728 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19729 = __temp_19728 & 0x3fffffffu32;
        let __temp_19730 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19731 = __temp_19730 & 0x3fffffffu32;
        let __temp_19732 = self.__reg_state_7 == 0x3u32;
        let __temp_19733 = __temp_19732 & self.__reg_bus_enable_6;
        let __temp_19734 = if __temp_19733 { __temp_19731 } else { __temp_19729 };
        let __temp_19735 = __temp_19734 & 0x3u32;
        let __temp_19736 = __temp_19735 == 0x0u32;
        let __temp_19737 = if __temp_19736 { __temp_19727 } else { __temp_19715 };
        let __temp_19738 = __temp_19737 >> 0x2u32;
        let __temp_19739 = __temp_19738 & 0x1u32;
        let __temp_19740 = __temp_19739 != 0x0u32;
        let __temp_19741 = __temp_19740 as u32;
        let __temp_19742 = __temp_19655 as u32;
        let __temp_19743 = __temp_19741 << 0x1u32;
        let __temp_19744 = __temp_19743 | __temp_19742;
        let __temp_19745 = true as u32;
        let __temp_19746 = __temp_19745 << 0x1u32;
        let __temp_19747 = __temp_19745 | __temp_19746;
        let __temp_19748 = __temp_19745 << 0x2u32;
        let __temp_19749 = __temp_19747 | __temp_19748;
        let __temp_19750 = __temp_19745 << 0x3u32;
        let __temp_19751 = __temp_19749 | __temp_19750;
        let __temp_19752 = self.__reg_state_7 == 0x3u32;
        let __temp_19753 = __temp_19752 & self.__reg_bus_enable_6;
        let __temp_19754 = if __temp_19753 { self.__reg_bus_write_byte_enable_40 } else { __temp_19751 };
        let __temp_19755 = __temp_19754 << 0xcu32;
        let __temp_19756 = __temp_19755 | 0x0u32;
        let __temp_19757 = true as u32;
        let __temp_19758 = __temp_19757 << 0x1u32;
        let __temp_19759 = __temp_19757 | __temp_19758;
        let __temp_19760 = __temp_19757 << 0x2u32;
        let __temp_19761 = __temp_19759 | __temp_19760;
        let __temp_19762 = __temp_19757 << 0x3u32;
        let __temp_19763 = __temp_19761 | __temp_19762;
        let __temp_19764 = self.__reg_state_7 == 0x3u32;
        let __temp_19765 = __temp_19764 & self.__reg_bus_enable_6;
        let __temp_19766 = if __temp_19765 { self.__reg_bus_write_byte_enable_40 } else { __temp_19763 };
        let __temp_19767 = 0x0u32 << 0x4u32;
        let __temp_19768 = __temp_19767 | __temp_19766;
        let __temp_19769 = __temp_19768 << 0x8u32;
        let __temp_19770 = __temp_19769 | 0x0u32;
        let __temp_19771 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19772 = __temp_19771 & 0x3fffffffu32;
        let __temp_19773 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19774 = __temp_19773 & 0x3fffffffu32;
        let __temp_19775 = self.__reg_state_7 == 0x3u32;
        let __temp_19776 = __temp_19775 & self.__reg_bus_enable_6;
        let __temp_19777 = if __temp_19776 { __temp_19774 } else { __temp_19772 };
        let __temp_19778 = __temp_19777 & 0x3u32;
        let __temp_19779 = __temp_19778 == 0x2u32;
        let __temp_19780 = if __temp_19779 { __temp_19770 } else { __temp_19756 };
        let __temp_19781 = true as u32;
        let __temp_19782 = __temp_19781 << 0x1u32;
        let __temp_19783 = __temp_19781 | __temp_19782;
        let __temp_19784 = __temp_19781 << 0x2u32;
        let __temp_19785 = __temp_19783 | __temp_19784;
        let __temp_19786 = __temp_19781 << 0x3u32;
        let __temp_19787 = __temp_19785 | __temp_19786;
        let __temp_19788 = self.__reg_state_7 == 0x3u32;
        let __temp_19789 = __temp_19788 & self.__reg_bus_enable_6;
        let __temp_19790 = if __temp_19789 { self.__reg_bus_write_byte_enable_40 } else { __temp_19787 };
        let __temp_19791 = 0x0u32 << 0x4u32;
        let __temp_19792 = __temp_19791 | __temp_19790;
        let __temp_19793 = __temp_19792 << 0x4u32;
        let __temp_19794 = __temp_19793 | 0x0u32;
        let __temp_19795 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19796 = __temp_19795 & 0x3fffffffu32;
        let __temp_19797 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19798 = __temp_19797 & 0x3fffffffu32;
        let __temp_19799 = self.__reg_state_7 == 0x3u32;
        let __temp_19800 = __temp_19799 & self.__reg_bus_enable_6;
        let __temp_19801 = if __temp_19800 { __temp_19798 } else { __temp_19796 };
        let __temp_19802 = __temp_19801 & 0x3u32;
        let __temp_19803 = __temp_19802 == 0x1u32;
        let __temp_19804 = if __temp_19803 { __temp_19794 } else { __temp_19780 };
        let __temp_19805 = true as u32;
        let __temp_19806 = __temp_19805 << 0x1u32;
        let __temp_19807 = __temp_19805 | __temp_19806;
        let __temp_19808 = __temp_19805 << 0x2u32;
        let __temp_19809 = __temp_19807 | __temp_19808;
        let __temp_19810 = __temp_19805 << 0x3u32;
        let __temp_19811 = __temp_19809 | __temp_19810;
        let __temp_19812 = self.__reg_state_7 == 0x3u32;
        let __temp_19813 = __temp_19812 & self.__reg_bus_enable_6;
        let __temp_19814 = if __temp_19813 { self.__reg_bus_write_byte_enable_40 } else { __temp_19811 };
        let __temp_19815 = 0x0u32 << 0x4u32;
        let __temp_19816 = __temp_19815 | __temp_19814;
        let __temp_19817 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19818 = __temp_19817 & 0x3fffffffu32;
        let __temp_19819 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19820 = __temp_19819 & 0x3fffffffu32;
        let __temp_19821 = self.__reg_state_7 == 0x3u32;
        let __temp_19822 = __temp_19821 & self.__reg_bus_enable_6;
        let __temp_19823 = if __temp_19822 { __temp_19820 } else { __temp_19818 };
        let __temp_19824 = __temp_19823 & 0x3u32;
        let __temp_19825 = __temp_19824 == 0x0u32;
        let __temp_19826 = if __temp_19825 { __temp_19816 } else { __temp_19804 };
        let __temp_19827 = __temp_19826 >> 0x4u32;
        let __temp_19828 = __temp_19827 & 0x1u32;
        let __temp_19829 = __temp_19828 != 0x0u32;
        let __temp_19830 = __temp_19829 as u32;
        let __temp_19831 = __temp_19830 << 0x2u32;
        let __temp_19832 = __temp_19831 | __temp_19744;
        let __temp_19833 = true as u32;
        let __temp_19834 = __temp_19833 << 0x1u32;
        let __temp_19835 = __temp_19833 | __temp_19834;
        let __temp_19836 = __temp_19833 << 0x2u32;
        let __temp_19837 = __temp_19835 | __temp_19836;
        let __temp_19838 = __temp_19833 << 0x3u32;
        let __temp_19839 = __temp_19837 | __temp_19838;
        let __temp_19840 = self.__reg_state_7 == 0x3u32;
        let __temp_19841 = __temp_19840 & self.__reg_bus_enable_6;
        let __temp_19842 = if __temp_19841 { self.__reg_bus_write_byte_enable_40 } else { __temp_19839 };
        let __temp_19843 = __temp_19842 << 0xcu32;
        let __temp_19844 = __temp_19843 | 0x0u32;
        let __temp_19845 = true as u32;
        let __temp_19846 = __temp_19845 << 0x1u32;
        let __temp_19847 = __temp_19845 | __temp_19846;
        let __temp_19848 = __temp_19845 << 0x2u32;
        let __temp_19849 = __temp_19847 | __temp_19848;
        let __temp_19850 = __temp_19845 << 0x3u32;
        let __temp_19851 = __temp_19849 | __temp_19850;
        let __temp_19852 = self.__reg_state_7 == 0x3u32;
        let __temp_19853 = __temp_19852 & self.__reg_bus_enable_6;
        let __temp_19854 = if __temp_19853 { self.__reg_bus_write_byte_enable_40 } else { __temp_19851 };
        let __temp_19855 = 0x0u32 << 0x4u32;
        let __temp_19856 = __temp_19855 | __temp_19854;
        let __temp_19857 = __temp_19856 << 0x8u32;
        let __temp_19858 = __temp_19857 | 0x0u32;
        let __temp_19859 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19860 = __temp_19859 & 0x3fffffffu32;
        let __temp_19861 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19862 = __temp_19861 & 0x3fffffffu32;
        let __temp_19863 = self.__reg_state_7 == 0x3u32;
        let __temp_19864 = __temp_19863 & self.__reg_bus_enable_6;
        let __temp_19865 = if __temp_19864 { __temp_19862 } else { __temp_19860 };
        let __temp_19866 = __temp_19865 & 0x3u32;
        let __temp_19867 = __temp_19866 == 0x2u32;
        let __temp_19868 = if __temp_19867 { __temp_19858 } else { __temp_19844 };
        let __temp_19869 = true as u32;
        let __temp_19870 = __temp_19869 << 0x1u32;
        let __temp_19871 = __temp_19869 | __temp_19870;
        let __temp_19872 = __temp_19869 << 0x2u32;
        let __temp_19873 = __temp_19871 | __temp_19872;
        let __temp_19874 = __temp_19869 << 0x3u32;
        let __temp_19875 = __temp_19873 | __temp_19874;
        let __temp_19876 = self.__reg_state_7 == 0x3u32;
        let __temp_19877 = __temp_19876 & self.__reg_bus_enable_6;
        let __temp_19878 = if __temp_19877 { self.__reg_bus_write_byte_enable_40 } else { __temp_19875 };
        let __temp_19879 = 0x0u32 << 0x4u32;
        let __temp_19880 = __temp_19879 | __temp_19878;
        let __temp_19881 = __temp_19880 << 0x4u32;
        let __temp_19882 = __temp_19881 | 0x0u32;
        let __temp_19883 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19884 = __temp_19883 & 0x3fffffffu32;
        let __temp_19885 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19886 = __temp_19885 & 0x3fffffffu32;
        let __temp_19887 = self.__reg_state_7 == 0x3u32;
        let __temp_19888 = __temp_19887 & self.__reg_bus_enable_6;
        let __temp_19889 = if __temp_19888 { __temp_19886 } else { __temp_19884 };
        let __temp_19890 = __temp_19889 & 0x3u32;
        let __temp_19891 = __temp_19890 == 0x1u32;
        let __temp_19892 = if __temp_19891 { __temp_19882 } else { __temp_19868 };
        let __temp_19893 = true as u32;
        let __temp_19894 = __temp_19893 << 0x1u32;
        let __temp_19895 = __temp_19893 | __temp_19894;
        let __temp_19896 = __temp_19893 << 0x2u32;
        let __temp_19897 = __temp_19895 | __temp_19896;
        let __temp_19898 = __temp_19893 << 0x3u32;
        let __temp_19899 = __temp_19897 | __temp_19898;
        let __temp_19900 = self.__reg_state_7 == 0x3u32;
        let __temp_19901 = __temp_19900 & self.__reg_bus_enable_6;
        let __temp_19902 = if __temp_19901 { self.__reg_bus_write_byte_enable_40 } else { __temp_19899 };
        let __temp_19903 = 0x0u32 << 0x4u32;
        let __temp_19904 = __temp_19903 | __temp_19902;
        let __temp_19905 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19906 = __temp_19905 & 0x3fffffffu32;
        let __temp_19907 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19908 = __temp_19907 & 0x3fffffffu32;
        let __temp_19909 = self.__reg_state_7 == 0x3u32;
        let __temp_19910 = __temp_19909 & self.__reg_bus_enable_6;
        let __temp_19911 = if __temp_19910 { __temp_19908 } else { __temp_19906 };
        let __temp_19912 = __temp_19911 & 0x3u32;
        let __temp_19913 = __temp_19912 == 0x0u32;
        let __temp_19914 = if __temp_19913 { __temp_19904 } else { __temp_19892 };
        let __temp_19915 = __temp_19914 >> 0x6u32;
        let __temp_19916 = __temp_19915 & 0x1u32;
        let __temp_19917 = __temp_19916 != 0x0u32;
        let __temp_19918 = __temp_19917 as u32;
        let __temp_19919 = __temp_19918 << 0x3u32;
        let __temp_19920 = __temp_19919 | __temp_19832;
        let __temp_19921 = true as u32;
        let __temp_19922 = __temp_19921 << 0x1u32;
        let __temp_19923 = __temp_19921 | __temp_19922;
        let __temp_19924 = __temp_19921 << 0x2u32;
        let __temp_19925 = __temp_19923 | __temp_19924;
        let __temp_19926 = __temp_19921 << 0x3u32;
        let __temp_19927 = __temp_19925 | __temp_19926;
        let __temp_19928 = self.__reg_state_7 == 0x3u32;
        let __temp_19929 = __temp_19928 & self.__reg_bus_enable_6;
        let __temp_19930 = if __temp_19929 { self.__reg_bus_write_byte_enable_40 } else { __temp_19927 };
        let __temp_19931 = __temp_19930 << 0xcu32;
        let __temp_19932 = __temp_19931 | 0x0u32;
        let __temp_19933 = true as u32;
        let __temp_19934 = __temp_19933 << 0x1u32;
        let __temp_19935 = __temp_19933 | __temp_19934;
        let __temp_19936 = __temp_19933 << 0x2u32;
        let __temp_19937 = __temp_19935 | __temp_19936;
        let __temp_19938 = __temp_19933 << 0x3u32;
        let __temp_19939 = __temp_19937 | __temp_19938;
        let __temp_19940 = self.__reg_state_7 == 0x3u32;
        let __temp_19941 = __temp_19940 & self.__reg_bus_enable_6;
        let __temp_19942 = if __temp_19941 { self.__reg_bus_write_byte_enable_40 } else { __temp_19939 };
        let __temp_19943 = 0x0u32 << 0x4u32;
        let __temp_19944 = __temp_19943 | __temp_19942;
        let __temp_19945 = __temp_19944 << 0x8u32;
        let __temp_19946 = __temp_19945 | 0x0u32;
        let __temp_19947 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19948 = __temp_19947 & 0x3fffffffu32;
        let __temp_19949 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19950 = __temp_19949 & 0x3fffffffu32;
        let __temp_19951 = self.__reg_state_7 == 0x3u32;
        let __temp_19952 = __temp_19951 & self.__reg_bus_enable_6;
        let __temp_19953 = if __temp_19952 { __temp_19950 } else { __temp_19948 };
        let __temp_19954 = __temp_19953 & 0x3u32;
        let __temp_19955 = __temp_19954 == 0x2u32;
        let __temp_19956 = if __temp_19955 { __temp_19946 } else { __temp_19932 };
        let __temp_19957 = true as u32;
        let __temp_19958 = __temp_19957 << 0x1u32;
        let __temp_19959 = __temp_19957 | __temp_19958;
        let __temp_19960 = __temp_19957 << 0x2u32;
        let __temp_19961 = __temp_19959 | __temp_19960;
        let __temp_19962 = __temp_19957 << 0x3u32;
        let __temp_19963 = __temp_19961 | __temp_19962;
        let __temp_19964 = self.__reg_state_7 == 0x3u32;
        let __temp_19965 = __temp_19964 & self.__reg_bus_enable_6;
        let __temp_19966 = if __temp_19965 { self.__reg_bus_write_byte_enable_40 } else { __temp_19963 };
        let __temp_19967 = 0x0u32 << 0x4u32;
        let __temp_19968 = __temp_19967 | __temp_19966;
        let __temp_19969 = __temp_19968 << 0x4u32;
        let __temp_19970 = __temp_19969 | 0x0u32;
        let __temp_19971 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19972 = __temp_19971 & 0x3fffffffu32;
        let __temp_19973 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19974 = __temp_19973 & 0x3fffffffu32;
        let __temp_19975 = self.__reg_state_7 == 0x3u32;
        let __temp_19976 = __temp_19975 & self.__reg_bus_enable_6;
        let __temp_19977 = if __temp_19976 { __temp_19974 } else { __temp_19972 };
        let __temp_19978 = __temp_19977 & 0x3u32;
        let __temp_19979 = __temp_19978 == 0x1u32;
        let __temp_19980 = if __temp_19979 { __temp_19970 } else { __temp_19956 };
        let __temp_19981 = true as u32;
        let __temp_19982 = __temp_19981 << 0x1u32;
        let __temp_19983 = __temp_19981 | __temp_19982;
        let __temp_19984 = __temp_19981 << 0x2u32;
        let __temp_19985 = __temp_19983 | __temp_19984;
        let __temp_19986 = __temp_19981 << 0x3u32;
        let __temp_19987 = __temp_19985 | __temp_19986;
        let __temp_19988 = self.__reg_state_7 == 0x3u32;
        let __temp_19989 = __temp_19988 & self.__reg_bus_enable_6;
        let __temp_19990 = if __temp_19989 { self.__reg_bus_write_byte_enable_40 } else { __temp_19987 };
        let __temp_19991 = 0x0u32 << 0x4u32;
        let __temp_19992 = __temp_19991 | __temp_19990;
        let __temp_19993 = self.__reg_pc_13 >> 0x2u32;
        let __temp_19994 = __temp_19993 & 0x3fffffffu32;
        let __temp_19995 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_19996 = __temp_19995 & 0x3fffffffu32;
        let __temp_19997 = self.__reg_state_7 == 0x3u32;
        let __temp_19998 = __temp_19997 & self.__reg_bus_enable_6;
        let __temp_19999 = if __temp_19998 { __temp_19996 } else { __temp_19994 };
        let __temp_20000 = __temp_19999 & 0x3u32;
        let __temp_20001 = __temp_20000 == 0x0u32;
        let __temp_20002 = if __temp_20001 { __temp_19992 } else { __temp_19980 };
        let __temp_20003 = __temp_20002 >> 0x8u32;
        let __temp_20004 = __temp_20003 & 0x1u32;
        let __temp_20005 = __temp_20004 != 0x0u32;
        let __temp_20006 = __temp_20005 as u32;
        let __temp_20007 = __temp_20006 << 0x4u32;
        let __temp_20008 = __temp_20007 | __temp_19920;
        let __temp_20009 = true as u32;
        let __temp_20010 = __temp_20009 << 0x1u32;
        let __temp_20011 = __temp_20009 | __temp_20010;
        let __temp_20012 = __temp_20009 << 0x2u32;
        let __temp_20013 = __temp_20011 | __temp_20012;
        let __temp_20014 = __temp_20009 << 0x3u32;
        let __temp_20015 = __temp_20013 | __temp_20014;
        let __temp_20016 = self.__reg_state_7 == 0x3u32;
        let __temp_20017 = __temp_20016 & self.__reg_bus_enable_6;
        let __temp_20018 = if __temp_20017 { self.__reg_bus_write_byte_enable_40 } else { __temp_20015 };
        let __temp_20019 = __temp_20018 << 0xcu32;
        let __temp_20020 = __temp_20019 | 0x0u32;
        let __temp_20021 = true as u32;
        let __temp_20022 = __temp_20021 << 0x1u32;
        let __temp_20023 = __temp_20021 | __temp_20022;
        let __temp_20024 = __temp_20021 << 0x2u32;
        let __temp_20025 = __temp_20023 | __temp_20024;
        let __temp_20026 = __temp_20021 << 0x3u32;
        let __temp_20027 = __temp_20025 | __temp_20026;
        let __temp_20028 = self.__reg_state_7 == 0x3u32;
        let __temp_20029 = __temp_20028 & self.__reg_bus_enable_6;
        let __temp_20030 = if __temp_20029 { self.__reg_bus_write_byte_enable_40 } else { __temp_20027 };
        let __temp_20031 = 0x0u32 << 0x4u32;
        let __temp_20032 = __temp_20031 | __temp_20030;
        let __temp_20033 = __temp_20032 << 0x8u32;
        let __temp_20034 = __temp_20033 | 0x0u32;
        let __temp_20035 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20036 = __temp_20035 & 0x3fffffffu32;
        let __temp_20037 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20038 = __temp_20037 & 0x3fffffffu32;
        let __temp_20039 = self.__reg_state_7 == 0x3u32;
        let __temp_20040 = __temp_20039 & self.__reg_bus_enable_6;
        let __temp_20041 = if __temp_20040 { __temp_20038 } else { __temp_20036 };
        let __temp_20042 = __temp_20041 & 0x3u32;
        let __temp_20043 = __temp_20042 == 0x2u32;
        let __temp_20044 = if __temp_20043 { __temp_20034 } else { __temp_20020 };
        let __temp_20045 = true as u32;
        let __temp_20046 = __temp_20045 << 0x1u32;
        let __temp_20047 = __temp_20045 | __temp_20046;
        let __temp_20048 = __temp_20045 << 0x2u32;
        let __temp_20049 = __temp_20047 | __temp_20048;
        let __temp_20050 = __temp_20045 << 0x3u32;
        let __temp_20051 = __temp_20049 | __temp_20050;
        let __temp_20052 = self.__reg_state_7 == 0x3u32;
        let __temp_20053 = __temp_20052 & self.__reg_bus_enable_6;
        let __temp_20054 = if __temp_20053 { self.__reg_bus_write_byte_enable_40 } else { __temp_20051 };
        let __temp_20055 = 0x0u32 << 0x4u32;
        let __temp_20056 = __temp_20055 | __temp_20054;
        let __temp_20057 = __temp_20056 << 0x4u32;
        let __temp_20058 = __temp_20057 | 0x0u32;
        let __temp_20059 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20060 = __temp_20059 & 0x3fffffffu32;
        let __temp_20061 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20062 = __temp_20061 & 0x3fffffffu32;
        let __temp_20063 = self.__reg_state_7 == 0x3u32;
        let __temp_20064 = __temp_20063 & self.__reg_bus_enable_6;
        let __temp_20065 = if __temp_20064 { __temp_20062 } else { __temp_20060 };
        let __temp_20066 = __temp_20065 & 0x3u32;
        let __temp_20067 = __temp_20066 == 0x1u32;
        let __temp_20068 = if __temp_20067 { __temp_20058 } else { __temp_20044 };
        let __temp_20069 = true as u32;
        let __temp_20070 = __temp_20069 << 0x1u32;
        let __temp_20071 = __temp_20069 | __temp_20070;
        let __temp_20072 = __temp_20069 << 0x2u32;
        let __temp_20073 = __temp_20071 | __temp_20072;
        let __temp_20074 = __temp_20069 << 0x3u32;
        let __temp_20075 = __temp_20073 | __temp_20074;
        let __temp_20076 = self.__reg_state_7 == 0x3u32;
        let __temp_20077 = __temp_20076 & self.__reg_bus_enable_6;
        let __temp_20078 = if __temp_20077 { self.__reg_bus_write_byte_enable_40 } else { __temp_20075 };
        let __temp_20079 = 0x0u32 << 0x4u32;
        let __temp_20080 = __temp_20079 | __temp_20078;
        let __temp_20081 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20082 = __temp_20081 & 0x3fffffffu32;
        let __temp_20083 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20084 = __temp_20083 & 0x3fffffffu32;
        let __temp_20085 = self.__reg_state_7 == 0x3u32;
        let __temp_20086 = __temp_20085 & self.__reg_bus_enable_6;
        let __temp_20087 = if __temp_20086 { __temp_20084 } else { __temp_20082 };
        let __temp_20088 = __temp_20087 & 0x3u32;
        let __temp_20089 = __temp_20088 == 0x0u32;
        let __temp_20090 = if __temp_20089 { __temp_20080 } else { __temp_20068 };
        let __temp_20091 = __temp_20090 >> 0xau32;
        let __temp_20092 = __temp_20091 & 0x1u32;
        let __temp_20093 = __temp_20092 != 0x0u32;
        let __temp_20094 = __temp_20093 as u32;
        let __temp_20095 = __temp_20094 << 0x5u32;
        let __temp_20096 = __temp_20095 | __temp_20008;
        let __temp_20097 = true as u32;
        let __temp_20098 = __temp_20097 << 0x1u32;
        let __temp_20099 = __temp_20097 | __temp_20098;
        let __temp_20100 = __temp_20097 << 0x2u32;
        let __temp_20101 = __temp_20099 | __temp_20100;
        let __temp_20102 = __temp_20097 << 0x3u32;
        let __temp_20103 = __temp_20101 | __temp_20102;
        let __temp_20104 = self.__reg_state_7 == 0x3u32;
        let __temp_20105 = __temp_20104 & self.__reg_bus_enable_6;
        let __temp_20106 = if __temp_20105 { self.__reg_bus_write_byte_enable_40 } else { __temp_20103 };
        let __temp_20107 = __temp_20106 << 0xcu32;
        let __temp_20108 = __temp_20107 | 0x0u32;
        let __temp_20109 = true as u32;
        let __temp_20110 = __temp_20109 << 0x1u32;
        let __temp_20111 = __temp_20109 | __temp_20110;
        let __temp_20112 = __temp_20109 << 0x2u32;
        let __temp_20113 = __temp_20111 | __temp_20112;
        let __temp_20114 = __temp_20109 << 0x3u32;
        let __temp_20115 = __temp_20113 | __temp_20114;
        let __temp_20116 = self.__reg_state_7 == 0x3u32;
        let __temp_20117 = __temp_20116 & self.__reg_bus_enable_6;
        let __temp_20118 = if __temp_20117 { self.__reg_bus_write_byte_enable_40 } else { __temp_20115 };
        let __temp_20119 = 0x0u32 << 0x4u32;
        let __temp_20120 = __temp_20119 | __temp_20118;
        let __temp_20121 = __temp_20120 << 0x8u32;
        let __temp_20122 = __temp_20121 | 0x0u32;
        let __temp_20123 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20124 = __temp_20123 & 0x3fffffffu32;
        let __temp_20125 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20126 = __temp_20125 & 0x3fffffffu32;
        let __temp_20127 = self.__reg_state_7 == 0x3u32;
        let __temp_20128 = __temp_20127 & self.__reg_bus_enable_6;
        let __temp_20129 = if __temp_20128 { __temp_20126 } else { __temp_20124 };
        let __temp_20130 = __temp_20129 & 0x3u32;
        let __temp_20131 = __temp_20130 == 0x2u32;
        let __temp_20132 = if __temp_20131 { __temp_20122 } else { __temp_20108 };
        let __temp_20133 = true as u32;
        let __temp_20134 = __temp_20133 << 0x1u32;
        let __temp_20135 = __temp_20133 | __temp_20134;
        let __temp_20136 = __temp_20133 << 0x2u32;
        let __temp_20137 = __temp_20135 | __temp_20136;
        let __temp_20138 = __temp_20133 << 0x3u32;
        let __temp_20139 = __temp_20137 | __temp_20138;
        let __temp_20140 = self.__reg_state_7 == 0x3u32;
        let __temp_20141 = __temp_20140 & self.__reg_bus_enable_6;
        let __temp_20142 = if __temp_20141 { self.__reg_bus_write_byte_enable_40 } else { __temp_20139 };
        let __temp_20143 = 0x0u32 << 0x4u32;
        let __temp_20144 = __temp_20143 | __temp_20142;
        let __temp_20145 = __temp_20144 << 0x4u32;
        let __temp_20146 = __temp_20145 | 0x0u32;
        let __temp_20147 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20148 = __temp_20147 & 0x3fffffffu32;
        let __temp_20149 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20150 = __temp_20149 & 0x3fffffffu32;
        let __temp_20151 = self.__reg_state_7 == 0x3u32;
        let __temp_20152 = __temp_20151 & self.__reg_bus_enable_6;
        let __temp_20153 = if __temp_20152 { __temp_20150 } else { __temp_20148 };
        let __temp_20154 = __temp_20153 & 0x3u32;
        let __temp_20155 = __temp_20154 == 0x1u32;
        let __temp_20156 = if __temp_20155 { __temp_20146 } else { __temp_20132 };
        let __temp_20157 = true as u32;
        let __temp_20158 = __temp_20157 << 0x1u32;
        let __temp_20159 = __temp_20157 | __temp_20158;
        let __temp_20160 = __temp_20157 << 0x2u32;
        let __temp_20161 = __temp_20159 | __temp_20160;
        let __temp_20162 = __temp_20157 << 0x3u32;
        let __temp_20163 = __temp_20161 | __temp_20162;
        let __temp_20164 = self.__reg_state_7 == 0x3u32;
        let __temp_20165 = __temp_20164 & self.__reg_bus_enable_6;
        let __temp_20166 = if __temp_20165 { self.__reg_bus_write_byte_enable_40 } else { __temp_20163 };
        let __temp_20167 = 0x0u32 << 0x4u32;
        let __temp_20168 = __temp_20167 | __temp_20166;
        let __temp_20169 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20170 = __temp_20169 & 0x3fffffffu32;
        let __temp_20171 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20172 = __temp_20171 & 0x3fffffffu32;
        let __temp_20173 = self.__reg_state_7 == 0x3u32;
        let __temp_20174 = __temp_20173 & self.__reg_bus_enable_6;
        let __temp_20175 = if __temp_20174 { __temp_20172 } else { __temp_20170 };
        let __temp_20176 = __temp_20175 & 0x3u32;
        let __temp_20177 = __temp_20176 == 0x0u32;
        let __temp_20178 = if __temp_20177 { __temp_20168 } else { __temp_20156 };
        let __temp_20179 = __temp_20178 >> 0xcu32;
        let __temp_20180 = __temp_20179 & 0x1u32;
        let __temp_20181 = __temp_20180 != 0x0u32;
        let __temp_20182 = __temp_20181 as u32;
        let __temp_20183 = __temp_20182 << 0x6u32;
        let __temp_20184 = __temp_20183 | __temp_20096;
        let __temp_20185 = true as u32;
        let __temp_20186 = __temp_20185 << 0x1u32;
        let __temp_20187 = __temp_20185 | __temp_20186;
        let __temp_20188 = __temp_20185 << 0x2u32;
        let __temp_20189 = __temp_20187 | __temp_20188;
        let __temp_20190 = __temp_20185 << 0x3u32;
        let __temp_20191 = __temp_20189 | __temp_20190;
        let __temp_20192 = self.__reg_state_7 == 0x3u32;
        let __temp_20193 = __temp_20192 & self.__reg_bus_enable_6;
        let __temp_20194 = if __temp_20193 { self.__reg_bus_write_byte_enable_40 } else { __temp_20191 };
        let __temp_20195 = __temp_20194 << 0xcu32;
        let __temp_20196 = __temp_20195 | 0x0u32;
        let __temp_20197 = true as u32;
        let __temp_20198 = __temp_20197 << 0x1u32;
        let __temp_20199 = __temp_20197 | __temp_20198;
        let __temp_20200 = __temp_20197 << 0x2u32;
        let __temp_20201 = __temp_20199 | __temp_20200;
        let __temp_20202 = __temp_20197 << 0x3u32;
        let __temp_20203 = __temp_20201 | __temp_20202;
        let __temp_20204 = self.__reg_state_7 == 0x3u32;
        let __temp_20205 = __temp_20204 & self.__reg_bus_enable_6;
        let __temp_20206 = if __temp_20205 { self.__reg_bus_write_byte_enable_40 } else { __temp_20203 };
        let __temp_20207 = 0x0u32 << 0x4u32;
        let __temp_20208 = __temp_20207 | __temp_20206;
        let __temp_20209 = __temp_20208 << 0x8u32;
        let __temp_20210 = __temp_20209 | 0x0u32;
        let __temp_20211 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20212 = __temp_20211 & 0x3fffffffu32;
        let __temp_20213 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20214 = __temp_20213 & 0x3fffffffu32;
        let __temp_20215 = self.__reg_state_7 == 0x3u32;
        let __temp_20216 = __temp_20215 & self.__reg_bus_enable_6;
        let __temp_20217 = if __temp_20216 { __temp_20214 } else { __temp_20212 };
        let __temp_20218 = __temp_20217 & 0x3u32;
        let __temp_20219 = __temp_20218 == 0x2u32;
        let __temp_20220 = if __temp_20219 { __temp_20210 } else { __temp_20196 };
        let __temp_20221 = true as u32;
        let __temp_20222 = __temp_20221 << 0x1u32;
        let __temp_20223 = __temp_20221 | __temp_20222;
        let __temp_20224 = __temp_20221 << 0x2u32;
        let __temp_20225 = __temp_20223 | __temp_20224;
        let __temp_20226 = __temp_20221 << 0x3u32;
        let __temp_20227 = __temp_20225 | __temp_20226;
        let __temp_20228 = self.__reg_state_7 == 0x3u32;
        let __temp_20229 = __temp_20228 & self.__reg_bus_enable_6;
        let __temp_20230 = if __temp_20229 { self.__reg_bus_write_byte_enable_40 } else { __temp_20227 };
        let __temp_20231 = 0x0u32 << 0x4u32;
        let __temp_20232 = __temp_20231 | __temp_20230;
        let __temp_20233 = __temp_20232 << 0x4u32;
        let __temp_20234 = __temp_20233 | 0x0u32;
        let __temp_20235 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20236 = __temp_20235 & 0x3fffffffu32;
        let __temp_20237 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20238 = __temp_20237 & 0x3fffffffu32;
        let __temp_20239 = self.__reg_state_7 == 0x3u32;
        let __temp_20240 = __temp_20239 & self.__reg_bus_enable_6;
        let __temp_20241 = if __temp_20240 { __temp_20238 } else { __temp_20236 };
        let __temp_20242 = __temp_20241 & 0x3u32;
        let __temp_20243 = __temp_20242 == 0x1u32;
        let __temp_20244 = if __temp_20243 { __temp_20234 } else { __temp_20220 };
        let __temp_20245 = true as u32;
        let __temp_20246 = __temp_20245 << 0x1u32;
        let __temp_20247 = __temp_20245 | __temp_20246;
        let __temp_20248 = __temp_20245 << 0x2u32;
        let __temp_20249 = __temp_20247 | __temp_20248;
        let __temp_20250 = __temp_20245 << 0x3u32;
        let __temp_20251 = __temp_20249 | __temp_20250;
        let __temp_20252 = self.__reg_state_7 == 0x3u32;
        let __temp_20253 = __temp_20252 & self.__reg_bus_enable_6;
        let __temp_20254 = if __temp_20253 { self.__reg_bus_write_byte_enable_40 } else { __temp_20251 };
        let __temp_20255 = 0x0u32 << 0x4u32;
        let __temp_20256 = __temp_20255 | __temp_20254;
        let __temp_20257 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20258 = __temp_20257 & 0x3fffffffu32;
        let __temp_20259 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20260 = __temp_20259 & 0x3fffffffu32;
        let __temp_20261 = self.__reg_state_7 == 0x3u32;
        let __temp_20262 = __temp_20261 & self.__reg_bus_enable_6;
        let __temp_20263 = if __temp_20262 { __temp_20260 } else { __temp_20258 };
        let __temp_20264 = __temp_20263 & 0x3u32;
        let __temp_20265 = __temp_20264 == 0x0u32;
        let __temp_20266 = if __temp_20265 { __temp_20256 } else { __temp_20244 };
        let __temp_20267 = __temp_20266 >> 0xeu32;
        let __temp_20268 = __temp_20267 & 0x1u32;
        let __temp_20269 = __temp_20268 != 0x0u32;
        let __temp_20270 = __temp_20269 as u32;
        let __temp_20271 = __temp_20270 << 0x7u32;
        let __temp_20272 = __temp_20271 | __temp_20184;
        let __temp_20273 = self.__reg_state_7 == 0x3u32;
        let __temp_20274 = __temp_20273 & self.__reg_bus_enable_6;
        let __temp_20275 = __temp_20274 & self.__reg_bus_write_5;
        let __temp_20276 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20277 = __temp_20276 & 0x3fffffffu32;
        let __temp_20278 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20279 = __temp_20278 & 0x3fffffffu32;
        let __temp_20280 = self.__reg_state_7 == 0x3u32;
        let __temp_20281 = __temp_20280 & self.__reg_bus_enable_6;
        let __temp_20282 = if __temp_20281 { __temp_20279 } else { __temp_20277 };
        let __temp_20283 = __temp_20282 >> 0x2u32;
        let __temp_20284 = __temp_20283 & 0xfffffffu32;
        let __temp_20285 = __temp_20284 & 0xffffffu32;
        let __temp_20286 = __temp_20285 >> 0x14u32;
        let __temp_20287 = __temp_20286 & 0xfu32;
        let __temp_20288 = __temp_20287 == 0x6u32;
        let __temp_20289 = self.__reg_count_12 >> 0x5u32;
        let __temp_20290 = __temp_20289 & 0x1u32;
        let __temp_20291 = __temp_20290 != 0x0u32;
        let __temp_20292 = !__temp_20291;
        let __temp_20293 = !false;
        let __temp_20294 = __temp_20293 & __temp_20292;
        let __temp_20295 = self.__reg_state_7 == 0x3u32;
        let __temp_20296 = __temp_20295 & self.__reg_bus_enable_6;
        let __temp_20297 = __temp_20296 & self.__reg_bus_write_5;
        let __temp_20298 = __temp_20297 | __temp_20294;
        let __temp_20299 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20300 = __temp_20299 & 0x3fffffffu32;
        let __temp_20301 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20302 = __temp_20301 & 0x3fffffffu32;
        let __temp_20303 = self.__reg_state_7 == 0x3u32;
        let __temp_20304 = __temp_20303 & self.__reg_bus_enable_6;
        let __temp_20305 = if __temp_20304 { __temp_20302 } else { __temp_20300 };
        let __temp_20306 = __temp_20305 >> 0x2u32;
        let __temp_20307 = __temp_20306 & 0xfffffffu32;
        let __temp_20308 = __temp_20307 >> 0x18u32;
        let __temp_20309 = __temp_20308 & 0xfu32;
        let __temp_20310 = __temp_20309 == 0x0u32;
        let __temp_20311 = self.__reg_count_15 >> 0x5u32;
        let __temp_20312 = __temp_20311 & 0x1u32;
        let __temp_20313 = __temp_20312 != 0x0u32;
        let __temp_20314 = !__temp_20313;
        let __temp_20315 = !false;
        let __temp_20316 = __temp_20315 & __temp_20314;
        let __temp_20317 = self.__reg_state_7 == 0x3u32;
        let __temp_20318 = __temp_20317 & self.__reg_bus_enable_6;
        let __temp_20319 = __temp_20318 & self.__reg_bus_write_5;
        let __temp_20320 = __temp_20319 | __temp_20316;
        let __temp_20321 = self.__reg_state_7 == 0x3u32;
        let __temp_20322 = __temp_20321 & self.__reg_bus_enable_6;
        let __temp_20323 = self.__reg_state_7 == 0x0u32;
        let __temp_20324 = __temp_20323 | __temp_20322;
        let __temp_20325 = __temp_20324 & __temp_20320;
        let __temp_20326 = __temp_20325 & __temp_20310;
        let __temp_20327 = __temp_20326 & __temp_20298;
        let __temp_20328 = __temp_20327 & __temp_20288;
        let __temp_20329 = __temp_20328 & __temp_20275;
        let __temp_20330 = if __temp_20329 { __temp_20272 } else { __temp_19571 };
        let __temp_20331 = __temp_20330 >> 0x1u32;
        let __temp_20332 = __temp_20331 & 0x1u32;
        let __temp_20333 = __temp_20332 != 0x0u32;
        let __temp_20334 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_20335 = __temp_20334 & 0x1u32;
        let __temp_20336 = __temp_20335 != 0x0u32;
        let __temp_20337 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_20338 = __temp_20337 != 0x0u32;
        let __temp_20339 = !__temp_20338;
        let __temp_20340 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_20341 = __temp_20340 | __temp_20339;
        let __temp_20342 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_20343 = __temp_20342 & __temp_20341;
        let __temp_20344 = __temp_20343 & __temp_20336;
        let __temp_20345 = self.__reg_state_7 == 0x3u32;
        let __temp_20346 = __temp_20345 & self.__reg_bus_enable_6;
        let __temp_20347 = __temp_20346 & self.__reg_bus_write_5;
        let __temp_20348 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20349 = __temp_20348 & 0x3fffffffu32;
        let __temp_20350 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20351 = __temp_20350 & 0x3fffffffu32;
        let __temp_20352 = self.__reg_state_7 == 0x3u32;
        let __temp_20353 = __temp_20352 & self.__reg_bus_enable_6;
        let __temp_20354 = if __temp_20353 { __temp_20351 } else { __temp_20349 };
        let __temp_20355 = __temp_20354 >> 0x2u32;
        let __temp_20356 = __temp_20355 & 0xfffffffu32;
        let __temp_20357 = __temp_20356 & 0xffffffu32;
        let __temp_20358 = __temp_20357 >> 0x14u32;
        let __temp_20359 = __temp_20358 & 0xfu32;
        let __temp_20360 = __temp_20359 == 0x6u32;
        let __temp_20361 = self.__reg_count_12 >> 0x5u32;
        let __temp_20362 = __temp_20361 & 0x1u32;
        let __temp_20363 = __temp_20362 != 0x0u32;
        let __temp_20364 = !__temp_20363;
        let __temp_20365 = !false;
        let __temp_20366 = __temp_20365 & __temp_20364;
        let __temp_20367 = self.__reg_state_7 == 0x3u32;
        let __temp_20368 = __temp_20367 & self.__reg_bus_enable_6;
        let __temp_20369 = __temp_20368 & self.__reg_bus_write_5;
        let __temp_20370 = __temp_20369 | __temp_20366;
        let __temp_20371 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20372 = __temp_20371 & 0x3fffffffu32;
        let __temp_20373 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20374 = __temp_20373 & 0x3fffffffu32;
        let __temp_20375 = self.__reg_state_7 == 0x3u32;
        let __temp_20376 = __temp_20375 & self.__reg_bus_enable_6;
        let __temp_20377 = if __temp_20376 { __temp_20374 } else { __temp_20372 };
        let __temp_20378 = __temp_20377 >> 0x2u32;
        let __temp_20379 = __temp_20378 & 0xfffffffu32;
        let __temp_20380 = __temp_20379 >> 0x18u32;
        let __temp_20381 = __temp_20380 & 0xfu32;
        let __temp_20382 = __temp_20381 == 0x0u32;
        let __temp_20383 = self.__reg_count_15 >> 0x5u32;
        let __temp_20384 = __temp_20383 & 0x1u32;
        let __temp_20385 = __temp_20384 != 0x0u32;
        let __temp_20386 = !__temp_20385;
        let __temp_20387 = !false;
        let __temp_20388 = __temp_20387 & __temp_20386;
        let __temp_20389 = self.__reg_state_7 == 0x3u32;
        let __temp_20390 = __temp_20389 & self.__reg_bus_enable_6;
        let __temp_20391 = __temp_20390 & self.__reg_bus_write_5;
        let __temp_20392 = __temp_20391 | __temp_20388;
        let __temp_20393 = self.__reg_state_7 == 0x3u32;
        let __temp_20394 = __temp_20393 & self.__reg_bus_enable_6;
        let __temp_20395 = self.__reg_state_7 == 0x0u32;
        let __temp_20396 = __temp_20395 | __temp_20394;
        let __temp_20397 = __temp_20396 & __temp_20392;
        let __temp_20398 = __temp_20397 & __temp_20382;
        let __temp_20399 = __temp_20398 & __temp_20370;
        let __temp_20400 = __temp_20399 & __temp_20360;
        let __temp_20401 = __temp_20400 & __temp_20347;
        let __temp_20402 = __temp_20401 | __temp_20344;
        let __temp_20403 = __temp_20402 & __temp_20333;
        self.depth_buffer_element_1_24_write_port_enable = __temp_20403;
        self.ddr3_mem_element_1_5_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_1_5_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_1_5_write_port_address = __temp_1094;
        let __temp_20404 = self.__reg_bus_write_data_1 as u128;
        let __temp_20405 = __temp_20404 << 0x60u32;
        let __temp_20406 = __temp_20405 | 0x0u128;
        let __temp_20407 = 0x0u32 as u64;
        let __temp_20408 = self.__reg_bus_write_data_1 as u64;
        let __temp_20409 = __temp_20407 << 0x20u32;
        let __temp_20410 = __temp_20409 | __temp_20408;
        let __temp_20411 = __temp_20410 as u128;
        let __temp_20412 = 0x0u64 as u128;
        let __temp_20413 = __temp_20411 << 0x40u32;
        let __temp_20414 = __temp_20413 | __temp_20412;
        let __temp_20415 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20416 = __temp_20415 & 0x3fffffffu32;
        let __temp_20417 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20418 = __temp_20417 & 0x3fffffffu32;
        let __temp_20419 = self.__reg_state_7 == 0x3u32;
        let __temp_20420 = __temp_20419 & self.__reg_bus_enable_6;
        let __temp_20421 = if __temp_20420 { __temp_20418 } else { __temp_20416 };
        let __temp_20422 = __temp_20421 & 0x3u32;
        let __temp_20423 = __temp_20422 == 0x2u32;
        let __temp_20424 = if __temp_20423 { __temp_20414 } else { __temp_20406 };
        let __temp_20425 = 0x0u64 as u128;
        let __temp_20426 = self.__reg_bus_write_data_1 as u128;
        let __temp_20427 = __temp_20425 << 0x20u32;
        let __temp_20428 = __temp_20427 | __temp_20426;
        let __temp_20429 = 0x0u32 as u128;
        let __temp_20430 = __temp_20428 << 0x20u32;
        let __temp_20431 = __temp_20430 | __temp_20429;
        let __temp_20432 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20433 = __temp_20432 & 0x3fffffffu32;
        let __temp_20434 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20435 = __temp_20434 & 0x3fffffffu32;
        let __temp_20436 = self.__reg_state_7 == 0x3u32;
        let __temp_20437 = __temp_20436 & self.__reg_bus_enable_6;
        let __temp_20438 = if __temp_20437 { __temp_20435 } else { __temp_20433 };
        let __temp_20439 = __temp_20438 & 0x3u32;
        let __temp_20440 = __temp_20439 == 0x1u32;
        let __temp_20441 = if __temp_20440 { __temp_20431 } else { __temp_20424 };
        let __temp_20442 = self.__reg_bus_write_data_1 as u128;
        let __temp_20443 = 0x0u128 << 0x20u32;
        let __temp_20444 = __temp_20443 | __temp_20442;
        let __temp_20445 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20446 = __temp_20445 & 0x3fffffffu32;
        let __temp_20447 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20448 = __temp_20447 & 0x3fffffffu32;
        let __temp_20449 = self.__reg_state_7 == 0x3u32;
        let __temp_20450 = __temp_20449 & self.__reg_bus_enable_6;
        let __temp_20451 = if __temp_20450 { __temp_20448 } else { __temp_20446 };
        let __temp_20452 = __temp_20451 & 0x3u32;
        let __temp_20453 = __temp_20452 == 0x0u32;
        let __temp_20454 = if __temp_20453 { __temp_20444 } else { __temp_20441 };
        let __temp_20455 = __temp_20454 >> 0x8u32;
        let __temp_20456 = __temp_20455 as u32;
        let __temp_20457 = __temp_20456 & 0xffu32;
        self.ddr3_mem_element_1_5_write_port_value = __temp_20457;
        let __temp_20458 = true as u32;
        let __temp_20459 = __temp_20458 << 0x1u32;
        let __temp_20460 = __temp_20458 | __temp_20459;
        let __temp_20461 = __temp_20458 << 0x2u32;
        let __temp_20462 = __temp_20460 | __temp_20461;
        let __temp_20463 = __temp_20458 << 0x3u32;
        let __temp_20464 = __temp_20462 | __temp_20463;
        let __temp_20465 = self.__reg_state_7 == 0x3u32;
        let __temp_20466 = __temp_20465 & self.__reg_bus_enable_6;
        let __temp_20467 = if __temp_20466 { self.__reg_bus_write_byte_enable_40 } else { __temp_20464 };
        let __temp_20468 = __temp_20467 << 0xcu32;
        let __temp_20469 = __temp_20468 | 0x0u32;
        let __temp_20470 = true as u32;
        let __temp_20471 = __temp_20470 << 0x1u32;
        let __temp_20472 = __temp_20470 | __temp_20471;
        let __temp_20473 = __temp_20470 << 0x2u32;
        let __temp_20474 = __temp_20472 | __temp_20473;
        let __temp_20475 = __temp_20470 << 0x3u32;
        let __temp_20476 = __temp_20474 | __temp_20475;
        let __temp_20477 = self.__reg_state_7 == 0x3u32;
        let __temp_20478 = __temp_20477 & self.__reg_bus_enable_6;
        let __temp_20479 = if __temp_20478 { self.__reg_bus_write_byte_enable_40 } else { __temp_20476 };
        let __temp_20480 = 0x0u32 << 0x4u32;
        let __temp_20481 = __temp_20480 | __temp_20479;
        let __temp_20482 = __temp_20481 << 0x8u32;
        let __temp_20483 = __temp_20482 | 0x0u32;
        let __temp_20484 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20485 = __temp_20484 & 0x3fffffffu32;
        let __temp_20486 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20487 = __temp_20486 & 0x3fffffffu32;
        let __temp_20488 = self.__reg_state_7 == 0x3u32;
        let __temp_20489 = __temp_20488 & self.__reg_bus_enable_6;
        let __temp_20490 = if __temp_20489 { __temp_20487 } else { __temp_20485 };
        let __temp_20491 = __temp_20490 & 0x3u32;
        let __temp_20492 = __temp_20491 == 0x2u32;
        let __temp_20493 = if __temp_20492 { __temp_20483 } else { __temp_20469 };
        let __temp_20494 = true as u32;
        let __temp_20495 = __temp_20494 << 0x1u32;
        let __temp_20496 = __temp_20494 | __temp_20495;
        let __temp_20497 = __temp_20494 << 0x2u32;
        let __temp_20498 = __temp_20496 | __temp_20497;
        let __temp_20499 = __temp_20494 << 0x3u32;
        let __temp_20500 = __temp_20498 | __temp_20499;
        let __temp_20501 = self.__reg_state_7 == 0x3u32;
        let __temp_20502 = __temp_20501 & self.__reg_bus_enable_6;
        let __temp_20503 = if __temp_20502 { self.__reg_bus_write_byte_enable_40 } else { __temp_20500 };
        let __temp_20504 = 0x0u32 << 0x4u32;
        let __temp_20505 = __temp_20504 | __temp_20503;
        let __temp_20506 = __temp_20505 << 0x4u32;
        let __temp_20507 = __temp_20506 | 0x0u32;
        let __temp_20508 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20509 = __temp_20508 & 0x3fffffffu32;
        let __temp_20510 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20511 = __temp_20510 & 0x3fffffffu32;
        let __temp_20512 = self.__reg_state_7 == 0x3u32;
        let __temp_20513 = __temp_20512 & self.__reg_bus_enable_6;
        let __temp_20514 = if __temp_20513 { __temp_20511 } else { __temp_20509 };
        let __temp_20515 = __temp_20514 & 0x3u32;
        let __temp_20516 = __temp_20515 == 0x1u32;
        let __temp_20517 = if __temp_20516 { __temp_20507 } else { __temp_20493 };
        let __temp_20518 = true as u32;
        let __temp_20519 = __temp_20518 << 0x1u32;
        let __temp_20520 = __temp_20518 | __temp_20519;
        let __temp_20521 = __temp_20518 << 0x2u32;
        let __temp_20522 = __temp_20520 | __temp_20521;
        let __temp_20523 = __temp_20518 << 0x3u32;
        let __temp_20524 = __temp_20522 | __temp_20523;
        let __temp_20525 = self.__reg_state_7 == 0x3u32;
        let __temp_20526 = __temp_20525 & self.__reg_bus_enable_6;
        let __temp_20527 = if __temp_20526 { self.__reg_bus_write_byte_enable_40 } else { __temp_20524 };
        let __temp_20528 = 0x0u32 << 0x4u32;
        let __temp_20529 = __temp_20528 | __temp_20527;
        let __temp_20530 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20531 = __temp_20530 & 0x3fffffffu32;
        let __temp_20532 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20533 = __temp_20532 & 0x3fffffffu32;
        let __temp_20534 = self.__reg_state_7 == 0x3u32;
        let __temp_20535 = __temp_20534 & self.__reg_bus_enable_6;
        let __temp_20536 = if __temp_20535 { __temp_20533 } else { __temp_20531 };
        let __temp_20537 = __temp_20536 & 0x3u32;
        let __temp_20538 = __temp_20537 == 0x0u32;
        let __temp_20539 = if __temp_20538 { __temp_20529 } else { __temp_20517 };
        let __temp_20540 = __temp_20539 >> 0x1u32;
        let __temp_20541 = __temp_20540 & 0x1u32;
        let __temp_20542 = __temp_20541 != 0x0u32;
        let __temp_20543 = self.__reg_state_7 == 0x3u32;
        let __temp_20544 = __temp_20543 & self.__reg_bus_enable_6;
        let __temp_20545 = __temp_20544 & self.__reg_bus_write_5;
        let __temp_20546 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20547 = __temp_20546 & 0x3fffffffu32;
        let __temp_20548 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20549 = __temp_20548 & 0x3fffffffu32;
        let __temp_20550 = self.__reg_state_7 == 0x3u32;
        let __temp_20551 = __temp_20550 & self.__reg_bus_enable_6;
        let __temp_20552 = if __temp_20551 { __temp_20549 } else { __temp_20547 };
        let __temp_20553 = __temp_20552 >> 0x2u32;
        let __temp_20554 = __temp_20553 & 0xfffffffu32;
        let __temp_20555 = __temp_20554 >> 0x18u32;
        let __temp_20556 = __temp_20555 & 0xfu32;
        let __temp_20557 = __temp_20556 == 0x1u32;
        let __temp_20558 = self.__reg_count_15 >> 0x5u32;
        let __temp_20559 = __temp_20558 & 0x1u32;
        let __temp_20560 = __temp_20559 != 0x0u32;
        let __temp_20561 = !__temp_20560;
        let __temp_20562 = !false;
        let __temp_20563 = __temp_20562 & __temp_20561;
        let __temp_20564 = self.__reg_state_7 == 0x3u32;
        let __temp_20565 = __temp_20564 & self.__reg_bus_enable_6;
        let __temp_20566 = __temp_20565 & self.__reg_bus_write_5;
        let __temp_20567 = __temp_20566 | __temp_20563;
        let __temp_20568 = self.__reg_state_7 == 0x3u32;
        let __temp_20569 = __temp_20568 & self.__reg_bus_enable_6;
        let __temp_20570 = self.__reg_state_7 == 0x0u32;
        let __temp_20571 = __temp_20570 | __temp_20569;
        let __temp_20572 = __temp_20571 & __temp_20567;
        let __temp_20573 = __temp_20572 & __temp_20557;
        let __temp_20574 = __temp_20573 & __temp_20545;
        let __temp_20575 = __temp_20574 & __temp_20542;
        self.ddr3_mem_element_1_5_write_port_enable = __temp_20575;
        self.ddr3_mem_element_7_11_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_7_11_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_7_11_write_port_address = __temp_1094;
        let __temp_20576 = self.__reg_bus_write_data_1 as u128;
        let __temp_20577 = __temp_20576 << 0x60u32;
        let __temp_20578 = __temp_20577 | 0x0u128;
        let __temp_20579 = 0x0u32 as u64;
        let __temp_20580 = self.__reg_bus_write_data_1 as u64;
        let __temp_20581 = __temp_20579 << 0x20u32;
        let __temp_20582 = __temp_20581 | __temp_20580;
        let __temp_20583 = __temp_20582 as u128;
        let __temp_20584 = 0x0u64 as u128;
        let __temp_20585 = __temp_20583 << 0x40u32;
        let __temp_20586 = __temp_20585 | __temp_20584;
        let __temp_20587 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20588 = __temp_20587 & 0x3fffffffu32;
        let __temp_20589 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20590 = __temp_20589 & 0x3fffffffu32;
        let __temp_20591 = self.__reg_state_7 == 0x3u32;
        let __temp_20592 = __temp_20591 & self.__reg_bus_enable_6;
        let __temp_20593 = if __temp_20592 { __temp_20590 } else { __temp_20588 };
        let __temp_20594 = __temp_20593 & 0x3u32;
        let __temp_20595 = __temp_20594 == 0x2u32;
        let __temp_20596 = if __temp_20595 { __temp_20586 } else { __temp_20578 };
        let __temp_20597 = 0x0u64 as u128;
        let __temp_20598 = self.__reg_bus_write_data_1 as u128;
        let __temp_20599 = __temp_20597 << 0x20u32;
        let __temp_20600 = __temp_20599 | __temp_20598;
        let __temp_20601 = 0x0u32 as u128;
        let __temp_20602 = __temp_20600 << 0x20u32;
        let __temp_20603 = __temp_20602 | __temp_20601;
        let __temp_20604 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20605 = __temp_20604 & 0x3fffffffu32;
        let __temp_20606 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20607 = __temp_20606 & 0x3fffffffu32;
        let __temp_20608 = self.__reg_state_7 == 0x3u32;
        let __temp_20609 = __temp_20608 & self.__reg_bus_enable_6;
        let __temp_20610 = if __temp_20609 { __temp_20607 } else { __temp_20605 };
        let __temp_20611 = __temp_20610 & 0x3u32;
        let __temp_20612 = __temp_20611 == 0x1u32;
        let __temp_20613 = if __temp_20612 { __temp_20603 } else { __temp_20596 };
        let __temp_20614 = self.__reg_bus_write_data_1 as u128;
        let __temp_20615 = 0x0u128 << 0x20u32;
        let __temp_20616 = __temp_20615 | __temp_20614;
        let __temp_20617 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20618 = __temp_20617 & 0x3fffffffu32;
        let __temp_20619 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20620 = __temp_20619 & 0x3fffffffu32;
        let __temp_20621 = self.__reg_state_7 == 0x3u32;
        let __temp_20622 = __temp_20621 & self.__reg_bus_enable_6;
        let __temp_20623 = if __temp_20622 { __temp_20620 } else { __temp_20618 };
        let __temp_20624 = __temp_20623 & 0x3u32;
        let __temp_20625 = __temp_20624 == 0x0u32;
        let __temp_20626 = if __temp_20625 { __temp_20616 } else { __temp_20613 };
        let __temp_20627 = __temp_20626 >> 0x38u32;
        let __temp_20628 = __temp_20627 as u32;
        let __temp_20629 = __temp_20628 & 0xffu32;
        self.ddr3_mem_element_7_11_write_port_value = __temp_20629;
        let __temp_20630 = true as u32;
        let __temp_20631 = __temp_20630 << 0x1u32;
        let __temp_20632 = __temp_20630 | __temp_20631;
        let __temp_20633 = __temp_20630 << 0x2u32;
        let __temp_20634 = __temp_20632 | __temp_20633;
        let __temp_20635 = __temp_20630 << 0x3u32;
        let __temp_20636 = __temp_20634 | __temp_20635;
        let __temp_20637 = self.__reg_state_7 == 0x3u32;
        let __temp_20638 = __temp_20637 & self.__reg_bus_enable_6;
        let __temp_20639 = if __temp_20638 { self.__reg_bus_write_byte_enable_40 } else { __temp_20636 };
        let __temp_20640 = __temp_20639 << 0xcu32;
        let __temp_20641 = __temp_20640 | 0x0u32;
        let __temp_20642 = true as u32;
        let __temp_20643 = __temp_20642 << 0x1u32;
        let __temp_20644 = __temp_20642 | __temp_20643;
        let __temp_20645 = __temp_20642 << 0x2u32;
        let __temp_20646 = __temp_20644 | __temp_20645;
        let __temp_20647 = __temp_20642 << 0x3u32;
        let __temp_20648 = __temp_20646 | __temp_20647;
        let __temp_20649 = self.__reg_state_7 == 0x3u32;
        let __temp_20650 = __temp_20649 & self.__reg_bus_enable_6;
        let __temp_20651 = if __temp_20650 { self.__reg_bus_write_byte_enable_40 } else { __temp_20648 };
        let __temp_20652 = 0x0u32 << 0x4u32;
        let __temp_20653 = __temp_20652 | __temp_20651;
        let __temp_20654 = __temp_20653 << 0x8u32;
        let __temp_20655 = __temp_20654 | 0x0u32;
        let __temp_20656 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20657 = __temp_20656 & 0x3fffffffu32;
        let __temp_20658 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20659 = __temp_20658 & 0x3fffffffu32;
        let __temp_20660 = self.__reg_state_7 == 0x3u32;
        let __temp_20661 = __temp_20660 & self.__reg_bus_enable_6;
        let __temp_20662 = if __temp_20661 { __temp_20659 } else { __temp_20657 };
        let __temp_20663 = __temp_20662 & 0x3u32;
        let __temp_20664 = __temp_20663 == 0x2u32;
        let __temp_20665 = if __temp_20664 { __temp_20655 } else { __temp_20641 };
        let __temp_20666 = true as u32;
        let __temp_20667 = __temp_20666 << 0x1u32;
        let __temp_20668 = __temp_20666 | __temp_20667;
        let __temp_20669 = __temp_20666 << 0x2u32;
        let __temp_20670 = __temp_20668 | __temp_20669;
        let __temp_20671 = __temp_20666 << 0x3u32;
        let __temp_20672 = __temp_20670 | __temp_20671;
        let __temp_20673 = self.__reg_state_7 == 0x3u32;
        let __temp_20674 = __temp_20673 & self.__reg_bus_enable_6;
        let __temp_20675 = if __temp_20674 { self.__reg_bus_write_byte_enable_40 } else { __temp_20672 };
        let __temp_20676 = 0x0u32 << 0x4u32;
        let __temp_20677 = __temp_20676 | __temp_20675;
        let __temp_20678 = __temp_20677 << 0x4u32;
        let __temp_20679 = __temp_20678 | 0x0u32;
        let __temp_20680 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20681 = __temp_20680 & 0x3fffffffu32;
        let __temp_20682 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20683 = __temp_20682 & 0x3fffffffu32;
        let __temp_20684 = self.__reg_state_7 == 0x3u32;
        let __temp_20685 = __temp_20684 & self.__reg_bus_enable_6;
        let __temp_20686 = if __temp_20685 { __temp_20683 } else { __temp_20681 };
        let __temp_20687 = __temp_20686 & 0x3u32;
        let __temp_20688 = __temp_20687 == 0x1u32;
        let __temp_20689 = if __temp_20688 { __temp_20679 } else { __temp_20665 };
        let __temp_20690 = true as u32;
        let __temp_20691 = __temp_20690 << 0x1u32;
        let __temp_20692 = __temp_20690 | __temp_20691;
        let __temp_20693 = __temp_20690 << 0x2u32;
        let __temp_20694 = __temp_20692 | __temp_20693;
        let __temp_20695 = __temp_20690 << 0x3u32;
        let __temp_20696 = __temp_20694 | __temp_20695;
        let __temp_20697 = self.__reg_state_7 == 0x3u32;
        let __temp_20698 = __temp_20697 & self.__reg_bus_enable_6;
        let __temp_20699 = if __temp_20698 { self.__reg_bus_write_byte_enable_40 } else { __temp_20696 };
        let __temp_20700 = 0x0u32 << 0x4u32;
        let __temp_20701 = __temp_20700 | __temp_20699;
        let __temp_20702 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20703 = __temp_20702 & 0x3fffffffu32;
        let __temp_20704 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20705 = __temp_20704 & 0x3fffffffu32;
        let __temp_20706 = self.__reg_state_7 == 0x3u32;
        let __temp_20707 = __temp_20706 & self.__reg_bus_enable_6;
        let __temp_20708 = if __temp_20707 { __temp_20705 } else { __temp_20703 };
        let __temp_20709 = __temp_20708 & 0x3u32;
        let __temp_20710 = __temp_20709 == 0x0u32;
        let __temp_20711 = if __temp_20710 { __temp_20701 } else { __temp_20689 };
        let __temp_20712 = __temp_20711 >> 0x7u32;
        let __temp_20713 = __temp_20712 & 0x1u32;
        let __temp_20714 = __temp_20713 != 0x0u32;
        let __temp_20715 = self.__reg_state_7 == 0x3u32;
        let __temp_20716 = __temp_20715 & self.__reg_bus_enable_6;
        let __temp_20717 = __temp_20716 & self.__reg_bus_write_5;
        let __temp_20718 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20719 = __temp_20718 & 0x3fffffffu32;
        let __temp_20720 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20721 = __temp_20720 & 0x3fffffffu32;
        let __temp_20722 = self.__reg_state_7 == 0x3u32;
        let __temp_20723 = __temp_20722 & self.__reg_bus_enable_6;
        let __temp_20724 = if __temp_20723 { __temp_20721 } else { __temp_20719 };
        let __temp_20725 = __temp_20724 >> 0x2u32;
        let __temp_20726 = __temp_20725 & 0xfffffffu32;
        let __temp_20727 = __temp_20726 >> 0x18u32;
        let __temp_20728 = __temp_20727 & 0xfu32;
        let __temp_20729 = __temp_20728 == 0x1u32;
        let __temp_20730 = self.__reg_count_15 >> 0x5u32;
        let __temp_20731 = __temp_20730 & 0x1u32;
        let __temp_20732 = __temp_20731 != 0x0u32;
        let __temp_20733 = !__temp_20732;
        let __temp_20734 = !false;
        let __temp_20735 = __temp_20734 & __temp_20733;
        let __temp_20736 = self.__reg_state_7 == 0x3u32;
        let __temp_20737 = __temp_20736 & self.__reg_bus_enable_6;
        let __temp_20738 = __temp_20737 & self.__reg_bus_write_5;
        let __temp_20739 = __temp_20738 | __temp_20735;
        let __temp_20740 = self.__reg_state_7 == 0x3u32;
        let __temp_20741 = __temp_20740 & self.__reg_bus_enable_6;
        let __temp_20742 = self.__reg_state_7 == 0x0u32;
        let __temp_20743 = __temp_20742 | __temp_20741;
        let __temp_20744 = __temp_20743 & __temp_20739;
        let __temp_20745 = __temp_20744 & __temp_20729;
        let __temp_20746 = __temp_20745 & __temp_20717;
        let __temp_20747 = __temp_20746 & __temp_20714;
        self.ddr3_mem_element_7_11_write_port_enable = __temp_20747;
        self.depth_buffer_element_2_25_read_port_0_address = __temp_5771;
        self.depth_buffer_element_2_25_read_port_0_enable = __temp_5833;
        self.depth_buffer_element_2_25_write_port_address = __temp_5905;
        let __temp_20748 = self.__reg_stage_21_z_70 as u128;
        let __temp_20749 = __temp_20748 << 0x10u32;
        let __temp_20750 = __temp_20748 | __temp_20749;
        let __temp_20751 = __temp_20748 << 0x20u32;
        let __temp_20752 = __temp_20750 | __temp_20751;
        let __temp_20753 = __temp_20748 << 0x30u32;
        let __temp_20754 = __temp_20752 | __temp_20753;
        let __temp_20755 = __temp_20748 << 0x40u32;
        let __temp_20756 = __temp_20754 | __temp_20755;
        let __temp_20757 = __temp_20748 << 0x50u32;
        let __temp_20758 = __temp_20756 | __temp_20757;
        let __temp_20759 = __temp_20748 << 0x60u32;
        let __temp_20760 = __temp_20758 | __temp_20759;
        let __temp_20761 = __temp_20748 << 0x70u32;
        let __temp_20762 = __temp_20760 | __temp_20761;
        let __temp_20763 = self.__reg_bus_write_data_1 as u128;
        let __temp_20764 = __temp_20763 << 0x60u32;
        let __temp_20765 = __temp_20764 | 0x0u128;
        let __temp_20766 = 0x0u32 as u64;
        let __temp_20767 = self.__reg_bus_write_data_1 as u64;
        let __temp_20768 = __temp_20766 << 0x20u32;
        let __temp_20769 = __temp_20768 | __temp_20767;
        let __temp_20770 = __temp_20769 as u128;
        let __temp_20771 = 0x0u64 as u128;
        let __temp_20772 = __temp_20770 << 0x40u32;
        let __temp_20773 = __temp_20772 | __temp_20771;
        let __temp_20774 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20775 = __temp_20774 & 0x3fffffffu32;
        let __temp_20776 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20777 = __temp_20776 & 0x3fffffffu32;
        let __temp_20778 = self.__reg_state_7 == 0x3u32;
        let __temp_20779 = __temp_20778 & self.__reg_bus_enable_6;
        let __temp_20780 = if __temp_20779 { __temp_20777 } else { __temp_20775 };
        let __temp_20781 = __temp_20780 & 0x3u32;
        let __temp_20782 = __temp_20781 == 0x2u32;
        let __temp_20783 = if __temp_20782 { __temp_20773 } else { __temp_20765 };
        let __temp_20784 = 0x0u64 as u128;
        let __temp_20785 = self.__reg_bus_write_data_1 as u128;
        let __temp_20786 = __temp_20784 << 0x20u32;
        let __temp_20787 = __temp_20786 | __temp_20785;
        let __temp_20788 = 0x0u32 as u128;
        let __temp_20789 = __temp_20787 << 0x20u32;
        let __temp_20790 = __temp_20789 | __temp_20788;
        let __temp_20791 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20792 = __temp_20791 & 0x3fffffffu32;
        let __temp_20793 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20794 = __temp_20793 & 0x3fffffffu32;
        let __temp_20795 = self.__reg_state_7 == 0x3u32;
        let __temp_20796 = __temp_20795 & self.__reg_bus_enable_6;
        let __temp_20797 = if __temp_20796 { __temp_20794 } else { __temp_20792 };
        let __temp_20798 = __temp_20797 & 0x3u32;
        let __temp_20799 = __temp_20798 == 0x1u32;
        let __temp_20800 = if __temp_20799 { __temp_20790 } else { __temp_20783 };
        let __temp_20801 = self.__reg_bus_write_data_1 as u128;
        let __temp_20802 = 0x0u128 << 0x20u32;
        let __temp_20803 = __temp_20802 | __temp_20801;
        let __temp_20804 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20805 = __temp_20804 & 0x3fffffffu32;
        let __temp_20806 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20807 = __temp_20806 & 0x3fffffffu32;
        let __temp_20808 = self.__reg_state_7 == 0x3u32;
        let __temp_20809 = __temp_20808 & self.__reg_bus_enable_6;
        let __temp_20810 = if __temp_20809 { __temp_20807 } else { __temp_20805 };
        let __temp_20811 = __temp_20810 & 0x3u32;
        let __temp_20812 = __temp_20811 == 0x0u32;
        let __temp_20813 = if __temp_20812 { __temp_20803 } else { __temp_20800 };
        let __temp_20814 = self.__reg_state_7 == 0x3u32;
        let __temp_20815 = __temp_20814 & self.__reg_bus_enable_6;
        let __temp_20816 = __temp_20815 & self.__reg_bus_write_5;
        let __temp_20817 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20818 = __temp_20817 & 0x3fffffffu32;
        let __temp_20819 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20820 = __temp_20819 & 0x3fffffffu32;
        let __temp_20821 = self.__reg_state_7 == 0x3u32;
        let __temp_20822 = __temp_20821 & self.__reg_bus_enable_6;
        let __temp_20823 = if __temp_20822 { __temp_20820 } else { __temp_20818 };
        let __temp_20824 = __temp_20823 >> 0x2u32;
        let __temp_20825 = __temp_20824 & 0xfffffffu32;
        let __temp_20826 = __temp_20825 & 0xffffffu32;
        let __temp_20827 = __temp_20826 >> 0x14u32;
        let __temp_20828 = __temp_20827 & 0xfu32;
        let __temp_20829 = __temp_20828 == 0x6u32;
        let __temp_20830 = self.__reg_count_12 >> 0x5u32;
        let __temp_20831 = __temp_20830 & 0x1u32;
        let __temp_20832 = __temp_20831 != 0x0u32;
        let __temp_20833 = !__temp_20832;
        let __temp_20834 = !false;
        let __temp_20835 = __temp_20834 & __temp_20833;
        let __temp_20836 = self.__reg_state_7 == 0x3u32;
        let __temp_20837 = __temp_20836 & self.__reg_bus_enable_6;
        let __temp_20838 = __temp_20837 & self.__reg_bus_write_5;
        let __temp_20839 = __temp_20838 | __temp_20835;
        let __temp_20840 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20841 = __temp_20840 & 0x3fffffffu32;
        let __temp_20842 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20843 = __temp_20842 & 0x3fffffffu32;
        let __temp_20844 = self.__reg_state_7 == 0x3u32;
        let __temp_20845 = __temp_20844 & self.__reg_bus_enable_6;
        let __temp_20846 = if __temp_20845 { __temp_20843 } else { __temp_20841 };
        let __temp_20847 = __temp_20846 >> 0x2u32;
        let __temp_20848 = __temp_20847 & 0xfffffffu32;
        let __temp_20849 = __temp_20848 >> 0x18u32;
        let __temp_20850 = __temp_20849 & 0xfu32;
        let __temp_20851 = __temp_20850 == 0x0u32;
        let __temp_20852 = self.__reg_count_15 >> 0x5u32;
        let __temp_20853 = __temp_20852 & 0x1u32;
        let __temp_20854 = __temp_20853 != 0x0u32;
        let __temp_20855 = !__temp_20854;
        let __temp_20856 = !false;
        let __temp_20857 = __temp_20856 & __temp_20855;
        let __temp_20858 = self.__reg_state_7 == 0x3u32;
        let __temp_20859 = __temp_20858 & self.__reg_bus_enable_6;
        let __temp_20860 = __temp_20859 & self.__reg_bus_write_5;
        let __temp_20861 = __temp_20860 | __temp_20857;
        let __temp_20862 = self.__reg_state_7 == 0x3u32;
        let __temp_20863 = __temp_20862 & self.__reg_bus_enable_6;
        let __temp_20864 = self.__reg_state_7 == 0x0u32;
        let __temp_20865 = __temp_20864 | __temp_20863;
        let __temp_20866 = __temp_20865 & __temp_20861;
        let __temp_20867 = __temp_20866 & __temp_20851;
        let __temp_20868 = __temp_20867 & __temp_20839;
        let __temp_20869 = __temp_20868 & __temp_20829;
        let __temp_20870 = __temp_20869 & __temp_20816;
        let __temp_20871 = if __temp_20870 { __temp_20813 } else { __temp_20762 };
        let __temp_20872 = __temp_20871 >> 0x20u32;
        let __temp_20873 = __temp_20872 as u32;
        let __temp_20874 = __temp_20873 & 0xffffu32;
        self.depth_buffer_element_2_25_write_port_value = __temp_20874;
        let __temp_20875 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20876 = __temp_20875 == 0x0u32;
        let __temp_20877 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20878 = __temp_20877 == 0x1u32;
        let __temp_20879 = __temp_20878 as u32;
        let __temp_20880 = __temp_20876 as u32;
        let __temp_20881 = __temp_20879 << 0x1u32;
        let __temp_20882 = __temp_20881 | __temp_20880;
        let __temp_20883 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20884 = __temp_20883 == 0x2u32;
        let __temp_20885 = __temp_20884 as u32;
        let __temp_20886 = __temp_20885 << 0x2u32;
        let __temp_20887 = __temp_20886 | __temp_20882;
        let __temp_20888 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20889 = __temp_20888 == 0x3u32;
        let __temp_20890 = __temp_20889 as u32;
        let __temp_20891 = __temp_20890 << 0x3u32;
        let __temp_20892 = __temp_20891 | __temp_20887;
        let __temp_20893 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20894 = __temp_20893 == 0x4u32;
        let __temp_20895 = __temp_20894 as u32;
        let __temp_20896 = __temp_20895 << 0x4u32;
        let __temp_20897 = __temp_20896 | __temp_20892;
        let __temp_20898 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20899 = __temp_20898 == 0x5u32;
        let __temp_20900 = __temp_20899 as u32;
        let __temp_20901 = __temp_20900 << 0x5u32;
        let __temp_20902 = __temp_20901 | __temp_20897;
        let __temp_20903 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20904 = __temp_20903 == 0x6u32;
        let __temp_20905 = __temp_20904 as u32;
        let __temp_20906 = __temp_20905 << 0x6u32;
        let __temp_20907 = __temp_20906 | __temp_20902;
        let __temp_20908 = self.__reg_stage_21_tile_addr_45 & 0x7u32;
        let __temp_20909 = __temp_20908 == 0x7u32;
        let __temp_20910 = __temp_20909 as u32;
        let __temp_20911 = __temp_20910 << 0x7u32;
        let __temp_20912 = __temp_20911 | __temp_20907;
        let __temp_20913 = true as u32;
        let __temp_20914 = __temp_20913 << 0x1u32;
        let __temp_20915 = __temp_20913 | __temp_20914;
        let __temp_20916 = __temp_20913 << 0x2u32;
        let __temp_20917 = __temp_20915 | __temp_20916;
        let __temp_20918 = __temp_20913 << 0x3u32;
        let __temp_20919 = __temp_20917 | __temp_20918;
        let __temp_20920 = self.__reg_state_7 == 0x3u32;
        let __temp_20921 = __temp_20920 & self.__reg_bus_enable_6;
        let __temp_20922 = if __temp_20921 { self.__reg_bus_write_byte_enable_40 } else { __temp_20919 };
        let __temp_20923 = __temp_20922 << 0xcu32;
        let __temp_20924 = __temp_20923 | 0x0u32;
        let __temp_20925 = true as u32;
        let __temp_20926 = __temp_20925 << 0x1u32;
        let __temp_20927 = __temp_20925 | __temp_20926;
        let __temp_20928 = __temp_20925 << 0x2u32;
        let __temp_20929 = __temp_20927 | __temp_20928;
        let __temp_20930 = __temp_20925 << 0x3u32;
        let __temp_20931 = __temp_20929 | __temp_20930;
        let __temp_20932 = self.__reg_state_7 == 0x3u32;
        let __temp_20933 = __temp_20932 & self.__reg_bus_enable_6;
        let __temp_20934 = if __temp_20933 { self.__reg_bus_write_byte_enable_40 } else { __temp_20931 };
        let __temp_20935 = 0x0u32 << 0x4u32;
        let __temp_20936 = __temp_20935 | __temp_20934;
        let __temp_20937 = __temp_20936 << 0x8u32;
        let __temp_20938 = __temp_20937 | 0x0u32;
        let __temp_20939 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20940 = __temp_20939 & 0x3fffffffu32;
        let __temp_20941 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20942 = __temp_20941 & 0x3fffffffu32;
        let __temp_20943 = self.__reg_state_7 == 0x3u32;
        let __temp_20944 = __temp_20943 & self.__reg_bus_enable_6;
        let __temp_20945 = if __temp_20944 { __temp_20942 } else { __temp_20940 };
        let __temp_20946 = __temp_20945 & 0x3u32;
        let __temp_20947 = __temp_20946 == 0x2u32;
        let __temp_20948 = if __temp_20947 { __temp_20938 } else { __temp_20924 };
        let __temp_20949 = true as u32;
        let __temp_20950 = __temp_20949 << 0x1u32;
        let __temp_20951 = __temp_20949 | __temp_20950;
        let __temp_20952 = __temp_20949 << 0x2u32;
        let __temp_20953 = __temp_20951 | __temp_20952;
        let __temp_20954 = __temp_20949 << 0x3u32;
        let __temp_20955 = __temp_20953 | __temp_20954;
        let __temp_20956 = self.__reg_state_7 == 0x3u32;
        let __temp_20957 = __temp_20956 & self.__reg_bus_enable_6;
        let __temp_20958 = if __temp_20957 { self.__reg_bus_write_byte_enable_40 } else { __temp_20955 };
        let __temp_20959 = 0x0u32 << 0x4u32;
        let __temp_20960 = __temp_20959 | __temp_20958;
        let __temp_20961 = __temp_20960 << 0x4u32;
        let __temp_20962 = __temp_20961 | 0x0u32;
        let __temp_20963 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20964 = __temp_20963 & 0x3fffffffu32;
        let __temp_20965 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20966 = __temp_20965 & 0x3fffffffu32;
        let __temp_20967 = self.__reg_state_7 == 0x3u32;
        let __temp_20968 = __temp_20967 & self.__reg_bus_enable_6;
        let __temp_20969 = if __temp_20968 { __temp_20966 } else { __temp_20964 };
        let __temp_20970 = __temp_20969 & 0x3u32;
        let __temp_20971 = __temp_20970 == 0x1u32;
        let __temp_20972 = if __temp_20971 { __temp_20962 } else { __temp_20948 };
        let __temp_20973 = true as u32;
        let __temp_20974 = __temp_20973 << 0x1u32;
        let __temp_20975 = __temp_20973 | __temp_20974;
        let __temp_20976 = __temp_20973 << 0x2u32;
        let __temp_20977 = __temp_20975 | __temp_20976;
        let __temp_20978 = __temp_20973 << 0x3u32;
        let __temp_20979 = __temp_20977 | __temp_20978;
        let __temp_20980 = self.__reg_state_7 == 0x3u32;
        let __temp_20981 = __temp_20980 & self.__reg_bus_enable_6;
        let __temp_20982 = if __temp_20981 { self.__reg_bus_write_byte_enable_40 } else { __temp_20979 };
        let __temp_20983 = 0x0u32 << 0x4u32;
        let __temp_20984 = __temp_20983 | __temp_20982;
        let __temp_20985 = self.__reg_pc_13 >> 0x2u32;
        let __temp_20986 = __temp_20985 & 0x3fffffffu32;
        let __temp_20987 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_20988 = __temp_20987 & 0x3fffffffu32;
        let __temp_20989 = self.__reg_state_7 == 0x3u32;
        let __temp_20990 = __temp_20989 & self.__reg_bus_enable_6;
        let __temp_20991 = if __temp_20990 { __temp_20988 } else { __temp_20986 };
        let __temp_20992 = __temp_20991 & 0x3u32;
        let __temp_20993 = __temp_20992 == 0x0u32;
        let __temp_20994 = if __temp_20993 { __temp_20984 } else { __temp_20972 };
        let __temp_20995 = __temp_20994 & 0x1u32;
        let __temp_20996 = __temp_20995 != 0x0u32;
        let __temp_20997 = true as u32;
        let __temp_20998 = __temp_20997 << 0x1u32;
        let __temp_20999 = __temp_20997 | __temp_20998;
        let __temp_21000 = __temp_20997 << 0x2u32;
        let __temp_21001 = __temp_20999 | __temp_21000;
        let __temp_21002 = __temp_20997 << 0x3u32;
        let __temp_21003 = __temp_21001 | __temp_21002;
        let __temp_21004 = self.__reg_state_7 == 0x3u32;
        let __temp_21005 = __temp_21004 & self.__reg_bus_enable_6;
        let __temp_21006 = if __temp_21005 { self.__reg_bus_write_byte_enable_40 } else { __temp_21003 };
        let __temp_21007 = __temp_21006 << 0xcu32;
        let __temp_21008 = __temp_21007 | 0x0u32;
        let __temp_21009 = true as u32;
        let __temp_21010 = __temp_21009 << 0x1u32;
        let __temp_21011 = __temp_21009 | __temp_21010;
        let __temp_21012 = __temp_21009 << 0x2u32;
        let __temp_21013 = __temp_21011 | __temp_21012;
        let __temp_21014 = __temp_21009 << 0x3u32;
        let __temp_21015 = __temp_21013 | __temp_21014;
        let __temp_21016 = self.__reg_state_7 == 0x3u32;
        let __temp_21017 = __temp_21016 & self.__reg_bus_enable_6;
        let __temp_21018 = if __temp_21017 { self.__reg_bus_write_byte_enable_40 } else { __temp_21015 };
        let __temp_21019 = 0x0u32 << 0x4u32;
        let __temp_21020 = __temp_21019 | __temp_21018;
        let __temp_21021 = __temp_21020 << 0x8u32;
        let __temp_21022 = __temp_21021 | 0x0u32;
        let __temp_21023 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21024 = __temp_21023 & 0x3fffffffu32;
        let __temp_21025 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21026 = __temp_21025 & 0x3fffffffu32;
        let __temp_21027 = self.__reg_state_7 == 0x3u32;
        let __temp_21028 = __temp_21027 & self.__reg_bus_enable_6;
        let __temp_21029 = if __temp_21028 { __temp_21026 } else { __temp_21024 };
        let __temp_21030 = __temp_21029 & 0x3u32;
        let __temp_21031 = __temp_21030 == 0x2u32;
        let __temp_21032 = if __temp_21031 { __temp_21022 } else { __temp_21008 };
        let __temp_21033 = true as u32;
        let __temp_21034 = __temp_21033 << 0x1u32;
        let __temp_21035 = __temp_21033 | __temp_21034;
        let __temp_21036 = __temp_21033 << 0x2u32;
        let __temp_21037 = __temp_21035 | __temp_21036;
        let __temp_21038 = __temp_21033 << 0x3u32;
        let __temp_21039 = __temp_21037 | __temp_21038;
        let __temp_21040 = self.__reg_state_7 == 0x3u32;
        let __temp_21041 = __temp_21040 & self.__reg_bus_enable_6;
        let __temp_21042 = if __temp_21041 { self.__reg_bus_write_byte_enable_40 } else { __temp_21039 };
        let __temp_21043 = 0x0u32 << 0x4u32;
        let __temp_21044 = __temp_21043 | __temp_21042;
        let __temp_21045 = __temp_21044 << 0x4u32;
        let __temp_21046 = __temp_21045 | 0x0u32;
        let __temp_21047 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21048 = __temp_21047 & 0x3fffffffu32;
        let __temp_21049 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21050 = __temp_21049 & 0x3fffffffu32;
        let __temp_21051 = self.__reg_state_7 == 0x3u32;
        let __temp_21052 = __temp_21051 & self.__reg_bus_enable_6;
        let __temp_21053 = if __temp_21052 { __temp_21050 } else { __temp_21048 };
        let __temp_21054 = __temp_21053 & 0x3u32;
        let __temp_21055 = __temp_21054 == 0x1u32;
        let __temp_21056 = if __temp_21055 { __temp_21046 } else { __temp_21032 };
        let __temp_21057 = true as u32;
        let __temp_21058 = __temp_21057 << 0x1u32;
        let __temp_21059 = __temp_21057 | __temp_21058;
        let __temp_21060 = __temp_21057 << 0x2u32;
        let __temp_21061 = __temp_21059 | __temp_21060;
        let __temp_21062 = __temp_21057 << 0x3u32;
        let __temp_21063 = __temp_21061 | __temp_21062;
        let __temp_21064 = self.__reg_state_7 == 0x3u32;
        let __temp_21065 = __temp_21064 & self.__reg_bus_enable_6;
        let __temp_21066 = if __temp_21065 { self.__reg_bus_write_byte_enable_40 } else { __temp_21063 };
        let __temp_21067 = 0x0u32 << 0x4u32;
        let __temp_21068 = __temp_21067 | __temp_21066;
        let __temp_21069 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21070 = __temp_21069 & 0x3fffffffu32;
        let __temp_21071 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21072 = __temp_21071 & 0x3fffffffu32;
        let __temp_21073 = self.__reg_state_7 == 0x3u32;
        let __temp_21074 = __temp_21073 & self.__reg_bus_enable_6;
        let __temp_21075 = if __temp_21074 { __temp_21072 } else { __temp_21070 };
        let __temp_21076 = __temp_21075 & 0x3u32;
        let __temp_21077 = __temp_21076 == 0x0u32;
        let __temp_21078 = if __temp_21077 { __temp_21068 } else { __temp_21056 };
        let __temp_21079 = __temp_21078 >> 0x2u32;
        let __temp_21080 = __temp_21079 & 0x1u32;
        let __temp_21081 = __temp_21080 != 0x0u32;
        let __temp_21082 = __temp_21081 as u32;
        let __temp_21083 = __temp_20996 as u32;
        let __temp_21084 = __temp_21082 << 0x1u32;
        let __temp_21085 = __temp_21084 | __temp_21083;
        let __temp_21086 = true as u32;
        let __temp_21087 = __temp_21086 << 0x1u32;
        let __temp_21088 = __temp_21086 | __temp_21087;
        let __temp_21089 = __temp_21086 << 0x2u32;
        let __temp_21090 = __temp_21088 | __temp_21089;
        let __temp_21091 = __temp_21086 << 0x3u32;
        let __temp_21092 = __temp_21090 | __temp_21091;
        let __temp_21093 = self.__reg_state_7 == 0x3u32;
        let __temp_21094 = __temp_21093 & self.__reg_bus_enable_6;
        let __temp_21095 = if __temp_21094 { self.__reg_bus_write_byte_enable_40 } else { __temp_21092 };
        let __temp_21096 = __temp_21095 << 0xcu32;
        let __temp_21097 = __temp_21096 | 0x0u32;
        let __temp_21098 = true as u32;
        let __temp_21099 = __temp_21098 << 0x1u32;
        let __temp_21100 = __temp_21098 | __temp_21099;
        let __temp_21101 = __temp_21098 << 0x2u32;
        let __temp_21102 = __temp_21100 | __temp_21101;
        let __temp_21103 = __temp_21098 << 0x3u32;
        let __temp_21104 = __temp_21102 | __temp_21103;
        let __temp_21105 = self.__reg_state_7 == 0x3u32;
        let __temp_21106 = __temp_21105 & self.__reg_bus_enable_6;
        let __temp_21107 = if __temp_21106 { self.__reg_bus_write_byte_enable_40 } else { __temp_21104 };
        let __temp_21108 = 0x0u32 << 0x4u32;
        let __temp_21109 = __temp_21108 | __temp_21107;
        let __temp_21110 = __temp_21109 << 0x8u32;
        let __temp_21111 = __temp_21110 | 0x0u32;
        let __temp_21112 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21113 = __temp_21112 & 0x3fffffffu32;
        let __temp_21114 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21115 = __temp_21114 & 0x3fffffffu32;
        let __temp_21116 = self.__reg_state_7 == 0x3u32;
        let __temp_21117 = __temp_21116 & self.__reg_bus_enable_6;
        let __temp_21118 = if __temp_21117 { __temp_21115 } else { __temp_21113 };
        let __temp_21119 = __temp_21118 & 0x3u32;
        let __temp_21120 = __temp_21119 == 0x2u32;
        let __temp_21121 = if __temp_21120 { __temp_21111 } else { __temp_21097 };
        let __temp_21122 = true as u32;
        let __temp_21123 = __temp_21122 << 0x1u32;
        let __temp_21124 = __temp_21122 | __temp_21123;
        let __temp_21125 = __temp_21122 << 0x2u32;
        let __temp_21126 = __temp_21124 | __temp_21125;
        let __temp_21127 = __temp_21122 << 0x3u32;
        let __temp_21128 = __temp_21126 | __temp_21127;
        let __temp_21129 = self.__reg_state_7 == 0x3u32;
        let __temp_21130 = __temp_21129 & self.__reg_bus_enable_6;
        let __temp_21131 = if __temp_21130 { self.__reg_bus_write_byte_enable_40 } else { __temp_21128 };
        let __temp_21132 = 0x0u32 << 0x4u32;
        let __temp_21133 = __temp_21132 | __temp_21131;
        let __temp_21134 = __temp_21133 << 0x4u32;
        let __temp_21135 = __temp_21134 | 0x0u32;
        let __temp_21136 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21137 = __temp_21136 & 0x3fffffffu32;
        let __temp_21138 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21139 = __temp_21138 & 0x3fffffffu32;
        let __temp_21140 = self.__reg_state_7 == 0x3u32;
        let __temp_21141 = __temp_21140 & self.__reg_bus_enable_6;
        let __temp_21142 = if __temp_21141 { __temp_21139 } else { __temp_21137 };
        let __temp_21143 = __temp_21142 & 0x3u32;
        let __temp_21144 = __temp_21143 == 0x1u32;
        let __temp_21145 = if __temp_21144 { __temp_21135 } else { __temp_21121 };
        let __temp_21146 = true as u32;
        let __temp_21147 = __temp_21146 << 0x1u32;
        let __temp_21148 = __temp_21146 | __temp_21147;
        let __temp_21149 = __temp_21146 << 0x2u32;
        let __temp_21150 = __temp_21148 | __temp_21149;
        let __temp_21151 = __temp_21146 << 0x3u32;
        let __temp_21152 = __temp_21150 | __temp_21151;
        let __temp_21153 = self.__reg_state_7 == 0x3u32;
        let __temp_21154 = __temp_21153 & self.__reg_bus_enable_6;
        let __temp_21155 = if __temp_21154 { self.__reg_bus_write_byte_enable_40 } else { __temp_21152 };
        let __temp_21156 = 0x0u32 << 0x4u32;
        let __temp_21157 = __temp_21156 | __temp_21155;
        let __temp_21158 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21159 = __temp_21158 & 0x3fffffffu32;
        let __temp_21160 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21161 = __temp_21160 & 0x3fffffffu32;
        let __temp_21162 = self.__reg_state_7 == 0x3u32;
        let __temp_21163 = __temp_21162 & self.__reg_bus_enable_6;
        let __temp_21164 = if __temp_21163 { __temp_21161 } else { __temp_21159 };
        let __temp_21165 = __temp_21164 & 0x3u32;
        let __temp_21166 = __temp_21165 == 0x0u32;
        let __temp_21167 = if __temp_21166 { __temp_21157 } else { __temp_21145 };
        let __temp_21168 = __temp_21167 >> 0x4u32;
        let __temp_21169 = __temp_21168 & 0x1u32;
        let __temp_21170 = __temp_21169 != 0x0u32;
        let __temp_21171 = __temp_21170 as u32;
        let __temp_21172 = __temp_21171 << 0x2u32;
        let __temp_21173 = __temp_21172 | __temp_21085;
        let __temp_21174 = true as u32;
        let __temp_21175 = __temp_21174 << 0x1u32;
        let __temp_21176 = __temp_21174 | __temp_21175;
        let __temp_21177 = __temp_21174 << 0x2u32;
        let __temp_21178 = __temp_21176 | __temp_21177;
        let __temp_21179 = __temp_21174 << 0x3u32;
        let __temp_21180 = __temp_21178 | __temp_21179;
        let __temp_21181 = self.__reg_state_7 == 0x3u32;
        let __temp_21182 = __temp_21181 & self.__reg_bus_enable_6;
        let __temp_21183 = if __temp_21182 { self.__reg_bus_write_byte_enable_40 } else { __temp_21180 };
        let __temp_21184 = __temp_21183 << 0xcu32;
        let __temp_21185 = __temp_21184 | 0x0u32;
        let __temp_21186 = true as u32;
        let __temp_21187 = __temp_21186 << 0x1u32;
        let __temp_21188 = __temp_21186 | __temp_21187;
        let __temp_21189 = __temp_21186 << 0x2u32;
        let __temp_21190 = __temp_21188 | __temp_21189;
        let __temp_21191 = __temp_21186 << 0x3u32;
        let __temp_21192 = __temp_21190 | __temp_21191;
        let __temp_21193 = self.__reg_state_7 == 0x3u32;
        let __temp_21194 = __temp_21193 & self.__reg_bus_enable_6;
        let __temp_21195 = if __temp_21194 { self.__reg_bus_write_byte_enable_40 } else { __temp_21192 };
        let __temp_21196 = 0x0u32 << 0x4u32;
        let __temp_21197 = __temp_21196 | __temp_21195;
        let __temp_21198 = __temp_21197 << 0x8u32;
        let __temp_21199 = __temp_21198 | 0x0u32;
        let __temp_21200 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21201 = __temp_21200 & 0x3fffffffu32;
        let __temp_21202 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21203 = __temp_21202 & 0x3fffffffu32;
        let __temp_21204 = self.__reg_state_7 == 0x3u32;
        let __temp_21205 = __temp_21204 & self.__reg_bus_enable_6;
        let __temp_21206 = if __temp_21205 { __temp_21203 } else { __temp_21201 };
        let __temp_21207 = __temp_21206 & 0x3u32;
        let __temp_21208 = __temp_21207 == 0x2u32;
        let __temp_21209 = if __temp_21208 { __temp_21199 } else { __temp_21185 };
        let __temp_21210 = true as u32;
        let __temp_21211 = __temp_21210 << 0x1u32;
        let __temp_21212 = __temp_21210 | __temp_21211;
        let __temp_21213 = __temp_21210 << 0x2u32;
        let __temp_21214 = __temp_21212 | __temp_21213;
        let __temp_21215 = __temp_21210 << 0x3u32;
        let __temp_21216 = __temp_21214 | __temp_21215;
        let __temp_21217 = self.__reg_state_7 == 0x3u32;
        let __temp_21218 = __temp_21217 & self.__reg_bus_enable_6;
        let __temp_21219 = if __temp_21218 { self.__reg_bus_write_byte_enable_40 } else { __temp_21216 };
        let __temp_21220 = 0x0u32 << 0x4u32;
        let __temp_21221 = __temp_21220 | __temp_21219;
        let __temp_21222 = __temp_21221 << 0x4u32;
        let __temp_21223 = __temp_21222 | 0x0u32;
        let __temp_21224 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21225 = __temp_21224 & 0x3fffffffu32;
        let __temp_21226 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21227 = __temp_21226 & 0x3fffffffu32;
        let __temp_21228 = self.__reg_state_7 == 0x3u32;
        let __temp_21229 = __temp_21228 & self.__reg_bus_enable_6;
        let __temp_21230 = if __temp_21229 { __temp_21227 } else { __temp_21225 };
        let __temp_21231 = __temp_21230 & 0x3u32;
        let __temp_21232 = __temp_21231 == 0x1u32;
        let __temp_21233 = if __temp_21232 { __temp_21223 } else { __temp_21209 };
        let __temp_21234 = true as u32;
        let __temp_21235 = __temp_21234 << 0x1u32;
        let __temp_21236 = __temp_21234 | __temp_21235;
        let __temp_21237 = __temp_21234 << 0x2u32;
        let __temp_21238 = __temp_21236 | __temp_21237;
        let __temp_21239 = __temp_21234 << 0x3u32;
        let __temp_21240 = __temp_21238 | __temp_21239;
        let __temp_21241 = self.__reg_state_7 == 0x3u32;
        let __temp_21242 = __temp_21241 & self.__reg_bus_enable_6;
        let __temp_21243 = if __temp_21242 { self.__reg_bus_write_byte_enable_40 } else { __temp_21240 };
        let __temp_21244 = 0x0u32 << 0x4u32;
        let __temp_21245 = __temp_21244 | __temp_21243;
        let __temp_21246 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21247 = __temp_21246 & 0x3fffffffu32;
        let __temp_21248 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21249 = __temp_21248 & 0x3fffffffu32;
        let __temp_21250 = self.__reg_state_7 == 0x3u32;
        let __temp_21251 = __temp_21250 & self.__reg_bus_enable_6;
        let __temp_21252 = if __temp_21251 { __temp_21249 } else { __temp_21247 };
        let __temp_21253 = __temp_21252 & 0x3u32;
        let __temp_21254 = __temp_21253 == 0x0u32;
        let __temp_21255 = if __temp_21254 { __temp_21245 } else { __temp_21233 };
        let __temp_21256 = __temp_21255 >> 0x6u32;
        let __temp_21257 = __temp_21256 & 0x1u32;
        let __temp_21258 = __temp_21257 != 0x0u32;
        let __temp_21259 = __temp_21258 as u32;
        let __temp_21260 = __temp_21259 << 0x3u32;
        let __temp_21261 = __temp_21260 | __temp_21173;
        let __temp_21262 = true as u32;
        let __temp_21263 = __temp_21262 << 0x1u32;
        let __temp_21264 = __temp_21262 | __temp_21263;
        let __temp_21265 = __temp_21262 << 0x2u32;
        let __temp_21266 = __temp_21264 | __temp_21265;
        let __temp_21267 = __temp_21262 << 0x3u32;
        let __temp_21268 = __temp_21266 | __temp_21267;
        let __temp_21269 = self.__reg_state_7 == 0x3u32;
        let __temp_21270 = __temp_21269 & self.__reg_bus_enable_6;
        let __temp_21271 = if __temp_21270 { self.__reg_bus_write_byte_enable_40 } else { __temp_21268 };
        let __temp_21272 = __temp_21271 << 0xcu32;
        let __temp_21273 = __temp_21272 | 0x0u32;
        let __temp_21274 = true as u32;
        let __temp_21275 = __temp_21274 << 0x1u32;
        let __temp_21276 = __temp_21274 | __temp_21275;
        let __temp_21277 = __temp_21274 << 0x2u32;
        let __temp_21278 = __temp_21276 | __temp_21277;
        let __temp_21279 = __temp_21274 << 0x3u32;
        let __temp_21280 = __temp_21278 | __temp_21279;
        let __temp_21281 = self.__reg_state_7 == 0x3u32;
        let __temp_21282 = __temp_21281 & self.__reg_bus_enable_6;
        let __temp_21283 = if __temp_21282 { self.__reg_bus_write_byte_enable_40 } else { __temp_21280 };
        let __temp_21284 = 0x0u32 << 0x4u32;
        let __temp_21285 = __temp_21284 | __temp_21283;
        let __temp_21286 = __temp_21285 << 0x8u32;
        let __temp_21287 = __temp_21286 | 0x0u32;
        let __temp_21288 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21289 = __temp_21288 & 0x3fffffffu32;
        let __temp_21290 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21291 = __temp_21290 & 0x3fffffffu32;
        let __temp_21292 = self.__reg_state_7 == 0x3u32;
        let __temp_21293 = __temp_21292 & self.__reg_bus_enable_6;
        let __temp_21294 = if __temp_21293 { __temp_21291 } else { __temp_21289 };
        let __temp_21295 = __temp_21294 & 0x3u32;
        let __temp_21296 = __temp_21295 == 0x2u32;
        let __temp_21297 = if __temp_21296 { __temp_21287 } else { __temp_21273 };
        let __temp_21298 = true as u32;
        let __temp_21299 = __temp_21298 << 0x1u32;
        let __temp_21300 = __temp_21298 | __temp_21299;
        let __temp_21301 = __temp_21298 << 0x2u32;
        let __temp_21302 = __temp_21300 | __temp_21301;
        let __temp_21303 = __temp_21298 << 0x3u32;
        let __temp_21304 = __temp_21302 | __temp_21303;
        let __temp_21305 = self.__reg_state_7 == 0x3u32;
        let __temp_21306 = __temp_21305 & self.__reg_bus_enable_6;
        let __temp_21307 = if __temp_21306 { self.__reg_bus_write_byte_enable_40 } else { __temp_21304 };
        let __temp_21308 = 0x0u32 << 0x4u32;
        let __temp_21309 = __temp_21308 | __temp_21307;
        let __temp_21310 = __temp_21309 << 0x4u32;
        let __temp_21311 = __temp_21310 | 0x0u32;
        let __temp_21312 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21313 = __temp_21312 & 0x3fffffffu32;
        let __temp_21314 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21315 = __temp_21314 & 0x3fffffffu32;
        let __temp_21316 = self.__reg_state_7 == 0x3u32;
        let __temp_21317 = __temp_21316 & self.__reg_bus_enable_6;
        let __temp_21318 = if __temp_21317 { __temp_21315 } else { __temp_21313 };
        let __temp_21319 = __temp_21318 & 0x3u32;
        let __temp_21320 = __temp_21319 == 0x1u32;
        let __temp_21321 = if __temp_21320 { __temp_21311 } else { __temp_21297 };
        let __temp_21322 = true as u32;
        let __temp_21323 = __temp_21322 << 0x1u32;
        let __temp_21324 = __temp_21322 | __temp_21323;
        let __temp_21325 = __temp_21322 << 0x2u32;
        let __temp_21326 = __temp_21324 | __temp_21325;
        let __temp_21327 = __temp_21322 << 0x3u32;
        let __temp_21328 = __temp_21326 | __temp_21327;
        let __temp_21329 = self.__reg_state_7 == 0x3u32;
        let __temp_21330 = __temp_21329 & self.__reg_bus_enable_6;
        let __temp_21331 = if __temp_21330 { self.__reg_bus_write_byte_enable_40 } else { __temp_21328 };
        let __temp_21332 = 0x0u32 << 0x4u32;
        let __temp_21333 = __temp_21332 | __temp_21331;
        let __temp_21334 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21335 = __temp_21334 & 0x3fffffffu32;
        let __temp_21336 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21337 = __temp_21336 & 0x3fffffffu32;
        let __temp_21338 = self.__reg_state_7 == 0x3u32;
        let __temp_21339 = __temp_21338 & self.__reg_bus_enable_6;
        let __temp_21340 = if __temp_21339 { __temp_21337 } else { __temp_21335 };
        let __temp_21341 = __temp_21340 & 0x3u32;
        let __temp_21342 = __temp_21341 == 0x0u32;
        let __temp_21343 = if __temp_21342 { __temp_21333 } else { __temp_21321 };
        let __temp_21344 = __temp_21343 >> 0x8u32;
        let __temp_21345 = __temp_21344 & 0x1u32;
        let __temp_21346 = __temp_21345 != 0x0u32;
        let __temp_21347 = __temp_21346 as u32;
        let __temp_21348 = __temp_21347 << 0x4u32;
        let __temp_21349 = __temp_21348 | __temp_21261;
        let __temp_21350 = true as u32;
        let __temp_21351 = __temp_21350 << 0x1u32;
        let __temp_21352 = __temp_21350 | __temp_21351;
        let __temp_21353 = __temp_21350 << 0x2u32;
        let __temp_21354 = __temp_21352 | __temp_21353;
        let __temp_21355 = __temp_21350 << 0x3u32;
        let __temp_21356 = __temp_21354 | __temp_21355;
        let __temp_21357 = self.__reg_state_7 == 0x3u32;
        let __temp_21358 = __temp_21357 & self.__reg_bus_enable_6;
        let __temp_21359 = if __temp_21358 { self.__reg_bus_write_byte_enable_40 } else { __temp_21356 };
        let __temp_21360 = __temp_21359 << 0xcu32;
        let __temp_21361 = __temp_21360 | 0x0u32;
        let __temp_21362 = true as u32;
        let __temp_21363 = __temp_21362 << 0x1u32;
        let __temp_21364 = __temp_21362 | __temp_21363;
        let __temp_21365 = __temp_21362 << 0x2u32;
        let __temp_21366 = __temp_21364 | __temp_21365;
        let __temp_21367 = __temp_21362 << 0x3u32;
        let __temp_21368 = __temp_21366 | __temp_21367;
        let __temp_21369 = self.__reg_state_7 == 0x3u32;
        let __temp_21370 = __temp_21369 & self.__reg_bus_enable_6;
        let __temp_21371 = if __temp_21370 { self.__reg_bus_write_byte_enable_40 } else { __temp_21368 };
        let __temp_21372 = 0x0u32 << 0x4u32;
        let __temp_21373 = __temp_21372 | __temp_21371;
        let __temp_21374 = __temp_21373 << 0x8u32;
        let __temp_21375 = __temp_21374 | 0x0u32;
        let __temp_21376 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21377 = __temp_21376 & 0x3fffffffu32;
        let __temp_21378 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21379 = __temp_21378 & 0x3fffffffu32;
        let __temp_21380 = self.__reg_state_7 == 0x3u32;
        let __temp_21381 = __temp_21380 & self.__reg_bus_enable_6;
        let __temp_21382 = if __temp_21381 { __temp_21379 } else { __temp_21377 };
        let __temp_21383 = __temp_21382 & 0x3u32;
        let __temp_21384 = __temp_21383 == 0x2u32;
        let __temp_21385 = if __temp_21384 { __temp_21375 } else { __temp_21361 };
        let __temp_21386 = true as u32;
        let __temp_21387 = __temp_21386 << 0x1u32;
        let __temp_21388 = __temp_21386 | __temp_21387;
        let __temp_21389 = __temp_21386 << 0x2u32;
        let __temp_21390 = __temp_21388 | __temp_21389;
        let __temp_21391 = __temp_21386 << 0x3u32;
        let __temp_21392 = __temp_21390 | __temp_21391;
        let __temp_21393 = self.__reg_state_7 == 0x3u32;
        let __temp_21394 = __temp_21393 & self.__reg_bus_enable_6;
        let __temp_21395 = if __temp_21394 { self.__reg_bus_write_byte_enable_40 } else { __temp_21392 };
        let __temp_21396 = 0x0u32 << 0x4u32;
        let __temp_21397 = __temp_21396 | __temp_21395;
        let __temp_21398 = __temp_21397 << 0x4u32;
        let __temp_21399 = __temp_21398 | 0x0u32;
        let __temp_21400 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21401 = __temp_21400 & 0x3fffffffu32;
        let __temp_21402 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21403 = __temp_21402 & 0x3fffffffu32;
        let __temp_21404 = self.__reg_state_7 == 0x3u32;
        let __temp_21405 = __temp_21404 & self.__reg_bus_enable_6;
        let __temp_21406 = if __temp_21405 { __temp_21403 } else { __temp_21401 };
        let __temp_21407 = __temp_21406 & 0x3u32;
        let __temp_21408 = __temp_21407 == 0x1u32;
        let __temp_21409 = if __temp_21408 { __temp_21399 } else { __temp_21385 };
        let __temp_21410 = true as u32;
        let __temp_21411 = __temp_21410 << 0x1u32;
        let __temp_21412 = __temp_21410 | __temp_21411;
        let __temp_21413 = __temp_21410 << 0x2u32;
        let __temp_21414 = __temp_21412 | __temp_21413;
        let __temp_21415 = __temp_21410 << 0x3u32;
        let __temp_21416 = __temp_21414 | __temp_21415;
        let __temp_21417 = self.__reg_state_7 == 0x3u32;
        let __temp_21418 = __temp_21417 & self.__reg_bus_enable_6;
        let __temp_21419 = if __temp_21418 { self.__reg_bus_write_byte_enable_40 } else { __temp_21416 };
        let __temp_21420 = 0x0u32 << 0x4u32;
        let __temp_21421 = __temp_21420 | __temp_21419;
        let __temp_21422 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21423 = __temp_21422 & 0x3fffffffu32;
        let __temp_21424 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21425 = __temp_21424 & 0x3fffffffu32;
        let __temp_21426 = self.__reg_state_7 == 0x3u32;
        let __temp_21427 = __temp_21426 & self.__reg_bus_enable_6;
        let __temp_21428 = if __temp_21427 { __temp_21425 } else { __temp_21423 };
        let __temp_21429 = __temp_21428 & 0x3u32;
        let __temp_21430 = __temp_21429 == 0x0u32;
        let __temp_21431 = if __temp_21430 { __temp_21421 } else { __temp_21409 };
        let __temp_21432 = __temp_21431 >> 0xau32;
        let __temp_21433 = __temp_21432 & 0x1u32;
        let __temp_21434 = __temp_21433 != 0x0u32;
        let __temp_21435 = __temp_21434 as u32;
        let __temp_21436 = __temp_21435 << 0x5u32;
        let __temp_21437 = __temp_21436 | __temp_21349;
        let __temp_21438 = true as u32;
        let __temp_21439 = __temp_21438 << 0x1u32;
        let __temp_21440 = __temp_21438 | __temp_21439;
        let __temp_21441 = __temp_21438 << 0x2u32;
        let __temp_21442 = __temp_21440 | __temp_21441;
        let __temp_21443 = __temp_21438 << 0x3u32;
        let __temp_21444 = __temp_21442 | __temp_21443;
        let __temp_21445 = self.__reg_state_7 == 0x3u32;
        let __temp_21446 = __temp_21445 & self.__reg_bus_enable_6;
        let __temp_21447 = if __temp_21446 { self.__reg_bus_write_byte_enable_40 } else { __temp_21444 };
        let __temp_21448 = __temp_21447 << 0xcu32;
        let __temp_21449 = __temp_21448 | 0x0u32;
        let __temp_21450 = true as u32;
        let __temp_21451 = __temp_21450 << 0x1u32;
        let __temp_21452 = __temp_21450 | __temp_21451;
        let __temp_21453 = __temp_21450 << 0x2u32;
        let __temp_21454 = __temp_21452 | __temp_21453;
        let __temp_21455 = __temp_21450 << 0x3u32;
        let __temp_21456 = __temp_21454 | __temp_21455;
        let __temp_21457 = self.__reg_state_7 == 0x3u32;
        let __temp_21458 = __temp_21457 & self.__reg_bus_enable_6;
        let __temp_21459 = if __temp_21458 { self.__reg_bus_write_byte_enable_40 } else { __temp_21456 };
        let __temp_21460 = 0x0u32 << 0x4u32;
        let __temp_21461 = __temp_21460 | __temp_21459;
        let __temp_21462 = __temp_21461 << 0x8u32;
        let __temp_21463 = __temp_21462 | 0x0u32;
        let __temp_21464 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21465 = __temp_21464 & 0x3fffffffu32;
        let __temp_21466 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21467 = __temp_21466 & 0x3fffffffu32;
        let __temp_21468 = self.__reg_state_7 == 0x3u32;
        let __temp_21469 = __temp_21468 & self.__reg_bus_enable_6;
        let __temp_21470 = if __temp_21469 { __temp_21467 } else { __temp_21465 };
        let __temp_21471 = __temp_21470 & 0x3u32;
        let __temp_21472 = __temp_21471 == 0x2u32;
        let __temp_21473 = if __temp_21472 { __temp_21463 } else { __temp_21449 };
        let __temp_21474 = true as u32;
        let __temp_21475 = __temp_21474 << 0x1u32;
        let __temp_21476 = __temp_21474 | __temp_21475;
        let __temp_21477 = __temp_21474 << 0x2u32;
        let __temp_21478 = __temp_21476 | __temp_21477;
        let __temp_21479 = __temp_21474 << 0x3u32;
        let __temp_21480 = __temp_21478 | __temp_21479;
        let __temp_21481 = self.__reg_state_7 == 0x3u32;
        let __temp_21482 = __temp_21481 & self.__reg_bus_enable_6;
        let __temp_21483 = if __temp_21482 { self.__reg_bus_write_byte_enable_40 } else { __temp_21480 };
        let __temp_21484 = 0x0u32 << 0x4u32;
        let __temp_21485 = __temp_21484 | __temp_21483;
        let __temp_21486 = __temp_21485 << 0x4u32;
        let __temp_21487 = __temp_21486 | 0x0u32;
        let __temp_21488 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21489 = __temp_21488 & 0x3fffffffu32;
        let __temp_21490 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21491 = __temp_21490 & 0x3fffffffu32;
        let __temp_21492 = self.__reg_state_7 == 0x3u32;
        let __temp_21493 = __temp_21492 & self.__reg_bus_enable_6;
        let __temp_21494 = if __temp_21493 { __temp_21491 } else { __temp_21489 };
        let __temp_21495 = __temp_21494 & 0x3u32;
        let __temp_21496 = __temp_21495 == 0x1u32;
        let __temp_21497 = if __temp_21496 { __temp_21487 } else { __temp_21473 };
        let __temp_21498 = true as u32;
        let __temp_21499 = __temp_21498 << 0x1u32;
        let __temp_21500 = __temp_21498 | __temp_21499;
        let __temp_21501 = __temp_21498 << 0x2u32;
        let __temp_21502 = __temp_21500 | __temp_21501;
        let __temp_21503 = __temp_21498 << 0x3u32;
        let __temp_21504 = __temp_21502 | __temp_21503;
        let __temp_21505 = self.__reg_state_7 == 0x3u32;
        let __temp_21506 = __temp_21505 & self.__reg_bus_enable_6;
        let __temp_21507 = if __temp_21506 { self.__reg_bus_write_byte_enable_40 } else { __temp_21504 };
        let __temp_21508 = 0x0u32 << 0x4u32;
        let __temp_21509 = __temp_21508 | __temp_21507;
        let __temp_21510 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21511 = __temp_21510 & 0x3fffffffu32;
        let __temp_21512 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21513 = __temp_21512 & 0x3fffffffu32;
        let __temp_21514 = self.__reg_state_7 == 0x3u32;
        let __temp_21515 = __temp_21514 & self.__reg_bus_enable_6;
        let __temp_21516 = if __temp_21515 { __temp_21513 } else { __temp_21511 };
        let __temp_21517 = __temp_21516 & 0x3u32;
        let __temp_21518 = __temp_21517 == 0x0u32;
        let __temp_21519 = if __temp_21518 { __temp_21509 } else { __temp_21497 };
        let __temp_21520 = __temp_21519 >> 0xcu32;
        let __temp_21521 = __temp_21520 & 0x1u32;
        let __temp_21522 = __temp_21521 != 0x0u32;
        let __temp_21523 = __temp_21522 as u32;
        let __temp_21524 = __temp_21523 << 0x6u32;
        let __temp_21525 = __temp_21524 | __temp_21437;
        let __temp_21526 = true as u32;
        let __temp_21527 = __temp_21526 << 0x1u32;
        let __temp_21528 = __temp_21526 | __temp_21527;
        let __temp_21529 = __temp_21526 << 0x2u32;
        let __temp_21530 = __temp_21528 | __temp_21529;
        let __temp_21531 = __temp_21526 << 0x3u32;
        let __temp_21532 = __temp_21530 | __temp_21531;
        let __temp_21533 = self.__reg_state_7 == 0x3u32;
        let __temp_21534 = __temp_21533 & self.__reg_bus_enable_6;
        let __temp_21535 = if __temp_21534 { self.__reg_bus_write_byte_enable_40 } else { __temp_21532 };
        let __temp_21536 = __temp_21535 << 0xcu32;
        let __temp_21537 = __temp_21536 | 0x0u32;
        let __temp_21538 = true as u32;
        let __temp_21539 = __temp_21538 << 0x1u32;
        let __temp_21540 = __temp_21538 | __temp_21539;
        let __temp_21541 = __temp_21538 << 0x2u32;
        let __temp_21542 = __temp_21540 | __temp_21541;
        let __temp_21543 = __temp_21538 << 0x3u32;
        let __temp_21544 = __temp_21542 | __temp_21543;
        let __temp_21545 = self.__reg_state_7 == 0x3u32;
        let __temp_21546 = __temp_21545 & self.__reg_bus_enable_6;
        let __temp_21547 = if __temp_21546 { self.__reg_bus_write_byte_enable_40 } else { __temp_21544 };
        let __temp_21548 = 0x0u32 << 0x4u32;
        let __temp_21549 = __temp_21548 | __temp_21547;
        let __temp_21550 = __temp_21549 << 0x8u32;
        let __temp_21551 = __temp_21550 | 0x0u32;
        let __temp_21552 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21553 = __temp_21552 & 0x3fffffffu32;
        let __temp_21554 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21555 = __temp_21554 & 0x3fffffffu32;
        let __temp_21556 = self.__reg_state_7 == 0x3u32;
        let __temp_21557 = __temp_21556 & self.__reg_bus_enable_6;
        let __temp_21558 = if __temp_21557 { __temp_21555 } else { __temp_21553 };
        let __temp_21559 = __temp_21558 & 0x3u32;
        let __temp_21560 = __temp_21559 == 0x2u32;
        let __temp_21561 = if __temp_21560 { __temp_21551 } else { __temp_21537 };
        let __temp_21562 = true as u32;
        let __temp_21563 = __temp_21562 << 0x1u32;
        let __temp_21564 = __temp_21562 | __temp_21563;
        let __temp_21565 = __temp_21562 << 0x2u32;
        let __temp_21566 = __temp_21564 | __temp_21565;
        let __temp_21567 = __temp_21562 << 0x3u32;
        let __temp_21568 = __temp_21566 | __temp_21567;
        let __temp_21569 = self.__reg_state_7 == 0x3u32;
        let __temp_21570 = __temp_21569 & self.__reg_bus_enable_6;
        let __temp_21571 = if __temp_21570 { self.__reg_bus_write_byte_enable_40 } else { __temp_21568 };
        let __temp_21572 = 0x0u32 << 0x4u32;
        let __temp_21573 = __temp_21572 | __temp_21571;
        let __temp_21574 = __temp_21573 << 0x4u32;
        let __temp_21575 = __temp_21574 | 0x0u32;
        let __temp_21576 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21577 = __temp_21576 & 0x3fffffffu32;
        let __temp_21578 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21579 = __temp_21578 & 0x3fffffffu32;
        let __temp_21580 = self.__reg_state_7 == 0x3u32;
        let __temp_21581 = __temp_21580 & self.__reg_bus_enable_6;
        let __temp_21582 = if __temp_21581 { __temp_21579 } else { __temp_21577 };
        let __temp_21583 = __temp_21582 & 0x3u32;
        let __temp_21584 = __temp_21583 == 0x1u32;
        let __temp_21585 = if __temp_21584 { __temp_21575 } else { __temp_21561 };
        let __temp_21586 = true as u32;
        let __temp_21587 = __temp_21586 << 0x1u32;
        let __temp_21588 = __temp_21586 | __temp_21587;
        let __temp_21589 = __temp_21586 << 0x2u32;
        let __temp_21590 = __temp_21588 | __temp_21589;
        let __temp_21591 = __temp_21586 << 0x3u32;
        let __temp_21592 = __temp_21590 | __temp_21591;
        let __temp_21593 = self.__reg_state_7 == 0x3u32;
        let __temp_21594 = __temp_21593 & self.__reg_bus_enable_6;
        let __temp_21595 = if __temp_21594 { self.__reg_bus_write_byte_enable_40 } else { __temp_21592 };
        let __temp_21596 = 0x0u32 << 0x4u32;
        let __temp_21597 = __temp_21596 | __temp_21595;
        let __temp_21598 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21599 = __temp_21598 & 0x3fffffffu32;
        let __temp_21600 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21601 = __temp_21600 & 0x3fffffffu32;
        let __temp_21602 = self.__reg_state_7 == 0x3u32;
        let __temp_21603 = __temp_21602 & self.__reg_bus_enable_6;
        let __temp_21604 = if __temp_21603 { __temp_21601 } else { __temp_21599 };
        let __temp_21605 = __temp_21604 & 0x3u32;
        let __temp_21606 = __temp_21605 == 0x0u32;
        let __temp_21607 = if __temp_21606 { __temp_21597 } else { __temp_21585 };
        let __temp_21608 = __temp_21607 >> 0xeu32;
        let __temp_21609 = __temp_21608 & 0x1u32;
        let __temp_21610 = __temp_21609 != 0x0u32;
        let __temp_21611 = __temp_21610 as u32;
        let __temp_21612 = __temp_21611 << 0x7u32;
        let __temp_21613 = __temp_21612 | __temp_21525;
        let __temp_21614 = self.__reg_state_7 == 0x3u32;
        let __temp_21615 = __temp_21614 & self.__reg_bus_enable_6;
        let __temp_21616 = __temp_21615 & self.__reg_bus_write_5;
        let __temp_21617 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21618 = __temp_21617 & 0x3fffffffu32;
        let __temp_21619 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21620 = __temp_21619 & 0x3fffffffu32;
        let __temp_21621 = self.__reg_state_7 == 0x3u32;
        let __temp_21622 = __temp_21621 & self.__reg_bus_enable_6;
        let __temp_21623 = if __temp_21622 { __temp_21620 } else { __temp_21618 };
        let __temp_21624 = __temp_21623 >> 0x2u32;
        let __temp_21625 = __temp_21624 & 0xfffffffu32;
        let __temp_21626 = __temp_21625 & 0xffffffu32;
        let __temp_21627 = __temp_21626 >> 0x14u32;
        let __temp_21628 = __temp_21627 & 0xfu32;
        let __temp_21629 = __temp_21628 == 0x6u32;
        let __temp_21630 = self.__reg_count_12 >> 0x5u32;
        let __temp_21631 = __temp_21630 & 0x1u32;
        let __temp_21632 = __temp_21631 != 0x0u32;
        let __temp_21633 = !__temp_21632;
        let __temp_21634 = !false;
        let __temp_21635 = __temp_21634 & __temp_21633;
        let __temp_21636 = self.__reg_state_7 == 0x3u32;
        let __temp_21637 = __temp_21636 & self.__reg_bus_enable_6;
        let __temp_21638 = __temp_21637 & self.__reg_bus_write_5;
        let __temp_21639 = __temp_21638 | __temp_21635;
        let __temp_21640 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21641 = __temp_21640 & 0x3fffffffu32;
        let __temp_21642 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21643 = __temp_21642 & 0x3fffffffu32;
        let __temp_21644 = self.__reg_state_7 == 0x3u32;
        let __temp_21645 = __temp_21644 & self.__reg_bus_enable_6;
        let __temp_21646 = if __temp_21645 { __temp_21643 } else { __temp_21641 };
        let __temp_21647 = __temp_21646 >> 0x2u32;
        let __temp_21648 = __temp_21647 & 0xfffffffu32;
        let __temp_21649 = __temp_21648 >> 0x18u32;
        let __temp_21650 = __temp_21649 & 0xfu32;
        let __temp_21651 = __temp_21650 == 0x0u32;
        let __temp_21652 = self.__reg_count_15 >> 0x5u32;
        let __temp_21653 = __temp_21652 & 0x1u32;
        let __temp_21654 = __temp_21653 != 0x0u32;
        let __temp_21655 = !__temp_21654;
        let __temp_21656 = !false;
        let __temp_21657 = __temp_21656 & __temp_21655;
        let __temp_21658 = self.__reg_state_7 == 0x3u32;
        let __temp_21659 = __temp_21658 & self.__reg_bus_enable_6;
        let __temp_21660 = __temp_21659 & self.__reg_bus_write_5;
        let __temp_21661 = __temp_21660 | __temp_21657;
        let __temp_21662 = self.__reg_state_7 == 0x3u32;
        let __temp_21663 = __temp_21662 & self.__reg_bus_enable_6;
        let __temp_21664 = self.__reg_state_7 == 0x0u32;
        let __temp_21665 = __temp_21664 | __temp_21663;
        let __temp_21666 = __temp_21665 & __temp_21661;
        let __temp_21667 = __temp_21666 & __temp_21651;
        let __temp_21668 = __temp_21667 & __temp_21639;
        let __temp_21669 = __temp_21668 & __temp_21629;
        let __temp_21670 = __temp_21669 & __temp_21616;
        let __temp_21671 = if __temp_21670 { __temp_21613 } else { __temp_20912 };
        let __temp_21672 = __temp_21671 >> 0x2u32;
        let __temp_21673 = __temp_21672 & 0x1u32;
        let __temp_21674 = __temp_21673 != 0x0u32;
        let __temp_21675 = self.__reg_depth_settings_68 >> 0x1u32;
        let __temp_21676 = __temp_21675 & 0x1u32;
        let __temp_21677 = __temp_21676 != 0x0u32;
        let __temp_21678 = self.__reg_depth_settings_68 & 0x1u32;
        let __temp_21679 = __temp_21678 != 0x0u32;
        let __temp_21680 = !__temp_21679;
        let __temp_21681 = self.__reg_stage_21_z_70 < self.__reg_stage_21_prev_depth_69;
        let __temp_21682 = __temp_21681 | __temp_21680;
        let __temp_21683 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_edge_test_98;
        let __temp_21684 = __temp_21683 & __temp_21682;
        let __temp_21685 = __temp_21684 & __temp_21677;
        let __temp_21686 = self.__reg_state_7 == 0x3u32;
        let __temp_21687 = __temp_21686 & self.__reg_bus_enable_6;
        let __temp_21688 = __temp_21687 & self.__reg_bus_write_5;
        let __temp_21689 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21690 = __temp_21689 & 0x3fffffffu32;
        let __temp_21691 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21692 = __temp_21691 & 0x3fffffffu32;
        let __temp_21693 = self.__reg_state_7 == 0x3u32;
        let __temp_21694 = __temp_21693 & self.__reg_bus_enable_6;
        let __temp_21695 = if __temp_21694 { __temp_21692 } else { __temp_21690 };
        let __temp_21696 = __temp_21695 >> 0x2u32;
        let __temp_21697 = __temp_21696 & 0xfffffffu32;
        let __temp_21698 = __temp_21697 & 0xffffffu32;
        let __temp_21699 = __temp_21698 >> 0x14u32;
        let __temp_21700 = __temp_21699 & 0xfu32;
        let __temp_21701 = __temp_21700 == 0x6u32;
        let __temp_21702 = self.__reg_count_12 >> 0x5u32;
        let __temp_21703 = __temp_21702 & 0x1u32;
        let __temp_21704 = __temp_21703 != 0x0u32;
        let __temp_21705 = !__temp_21704;
        let __temp_21706 = !false;
        let __temp_21707 = __temp_21706 & __temp_21705;
        let __temp_21708 = self.__reg_state_7 == 0x3u32;
        let __temp_21709 = __temp_21708 & self.__reg_bus_enable_6;
        let __temp_21710 = __temp_21709 & self.__reg_bus_write_5;
        let __temp_21711 = __temp_21710 | __temp_21707;
        let __temp_21712 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21713 = __temp_21712 & 0x3fffffffu32;
        let __temp_21714 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21715 = __temp_21714 & 0x3fffffffu32;
        let __temp_21716 = self.__reg_state_7 == 0x3u32;
        let __temp_21717 = __temp_21716 & self.__reg_bus_enable_6;
        let __temp_21718 = if __temp_21717 { __temp_21715 } else { __temp_21713 };
        let __temp_21719 = __temp_21718 >> 0x2u32;
        let __temp_21720 = __temp_21719 & 0xfffffffu32;
        let __temp_21721 = __temp_21720 >> 0x18u32;
        let __temp_21722 = __temp_21721 & 0xfu32;
        let __temp_21723 = __temp_21722 == 0x0u32;
        let __temp_21724 = self.__reg_count_15 >> 0x5u32;
        let __temp_21725 = __temp_21724 & 0x1u32;
        let __temp_21726 = __temp_21725 != 0x0u32;
        let __temp_21727 = !__temp_21726;
        let __temp_21728 = !false;
        let __temp_21729 = __temp_21728 & __temp_21727;
        let __temp_21730 = self.__reg_state_7 == 0x3u32;
        let __temp_21731 = __temp_21730 & self.__reg_bus_enable_6;
        let __temp_21732 = __temp_21731 & self.__reg_bus_write_5;
        let __temp_21733 = __temp_21732 | __temp_21729;
        let __temp_21734 = self.__reg_state_7 == 0x3u32;
        let __temp_21735 = __temp_21734 & self.__reg_bus_enable_6;
        let __temp_21736 = self.__reg_state_7 == 0x0u32;
        let __temp_21737 = __temp_21736 | __temp_21735;
        let __temp_21738 = __temp_21737 & __temp_21733;
        let __temp_21739 = __temp_21738 & __temp_21723;
        let __temp_21740 = __temp_21739 & __temp_21711;
        let __temp_21741 = __temp_21740 & __temp_21701;
        let __temp_21742 = __temp_21741 & __temp_21688;
        let __temp_21743 = __temp_21742 | __temp_21685;
        let __temp_21744 = __temp_21743 & __temp_21674;
        self.depth_buffer_element_2_25_write_port_enable = __temp_21744;
        self.ddr3_mem_element_2_6_read_port_0_address = __temp_1094;
        self.ddr3_mem_element_2_6_read_port_0_enable = __temp_1127;
        self.ddr3_mem_element_2_6_write_port_address = __temp_1094;
        let __temp_21745 = self.__reg_bus_write_data_1 as u128;
        let __temp_21746 = __temp_21745 << 0x60u32;
        let __temp_21747 = __temp_21746 | 0x0u128;
        let __temp_21748 = 0x0u32 as u64;
        let __temp_21749 = self.__reg_bus_write_data_1 as u64;
        let __temp_21750 = __temp_21748 << 0x20u32;
        let __temp_21751 = __temp_21750 | __temp_21749;
        let __temp_21752 = __temp_21751 as u128;
        let __temp_21753 = 0x0u64 as u128;
        let __temp_21754 = __temp_21752 << 0x40u32;
        let __temp_21755 = __temp_21754 | __temp_21753;
        let __temp_21756 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21757 = __temp_21756 & 0x3fffffffu32;
        let __temp_21758 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21759 = __temp_21758 & 0x3fffffffu32;
        let __temp_21760 = self.__reg_state_7 == 0x3u32;
        let __temp_21761 = __temp_21760 & self.__reg_bus_enable_6;
        let __temp_21762 = if __temp_21761 { __temp_21759 } else { __temp_21757 };
        let __temp_21763 = __temp_21762 & 0x3u32;
        let __temp_21764 = __temp_21763 == 0x2u32;
        let __temp_21765 = if __temp_21764 { __temp_21755 } else { __temp_21747 };
        let __temp_21766 = 0x0u64 as u128;
        let __temp_21767 = self.__reg_bus_write_data_1 as u128;
        let __temp_21768 = __temp_21766 << 0x20u32;
        let __temp_21769 = __temp_21768 | __temp_21767;
        let __temp_21770 = 0x0u32 as u128;
        let __temp_21771 = __temp_21769 << 0x20u32;
        let __temp_21772 = __temp_21771 | __temp_21770;
        let __temp_21773 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21774 = __temp_21773 & 0x3fffffffu32;
        let __temp_21775 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21776 = __temp_21775 & 0x3fffffffu32;
        let __temp_21777 = self.__reg_state_7 == 0x3u32;
        let __temp_21778 = __temp_21777 & self.__reg_bus_enable_6;
        let __temp_21779 = if __temp_21778 { __temp_21776 } else { __temp_21774 };
        let __temp_21780 = __temp_21779 & 0x3u32;
        let __temp_21781 = __temp_21780 == 0x1u32;
        let __temp_21782 = if __temp_21781 { __temp_21772 } else { __temp_21765 };
        let __temp_21783 = self.__reg_bus_write_data_1 as u128;
        let __temp_21784 = 0x0u128 << 0x20u32;
        let __temp_21785 = __temp_21784 | __temp_21783;
        let __temp_21786 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21787 = __temp_21786 & 0x3fffffffu32;
        let __temp_21788 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21789 = __temp_21788 & 0x3fffffffu32;
        let __temp_21790 = self.__reg_state_7 == 0x3u32;
        let __temp_21791 = __temp_21790 & self.__reg_bus_enable_6;
        let __temp_21792 = if __temp_21791 { __temp_21789 } else { __temp_21787 };
        let __temp_21793 = __temp_21792 & 0x3u32;
        let __temp_21794 = __temp_21793 == 0x0u32;
        let __temp_21795 = if __temp_21794 { __temp_21785 } else { __temp_21782 };
        let __temp_21796 = __temp_21795 >> 0x10u32;
        let __temp_21797 = __temp_21796 as u32;
        let __temp_21798 = __temp_21797 & 0xffu32;
        self.ddr3_mem_element_2_6_write_port_value = __temp_21798;
        let __temp_21799 = true as u32;
        let __temp_21800 = __temp_21799 << 0x1u32;
        let __temp_21801 = __temp_21799 | __temp_21800;
        let __temp_21802 = __temp_21799 << 0x2u32;
        let __temp_21803 = __temp_21801 | __temp_21802;
        let __temp_21804 = __temp_21799 << 0x3u32;
        let __temp_21805 = __temp_21803 | __temp_21804;
        let __temp_21806 = self.__reg_state_7 == 0x3u32;
        let __temp_21807 = __temp_21806 & self.__reg_bus_enable_6;
        let __temp_21808 = if __temp_21807 { self.__reg_bus_write_byte_enable_40 } else { __temp_21805 };
        let __temp_21809 = __temp_21808 << 0xcu32;
        let __temp_21810 = __temp_21809 | 0x0u32;
        let __temp_21811 = true as u32;
        let __temp_21812 = __temp_21811 << 0x1u32;
        let __temp_21813 = __temp_21811 | __temp_21812;
        let __temp_21814 = __temp_21811 << 0x2u32;
        let __temp_21815 = __temp_21813 | __temp_21814;
        let __temp_21816 = __temp_21811 << 0x3u32;
        let __temp_21817 = __temp_21815 | __temp_21816;
        let __temp_21818 = self.__reg_state_7 == 0x3u32;
        let __temp_21819 = __temp_21818 & self.__reg_bus_enable_6;
        let __temp_21820 = if __temp_21819 { self.__reg_bus_write_byte_enable_40 } else { __temp_21817 };
        let __temp_21821 = 0x0u32 << 0x4u32;
        let __temp_21822 = __temp_21821 | __temp_21820;
        let __temp_21823 = __temp_21822 << 0x8u32;
        let __temp_21824 = __temp_21823 | 0x0u32;
        let __temp_21825 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21826 = __temp_21825 & 0x3fffffffu32;
        let __temp_21827 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21828 = __temp_21827 & 0x3fffffffu32;
        let __temp_21829 = self.__reg_state_7 == 0x3u32;
        let __temp_21830 = __temp_21829 & self.__reg_bus_enable_6;
        let __temp_21831 = if __temp_21830 { __temp_21828 } else { __temp_21826 };
        let __temp_21832 = __temp_21831 & 0x3u32;
        let __temp_21833 = __temp_21832 == 0x2u32;
        let __temp_21834 = if __temp_21833 { __temp_21824 } else { __temp_21810 };
        let __temp_21835 = true as u32;
        let __temp_21836 = __temp_21835 << 0x1u32;
        let __temp_21837 = __temp_21835 | __temp_21836;
        let __temp_21838 = __temp_21835 << 0x2u32;
        let __temp_21839 = __temp_21837 | __temp_21838;
        let __temp_21840 = __temp_21835 << 0x3u32;
        let __temp_21841 = __temp_21839 | __temp_21840;
        let __temp_21842 = self.__reg_state_7 == 0x3u32;
        let __temp_21843 = __temp_21842 & self.__reg_bus_enable_6;
        let __temp_21844 = if __temp_21843 { self.__reg_bus_write_byte_enable_40 } else { __temp_21841 };
        let __temp_21845 = 0x0u32 << 0x4u32;
        let __temp_21846 = __temp_21845 | __temp_21844;
        let __temp_21847 = __temp_21846 << 0x4u32;
        let __temp_21848 = __temp_21847 | 0x0u32;
        let __temp_21849 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21850 = __temp_21849 & 0x3fffffffu32;
        let __temp_21851 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21852 = __temp_21851 & 0x3fffffffu32;
        let __temp_21853 = self.__reg_state_7 == 0x3u32;
        let __temp_21854 = __temp_21853 & self.__reg_bus_enable_6;
        let __temp_21855 = if __temp_21854 { __temp_21852 } else { __temp_21850 };
        let __temp_21856 = __temp_21855 & 0x3u32;
        let __temp_21857 = __temp_21856 == 0x1u32;
        let __temp_21858 = if __temp_21857 { __temp_21848 } else { __temp_21834 };
        let __temp_21859 = true as u32;
        let __temp_21860 = __temp_21859 << 0x1u32;
        let __temp_21861 = __temp_21859 | __temp_21860;
        let __temp_21862 = __temp_21859 << 0x2u32;
        let __temp_21863 = __temp_21861 | __temp_21862;
        let __temp_21864 = __temp_21859 << 0x3u32;
        let __temp_21865 = __temp_21863 | __temp_21864;
        let __temp_21866 = self.__reg_state_7 == 0x3u32;
        let __temp_21867 = __temp_21866 & self.__reg_bus_enable_6;
        let __temp_21868 = if __temp_21867 { self.__reg_bus_write_byte_enable_40 } else { __temp_21865 };
        let __temp_21869 = 0x0u32 << 0x4u32;
        let __temp_21870 = __temp_21869 | __temp_21868;
        let __temp_21871 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21872 = __temp_21871 & 0x3fffffffu32;
        let __temp_21873 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21874 = __temp_21873 & 0x3fffffffu32;
        let __temp_21875 = self.__reg_state_7 == 0x3u32;
        let __temp_21876 = __temp_21875 & self.__reg_bus_enable_6;
        let __temp_21877 = if __temp_21876 { __temp_21874 } else { __temp_21872 };
        let __temp_21878 = __temp_21877 & 0x3u32;
        let __temp_21879 = __temp_21878 == 0x0u32;
        let __temp_21880 = if __temp_21879 { __temp_21870 } else { __temp_21858 };
        let __temp_21881 = __temp_21880 >> 0x2u32;
        let __temp_21882 = __temp_21881 & 0x1u32;
        let __temp_21883 = __temp_21882 != 0x0u32;
        let __temp_21884 = self.__reg_state_7 == 0x3u32;
        let __temp_21885 = __temp_21884 & self.__reg_bus_enable_6;
        let __temp_21886 = __temp_21885 & self.__reg_bus_write_5;
        let __temp_21887 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21888 = __temp_21887 & 0x3fffffffu32;
        let __temp_21889 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21890 = __temp_21889 & 0x3fffffffu32;
        let __temp_21891 = self.__reg_state_7 == 0x3u32;
        let __temp_21892 = __temp_21891 & self.__reg_bus_enable_6;
        let __temp_21893 = if __temp_21892 { __temp_21890 } else { __temp_21888 };
        let __temp_21894 = __temp_21893 >> 0x2u32;
        let __temp_21895 = __temp_21894 & 0xfffffffu32;
        let __temp_21896 = __temp_21895 >> 0x18u32;
        let __temp_21897 = __temp_21896 & 0xfu32;
        let __temp_21898 = __temp_21897 == 0x1u32;
        let __temp_21899 = self.__reg_count_15 >> 0x5u32;
        let __temp_21900 = __temp_21899 & 0x1u32;
        let __temp_21901 = __temp_21900 != 0x0u32;
        let __temp_21902 = !__temp_21901;
        let __temp_21903 = !false;
        let __temp_21904 = __temp_21903 & __temp_21902;
        let __temp_21905 = self.__reg_state_7 == 0x3u32;
        let __temp_21906 = __temp_21905 & self.__reg_bus_enable_6;
        let __temp_21907 = __temp_21906 & self.__reg_bus_write_5;
        let __temp_21908 = __temp_21907 | __temp_21904;
        let __temp_21909 = self.__reg_state_7 == 0x3u32;
        let __temp_21910 = __temp_21909 & self.__reg_bus_enable_6;
        let __temp_21911 = self.__reg_state_7 == 0x0u32;
        let __temp_21912 = __temp_21911 | __temp_21910;
        let __temp_21913 = __temp_21912 & __temp_21908;
        let __temp_21914 = __temp_21913 & __temp_21898;
        let __temp_21915 = __temp_21914 & __temp_21886;
        let __temp_21916 = __temp_21915 & __temp_21883;
        self.ddr3_mem_element_2_6_write_port_enable = __temp_21916;
        self.program_ram_mem_element_11_56_read_port_0_address = __temp_828;
        self.program_ram_mem_element_11_56_read_port_0_enable = __temp_886;
        self.program_ram_mem_element_11_56_write_port_address = __temp_828;
        let __temp_21917 = self.__reg_bus_write_data_1 as u128;
        let __temp_21918 = __temp_21917 << 0x60u32;
        let __temp_21919 = __temp_21918 | 0x0u128;
        let __temp_21920 = 0x0u32 as u64;
        let __temp_21921 = self.__reg_bus_write_data_1 as u64;
        let __temp_21922 = __temp_21920 << 0x20u32;
        let __temp_21923 = __temp_21922 | __temp_21921;
        let __temp_21924 = __temp_21923 as u128;
        let __temp_21925 = 0x0u64 as u128;
        let __temp_21926 = __temp_21924 << 0x40u32;
        let __temp_21927 = __temp_21926 | __temp_21925;
        let __temp_21928 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21929 = __temp_21928 & 0x3fffffffu32;
        let __temp_21930 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21931 = __temp_21930 & 0x3fffffffu32;
        let __temp_21932 = self.__reg_state_7 == 0x3u32;
        let __temp_21933 = __temp_21932 & self.__reg_bus_enable_6;
        let __temp_21934 = if __temp_21933 { __temp_21931 } else { __temp_21929 };
        let __temp_21935 = __temp_21934 & 0x3u32;
        let __temp_21936 = __temp_21935 == 0x2u32;
        let __temp_21937 = if __temp_21936 { __temp_21927 } else { __temp_21919 };
        let __temp_21938 = 0x0u64 as u128;
        let __temp_21939 = self.__reg_bus_write_data_1 as u128;
        let __temp_21940 = __temp_21938 << 0x20u32;
        let __temp_21941 = __temp_21940 | __temp_21939;
        let __temp_21942 = 0x0u32 as u128;
        let __temp_21943 = __temp_21941 << 0x20u32;
        let __temp_21944 = __temp_21943 | __temp_21942;
        let __temp_21945 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21946 = __temp_21945 & 0x3fffffffu32;
        let __temp_21947 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21948 = __temp_21947 & 0x3fffffffu32;
        let __temp_21949 = self.__reg_state_7 == 0x3u32;
        let __temp_21950 = __temp_21949 & self.__reg_bus_enable_6;
        let __temp_21951 = if __temp_21950 { __temp_21948 } else { __temp_21946 };
        let __temp_21952 = __temp_21951 & 0x3u32;
        let __temp_21953 = __temp_21952 == 0x1u32;
        let __temp_21954 = if __temp_21953 { __temp_21944 } else { __temp_21937 };
        let __temp_21955 = self.__reg_bus_write_data_1 as u128;
        let __temp_21956 = 0x0u128 << 0x20u32;
        let __temp_21957 = __temp_21956 | __temp_21955;
        let __temp_21958 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21959 = __temp_21958 & 0x3fffffffu32;
        let __temp_21960 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_21961 = __temp_21960 & 0x3fffffffu32;
        let __temp_21962 = self.__reg_state_7 == 0x3u32;
        let __temp_21963 = __temp_21962 & self.__reg_bus_enable_6;
        let __temp_21964 = if __temp_21963 { __temp_21961 } else { __temp_21959 };
        let __temp_21965 = __temp_21964 & 0x3u32;
        let __temp_21966 = __temp_21965 == 0x0u32;
        let __temp_21967 = if __temp_21966 { __temp_21957 } else { __temp_21954 };
        let __temp_21968 = __temp_21967 >> 0x58u32;
        let __temp_21969 = __temp_21968 as u32;
        let __temp_21970 = __temp_21969 & 0xffu32;
        self.program_ram_mem_element_11_56_write_port_value = __temp_21970;
        let __temp_21971 = true as u32;
        let __temp_21972 = __temp_21971 << 0x1u32;
        let __temp_21973 = __temp_21971 | __temp_21972;
        let __temp_21974 = __temp_21971 << 0x2u32;
        let __temp_21975 = __temp_21973 | __temp_21974;
        let __temp_21976 = __temp_21971 << 0x3u32;
        let __temp_21977 = __temp_21975 | __temp_21976;
        let __temp_21978 = self.__reg_state_7 == 0x3u32;
        let __temp_21979 = __temp_21978 & self.__reg_bus_enable_6;
        let __temp_21980 = if __temp_21979 { self.__reg_bus_write_byte_enable_40 } else { __temp_21977 };
        let __temp_21981 = __temp_21980 << 0xcu32;
        let __temp_21982 = __temp_21981 | 0x0u32;
        let __temp_21983 = true as u32;
        let __temp_21984 = __temp_21983 << 0x1u32;
        let __temp_21985 = __temp_21983 | __temp_21984;
        let __temp_21986 = __temp_21983 << 0x2u32;
        let __temp_21987 = __temp_21985 | __temp_21986;
        let __temp_21988 = __temp_21983 << 0x3u32;
        let __temp_21989 = __temp_21987 | __temp_21988;
        let __temp_21990 = self.__reg_state_7 == 0x3u32;
        let __temp_21991 = __temp_21990 & self.__reg_bus_enable_6;
        let __temp_21992 = if __temp_21991 { self.__reg_bus_write_byte_enable_40 } else { __temp_21989 };
        let __temp_21993 = 0x0u32 << 0x4u32;
        let __temp_21994 = __temp_21993 | __temp_21992;
        let __temp_21995 = __temp_21994 << 0x8u32;
        let __temp_21996 = __temp_21995 | 0x0u32;
        let __temp_21997 = self.__reg_pc_13 >> 0x2u32;
        let __temp_21998 = __temp_21997 & 0x3fffffffu32;
        let __temp_21999 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22000 = __temp_21999 & 0x3fffffffu32;
        let __temp_22001 = self.__reg_state_7 == 0x3u32;
        let __temp_22002 = __temp_22001 & self.__reg_bus_enable_6;
        let __temp_22003 = if __temp_22002 { __temp_22000 } else { __temp_21998 };
        let __temp_22004 = __temp_22003 & 0x3u32;
        let __temp_22005 = __temp_22004 == 0x2u32;
        let __temp_22006 = if __temp_22005 { __temp_21996 } else { __temp_21982 };
        let __temp_22007 = true as u32;
        let __temp_22008 = __temp_22007 << 0x1u32;
        let __temp_22009 = __temp_22007 | __temp_22008;
        let __temp_22010 = __temp_22007 << 0x2u32;
        let __temp_22011 = __temp_22009 | __temp_22010;
        let __temp_22012 = __temp_22007 << 0x3u32;
        let __temp_22013 = __temp_22011 | __temp_22012;
        let __temp_22014 = self.__reg_state_7 == 0x3u32;
        let __temp_22015 = __temp_22014 & self.__reg_bus_enable_6;
        let __temp_22016 = if __temp_22015 { self.__reg_bus_write_byte_enable_40 } else { __temp_22013 };
        let __temp_22017 = 0x0u32 << 0x4u32;
        let __temp_22018 = __temp_22017 | __temp_22016;
        let __temp_22019 = __temp_22018 << 0x4u32;
        let __temp_22020 = __temp_22019 | 0x0u32;
        let __temp_22021 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22022 = __temp_22021 & 0x3fffffffu32;
        let __temp_22023 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22024 = __temp_22023 & 0x3fffffffu32;
        let __temp_22025 = self.__reg_state_7 == 0x3u32;
        let __temp_22026 = __temp_22025 & self.__reg_bus_enable_6;
        let __temp_22027 = if __temp_22026 { __temp_22024 } else { __temp_22022 };
        let __temp_22028 = __temp_22027 & 0x3u32;
        let __temp_22029 = __temp_22028 == 0x1u32;
        let __temp_22030 = if __temp_22029 { __temp_22020 } else { __temp_22006 };
        let __temp_22031 = true as u32;
        let __temp_22032 = __temp_22031 << 0x1u32;
        let __temp_22033 = __temp_22031 | __temp_22032;
        let __temp_22034 = __temp_22031 << 0x2u32;
        let __temp_22035 = __temp_22033 | __temp_22034;
        let __temp_22036 = __temp_22031 << 0x3u32;
        let __temp_22037 = __temp_22035 | __temp_22036;
        let __temp_22038 = self.__reg_state_7 == 0x3u32;
        let __temp_22039 = __temp_22038 & self.__reg_bus_enable_6;
        let __temp_22040 = if __temp_22039 { self.__reg_bus_write_byte_enable_40 } else { __temp_22037 };
        let __temp_22041 = 0x0u32 << 0x4u32;
        let __temp_22042 = __temp_22041 | __temp_22040;
        let __temp_22043 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22044 = __temp_22043 & 0x3fffffffu32;
        let __temp_22045 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22046 = __temp_22045 & 0x3fffffffu32;
        let __temp_22047 = self.__reg_state_7 == 0x3u32;
        let __temp_22048 = __temp_22047 & self.__reg_bus_enable_6;
        let __temp_22049 = if __temp_22048 { __temp_22046 } else { __temp_22044 };
        let __temp_22050 = __temp_22049 & 0x3u32;
        let __temp_22051 = __temp_22050 == 0x0u32;
        let __temp_22052 = if __temp_22051 { __temp_22042 } else { __temp_22030 };
        let __temp_22053 = __temp_22052 >> 0xbu32;
        let __temp_22054 = __temp_22053 & 0x1u32;
        let __temp_22055 = __temp_22054 != 0x0u32;
        let __temp_22056 = self.__reg_state_7 == 0x3u32;
        let __temp_22057 = __temp_22056 & self.__reg_bus_enable_6;
        let __temp_22058 = __temp_22057 & self.__reg_bus_write_5;
        let __temp_22059 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22060 = __temp_22059 & 0x3fffffffu32;
        let __temp_22061 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22062 = __temp_22061 & 0x3fffffffu32;
        let __temp_22063 = self.__reg_state_7 == 0x3u32;
        let __temp_22064 = __temp_22063 & self.__reg_bus_enable_6;
        let __temp_22065 = if __temp_22064 { __temp_22062 } else { __temp_22060 };
        let __temp_22066 = __temp_22065 >> 0x2u32;
        let __temp_22067 = __temp_22066 & 0xfffffffu32;
        let __temp_22068 = __temp_22067 & 0xffffffu32;
        let __temp_22069 = __temp_22068 >> 0x14u32;
        let __temp_22070 = __temp_22069 & 0xfu32;
        let __temp_22071 = __temp_22070 == 0x1u32;
        let __temp_22072 = self.__reg_count_12 >> 0x5u32;
        let __temp_22073 = __temp_22072 & 0x1u32;
        let __temp_22074 = __temp_22073 != 0x0u32;
        let __temp_22075 = !__temp_22074;
        let __temp_22076 = !false;
        let __temp_22077 = __temp_22076 & __temp_22075;
        let __temp_22078 = self.__reg_state_7 == 0x3u32;
        let __temp_22079 = __temp_22078 & self.__reg_bus_enable_6;
        let __temp_22080 = __temp_22079 & self.__reg_bus_write_5;
        let __temp_22081 = __temp_22080 | __temp_22077;
        let __temp_22082 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22083 = __temp_22082 & 0x3fffffffu32;
        let __temp_22084 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22085 = __temp_22084 & 0x3fffffffu32;
        let __temp_22086 = self.__reg_state_7 == 0x3u32;
        let __temp_22087 = __temp_22086 & self.__reg_bus_enable_6;
        let __temp_22088 = if __temp_22087 { __temp_22085 } else { __temp_22083 };
        let __temp_22089 = __temp_22088 >> 0x2u32;
        let __temp_22090 = __temp_22089 & 0xfffffffu32;
        let __temp_22091 = __temp_22090 >> 0x18u32;
        let __temp_22092 = __temp_22091 & 0xfu32;
        let __temp_22093 = __temp_22092 == 0x0u32;
        let __temp_22094 = self.__reg_count_15 >> 0x5u32;
        let __temp_22095 = __temp_22094 & 0x1u32;
        let __temp_22096 = __temp_22095 != 0x0u32;
        let __temp_22097 = !__temp_22096;
        let __temp_22098 = !false;
        let __temp_22099 = __temp_22098 & __temp_22097;
        let __temp_22100 = self.__reg_state_7 == 0x3u32;
        let __temp_22101 = __temp_22100 & self.__reg_bus_enable_6;
        let __temp_22102 = __temp_22101 & self.__reg_bus_write_5;
        let __temp_22103 = __temp_22102 | __temp_22099;
        let __temp_22104 = self.__reg_state_7 == 0x3u32;
        let __temp_22105 = __temp_22104 & self.__reg_bus_enable_6;
        let __temp_22106 = self.__reg_state_7 == 0x0u32;
        let __temp_22107 = __temp_22106 | __temp_22105;
        let __temp_22108 = __temp_22107 & __temp_22103;
        let __temp_22109 = __temp_22108 & __temp_22093;
        let __temp_22110 = __temp_22109 & __temp_22081;
        let __temp_22111 = __temp_22110 & __temp_22071;
        let __temp_22112 = __temp_22111 & __temp_22058;
        let __temp_22113 = __temp_22112 & __temp_22055;
        self.program_ram_mem_element_11_56_write_port_enable = __temp_22113;
        let __temp_22114 = self.__reg_mem_read_addr_163.wrapping_add(0x1u32);
        let __temp_22115 = __temp_22114 & 0x1fu32;
        let __temp_22116 = if __temp_10184 { __temp_22115 } else { self.__reg_mem_read_addr_163 };
        self.__reg_mem_read_addr_163_next = __temp_22116;
        self.__reg_stage_16_a_276_next = self.__reg_stage_15_a_277;
        let __temp_22117 = self.__reg_bus_write_data_1 as u128;
        let __temp_22118 = __temp_22117 << 0x60u32;
        let __temp_22119 = __temp_22118 | 0x0u128;
        let __temp_22120 = 0x0u32 as u64;
        let __temp_22121 = self.__reg_bus_write_data_1 as u64;
        let __temp_22122 = __temp_22120 << 0x20u32;
        let __temp_22123 = __temp_22122 | __temp_22121;
        let __temp_22124 = __temp_22123 as u128;
        let __temp_22125 = 0x0u64 as u128;
        let __temp_22126 = __temp_22124 << 0x40u32;
        let __temp_22127 = __temp_22126 | __temp_22125;
        let __temp_22128 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22129 = __temp_22128 & 0x3fffffffu32;
        let __temp_22130 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22131 = __temp_22130 & 0x3fffffffu32;
        let __temp_22132 = self.__reg_state_7 == 0x3u32;
        let __temp_22133 = __temp_22132 & self.__reg_bus_enable_6;
        let __temp_22134 = if __temp_22133 { __temp_22131 } else { __temp_22129 };
        let __temp_22135 = __temp_22134 & 0x3u32;
        let __temp_22136 = __temp_22135 == 0x2u32;
        let __temp_22137 = if __temp_22136 { __temp_22127 } else { __temp_22119 };
        let __temp_22138 = 0x0u64 as u128;
        let __temp_22139 = self.__reg_bus_write_data_1 as u128;
        let __temp_22140 = __temp_22138 << 0x20u32;
        let __temp_22141 = __temp_22140 | __temp_22139;
        let __temp_22142 = 0x0u32 as u128;
        let __temp_22143 = __temp_22141 << 0x20u32;
        let __temp_22144 = __temp_22143 | __temp_22142;
        let __temp_22145 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22146 = __temp_22145 & 0x3fffffffu32;
        let __temp_22147 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22148 = __temp_22147 & 0x3fffffffu32;
        let __temp_22149 = self.__reg_state_7 == 0x3u32;
        let __temp_22150 = __temp_22149 & self.__reg_bus_enable_6;
        let __temp_22151 = if __temp_22150 { __temp_22148 } else { __temp_22146 };
        let __temp_22152 = __temp_22151 & 0x3u32;
        let __temp_22153 = __temp_22152 == 0x1u32;
        let __temp_22154 = if __temp_22153 { __temp_22144 } else { __temp_22137 };
        let __temp_22155 = self.__reg_bus_write_data_1 as u128;
        let __temp_22156 = 0x0u128 << 0x20u32;
        let __temp_22157 = __temp_22156 | __temp_22155;
        let __temp_22158 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22159 = __temp_22158 & 0x3fffffffu32;
        let __temp_22160 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22161 = __temp_22160 & 0x3fffffffu32;
        let __temp_22162 = self.__reg_state_7 == 0x3u32;
        let __temp_22163 = __temp_22162 & self.__reg_bus_enable_6;
        let __temp_22164 = if __temp_22163 { __temp_22161 } else { __temp_22159 };
        let __temp_22165 = __temp_22164 & 0x3u32;
        let __temp_22166 = __temp_22165 == 0x0u32;
        let __temp_22167 = if __temp_22166 { __temp_22157 } else { __temp_22154 };
        let __temp_22168 = __temp_22167 as u32;
        let __temp_22169 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22170 = __temp_22169 & 0x3fffffffu32;
        let __temp_22171 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22172 = __temp_22171 & 0x3fffffffu32;
        let __temp_22173 = self.__reg_state_7 == 0x3u32;
        let __temp_22174 = __temp_22173 & self.__reg_bus_enable_6;
        let __temp_22175 = if __temp_22174 { __temp_22172 } else { __temp_22170 };
        let __temp_22176 = __temp_22175 >> 0x2u32;
        let __temp_22177 = __temp_22176 & 0xfffffffu32;
        let __temp_22178 = __temp_22177 & 0xffffffu32;
        let __temp_22179 = __temp_22178 & 0xfffffu32;
        let __temp_22180 = __temp_22179 & 0x3fu32;
        let __temp_22181 = __temp_22180 == 0x4u32;
        let __temp_22182 = self.__reg_state_7 == 0x3u32;
        let __temp_22183 = __temp_22182 & self.__reg_bus_enable_6;
        let __temp_22184 = __temp_22183 & self.__reg_bus_write_5;
        let __temp_22185 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22186 = __temp_22185 & 0x3fffffffu32;
        let __temp_22187 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22188 = __temp_22187 & 0x3fffffffu32;
        let __temp_22189 = self.__reg_state_7 == 0x3u32;
        let __temp_22190 = __temp_22189 & self.__reg_bus_enable_6;
        let __temp_22191 = if __temp_22190 { __temp_22188 } else { __temp_22186 };
        let __temp_22192 = __temp_22191 >> 0x2u32;
        let __temp_22193 = __temp_22192 & 0xfffffffu32;
        let __temp_22194 = __temp_22193 & 0xffffffu32;
        let __temp_22195 = __temp_22194 >> 0x14u32;
        let __temp_22196 = __temp_22195 & 0xfu32;
        let __temp_22197 = __temp_22196 == 0x4u32;
        let __temp_22198 = self.__reg_count_12 >> 0x5u32;
        let __temp_22199 = __temp_22198 & 0x1u32;
        let __temp_22200 = __temp_22199 != 0x0u32;
        let __temp_22201 = !__temp_22200;
        let __temp_22202 = !false;
        let __temp_22203 = __temp_22202 & __temp_22201;
        let __temp_22204 = self.__reg_state_7 == 0x3u32;
        let __temp_22205 = __temp_22204 & self.__reg_bus_enable_6;
        let __temp_22206 = __temp_22205 & self.__reg_bus_write_5;
        let __temp_22207 = __temp_22206 | __temp_22203;
        let __temp_22208 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22209 = __temp_22208 & 0x3fffffffu32;
        let __temp_22210 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22211 = __temp_22210 & 0x3fffffffu32;
        let __temp_22212 = self.__reg_state_7 == 0x3u32;
        let __temp_22213 = __temp_22212 & self.__reg_bus_enable_6;
        let __temp_22214 = if __temp_22213 { __temp_22211 } else { __temp_22209 };
        let __temp_22215 = __temp_22214 >> 0x2u32;
        let __temp_22216 = __temp_22215 & 0xfffffffu32;
        let __temp_22217 = __temp_22216 >> 0x18u32;
        let __temp_22218 = __temp_22217 & 0xfu32;
        let __temp_22219 = __temp_22218 == 0x0u32;
        let __temp_22220 = self.__reg_count_15 >> 0x5u32;
        let __temp_22221 = __temp_22220 & 0x1u32;
        let __temp_22222 = __temp_22221 != 0x0u32;
        let __temp_22223 = !__temp_22222;
        let __temp_22224 = !false;
        let __temp_22225 = __temp_22224 & __temp_22223;
        let __temp_22226 = self.__reg_state_7 == 0x3u32;
        let __temp_22227 = __temp_22226 & self.__reg_bus_enable_6;
        let __temp_22228 = __temp_22227 & self.__reg_bus_write_5;
        let __temp_22229 = __temp_22228 | __temp_22225;
        let __temp_22230 = self.__reg_state_7 == 0x3u32;
        let __temp_22231 = __temp_22230 & self.__reg_bus_enable_6;
        let __temp_22232 = self.__reg_state_7 == 0x0u32;
        let __temp_22233 = __temp_22232 | __temp_22231;
        let __temp_22234 = __temp_22233 & __temp_22229;
        let __temp_22235 = __temp_22234 & __temp_22219;
        let __temp_22236 = __temp_22235 & __temp_22207;
        let __temp_22237 = __temp_22236 & __temp_22197;
        let __temp_22238 = __temp_22237 & __temp_22184;
        let __temp_22239 = __temp_22238 & __temp_22181;
        let __temp_22240 = if __temp_22239 { __temp_22168 } else { self.__reg_w0_min_139 };
        self.__reg_w0_min_139_next = __temp_22240;
        let __temp_22241 = self.__reg_tile_y_67 << 0x4u32;
        let __temp_22242 = __temp_22241 | self.__reg_tile_x_66;
        self.__reg_stage_1_tile_addr_65_next = __temp_22242;
        let __temp_22243 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22244 = __temp_22243 & 0x3fffffffu32;
        let __temp_22245 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22246 = __temp_22245 & 0x3fffffffu32;
        let __temp_22247 = self.__reg_state_7 == 0x3u32;
        let __temp_22248 = __temp_22247 & self.__reg_bus_enable_6;
        let __temp_22249 = if __temp_22248 { __temp_22246 } else { __temp_22244 };
        let __temp_22250 = __temp_22249 >> 0x2u32;
        let __temp_22251 = __temp_22250 & 0xfffffffu32;
        let __temp_22252 = __temp_22251 & 0xffffffu32;
        let __temp_22253 = __temp_22252 & 0xfffffu32;
        let __temp_22254 = __temp_22253 & 0x3fu32;
        let __temp_22255 = __temp_22254 == 0x0u32;
        let __temp_22256 = self.__reg_state_7 == 0x3u32;
        let __temp_22257 = __temp_22256 & self.__reg_bus_enable_6;
        let __temp_22258 = __temp_22257 & self.__reg_bus_write_5;
        let __temp_22259 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22260 = __temp_22259 & 0x3fffffffu32;
        let __temp_22261 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22262 = __temp_22261 & 0x3fffffffu32;
        let __temp_22263 = self.__reg_state_7 == 0x3u32;
        let __temp_22264 = __temp_22263 & self.__reg_bus_enable_6;
        let __temp_22265 = if __temp_22264 { __temp_22262 } else { __temp_22260 };
        let __temp_22266 = __temp_22265 >> 0x2u32;
        let __temp_22267 = __temp_22266 & 0xfffffffu32;
        let __temp_22268 = __temp_22267 & 0xffffffu32;
        let __temp_22269 = __temp_22268 >> 0x14u32;
        let __temp_22270 = __temp_22269 & 0xfu32;
        let __temp_22271 = __temp_22270 == 0x4u32;
        let __temp_22272 = self.__reg_count_12 >> 0x5u32;
        let __temp_22273 = __temp_22272 & 0x1u32;
        let __temp_22274 = __temp_22273 != 0x0u32;
        let __temp_22275 = !__temp_22274;
        let __temp_22276 = !false;
        let __temp_22277 = __temp_22276 & __temp_22275;
        let __temp_22278 = self.__reg_state_7 == 0x3u32;
        let __temp_22279 = __temp_22278 & self.__reg_bus_enable_6;
        let __temp_22280 = __temp_22279 & self.__reg_bus_write_5;
        let __temp_22281 = __temp_22280 | __temp_22277;
        let __temp_22282 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22283 = __temp_22282 & 0x3fffffffu32;
        let __temp_22284 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22285 = __temp_22284 & 0x3fffffffu32;
        let __temp_22286 = self.__reg_state_7 == 0x3u32;
        let __temp_22287 = __temp_22286 & self.__reg_bus_enable_6;
        let __temp_22288 = if __temp_22287 { __temp_22285 } else { __temp_22283 };
        let __temp_22289 = __temp_22288 >> 0x2u32;
        let __temp_22290 = __temp_22289 & 0xfffffffu32;
        let __temp_22291 = __temp_22290 >> 0x18u32;
        let __temp_22292 = __temp_22291 & 0xfu32;
        let __temp_22293 = __temp_22292 == 0x0u32;
        let __temp_22294 = self.__reg_count_15 >> 0x5u32;
        let __temp_22295 = __temp_22294 & 0x1u32;
        let __temp_22296 = __temp_22295 != 0x0u32;
        let __temp_22297 = !__temp_22296;
        let __temp_22298 = !false;
        let __temp_22299 = __temp_22298 & __temp_22297;
        let __temp_22300 = self.__reg_state_7 == 0x3u32;
        let __temp_22301 = __temp_22300 & self.__reg_bus_enable_6;
        let __temp_22302 = __temp_22301 & self.__reg_bus_write_5;
        let __temp_22303 = __temp_22302 | __temp_22299;
        let __temp_22304 = self.__reg_state_7 == 0x3u32;
        let __temp_22305 = __temp_22304 & self.__reg_bus_enable_6;
        let __temp_22306 = self.__reg_state_7 == 0x0u32;
        let __temp_22307 = __temp_22306 | __temp_22305;
        let __temp_22308 = __temp_22307 & __temp_22303;
        let __temp_22309 = __temp_22308 & __temp_22293;
        let __temp_22310 = __temp_22309 & __temp_22281;
        let __temp_22311 = __temp_22310 & __temp_22271;
        let __temp_22312 = __temp_22311 & __temp_22258;
        let __temp_22313 = __temp_22312 & __temp_22255;
        let __temp_22314 = if __temp_22313 { self.__reg_w0_dy_137 } else { self.__reg_w0_dy_mirror_136 };
        self.__reg_w0_dy_mirror_136_next = __temp_22314;
        self.__reg_refinement_stage_2_buffer_1_q_214_next = self.__reg_refinement_stage_2_buffer_0_q_215;
        self.__reg_refinement_stage_1_buffer_0_shr_181_next = self.__reg_refinement_stage_1_shr_182;
        self.__reg_stage_15_edge_test_104_next = self.__reg_stage_14_edge_test_105;
        self.__reg_stage_15_valid_146_next = self.__reg_stage_14_valid_147;
        let __temp_22315 = self.__reg_w2_row_124.wrapping_add(self.__reg_w2_dy_mirror_122);
        let __temp_22316 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_22317 = if __temp_22316 { __temp_22315 } else { self.__reg_w2_row_124 };
        let __temp_22318 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22319 = __temp_22318 & 0x3fffffffu32;
        let __temp_22320 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22321 = __temp_22320 & 0x3fffffffu32;
        let __temp_22322 = self.__reg_state_7 == 0x3u32;
        let __temp_22323 = __temp_22322 & self.__reg_bus_enable_6;
        let __temp_22324 = if __temp_22323 { __temp_22321 } else { __temp_22319 };
        let __temp_22325 = __temp_22324 >> 0x2u32;
        let __temp_22326 = __temp_22325 & 0xfffffffu32;
        let __temp_22327 = __temp_22326 & 0xffffffu32;
        let __temp_22328 = __temp_22327 & 0xfffffu32;
        let __temp_22329 = __temp_22328 & 0x3fu32;
        let __temp_22330 = __temp_22329 == 0x0u32;
        let __temp_22331 = self.__reg_state_7 == 0x3u32;
        let __temp_22332 = __temp_22331 & self.__reg_bus_enable_6;
        let __temp_22333 = __temp_22332 & self.__reg_bus_write_5;
        let __temp_22334 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22335 = __temp_22334 & 0x3fffffffu32;
        let __temp_22336 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22337 = __temp_22336 & 0x3fffffffu32;
        let __temp_22338 = self.__reg_state_7 == 0x3u32;
        let __temp_22339 = __temp_22338 & self.__reg_bus_enable_6;
        let __temp_22340 = if __temp_22339 { __temp_22337 } else { __temp_22335 };
        let __temp_22341 = __temp_22340 >> 0x2u32;
        let __temp_22342 = __temp_22341 & 0xfffffffu32;
        let __temp_22343 = __temp_22342 & 0xffffffu32;
        let __temp_22344 = __temp_22343 >> 0x14u32;
        let __temp_22345 = __temp_22344 & 0xfu32;
        let __temp_22346 = __temp_22345 == 0x4u32;
        let __temp_22347 = self.__reg_count_12 >> 0x5u32;
        let __temp_22348 = __temp_22347 & 0x1u32;
        let __temp_22349 = __temp_22348 != 0x0u32;
        let __temp_22350 = !__temp_22349;
        let __temp_22351 = !false;
        let __temp_22352 = __temp_22351 & __temp_22350;
        let __temp_22353 = self.__reg_state_7 == 0x3u32;
        let __temp_22354 = __temp_22353 & self.__reg_bus_enable_6;
        let __temp_22355 = __temp_22354 & self.__reg_bus_write_5;
        let __temp_22356 = __temp_22355 | __temp_22352;
        let __temp_22357 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22358 = __temp_22357 & 0x3fffffffu32;
        let __temp_22359 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22360 = __temp_22359 & 0x3fffffffu32;
        let __temp_22361 = self.__reg_state_7 == 0x3u32;
        let __temp_22362 = __temp_22361 & self.__reg_bus_enable_6;
        let __temp_22363 = if __temp_22362 { __temp_22360 } else { __temp_22358 };
        let __temp_22364 = __temp_22363 >> 0x2u32;
        let __temp_22365 = __temp_22364 & 0xfffffffu32;
        let __temp_22366 = __temp_22365 >> 0x18u32;
        let __temp_22367 = __temp_22366 & 0xfu32;
        let __temp_22368 = __temp_22367 == 0x0u32;
        let __temp_22369 = self.__reg_count_15 >> 0x5u32;
        let __temp_22370 = __temp_22369 & 0x1u32;
        let __temp_22371 = __temp_22370 != 0x0u32;
        let __temp_22372 = !__temp_22371;
        let __temp_22373 = !false;
        let __temp_22374 = __temp_22373 & __temp_22372;
        let __temp_22375 = self.__reg_state_7 == 0x3u32;
        let __temp_22376 = __temp_22375 & self.__reg_bus_enable_6;
        let __temp_22377 = __temp_22376 & self.__reg_bus_write_5;
        let __temp_22378 = __temp_22377 | __temp_22374;
        let __temp_22379 = self.__reg_state_7 == 0x3u32;
        let __temp_22380 = __temp_22379 & self.__reg_bus_enable_6;
        let __temp_22381 = self.__reg_state_7 == 0x0u32;
        let __temp_22382 = __temp_22381 | __temp_22380;
        let __temp_22383 = __temp_22382 & __temp_22378;
        let __temp_22384 = __temp_22383 & __temp_22368;
        let __temp_22385 = __temp_22384 & __temp_22356;
        let __temp_22386 = __temp_22385 & __temp_22346;
        let __temp_22387 = __temp_22386 & __temp_22333;
        let __temp_22388 = __temp_22387 & __temp_22330;
        let __temp_22389 = if __temp_22388 { self.__reg_w2_min_125 } else { __temp_22317 };
        self.__reg_w2_row_124_next = __temp_22389;
        self.__reg_refinement_stage_1_e_211_next = self.__reg_refinement_stage_0_buffer_1_e_212;
        self.__reg_stage_2_last_406_next = self.__reg_stage_1_last_407;
        self.__reg_stage_15_tile_addr_51_next = self.__reg_stage_14_tile_addr_52;
        self.__reg_stage_8_g_341_next = self.__reg_stage_7_g_342;
        self.__reg_stage_10_edge_test_109_next = self.__reg_stage_9_edge_test_110;
        self.__reg_stage_2_z_89_next = self.__reg_stage_1_z_90;
        self.__reg_stage_16_tile_addr_50_next = self.__reg_stage_15_tile_addr_51;
        self.__reg_stage_17_one_minus_t_fract_271_next = self.__reg_stage_16_one_minus_t_fract_272;
        let __temp_22390 = self.__reg_bus_write_data_1 as u128;
        let __temp_22391 = __temp_22390 << 0x60u32;
        let __temp_22392 = __temp_22391 | 0x0u128;
        let __temp_22393 = 0x0u32 as u64;
        let __temp_22394 = self.__reg_bus_write_data_1 as u64;
        let __temp_22395 = __temp_22393 << 0x20u32;
        let __temp_22396 = __temp_22395 | __temp_22394;
        let __temp_22397 = __temp_22396 as u128;
        let __temp_22398 = 0x0u64 as u128;
        let __temp_22399 = __temp_22397 << 0x40u32;
        let __temp_22400 = __temp_22399 | __temp_22398;
        let __temp_22401 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22402 = __temp_22401 & 0x3fffffffu32;
        let __temp_22403 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22404 = __temp_22403 & 0x3fffffffu32;
        let __temp_22405 = self.__reg_state_7 == 0x3u32;
        let __temp_22406 = __temp_22405 & self.__reg_bus_enable_6;
        let __temp_22407 = if __temp_22406 { __temp_22404 } else { __temp_22402 };
        let __temp_22408 = __temp_22407 & 0x3u32;
        let __temp_22409 = __temp_22408 == 0x2u32;
        let __temp_22410 = if __temp_22409 { __temp_22400 } else { __temp_22392 };
        let __temp_22411 = 0x0u64 as u128;
        let __temp_22412 = self.__reg_bus_write_data_1 as u128;
        let __temp_22413 = __temp_22411 << 0x20u32;
        let __temp_22414 = __temp_22413 | __temp_22412;
        let __temp_22415 = 0x0u32 as u128;
        let __temp_22416 = __temp_22414 << 0x20u32;
        let __temp_22417 = __temp_22416 | __temp_22415;
        let __temp_22418 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22419 = __temp_22418 & 0x3fffffffu32;
        let __temp_22420 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22421 = __temp_22420 & 0x3fffffffu32;
        let __temp_22422 = self.__reg_state_7 == 0x3u32;
        let __temp_22423 = __temp_22422 & self.__reg_bus_enable_6;
        let __temp_22424 = if __temp_22423 { __temp_22421 } else { __temp_22419 };
        let __temp_22425 = __temp_22424 & 0x3u32;
        let __temp_22426 = __temp_22425 == 0x1u32;
        let __temp_22427 = if __temp_22426 { __temp_22417 } else { __temp_22410 };
        let __temp_22428 = self.__reg_bus_write_data_1 as u128;
        let __temp_22429 = 0x0u128 << 0x20u32;
        let __temp_22430 = __temp_22429 | __temp_22428;
        let __temp_22431 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22432 = __temp_22431 & 0x3fffffffu32;
        let __temp_22433 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22434 = __temp_22433 & 0x3fffffffu32;
        let __temp_22435 = self.__reg_state_7 == 0x3u32;
        let __temp_22436 = __temp_22435 & self.__reg_bus_enable_6;
        let __temp_22437 = if __temp_22436 { __temp_22434 } else { __temp_22432 };
        let __temp_22438 = __temp_22437 & 0x3u32;
        let __temp_22439 = __temp_22438 == 0x0u32;
        let __temp_22440 = if __temp_22439 { __temp_22430 } else { __temp_22427 };
        let __temp_22441 = __temp_22440 as u32;
        let __temp_22442 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22443 = __temp_22442 & 0x3fffffffu32;
        let __temp_22444 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22445 = __temp_22444 & 0x3fffffffu32;
        let __temp_22446 = self.__reg_state_7 == 0x3u32;
        let __temp_22447 = __temp_22446 & self.__reg_bus_enable_6;
        let __temp_22448 = if __temp_22447 { __temp_22445 } else { __temp_22443 };
        let __temp_22449 = __temp_22448 >> 0x2u32;
        let __temp_22450 = __temp_22449 & 0xfffffffu32;
        let __temp_22451 = __temp_22450 & 0xffffffu32;
        let __temp_22452 = __temp_22451 & 0xfffffu32;
        let __temp_22453 = __temp_22452 & 0x3fu32;
        let __temp_22454 = __temp_22453 == 0x23u32;
        let __temp_22455 = self.__reg_state_7 == 0x3u32;
        let __temp_22456 = __temp_22455 & self.__reg_bus_enable_6;
        let __temp_22457 = __temp_22456 & self.__reg_bus_write_5;
        let __temp_22458 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22459 = __temp_22458 & 0x3fffffffu32;
        let __temp_22460 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22461 = __temp_22460 & 0x3fffffffu32;
        let __temp_22462 = self.__reg_state_7 == 0x3u32;
        let __temp_22463 = __temp_22462 & self.__reg_bus_enable_6;
        let __temp_22464 = if __temp_22463 { __temp_22461 } else { __temp_22459 };
        let __temp_22465 = __temp_22464 >> 0x2u32;
        let __temp_22466 = __temp_22465 & 0xfffffffu32;
        let __temp_22467 = __temp_22466 & 0xffffffu32;
        let __temp_22468 = __temp_22467 >> 0x14u32;
        let __temp_22469 = __temp_22468 & 0xfu32;
        let __temp_22470 = __temp_22469 == 0x4u32;
        let __temp_22471 = self.__reg_count_12 >> 0x5u32;
        let __temp_22472 = __temp_22471 & 0x1u32;
        let __temp_22473 = __temp_22472 != 0x0u32;
        let __temp_22474 = !__temp_22473;
        let __temp_22475 = !false;
        let __temp_22476 = __temp_22475 & __temp_22474;
        let __temp_22477 = self.__reg_state_7 == 0x3u32;
        let __temp_22478 = __temp_22477 & self.__reg_bus_enable_6;
        let __temp_22479 = __temp_22478 & self.__reg_bus_write_5;
        let __temp_22480 = __temp_22479 | __temp_22476;
        let __temp_22481 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22482 = __temp_22481 & 0x3fffffffu32;
        let __temp_22483 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22484 = __temp_22483 & 0x3fffffffu32;
        let __temp_22485 = self.__reg_state_7 == 0x3u32;
        let __temp_22486 = __temp_22485 & self.__reg_bus_enable_6;
        let __temp_22487 = if __temp_22486 { __temp_22484 } else { __temp_22482 };
        let __temp_22488 = __temp_22487 >> 0x2u32;
        let __temp_22489 = __temp_22488 & 0xfffffffu32;
        let __temp_22490 = __temp_22489 >> 0x18u32;
        let __temp_22491 = __temp_22490 & 0xfu32;
        let __temp_22492 = __temp_22491 == 0x0u32;
        let __temp_22493 = self.__reg_count_15 >> 0x5u32;
        let __temp_22494 = __temp_22493 & 0x1u32;
        let __temp_22495 = __temp_22494 != 0x0u32;
        let __temp_22496 = !__temp_22495;
        let __temp_22497 = !false;
        let __temp_22498 = __temp_22497 & __temp_22496;
        let __temp_22499 = self.__reg_state_7 == 0x3u32;
        let __temp_22500 = __temp_22499 & self.__reg_bus_enable_6;
        let __temp_22501 = __temp_22500 & self.__reg_bus_write_5;
        let __temp_22502 = __temp_22501 | __temp_22498;
        let __temp_22503 = self.__reg_state_7 == 0x3u32;
        let __temp_22504 = __temp_22503 & self.__reg_bus_enable_6;
        let __temp_22505 = self.__reg_state_7 == 0x0u32;
        let __temp_22506 = __temp_22505 | __temp_22504;
        let __temp_22507 = __temp_22506 & __temp_22502;
        let __temp_22508 = __temp_22507 & __temp_22492;
        let __temp_22509 = __temp_22508 & __temp_22480;
        let __temp_22510 = __temp_22509 & __temp_22470;
        let __temp_22511 = __temp_22510 & __temp_22457;
        let __temp_22512 = __temp_22511 & __temp_22454;
        let __temp_22513 = if __temp_22512 { __temp_22441 } else { self.__reg_t_dx_240 };
        self.__reg_t_dx_240_next = __temp_22513;
        self.__reg_stage_1_valid_160_next = self.__reg_input_generator_active_161;
        let __temp_22514 = self.__reg_bus_write_data_1 as u128;
        let __temp_22515 = __temp_22514 << 0x60u32;
        let __temp_22516 = __temp_22515 | 0x0u128;
        let __temp_22517 = 0x0u32 as u64;
        let __temp_22518 = self.__reg_bus_write_data_1 as u64;
        let __temp_22519 = __temp_22517 << 0x20u32;
        let __temp_22520 = __temp_22519 | __temp_22518;
        let __temp_22521 = __temp_22520 as u128;
        let __temp_22522 = 0x0u64 as u128;
        let __temp_22523 = __temp_22521 << 0x40u32;
        let __temp_22524 = __temp_22523 | __temp_22522;
        let __temp_22525 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22526 = __temp_22525 & 0x3fffffffu32;
        let __temp_22527 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22528 = __temp_22527 & 0x3fffffffu32;
        let __temp_22529 = self.__reg_state_7 == 0x3u32;
        let __temp_22530 = __temp_22529 & self.__reg_bus_enable_6;
        let __temp_22531 = if __temp_22530 { __temp_22528 } else { __temp_22526 };
        let __temp_22532 = __temp_22531 & 0x3u32;
        let __temp_22533 = __temp_22532 == 0x2u32;
        let __temp_22534 = if __temp_22533 { __temp_22524 } else { __temp_22516 };
        let __temp_22535 = 0x0u64 as u128;
        let __temp_22536 = self.__reg_bus_write_data_1 as u128;
        let __temp_22537 = __temp_22535 << 0x20u32;
        let __temp_22538 = __temp_22537 | __temp_22536;
        let __temp_22539 = 0x0u32 as u128;
        let __temp_22540 = __temp_22538 << 0x20u32;
        let __temp_22541 = __temp_22540 | __temp_22539;
        let __temp_22542 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22543 = __temp_22542 & 0x3fffffffu32;
        let __temp_22544 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22545 = __temp_22544 & 0x3fffffffu32;
        let __temp_22546 = self.__reg_state_7 == 0x3u32;
        let __temp_22547 = __temp_22546 & self.__reg_bus_enable_6;
        let __temp_22548 = if __temp_22547 { __temp_22545 } else { __temp_22543 };
        let __temp_22549 = __temp_22548 & 0x3u32;
        let __temp_22550 = __temp_22549 == 0x1u32;
        let __temp_22551 = if __temp_22550 { __temp_22541 } else { __temp_22534 };
        let __temp_22552 = self.__reg_bus_write_data_1 as u128;
        let __temp_22553 = 0x0u128 << 0x20u32;
        let __temp_22554 = __temp_22553 | __temp_22552;
        let __temp_22555 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22556 = __temp_22555 & 0x3fffffffu32;
        let __temp_22557 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22558 = __temp_22557 & 0x3fffffffu32;
        let __temp_22559 = self.__reg_state_7 == 0x3u32;
        let __temp_22560 = __temp_22559 & self.__reg_bus_enable_6;
        let __temp_22561 = if __temp_22560 { __temp_22558 } else { __temp_22556 };
        let __temp_22562 = __temp_22561 & 0x3u32;
        let __temp_22563 = __temp_22562 == 0x0u32;
        let __temp_22564 = if __temp_22563 { __temp_22554 } else { __temp_22551 };
        let __temp_22565 = __temp_22564 as u32;
        let __temp_22566 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22567 = __temp_22566 & 0x3fffffffu32;
        let __temp_22568 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22569 = __temp_22568 & 0x3fffffffu32;
        let __temp_22570 = self.__reg_state_7 == 0x3u32;
        let __temp_22571 = __temp_22570 & self.__reg_bus_enable_6;
        let __temp_22572 = if __temp_22571 { __temp_22569 } else { __temp_22567 };
        let __temp_22573 = __temp_22572 >> 0x2u32;
        let __temp_22574 = __temp_22573 & 0xfffffffu32;
        let __temp_22575 = __temp_22574 & 0xffffffu32;
        let __temp_22576 = __temp_22575 & 0xfffffu32;
        let __temp_22577 = __temp_22576 & 0x3fu32;
        let __temp_22578 = __temp_22577 == 0x22u32;
        let __temp_22579 = self.__reg_state_7 == 0x3u32;
        let __temp_22580 = __temp_22579 & self.__reg_bus_enable_6;
        let __temp_22581 = __temp_22580 & self.__reg_bus_write_5;
        let __temp_22582 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22583 = __temp_22582 & 0x3fffffffu32;
        let __temp_22584 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22585 = __temp_22584 & 0x3fffffffu32;
        let __temp_22586 = self.__reg_state_7 == 0x3u32;
        let __temp_22587 = __temp_22586 & self.__reg_bus_enable_6;
        let __temp_22588 = if __temp_22587 { __temp_22585 } else { __temp_22583 };
        let __temp_22589 = __temp_22588 >> 0x2u32;
        let __temp_22590 = __temp_22589 & 0xfffffffu32;
        let __temp_22591 = __temp_22590 & 0xffffffu32;
        let __temp_22592 = __temp_22591 >> 0x14u32;
        let __temp_22593 = __temp_22592 & 0xfu32;
        let __temp_22594 = __temp_22593 == 0x4u32;
        let __temp_22595 = self.__reg_count_12 >> 0x5u32;
        let __temp_22596 = __temp_22595 & 0x1u32;
        let __temp_22597 = __temp_22596 != 0x0u32;
        let __temp_22598 = !__temp_22597;
        let __temp_22599 = !false;
        let __temp_22600 = __temp_22599 & __temp_22598;
        let __temp_22601 = self.__reg_state_7 == 0x3u32;
        let __temp_22602 = __temp_22601 & self.__reg_bus_enable_6;
        let __temp_22603 = __temp_22602 & self.__reg_bus_write_5;
        let __temp_22604 = __temp_22603 | __temp_22600;
        let __temp_22605 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22606 = __temp_22605 & 0x3fffffffu32;
        let __temp_22607 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22608 = __temp_22607 & 0x3fffffffu32;
        let __temp_22609 = self.__reg_state_7 == 0x3u32;
        let __temp_22610 = __temp_22609 & self.__reg_bus_enable_6;
        let __temp_22611 = if __temp_22610 { __temp_22608 } else { __temp_22606 };
        let __temp_22612 = __temp_22611 >> 0x2u32;
        let __temp_22613 = __temp_22612 & 0xfffffffu32;
        let __temp_22614 = __temp_22613 >> 0x18u32;
        let __temp_22615 = __temp_22614 & 0xfu32;
        let __temp_22616 = __temp_22615 == 0x0u32;
        let __temp_22617 = self.__reg_count_15 >> 0x5u32;
        let __temp_22618 = __temp_22617 & 0x1u32;
        let __temp_22619 = __temp_22618 != 0x0u32;
        let __temp_22620 = !__temp_22619;
        let __temp_22621 = !false;
        let __temp_22622 = __temp_22621 & __temp_22620;
        let __temp_22623 = self.__reg_state_7 == 0x3u32;
        let __temp_22624 = __temp_22623 & self.__reg_bus_enable_6;
        let __temp_22625 = __temp_22624 & self.__reg_bus_write_5;
        let __temp_22626 = __temp_22625 | __temp_22622;
        let __temp_22627 = self.__reg_state_7 == 0x3u32;
        let __temp_22628 = __temp_22627 & self.__reg_bus_enable_6;
        let __temp_22629 = self.__reg_state_7 == 0x0u32;
        let __temp_22630 = __temp_22629 | __temp_22628;
        let __temp_22631 = __temp_22630 & __temp_22626;
        let __temp_22632 = __temp_22631 & __temp_22616;
        let __temp_22633 = __temp_22632 & __temp_22604;
        let __temp_22634 = __temp_22633 & __temp_22594;
        let __temp_22635 = __temp_22634 & __temp_22581;
        let __temp_22636 = __temp_22635 & __temp_22578;
        let __temp_22637 = if __temp_22636 { __temp_22565 } else { self.__reg_t_min_244 };
        self.__reg_t_min_244_next = __temp_22637;
        let __temp_22638 = self.__reg_w1_row_131.wrapping_add(self.__reg_w1_dy_mirror_129);
        let __temp_22639 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_22640 = if __temp_22639 { __temp_22638 } else { self.__reg_w1_row_131 };
        let __temp_22641 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22642 = __temp_22641 & 0x3fffffffu32;
        let __temp_22643 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22644 = __temp_22643 & 0x3fffffffu32;
        let __temp_22645 = self.__reg_state_7 == 0x3u32;
        let __temp_22646 = __temp_22645 & self.__reg_bus_enable_6;
        let __temp_22647 = if __temp_22646 { __temp_22644 } else { __temp_22642 };
        let __temp_22648 = __temp_22647 >> 0x2u32;
        let __temp_22649 = __temp_22648 & 0xfffffffu32;
        let __temp_22650 = __temp_22649 & 0xffffffu32;
        let __temp_22651 = __temp_22650 & 0xfffffu32;
        let __temp_22652 = __temp_22651 & 0x3fu32;
        let __temp_22653 = __temp_22652 == 0x0u32;
        let __temp_22654 = self.__reg_state_7 == 0x3u32;
        let __temp_22655 = __temp_22654 & self.__reg_bus_enable_6;
        let __temp_22656 = __temp_22655 & self.__reg_bus_write_5;
        let __temp_22657 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22658 = __temp_22657 & 0x3fffffffu32;
        let __temp_22659 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22660 = __temp_22659 & 0x3fffffffu32;
        let __temp_22661 = self.__reg_state_7 == 0x3u32;
        let __temp_22662 = __temp_22661 & self.__reg_bus_enable_6;
        let __temp_22663 = if __temp_22662 { __temp_22660 } else { __temp_22658 };
        let __temp_22664 = __temp_22663 >> 0x2u32;
        let __temp_22665 = __temp_22664 & 0xfffffffu32;
        let __temp_22666 = __temp_22665 & 0xffffffu32;
        let __temp_22667 = __temp_22666 >> 0x14u32;
        let __temp_22668 = __temp_22667 & 0xfu32;
        let __temp_22669 = __temp_22668 == 0x4u32;
        let __temp_22670 = self.__reg_count_12 >> 0x5u32;
        let __temp_22671 = __temp_22670 & 0x1u32;
        let __temp_22672 = __temp_22671 != 0x0u32;
        let __temp_22673 = !__temp_22672;
        let __temp_22674 = !false;
        let __temp_22675 = __temp_22674 & __temp_22673;
        let __temp_22676 = self.__reg_state_7 == 0x3u32;
        let __temp_22677 = __temp_22676 & self.__reg_bus_enable_6;
        let __temp_22678 = __temp_22677 & self.__reg_bus_write_5;
        let __temp_22679 = __temp_22678 | __temp_22675;
        let __temp_22680 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22681 = __temp_22680 & 0x3fffffffu32;
        let __temp_22682 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22683 = __temp_22682 & 0x3fffffffu32;
        let __temp_22684 = self.__reg_state_7 == 0x3u32;
        let __temp_22685 = __temp_22684 & self.__reg_bus_enable_6;
        let __temp_22686 = if __temp_22685 { __temp_22683 } else { __temp_22681 };
        let __temp_22687 = __temp_22686 >> 0x2u32;
        let __temp_22688 = __temp_22687 & 0xfffffffu32;
        let __temp_22689 = __temp_22688 >> 0x18u32;
        let __temp_22690 = __temp_22689 & 0xfu32;
        let __temp_22691 = __temp_22690 == 0x0u32;
        let __temp_22692 = self.__reg_count_15 >> 0x5u32;
        let __temp_22693 = __temp_22692 & 0x1u32;
        let __temp_22694 = __temp_22693 != 0x0u32;
        let __temp_22695 = !__temp_22694;
        let __temp_22696 = !false;
        let __temp_22697 = __temp_22696 & __temp_22695;
        let __temp_22698 = self.__reg_state_7 == 0x3u32;
        let __temp_22699 = __temp_22698 & self.__reg_bus_enable_6;
        let __temp_22700 = __temp_22699 & self.__reg_bus_write_5;
        let __temp_22701 = __temp_22700 | __temp_22697;
        let __temp_22702 = self.__reg_state_7 == 0x3u32;
        let __temp_22703 = __temp_22702 & self.__reg_bus_enable_6;
        let __temp_22704 = self.__reg_state_7 == 0x0u32;
        let __temp_22705 = __temp_22704 | __temp_22703;
        let __temp_22706 = __temp_22705 & __temp_22701;
        let __temp_22707 = __temp_22706 & __temp_22691;
        let __temp_22708 = __temp_22707 & __temp_22679;
        let __temp_22709 = __temp_22708 & __temp_22669;
        let __temp_22710 = __temp_22709 & __temp_22656;
        let __temp_22711 = __temp_22710 & __temp_22653;
        let __temp_22712 = if __temp_22711 { self.__reg_w1_min_132 } else { __temp_22640 };
        self.__reg_w1_row_131_next = __temp_22712;
        let __temp_22713 = self.__reg_b_322 >> 0xcu32;
        let __temp_22714 = __temp_22713 & 0x1ffu32;
        self.__reg_stage_1_b_321_next = __temp_22714;
        self.__reg_stage_9_last_399_next = self.__reg_stage_8_last_400;
        self.__reg_stage_9_g_340_next = self.__reg_stage_8_g_341;
        self.__reg_stage_8_b_314_next = self.__reg_stage_7_b_315;
        let __temp_22715 = self.__reg_count_3 == 0x0u32;
        let __temp_22716 = !__temp_22715;
        let __temp_22717 = self.__reg_count_9 == 0x0u32;
        let __temp_22718 = !__temp_22717;
        let __temp_22719 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_22720 = __temp_22719 == 0x0u32;
        let __temp_22721 = if __temp_22720 { __temp_22718 } else { __temp_22716 };
        let __temp_22722 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_22723 = !false;
        let __temp_22724 = __temp_22723 & __temp_22722;
        let __temp_22725 = __temp_22724 & __temp_22721;
        let __temp_22726 = !__temp_22725;
        let __temp_22727 = self.__reg_replica_fifo_read_data_valid_16 & __temp_22726;
        let __temp_22728 = if __temp_22727 { self.mem_3_read_port_0_value } else { self.__reg_data_buf_19 };
        self.__reg_data_buf_19_next = __temp_22728;
        self.__reg_stage_20_tile_addr_46_next = self.__reg_stage_19_tile_addr_47;
        self.__reg_stage_21_edge_test_98_next = self.__reg_stage_20_edge_test_99;
        let __temp_22729 = self.__reg_refinement_stage_1_buffer_1_q_209.wrapping_add(self.__reg_refinement_stage_1_buffer_1_prev_q_200);
        self.__reg_refinement_stage_2_q_199_next = __temp_22729;
        self.__reg_stage_20_z_71_next = self.__reg_stage_19_z_72;
        self.__reg_stage_5_last_403_next = self.__reg_stage_4_last_404;
        let __temp_22730 = self.__reg_stage_18_texel_168 & 0xffu32;
        let __temp_22731 = self.__reg_stage_18_b_304 * __temp_22730;
        let __temp_22732 = __temp_22731 >> 0x8u32;
        let __temp_22733 = __temp_22732 & 0x1ffu32;
        self.__reg_stage_19_b_303_next = __temp_22733;
        self.__reg_stage_14_b_308_next = self.__reg_stage_13_b_309;
        self.__reg_stage_5_a_287_next = self.__reg_stage_4_a_288;
        self.__reg_stage_3_s_260_next = self.__reg_stage_2_s_261;
        self.__reg_stage_12_a_280_next = self.__reg_stage_11_a_281;
        let __temp_22734 = self.__reg_bus_write_data_1 as u128;
        let __temp_22735 = __temp_22734 << 0x60u32;
        let __temp_22736 = __temp_22735 | 0x0u128;
        let __temp_22737 = 0x0u32 as u64;
        let __temp_22738 = self.__reg_bus_write_data_1 as u64;
        let __temp_22739 = __temp_22737 << 0x20u32;
        let __temp_22740 = __temp_22739 | __temp_22738;
        let __temp_22741 = __temp_22740 as u128;
        let __temp_22742 = 0x0u64 as u128;
        let __temp_22743 = __temp_22741 << 0x40u32;
        let __temp_22744 = __temp_22743 | __temp_22742;
        let __temp_22745 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22746 = __temp_22745 & 0x3fffffffu32;
        let __temp_22747 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22748 = __temp_22747 & 0x3fffffffu32;
        let __temp_22749 = self.__reg_state_7 == 0x3u32;
        let __temp_22750 = __temp_22749 & self.__reg_bus_enable_6;
        let __temp_22751 = if __temp_22750 { __temp_22748 } else { __temp_22746 };
        let __temp_22752 = __temp_22751 & 0x3u32;
        let __temp_22753 = __temp_22752 == 0x2u32;
        let __temp_22754 = if __temp_22753 { __temp_22744 } else { __temp_22736 };
        let __temp_22755 = 0x0u64 as u128;
        let __temp_22756 = self.__reg_bus_write_data_1 as u128;
        let __temp_22757 = __temp_22755 << 0x20u32;
        let __temp_22758 = __temp_22757 | __temp_22756;
        let __temp_22759 = 0x0u32 as u128;
        let __temp_22760 = __temp_22758 << 0x20u32;
        let __temp_22761 = __temp_22760 | __temp_22759;
        let __temp_22762 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22763 = __temp_22762 & 0x3fffffffu32;
        let __temp_22764 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22765 = __temp_22764 & 0x3fffffffu32;
        let __temp_22766 = self.__reg_state_7 == 0x3u32;
        let __temp_22767 = __temp_22766 & self.__reg_bus_enable_6;
        let __temp_22768 = if __temp_22767 { __temp_22765 } else { __temp_22763 };
        let __temp_22769 = __temp_22768 & 0x3u32;
        let __temp_22770 = __temp_22769 == 0x1u32;
        let __temp_22771 = if __temp_22770 { __temp_22761 } else { __temp_22754 };
        let __temp_22772 = self.__reg_bus_write_data_1 as u128;
        let __temp_22773 = 0x0u128 << 0x20u32;
        let __temp_22774 = __temp_22773 | __temp_22772;
        let __temp_22775 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22776 = __temp_22775 & 0x3fffffffu32;
        let __temp_22777 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22778 = __temp_22777 & 0x3fffffffu32;
        let __temp_22779 = self.__reg_state_7 == 0x3u32;
        let __temp_22780 = __temp_22779 & self.__reg_bus_enable_6;
        let __temp_22781 = if __temp_22780 { __temp_22778 } else { __temp_22776 };
        let __temp_22782 = __temp_22781 & 0x3u32;
        let __temp_22783 = __temp_22782 == 0x0u32;
        let __temp_22784 = if __temp_22783 { __temp_22774 } else { __temp_22771 };
        let __temp_22785 = __temp_22784 as u32;
        let __temp_22786 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22787 = __temp_22786 & 0x3fffffffu32;
        let __temp_22788 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22789 = __temp_22788 & 0x3fffffffu32;
        let __temp_22790 = self.__reg_state_7 == 0x3u32;
        let __temp_22791 = __temp_22790 & self.__reg_bus_enable_6;
        let __temp_22792 = if __temp_22791 { __temp_22789 } else { __temp_22787 };
        let __temp_22793 = __temp_22792 >> 0x2u32;
        let __temp_22794 = __temp_22793 & 0xfffffffu32;
        let __temp_22795 = __temp_22794 & 0xffffffu32;
        let __temp_22796 = __temp_22795 & 0xfffffu32;
        let __temp_22797 = __temp_22796 & 0x3fu32;
        let __temp_22798 = __temp_22797 == 0x1eu32;
        let __temp_22799 = self.__reg_state_7 == 0x3u32;
        let __temp_22800 = __temp_22799 & self.__reg_bus_enable_6;
        let __temp_22801 = __temp_22800 & self.__reg_bus_write_5;
        let __temp_22802 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22803 = __temp_22802 & 0x3fffffffu32;
        let __temp_22804 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22805 = __temp_22804 & 0x3fffffffu32;
        let __temp_22806 = self.__reg_state_7 == 0x3u32;
        let __temp_22807 = __temp_22806 & self.__reg_bus_enable_6;
        let __temp_22808 = if __temp_22807 { __temp_22805 } else { __temp_22803 };
        let __temp_22809 = __temp_22808 >> 0x2u32;
        let __temp_22810 = __temp_22809 & 0xfffffffu32;
        let __temp_22811 = __temp_22810 & 0xffffffu32;
        let __temp_22812 = __temp_22811 >> 0x14u32;
        let __temp_22813 = __temp_22812 & 0xfu32;
        let __temp_22814 = __temp_22813 == 0x4u32;
        let __temp_22815 = self.__reg_count_12 >> 0x5u32;
        let __temp_22816 = __temp_22815 & 0x1u32;
        let __temp_22817 = __temp_22816 != 0x0u32;
        let __temp_22818 = !__temp_22817;
        let __temp_22819 = !false;
        let __temp_22820 = __temp_22819 & __temp_22818;
        let __temp_22821 = self.__reg_state_7 == 0x3u32;
        let __temp_22822 = __temp_22821 & self.__reg_bus_enable_6;
        let __temp_22823 = __temp_22822 & self.__reg_bus_write_5;
        let __temp_22824 = __temp_22823 | __temp_22820;
        let __temp_22825 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22826 = __temp_22825 & 0x3fffffffu32;
        let __temp_22827 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22828 = __temp_22827 & 0x3fffffffu32;
        let __temp_22829 = self.__reg_state_7 == 0x3u32;
        let __temp_22830 = __temp_22829 & self.__reg_bus_enable_6;
        let __temp_22831 = if __temp_22830 { __temp_22828 } else { __temp_22826 };
        let __temp_22832 = __temp_22831 >> 0x2u32;
        let __temp_22833 = __temp_22832 & 0xfffffffu32;
        let __temp_22834 = __temp_22833 >> 0x18u32;
        let __temp_22835 = __temp_22834 & 0xfu32;
        let __temp_22836 = __temp_22835 == 0x0u32;
        let __temp_22837 = self.__reg_count_15 >> 0x5u32;
        let __temp_22838 = __temp_22837 & 0x1u32;
        let __temp_22839 = __temp_22838 != 0x0u32;
        let __temp_22840 = !__temp_22839;
        let __temp_22841 = !false;
        let __temp_22842 = __temp_22841 & __temp_22840;
        let __temp_22843 = self.__reg_state_7 == 0x3u32;
        let __temp_22844 = __temp_22843 & self.__reg_bus_enable_6;
        let __temp_22845 = __temp_22844 & self.__reg_bus_write_5;
        let __temp_22846 = __temp_22845 | __temp_22842;
        let __temp_22847 = self.__reg_state_7 == 0x3u32;
        let __temp_22848 = __temp_22847 & self.__reg_bus_enable_6;
        let __temp_22849 = self.__reg_state_7 == 0x0u32;
        let __temp_22850 = __temp_22849 | __temp_22848;
        let __temp_22851 = __temp_22850 & __temp_22846;
        let __temp_22852 = __temp_22851 & __temp_22836;
        let __temp_22853 = __temp_22852 & __temp_22824;
        let __temp_22854 = __temp_22853 & __temp_22814;
        let __temp_22855 = __temp_22854 & __temp_22801;
        let __temp_22856 = __temp_22855 & __temp_22798;
        let __temp_22857 = if __temp_22856 { __temp_22785 } else { self.__reg_z_dy_95 };
        self.__reg_z_dy_95_next = __temp_22857;
        let __temp_22858 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22859 = __temp_22858 & 0x3fffffffu32;
        let __temp_22860 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22861 = __temp_22860 & 0x3fffffffu32;
        let __temp_22862 = self.__reg_state_7 == 0x3u32;
        let __temp_22863 = __temp_22862 & self.__reg_bus_enable_6;
        let __temp_22864 = if __temp_22863 { __temp_22861 } else { __temp_22859 };
        let __temp_22865 = __temp_22864 >> 0x2u32;
        let __temp_22866 = __temp_22865 & 0xfffffffu32;
        let __temp_22867 = __temp_22866 & 0xffffffu32;
        let __temp_22868 = __temp_22867 & 0xfffffu32;
        let __temp_22869 = __temp_22868 & 0x3fu32;
        let __temp_22870 = __temp_22869 == 0x0u32;
        let __temp_22871 = self.__reg_state_7 == 0x3u32;
        let __temp_22872 = __temp_22871 & self.__reg_bus_enable_6;
        let __temp_22873 = __temp_22872 & self.__reg_bus_write_5;
        let __temp_22874 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22875 = __temp_22874 & 0x3fffffffu32;
        let __temp_22876 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22877 = __temp_22876 & 0x3fffffffu32;
        let __temp_22878 = self.__reg_state_7 == 0x3u32;
        let __temp_22879 = __temp_22878 & self.__reg_bus_enable_6;
        let __temp_22880 = if __temp_22879 { __temp_22877 } else { __temp_22875 };
        let __temp_22881 = __temp_22880 >> 0x2u32;
        let __temp_22882 = __temp_22881 & 0xfffffffu32;
        let __temp_22883 = __temp_22882 & 0xffffffu32;
        let __temp_22884 = __temp_22883 >> 0x14u32;
        let __temp_22885 = __temp_22884 & 0xfu32;
        let __temp_22886 = __temp_22885 == 0x4u32;
        let __temp_22887 = self.__reg_count_12 >> 0x5u32;
        let __temp_22888 = __temp_22887 & 0x1u32;
        let __temp_22889 = __temp_22888 != 0x0u32;
        let __temp_22890 = !__temp_22889;
        let __temp_22891 = !false;
        let __temp_22892 = __temp_22891 & __temp_22890;
        let __temp_22893 = self.__reg_state_7 == 0x3u32;
        let __temp_22894 = __temp_22893 & self.__reg_bus_enable_6;
        let __temp_22895 = __temp_22894 & self.__reg_bus_write_5;
        let __temp_22896 = __temp_22895 | __temp_22892;
        let __temp_22897 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22898 = __temp_22897 & 0x3fffffffu32;
        let __temp_22899 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22900 = __temp_22899 & 0x3fffffffu32;
        let __temp_22901 = self.__reg_state_7 == 0x3u32;
        let __temp_22902 = __temp_22901 & self.__reg_bus_enable_6;
        let __temp_22903 = if __temp_22902 { __temp_22900 } else { __temp_22898 };
        let __temp_22904 = __temp_22903 >> 0x2u32;
        let __temp_22905 = __temp_22904 & 0xfffffffu32;
        let __temp_22906 = __temp_22905 >> 0x18u32;
        let __temp_22907 = __temp_22906 & 0xfu32;
        let __temp_22908 = __temp_22907 == 0x0u32;
        let __temp_22909 = self.__reg_count_15 >> 0x5u32;
        let __temp_22910 = __temp_22909 & 0x1u32;
        let __temp_22911 = __temp_22910 != 0x0u32;
        let __temp_22912 = !__temp_22911;
        let __temp_22913 = !false;
        let __temp_22914 = __temp_22913 & __temp_22912;
        let __temp_22915 = self.__reg_state_7 == 0x3u32;
        let __temp_22916 = __temp_22915 & self.__reg_bus_enable_6;
        let __temp_22917 = __temp_22916 & self.__reg_bus_write_5;
        let __temp_22918 = __temp_22917 | __temp_22914;
        let __temp_22919 = self.__reg_state_7 == 0x3u32;
        let __temp_22920 = __temp_22919 & self.__reg_bus_enable_6;
        let __temp_22921 = self.__reg_state_7 == 0x0u32;
        let __temp_22922 = __temp_22921 | __temp_22920;
        let __temp_22923 = __temp_22922 & __temp_22918;
        let __temp_22924 = __temp_22923 & __temp_22908;
        let __temp_22925 = __temp_22924 & __temp_22896;
        let __temp_22926 = __temp_22925 & __temp_22886;
        let __temp_22927 = __temp_22926 & __temp_22873;
        let __temp_22928 = __temp_22927 & __temp_22870;
        let __temp_22929 = if __temp_22928 { self.__reg_z_dy_95 } else { self.__reg_z_dy_mirror_94 };
        self.__reg_z_dy_mirror_94_next = __temp_22929;
        self.__reg_stage_4_last_404_next = self.__reg_stage_3_last_405;
        self.__reg_stage_13_b_309_next = self.__reg_stage_12_b_310;
        self.__reg_refinement_stage_3_buffer_0_shr_175_next = self.__reg_refinement_stage_3_shr_176;
        let __temp_22930 = !self.__reg_replica_fifo_read_data_valid_16;
        let __temp_22931 = !self.__reg_data_buf_full_17;
        let __temp_22932 = __temp_22931 & __temp_22930;
        let __temp_22933 = self.__reg_count_3 == 0x0u32;
        let __temp_22934 = !__temp_22933;
        let __temp_22935 = self.__reg_count_9 == 0x0u32;
        let __temp_22936 = !__temp_22935;
        let __temp_22937 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_22938 = __temp_22937 == 0x0u32;
        let __temp_22939 = if __temp_22938 { __temp_22936 } else { __temp_22934 };
        let __temp_22940 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_22941 = !false;
        let __temp_22942 = __temp_22941 & __temp_22940;
        let __temp_22943 = __temp_22942 & __temp_22939;
        let __temp_22944 = __temp_22943 | __temp_22932;
        let __temp_22945 = self.__reg_count_15 == 0x0u32;
        let __temp_22946 = !__temp_22945;
        let __temp_22947 = __temp_22946 & __temp_22944;
        self.__reg_replica_fifo_read_data_valid_16_next = __temp_22947;
        let __temp_22948 = self.__reg_t_238.wrapping_add(self.__reg_t_dx_mirror_239);
        let __temp_22949 = self.__reg_t_row_243.wrapping_add(self.__reg_t_dy_mirror_241);
        let __temp_22950 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_22951 = if __temp_22950 { __temp_22949 } else { __temp_22948 };
        let __temp_22952 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22953 = __temp_22952 & 0x3fffffffu32;
        let __temp_22954 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22955 = __temp_22954 & 0x3fffffffu32;
        let __temp_22956 = self.__reg_state_7 == 0x3u32;
        let __temp_22957 = __temp_22956 & self.__reg_bus_enable_6;
        let __temp_22958 = if __temp_22957 { __temp_22955 } else { __temp_22953 };
        let __temp_22959 = __temp_22958 >> 0x2u32;
        let __temp_22960 = __temp_22959 & 0xfffffffu32;
        let __temp_22961 = __temp_22960 & 0xffffffu32;
        let __temp_22962 = __temp_22961 & 0xfffffu32;
        let __temp_22963 = __temp_22962 & 0x3fu32;
        let __temp_22964 = __temp_22963 == 0x0u32;
        let __temp_22965 = self.__reg_state_7 == 0x3u32;
        let __temp_22966 = __temp_22965 & self.__reg_bus_enable_6;
        let __temp_22967 = __temp_22966 & self.__reg_bus_write_5;
        let __temp_22968 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22969 = __temp_22968 & 0x3fffffffu32;
        let __temp_22970 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22971 = __temp_22970 & 0x3fffffffu32;
        let __temp_22972 = self.__reg_state_7 == 0x3u32;
        let __temp_22973 = __temp_22972 & self.__reg_bus_enable_6;
        let __temp_22974 = if __temp_22973 { __temp_22971 } else { __temp_22969 };
        let __temp_22975 = __temp_22974 >> 0x2u32;
        let __temp_22976 = __temp_22975 & 0xfffffffu32;
        let __temp_22977 = __temp_22976 & 0xffffffu32;
        let __temp_22978 = __temp_22977 >> 0x14u32;
        let __temp_22979 = __temp_22978 & 0xfu32;
        let __temp_22980 = __temp_22979 == 0x4u32;
        let __temp_22981 = self.__reg_count_12 >> 0x5u32;
        let __temp_22982 = __temp_22981 & 0x1u32;
        let __temp_22983 = __temp_22982 != 0x0u32;
        let __temp_22984 = !__temp_22983;
        let __temp_22985 = !false;
        let __temp_22986 = __temp_22985 & __temp_22984;
        let __temp_22987 = self.__reg_state_7 == 0x3u32;
        let __temp_22988 = __temp_22987 & self.__reg_bus_enable_6;
        let __temp_22989 = __temp_22988 & self.__reg_bus_write_5;
        let __temp_22990 = __temp_22989 | __temp_22986;
        let __temp_22991 = self.__reg_pc_13 >> 0x2u32;
        let __temp_22992 = __temp_22991 & 0x3fffffffu32;
        let __temp_22993 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_22994 = __temp_22993 & 0x3fffffffu32;
        let __temp_22995 = self.__reg_state_7 == 0x3u32;
        let __temp_22996 = __temp_22995 & self.__reg_bus_enable_6;
        let __temp_22997 = if __temp_22996 { __temp_22994 } else { __temp_22992 };
        let __temp_22998 = __temp_22997 >> 0x2u32;
        let __temp_22999 = __temp_22998 & 0xfffffffu32;
        let __temp_23000 = __temp_22999 >> 0x18u32;
        let __temp_23001 = __temp_23000 & 0xfu32;
        let __temp_23002 = __temp_23001 == 0x0u32;
        let __temp_23003 = self.__reg_count_15 >> 0x5u32;
        let __temp_23004 = __temp_23003 & 0x1u32;
        let __temp_23005 = __temp_23004 != 0x0u32;
        let __temp_23006 = !__temp_23005;
        let __temp_23007 = !false;
        let __temp_23008 = __temp_23007 & __temp_23006;
        let __temp_23009 = self.__reg_state_7 == 0x3u32;
        let __temp_23010 = __temp_23009 & self.__reg_bus_enable_6;
        let __temp_23011 = __temp_23010 & self.__reg_bus_write_5;
        let __temp_23012 = __temp_23011 | __temp_23008;
        let __temp_23013 = self.__reg_state_7 == 0x3u32;
        let __temp_23014 = __temp_23013 & self.__reg_bus_enable_6;
        let __temp_23015 = self.__reg_state_7 == 0x0u32;
        let __temp_23016 = __temp_23015 | __temp_23014;
        let __temp_23017 = __temp_23016 & __temp_23012;
        let __temp_23018 = __temp_23017 & __temp_23002;
        let __temp_23019 = __temp_23018 & __temp_22990;
        let __temp_23020 = __temp_23019 & __temp_22980;
        let __temp_23021 = __temp_23020 & __temp_22967;
        let __temp_23022 = __temp_23021 & __temp_22964;
        let __temp_23023 = if __temp_23022 { self.__reg_t_min_244 } else { __temp_22951 };
        self.__reg_t_238_next = __temp_23023;
        let __temp_23024 = self.__reg_stage_18_texel_168 >> 0x8u32;
        let __temp_23025 = __temp_23024 & 0xffu32;
        let __temp_23026 = self.__reg_stage_18_g_331 * __temp_23025;
        let __temp_23027 = __temp_23026 >> 0x8u32;
        let __temp_23028 = __temp_23027 & 0x1ffu32;
        self.__reg_stage_19_g_330_next = __temp_23028;
        self.__reg_stage_13_tile_addr_53_next = self.__reg_stage_12_tile_addr_54;
        let __temp_23029 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23030 = __temp_23029 & 0x3fffffffu32;
        let __temp_23031 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23032 = __temp_23031 & 0x3fffffffu32;
        let __temp_23033 = self.__reg_state_7 == 0x3u32;
        let __temp_23034 = __temp_23033 & self.__reg_bus_enable_6;
        let __temp_23035 = if __temp_23034 { __temp_23032 } else { __temp_23030 };
        let __temp_23036 = __temp_23035 >> 0x2u32;
        let __temp_23037 = __temp_23036 & 0xfffffffu32;
        let __temp_23038 = __temp_23037 & 0xffffffu32;
        let __temp_23039 = __temp_23038 & 0xfffffu32;
        self.__reg_bus_read_return_addr_424_next = __temp_23039;
        self.__reg_stage_20_b_302_next = self.__reg_stage_19_b_303;
        let __temp_23040 = self.__reg_a_row_297.wrapping_add(self.__reg_a_dy_mirror_295);
        let __temp_23041 = __temp_23040 & 0xffffffu32;
        let __temp_23042 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_23043 = if __temp_23042 { __temp_23041 } else { self.__reg_a_row_297 };
        let __temp_23044 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23045 = __temp_23044 & 0x3fffffffu32;
        let __temp_23046 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23047 = __temp_23046 & 0x3fffffffu32;
        let __temp_23048 = self.__reg_state_7 == 0x3u32;
        let __temp_23049 = __temp_23048 & self.__reg_bus_enable_6;
        let __temp_23050 = if __temp_23049 { __temp_23047 } else { __temp_23045 };
        let __temp_23051 = __temp_23050 >> 0x2u32;
        let __temp_23052 = __temp_23051 & 0xfffffffu32;
        let __temp_23053 = __temp_23052 & 0xffffffu32;
        let __temp_23054 = __temp_23053 & 0xfffffu32;
        let __temp_23055 = __temp_23054 & 0x3fu32;
        let __temp_23056 = __temp_23055 == 0x0u32;
        let __temp_23057 = self.__reg_state_7 == 0x3u32;
        let __temp_23058 = __temp_23057 & self.__reg_bus_enable_6;
        let __temp_23059 = __temp_23058 & self.__reg_bus_write_5;
        let __temp_23060 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23061 = __temp_23060 & 0x3fffffffu32;
        let __temp_23062 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23063 = __temp_23062 & 0x3fffffffu32;
        let __temp_23064 = self.__reg_state_7 == 0x3u32;
        let __temp_23065 = __temp_23064 & self.__reg_bus_enable_6;
        let __temp_23066 = if __temp_23065 { __temp_23063 } else { __temp_23061 };
        let __temp_23067 = __temp_23066 >> 0x2u32;
        let __temp_23068 = __temp_23067 & 0xfffffffu32;
        let __temp_23069 = __temp_23068 & 0xffffffu32;
        let __temp_23070 = __temp_23069 >> 0x14u32;
        let __temp_23071 = __temp_23070 & 0xfu32;
        let __temp_23072 = __temp_23071 == 0x4u32;
        let __temp_23073 = self.__reg_count_12 >> 0x5u32;
        let __temp_23074 = __temp_23073 & 0x1u32;
        let __temp_23075 = __temp_23074 != 0x0u32;
        let __temp_23076 = !__temp_23075;
        let __temp_23077 = !false;
        let __temp_23078 = __temp_23077 & __temp_23076;
        let __temp_23079 = self.__reg_state_7 == 0x3u32;
        let __temp_23080 = __temp_23079 & self.__reg_bus_enable_6;
        let __temp_23081 = __temp_23080 & self.__reg_bus_write_5;
        let __temp_23082 = __temp_23081 | __temp_23078;
        let __temp_23083 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23084 = __temp_23083 & 0x3fffffffu32;
        let __temp_23085 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23086 = __temp_23085 & 0x3fffffffu32;
        let __temp_23087 = self.__reg_state_7 == 0x3u32;
        let __temp_23088 = __temp_23087 & self.__reg_bus_enable_6;
        let __temp_23089 = if __temp_23088 { __temp_23086 } else { __temp_23084 };
        let __temp_23090 = __temp_23089 >> 0x2u32;
        let __temp_23091 = __temp_23090 & 0xfffffffu32;
        let __temp_23092 = __temp_23091 >> 0x18u32;
        let __temp_23093 = __temp_23092 & 0xfu32;
        let __temp_23094 = __temp_23093 == 0x0u32;
        let __temp_23095 = self.__reg_count_15 >> 0x5u32;
        let __temp_23096 = __temp_23095 & 0x1u32;
        let __temp_23097 = __temp_23096 != 0x0u32;
        let __temp_23098 = !__temp_23097;
        let __temp_23099 = !false;
        let __temp_23100 = __temp_23099 & __temp_23098;
        let __temp_23101 = self.__reg_state_7 == 0x3u32;
        let __temp_23102 = __temp_23101 & self.__reg_bus_enable_6;
        let __temp_23103 = __temp_23102 & self.__reg_bus_write_5;
        let __temp_23104 = __temp_23103 | __temp_23100;
        let __temp_23105 = self.__reg_state_7 == 0x3u32;
        let __temp_23106 = __temp_23105 & self.__reg_bus_enable_6;
        let __temp_23107 = self.__reg_state_7 == 0x0u32;
        let __temp_23108 = __temp_23107 | __temp_23106;
        let __temp_23109 = __temp_23108 & __temp_23104;
        let __temp_23110 = __temp_23109 & __temp_23094;
        let __temp_23111 = __temp_23110 & __temp_23082;
        let __temp_23112 = __temp_23111 & __temp_23072;
        let __temp_23113 = __temp_23112 & __temp_23059;
        let __temp_23114 = __temp_23113 & __temp_23056;
        let __temp_23115 = if __temp_23114 { self.__reg_a_min_298 } else { __temp_23043 };
        self.__reg_a_row_297_next = __temp_23115;
        self.__reg_stage_21_tile_addr_45_next = self.__reg_stage_20_tile_addr_46;
        let __temp_23116 = self.__reg_bus_write_data_1 as u128;
        let __temp_23117 = __temp_23116 << 0x60u32;
        let __temp_23118 = __temp_23117 | 0x0u128;
        let __temp_23119 = 0x0u32 as u64;
        let __temp_23120 = self.__reg_bus_write_data_1 as u64;
        let __temp_23121 = __temp_23119 << 0x20u32;
        let __temp_23122 = __temp_23121 | __temp_23120;
        let __temp_23123 = __temp_23122 as u128;
        let __temp_23124 = 0x0u64 as u128;
        let __temp_23125 = __temp_23123 << 0x40u32;
        let __temp_23126 = __temp_23125 | __temp_23124;
        let __temp_23127 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23128 = __temp_23127 & 0x3fffffffu32;
        let __temp_23129 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23130 = __temp_23129 & 0x3fffffffu32;
        let __temp_23131 = self.__reg_state_7 == 0x3u32;
        let __temp_23132 = __temp_23131 & self.__reg_bus_enable_6;
        let __temp_23133 = if __temp_23132 { __temp_23130 } else { __temp_23128 };
        let __temp_23134 = __temp_23133 & 0x3u32;
        let __temp_23135 = __temp_23134 == 0x2u32;
        let __temp_23136 = if __temp_23135 { __temp_23126 } else { __temp_23118 };
        let __temp_23137 = 0x0u64 as u128;
        let __temp_23138 = self.__reg_bus_write_data_1 as u128;
        let __temp_23139 = __temp_23137 << 0x20u32;
        let __temp_23140 = __temp_23139 | __temp_23138;
        let __temp_23141 = 0x0u32 as u128;
        let __temp_23142 = __temp_23140 << 0x20u32;
        let __temp_23143 = __temp_23142 | __temp_23141;
        let __temp_23144 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23145 = __temp_23144 & 0x3fffffffu32;
        let __temp_23146 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23147 = __temp_23146 & 0x3fffffffu32;
        let __temp_23148 = self.__reg_state_7 == 0x3u32;
        let __temp_23149 = __temp_23148 & self.__reg_bus_enable_6;
        let __temp_23150 = if __temp_23149 { __temp_23147 } else { __temp_23145 };
        let __temp_23151 = __temp_23150 & 0x3u32;
        let __temp_23152 = __temp_23151 == 0x1u32;
        let __temp_23153 = if __temp_23152 { __temp_23143 } else { __temp_23136 };
        let __temp_23154 = self.__reg_bus_write_data_1 as u128;
        let __temp_23155 = 0x0u128 << 0x20u32;
        let __temp_23156 = __temp_23155 | __temp_23154;
        let __temp_23157 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23158 = __temp_23157 & 0x3fffffffu32;
        let __temp_23159 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23160 = __temp_23159 & 0x3fffffffu32;
        let __temp_23161 = self.__reg_state_7 == 0x3u32;
        let __temp_23162 = __temp_23161 & self.__reg_bus_enable_6;
        let __temp_23163 = if __temp_23162 { __temp_23160 } else { __temp_23158 };
        let __temp_23164 = __temp_23163 & 0x3u32;
        let __temp_23165 = __temp_23164 == 0x0u32;
        let __temp_23166 = if __temp_23165 { __temp_23156 } else { __temp_23153 };
        let __temp_23167 = __temp_23166 as u32;
        let __temp_23168 = __temp_23167 & 0xffffffu32;
        let __temp_23169 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23170 = __temp_23169 & 0x3fffffffu32;
        let __temp_23171 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23172 = __temp_23171 & 0x3fffffffu32;
        let __temp_23173 = self.__reg_state_7 == 0x3u32;
        let __temp_23174 = __temp_23173 & self.__reg_bus_enable_6;
        let __temp_23175 = if __temp_23174 { __temp_23172 } else { __temp_23170 };
        let __temp_23176 = __temp_23175 >> 0x2u32;
        let __temp_23177 = __temp_23176 & 0xfffffffu32;
        let __temp_23178 = __temp_23177 & 0xffffffu32;
        let __temp_23179 = __temp_23178 & 0xfffffu32;
        let __temp_23180 = __temp_23179 & 0x3fu32;
        let __temp_23181 = __temp_23180 == 0xfu32;
        let __temp_23182 = self.__reg_state_7 == 0x3u32;
        let __temp_23183 = __temp_23182 & self.__reg_bus_enable_6;
        let __temp_23184 = __temp_23183 & self.__reg_bus_write_5;
        let __temp_23185 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23186 = __temp_23185 & 0x3fffffffu32;
        let __temp_23187 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23188 = __temp_23187 & 0x3fffffffu32;
        let __temp_23189 = self.__reg_state_7 == 0x3u32;
        let __temp_23190 = __temp_23189 & self.__reg_bus_enable_6;
        let __temp_23191 = if __temp_23190 { __temp_23188 } else { __temp_23186 };
        let __temp_23192 = __temp_23191 >> 0x2u32;
        let __temp_23193 = __temp_23192 & 0xfffffffu32;
        let __temp_23194 = __temp_23193 & 0xffffffu32;
        let __temp_23195 = __temp_23194 >> 0x14u32;
        let __temp_23196 = __temp_23195 & 0xfu32;
        let __temp_23197 = __temp_23196 == 0x4u32;
        let __temp_23198 = self.__reg_count_12 >> 0x5u32;
        let __temp_23199 = __temp_23198 & 0x1u32;
        let __temp_23200 = __temp_23199 != 0x0u32;
        let __temp_23201 = !__temp_23200;
        let __temp_23202 = !false;
        let __temp_23203 = __temp_23202 & __temp_23201;
        let __temp_23204 = self.__reg_state_7 == 0x3u32;
        let __temp_23205 = __temp_23204 & self.__reg_bus_enable_6;
        let __temp_23206 = __temp_23205 & self.__reg_bus_write_5;
        let __temp_23207 = __temp_23206 | __temp_23203;
        let __temp_23208 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23209 = __temp_23208 & 0x3fffffffu32;
        let __temp_23210 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23211 = __temp_23210 & 0x3fffffffu32;
        let __temp_23212 = self.__reg_state_7 == 0x3u32;
        let __temp_23213 = __temp_23212 & self.__reg_bus_enable_6;
        let __temp_23214 = if __temp_23213 { __temp_23211 } else { __temp_23209 };
        let __temp_23215 = __temp_23214 >> 0x2u32;
        let __temp_23216 = __temp_23215 & 0xfffffffu32;
        let __temp_23217 = __temp_23216 >> 0x18u32;
        let __temp_23218 = __temp_23217 & 0xfu32;
        let __temp_23219 = __temp_23218 == 0x0u32;
        let __temp_23220 = self.__reg_count_15 >> 0x5u32;
        let __temp_23221 = __temp_23220 & 0x1u32;
        let __temp_23222 = __temp_23221 != 0x0u32;
        let __temp_23223 = !__temp_23222;
        let __temp_23224 = !false;
        let __temp_23225 = __temp_23224 & __temp_23223;
        let __temp_23226 = self.__reg_state_7 == 0x3u32;
        let __temp_23227 = __temp_23226 & self.__reg_bus_enable_6;
        let __temp_23228 = __temp_23227 & self.__reg_bus_write_5;
        let __temp_23229 = __temp_23228 | __temp_23225;
        let __temp_23230 = self.__reg_state_7 == 0x3u32;
        let __temp_23231 = __temp_23230 & self.__reg_bus_enable_6;
        let __temp_23232 = self.__reg_state_7 == 0x0u32;
        let __temp_23233 = __temp_23232 | __temp_23231;
        let __temp_23234 = __temp_23233 & __temp_23229;
        let __temp_23235 = __temp_23234 & __temp_23219;
        let __temp_23236 = __temp_23235 & __temp_23207;
        let __temp_23237 = __temp_23236 & __temp_23197;
        let __temp_23238 = __temp_23237 & __temp_23184;
        let __temp_23239 = __temp_23238 & __temp_23181;
        let __temp_23240 = if __temp_23239 { __temp_23168 } else { self.__reg_r_dy_380 };
        self.__reg_r_dy_380_next = __temp_23240;
        let __temp_23241 = self.__reg_mem_read_addr_431.wrapping_add(0x1u32);
        let __temp_23242 = __temp_23241 & 0x1fu32;
        let __temp_23243 = if __temp_6949 { __temp_23242 } else { self.__reg_mem_read_addr_431 };
        self.__reg_mem_read_addr_431_next = __temp_23243;
        self.__reg_refinement_stage_3_e_221_next = self.__reg_refinement_stage_2_buffer_1_e_222;
        self.__reg_stage_14_s_249_next = self.__reg_stage_13_s_250;
        self.__reg_stage_4_g_345_next = self.__reg_stage_3_g_346;
        let __temp_23244 = self.__reg_bus_write_data_1 as u128;
        let __temp_23245 = __temp_23244 << 0x60u32;
        let __temp_23246 = __temp_23245 | 0x0u128;
        let __temp_23247 = 0x0u32 as u64;
        let __temp_23248 = self.__reg_bus_write_data_1 as u64;
        let __temp_23249 = __temp_23247 << 0x20u32;
        let __temp_23250 = __temp_23249 | __temp_23248;
        let __temp_23251 = __temp_23250 as u128;
        let __temp_23252 = 0x0u64 as u128;
        let __temp_23253 = __temp_23251 << 0x40u32;
        let __temp_23254 = __temp_23253 | __temp_23252;
        let __temp_23255 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23256 = __temp_23255 & 0x3fffffffu32;
        let __temp_23257 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23258 = __temp_23257 & 0x3fffffffu32;
        let __temp_23259 = self.__reg_state_7 == 0x3u32;
        let __temp_23260 = __temp_23259 & self.__reg_bus_enable_6;
        let __temp_23261 = if __temp_23260 { __temp_23258 } else { __temp_23256 };
        let __temp_23262 = __temp_23261 & 0x3u32;
        let __temp_23263 = __temp_23262 == 0x2u32;
        let __temp_23264 = if __temp_23263 { __temp_23254 } else { __temp_23246 };
        let __temp_23265 = 0x0u64 as u128;
        let __temp_23266 = self.__reg_bus_write_data_1 as u128;
        let __temp_23267 = __temp_23265 << 0x20u32;
        let __temp_23268 = __temp_23267 | __temp_23266;
        let __temp_23269 = 0x0u32 as u128;
        let __temp_23270 = __temp_23268 << 0x20u32;
        let __temp_23271 = __temp_23270 | __temp_23269;
        let __temp_23272 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23273 = __temp_23272 & 0x3fffffffu32;
        let __temp_23274 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23275 = __temp_23274 & 0x3fffffffu32;
        let __temp_23276 = self.__reg_state_7 == 0x3u32;
        let __temp_23277 = __temp_23276 & self.__reg_bus_enable_6;
        let __temp_23278 = if __temp_23277 { __temp_23275 } else { __temp_23273 };
        let __temp_23279 = __temp_23278 & 0x3u32;
        let __temp_23280 = __temp_23279 == 0x1u32;
        let __temp_23281 = if __temp_23280 { __temp_23271 } else { __temp_23264 };
        let __temp_23282 = self.__reg_bus_write_data_1 as u128;
        let __temp_23283 = 0x0u128 << 0x20u32;
        let __temp_23284 = __temp_23283 | __temp_23282;
        let __temp_23285 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23286 = __temp_23285 & 0x3fffffffu32;
        let __temp_23287 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23288 = __temp_23287 & 0x3fffffffu32;
        let __temp_23289 = self.__reg_state_7 == 0x3u32;
        let __temp_23290 = __temp_23289 & self.__reg_bus_enable_6;
        let __temp_23291 = if __temp_23290 { __temp_23288 } else { __temp_23286 };
        let __temp_23292 = __temp_23291 & 0x3u32;
        let __temp_23293 = __temp_23292 == 0x0u32;
        let __temp_23294 = if __temp_23293 { __temp_23284 } else { __temp_23281 };
        let __temp_23295 = __temp_23294 as u32;
        let __temp_23296 = __temp_23295 & 0xffffffu32;
        let __temp_23297 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23298 = __temp_23297 & 0x3fffffffu32;
        let __temp_23299 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23300 = __temp_23299 & 0x3fffffffu32;
        let __temp_23301 = self.__reg_state_7 == 0x3u32;
        let __temp_23302 = __temp_23301 & self.__reg_bus_enable_6;
        let __temp_23303 = if __temp_23302 { __temp_23300 } else { __temp_23298 };
        let __temp_23304 = __temp_23303 >> 0x2u32;
        let __temp_23305 = __temp_23304 & 0xfffffffu32;
        let __temp_23306 = __temp_23305 & 0xffffffu32;
        let __temp_23307 = __temp_23306 & 0xfffffu32;
        let __temp_23308 = __temp_23307 & 0x3fu32;
        let __temp_23309 = __temp_23308 == 0xeu32;
        let __temp_23310 = self.__reg_state_7 == 0x3u32;
        let __temp_23311 = __temp_23310 & self.__reg_bus_enable_6;
        let __temp_23312 = __temp_23311 & self.__reg_bus_write_5;
        let __temp_23313 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23314 = __temp_23313 & 0x3fffffffu32;
        let __temp_23315 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23316 = __temp_23315 & 0x3fffffffu32;
        let __temp_23317 = self.__reg_state_7 == 0x3u32;
        let __temp_23318 = __temp_23317 & self.__reg_bus_enable_6;
        let __temp_23319 = if __temp_23318 { __temp_23316 } else { __temp_23314 };
        let __temp_23320 = __temp_23319 >> 0x2u32;
        let __temp_23321 = __temp_23320 & 0xfffffffu32;
        let __temp_23322 = __temp_23321 & 0xffffffu32;
        let __temp_23323 = __temp_23322 >> 0x14u32;
        let __temp_23324 = __temp_23323 & 0xfu32;
        let __temp_23325 = __temp_23324 == 0x4u32;
        let __temp_23326 = self.__reg_count_12 >> 0x5u32;
        let __temp_23327 = __temp_23326 & 0x1u32;
        let __temp_23328 = __temp_23327 != 0x0u32;
        let __temp_23329 = !__temp_23328;
        let __temp_23330 = !false;
        let __temp_23331 = __temp_23330 & __temp_23329;
        let __temp_23332 = self.__reg_state_7 == 0x3u32;
        let __temp_23333 = __temp_23332 & self.__reg_bus_enable_6;
        let __temp_23334 = __temp_23333 & self.__reg_bus_write_5;
        let __temp_23335 = __temp_23334 | __temp_23331;
        let __temp_23336 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23337 = __temp_23336 & 0x3fffffffu32;
        let __temp_23338 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23339 = __temp_23338 & 0x3fffffffu32;
        let __temp_23340 = self.__reg_state_7 == 0x3u32;
        let __temp_23341 = __temp_23340 & self.__reg_bus_enable_6;
        let __temp_23342 = if __temp_23341 { __temp_23339 } else { __temp_23337 };
        let __temp_23343 = __temp_23342 >> 0x2u32;
        let __temp_23344 = __temp_23343 & 0xfffffffu32;
        let __temp_23345 = __temp_23344 >> 0x18u32;
        let __temp_23346 = __temp_23345 & 0xfu32;
        let __temp_23347 = __temp_23346 == 0x0u32;
        let __temp_23348 = self.__reg_count_15 >> 0x5u32;
        let __temp_23349 = __temp_23348 & 0x1u32;
        let __temp_23350 = __temp_23349 != 0x0u32;
        let __temp_23351 = !__temp_23350;
        let __temp_23352 = !false;
        let __temp_23353 = __temp_23352 & __temp_23351;
        let __temp_23354 = self.__reg_state_7 == 0x3u32;
        let __temp_23355 = __temp_23354 & self.__reg_bus_enable_6;
        let __temp_23356 = __temp_23355 & self.__reg_bus_write_5;
        let __temp_23357 = __temp_23356 | __temp_23353;
        let __temp_23358 = self.__reg_state_7 == 0x3u32;
        let __temp_23359 = __temp_23358 & self.__reg_bus_enable_6;
        let __temp_23360 = self.__reg_state_7 == 0x0u32;
        let __temp_23361 = __temp_23360 | __temp_23359;
        let __temp_23362 = __temp_23361 & __temp_23357;
        let __temp_23363 = __temp_23362 & __temp_23347;
        let __temp_23364 = __temp_23363 & __temp_23335;
        let __temp_23365 = __temp_23364 & __temp_23325;
        let __temp_23366 = __temp_23365 & __temp_23312;
        let __temp_23367 = __temp_23366 & __temp_23309;
        let __temp_23368 = if __temp_23367 { __temp_23296 } else { self.__reg_r_dx_378 };
        self.__reg_r_dx_378_next = __temp_23368;
        let __temp_23369 = self.__reg_r_376 >> 0xcu32;
        let __temp_23370 = __temp_23369 & 0x1ffu32;
        self.__reg_stage_1_r_375_next = __temp_23370;
        self.__reg_stage_4_a_288_next = self.__reg_stage_3_a_289;
        self.__reg_stage_18_a_274_next = self.__reg_stage_17_a_275;
        self.__reg_stage_14_valid_147_next = self.__reg_stage_13_valid_148;
        let __temp_23371 = self.__reg_bus_write_data_1 as u128;
        let __temp_23372 = __temp_23371 << 0x60u32;
        let __temp_23373 = __temp_23372 | 0x0u128;
        let __temp_23374 = 0x0u32 as u64;
        let __temp_23375 = self.__reg_bus_write_data_1 as u64;
        let __temp_23376 = __temp_23374 << 0x20u32;
        let __temp_23377 = __temp_23376 | __temp_23375;
        let __temp_23378 = __temp_23377 as u128;
        let __temp_23379 = 0x0u64 as u128;
        let __temp_23380 = __temp_23378 << 0x40u32;
        let __temp_23381 = __temp_23380 | __temp_23379;
        let __temp_23382 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23383 = __temp_23382 & 0x3fffffffu32;
        let __temp_23384 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23385 = __temp_23384 & 0x3fffffffu32;
        let __temp_23386 = self.__reg_state_7 == 0x3u32;
        let __temp_23387 = __temp_23386 & self.__reg_bus_enable_6;
        let __temp_23388 = if __temp_23387 { __temp_23385 } else { __temp_23383 };
        let __temp_23389 = __temp_23388 & 0x3u32;
        let __temp_23390 = __temp_23389 == 0x2u32;
        let __temp_23391 = if __temp_23390 { __temp_23381 } else { __temp_23373 };
        let __temp_23392 = 0x0u64 as u128;
        let __temp_23393 = self.__reg_bus_write_data_1 as u128;
        let __temp_23394 = __temp_23392 << 0x20u32;
        let __temp_23395 = __temp_23394 | __temp_23393;
        let __temp_23396 = 0x0u32 as u128;
        let __temp_23397 = __temp_23395 << 0x20u32;
        let __temp_23398 = __temp_23397 | __temp_23396;
        let __temp_23399 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23400 = __temp_23399 & 0x3fffffffu32;
        let __temp_23401 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23402 = __temp_23401 & 0x3fffffffu32;
        let __temp_23403 = self.__reg_state_7 == 0x3u32;
        let __temp_23404 = __temp_23403 & self.__reg_bus_enable_6;
        let __temp_23405 = if __temp_23404 { __temp_23402 } else { __temp_23400 };
        let __temp_23406 = __temp_23405 & 0x3u32;
        let __temp_23407 = __temp_23406 == 0x1u32;
        let __temp_23408 = if __temp_23407 { __temp_23398 } else { __temp_23391 };
        let __temp_23409 = self.__reg_bus_write_data_1 as u128;
        let __temp_23410 = 0x0u128 << 0x20u32;
        let __temp_23411 = __temp_23410 | __temp_23409;
        let __temp_23412 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23413 = __temp_23412 & 0x3fffffffu32;
        let __temp_23414 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23415 = __temp_23414 & 0x3fffffffu32;
        let __temp_23416 = self.__reg_state_7 == 0x3u32;
        let __temp_23417 = __temp_23416 & self.__reg_bus_enable_6;
        let __temp_23418 = if __temp_23417 { __temp_23415 } else { __temp_23413 };
        let __temp_23419 = __temp_23418 & 0x3u32;
        let __temp_23420 = __temp_23419 == 0x0u32;
        let __temp_23421 = if __temp_23420 { __temp_23411 } else { __temp_23408 };
        let __temp_23422 = __temp_23421 as u32;
        let __temp_23423 = __temp_23422 & 0xffffffu32;
        let __temp_23424 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23425 = __temp_23424 & 0x3fffffffu32;
        let __temp_23426 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23427 = __temp_23426 & 0x3fffffffu32;
        let __temp_23428 = self.__reg_state_7 == 0x3u32;
        let __temp_23429 = __temp_23428 & self.__reg_bus_enable_6;
        let __temp_23430 = if __temp_23429 { __temp_23427 } else { __temp_23425 };
        let __temp_23431 = __temp_23430 >> 0x2u32;
        let __temp_23432 = __temp_23431 & 0xfffffffu32;
        let __temp_23433 = __temp_23432 & 0xffffffu32;
        let __temp_23434 = __temp_23433 & 0xfffffu32;
        let __temp_23435 = __temp_23434 & 0x3fu32;
        let __temp_23436 = __temp_23435 == 0x15u32;
        let __temp_23437 = self.__reg_state_7 == 0x3u32;
        let __temp_23438 = __temp_23437 & self.__reg_bus_enable_6;
        let __temp_23439 = __temp_23438 & self.__reg_bus_write_5;
        let __temp_23440 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23441 = __temp_23440 & 0x3fffffffu32;
        let __temp_23442 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23443 = __temp_23442 & 0x3fffffffu32;
        let __temp_23444 = self.__reg_state_7 == 0x3u32;
        let __temp_23445 = __temp_23444 & self.__reg_bus_enable_6;
        let __temp_23446 = if __temp_23445 { __temp_23443 } else { __temp_23441 };
        let __temp_23447 = __temp_23446 >> 0x2u32;
        let __temp_23448 = __temp_23447 & 0xfffffffu32;
        let __temp_23449 = __temp_23448 & 0xffffffu32;
        let __temp_23450 = __temp_23449 >> 0x14u32;
        let __temp_23451 = __temp_23450 & 0xfu32;
        let __temp_23452 = __temp_23451 == 0x4u32;
        let __temp_23453 = self.__reg_count_12 >> 0x5u32;
        let __temp_23454 = __temp_23453 & 0x1u32;
        let __temp_23455 = __temp_23454 != 0x0u32;
        let __temp_23456 = !__temp_23455;
        let __temp_23457 = !false;
        let __temp_23458 = __temp_23457 & __temp_23456;
        let __temp_23459 = self.__reg_state_7 == 0x3u32;
        let __temp_23460 = __temp_23459 & self.__reg_bus_enable_6;
        let __temp_23461 = __temp_23460 & self.__reg_bus_write_5;
        let __temp_23462 = __temp_23461 | __temp_23458;
        let __temp_23463 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23464 = __temp_23463 & 0x3fffffffu32;
        let __temp_23465 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23466 = __temp_23465 & 0x3fffffffu32;
        let __temp_23467 = self.__reg_state_7 == 0x3u32;
        let __temp_23468 = __temp_23467 & self.__reg_bus_enable_6;
        let __temp_23469 = if __temp_23468 { __temp_23466 } else { __temp_23464 };
        let __temp_23470 = __temp_23469 >> 0x2u32;
        let __temp_23471 = __temp_23470 & 0xfffffffu32;
        let __temp_23472 = __temp_23471 >> 0x18u32;
        let __temp_23473 = __temp_23472 & 0xfu32;
        let __temp_23474 = __temp_23473 == 0x0u32;
        let __temp_23475 = self.__reg_count_15 >> 0x5u32;
        let __temp_23476 = __temp_23475 & 0x1u32;
        let __temp_23477 = __temp_23476 != 0x0u32;
        let __temp_23478 = !__temp_23477;
        let __temp_23479 = !false;
        let __temp_23480 = __temp_23479 & __temp_23478;
        let __temp_23481 = self.__reg_state_7 == 0x3u32;
        let __temp_23482 = __temp_23481 & self.__reg_bus_enable_6;
        let __temp_23483 = __temp_23482 & self.__reg_bus_write_5;
        let __temp_23484 = __temp_23483 | __temp_23480;
        let __temp_23485 = self.__reg_state_7 == 0x3u32;
        let __temp_23486 = __temp_23485 & self.__reg_bus_enable_6;
        let __temp_23487 = self.__reg_state_7 == 0x0u32;
        let __temp_23488 = __temp_23487 | __temp_23486;
        let __temp_23489 = __temp_23488 & __temp_23484;
        let __temp_23490 = __temp_23489 & __temp_23474;
        let __temp_23491 = __temp_23490 & __temp_23462;
        let __temp_23492 = __temp_23491 & __temp_23452;
        let __temp_23493 = __temp_23492 & __temp_23439;
        let __temp_23494 = __temp_23493 & __temp_23436;
        let __temp_23495 = if __temp_23494 { __temp_23423 } else { self.__reg_b_dy_326 };
        self.__reg_b_dy_326_next = __temp_23495;
        let __temp_23496 = self.__reg_z_91 >> 0x10u32;
        let __temp_23497 = __temp_23496 & 0xffffu32;
        self.__reg_stage_1_z_90_next = __temp_23497;
        self.__reg_refinement_stage_0_buffer_1_prev_q_203_next = self.__reg_refinement_stage_0_buffer_0_prev_q_204;
        self.__reg_refinement_stage_0_buffer_1_q_206_next = self.__reg_refinement_stage_0_buffer_0_q_207;
        self.__reg_stage_7_t_231_next = self.__reg_stage_6_t_232;
        self.__reg_stage_4_r_372_next = self.__reg_stage_3_r_373;
        self.__reg_stage_13_last_395_next = self.__reg_stage_12_last_396;
        self.__reg_stage_11_t_227_next = self.__reg_stage_10_t_228;
        self.__reg_stage_2_edge_test_117_next = self.__reg_stage_1_edge_test_118;
        let __temp_23498 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_23499 = if __temp_23498 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_23500 = __temp_23499 >> 0x60u32;
        let __temp_23501 = __temp_23500 as u32;
        let __temp_23502 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_23503 = if __temp_23502 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_23504 = __temp_23503 >> 0x40u32;
        let __temp_23505 = __temp_23504 as u32;
        let __temp_23506 = self.__reg_read_data_word_select_439 == 0x2u32;
        let __temp_23507 = if __temp_23506 { __temp_23505 } else { __temp_23501 };
        let __temp_23508 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_23509 = if __temp_23508 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_23510 = __temp_23509 >> 0x20u32;
        let __temp_23511 = __temp_23510 as u32;
        let __temp_23512 = self.__reg_read_data_word_select_439 == 0x1u32;
        let __temp_23513 = if __temp_23512 { __temp_23511 } else { __temp_23507 };
        let __temp_23514 = self.__reg_replica_data_fifo_select_438 == 0x0u32;
        let __temp_23515 = if __temp_23514 { self.mem_20_read_port_0_value } else { self.mem_1_read_port_0_value };
        let __temp_23516 = __temp_23515 as u32;
        let __temp_23517 = self.__reg_read_data_word_select_439 == 0x0u32;
        let __temp_23518 = if __temp_23517 { __temp_23516 } else { __temp_23513 };
        let __temp_23519 = self.__reg_state_7 == 0x1u32;
        let __temp_23520 = if __temp_23519 { __temp_23518 } else { self.__reg_instruction_2 };
        self.__reg_instruction_2_next = __temp_23520;
        self.__reg_stage_13_s_250_next = self.__reg_stage_12_s_251;
        let __temp_23521 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23522 = __temp_23521 & 0x3fffffffu32;
        let __temp_23523 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23524 = __temp_23523 & 0x3fffffffu32;
        let __temp_23525 = self.__reg_state_7 == 0x3u32;
        let __temp_23526 = __temp_23525 & self.__reg_bus_enable_6;
        let __temp_23527 = if __temp_23526 { __temp_23524 } else { __temp_23522 };
        let __temp_23528 = __temp_23527 >> 0x2u32;
        let __temp_23529 = __temp_23528 & 0xfffffffu32;
        let __temp_23530 = __temp_23529 & 0xffffffu32;
        let __temp_23531 = __temp_23530 & 0xfffffu32;
        let __temp_23532 = __temp_23531 & 0x3fu32;
        let __temp_23533 = __temp_23532 == 0x0u32;
        let __temp_23534 = self.__reg_state_7 == 0x3u32;
        let __temp_23535 = __temp_23534 & self.__reg_bus_enable_6;
        let __temp_23536 = __temp_23535 & self.__reg_bus_write_5;
        let __temp_23537 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23538 = __temp_23537 & 0x3fffffffu32;
        let __temp_23539 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23540 = __temp_23539 & 0x3fffffffu32;
        let __temp_23541 = self.__reg_state_7 == 0x3u32;
        let __temp_23542 = __temp_23541 & self.__reg_bus_enable_6;
        let __temp_23543 = if __temp_23542 { __temp_23540 } else { __temp_23538 };
        let __temp_23544 = __temp_23543 >> 0x2u32;
        let __temp_23545 = __temp_23544 & 0xfffffffu32;
        let __temp_23546 = __temp_23545 & 0xffffffu32;
        let __temp_23547 = __temp_23546 >> 0x14u32;
        let __temp_23548 = __temp_23547 & 0xfu32;
        let __temp_23549 = __temp_23548 == 0x4u32;
        let __temp_23550 = self.__reg_count_12 >> 0x5u32;
        let __temp_23551 = __temp_23550 & 0x1u32;
        let __temp_23552 = __temp_23551 != 0x0u32;
        let __temp_23553 = !__temp_23552;
        let __temp_23554 = !false;
        let __temp_23555 = __temp_23554 & __temp_23553;
        let __temp_23556 = self.__reg_state_7 == 0x3u32;
        let __temp_23557 = __temp_23556 & self.__reg_bus_enable_6;
        let __temp_23558 = __temp_23557 & self.__reg_bus_write_5;
        let __temp_23559 = __temp_23558 | __temp_23555;
        let __temp_23560 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23561 = __temp_23560 & 0x3fffffffu32;
        let __temp_23562 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23563 = __temp_23562 & 0x3fffffffu32;
        let __temp_23564 = self.__reg_state_7 == 0x3u32;
        let __temp_23565 = __temp_23564 & self.__reg_bus_enable_6;
        let __temp_23566 = if __temp_23565 { __temp_23563 } else { __temp_23561 };
        let __temp_23567 = __temp_23566 >> 0x2u32;
        let __temp_23568 = __temp_23567 & 0xfffffffu32;
        let __temp_23569 = __temp_23568 >> 0x18u32;
        let __temp_23570 = __temp_23569 & 0xfu32;
        let __temp_23571 = __temp_23570 == 0x0u32;
        let __temp_23572 = self.__reg_count_15 >> 0x5u32;
        let __temp_23573 = __temp_23572 & 0x1u32;
        let __temp_23574 = __temp_23573 != 0x0u32;
        let __temp_23575 = !__temp_23574;
        let __temp_23576 = !false;
        let __temp_23577 = __temp_23576 & __temp_23575;
        let __temp_23578 = self.__reg_state_7 == 0x3u32;
        let __temp_23579 = __temp_23578 & self.__reg_bus_enable_6;
        let __temp_23580 = __temp_23579 & self.__reg_bus_write_5;
        let __temp_23581 = __temp_23580 | __temp_23577;
        let __temp_23582 = self.__reg_state_7 == 0x3u32;
        let __temp_23583 = __temp_23582 & self.__reg_bus_enable_6;
        let __temp_23584 = self.__reg_state_7 == 0x0u32;
        let __temp_23585 = __temp_23584 | __temp_23583;
        let __temp_23586 = __temp_23585 & __temp_23581;
        let __temp_23587 = __temp_23586 & __temp_23571;
        let __temp_23588 = __temp_23587 & __temp_23559;
        let __temp_23589 = __temp_23588 & __temp_23549;
        let __temp_23590 = __temp_23589 & __temp_23536;
        let __temp_23591 = __temp_23590 & __temp_23533;
        let __temp_23592 = if __temp_23591 { self.__reg_a_dy_296 } else { self.__reg_a_dy_mirror_295 };
        self.__reg_a_dy_mirror_295_next = __temp_23592;
        let __temp_23593 = self.__reg_state_7 == 0x3u32;
        let __temp_23594 = __temp_23593 & self.__reg_bus_enable_6;
        let __temp_23595 = __temp_23594 & self.__reg_bus_write_5;
        let __temp_23596 = !__temp_23595;
        let __temp_23597 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23598 = __temp_23597 & 0x3fffffffu32;
        let __temp_23599 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23600 = __temp_23599 & 0x3fffffffu32;
        let __temp_23601 = self.__reg_state_7 == 0x3u32;
        let __temp_23602 = __temp_23601 & self.__reg_bus_enable_6;
        let __temp_23603 = if __temp_23602 { __temp_23600 } else { __temp_23598 };
        let __temp_23604 = __temp_23603 >> 0x2u32;
        let __temp_23605 = __temp_23604 & 0xfffffffu32;
        let __temp_23606 = __temp_23605 & 0xffffffu32;
        let __temp_23607 = __temp_23606 >> 0x14u32;
        let __temp_23608 = __temp_23607 & 0xfu32;
        let __temp_23609 = __temp_23608 == 0x1u32;
        let __temp_23610 = self.__reg_count_12 >> 0x5u32;
        let __temp_23611 = __temp_23610 & 0x1u32;
        let __temp_23612 = __temp_23611 != 0x0u32;
        let __temp_23613 = !__temp_23612;
        let __temp_23614 = !false;
        let __temp_23615 = __temp_23614 & __temp_23613;
        let __temp_23616 = self.__reg_state_7 == 0x3u32;
        let __temp_23617 = __temp_23616 & self.__reg_bus_enable_6;
        let __temp_23618 = __temp_23617 & self.__reg_bus_write_5;
        let __temp_23619 = __temp_23618 | __temp_23615;
        let __temp_23620 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23621 = __temp_23620 & 0x3fffffffu32;
        let __temp_23622 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23623 = __temp_23622 & 0x3fffffffu32;
        let __temp_23624 = self.__reg_state_7 == 0x3u32;
        let __temp_23625 = __temp_23624 & self.__reg_bus_enable_6;
        let __temp_23626 = if __temp_23625 { __temp_23623 } else { __temp_23621 };
        let __temp_23627 = __temp_23626 >> 0x2u32;
        let __temp_23628 = __temp_23627 & 0xfffffffu32;
        let __temp_23629 = __temp_23628 >> 0x18u32;
        let __temp_23630 = __temp_23629 & 0xfu32;
        let __temp_23631 = __temp_23630 == 0x0u32;
        let __temp_23632 = self.__reg_count_15 >> 0x5u32;
        let __temp_23633 = __temp_23632 & 0x1u32;
        let __temp_23634 = __temp_23633 != 0x0u32;
        let __temp_23635 = !__temp_23634;
        let __temp_23636 = !false;
        let __temp_23637 = __temp_23636 & __temp_23635;
        let __temp_23638 = self.__reg_state_7 == 0x3u32;
        let __temp_23639 = __temp_23638 & self.__reg_bus_enable_6;
        let __temp_23640 = __temp_23639 & self.__reg_bus_write_5;
        let __temp_23641 = __temp_23640 | __temp_23637;
        let __temp_23642 = self.__reg_state_7 == 0x3u32;
        let __temp_23643 = __temp_23642 & self.__reg_bus_enable_6;
        let __temp_23644 = self.__reg_state_7 == 0x0u32;
        let __temp_23645 = __temp_23644 | __temp_23643;
        let __temp_23646 = __temp_23645 & __temp_23641;
        let __temp_23647 = __temp_23646 & __temp_23631;
        let __temp_23648 = __temp_23647 & __temp_23619;
        let __temp_23649 = __temp_23648 & __temp_23609;
        let __temp_23650 = __temp_23649 & __temp_23596;
        self.__reg_program_ram_bus_read_data_valid_35_next = __temp_23650;
        self.__reg_stage_3_tile_addr_63_next = self.__reg_stage_2_tile_addr_64;
        self.__reg_stage_16_valid_145_next = self.__reg_stage_15_valid_146;
        let __temp_23651 = self.__reg_state_7 == 0x3u32;
        let __temp_23652 = __temp_23651 & self.__reg_bus_enable_6;
        let __temp_23653 = __temp_23652 & self.__reg_bus_write_5;
        let __temp_23654 = !__temp_23653;
        let __temp_23655 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23656 = __temp_23655 & 0x3fffffffu32;
        let __temp_23657 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23658 = __temp_23657 & 0x3fffffffu32;
        let __temp_23659 = self.__reg_state_7 == 0x3u32;
        let __temp_23660 = __temp_23659 & self.__reg_bus_enable_6;
        let __temp_23661 = if __temp_23660 { __temp_23658 } else { __temp_23656 };
        let __temp_23662 = __temp_23661 >> 0x2u32;
        let __temp_23663 = __temp_23662 & 0xfffffffu32;
        let __temp_23664 = __temp_23663 >> 0x18u32;
        let __temp_23665 = __temp_23664 & 0xfu32;
        let __temp_23666 = __temp_23665 == 0x1u32;
        let __temp_23667 = self.__reg_count_15 >> 0x5u32;
        let __temp_23668 = __temp_23667 & 0x1u32;
        let __temp_23669 = __temp_23668 != 0x0u32;
        let __temp_23670 = !__temp_23669;
        let __temp_23671 = !false;
        let __temp_23672 = __temp_23671 & __temp_23670;
        let __temp_23673 = self.__reg_state_7 == 0x3u32;
        let __temp_23674 = __temp_23673 & self.__reg_bus_enable_6;
        let __temp_23675 = __temp_23674 & self.__reg_bus_write_5;
        let __temp_23676 = __temp_23675 | __temp_23672;
        let __temp_23677 = self.__reg_state_7 == 0x3u32;
        let __temp_23678 = __temp_23677 & self.__reg_bus_enable_6;
        let __temp_23679 = self.__reg_state_7 == 0x0u32;
        let __temp_23680 = __temp_23679 | __temp_23678;
        let __temp_23681 = __temp_23680 & __temp_23676;
        let __temp_23682 = __temp_23681 & __temp_23666;
        let __temp_23683 = __temp_23682 & __temp_23654;
        self.__reg_ddr3_interface_bus_read_data_valid_4_next = __temp_23683;
        let __temp_23684 = self.__reg_mem_write_addr_422.wrapping_add(0x1u32);
        let __temp_23685 = __temp_23684 & 0xffu32;
        let __temp_23686 = if __temp_16730 { __temp_23685 } else { self.__reg_mem_write_addr_422 };
        self.__reg_mem_write_addr_422_next = __temp_23686;
        let __temp_23687 = self.color_buffer_element_1_37_read_port_0_value as u64;
        let __temp_23688 = self.color_buffer_element_0_32_read_port_0_value as u64;
        let __temp_23689 = __temp_23687 << 0x20u32;
        let __temp_23690 = __temp_23689 | __temp_23688;
        let __temp_23691 = self.color_buffer_element_2_38_read_port_0_value as u128;
        let __temp_23692 = __temp_23690 as u128;
        let __temp_23693 = __temp_23691 << 0x40u32;
        let __temp_23694 = __temp_23693 | __temp_23692;
        let __temp_23695 = self.color_buffer_element_3_39_read_port_0_value as u128;
        let __temp_23696 = __temp_23695 << 0x60u32;
        let __temp_23697 = __temp_23696 | __temp_23694;
        let __temp_23698 = __temp_23697 >> 0x60u32;
        let __temp_23699 = __temp_23698 as u32;
        let __temp_23700 = self.color_buffer_element_1_37_read_port_0_value as u64;
        let __temp_23701 = self.color_buffer_element_0_32_read_port_0_value as u64;
        let __temp_23702 = __temp_23700 << 0x20u32;
        let __temp_23703 = __temp_23702 | __temp_23701;
        let __temp_23704 = self.color_buffer_element_2_38_read_port_0_value as u128;
        let __temp_23705 = __temp_23703 as u128;
        let __temp_23706 = __temp_23704 << 0x40u32;
        let __temp_23707 = __temp_23706 | __temp_23705;
        let __temp_23708 = self.color_buffer_element_3_39_read_port_0_value as u128;
        let __temp_23709 = __temp_23708 << 0x60u32;
        let __temp_23710 = __temp_23709 | __temp_23707;
        let __temp_23711 = __temp_23710 >> 0x40u32;
        let __temp_23712 = __temp_23711 as u32;
        let __temp_23713 = self.__reg_stage_19_tile_addr_47 & 0x3u32;
        let __temp_23714 = __temp_23713 == 0x2u32;
        let __temp_23715 = if __temp_23714 { __temp_23712 } else { __temp_23699 };
        let __temp_23716 = self.color_buffer_element_1_37_read_port_0_value as u64;
        let __temp_23717 = self.color_buffer_element_0_32_read_port_0_value as u64;
        let __temp_23718 = __temp_23716 << 0x20u32;
        let __temp_23719 = __temp_23718 | __temp_23717;
        let __temp_23720 = self.color_buffer_element_2_38_read_port_0_value as u128;
        let __temp_23721 = __temp_23719 as u128;
        let __temp_23722 = __temp_23720 << 0x40u32;
        let __temp_23723 = __temp_23722 | __temp_23721;
        let __temp_23724 = self.color_buffer_element_3_39_read_port_0_value as u128;
        let __temp_23725 = __temp_23724 << 0x60u32;
        let __temp_23726 = __temp_23725 | __temp_23723;
        let __temp_23727 = __temp_23726 >> 0x20u32;
        let __temp_23728 = __temp_23727 as u32;
        let __temp_23729 = self.__reg_stage_19_tile_addr_47 & 0x3u32;
        let __temp_23730 = __temp_23729 == 0x1u32;
        let __temp_23731 = if __temp_23730 { __temp_23728 } else { __temp_23715 };
        let __temp_23732 = self.color_buffer_element_1_37_read_port_0_value as u64;
        let __temp_23733 = self.color_buffer_element_0_32_read_port_0_value as u64;
        let __temp_23734 = __temp_23732 << 0x20u32;
        let __temp_23735 = __temp_23734 | __temp_23733;
        let __temp_23736 = self.color_buffer_element_2_38_read_port_0_value as u128;
        let __temp_23737 = __temp_23735 as u128;
        let __temp_23738 = __temp_23736 << 0x40u32;
        let __temp_23739 = __temp_23738 | __temp_23737;
        let __temp_23740 = self.color_buffer_element_3_39_read_port_0_value as u128;
        let __temp_23741 = __temp_23740 << 0x60u32;
        let __temp_23742 = __temp_23741 | __temp_23739;
        let __temp_23743 = __temp_23742 as u32;
        let __temp_23744 = self.__reg_stage_19_tile_addr_47 & 0x3u32;
        let __temp_23745 = __temp_23744 == 0x0u32;
        let __temp_23746 = if __temp_23745 { __temp_23743 } else { __temp_23731 };
        self.__reg_stage_20_prev_color_300_next = __temp_23746;
        self.__reg_refinement_stage_0_buffer_0_prev_q_204_next = self.__reg_refinement_stage_0_q_205;
        let __temp_23747 = self.__reg_s_row_268.wrapping_add(self.__reg_s_dy_mirror_266);
        let __temp_23748 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_23749 = if __temp_23748 { __temp_23747 } else { self.__reg_s_row_268 };
        let __temp_23750 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23751 = __temp_23750 & 0x3fffffffu32;
        let __temp_23752 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23753 = __temp_23752 & 0x3fffffffu32;
        let __temp_23754 = self.__reg_state_7 == 0x3u32;
        let __temp_23755 = __temp_23754 & self.__reg_bus_enable_6;
        let __temp_23756 = if __temp_23755 { __temp_23753 } else { __temp_23751 };
        let __temp_23757 = __temp_23756 >> 0x2u32;
        let __temp_23758 = __temp_23757 & 0xfffffffu32;
        let __temp_23759 = __temp_23758 & 0xffffffu32;
        let __temp_23760 = __temp_23759 & 0xfffffu32;
        let __temp_23761 = __temp_23760 & 0x3fu32;
        let __temp_23762 = __temp_23761 == 0x0u32;
        let __temp_23763 = self.__reg_state_7 == 0x3u32;
        let __temp_23764 = __temp_23763 & self.__reg_bus_enable_6;
        let __temp_23765 = __temp_23764 & self.__reg_bus_write_5;
        let __temp_23766 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23767 = __temp_23766 & 0x3fffffffu32;
        let __temp_23768 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23769 = __temp_23768 & 0x3fffffffu32;
        let __temp_23770 = self.__reg_state_7 == 0x3u32;
        let __temp_23771 = __temp_23770 & self.__reg_bus_enable_6;
        let __temp_23772 = if __temp_23771 { __temp_23769 } else { __temp_23767 };
        let __temp_23773 = __temp_23772 >> 0x2u32;
        let __temp_23774 = __temp_23773 & 0xfffffffu32;
        let __temp_23775 = __temp_23774 & 0xffffffu32;
        let __temp_23776 = __temp_23775 >> 0x14u32;
        let __temp_23777 = __temp_23776 & 0xfu32;
        let __temp_23778 = __temp_23777 == 0x4u32;
        let __temp_23779 = self.__reg_count_12 >> 0x5u32;
        let __temp_23780 = __temp_23779 & 0x1u32;
        let __temp_23781 = __temp_23780 != 0x0u32;
        let __temp_23782 = !__temp_23781;
        let __temp_23783 = !false;
        let __temp_23784 = __temp_23783 & __temp_23782;
        let __temp_23785 = self.__reg_state_7 == 0x3u32;
        let __temp_23786 = __temp_23785 & self.__reg_bus_enable_6;
        let __temp_23787 = __temp_23786 & self.__reg_bus_write_5;
        let __temp_23788 = __temp_23787 | __temp_23784;
        let __temp_23789 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23790 = __temp_23789 & 0x3fffffffu32;
        let __temp_23791 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23792 = __temp_23791 & 0x3fffffffu32;
        let __temp_23793 = self.__reg_state_7 == 0x3u32;
        let __temp_23794 = __temp_23793 & self.__reg_bus_enable_6;
        let __temp_23795 = if __temp_23794 { __temp_23792 } else { __temp_23790 };
        let __temp_23796 = __temp_23795 >> 0x2u32;
        let __temp_23797 = __temp_23796 & 0xfffffffu32;
        let __temp_23798 = __temp_23797 >> 0x18u32;
        let __temp_23799 = __temp_23798 & 0xfu32;
        let __temp_23800 = __temp_23799 == 0x0u32;
        let __temp_23801 = self.__reg_count_15 >> 0x5u32;
        let __temp_23802 = __temp_23801 & 0x1u32;
        let __temp_23803 = __temp_23802 != 0x0u32;
        let __temp_23804 = !__temp_23803;
        let __temp_23805 = !false;
        let __temp_23806 = __temp_23805 & __temp_23804;
        let __temp_23807 = self.__reg_state_7 == 0x3u32;
        let __temp_23808 = __temp_23807 & self.__reg_bus_enable_6;
        let __temp_23809 = __temp_23808 & self.__reg_bus_write_5;
        let __temp_23810 = __temp_23809 | __temp_23806;
        let __temp_23811 = self.__reg_state_7 == 0x3u32;
        let __temp_23812 = __temp_23811 & self.__reg_bus_enable_6;
        let __temp_23813 = self.__reg_state_7 == 0x0u32;
        let __temp_23814 = __temp_23813 | __temp_23812;
        let __temp_23815 = __temp_23814 & __temp_23810;
        let __temp_23816 = __temp_23815 & __temp_23800;
        let __temp_23817 = __temp_23816 & __temp_23788;
        let __temp_23818 = __temp_23817 & __temp_23778;
        let __temp_23819 = __temp_23818 & __temp_23765;
        let __temp_23820 = __temp_23819 & __temp_23762;
        let __temp_23821 = if __temp_23820 { self.__reg_s_min_269 } else { __temp_23749 };
        self.__reg_s_row_268_next = __temp_23821;
        let __temp_23822 = self.__reg_mem_write_addr_428.wrapping_add(0x1u32);
        let __temp_23823 = __temp_23822 & 0x1fu32;
        let __temp_23824 = if __temp_13468 { __temp_23823 } else { self.__reg_mem_write_addr_428 };
        self.__reg_mem_write_addr_428_next = __temp_23824;
        let __temp_23825 = self.__reg_data_latch_416 & 0x1u32;
        let __temp_23826 = __temp_23825 != 0x0u32;
        let __temp_23827 = self.__reg_bit_counter_417 == 0x7u32;
        let __temp_23828 = if __temp_23827 { true } else { __temp_23826 };
        let __temp_23829 = self.__reg_state_418 == 0x2u32;
        let __temp_23830 = if __temp_23829 { __temp_23828 } else { self.__reg_tx_415 };
        let __temp_23831 = self.__reg_data_latch_416 & 0x1u32;
        let __temp_23832 = __temp_23831 != 0x0u32;
        let __temp_23833 = self.__reg_state_418 == 0x1u32;
        let __temp_23834 = if __temp_23833 { __temp_23832 } else { __temp_23830 };
        let __temp_23835 = self.__reg_tick_counter_419 == 0xd8u32;
        let __temp_23836 = if __temp_23835 { __temp_23834 } else { self.__reg_tx_415 };
        let __temp_23837 = if self.uart_rx_enable { false } else { self.__reg_tx_415 };
        let __temp_23838 = self.__reg_state_418 == 0x0u32;
        let __temp_23839 = if __temp_23838 { __temp_23837 } else { __temp_23836 };
        self.__reg_tx_415_next = __temp_23839;
        let __temp_23840 = self.__reg_mem_read_addr_20.wrapping_add(0x1u32);
        let __temp_23841 = __temp_23840 & 0x1fu32;
        let __temp_23842 = if __temp_16075 { __temp_23841 } else { self.__reg_mem_read_addr_20 };
        self.__reg_mem_read_addr_20_next = __temp_23842;
        let __temp_23843 = self.__reg_wait_counter_445.wrapping_add(0x1u32);
        let __temp_23844 = __temp_23843 & 0x3u32;
        let __temp_23845 = self.__reg_wait_counter_445.wrapping_add(0x1u32);
        let __temp_23846 = __temp_23845 & 0x3u32;
        let __temp_23847 = self.__reg_wait_counter_445 == 0x1u32;
        let __temp_23848 = if __temp_23847 { 0x0u32 } else { __temp_23846 };
        let __temp_23849 = self.__reg_state_446 == 0x1u32;
        let __temp_23850 = if __temp_23849 { __temp_23848 } else { __temp_23844 };
        let __temp_23851 = self.__reg_wait_counter_445.wrapping_add(0x1u32);
        let __temp_23852 = __temp_23851 & 0x3u32;
        let __temp_23853 = !self.__reg_tx_443;
        let __temp_23854 = if __temp_23853 { 0x0u32 } else { __temp_23852 };
        let __temp_23855 = self.__reg_state_446 == 0x0u32;
        let __temp_23856 = if __temp_23855 { __temp_23854 } else { __temp_23850 };
        let __temp_23857 = self.__reg_tick_counter_448 == 0x35u32;
        let __temp_23858 = if __temp_23857 { __temp_23856 } else { self.__reg_wait_counter_445 };
        self.__reg_wait_counter_445_next = __temp_23858;
        let __temp_23859 = self.__reg_w0_row_138.wrapping_add(self.__reg_w0_dy_mirror_136);
        let __temp_23860 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_23861 = if __temp_23860 { __temp_23859 } else { self.__reg_w0_row_138 };
        let __temp_23862 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23863 = __temp_23862 & 0x3fffffffu32;
        let __temp_23864 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23865 = __temp_23864 & 0x3fffffffu32;
        let __temp_23866 = self.__reg_state_7 == 0x3u32;
        let __temp_23867 = __temp_23866 & self.__reg_bus_enable_6;
        let __temp_23868 = if __temp_23867 { __temp_23865 } else { __temp_23863 };
        let __temp_23869 = __temp_23868 >> 0x2u32;
        let __temp_23870 = __temp_23869 & 0xfffffffu32;
        let __temp_23871 = __temp_23870 & 0xffffffu32;
        let __temp_23872 = __temp_23871 & 0xfffffu32;
        let __temp_23873 = __temp_23872 & 0x3fu32;
        let __temp_23874 = __temp_23873 == 0x0u32;
        let __temp_23875 = self.__reg_state_7 == 0x3u32;
        let __temp_23876 = __temp_23875 & self.__reg_bus_enable_6;
        let __temp_23877 = __temp_23876 & self.__reg_bus_write_5;
        let __temp_23878 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23879 = __temp_23878 & 0x3fffffffu32;
        let __temp_23880 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23881 = __temp_23880 & 0x3fffffffu32;
        let __temp_23882 = self.__reg_state_7 == 0x3u32;
        let __temp_23883 = __temp_23882 & self.__reg_bus_enable_6;
        let __temp_23884 = if __temp_23883 { __temp_23881 } else { __temp_23879 };
        let __temp_23885 = __temp_23884 >> 0x2u32;
        let __temp_23886 = __temp_23885 & 0xfffffffu32;
        let __temp_23887 = __temp_23886 & 0xffffffu32;
        let __temp_23888 = __temp_23887 >> 0x14u32;
        let __temp_23889 = __temp_23888 & 0xfu32;
        let __temp_23890 = __temp_23889 == 0x4u32;
        let __temp_23891 = self.__reg_count_12 >> 0x5u32;
        let __temp_23892 = __temp_23891 & 0x1u32;
        let __temp_23893 = __temp_23892 != 0x0u32;
        let __temp_23894 = !__temp_23893;
        let __temp_23895 = !false;
        let __temp_23896 = __temp_23895 & __temp_23894;
        let __temp_23897 = self.__reg_state_7 == 0x3u32;
        let __temp_23898 = __temp_23897 & self.__reg_bus_enable_6;
        let __temp_23899 = __temp_23898 & self.__reg_bus_write_5;
        let __temp_23900 = __temp_23899 | __temp_23896;
        let __temp_23901 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23902 = __temp_23901 & 0x3fffffffu32;
        let __temp_23903 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23904 = __temp_23903 & 0x3fffffffu32;
        let __temp_23905 = self.__reg_state_7 == 0x3u32;
        let __temp_23906 = __temp_23905 & self.__reg_bus_enable_6;
        let __temp_23907 = if __temp_23906 { __temp_23904 } else { __temp_23902 };
        let __temp_23908 = __temp_23907 >> 0x2u32;
        let __temp_23909 = __temp_23908 & 0xfffffffu32;
        let __temp_23910 = __temp_23909 >> 0x18u32;
        let __temp_23911 = __temp_23910 & 0xfu32;
        let __temp_23912 = __temp_23911 == 0x0u32;
        let __temp_23913 = self.__reg_count_15 >> 0x5u32;
        let __temp_23914 = __temp_23913 & 0x1u32;
        let __temp_23915 = __temp_23914 != 0x0u32;
        let __temp_23916 = !__temp_23915;
        let __temp_23917 = !false;
        let __temp_23918 = __temp_23917 & __temp_23916;
        let __temp_23919 = self.__reg_state_7 == 0x3u32;
        let __temp_23920 = __temp_23919 & self.__reg_bus_enable_6;
        let __temp_23921 = __temp_23920 & self.__reg_bus_write_5;
        let __temp_23922 = __temp_23921 | __temp_23918;
        let __temp_23923 = self.__reg_state_7 == 0x3u32;
        let __temp_23924 = __temp_23923 & self.__reg_bus_enable_6;
        let __temp_23925 = self.__reg_state_7 == 0x0u32;
        let __temp_23926 = __temp_23925 | __temp_23924;
        let __temp_23927 = __temp_23926 & __temp_23922;
        let __temp_23928 = __temp_23927 & __temp_23912;
        let __temp_23929 = __temp_23928 & __temp_23900;
        let __temp_23930 = __temp_23929 & __temp_23890;
        let __temp_23931 = __temp_23930 & __temp_23877;
        let __temp_23932 = __temp_23931 & __temp_23874;
        let __temp_23933 = if __temp_23932 { self.__reg_w0_min_139 } else { __temp_23861 };
        self.__reg_w0_row_138_next = __temp_23933;
        let __temp_23934 = self.__reg_refinement_stage_2_q_199 as u64;
        let __temp_23935 = self.__reg_refinement_stage_2_e_216 as u64;
        let __temp_23936 = __temp_23934 * __temp_23935;
        let __temp_23937 = __temp_23936 >> 0x20u32;
        let __temp_23938 = __temp_23937 as u32;
        self.__reg_refinement_stage_2_buffer_0_q_215_next = __temp_23938;
        let __temp_23939 = self.__reg_mem_write_addr_432.wrapping_add(0x1u32);
        let __temp_23940 = __temp_23939 & 0x1fu32;
        let __temp_23941 = if __temp_11341 { __temp_23940 } else { self.__reg_mem_write_addr_432 };
        self.__reg_mem_write_addr_432_next = __temp_23941;
        let __temp_23942 = self.__reg_data_latch_416 >> 0x1u32;
        let __temp_23943 = __temp_23942 & 0x7fu32;
        let __temp_23944 = false as u32;
        let __temp_23945 = __temp_23944 << 0x7u32;
        let __temp_23946 = __temp_23945 | __temp_23943;
        let __temp_23947 = self.__reg_bit_counter_417 == 0x7u32;
        let __temp_23948 = if __temp_23947 { self.__reg_data_latch_416 } else { __temp_23946 };
        let __temp_23949 = self.__reg_state_418 == 0x2u32;
        let __temp_23950 = if __temp_23949 { __temp_23948 } else { self.__reg_data_latch_416 };
        let __temp_23951 = self.__reg_data_latch_416 >> 0x1u32;
        let __temp_23952 = __temp_23951 & 0x7fu32;
        let __temp_23953 = false as u32;
        let __temp_23954 = __temp_23953 << 0x7u32;
        let __temp_23955 = __temp_23954 | __temp_23952;
        let __temp_23956 = self.__reg_state_418 == 0x1u32;
        let __temp_23957 = if __temp_23956 { __temp_23955 } else { __temp_23950 };
        let __temp_23958 = self.__reg_tick_counter_419 == 0xd8u32;
        let __temp_23959 = if __temp_23958 { __temp_23957 } else { self.__reg_data_latch_416 };
        let __temp_23960 = self.uart_rx_data & 0xffu32;
        let __temp_23961 = if self.uart_rx_enable { __temp_23960 } else { self.__reg_data_latch_416 };
        let __temp_23962 = self.__reg_state_418 == 0x0u32;
        let __temp_23963 = if __temp_23962 { __temp_23961 } else { __temp_23959 };
        self.__reg_data_latch_416_next = __temp_23963;
        let __temp_23964 = self.__reg_t_row_243.wrapping_add(self.__reg_t_dy_mirror_241);
        let __temp_23965 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_23966 = if __temp_23965 { __temp_23964 } else { self.__reg_t_row_243 };
        let __temp_23967 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23968 = __temp_23967 & 0x3fffffffu32;
        let __temp_23969 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23970 = __temp_23969 & 0x3fffffffu32;
        let __temp_23971 = self.__reg_state_7 == 0x3u32;
        let __temp_23972 = __temp_23971 & self.__reg_bus_enable_6;
        let __temp_23973 = if __temp_23972 { __temp_23970 } else { __temp_23968 };
        let __temp_23974 = __temp_23973 >> 0x2u32;
        let __temp_23975 = __temp_23974 & 0xfffffffu32;
        let __temp_23976 = __temp_23975 & 0xffffffu32;
        let __temp_23977 = __temp_23976 & 0xfffffu32;
        let __temp_23978 = __temp_23977 & 0x3fu32;
        let __temp_23979 = __temp_23978 == 0x0u32;
        let __temp_23980 = self.__reg_state_7 == 0x3u32;
        let __temp_23981 = __temp_23980 & self.__reg_bus_enable_6;
        let __temp_23982 = __temp_23981 & self.__reg_bus_write_5;
        let __temp_23983 = self.__reg_pc_13 >> 0x2u32;
        let __temp_23984 = __temp_23983 & 0x3fffffffu32;
        let __temp_23985 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_23986 = __temp_23985 & 0x3fffffffu32;
        let __temp_23987 = self.__reg_state_7 == 0x3u32;
        let __temp_23988 = __temp_23987 & self.__reg_bus_enable_6;
        let __temp_23989 = if __temp_23988 { __temp_23986 } else { __temp_23984 };
        let __temp_23990 = __temp_23989 >> 0x2u32;
        let __temp_23991 = __temp_23990 & 0xfffffffu32;
        let __temp_23992 = __temp_23991 & 0xffffffu32;
        let __temp_23993 = __temp_23992 >> 0x14u32;
        let __temp_23994 = __temp_23993 & 0xfu32;
        let __temp_23995 = __temp_23994 == 0x4u32;
        let __temp_23996 = self.__reg_count_12 >> 0x5u32;
        let __temp_23997 = __temp_23996 & 0x1u32;
        let __temp_23998 = __temp_23997 != 0x0u32;
        let __temp_23999 = !__temp_23998;
        let __temp_24000 = !false;
        let __temp_24001 = __temp_24000 & __temp_23999;
        let __temp_24002 = self.__reg_state_7 == 0x3u32;
        let __temp_24003 = __temp_24002 & self.__reg_bus_enable_6;
        let __temp_24004 = __temp_24003 & self.__reg_bus_write_5;
        let __temp_24005 = __temp_24004 | __temp_24001;
        let __temp_24006 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24007 = __temp_24006 & 0x3fffffffu32;
        let __temp_24008 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24009 = __temp_24008 & 0x3fffffffu32;
        let __temp_24010 = self.__reg_state_7 == 0x3u32;
        let __temp_24011 = __temp_24010 & self.__reg_bus_enable_6;
        let __temp_24012 = if __temp_24011 { __temp_24009 } else { __temp_24007 };
        let __temp_24013 = __temp_24012 >> 0x2u32;
        let __temp_24014 = __temp_24013 & 0xfffffffu32;
        let __temp_24015 = __temp_24014 >> 0x18u32;
        let __temp_24016 = __temp_24015 & 0xfu32;
        let __temp_24017 = __temp_24016 == 0x0u32;
        let __temp_24018 = self.__reg_count_15 >> 0x5u32;
        let __temp_24019 = __temp_24018 & 0x1u32;
        let __temp_24020 = __temp_24019 != 0x0u32;
        let __temp_24021 = !__temp_24020;
        let __temp_24022 = !false;
        let __temp_24023 = __temp_24022 & __temp_24021;
        let __temp_24024 = self.__reg_state_7 == 0x3u32;
        let __temp_24025 = __temp_24024 & self.__reg_bus_enable_6;
        let __temp_24026 = __temp_24025 & self.__reg_bus_write_5;
        let __temp_24027 = __temp_24026 | __temp_24023;
        let __temp_24028 = self.__reg_state_7 == 0x3u32;
        let __temp_24029 = __temp_24028 & self.__reg_bus_enable_6;
        let __temp_24030 = self.__reg_state_7 == 0x0u32;
        let __temp_24031 = __temp_24030 | __temp_24029;
        let __temp_24032 = __temp_24031 & __temp_24027;
        let __temp_24033 = __temp_24032 & __temp_24017;
        let __temp_24034 = __temp_24033 & __temp_24005;
        let __temp_24035 = __temp_24034 & __temp_23995;
        let __temp_24036 = __temp_24035 & __temp_23982;
        let __temp_24037 = __temp_24036 & __temp_23979;
        let __temp_24038 = if __temp_24037 { self.__reg_t_min_244 } else { __temp_23966 };
        self.__reg_t_row_243_next = __temp_24038;
        let __temp_24039 = self.__reg_stage_15_s_248 >> 0x14u32;
        let __temp_24040 = __temp_24039 as u32;
        let __temp_24041 = __temp_24040 & 0xfu32;
        let __temp_24042 = false as u32;
        let __temp_24043 = __temp_24042 << 0x4u32;
        let __temp_24044 = __temp_24043 | __temp_24041;
        let __temp_24045 = false as u32;
        let __temp_24046 = __temp_24045 << 0x4u32;
        let __temp_24047 = __temp_24046 | 0x0u32;
        let __temp_24048 = !self.__reg_texture_settings_245;
        let __temp_24049 = if __temp_24048 { __temp_24047 } else { __temp_24044 };
        let __temp_24050 = self.__reg_stage_15_s_248 >> 0x14u32;
        let __temp_24051 = __temp_24050 as u32;
        let __temp_24052 = __temp_24051 & 0xfu32;
        let __temp_24053 = false as u32;
        let __temp_24054 = __temp_24053 << 0x4u32;
        let __temp_24055 = __temp_24054 | __temp_24052;
        let __temp_24056 = true as u32;
        let __temp_24057 = __temp_24056 << 0x4u32;
        let __temp_24058 = __temp_24057 | 0x0u32;
        let __temp_24059 = __temp_24058.wrapping_sub(__temp_24055);
        let __temp_24060 = __temp_24059 & 0x1fu32;
        let __temp_24061 = true as u32;
        let __temp_24062 = __temp_24061 << 0x4u32;
        let __temp_24063 = __temp_24062 | 0x0u32;
        let __temp_24064 = !self.__reg_texture_settings_245;
        let __temp_24065 = if __temp_24064 { __temp_24063 } else { __temp_24060 };
        let __temp_24066 = self.__reg_stage_15_s_248 >> 0x18u32;
        let __temp_24067 = __temp_24066 as u32;
        let __temp_24068 = __temp_24067 & 0xffu32;
        let __temp_24069 = __temp_24068 & 0x1u32;
        let __temp_24070 = __temp_24069 != 0x0u32;
        let __temp_24071 = !__temp_24070;
        let __temp_24072 = if __temp_24071 { __temp_24065 } else { __temp_24049 };
        self.__reg_stage_16_one_minus_s_fract_270_next = __temp_24072;
        let __temp_24073 = self.__reg_refinement_stage_1_q_202 as u64;
        let __temp_24074 = self.__reg_refinement_stage_1_e_211 as u64;
        let __temp_24075 = __temp_24073 * __temp_24074;
        let __temp_24076 = __temp_24075 >> 0x20u32;
        let __temp_24077 = __temp_24076 as u32;
        self.__reg_refinement_stage_1_buffer_0_q_210_next = __temp_24077;
        let __temp_24078 = false as u32;
        let __temp_24079 = __temp_24078 << 0x5u32;
        let __temp_24080 = __temp_24079 | self.__reg_shift_stage_shr_173;
        let __temp_24081 = 0x20u32.wrapping_sub(__temp_24080);
        let __temp_24082 = __temp_24081 & 0x3fu32;
        let __temp_24083 = 0x1u32.checked_shl(std::cmp::min(__temp_24082, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_24084 = self.__reg_shift_stage_q_193.checked_shr(std::cmp::min(self.__reg_shift_stage_shr_173, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_24085 = __temp_24084 | __temp_24083;
        self.__reg_stage_14_w_172_next = __temp_24085;
        self.__reg_stage_15_z_76_next = self.__reg_stage_14_z_77;
        self.__reg_stage_6_tile_addr_60_next = self.__reg_stage_5_tile_addr_61;
        let __temp_24086 = self.__reg_s_263.wrapping_add(self.__reg_s_dx_mirror_264);
        let __temp_24087 = self.__reg_s_row_268.wrapping_add(self.__reg_s_dy_mirror_266);
        let __temp_24088 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_24089 = if __temp_24088 { __temp_24087 } else { __temp_24086 };
        let __temp_24090 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24091 = __temp_24090 & 0x3fffffffu32;
        let __temp_24092 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24093 = __temp_24092 & 0x3fffffffu32;
        let __temp_24094 = self.__reg_state_7 == 0x3u32;
        let __temp_24095 = __temp_24094 & self.__reg_bus_enable_6;
        let __temp_24096 = if __temp_24095 { __temp_24093 } else { __temp_24091 };
        let __temp_24097 = __temp_24096 >> 0x2u32;
        let __temp_24098 = __temp_24097 & 0xfffffffu32;
        let __temp_24099 = __temp_24098 & 0xffffffu32;
        let __temp_24100 = __temp_24099 & 0xfffffu32;
        let __temp_24101 = __temp_24100 & 0x3fu32;
        let __temp_24102 = __temp_24101 == 0x0u32;
        let __temp_24103 = self.__reg_state_7 == 0x3u32;
        let __temp_24104 = __temp_24103 & self.__reg_bus_enable_6;
        let __temp_24105 = __temp_24104 & self.__reg_bus_write_5;
        let __temp_24106 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24107 = __temp_24106 & 0x3fffffffu32;
        let __temp_24108 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24109 = __temp_24108 & 0x3fffffffu32;
        let __temp_24110 = self.__reg_state_7 == 0x3u32;
        let __temp_24111 = __temp_24110 & self.__reg_bus_enable_6;
        let __temp_24112 = if __temp_24111 { __temp_24109 } else { __temp_24107 };
        let __temp_24113 = __temp_24112 >> 0x2u32;
        let __temp_24114 = __temp_24113 & 0xfffffffu32;
        let __temp_24115 = __temp_24114 & 0xffffffu32;
        let __temp_24116 = __temp_24115 >> 0x14u32;
        let __temp_24117 = __temp_24116 & 0xfu32;
        let __temp_24118 = __temp_24117 == 0x4u32;
        let __temp_24119 = self.__reg_count_12 >> 0x5u32;
        let __temp_24120 = __temp_24119 & 0x1u32;
        let __temp_24121 = __temp_24120 != 0x0u32;
        let __temp_24122 = !__temp_24121;
        let __temp_24123 = !false;
        let __temp_24124 = __temp_24123 & __temp_24122;
        let __temp_24125 = self.__reg_state_7 == 0x3u32;
        let __temp_24126 = __temp_24125 & self.__reg_bus_enable_6;
        let __temp_24127 = __temp_24126 & self.__reg_bus_write_5;
        let __temp_24128 = __temp_24127 | __temp_24124;
        let __temp_24129 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24130 = __temp_24129 & 0x3fffffffu32;
        let __temp_24131 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24132 = __temp_24131 & 0x3fffffffu32;
        let __temp_24133 = self.__reg_state_7 == 0x3u32;
        let __temp_24134 = __temp_24133 & self.__reg_bus_enable_6;
        let __temp_24135 = if __temp_24134 { __temp_24132 } else { __temp_24130 };
        let __temp_24136 = __temp_24135 >> 0x2u32;
        let __temp_24137 = __temp_24136 & 0xfffffffu32;
        let __temp_24138 = __temp_24137 >> 0x18u32;
        let __temp_24139 = __temp_24138 & 0xfu32;
        let __temp_24140 = __temp_24139 == 0x0u32;
        let __temp_24141 = self.__reg_count_15 >> 0x5u32;
        let __temp_24142 = __temp_24141 & 0x1u32;
        let __temp_24143 = __temp_24142 != 0x0u32;
        let __temp_24144 = !__temp_24143;
        let __temp_24145 = !false;
        let __temp_24146 = __temp_24145 & __temp_24144;
        let __temp_24147 = self.__reg_state_7 == 0x3u32;
        let __temp_24148 = __temp_24147 & self.__reg_bus_enable_6;
        let __temp_24149 = __temp_24148 & self.__reg_bus_write_5;
        let __temp_24150 = __temp_24149 | __temp_24146;
        let __temp_24151 = self.__reg_state_7 == 0x3u32;
        let __temp_24152 = __temp_24151 & self.__reg_bus_enable_6;
        let __temp_24153 = self.__reg_state_7 == 0x0u32;
        let __temp_24154 = __temp_24153 | __temp_24152;
        let __temp_24155 = __temp_24154 & __temp_24150;
        let __temp_24156 = __temp_24155 & __temp_24140;
        let __temp_24157 = __temp_24156 & __temp_24128;
        let __temp_24158 = __temp_24157 & __temp_24118;
        let __temp_24159 = __temp_24158 & __temp_24105;
        let __temp_24160 = __temp_24159 & __temp_24102;
        let __temp_24161 = if __temp_24160 { self.__reg_s_min_269 } else { __temp_24089 };
        self.__reg_s_263_next = __temp_24161;
        self.__reg_stage_6_edge_test_113_next = self.__reg_stage_5_edge_test_114;
        let __temp_24162 = self.__reg_bus_write_data_1 as u128;
        let __temp_24163 = __temp_24162 << 0x60u32;
        let __temp_24164 = __temp_24163 | 0x0u128;
        let __temp_24165 = 0x0u32 as u64;
        let __temp_24166 = self.__reg_bus_write_data_1 as u64;
        let __temp_24167 = __temp_24165 << 0x20u32;
        let __temp_24168 = __temp_24167 | __temp_24166;
        let __temp_24169 = __temp_24168 as u128;
        let __temp_24170 = 0x0u64 as u128;
        let __temp_24171 = __temp_24169 << 0x40u32;
        let __temp_24172 = __temp_24171 | __temp_24170;
        let __temp_24173 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24174 = __temp_24173 & 0x3fffffffu32;
        let __temp_24175 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24176 = __temp_24175 & 0x3fffffffu32;
        let __temp_24177 = self.__reg_state_7 == 0x3u32;
        let __temp_24178 = __temp_24177 & self.__reg_bus_enable_6;
        let __temp_24179 = if __temp_24178 { __temp_24176 } else { __temp_24174 };
        let __temp_24180 = __temp_24179 & 0x3u32;
        let __temp_24181 = __temp_24180 == 0x2u32;
        let __temp_24182 = if __temp_24181 { __temp_24172 } else { __temp_24164 };
        let __temp_24183 = 0x0u64 as u128;
        let __temp_24184 = self.__reg_bus_write_data_1 as u128;
        let __temp_24185 = __temp_24183 << 0x20u32;
        let __temp_24186 = __temp_24185 | __temp_24184;
        let __temp_24187 = 0x0u32 as u128;
        let __temp_24188 = __temp_24186 << 0x20u32;
        let __temp_24189 = __temp_24188 | __temp_24187;
        let __temp_24190 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24191 = __temp_24190 & 0x3fffffffu32;
        let __temp_24192 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24193 = __temp_24192 & 0x3fffffffu32;
        let __temp_24194 = self.__reg_state_7 == 0x3u32;
        let __temp_24195 = __temp_24194 & self.__reg_bus_enable_6;
        let __temp_24196 = if __temp_24195 { __temp_24193 } else { __temp_24191 };
        let __temp_24197 = __temp_24196 & 0x3u32;
        let __temp_24198 = __temp_24197 == 0x1u32;
        let __temp_24199 = if __temp_24198 { __temp_24189 } else { __temp_24182 };
        let __temp_24200 = self.__reg_bus_write_data_1 as u128;
        let __temp_24201 = 0x0u128 << 0x20u32;
        let __temp_24202 = __temp_24201 | __temp_24200;
        let __temp_24203 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24204 = __temp_24203 & 0x3fffffffu32;
        let __temp_24205 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24206 = __temp_24205 & 0x3fffffffu32;
        let __temp_24207 = self.__reg_state_7 == 0x3u32;
        let __temp_24208 = __temp_24207 & self.__reg_bus_enable_6;
        let __temp_24209 = if __temp_24208 { __temp_24206 } else { __temp_24204 };
        let __temp_24210 = __temp_24209 & 0x3u32;
        let __temp_24211 = __temp_24210 == 0x0u32;
        let __temp_24212 = if __temp_24211 { __temp_24202 } else { __temp_24199 };
        let __temp_24213 = __temp_24212 as u32;
        let __temp_24214 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24215 = __temp_24214 & 0x3fffffffu32;
        let __temp_24216 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24217 = __temp_24216 & 0x3fffffffu32;
        let __temp_24218 = self.__reg_state_7 == 0x3u32;
        let __temp_24219 = __temp_24218 & self.__reg_bus_enable_6;
        let __temp_24220 = if __temp_24219 { __temp_24217 } else { __temp_24215 };
        let __temp_24221 = __temp_24220 >> 0x2u32;
        let __temp_24222 = __temp_24221 & 0xfffffffu32;
        let __temp_24223 = __temp_24222 & 0xffffffu32;
        let __temp_24224 = __temp_24223 & 0xfffffu32;
        let __temp_24225 = __temp_24224 & 0x3fu32;
        let __temp_24226 = __temp_24225 == 0x1au32;
        let __temp_24227 = self.__reg_state_7 == 0x3u32;
        let __temp_24228 = __temp_24227 & self.__reg_bus_enable_6;
        let __temp_24229 = __temp_24228 & self.__reg_bus_write_5;
        let __temp_24230 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24231 = __temp_24230 & 0x3fffffffu32;
        let __temp_24232 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24233 = __temp_24232 & 0x3fffffffu32;
        let __temp_24234 = self.__reg_state_7 == 0x3u32;
        let __temp_24235 = __temp_24234 & self.__reg_bus_enable_6;
        let __temp_24236 = if __temp_24235 { __temp_24233 } else { __temp_24231 };
        let __temp_24237 = __temp_24236 >> 0x2u32;
        let __temp_24238 = __temp_24237 & 0xfffffffu32;
        let __temp_24239 = __temp_24238 & 0xffffffu32;
        let __temp_24240 = __temp_24239 >> 0x14u32;
        let __temp_24241 = __temp_24240 & 0xfu32;
        let __temp_24242 = __temp_24241 == 0x4u32;
        let __temp_24243 = self.__reg_count_12 >> 0x5u32;
        let __temp_24244 = __temp_24243 & 0x1u32;
        let __temp_24245 = __temp_24244 != 0x0u32;
        let __temp_24246 = !__temp_24245;
        let __temp_24247 = !false;
        let __temp_24248 = __temp_24247 & __temp_24246;
        let __temp_24249 = self.__reg_state_7 == 0x3u32;
        let __temp_24250 = __temp_24249 & self.__reg_bus_enable_6;
        let __temp_24251 = __temp_24250 & self.__reg_bus_write_5;
        let __temp_24252 = __temp_24251 | __temp_24248;
        let __temp_24253 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24254 = __temp_24253 & 0x3fffffffu32;
        let __temp_24255 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24256 = __temp_24255 & 0x3fffffffu32;
        let __temp_24257 = self.__reg_state_7 == 0x3u32;
        let __temp_24258 = __temp_24257 & self.__reg_bus_enable_6;
        let __temp_24259 = if __temp_24258 { __temp_24256 } else { __temp_24254 };
        let __temp_24260 = __temp_24259 >> 0x2u32;
        let __temp_24261 = __temp_24260 & 0xfffffffu32;
        let __temp_24262 = __temp_24261 >> 0x18u32;
        let __temp_24263 = __temp_24262 & 0xfu32;
        let __temp_24264 = __temp_24263 == 0x0u32;
        let __temp_24265 = self.__reg_count_15 >> 0x5u32;
        let __temp_24266 = __temp_24265 & 0x1u32;
        let __temp_24267 = __temp_24266 != 0x0u32;
        let __temp_24268 = !__temp_24267;
        let __temp_24269 = !false;
        let __temp_24270 = __temp_24269 & __temp_24268;
        let __temp_24271 = self.__reg_state_7 == 0x3u32;
        let __temp_24272 = __temp_24271 & self.__reg_bus_enable_6;
        let __temp_24273 = __temp_24272 & self.__reg_bus_write_5;
        let __temp_24274 = __temp_24273 | __temp_24270;
        let __temp_24275 = self.__reg_state_7 == 0x3u32;
        let __temp_24276 = __temp_24275 & self.__reg_bus_enable_6;
        let __temp_24277 = self.__reg_state_7 == 0x0u32;
        let __temp_24278 = __temp_24277 | __temp_24276;
        let __temp_24279 = __temp_24278 & __temp_24274;
        let __temp_24280 = __temp_24279 & __temp_24264;
        let __temp_24281 = __temp_24280 & __temp_24252;
        let __temp_24282 = __temp_24281 & __temp_24242;
        let __temp_24283 = __temp_24282 & __temp_24229;
        let __temp_24284 = __temp_24283 & __temp_24226;
        let __temp_24285 = if __temp_24284 { __temp_24213 } else { self.__reg_w_inverse_dx_188 };
        self.__reg_w_inverse_dx_188_next = __temp_24285;
        let __temp_24286 = self.__reg_bus_write_data_1 as u128;
        let __temp_24287 = __temp_24286 << 0x60u32;
        let __temp_24288 = __temp_24287 | 0x0u128;
        let __temp_24289 = 0x0u32 as u64;
        let __temp_24290 = self.__reg_bus_write_data_1 as u64;
        let __temp_24291 = __temp_24289 << 0x20u32;
        let __temp_24292 = __temp_24291 | __temp_24290;
        let __temp_24293 = __temp_24292 as u128;
        let __temp_24294 = 0x0u64 as u128;
        let __temp_24295 = __temp_24293 << 0x40u32;
        let __temp_24296 = __temp_24295 | __temp_24294;
        let __temp_24297 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24298 = __temp_24297 & 0x3fffffffu32;
        let __temp_24299 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24300 = __temp_24299 & 0x3fffffffu32;
        let __temp_24301 = self.__reg_state_7 == 0x3u32;
        let __temp_24302 = __temp_24301 & self.__reg_bus_enable_6;
        let __temp_24303 = if __temp_24302 { __temp_24300 } else { __temp_24298 };
        let __temp_24304 = __temp_24303 & 0x3u32;
        let __temp_24305 = __temp_24304 == 0x2u32;
        let __temp_24306 = if __temp_24305 { __temp_24296 } else { __temp_24288 };
        let __temp_24307 = 0x0u64 as u128;
        let __temp_24308 = self.__reg_bus_write_data_1 as u128;
        let __temp_24309 = __temp_24307 << 0x20u32;
        let __temp_24310 = __temp_24309 | __temp_24308;
        let __temp_24311 = 0x0u32 as u128;
        let __temp_24312 = __temp_24310 << 0x20u32;
        let __temp_24313 = __temp_24312 | __temp_24311;
        let __temp_24314 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24315 = __temp_24314 & 0x3fffffffu32;
        let __temp_24316 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24317 = __temp_24316 & 0x3fffffffu32;
        let __temp_24318 = self.__reg_state_7 == 0x3u32;
        let __temp_24319 = __temp_24318 & self.__reg_bus_enable_6;
        let __temp_24320 = if __temp_24319 { __temp_24317 } else { __temp_24315 };
        let __temp_24321 = __temp_24320 & 0x3u32;
        let __temp_24322 = __temp_24321 == 0x1u32;
        let __temp_24323 = if __temp_24322 { __temp_24313 } else { __temp_24306 };
        let __temp_24324 = self.__reg_bus_write_data_1 as u128;
        let __temp_24325 = 0x0u128 << 0x20u32;
        let __temp_24326 = __temp_24325 | __temp_24324;
        let __temp_24327 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24328 = __temp_24327 & 0x3fffffffu32;
        let __temp_24329 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24330 = __temp_24329 & 0x3fffffffu32;
        let __temp_24331 = self.__reg_state_7 == 0x3u32;
        let __temp_24332 = __temp_24331 & self.__reg_bus_enable_6;
        let __temp_24333 = if __temp_24332 { __temp_24330 } else { __temp_24328 };
        let __temp_24334 = __temp_24333 & 0x3u32;
        let __temp_24335 = __temp_24334 == 0x0u32;
        let __temp_24336 = if __temp_24335 { __temp_24326 } else { __temp_24323 };
        let __temp_24337 = __temp_24336 as u32;
        let __temp_24338 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24339 = __temp_24338 & 0x3fffffffu32;
        let __temp_24340 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24341 = __temp_24340 & 0x3fffffffu32;
        let __temp_24342 = self.__reg_state_7 == 0x3u32;
        let __temp_24343 = __temp_24342 & self.__reg_bus_enable_6;
        let __temp_24344 = if __temp_24343 { __temp_24341 } else { __temp_24339 };
        let __temp_24345 = __temp_24344 >> 0x2u32;
        let __temp_24346 = __temp_24345 & 0xfffffffu32;
        let __temp_24347 = __temp_24346 & 0xffffffu32;
        let __temp_24348 = __temp_24347 & 0xfffffu32;
        let __temp_24349 = __temp_24348 & 0x3fu32;
        let __temp_24350 = __temp_24349 == 0xau32;
        let __temp_24351 = self.__reg_state_7 == 0x3u32;
        let __temp_24352 = __temp_24351 & self.__reg_bus_enable_6;
        let __temp_24353 = __temp_24352 & self.__reg_bus_write_5;
        let __temp_24354 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24355 = __temp_24354 & 0x3fffffffu32;
        let __temp_24356 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24357 = __temp_24356 & 0x3fffffffu32;
        let __temp_24358 = self.__reg_state_7 == 0x3u32;
        let __temp_24359 = __temp_24358 & self.__reg_bus_enable_6;
        let __temp_24360 = if __temp_24359 { __temp_24357 } else { __temp_24355 };
        let __temp_24361 = __temp_24360 >> 0x2u32;
        let __temp_24362 = __temp_24361 & 0xfffffffu32;
        let __temp_24363 = __temp_24362 & 0xffffffu32;
        let __temp_24364 = __temp_24363 >> 0x14u32;
        let __temp_24365 = __temp_24364 & 0xfu32;
        let __temp_24366 = __temp_24365 == 0x4u32;
        let __temp_24367 = self.__reg_count_12 >> 0x5u32;
        let __temp_24368 = __temp_24367 & 0x1u32;
        let __temp_24369 = __temp_24368 != 0x0u32;
        let __temp_24370 = !__temp_24369;
        let __temp_24371 = !false;
        let __temp_24372 = __temp_24371 & __temp_24370;
        let __temp_24373 = self.__reg_state_7 == 0x3u32;
        let __temp_24374 = __temp_24373 & self.__reg_bus_enable_6;
        let __temp_24375 = __temp_24374 & self.__reg_bus_write_5;
        let __temp_24376 = __temp_24375 | __temp_24372;
        let __temp_24377 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24378 = __temp_24377 & 0x3fffffffu32;
        let __temp_24379 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24380 = __temp_24379 & 0x3fffffffu32;
        let __temp_24381 = self.__reg_state_7 == 0x3u32;
        let __temp_24382 = __temp_24381 & self.__reg_bus_enable_6;
        let __temp_24383 = if __temp_24382 { __temp_24380 } else { __temp_24378 };
        let __temp_24384 = __temp_24383 >> 0x2u32;
        let __temp_24385 = __temp_24384 & 0xfffffffu32;
        let __temp_24386 = __temp_24385 >> 0x18u32;
        let __temp_24387 = __temp_24386 & 0xfu32;
        let __temp_24388 = __temp_24387 == 0x0u32;
        let __temp_24389 = self.__reg_count_15 >> 0x5u32;
        let __temp_24390 = __temp_24389 & 0x1u32;
        let __temp_24391 = __temp_24390 != 0x0u32;
        let __temp_24392 = !__temp_24391;
        let __temp_24393 = !false;
        let __temp_24394 = __temp_24393 & __temp_24392;
        let __temp_24395 = self.__reg_state_7 == 0x3u32;
        let __temp_24396 = __temp_24395 & self.__reg_bus_enable_6;
        let __temp_24397 = __temp_24396 & self.__reg_bus_write_5;
        let __temp_24398 = __temp_24397 | __temp_24394;
        let __temp_24399 = self.__reg_state_7 == 0x3u32;
        let __temp_24400 = __temp_24399 & self.__reg_bus_enable_6;
        let __temp_24401 = self.__reg_state_7 == 0x0u32;
        let __temp_24402 = __temp_24401 | __temp_24400;
        let __temp_24403 = __temp_24402 & __temp_24398;
        let __temp_24404 = __temp_24403 & __temp_24388;
        let __temp_24405 = __temp_24404 & __temp_24376;
        let __temp_24406 = __temp_24405 & __temp_24366;
        let __temp_24407 = __temp_24406 & __temp_24353;
        let __temp_24408 = __temp_24407 & __temp_24350;
        let __temp_24409 = if __temp_24408 { __temp_24337 } else { self.__reg_w2_min_125 };
        self.__reg_w2_min_125_next = __temp_24409;
        self.__reg_stage_12_edge_test_107_next = self.__reg_stage_11_edge_test_108;
        let __temp_24410 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24411 = __temp_24410 & 0x3fffffffu32;
        let __temp_24412 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24413 = __temp_24412 & 0x3fffffffu32;
        let __temp_24414 = self.__reg_state_7 == 0x3u32;
        let __temp_24415 = __temp_24414 & self.__reg_bus_enable_6;
        let __temp_24416 = if __temp_24415 { __temp_24413 } else { __temp_24411 };
        let __temp_24417 = __temp_24416 >> 0x2u32;
        let __temp_24418 = __temp_24417 & 0xfffffffu32;
        let __temp_24419 = __temp_24418 & 0xffffffu32;
        let __temp_24420 = __temp_24419 & 0xfffffu32;
        let __temp_24421 = __temp_24420 & 0x3fu32;
        let __temp_24422 = __temp_24421 == 0x0u32;
        let __temp_24423 = self.__reg_state_7 == 0x3u32;
        let __temp_24424 = __temp_24423 & self.__reg_bus_enable_6;
        let __temp_24425 = __temp_24424 & self.__reg_bus_write_5;
        let __temp_24426 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24427 = __temp_24426 & 0x3fffffffu32;
        let __temp_24428 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24429 = __temp_24428 & 0x3fffffffu32;
        let __temp_24430 = self.__reg_state_7 == 0x3u32;
        let __temp_24431 = __temp_24430 & self.__reg_bus_enable_6;
        let __temp_24432 = if __temp_24431 { __temp_24429 } else { __temp_24427 };
        let __temp_24433 = __temp_24432 >> 0x2u32;
        let __temp_24434 = __temp_24433 & 0xfffffffu32;
        let __temp_24435 = __temp_24434 & 0xffffffu32;
        let __temp_24436 = __temp_24435 >> 0x14u32;
        let __temp_24437 = __temp_24436 & 0xfu32;
        let __temp_24438 = __temp_24437 == 0x4u32;
        let __temp_24439 = self.__reg_count_12 >> 0x5u32;
        let __temp_24440 = __temp_24439 & 0x1u32;
        let __temp_24441 = __temp_24440 != 0x0u32;
        let __temp_24442 = !__temp_24441;
        let __temp_24443 = !false;
        let __temp_24444 = __temp_24443 & __temp_24442;
        let __temp_24445 = self.__reg_state_7 == 0x3u32;
        let __temp_24446 = __temp_24445 & self.__reg_bus_enable_6;
        let __temp_24447 = __temp_24446 & self.__reg_bus_write_5;
        let __temp_24448 = __temp_24447 | __temp_24444;
        let __temp_24449 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24450 = __temp_24449 & 0x3fffffffu32;
        let __temp_24451 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24452 = __temp_24451 & 0x3fffffffu32;
        let __temp_24453 = self.__reg_state_7 == 0x3u32;
        let __temp_24454 = __temp_24453 & self.__reg_bus_enable_6;
        let __temp_24455 = if __temp_24454 { __temp_24452 } else { __temp_24450 };
        let __temp_24456 = __temp_24455 >> 0x2u32;
        let __temp_24457 = __temp_24456 & 0xfffffffu32;
        let __temp_24458 = __temp_24457 >> 0x18u32;
        let __temp_24459 = __temp_24458 & 0xfu32;
        let __temp_24460 = __temp_24459 == 0x0u32;
        let __temp_24461 = self.__reg_count_15 >> 0x5u32;
        let __temp_24462 = __temp_24461 & 0x1u32;
        let __temp_24463 = __temp_24462 != 0x0u32;
        let __temp_24464 = !__temp_24463;
        let __temp_24465 = !false;
        let __temp_24466 = __temp_24465 & __temp_24464;
        let __temp_24467 = self.__reg_state_7 == 0x3u32;
        let __temp_24468 = __temp_24467 & self.__reg_bus_enable_6;
        let __temp_24469 = __temp_24468 & self.__reg_bus_write_5;
        let __temp_24470 = __temp_24469 | __temp_24466;
        let __temp_24471 = self.__reg_state_7 == 0x3u32;
        let __temp_24472 = __temp_24471 & self.__reg_bus_enable_6;
        let __temp_24473 = self.__reg_state_7 == 0x0u32;
        let __temp_24474 = __temp_24473 | __temp_24472;
        let __temp_24475 = __temp_24474 & __temp_24470;
        let __temp_24476 = __temp_24475 & __temp_24460;
        let __temp_24477 = __temp_24476 & __temp_24448;
        let __temp_24478 = __temp_24477 & __temp_24438;
        let __temp_24479 = __temp_24478 & __temp_24425;
        let __temp_24480 = __temp_24479 & __temp_24422;
        let __temp_24481 = if __temp_24480 { self.__reg_s_dx_265 } else { self.__reg_s_dx_mirror_264 };
        self.__reg_s_dx_mirror_264_next = __temp_24481;
        let __temp_24482 = true as u32;
        let __temp_24483 = __temp_24482 << 0x8u32;
        let __temp_24484 = __temp_24483 | 0x0u32;
        let __temp_24485 = __temp_24484.wrapping_sub(self.__reg_stage_19_a_167);
        let __temp_24486 = __temp_24485 & 0x1ffu32;
        let __temp_24487 = self.__reg_blend_settings_299 >> 0x2u32;
        let __temp_24488 = __temp_24487 & 0x3u32;
        let __temp_24489 = __temp_24488 == 0x2u32;
        let __temp_24490 = if __temp_24489 { self.__reg_stage_19_a_167 } else { __temp_24486 };
        let __temp_24491 = true as u32;
        let __temp_24492 = __temp_24491 << 0x8u32;
        let __temp_24493 = __temp_24492 | 0x0u32;
        let __temp_24494 = self.__reg_blend_settings_299 >> 0x2u32;
        let __temp_24495 = __temp_24494 & 0x3u32;
        let __temp_24496 = __temp_24495 == 0x1u32;
        let __temp_24497 = if __temp_24496 { __temp_24493 } else { __temp_24490 };
        let __temp_24498 = self.__reg_blend_settings_299 >> 0x2u32;
        let __temp_24499 = __temp_24498 & 0x3u32;
        let __temp_24500 = __temp_24499 == 0x0u32;
        let __temp_24501 = if __temp_24500 { 0x0u32 } else { __temp_24497 };
        self.__reg_stage_20_blend_dst_factor_166_next = __temp_24501;
        let __temp_24502 = !self.__reg_replica_fifo_read_data_valid_21;
        let __temp_24503 = !self.__reg_data_buf_full_22;
        let __temp_24504 = __temp_24503 & __temp_24502;
        let __temp_24505 = self.__reg_count_11 == 0x0u32;
        let __temp_24506 = !__temp_24505;
        let __temp_24507 = self.__reg_count_23 == 0x0u32;
        let __temp_24508 = !__temp_24507;
        let __temp_24509 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24510 = __temp_24509 == 0x6u32;
        let __temp_24511 = if __temp_24510 { __temp_24508 } else { __temp_24506 };
        let __temp_24512 = self.__reg_count_26 == 0x0u32;
        let __temp_24513 = !__temp_24512;
        let __temp_24514 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24515 = __temp_24514 == 0x5u32;
        let __temp_24516 = if __temp_24515 { __temp_24513 } else { __temp_24511 };
        let __temp_24517 = self.__reg_count_28 == 0x0u32;
        let __temp_24518 = !__temp_24517;
        let __temp_24519 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24520 = __temp_24519 == 0x4u32;
        let __temp_24521 = if __temp_24520 { __temp_24518 } else { __temp_24516 };
        let __temp_24522 = self.__reg_count_30 == 0x0u32;
        let __temp_24523 = !__temp_24522;
        let __temp_24524 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24525 = __temp_24524 == 0x3u32;
        let __temp_24526 = if __temp_24525 { __temp_24523 } else { __temp_24521 };
        let __temp_24527 = self.__reg_count_32 == 0x0u32;
        let __temp_24528 = !__temp_24527;
        let __temp_24529 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24530 = __temp_24529 == 0x2u32;
        let __temp_24531 = if __temp_24530 { __temp_24528 } else { __temp_24526 };
        let __temp_24532 = self.__reg_count_34 == 0x0u32;
        let __temp_24533 = !__temp_24532;
        let __temp_24534 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24535 = __temp_24534 == 0x1u32;
        let __temp_24536 = if __temp_24535 { __temp_24533 } else { __temp_24531 };
        let __temp_24537 = self.__reg_count_36 == 0x0u32;
        let __temp_24538 = !__temp_24537;
        let __temp_24539 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24540 = __temp_24539 == 0x0u32;
        let __temp_24541 = if __temp_24540 { __temp_24538 } else { __temp_24536 };
        let __temp_24542 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_24543 = !false;
        let __temp_24544 = __temp_24543 & __temp_24542;
        let __temp_24545 = __temp_24544 & __temp_24541;
        let __temp_24546 = __temp_24545 | __temp_24504;
        let __temp_24547 = self.__reg_count_12 == 0x0u32;
        let __temp_24548 = !__temp_24547;
        let __temp_24549 = __temp_24548 & __temp_24546;
        self.__reg_replica_fifo_read_data_valid_21_next = __temp_24549;
        self.__reg_stage_10_valid_151_next = self.__reg_stage_9_valid_152;
        self.__reg_stage_6_a_286_next = self.__reg_stage_5_a_287;
        self.__reg_stage_7_s_256_next = self.__reg_stage_6_s_257;
        let __temp_24550 = self.__reg_mem_read_addr_385.wrapping_add(0x1u32);
        let __temp_24551 = __temp_24550 & 0x1fu32;
        let __temp_24552 = if __temp_8794 { __temp_24551 } else { self.__reg_mem_read_addr_385 };
        self.__reg_mem_read_addr_385_next = __temp_24552;
        let __temp_24553 = self.__reg_tile_y_67 == 0xfu32;
        let __temp_24554 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_24555 = __temp_24554 & __temp_24553;
        self.__reg_stage_1_last_407_next = __temp_24555;
        self.__reg_refinement_stage_2_shr_179_next = self.__reg_refinement_stage_1_buffer_1_shr_180;
        let __temp_24556 = self.__reg_bus_write_data_1 as u128;
        let __temp_24557 = __temp_24556 << 0x60u32;
        let __temp_24558 = __temp_24557 | 0x0u128;
        let __temp_24559 = 0x0u32 as u64;
        let __temp_24560 = self.__reg_bus_write_data_1 as u64;
        let __temp_24561 = __temp_24559 << 0x20u32;
        let __temp_24562 = __temp_24561 | __temp_24560;
        let __temp_24563 = __temp_24562 as u128;
        let __temp_24564 = 0x0u64 as u128;
        let __temp_24565 = __temp_24563 << 0x40u32;
        let __temp_24566 = __temp_24565 | __temp_24564;
        let __temp_24567 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24568 = __temp_24567 & 0x3fffffffu32;
        let __temp_24569 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24570 = __temp_24569 & 0x3fffffffu32;
        let __temp_24571 = self.__reg_state_7 == 0x3u32;
        let __temp_24572 = __temp_24571 & self.__reg_bus_enable_6;
        let __temp_24573 = if __temp_24572 { __temp_24570 } else { __temp_24568 };
        let __temp_24574 = __temp_24573 & 0x3u32;
        let __temp_24575 = __temp_24574 == 0x2u32;
        let __temp_24576 = if __temp_24575 { __temp_24566 } else { __temp_24558 };
        let __temp_24577 = 0x0u64 as u128;
        let __temp_24578 = self.__reg_bus_write_data_1 as u128;
        let __temp_24579 = __temp_24577 << 0x20u32;
        let __temp_24580 = __temp_24579 | __temp_24578;
        let __temp_24581 = 0x0u32 as u128;
        let __temp_24582 = __temp_24580 << 0x20u32;
        let __temp_24583 = __temp_24582 | __temp_24581;
        let __temp_24584 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24585 = __temp_24584 & 0x3fffffffu32;
        let __temp_24586 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24587 = __temp_24586 & 0x3fffffffu32;
        let __temp_24588 = self.__reg_state_7 == 0x3u32;
        let __temp_24589 = __temp_24588 & self.__reg_bus_enable_6;
        let __temp_24590 = if __temp_24589 { __temp_24587 } else { __temp_24585 };
        let __temp_24591 = __temp_24590 & 0x3u32;
        let __temp_24592 = __temp_24591 == 0x1u32;
        let __temp_24593 = if __temp_24592 { __temp_24583 } else { __temp_24576 };
        let __temp_24594 = self.__reg_bus_write_data_1 as u128;
        let __temp_24595 = 0x0u128 << 0x20u32;
        let __temp_24596 = __temp_24595 | __temp_24594;
        let __temp_24597 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24598 = __temp_24597 & 0x3fffffffu32;
        let __temp_24599 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24600 = __temp_24599 & 0x3fffffffu32;
        let __temp_24601 = self.__reg_state_7 == 0x3u32;
        let __temp_24602 = __temp_24601 & self.__reg_bus_enable_6;
        let __temp_24603 = if __temp_24602 { __temp_24600 } else { __temp_24598 };
        let __temp_24604 = __temp_24603 & 0x3u32;
        let __temp_24605 = __temp_24604 == 0x0u32;
        let __temp_24606 = if __temp_24605 { __temp_24596 } else { __temp_24593 };
        let __temp_24607 = __temp_24606 as u32;
        let __temp_24608 = __temp_24607 & 0x1u32;
        let __temp_24609 = __temp_24608 != 0x0u32;
        let __temp_24610 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24611 = __temp_24610 & 0x3fffffffu32;
        let __temp_24612 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24613 = __temp_24612 & 0x3fffffffu32;
        let __temp_24614 = self.__reg_state_7 == 0x3u32;
        let __temp_24615 = __temp_24614 & self.__reg_bus_enable_6;
        let __temp_24616 = if __temp_24615 { __temp_24613 } else { __temp_24611 };
        let __temp_24617 = __temp_24616 >> 0x2u32;
        let __temp_24618 = __temp_24617 & 0xfffffffu32;
        let __temp_24619 = __temp_24618 & 0xffffffu32;
        let __temp_24620 = __temp_24619 & 0xfffffu32;
        let __temp_24621 = __temp_24620 & 0x3fu32;
        let __temp_24622 = __temp_24621 == 0x2u32;
        let __temp_24623 = self.__reg_state_7 == 0x3u32;
        let __temp_24624 = __temp_24623 & self.__reg_bus_enable_6;
        let __temp_24625 = __temp_24624 & self.__reg_bus_write_5;
        let __temp_24626 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24627 = __temp_24626 & 0x3fffffffu32;
        let __temp_24628 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24629 = __temp_24628 & 0x3fffffffu32;
        let __temp_24630 = self.__reg_state_7 == 0x3u32;
        let __temp_24631 = __temp_24630 & self.__reg_bus_enable_6;
        let __temp_24632 = if __temp_24631 { __temp_24629 } else { __temp_24627 };
        let __temp_24633 = __temp_24632 >> 0x2u32;
        let __temp_24634 = __temp_24633 & 0xfffffffu32;
        let __temp_24635 = __temp_24634 & 0xffffffu32;
        let __temp_24636 = __temp_24635 >> 0x14u32;
        let __temp_24637 = __temp_24636 & 0xfu32;
        let __temp_24638 = __temp_24637 == 0x4u32;
        let __temp_24639 = self.__reg_count_12 >> 0x5u32;
        let __temp_24640 = __temp_24639 & 0x1u32;
        let __temp_24641 = __temp_24640 != 0x0u32;
        let __temp_24642 = !__temp_24641;
        let __temp_24643 = !false;
        let __temp_24644 = __temp_24643 & __temp_24642;
        let __temp_24645 = self.__reg_state_7 == 0x3u32;
        let __temp_24646 = __temp_24645 & self.__reg_bus_enable_6;
        let __temp_24647 = __temp_24646 & self.__reg_bus_write_5;
        let __temp_24648 = __temp_24647 | __temp_24644;
        let __temp_24649 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24650 = __temp_24649 & 0x3fffffffu32;
        let __temp_24651 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24652 = __temp_24651 & 0x3fffffffu32;
        let __temp_24653 = self.__reg_state_7 == 0x3u32;
        let __temp_24654 = __temp_24653 & self.__reg_bus_enable_6;
        let __temp_24655 = if __temp_24654 { __temp_24652 } else { __temp_24650 };
        let __temp_24656 = __temp_24655 >> 0x2u32;
        let __temp_24657 = __temp_24656 & 0xfffffffu32;
        let __temp_24658 = __temp_24657 >> 0x18u32;
        let __temp_24659 = __temp_24658 & 0xfu32;
        let __temp_24660 = __temp_24659 == 0x0u32;
        let __temp_24661 = self.__reg_count_15 >> 0x5u32;
        let __temp_24662 = __temp_24661 & 0x1u32;
        let __temp_24663 = __temp_24662 != 0x0u32;
        let __temp_24664 = !__temp_24663;
        let __temp_24665 = !false;
        let __temp_24666 = __temp_24665 & __temp_24664;
        let __temp_24667 = self.__reg_state_7 == 0x3u32;
        let __temp_24668 = __temp_24667 & self.__reg_bus_enable_6;
        let __temp_24669 = __temp_24668 & self.__reg_bus_write_5;
        let __temp_24670 = __temp_24669 | __temp_24666;
        let __temp_24671 = self.__reg_state_7 == 0x3u32;
        let __temp_24672 = __temp_24671 & self.__reg_bus_enable_6;
        let __temp_24673 = self.__reg_state_7 == 0x0u32;
        let __temp_24674 = __temp_24673 | __temp_24672;
        let __temp_24675 = __temp_24674 & __temp_24670;
        let __temp_24676 = __temp_24675 & __temp_24660;
        let __temp_24677 = __temp_24676 & __temp_24648;
        let __temp_24678 = __temp_24677 & __temp_24638;
        let __temp_24679 = __temp_24678 & __temp_24625;
        let __temp_24680 = __temp_24679 & __temp_24622;
        let __temp_24681 = if __temp_24680 { __temp_24609 } else { self.__reg_texture_settings_245 };
        self.__reg_texture_settings_245_next = __temp_24681;
        self.__reg_stage_10_s_253_next = self.__reg_stage_9_s_254;
        self.__reg_stage_3_valid_158_next = self.__reg_stage_2_valid_159;
        self.__reg_refinement_stage_3_buffer_1_shr_174_next = self.__reg_refinement_stage_3_buffer_0_shr_175;
        self.__reg_stage_4_tile_addr_62_next = self.__reg_stage_3_tile_addr_63;
        self.__reg_stage_17_edge_test_102_next = self.__reg_stage_16_edge_test_103;
        let __temp_24682 = self.__reg_count_11 == 0x0u32;
        let __temp_24683 = !__temp_24682;
        let __temp_24684 = self.__reg_count_23 == 0x0u32;
        let __temp_24685 = !__temp_24684;
        let __temp_24686 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24687 = __temp_24686 == 0x6u32;
        let __temp_24688 = if __temp_24687 { __temp_24685 } else { __temp_24683 };
        let __temp_24689 = self.__reg_count_26 == 0x0u32;
        let __temp_24690 = !__temp_24689;
        let __temp_24691 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24692 = __temp_24691 == 0x5u32;
        let __temp_24693 = if __temp_24692 { __temp_24690 } else { __temp_24688 };
        let __temp_24694 = self.__reg_count_28 == 0x0u32;
        let __temp_24695 = !__temp_24694;
        let __temp_24696 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24697 = __temp_24696 == 0x4u32;
        let __temp_24698 = if __temp_24697 { __temp_24695 } else { __temp_24693 };
        let __temp_24699 = self.__reg_count_30 == 0x0u32;
        let __temp_24700 = !__temp_24699;
        let __temp_24701 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24702 = __temp_24701 == 0x3u32;
        let __temp_24703 = if __temp_24702 { __temp_24700 } else { __temp_24698 };
        let __temp_24704 = self.__reg_count_32 == 0x0u32;
        let __temp_24705 = !__temp_24704;
        let __temp_24706 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24707 = __temp_24706 == 0x2u32;
        let __temp_24708 = if __temp_24707 { __temp_24705 } else { __temp_24703 };
        let __temp_24709 = self.__reg_count_34 == 0x0u32;
        let __temp_24710 = !__temp_24709;
        let __temp_24711 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24712 = __temp_24711 == 0x1u32;
        let __temp_24713 = if __temp_24712 { __temp_24710 } else { __temp_24708 };
        let __temp_24714 = self.__reg_count_36 == 0x0u32;
        let __temp_24715 = !__temp_24714;
        let __temp_24716 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24717 = __temp_24716 == 0x0u32;
        let __temp_24718 = if __temp_24717 { __temp_24715 } else { __temp_24713 };
        let __temp_24719 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_24720 = !false;
        let __temp_24721 = __temp_24720 & __temp_24719;
        let __temp_24722 = __temp_24721 & __temp_24718;
        let __temp_24723 = !__temp_24722;
        let __temp_24724 = self.__reg_replica_fifo_read_data_valid_21 & __temp_24723;
        let __temp_24725 = if __temp_24724 { true } else { self.__reg_data_buf_full_22 };
        let __temp_24726 = self.__reg_count_11 == 0x0u32;
        let __temp_24727 = !__temp_24726;
        let __temp_24728 = self.__reg_count_23 == 0x0u32;
        let __temp_24729 = !__temp_24728;
        let __temp_24730 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24731 = __temp_24730 == 0x6u32;
        let __temp_24732 = if __temp_24731 { __temp_24729 } else { __temp_24727 };
        let __temp_24733 = self.__reg_count_26 == 0x0u32;
        let __temp_24734 = !__temp_24733;
        let __temp_24735 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24736 = __temp_24735 == 0x5u32;
        let __temp_24737 = if __temp_24736 { __temp_24734 } else { __temp_24732 };
        let __temp_24738 = self.__reg_count_28 == 0x0u32;
        let __temp_24739 = !__temp_24738;
        let __temp_24740 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24741 = __temp_24740 == 0x4u32;
        let __temp_24742 = if __temp_24741 { __temp_24739 } else { __temp_24737 };
        let __temp_24743 = self.__reg_count_30 == 0x0u32;
        let __temp_24744 = !__temp_24743;
        let __temp_24745 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24746 = __temp_24745 == 0x3u32;
        let __temp_24747 = if __temp_24746 { __temp_24744 } else { __temp_24742 };
        let __temp_24748 = self.__reg_count_32 == 0x0u32;
        let __temp_24749 = !__temp_24748;
        let __temp_24750 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24751 = __temp_24750 == 0x2u32;
        let __temp_24752 = if __temp_24751 { __temp_24749 } else { __temp_24747 };
        let __temp_24753 = self.__reg_count_34 == 0x0u32;
        let __temp_24754 = !__temp_24753;
        let __temp_24755 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24756 = __temp_24755 == 0x1u32;
        let __temp_24757 = if __temp_24756 { __temp_24754 } else { __temp_24752 };
        let __temp_24758 = self.__reg_count_36 == 0x0u32;
        let __temp_24759 = !__temp_24758;
        let __temp_24760 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        let __temp_24761 = __temp_24760 == 0x0u32;
        let __temp_24762 = if __temp_24761 { __temp_24759 } else { __temp_24757 };
        let __temp_24763 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_24764 = !false;
        let __temp_24765 = __temp_24764 & __temp_24763;
        let __temp_24766 = __temp_24765 & __temp_24762;
        let __temp_24767 = if __temp_24766 { false } else { __temp_24725 };
        self.__reg_data_buf_full_22_next = __temp_24767;
        let __temp_24768 = self.__reg_data_latch_444 >> 0x1u32;
        let __temp_24769 = __temp_24768 & 0x7fu32;
        let __temp_24770 = false as u32;
        let __temp_24771 = __temp_24770 << 0x7u32;
        let __temp_24772 = __temp_24771 | __temp_24769;
        let __temp_24773 = self.__reg_bit_counter_426 == 0x7u32;
        let __temp_24774 = if __temp_24773 { self.__reg_data_latch_444 } else { __temp_24772 };
        let __temp_24775 = self.__reg_state_425 == 0x2u32;
        let __temp_24776 = if __temp_24775 { __temp_24774 } else { self.__reg_data_latch_444 };
        let __temp_24777 = self.__reg_data_latch_444 >> 0x1u32;
        let __temp_24778 = __temp_24777 & 0x7fu32;
        let __temp_24779 = false as u32;
        let __temp_24780 = __temp_24779 << 0x7u32;
        let __temp_24781 = __temp_24780 | __temp_24778;
        let __temp_24782 = self.__reg_state_425 == 0x1u32;
        let __temp_24783 = if __temp_24782 { __temp_24781 } else { __temp_24776 };
        let __temp_24784 = self.__reg_tick_counter_427 == 0xd8u32;
        let __temp_24785 = if __temp_24784 { __temp_24783 } else { self.__reg_data_latch_444 };
        let __temp_24786 = self.__reg_bus_write_data_1 as u128;
        let __temp_24787 = __temp_24786 << 0x60u32;
        let __temp_24788 = __temp_24787 | 0x0u128;
        let __temp_24789 = 0x0u32 as u64;
        let __temp_24790 = self.__reg_bus_write_data_1 as u64;
        let __temp_24791 = __temp_24789 << 0x20u32;
        let __temp_24792 = __temp_24791 | __temp_24790;
        let __temp_24793 = __temp_24792 as u128;
        let __temp_24794 = 0x0u64 as u128;
        let __temp_24795 = __temp_24793 << 0x40u32;
        let __temp_24796 = __temp_24795 | __temp_24794;
        let __temp_24797 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24798 = __temp_24797 & 0x3fffffffu32;
        let __temp_24799 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24800 = __temp_24799 & 0x3fffffffu32;
        let __temp_24801 = self.__reg_state_7 == 0x3u32;
        let __temp_24802 = __temp_24801 & self.__reg_bus_enable_6;
        let __temp_24803 = if __temp_24802 { __temp_24800 } else { __temp_24798 };
        let __temp_24804 = __temp_24803 & 0x3u32;
        let __temp_24805 = __temp_24804 == 0x2u32;
        let __temp_24806 = if __temp_24805 { __temp_24796 } else { __temp_24788 };
        let __temp_24807 = 0x0u64 as u128;
        let __temp_24808 = self.__reg_bus_write_data_1 as u128;
        let __temp_24809 = __temp_24807 << 0x20u32;
        let __temp_24810 = __temp_24809 | __temp_24808;
        let __temp_24811 = 0x0u32 as u128;
        let __temp_24812 = __temp_24810 << 0x20u32;
        let __temp_24813 = __temp_24812 | __temp_24811;
        let __temp_24814 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24815 = __temp_24814 & 0x3fffffffu32;
        let __temp_24816 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24817 = __temp_24816 & 0x3fffffffu32;
        let __temp_24818 = self.__reg_state_7 == 0x3u32;
        let __temp_24819 = __temp_24818 & self.__reg_bus_enable_6;
        let __temp_24820 = if __temp_24819 { __temp_24817 } else { __temp_24815 };
        let __temp_24821 = __temp_24820 & 0x3u32;
        let __temp_24822 = __temp_24821 == 0x1u32;
        let __temp_24823 = if __temp_24822 { __temp_24813 } else { __temp_24806 };
        let __temp_24824 = self.__reg_bus_write_data_1 as u128;
        let __temp_24825 = 0x0u128 << 0x20u32;
        let __temp_24826 = __temp_24825 | __temp_24824;
        let __temp_24827 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24828 = __temp_24827 & 0x3fffffffu32;
        let __temp_24829 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24830 = __temp_24829 & 0x3fffffffu32;
        let __temp_24831 = self.__reg_state_7 == 0x3u32;
        let __temp_24832 = __temp_24831 & self.__reg_bus_enable_6;
        let __temp_24833 = if __temp_24832 { __temp_24830 } else { __temp_24828 };
        let __temp_24834 = __temp_24833 & 0x3u32;
        let __temp_24835 = __temp_24834 == 0x0u32;
        let __temp_24836 = if __temp_24835 { __temp_24826 } else { __temp_24823 };
        let __temp_24837 = __temp_24836 as u32;
        let __temp_24838 = __temp_24837 & 0xffu32;
        let __temp_24839 = self.__reg_state_7 == 0x3u32;
        let __temp_24840 = __temp_24839 & self.__reg_bus_enable_6;
        let __temp_24841 = __temp_24840 & self.__reg_bus_write_5;
        let __temp_24842 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24843 = __temp_24842 & 0x3fffffffu32;
        let __temp_24844 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24845 = __temp_24844 & 0x3fffffffu32;
        let __temp_24846 = self.__reg_state_7 == 0x3u32;
        let __temp_24847 = __temp_24846 & self.__reg_bus_enable_6;
        let __temp_24848 = if __temp_24847 { __temp_24845 } else { __temp_24843 };
        let __temp_24849 = __temp_24848 >> 0x2u32;
        let __temp_24850 = __temp_24849 & 0xfffffffu32;
        let __temp_24851 = __temp_24850 & 0xffffffu32;
        let __temp_24852 = __temp_24851 >> 0x14u32;
        let __temp_24853 = __temp_24852 & 0xfu32;
        let __temp_24854 = __temp_24853 == 0x3u32;
        let __temp_24855 = self.__reg_count_12 >> 0x5u32;
        let __temp_24856 = __temp_24855 & 0x1u32;
        let __temp_24857 = __temp_24856 != 0x0u32;
        let __temp_24858 = !__temp_24857;
        let __temp_24859 = !false;
        let __temp_24860 = __temp_24859 & __temp_24858;
        let __temp_24861 = self.__reg_state_7 == 0x3u32;
        let __temp_24862 = __temp_24861 & self.__reg_bus_enable_6;
        let __temp_24863 = __temp_24862 & self.__reg_bus_write_5;
        let __temp_24864 = __temp_24863 | __temp_24860;
        let __temp_24865 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24866 = __temp_24865 & 0x3fffffffu32;
        let __temp_24867 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24868 = __temp_24867 & 0x3fffffffu32;
        let __temp_24869 = self.__reg_state_7 == 0x3u32;
        let __temp_24870 = __temp_24869 & self.__reg_bus_enable_6;
        let __temp_24871 = if __temp_24870 { __temp_24868 } else { __temp_24866 };
        let __temp_24872 = __temp_24871 >> 0x2u32;
        let __temp_24873 = __temp_24872 & 0xfffffffu32;
        let __temp_24874 = __temp_24873 >> 0x18u32;
        let __temp_24875 = __temp_24874 & 0xfu32;
        let __temp_24876 = __temp_24875 == 0x0u32;
        let __temp_24877 = self.__reg_count_15 >> 0x5u32;
        let __temp_24878 = __temp_24877 & 0x1u32;
        let __temp_24879 = __temp_24878 != 0x0u32;
        let __temp_24880 = !__temp_24879;
        let __temp_24881 = !false;
        let __temp_24882 = __temp_24881 & __temp_24880;
        let __temp_24883 = self.__reg_state_7 == 0x3u32;
        let __temp_24884 = __temp_24883 & self.__reg_bus_enable_6;
        let __temp_24885 = __temp_24884 & self.__reg_bus_write_5;
        let __temp_24886 = __temp_24885 | __temp_24882;
        let __temp_24887 = self.__reg_state_7 == 0x3u32;
        let __temp_24888 = __temp_24887 & self.__reg_bus_enable_6;
        let __temp_24889 = self.__reg_state_7 == 0x0u32;
        let __temp_24890 = __temp_24889 | __temp_24888;
        let __temp_24891 = __temp_24890 & __temp_24886;
        let __temp_24892 = __temp_24891 & __temp_24876;
        let __temp_24893 = __temp_24892 & __temp_24864;
        let __temp_24894 = __temp_24893 & __temp_24854;
        let __temp_24895 = __temp_24894 & __temp_24841;
        let __temp_24896 = if __temp_24895 { __temp_24838 } else { self.__reg_data_latch_444 };
        let __temp_24897 = self.__reg_state_425 == 0x0u32;
        let __temp_24898 = if __temp_24897 { __temp_24896 } else { __temp_24785 };
        self.__reg_data_latch_444_next = __temp_24898;
        let __temp_24899 = self.__reg_w_inverse_186.wrapping_add(self.__reg_w_inverse_dx_mirror_187);
        let __temp_24900 = self.__reg_w_inverse_row_191.wrapping_add(self.__reg_w_inverse_dy_mirror_189);
        let __temp_24901 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_24902 = if __temp_24901 { __temp_24900 } else { __temp_24899 };
        let __temp_24903 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24904 = __temp_24903 & 0x3fffffffu32;
        let __temp_24905 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24906 = __temp_24905 & 0x3fffffffu32;
        let __temp_24907 = self.__reg_state_7 == 0x3u32;
        let __temp_24908 = __temp_24907 & self.__reg_bus_enable_6;
        let __temp_24909 = if __temp_24908 { __temp_24906 } else { __temp_24904 };
        let __temp_24910 = __temp_24909 >> 0x2u32;
        let __temp_24911 = __temp_24910 & 0xfffffffu32;
        let __temp_24912 = __temp_24911 & 0xffffffu32;
        let __temp_24913 = __temp_24912 & 0xfffffu32;
        let __temp_24914 = __temp_24913 & 0x3fu32;
        let __temp_24915 = __temp_24914 == 0x0u32;
        let __temp_24916 = self.__reg_state_7 == 0x3u32;
        let __temp_24917 = __temp_24916 & self.__reg_bus_enable_6;
        let __temp_24918 = __temp_24917 & self.__reg_bus_write_5;
        let __temp_24919 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24920 = __temp_24919 & 0x3fffffffu32;
        let __temp_24921 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24922 = __temp_24921 & 0x3fffffffu32;
        let __temp_24923 = self.__reg_state_7 == 0x3u32;
        let __temp_24924 = __temp_24923 & self.__reg_bus_enable_6;
        let __temp_24925 = if __temp_24924 { __temp_24922 } else { __temp_24920 };
        let __temp_24926 = __temp_24925 >> 0x2u32;
        let __temp_24927 = __temp_24926 & 0xfffffffu32;
        let __temp_24928 = __temp_24927 & 0xffffffu32;
        let __temp_24929 = __temp_24928 >> 0x14u32;
        let __temp_24930 = __temp_24929 & 0xfu32;
        let __temp_24931 = __temp_24930 == 0x4u32;
        let __temp_24932 = self.__reg_count_12 >> 0x5u32;
        let __temp_24933 = __temp_24932 & 0x1u32;
        let __temp_24934 = __temp_24933 != 0x0u32;
        let __temp_24935 = !__temp_24934;
        let __temp_24936 = !false;
        let __temp_24937 = __temp_24936 & __temp_24935;
        let __temp_24938 = self.__reg_state_7 == 0x3u32;
        let __temp_24939 = __temp_24938 & self.__reg_bus_enable_6;
        let __temp_24940 = __temp_24939 & self.__reg_bus_write_5;
        let __temp_24941 = __temp_24940 | __temp_24937;
        let __temp_24942 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24943 = __temp_24942 & 0x3fffffffu32;
        let __temp_24944 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24945 = __temp_24944 & 0x3fffffffu32;
        let __temp_24946 = self.__reg_state_7 == 0x3u32;
        let __temp_24947 = __temp_24946 & self.__reg_bus_enable_6;
        let __temp_24948 = if __temp_24947 { __temp_24945 } else { __temp_24943 };
        let __temp_24949 = __temp_24948 >> 0x2u32;
        let __temp_24950 = __temp_24949 & 0xfffffffu32;
        let __temp_24951 = __temp_24950 >> 0x18u32;
        let __temp_24952 = __temp_24951 & 0xfu32;
        let __temp_24953 = __temp_24952 == 0x0u32;
        let __temp_24954 = self.__reg_count_15 >> 0x5u32;
        let __temp_24955 = __temp_24954 & 0x1u32;
        let __temp_24956 = __temp_24955 != 0x0u32;
        let __temp_24957 = !__temp_24956;
        let __temp_24958 = !false;
        let __temp_24959 = __temp_24958 & __temp_24957;
        let __temp_24960 = self.__reg_state_7 == 0x3u32;
        let __temp_24961 = __temp_24960 & self.__reg_bus_enable_6;
        let __temp_24962 = __temp_24961 & self.__reg_bus_write_5;
        let __temp_24963 = __temp_24962 | __temp_24959;
        let __temp_24964 = self.__reg_state_7 == 0x3u32;
        let __temp_24965 = __temp_24964 & self.__reg_bus_enable_6;
        let __temp_24966 = self.__reg_state_7 == 0x0u32;
        let __temp_24967 = __temp_24966 | __temp_24965;
        let __temp_24968 = __temp_24967 & __temp_24963;
        let __temp_24969 = __temp_24968 & __temp_24953;
        let __temp_24970 = __temp_24969 & __temp_24941;
        let __temp_24971 = __temp_24970 & __temp_24931;
        let __temp_24972 = __temp_24971 & __temp_24918;
        let __temp_24973 = __temp_24972 & __temp_24915;
        let __temp_24974 = if __temp_24973 { self.__reg_w_inverse_min_192 } else { __temp_24902 };
        self.__reg_w_inverse_186_next = __temp_24974;
        let __temp_24975 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24976 = __temp_24975 & 0x3fffffffu32;
        let __temp_24977 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24978 = __temp_24977 & 0x3fffffffu32;
        let __temp_24979 = self.__reg_state_7 == 0x3u32;
        let __temp_24980 = __temp_24979 & self.__reg_bus_enable_6;
        let __temp_24981 = if __temp_24980 { __temp_24978 } else { __temp_24976 };
        let __temp_24982 = __temp_24981 >> 0x2u32;
        let __temp_24983 = __temp_24982 & 0xfffffffu32;
        let __temp_24984 = __temp_24983 & 0xffffffu32;
        let __temp_24985 = __temp_24984 & 0xfffffu32;
        let __temp_24986 = __temp_24985 & 0x3fu32;
        let __temp_24987 = __temp_24986 == 0x0u32;
        let __temp_24988 = self.__reg_state_7 == 0x3u32;
        let __temp_24989 = __temp_24988 & self.__reg_bus_enable_6;
        let __temp_24990 = __temp_24989 & self.__reg_bus_write_5;
        let __temp_24991 = self.__reg_pc_13 >> 0x2u32;
        let __temp_24992 = __temp_24991 & 0x3fffffffu32;
        let __temp_24993 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_24994 = __temp_24993 & 0x3fffffffu32;
        let __temp_24995 = self.__reg_state_7 == 0x3u32;
        let __temp_24996 = __temp_24995 & self.__reg_bus_enable_6;
        let __temp_24997 = if __temp_24996 { __temp_24994 } else { __temp_24992 };
        let __temp_24998 = __temp_24997 >> 0x2u32;
        let __temp_24999 = __temp_24998 & 0xfffffffu32;
        let __temp_25000 = __temp_24999 & 0xffffffu32;
        let __temp_25001 = __temp_25000 >> 0x14u32;
        let __temp_25002 = __temp_25001 & 0xfu32;
        let __temp_25003 = __temp_25002 == 0x4u32;
        let __temp_25004 = self.__reg_count_12 >> 0x5u32;
        let __temp_25005 = __temp_25004 & 0x1u32;
        let __temp_25006 = __temp_25005 != 0x0u32;
        let __temp_25007 = !__temp_25006;
        let __temp_25008 = !false;
        let __temp_25009 = __temp_25008 & __temp_25007;
        let __temp_25010 = self.__reg_state_7 == 0x3u32;
        let __temp_25011 = __temp_25010 & self.__reg_bus_enable_6;
        let __temp_25012 = __temp_25011 & self.__reg_bus_write_5;
        let __temp_25013 = __temp_25012 | __temp_25009;
        let __temp_25014 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25015 = __temp_25014 & 0x3fffffffu32;
        let __temp_25016 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25017 = __temp_25016 & 0x3fffffffu32;
        let __temp_25018 = self.__reg_state_7 == 0x3u32;
        let __temp_25019 = __temp_25018 & self.__reg_bus_enable_6;
        let __temp_25020 = if __temp_25019 { __temp_25017 } else { __temp_25015 };
        let __temp_25021 = __temp_25020 >> 0x2u32;
        let __temp_25022 = __temp_25021 & 0xfffffffu32;
        let __temp_25023 = __temp_25022 >> 0x18u32;
        let __temp_25024 = __temp_25023 & 0xfu32;
        let __temp_25025 = __temp_25024 == 0x0u32;
        let __temp_25026 = self.__reg_count_15 >> 0x5u32;
        let __temp_25027 = __temp_25026 & 0x1u32;
        let __temp_25028 = __temp_25027 != 0x0u32;
        let __temp_25029 = !__temp_25028;
        let __temp_25030 = !false;
        let __temp_25031 = __temp_25030 & __temp_25029;
        let __temp_25032 = self.__reg_state_7 == 0x3u32;
        let __temp_25033 = __temp_25032 & self.__reg_bus_enable_6;
        let __temp_25034 = __temp_25033 & self.__reg_bus_write_5;
        let __temp_25035 = __temp_25034 | __temp_25031;
        let __temp_25036 = self.__reg_state_7 == 0x3u32;
        let __temp_25037 = __temp_25036 & self.__reg_bus_enable_6;
        let __temp_25038 = self.__reg_state_7 == 0x0u32;
        let __temp_25039 = __temp_25038 | __temp_25037;
        let __temp_25040 = __temp_25039 & __temp_25035;
        let __temp_25041 = __temp_25040 & __temp_25025;
        let __temp_25042 = __temp_25041 & __temp_25013;
        let __temp_25043 = __temp_25042 & __temp_25003;
        let __temp_25044 = __temp_25043 & __temp_24990;
        let __temp_25045 = __temp_25044 & __temp_24987;
        let __temp_25046 = if __temp_25045 { self.__reg_r_dx_378 } else { self.__reg_r_dx_mirror_377 };
        self.__reg_r_dx_mirror_377_next = __temp_25046;
        self.__reg_stage_12_s_251_next = self.__reg_stage_11_s_252;
        let __temp_25047 = self.__reg_tile_x_66.wrapping_add(0x1u32);
        let __temp_25048 = __temp_25047 & 0xfu32;
        let __temp_25049 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25050 = __temp_25049 & 0x3fffffffu32;
        let __temp_25051 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25052 = __temp_25051 & 0x3fffffffu32;
        let __temp_25053 = self.__reg_state_7 == 0x3u32;
        let __temp_25054 = __temp_25053 & self.__reg_bus_enable_6;
        let __temp_25055 = if __temp_25054 { __temp_25052 } else { __temp_25050 };
        let __temp_25056 = __temp_25055 >> 0x2u32;
        let __temp_25057 = __temp_25056 & 0xfffffffu32;
        let __temp_25058 = __temp_25057 & 0xffffffu32;
        let __temp_25059 = __temp_25058 & 0xfffffu32;
        let __temp_25060 = __temp_25059 & 0x3fu32;
        let __temp_25061 = __temp_25060 == 0x0u32;
        let __temp_25062 = self.__reg_state_7 == 0x3u32;
        let __temp_25063 = __temp_25062 & self.__reg_bus_enable_6;
        let __temp_25064 = __temp_25063 & self.__reg_bus_write_5;
        let __temp_25065 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25066 = __temp_25065 & 0x3fffffffu32;
        let __temp_25067 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25068 = __temp_25067 & 0x3fffffffu32;
        let __temp_25069 = self.__reg_state_7 == 0x3u32;
        let __temp_25070 = __temp_25069 & self.__reg_bus_enable_6;
        let __temp_25071 = if __temp_25070 { __temp_25068 } else { __temp_25066 };
        let __temp_25072 = __temp_25071 >> 0x2u32;
        let __temp_25073 = __temp_25072 & 0xfffffffu32;
        let __temp_25074 = __temp_25073 & 0xffffffu32;
        let __temp_25075 = __temp_25074 >> 0x14u32;
        let __temp_25076 = __temp_25075 & 0xfu32;
        let __temp_25077 = __temp_25076 == 0x4u32;
        let __temp_25078 = self.__reg_count_12 >> 0x5u32;
        let __temp_25079 = __temp_25078 & 0x1u32;
        let __temp_25080 = __temp_25079 != 0x0u32;
        let __temp_25081 = !__temp_25080;
        let __temp_25082 = !false;
        let __temp_25083 = __temp_25082 & __temp_25081;
        let __temp_25084 = self.__reg_state_7 == 0x3u32;
        let __temp_25085 = __temp_25084 & self.__reg_bus_enable_6;
        let __temp_25086 = __temp_25085 & self.__reg_bus_write_5;
        let __temp_25087 = __temp_25086 | __temp_25083;
        let __temp_25088 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25089 = __temp_25088 & 0x3fffffffu32;
        let __temp_25090 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25091 = __temp_25090 & 0x3fffffffu32;
        let __temp_25092 = self.__reg_state_7 == 0x3u32;
        let __temp_25093 = __temp_25092 & self.__reg_bus_enable_6;
        let __temp_25094 = if __temp_25093 { __temp_25091 } else { __temp_25089 };
        let __temp_25095 = __temp_25094 >> 0x2u32;
        let __temp_25096 = __temp_25095 & 0xfffffffu32;
        let __temp_25097 = __temp_25096 >> 0x18u32;
        let __temp_25098 = __temp_25097 & 0xfu32;
        let __temp_25099 = __temp_25098 == 0x0u32;
        let __temp_25100 = self.__reg_count_15 >> 0x5u32;
        let __temp_25101 = __temp_25100 & 0x1u32;
        let __temp_25102 = __temp_25101 != 0x0u32;
        let __temp_25103 = !__temp_25102;
        let __temp_25104 = !false;
        let __temp_25105 = __temp_25104 & __temp_25103;
        let __temp_25106 = self.__reg_state_7 == 0x3u32;
        let __temp_25107 = __temp_25106 & self.__reg_bus_enable_6;
        let __temp_25108 = __temp_25107 & self.__reg_bus_write_5;
        let __temp_25109 = __temp_25108 | __temp_25105;
        let __temp_25110 = self.__reg_state_7 == 0x3u32;
        let __temp_25111 = __temp_25110 & self.__reg_bus_enable_6;
        let __temp_25112 = self.__reg_state_7 == 0x0u32;
        let __temp_25113 = __temp_25112 | __temp_25111;
        let __temp_25114 = __temp_25113 & __temp_25109;
        let __temp_25115 = __temp_25114 & __temp_25099;
        let __temp_25116 = __temp_25115 & __temp_25087;
        let __temp_25117 = __temp_25116 & __temp_25077;
        let __temp_25118 = __temp_25117 & __temp_25064;
        let __temp_25119 = __temp_25118 & __temp_25061;
        let __temp_25120 = if __temp_25119 { 0x0u32 } else { __temp_25048 };
        self.__reg_tile_x_66_next = __temp_25120;
        let __temp_25121 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_25122 = __temp_25121 & 0x7ffu32;
        let __temp_25123 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_25124 = __temp_25123 & 0x1u32;
        let __temp_25125 = __temp_25124 != 0x0u32;
        let __temp_25126 = __temp_25125 as u32;
        let __temp_25127 = __temp_25126 << 0x1u32;
        let __temp_25128 = __temp_25126 | __temp_25127;
        let __temp_25129 = __temp_25126 << 0x2u32;
        let __temp_25130 = __temp_25128 | __temp_25129;
        let __temp_25131 = __temp_25126 << 0x3u32;
        let __temp_25132 = __temp_25130 | __temp_25131;
        let __temp_25133 = __temp_25126 << 0x4u32;
        let __temp_25134 = __temp_25132 | __temp_25133;
        let __temp_25135 = __temp_25126 << 0x5u32;
        let __temp_25136 = __temp_25134 | __temp_25135;
        let __temp_25137 = __temp_25126 << 0x6u32;
        let __temp_25138 = __temp_25136 | __temp_25137;
        let __temp_25139 = __temp_25126 << 0x7u32;
        let __temp_25140 = __temp_25138 | __temp_25139;
        let __temp_25141 = __temp_25126 << 0x8u32;
        let __temp_25142 = __temp_25140 | __temp_25141;
        let __temp_25143 = __temp_25126 << 0x9u32;
        let __temp_25144 = __temp_25142 | __temp_25143;
        let __temp_25145 = __temp_25126 << 0xau32;
        let __temp_25146 = __temp_25144 | __temp_25145;
        let __temp_25147 = __temp_25126 << 0xbu32;
        let __temp_25148 = __temp_25146 | __temp_25147;
        let __temp_25149 = __temp_25126 << 0xcu32;
        let __temp_25150 = __temp_25148 | __temp_25149;
        let __temp_25151 = __temp_25126 << 0xdu32;
        let __temp_25152 = __temp_25150 | __temp_25151;
        let __temp_25153 = __temp_25126 << 0xeu32;
        let __temp_25154 = __temp_25152 | __temp_25153;
        let __temp_25155 = __temp_25126 << 0xfu32;
        let __temp_25156 = __temp_25154 | __temp_25155;
        let __temp_25157 = __temp_25126 << 0x10u32;
        let __temp_25158 = __temp_25156 | __temp_25157;
        let __temp_25159 = __temp_25126 << 0x11u32;
        let __temp_25160 = __temp_25158 | __temp_25159;
        let __temp_25161 = __temp_25126 << 0x12u32;
        let __temp_25162 = __temp_25160 | __temp_25161;
        let __temp_25163 = __temp_25126 << 0x13u32;
        let __temp_25164 = __temp_25162 | __temp_25163;
        let __temp_25165 = __temp_25126 << 0x14u32;
        let __temp_25166 = __temp_25164 | __temp_25165;
        let __temp_25167 = __temp_25166 << 0xbu32;
        let __temp_25168 = __temp_25167 | __temp_25122;
        let __temp_25169 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_25170 = __temp_25169 & 0x1fu32;
        let __temp_25171 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_25172 = __temp_25171 & 0x3fu32;
        let __temp_25173 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_25174 = __temp_25173 & 0x1u32;
        let __temp_25175 = __temp_25174 != 0x0u32;
        let __temp_25176 = __temp_25175 as u32;
        let __temp_25177 = __temp_25176 << 0x1u32;
        let __temp_25178 = __temp_25176 | __temp_25177;
        let __temp_25179 = __temp_25176 << 0x2u32;
        let __temp_25180 = __temp_25178 | __temp_25179;
        let __temp_25181 = __temp_25176 << 0x3u32;
        let __temp_25182 = __temp_25180 | __temp_25181;
        let __temp_25183 = __temp_25176 << 0x4u32;
        let __temp_25184 = __temp_25182 | __temp_25183;
        let __temp_25185 = __temp_25176 << 0x5u32;
        let __temp_25186 = __temp_25184 | __temp_25185;
        let __temp_25187 = __temp_25176 << 0x6u32;
        let __temp_25188 = __temp_25186 | __temp_25187;
        let __temp_25189 = __temp_25176 << 0x7u32;
        let __temp_25190 = __temp_25188 | __temp_25189;
        let __temp_25191 = __temp_25176 << 0x8u32;
        let __temp_25192 = __temp_25190 | __temp_25191;
        let __temp_25193 = __temp_25176 << 0x9u32;
        let __temp_25194 = __temp_25192 | __temp_25193;
        let __temp_25195 = __temp_25176 << 0xau32;
        let __temp_25196 = __temp_25194 | __temp_25195;
        let __temp_25197 = __temp_25176 << 0xbu32;
        let __temp_25198 = __temp_25196 | __temp_25197;
        let __temp_25199 = __temp_25176 << 0xcu32;
        let __temp_25200 = __temp_25198 | __temp_25199;
        let __temp_25201 = __temp_25176 << 0xdu32;
        let __temp_25202 = __temp_25200 | __temp_25201;
        let __temp_25203 = __temp_25176 << 0xeu32;
        let __temp_25204 = __temp_25202 | __temp_25203;
        let __temp_25205 = __temp_25176 << 0xfu32;
        let __temp_25206 = __temp_25204 | __temp_25205;
        let __temp_25207 = __temp_25176 << 0x10u32;
        let __temp_25208 = __temp_25206 | __temp_25207;
        let __temp_25209 = __temp_25176 << 0x11u32;
        let __temp_25210 = __temp_25208 | __temp_25209;
        let __temp_25211 = __temp_25176 << 0x12u32;
        let __temp_25212 = __temp_25210 | __temp_25211;
        let __temp_25213 = __temp_25176 << 0x13u32;
        let __temp_25214 = __temp_25212 | __temp_25213;
        let __temp_25215 = __temp_25176 << 0x14u32;
        let __temp_25216 = __temp_25214 | __temp_25215;
        let __temp_25217 = __temp_25216 << 0x6u32;
        let __temp_25218 = __temp_25217 | __temp_25172;
        let __temp_25219 = __temp_25218 << 0x5u32;
        let __temp_25220 = __temp_25219 | __temp_25170;
        let __temp_25221 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_25222 = __temp_25221 & 0x1fu32;
        let __temp_25223 = __temp_25222 == 0x8u32;
        let __temp_25224 = if __temp_25223 { __temp_25220 } else { __temp_25168 };
        let __temp_25225 = self.register_file_0_read_port_0_value.wrapping_add(__temp_25224);
        self.__reg_bus_addr_14_next = __temp_25225;
        self.__reg_refinement_stage_1_shr_182_next = self.__reg_refinement_stage_0_buffer_1_shr_183;
        self.__reg_stage_14_z_77_next = self.__reg_stage_13_z_78;
        let __temp_25226 = self.__reg_stage_18_texel_168 >> 0x18u32;
        let __temp_25227 = __temp_25226 & 0xffu32;
        let __temp_25228 = self.__reg_stage_18_a_274 * __temp_25227;
        let __temp_25229 = __temp_25228 >> 0x8u32;
        let __temp_25230 = __temp_25229 & 0x1ffu32;
        self.__reg_stage_19_a_167_next = __temp_25230;
        self.__reg_refinement_stage_1_buffer_1_shr_180_next = self.__reg_refinement_stage_1_buffer_0_shr_181;
        let __temp_25231 = self.__reg_tile_y_67.wrapping_add(0x1u32);
        let __temp_25232 = __temp_25231 & 0xfu32;
        let __temp_25233 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_25234 = if __temp_25233 { __temp_25232 } else { self.__reg_tile_y_67 };
        let __temp_25235 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25236 = __temp_25235 & 0x3fffffffu32;
        let __temp_25237 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25238 = __temp_25237 & 0x3fffffffu32;
        let __temp_25239 = self.__reg_state_7 == 0x3u32;
        let __temp_25240 = __temp_25239 & self.__reg_bus_enable_6;
        let __temp_25241 = if __temp_25240 { __temp_25238 } else { __temp_25236 };
        let __temp_25242 = __temp_25241 >> 0x2u32;
        let __temp_25243 = __temp_25242 & 0xfffffffu32;
        let __temp_25244 = __temp_25243 & 0xffffffu32;
        let __temp_25245 = __temp_25244 & 0xfffffu32;
        let __temp_25246 = __temp_25245 & 0x3fu32;
        let __temp_25247 = __temp_25246 == 0x0u32;
        let __temp_25248 = self.__reg_state_7 == 0x3u32;
        let __temp_25249 = __temp_25248 & self.__reg_bus_enable_6;
        let __temp_25250 = __temp_25249 & self.__reg_bus_write_5;
        let __temp_25251 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25252 = __temp_25251 & 0x3fffffffu32;
        let __temp_25253 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25254 = __temp_25253 & 0x3fffffffu32;
        let __temp_25255 = self.__reg_state_7 == 0x3u32;
        let __temp_25256 = __temp_25255 & self.__reg_bus_enable_6;
        let __temp_25257 = if __temp_25256 { __temp_25254 } else { __temp_25252 };
        let __temp_25258 = __temp_25257 >> 0x2u32;
        let __temp_25259 = __temp_25258 & 0xfffffffu32;
        let __temp_25260 = __temp_25259 & 0xffffffu32;
        let __temp_25261 = __temp_25260 >> 0x14u32;
        let __temp_25262 = __temp_25261 & 0xfu32;
        let __temp_25263 = __temp_25262 == 0x4u32;
        let __temp_25264 = self.__reg_count_12 >> 0x5u32;
        let __temp_25265 = __temp_25264 & 0x1u32;
        let __temp_25266 = __temp_25265 != 0x0u32;
        let __temp_25267 = !__temp_25266;
        let __temp_25268 = !false;
        let __temp_25269 = __temp_25268 & __temp_25267;
        let __temp_25270 = self.__reg_state_7 == 0x3u32;
        let __temp_25271 = __temp_25270 & self.__reg_bus_enable_6;
        let __temp_25272 = __temp_25271 & self.__reg_bus_write_5;
        let __temp_25273 = __temp_25272 | __temp_25269;
        let __temp_25274 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25275 = __temp_25274 & 0x3fffffffu32;
        let __temp_25276 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25277 = __temp_25276 & 0x3fffffffu32;
        let __temp_25278 = self.__reg_state_7 == 0x3u32;
        let __temp_25279 = __temp_25278 & self.__reg_bus_enable_6;
        let __temp_25280 = if __temp_25279 { __temp_25277 } else { __temp_25275 };
        let __temp_25281 = __temp_25280 >> 0x2u32;
        let __temp_25282 = __temp_25281 & 0xfffffffu32;
        let __temp_25283 = __temp_25282 >> 0x18u32;
        let __temp_25284 = __temp_25283 & 0xfu32;
        let __temp_25285 = __temp_25284 == 0x0u32;
        let __temp_25286 = self.__reg_count_15 >> 0x5u32;
        let __temp_25287 = __temp_25286 & 0x1u32;
        let __temp_25288 = __temp_25287 != 0x0u32;
        let __temp_25289 = !__temp_25288;
        let __temp_25290 = !false;
        let __temp_25291 = __temp_25290 & __temp_25289;
        let __temp_25292 = self.__reg_state_7 == 0x3u32;
        let __temp_25293 = __temp_25292 & self.__reg_bus_enable_6;
        let __temp_25294 = __temp_25293 & self.__reg_bus_write_5;
        let __temp_25295 = __temp_25294 | __temp_25291;
        let __temp_25296 = self.__reg_state_7 == 0x3u32;
        let __temp_25297 = __temp_25296 & self.__reg_bus_enable_6;
        let __temp_25298 = self.__reg_state_7 == 0x0u32;
        let __temp_25299 = __temp_25298 | __temp_25297;
        let __temp_25300 = __temp_25299 & __temp_25295;
        let __temp_25301 = __temp_25300 & __temp_25285;
        let __temp_25302 = __temp_25301 & __temp_25273;
        let __temp_25303 = __temp_25302 & __temp_25263;
        let __temp_25304 = __temp_25303 & __temp_25250;
        let __temp_25305 = __temp_25304 & __temp_25247;
        let __temp_25306 = if __temp_25305 { 0x0u32 } else { __temp_25234 };
        self.__reg_tile_y_67_next = __temp_25306;
        self.__reg_stage_19_valid_142_next = self.__reg_stage_18_valid_143;
        let __temp_25307 = self.__reg_refinement_stage_0_q_205 as u64;
        let __temp_25308 = self.__reg_refinement_stage_0_e_208 as u64;
        let __temp_25309 = __temp_25307 * __temp_25308;
        let __temp_25310 = __temp_25309 >> 0x20u32;
        let __temp_25311 = __temp_25310 as u32;
        self.__reg_refinement_stage_0_buffer_0_q_207_next = __temp_25311;
        self.__reg_stage_9_s_254_next = self.__reg_stage_8_s_255;
        self.__reg_stage_6_g_343_next = self.__reg_stage_5_g_344;
        let __temp_25312 = self.__reg_refinement_stage_0_buffer_1_q_206.wrapping_add(self.__reg_refinement_stage_0_buffer_1_prev_q_203);
        self.__reg_refinement_stage_1_q_202_next = __temp_25312;
        let __temp_25313 = self.__reg_wait_counter_413 == 0x3u32;
        let __temp_25314 = if __temp_25313 { 0x0u32 } else { self.__reg_state_414 };
        let __temp_25315 = self.__reg_bit_counter_412 == 0x7u32;
        let __temp_25316 = if __temp_25315 { 0x3u32 } else { self.__reg_state_414 };
        let __temp_25317 = self.__reg_wait_counter_413 == 0x3u32;
        let __temp_25318 = if __temp_25317 { __temp_25316 } else { self.__reg_state_414 };
        let __temp_25319 = self.__reg_state_414 == 0x2u32;
        let __temp_25320 = if __temp_25319 { __temp_25318 } else { __temp_25314 };
        let __temp_25321 = self.__reg_wait_counter_413 == 0x1u32;
        let __temp_25322 = if __temp_25321 { 0x2u32 } else { self.__reg_state_414 };
        let __temp_25323 = if self.__reg_tx_415 { 0x0u32 } else { __temp_25322 };
        let __temp_25324 = self.__reg_state_414 == 0x1u32;
        let __temp_25325 = if __temp_25324 { __temp_25323 } else { __temp_25320 };
        let __temp_25326 = !self.__reg_tx_415;
        let __temp_25327 = if __temp_25326 { 0x1u32 } else { self.__reg_state_414 };
        let __temp_25328 = self.__reg_state_414 == 0x0u32;
        let __temp_25329 = if __temp_25328 { __temp_25327 } else { __temp_25325 };
        let __temp_25330 = self.__reg_tick_counter_420 == 0x35u32;
        let __temp_25331 = if __temp_25330 { __temp_25329 } else { self.__reg_state_414 };
        self.__reg_state_414_next = __temp_25331;
        self.__reg_stage_8_valid_153_next = self.__reg_stage_7_valid_154;
        let __temp_25332 = self.__reg_count_3.wrapping_add(0x1u32);
        let __temp_25333 = __temp_25332 & 0x3fu32;
        let __temp_25334 = if __temp_13395 { __temp_25333 } else { self.__reg_count_3 };
        let __temp_25335 = self.__reg_count_3.wrapping_add(0x1u32);
        let __temp_25336 = __temp_25335 & 0x3fu32;
        let __temp_25337 = if __temp_13395 { __temp_25336 } else { self.__reg_count_3 };
        let __temp_25338 = __temp_25337.wrapping_sub(0x1u32);
        let __temp_25339 = __temp_25338 & 0x3fu32;
        let __temp_25340 = if __temp_13346 { __temp_25339 } else { __temp_25334 };
        self.__reg_count_3_next = __temp_25340;
        let __temp_25341 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25342 = __temp_25341 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25343 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25344 = __temp_25342 as u64;
        let __temp_25345 = __temp_25343 << 0x20u32;
        let __temp_25346 = __temp_25345 | __temp_25344;
        let __temp_25347 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25348 = __temp_25347 << 0x30u32;
        let __temp_25349 = __temp_25348 | __temp_25346;
        let __temp_25350 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25351 = __temp_25349 as u128;
        let __temp_25352 = __temp_25350 << 0x40u32;
        let __temp_25353 = __temp_25352 | __temp_25351;
        let __temp_25354 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25355 = __temp_25354 << 0x50u32;
        let __temp_25356 = __temp_25355 | __temp_25353;
        let __temp_25357 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25358 = __temp_25357 << 0x60u32;
        let __temp_25359 = __temp_25358 | __temp_25356;
        let __temp_25360 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25361 = __temp_25360 << 0x70u32;
        let __temp_25362 = __temp_25361 | __temp_25359;
        let __temp_25363 = __temp_25362 >> 0x70u32;
        let __temp_25364 = __temp_25363 as u32;
        let __temp_25365 = __temp_25364 & 0xffffu32;
        let __temp_25366 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25367 = __temp_25366 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25368 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25369 = __temp_25367 as u64;
        let __temp_25370 = __temp_25368 << 0x20u32;
        let __temp_25371 = __temp_25370 | __temp_25369;
        let __temp_25372 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25373 = __temp_25372 << 0x30u32;
        let __temp_25374 = __temp_25373 | __temp_25371;
        let __temp_25375 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25376 = __temp_25374 as u128;
        let __temp_25377 = __temp_25375 << 0x40u32;
        let __temp_25378 = __temp_25377 | __temp_25376;
        let __temp_25379 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25380 = __temp_25379 << 0x50u32;
        let __temp_25381 = __temp_25380 | __temp_25378;
        let __temp_25382 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25383 = __temp_25382 << 0x60u32;
        let __temp_25384 = __temp_25383 | __temp_25381;
        let __temp_25385 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25386 = __temp_25385 << 0x70u32;
        let __temp_25387 = __temp_25386 | __temp_25384;
        let __temp_25388 = __temp_25387 >> 0x60u32;
        let __temp_25389 = __temp_25388 as u32;
        let __temp_25390 = __temp_25389 & 0xffffu32;
        let __temp_25391 = self.__reg_stage_20_tile_addr_46 & 0x7u32;
        let __temp_25392 = __temp_25391 == 0x6u32;
        let __temp_25393 = if __temp_25392 { __temp_25390 } else { __temp_25365 };
        let __temp_25394 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25395 = __temp_25394 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25396 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25397 = __temp_25395 as u64;
        let __temp_25398 = __temp_25396 << 0x20u32;
        let __temp_25399 = __temp_25398 | __temp_25397;
        let __temp_25400 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25401 = __temp_25400 << 0x30u32;
        let __temp_25402 = __temp_25401 | __temp_25399;
        let __temp_25403 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25404 = __temp_25402 as u128;
        let __temp_25405 = __temp_25403 << 0x40u32;
        let __temp_25406 = __temp_25405 | __temp_25404;
        let __temp_25407 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25408 = __temp_25407 << 0x50u32;
        let __temp_25409 = __temp_25408 | __temp_25406;
        let __temp_25410 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25411 = __temp_25410 << 0x60u32;
        let __temp_25412 = __temp_25411 | __temp_25409;
        let __temp_25413 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25414 = __temp_25413 << 0x70u32;
        let __temp_25415 = __temp_25414 | __temp_25412;
        let __temp_25416 = __temp_25415 >> 0x50u32;
        let __temp_25417 = __temp_25416 as u32;
        let __temp_25418 = __temp_25417 & 0xffffu32;
        let __temp_25419 = self.__reg_stage_20_tile_addr_46 & 0x7u32;
        let __temp_25420 = __temp_25419 == 0x5u32;
        let __temp_25421 = if __temp_25420 { __temp_25418 } else { __temp_25393 };
        let __temp_25422 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25423 = __temp_25422 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25424 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25425 = __temp_25423 as u64;
        let __temp_25426 = __temp_25424 << 0x20u32;
        let __temp_25427 = __temp_25426 | __temp_25425;
        let __temp_25428 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25429 = __temp_25428 << 0x30u32;
        let __temp_25430 = __temp_25429 | __temp_25427;
        let __temp_25431 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25432 = __temp_25430 as u128;
        let __temp_25433 = __temp_25431 << 0x40u32;
        let __temp_25434 = __temp_25433 | __temp_25432;
        let __temp_25435 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25436 = __temp_25435 << 0x50u32;
        let __temp_25437 = __temp_25436 | __temp_25434;
        let __temp_25438 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25439 = __temp_25438 << 0x60u32;
        let __temp_25440 = __temp_25439 | __temp_25437;
        let __temp_25441 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25442 = __temp_25441 << 0x70u32;
        let __temp_25443 = __temp_25442 | __temp_25440;
        let __temp_25444 = __temp_25443 >> 0x40u32;
        let __temp_25445 = __temp_25444 as u32;
        let __temp_25446 = __temp_25445 & 0xffffu32;
        let __temp_25447 = self.__reg_stage_20_tile_addr_46 & 0x7u32;
        let __temp_25448 = __temp_25447 == 0x4u32;
        let __temp_25449 = if __temp_25448 { __temp_25446 } else { __temp_25421 };
        let __temp_25450 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25451 = __temp_25450 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25452 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25453 = __temp_25451 as u64;
        let __temp_25454 = __temp_25452 << 0x20u32;
        let __temp_25455 = __temp_25454 | __temp_25453;
        let __temp_25456 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25457 = __temp_25456 << 0x30u32;
        let __temp_25458 = __temp_25457 | __temp_25455;
        let __temp_25459 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25460 = __temp_25458 as u128;
        let __temp_25461 = __temp_25459 << 0x40u32;
        let __temp_25462 = __temp_25461 | __temp_25460;
        let __temp_25463 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25464 = __temp_25463 << 0x50u32;
        let __temp_25465 = __temp_25464 | __temp_25462;
        let __temp_25466 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25467 = __temp_25466 << 0x60u32;
        let __temp_25468 = __temp_25467 | __temp_25465;
        let __temp_25469 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25470 = __temp_25469 << 0x70u32;
        let __temp_25471 = __temp_25470 | __temp_25468;
        let __temp_25472 = __temp_25471 >> 0x30u32;
        let __temp_25473 = __temp_25472 as u32;
        let __temp_25474 = __temp_25473 & 0xffffu32;
        let __temp_25475 = self.__reg_stage_20_tile_addr_46 & 0x7u32;
        let __temp_25476 = __temp_25475 == 0x3u32;
        let __temp_25477 = if __temp_25476 { __temp_25474 } else { __temp_25449 };
        let __temp_25478 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25479 = __temp_25478 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25480 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25481 = __temp_25479 as u64;
        let __temp_25482 = __temp_25480 << 0x20u32;
        let __temp_25483 = __temp_25482 | __temp_25481;
        let __temp_25484 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25485 = __temp_25484 << 0x30u32;
        let __temp_25486 = __temp_25485 | __temp_25483;
        let __temp_25487 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25488 = __temp_25486 as u128;
        let __temp_25489 = __temp_25487 << 0x40u32;
        let __temp_25490 = __temp_25489 | __temp_25488;
        let __temp_25491 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25492 = __temp_25491 << 0x50u32;
        let __temp_25493 = __temp_25492 | __temp_25490;
        let __temp_25494 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25495 = __temp_25494 << 0x60u32;
        let __temp_25496 = __temp_25495 | __temp_25493;
        let __temp_25497 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25498 = __temp_25497 << 0x70u32;
        let __temp_25499 = __temp_25498 | __temp_25496;
        let __temp_25500 = __temp_25499 >> 0x20u32;
        let __temp_25501 = __temp_25500 as u32;
        let __temp_25502 = __temp_25501 & 0xffffu32;
        let __temp_25503 = self.__reg_stage_20_tile_addr_46 & 0x7u32;
        let __temp_25504 = __temp_25503 == 0x2u32;
        let __temp_25505 = if __temp_25504 { __temp_25502 } else { __temp_25477 };
        let __temp_25506 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25507 = __temp_25506 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25508 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25509 = __temp_25507 as u64;
        let __temp_25510 = __temp_25508 << 0x20u32;
        let __temp_25511 = __temp_25510 | __temp_25509;
        let __temp_25512 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25513 = __temp_25512 << 0x30u32;
        let __temp_25514 = __temp_25513 | __temp_25511;
        let __temp_25515 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25516 = __temp_25514 as u128;
        let __temp_25517 = __temp_25515 << 0x40u32;
        let __temp_25518 = __temp_25517 | __temp_25516;
        let __temp_25519 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25520 = __temp_25519 << 0x50u32;
        let __temp_25521 = __temp_25520 | __temp_25518;
        let __temp_25522 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25523 = __temp_25522 << 0x60u32;
        let __temp_25524 = __temp_25523 | __temp_25521;
        let __temp_25525 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25526 = __temp_25525 << 0x70u32;
        let __temp_25527 = __temp_25526 | __temp_25524;
        let __temp_25528 = __temp_25527 >> 0x10u32;
        let __temp_25529 = __temp_25528 as u32;
        let __temp_25530 = __temp_25529 & 0xffffu32;
        let __temp_25531 = self.__reg_stage_20_tile_addr_46 & 0x7u32;
        let __temp_25532 = __temp_25531 == 0x1u32;
        let __temp_25533 = if __temp_25532 { __temp_25530 } else { __temp_25505 };
        let __temp_25534 = self.depth_buffer_element_1_24_read_port_0_value << 0x10u32;
        let __temp_25535 = __temp_25534 | self.depth_buffer_element_0_23_read_port_0_value;
        let __temp_25536 = self.depth_buffer_element_2_25_read_port_0_value as u64;
        let __temp_25537 = __temp_25535 as u64;
        let __temp_25538 = __temp_25536 << 0x20u32;
        let __temp_25539 = __temp_25538 | __temp_25537;
        let __temp_25540 = self.depth_buffer_element_3_26_read_port_0_value as u64;
        let __temp_25541 = __temp_25540 << 0x30u32;
        let __temp_25542 = __temp_25541 | __temp_25539;
        let __temp_25543 = self.depth_buffer_element_4_27_read_port_0_value as u128;
        let __temp_25544 = __temp_25542 as u128;
        let __temp_25545 = __temp_25543 << 0x40u32;
        let __temp_25546 = __temp_25545 | __temp_25544;
        let __temp_25547 = self.depth_buffer_element_5_28_read_port_0_value as u128;
        let __temp_25548 = __temp_25547 << 0x50u32;
        let __temp_25549 = __temp_25548 | __temp_25546;
        let __temp_25550 = self.depth_buffer_element_6_29_read_port_0_value as u128;
        let __temp_25551 = __temp_25550 << 0x60u32;
        let __temp_25552 = __temp_25551 | __temp_25549;
        let __temp_25553 = self.depth_buffer_element_7_30_read_port_0_value as u128;
        let __temp_25554 = __temp_25553 << 0x70u32;
        let __temp_25555 = __temp_25554 | __temp_25552;
        let __temp_25556 = __temp_25555 as u32;
        let __temp_25557 = __temp_25556 & 0xffffu32;
        let __temp_25558 = self.__reg_stage_20_tile_addr_46 & 0x7u32;
        let __temp_25559 = __temp_25558 == 0x0u32;
        let __temp_25560 = if __temp_25559 { __temp_25557 } else { __temp_25533 };
        self.__reg_stage_21_prev_depth_69_next = __temp_25560;
        self.__reg_stage_14_last_394_next = self.__reg_stage_13_last_395;
        self.__reg_stage_2_valid_159_next = self.__reg_stage_1_valid_160;
        let __temp_25561 = self.__reg_data_latch_444 & 0x1u32;
        let __temp_25562 = __temp_25561 != 0x0u32;
        let __temp_25563 = self.__reg_bit_counter_426 == 0x7u32;
        let __temp_25564 = if __temp_25563 { true } else { __temp_25562 };
        let __temp_25565 = self.__reg_state_425 == 0x2u32;
        let __temp_25566 = if __temp_25565 { __temp_25564 } else { self.__reg_tx_443 };
        let __temp_25567 = self.__reg_data_latch_444 & 0x1u32;
        let __temp_25568 = __temp_25567 != 0x0u32;
        let __temp_25569 = self.__reg_state_425 == 0x1u32;
        let __temp_25570 = if __temp_25569 { __temp_25568 } else { __temp_25566 };
        let __temp_25571 = self.__reg_tick_counter_427 == 0xd8u32;
        let __temp_25572 = if __temp_25571 { __temp_25570 } else { self.__reg_tx_443 };
        let __temp_25573 = self.__reg_state_7 == 0x3u32;
        let __temp_25574 = __temp_25573 & self.__reg_bus_enable_6;
        let __temp_25575 = __temp_25574 & self.__reg_bus_write_5;
        let __temp_25576 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25577 = __temp_25576 & 0x3fffffffu32;
        let __temp_25578 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25579 = __temp_25578 & 0x3fffffffu32;
        let __temp_25580 = self.__reg_state_7 == 0x3u32;
        let __temp_25581 = __temp_25580 & self.__reg_bus_enable_6;
        let __temp_25582 = if __temp_25581 { __temp_25579 } else { __temp_25577 };
        let __temp_25583 = __temp_25582 >> 0x2u32;
        let __temp_25584 = __temp_25583 & 0xfffffffu32;
        let __temp_25585 = __temp_25584 & 0xffffffu32;
        let __temp_25586 = __temp_25585 >> 0x14u32;
        let __temp_25587 = __temp_25586 & 0xfu32;
        let __temp_25588 = __temp_25587 == 0x3u32;
        let __temp_25589 = self.__reg_count_12 >> 0x5u32;
        let __temp_25590 = __temp_25589 & 0x1u32;
        let __temp_25591 = __temp_25590 != 0x0u32;
        let __temp_25592 = !__temp_25591;
        let __temp_25593 = !false;
        let __temp_25594 = __temp_25593 & __temp_25592;
        let __temp_25595 = self.__reg_state_7 == 0x3u32;
        let __temp_25596 = __temp_25595 & self.__reg_bus_enable_6;
        let __temp_25597 = __temp_25596 & self.__reg_bus_write_5;
        let __temp_25598 = __temp_25597 | __temp_25594;
        let __temp_25599 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25600 = __temp_25599 & 0x3fffffffu32;
        let __temp_25601 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25602 = __temp_25601 & 0x3fffffffu32;
        let __temp_25603 = self.__reg_state_7 == 0x3u32;
        let __temp_25604 = __temp_25603 & self.__reg_bus_enable_6;
        let __temp_25605 = if __temp_25604 { __temp_25602 } else { __temp_25600 };
        let __temp_25606 = __temp_25605 >> 0x2u32;
        let __temp_25607 = __temp_25606 & 0xfffffffu32;
        let __temp_25608 = __temp_25607 >> 0x18u32;
        let __temp_25609 = __temp_25608 & 0xfu32;
        let __temp_25610 = __temp_25609 == 0x0u32;
        let __temp_25611 = self.__reg_count_15 >> 0x5u32;
        let __temp_25612 = __temp_25611 & 0x1u32;
        let __temp_25613 = __temp_25612 != 0x0u32;
        let __temp_25614 = !__temp_25613;
        let __temp_25615 = !false;
        let __temp_25616 = __temp_25615 & __temp_25614;
        let __temp_25617 = self.__reg_state_7 == 0x3u32;
        let __temp_25618 = __temp_25617 & self.__reg_bus_enable_6;
        let __temp_25619 = __temp_25618 & self.__reg_bus_write_5;
        let __temp_25620 = __temp_25619 | __temp_25616;
        let __temp_25621 = self.__reg_state_7 == 0x3u32;
        let __temp_25622 = __temp_25621 & self.__reg_bus_enable_6;
        let __temp_25623 = self.__reg_state_7 == 0x0u32;
        let __temp_25624 = __temp_25623 | __temp_25622;
        let __temp_25625 = __temp_25624 & __temp_25620;
        let __temp_25626 = __temp_25625 & __temp_25610;
        let __temp_25627 = __temp_25626 & __temp_25598;
        let __temp_25628 = __temp_25627 & __temp_25588;
        let __temp_25629 = __temp_25628 & __temp_25575;
        let __temp_25630 = if __temp_25629 { false } else { self.__reg_tx_443 };
        let __temp_25631 = self.__reg_state_425 == 0x0u32;
        let __temp_25632 = if __temp_25631 { __temp_25630 } else { __temp_25572 };
        self.__reg_tx_443_next = __temp_25632;
        self.__reg_stage_6_z_85_next = self.__reg_stage_5_z_86;
        self.__reg_stage_13_t_225_next = self.__reg_stage_12_t_226;
        let __temp_25633 = self.__reg_count_23.wrapping_add(0x1u32);
        let __temp_25634 = __temp_25633 & 0x3fu32;
        let __temp_25635 = if __temp_10211 { __temp_25634 } else { self.__reg_count_23 };
        let __temp_25636 = self.__reg_count_23.wrapping_add(0x1u32);
        let __temp_25637 = __temp_25636 & 0x3fu32;
        let __temp_25638 = if __temp_10211 { __temp_25637 } else { self.__reg_count_23 };
        let __temp_25639 = __temp_25638.wrapping_sub(0x1u32);
        let __temp_25640 = __temp_25639 & 0x3fu32;
        let __temp_25641 = if __temp_10184 { __temp_25640 } else { __temp_25635 };
        self.__reg_count_23_next = __temp_25641;
        let __temp_25642 = self.__reg_count_30.wrapping_add(0x1u32);
        let __temp_25643 = __temp_25642 & 0x3fu32;
        let __temp_25644 = if __temp_13468 { __temp_25643 } else { self.__reg_count_30 };
        let __temp_25645 = self.__reg_count_30.wrapping_add(0x1u32);
        let __temp_25646 = __temp_25645 & 0x3fu32;
        let __temp_25647 = if __temp_13468 { __temp_25646 } else { self.__reg_count_30 };
        let __temp_25648 = __temp_25647.wrapping_sub(0x1u32);
        let __temp_25649 = __temp_25648 & 0x3fu32;
        let __temp_25650 = if __temp_13442 { __temp_25649 } else { __temp_25644 };
        self.__reg_count_30_next = __temp_25650;
        self.__reg_refinement_stage_2_buffer_1_shr_177_next = self.__reg_refinement_stage_2_buffer_0_shr_178;
        self.__reg_refinement_stage_2_buffer_0_prev_q_198_next = self.__reg_refinement_stage_2_q_199;
        self.__reg_stage_20_last_388_next = self.__reg_stage_19_last_389;
        self.__reg_stage_12_z_79_next = self.__reg_stage_11_z_80;
        self.__reg_stage_8_a_284_next = self.__reg_stage_7_a_285;
        let __temp_25651 = self.__reg_bit_counter_447.wrapping_add(0x1u32);
        let __temp_25652 = __temp_25651 & 0x7u32;
        let __temp_25653 = self.__reg_wait_counter_445 == 0x3u32;
        let __temp_25654 = if __temp_25653 { __temp_25652 } else { self.__reg_bit_counter_447 };
        let __temp_25655 = self.__reg_state_446 == 0x2u32;
        let __temp_25656 = if __temp_25655 { __temp_25654 } else { self.__reg_bit_counter_447 };
        let __temp_25657 = self.__reg_state_446 == 0x1u32;
        let __temp_25658 = if __temp_25657 { self.__reg_bit_counter_447 } else { __temp_25656 };
        let __temp_25659 = self.__reg_state_446 == 0x0u32;
        let __temp_25660 = if __temp_25659 { self.__reg_bit_counter_447 } else { __temp_25658 };
        let __temp_25661 = self.__reg_tick_counter_448 == 0x35u32;
        let __temp_25662 = if __temp_25661 { __temp_25660 } else { self.__reg_bit_counter_447 };
        self.__reg_bit_counter_447_next = __temp_25662;
        let __temp_25663 = self.__reg_tile_y_67 == 0xfu32;
        let __temp_25664 = if __temp_25663 { false } else { self.__reg_input_generator_active_161 };
        let __temp_25665 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_25666 = if __temp_25665 { __temp_25664 } else { self.__reg_input_generator_active_161 };
        let __temp_25667 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25668 = __temp_25667 & 0x3fffffffu32;
        let __temp_25669 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25670 = __temp_25669 & 0x3fffffffu32;
        let __temp_25671 = self.__reg_state_7 == 0x3u32;
        let __temp_25672 = __temp_25671 & self.__reg_bus_enable_6;
        let __temp_25673 = if __temp_25672 { __temp_25670 } else { __temp_25668 };
        let __temp_25674 = __temp_25673 >> 0x2u32;
        let __temp_25675 = __temp_25674 & 0xfffffffu32;
        let __temp_25676 = __temp_25675 & 0xffffffu32;
        let __temp_25677 = __temp_25676 & 0xfffffu32;
        let __temp_25678 = __temp_25677 & 0x3fu32;
        let __temp_25679 = __temp_25678 == 0x0u32;
        let __temp_25680 = self.__reg_state_7 == 0x3u32;
        let __temp_25681 = __temp_25680 & self.__reg_bus_enable_6;
        let __temp_25682 = __temp_25681 & self.__reg_bus_write_5;
        let __temp_25683 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25684 = __temp_25683 & 0x3fffffffu32;
        let __temp_25685 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25686 = __temp_25685 & 0x3fffffffu32;
        let __temp_25687 = self.__reg_state_7 == 0x3u32;
        let __temp_25688 = __temp_25687 & self.__reg_bus_enable_6;
        let __temp_25689 = if __temp_25688 { __temp_25686 } else { __temp_25684 };
        let __temp_25690 = __temp_25689 >> 0x2u32;
        let __temp_25691 = __temp_25690 & 0xfffffffu32;
        let __temp_25692 = __temp_25691 & 0xffffffu32;
        let __temp_25693 = __temp_25692 >> 0x14u32;
        let __temp_25694 = __temp_25693 & 0xfu32;
        let __temp_25695 = __temp_25694 == 0x4u32;
        let __temp_25696 = self.__reg_count_12 >> 0x5u32;
        let __temp_25697 = __temp_25696 & 0x1u32;
        let __temp_25698 = __temp_25697 != 0x0u32;
        let __temp_25699 = !__temp_25698;
        let __temp_25700 = !false;
        let __temp_25701 = __temp_25700 & __temp_25699;
        let __temp_25702 = self.__reg_state_7 == 0x3u32;
        let __temp_25703 = __temp_25702 & self.__reg_bus_enable_6;
        let __temp_25704 = __temp_25703 & self.__reg_bus_write_5;
        let __temp_25705 = __temp_25704 | __temp_25701;
        let __temp_25706 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25707 = __temp_25706 & 0x3fffffffu32;
        let __temp_25708 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25709 = __temp_25708 & 0x3fffffffu32;
        let __temp_25710 = self.__reg_state_7 == 0x3u32;
        let __temp_25711 = __temp_25710 & self.__reg_bus_enable_6;
        let __temp_25712 = if __temp_25711 { __temp_25709 } else { __temp_25707 };
        let __temp_25713 = __temp_25712 >> 0x2u32;
        let __temp_25714 = __temp_25713 & 0xfffffffu32;
        let __temp_25715 = __temp_25714 >> 0x18u32;
        let __temp_25716 = __temp_25715 & 0xfu32;
        let __temp_25717 = __temp_25716 == 0x0u32;
        let __temp_25718 = self.__reg_count_15 >> 0x5u32;
        let __temp_25719 = __temp_25718 & 0x1u32;
        let __temp_25720 = __temp_25719 != 0x0u32;
        let __temp_25721 = !__temp_25720;
        let __temp_25722 = !false;
        let __temp_25723 = __temp_25722 & __temp_25721;
        let __temp_25724 = self.__reg_state_7 == 0x3u32;
        let __temp_25725 = __temp_25724 & self.__reg_bus_enable_6;
        let __temp_25726 = __temp_25725 & self.__reg_bus_write_5;
        let __temp_25727 = __temp_25726 | __temp_25723;
        let __temp_25728 = self.__reg_state_7 == 0x3u32;
        let __temp_25729 = __temp_25728 & self.__reg_bus_enable_6;
        let __temp_25730 = self.__reg_state_7 == 0x0u32;
        let __temp_25731 = __temp_25730 | __temp_25729;
        let __temp_25732 = __temp_25731 & __temp_25727;
        let __temp_25733 = __temp_25732 & __temp_25717;
        let __temp_25734 = __temp_25733 & __temp_25705;
        let __temp_25735 = __temp_25734 & __temp_25695;
        let __temp_25736 = __temp_25735 & __temp_25682;
        let __temp_25737 = __temp_25736 & __temp_25679;
        let __temp_25738 = if __temp_25737 { true } else { __temp_25666 };
        self.__reg_input_generator_active_161_next = __temp_25738;
        let __temp_25739 = self.__reg_mem_read_addr_437.wrapping_add(0x1u32);
        let __temp_25740 = __temp_25739 & 0x1fu32;
        let __temp_25741 = if __temp_11225 { __temp_25740 } else { self.__reg_mem_read_addr_437 };
        self.__reg_mem_read_addr_437_next = __temp_25741;
        let __temp_25742 = self.__reg_mem_write_addr_43.wrapping_add(0x1u32);
        let __temp_25743 = __temp_25742 & 0x1fu32;
        let __temp_25744 = if __temp_13520 { __temp_25743 } else { self.__reg_mem_write_addr_43 };
        self.__reg_mem_write_addr_43_next = __temp_25744;
        let __temp_25745 = self.__reg_z_row_96.wrapping_add(self.__reg_z_dy_mirror_94);
        let __temp_25746 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_25747 = if __temp_25746 { __temp_25745 } else { self.__reg_z_row_96 };
        let __temp_25748 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25749 = __temp_25748 & 0x3fffffffu32;
        let __temp_25750 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25751 = __temp_25750 & 0x3fffffffu32;
        let __temp_25752 = self.__reg_state_7 == 0x3u32;
        let __temp_25753 = __temp_25752 & self.__reg_bus_enable_6;
        let __temp_25754 = if __temp_25753 { __temp_25751 } else { __temp_25749 };
        let __temp_25755 = __temp_25754 >> 0x2u32;
        let __temp_25756 = __temp_25755 & 0xfffffffu32;
        let __temp_25757 = __temp_25756 & 0xffffffu32;
        let __temp_25758 = __temp_25757 & 0xfffffu32;
        let __temp_25759 = __temp_25758 & 0x3fu32;
        let __temp_25760 = __temp_25759 == 0x0u32;
        let __temp_25761 = self.__reg_state_7 == 0x3u32;
        let __temp_25762 = __temp_25761 & self.__reg_bus_enable_6;
        let __temp_25763 = __temp_25762 & self.__reg_bus_write_5;
        let __temp_25764 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25765 = __temp_25764 & 0x3fffffffu32;
        let __temp_25766 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25767 = __temp_25766 & 0x3fffffffu32;
        let __temp_25768 = self.__reg_state_7 == 0x3u32;
        let __temp_25769 = __temp_25768 & self.__reg_bus_enable_6;
        let __temp_25770 = if __temp_25769 { __temp_25767 } else { __temp_25765 };
        let __temp_25771 = __temp_25770 >> 0x2u32;
        let __temp_25772 = __temp_25771 & 0xfffffffu32;
        let __temp_25773 = __temp_25772 & 0xffffffu32;
        let __temp_25774 = __temp_25773 >> 0x14u32;
        let __temp_25775 = __temp_25774 & 0xfu32;
        let __temp_25776 = __temp_25775 == 0x4u32;
        let __temp_25777 = self.__reg_count_12 >> 0x5u32;
        let __temp_25778 = __temp_25777 & 0x1u32;
        let __temp_25779 = __temp_25778 != 0x0u32;
        let __temp_25780 = !__temp_25779;
        let __temp_25781 = !false;
        let __temp_25782 = __temp_25781 & __temp_25780;
        let __temp_25783 = self.__reg_state_7 == 0x3u32;
        let __temp_25784 = __temp_25783 & self.__reg_bus_enable_6;
        let __temp_25785 = __temp_25784 & self.__reg_bus_write_5;
        let __temp_25786 = __temp_25785 | __temp_25782;
        let __temp_25787 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25788 = __temp_25787 & 0x3fffffffu32;
        let __temp_25789 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25790 = __temp_25789 & 0x3fffffffu32;
        let __temp_25791 = self.__reg_state_7 == 0x3u32;
        let __temp_25792 = __temp_25791 & self.__reg_bus_enable_6;
        let __temp_25793 = if __temp_25792 { __temp_25790 } else { __temp_25788 };
        let __temp_25794 = __temp_25793 >> 0x2u32;
        let __temp_25795 = __temp_25794 & 0xfffffffu32;
        let __temp_25796 = __temp_25795 >> 0x18u32;
        let __temp_25797 = __temp_25796 & 0xfu32;
        let __temp_25798 = __temp_25797 == 0x0u32;
        let __temp_25799 = self.__reg_count_15 >> 0x5u32;
        let __temp_25800 = __temp_25799 & 0x1u32;
        let __temp_25801 = __temp_25800 != 0x0u32;
        let __temp_25802 = !__temp_25801;
        let __temp_25803 = !false;
        let __temp_25804 = __temp_25803 & __temp_25802;
        let __temp_25805 = self.__reg_state_7 == 0x3u32;
        let __temp_25806 = __temp_25805 & self.__reg_bus_enable_6;
        let __temp_25807 = __temp_25806 & self.__reg_bus_write_5;
        let __temp_25808 = __temp_25807 | __temp_25804;
        let __temp_25809 = self.__reg_state_7 == 0x3u32;
        let __temp_25810 = __temp_25809 & self.__reg_bus_enable_6;
        let __temp_25811 = self.__reg_state_7 == 0x0u32;
        let __temp_25812 = __temp_25811 | __temp_25810;
        let __temp_25813 = __temp_25812 & __temp_25808;
        let __temp_25814 = __temp_25813 & __temp_25798;
        let __temp_25815 = __temp_25814 & __temp_25786;
        let __temp_25816 = __temp_25815 & __temp_25776;
        let __temp_25817 = __temp_25816 & __temp_25763;
        let __temp_25818 = __temp_25817 & __temp_25760;
        let __temp_25819 = if __temp_25818 { self.__reg_z_min_97 } else { __temp_25747 };
        self.__reg_z_row_96_next = __temp_25819;
        self.__reg_stage_18_g_331_next = self.__reg_stage_17_g_332;
        let __temp_25820 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25821 = __temp_25820 & 0x3fffffffu32;
        let __temp_25822 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25823 = __temp_25822 & 0x3fffffffu32;
        let __temp_25824 = self.__reg_state_7 == 0x3u32;
        let __temp_25825 = __temp_25824 & self.__reg_bus_enable_6;
        let __temp_25826 = if __temp_25825 { __temp_25823 } else { __temp_25821 };
        let __temp_25827 = __temp_25826 >> 0x2u32;
        let __temp_25828 = __temp_25827 & 0xfffffffu32;
        let __temp_25829 = __temp_25828 & 0xffffffu32;
        let __temp_25830 = __temp_25829 & 0xfffffu32;
        let __temp_25831 = __temp_25830 & 0x3fu32;
        let __temp_25832 = __temp_25831 == 0x0u32;
        let __temp_25833 = self.__reg_state_7 == 0x3u32;
        let __temp_25834 = __temp_25833 & self.__reg_bus_enable_6;
        let __temp_25835 = __temp_25834 & self.__reg_bus_write_5;
        let __temp_25836 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25837 = __temp_25836 & 0x3fffffffu32;
        let __temp_25838 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25839 = __temp_25838 & 0x3fffffffu32;
        let __temp_25840 = self.__reg_state_7 == 0x3u32;
        let __temp_25841 = __temp_25840 & self.__reg_bus_enable_6;
        let __temp_25842 = if __temp_25841 { __temp_25839 } else { __temp_25837 };
        let __temp_25843 = __temp_25842 >> 0x2u32;
        let __temp_25844 = __temp_25843 & 0xfffffffu32;
        let __temp_25845 = __temp_25844 & 0xffffffu32;
        let __temp_25846 = __temp_25845 >> 0x14u32;
        let __temp_25847 = __temp_25846 & 0xfu32;
        let __temp_25848 = __temp_25847 == 0x4u32;
        let __temp_25849 = self.__reg_count_12 >> 0x5u32;
        let __temp_25850 = __temp_25849 & 0x1u32;
        let __temp_25851 = __temp_25850 != 0x0u32;
        let __temp_25852 = !__temp_25851;
        let __temp_25853 = !false;
        let __temp_25854 = __temp_25853 & __temp_25852;
        let __temp_25855 = self.__reg_state_7 == 0x3u32;
        let __temp_25856 = __temp_25855 & self.__reg_bus_enable_6;
        let __temp_25857 = __temp_25856 & self.__reg_bus_write_5;
        let __temp_25858 = __temp_25857 | __temp_25854;
        let __temp_25859 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25860 = __temp_25859 & 0x3fffffffu32;
        let __temp_25861 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25862 = __temp_25861 & 0x3fffffffu32;
        let __temp_25863 = self.__reg_state_7 == 0x3u32;
        let __temp_25864 = __temp_25863 & self.__reg_bus_enable_6;
        let __temp_25865 = if __temp_25864 { __temp_25862 } else { __temp_25860 };
        let __temp_25866 = __temp_25865 >> 0x2u32;
        let __temp_25867 = __temp_25866 & 0xfffffffu32;
        let __temp_25868 = __temp_25867 >> 0x18u32;
        let __temp_25869 = __temp_25868 & 0xfu32;
        let __temp_25870 = __temp_25869 == 0x0u32;
        let __temp_25871 = self.__reg_count_15 >> 0x5u32;
        let __temp_25872 = __temp_25871 & 0x1u32;
        let __temp_25873 = __temp_25872 != 0x0u32;
        let __temp_25874 = !__temp_25873;
        let __temp_25875 = !false;
        let __temp_25876 = __temp_25875 & __temp_25874;
        let __temp_25877 = self.__reg_state_7 == 0x3u32;
        let __temp_25878 = __temp_25877 & self.__reg_bus_enable_6;
        let __temp_25879 = __temp_25878 & self.__reg_bus_write_5;
        let __temp_25880 = __temp_25879 | __temp_25876;
        let __temp_25881 = self.__reg_state_7 == 0x3u32;
        let __temp_25882 = __temp_25881 & self.__reg_bus_enable_6;
        let __temp_25883 = self.__reg_state_7 == 0x0u32;
        let __temp_25884 = __temp_25883 | __temp_25882;
        let __temp_25885 = __temp_25884 & __temp_25880;
        let __temp_25886 = __temp_25885 & __temp_25870;
        let __temp_25887 = __temp_25886 & __temp_25858;
        let __temp_25888 = __temp_25887 & __temp_25848;
        let __temp_25889 = __temp_25888 & __temp_25835;
        let __temp_25890 = __temp_25889 & __temp_25832;
        let __temp_25891 = if __temp_25890 { self.__reg_w0_dx_135 } else { self.__reg_w0_dx_mirror_134 };
        self.__reg_w0_dx_mirror_134_next = __temp_25891;
        let __temp_25892 = self.__reg_stage_15_t_171 >> 0x14u32;
        let __temp_25893 = __temp_25892 as u32;
        let __temp_25894 = __temp_25893 & 0xfu32;
        let __temp_25895 = false as u32;
        let __temp_25896 = __temp_25895 << 0x4u32;
        let __temp_25897 = __temp_25896 | __temp_25894;
        let __temp_25898 = false as u32;
        let __temp_25899 = __temp_25898 << 0x4u32;
        let __temp_25900 = __temp_25899 | 0x0u32;
        let __temp_25901 = !self.__reg_texture_settings_245;
        let __temp_25902 = if __temp_25901 { __temp_25900 } else { __temp_25897 };
        let __temp_25903 = self.__reg_stage_15_t_171 >> 0x14u32;
        let __temp_25904 = __temp_25903 as u32;
        let __temp_25905 = __temp_25904 & 0xfu32;
        let __temp_25906 = false as u32;
        let __temp_25907 = __temp_25906 << 0x4u32;
        let __temp_25908 = __temp_25907 | __temp_25905;
        let __temp_25909 = true as u32;
        let __temp_25910 = __temp_25909 << 0x4u32;
        let __temp_25911 = __temp_25910 | 0x0u32;
        let __temp_25912 = __temp_25911.wrapping_sub(__temp_25908);
        let __temp_25913 = __temp_25912 & 0x1fu32;
        let __temp_25914 = true as u32;
        let __temp_25915 = __temp_25914 << 0x4u32;
        let __temp_25916 = __temp_25915 | 0x0u32;
        let __temp_25917 = !self.__reg_texture_settings_245;
        let __temp_25918 = if __temp_25917 { __temp_25916 } else { __temp_25913 };
        let __temp_25919 = self.__reg_stage_15_t_171 >> 0x18u32;
        let __temp_25920 = __temp_25919 as u32;
        let __temp_25921 = __temp_25920 & 0xffu32;
        let __temp_25922 = __temp_25921 & 0x1u32;
        let __temp_25923 = __temp_25922 != 0x0u32;
        let __temp_25924 = !__temp_25923;
        let __temp_25925 = if __temp_25924 { __temp_25918 } else { __temp_25902 };
        self.__reg_stage_16_one_minus_t_fract_272_next = __temp_25925;
        let __temp_25926 = self.__reg_bus_write_data_1 as u128;
        let __temp_25927 = __temp_25926 << 0x60u32;
        let __temp_25928 = __temp_25927 | 0x0u128;
        let __temp_25929 = 0x0u32 as u64;
        let __temp_25930 = self.__reg_bus_write_data_1 as u64;
        let __temp_25931 = __temp_25929 << 0x20u32;
        let __temp_25932 = __temp_25931 | __temp_25930;
        let __temp_25933 = __temp_25932 as u128;
        let __temp_25934 = 0x0u64 as u128;
        let __temp_25935 = __temp_25933 << 0x40u32;
        let __temp_25936 = __temp_25935 | __temp_25934;
        let __temp_25937 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25938 = __temp_25937 & 0x3fffffffu32;
        let __temp_25939 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25940 = __temp_25939 & 0x3fffffffu32;
        let __temp_25941 = self.__reg_state_7 == 0x3u32;
        let __temp_25942 = __temp_25941 & self.__reg_bus_enable_6;
        let __temp_25943 = if __temp_25942 { __temp_25940 } else { __temp_25938 };
        let __temp_25944 = __temp_25943 & 0x3u32;
        let __temp_25945 = __temp_25944 == 0x2u32;
        let __temp_25946 = if __temp_25945 { __temp_25936 } else { __temp_25928 };
        let __temp_25947 = 0x0u64 as u128;
        let __temp_25948 = self.__reg_bus_write_data_1 as u128;
        let __temp_25949 = __temp_25947 << 0x20u32;
        let __temp_25950 = __temp_25949 | __temp_25948;
        let __temp_25951 = 0x0u32 as u128;
        let __temp_25952 = __temp_25950 << 0x20u32;
        let __temp_25953 = __temp_25952 | __temp_25951;
        let __temp_25954 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25955 = __temp_25954 & 0x3fffffffu32;
        let __temp_25956 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25957 = __temp_25956 & 0x3fffffffu32;
        let __temp_25958 = self.__reg_state_7 == 0x3u32;
        let __temp_25959 = __temp_25958 & self.__reg_bus_enable_6;
        let __temp_25960 = if __temp_25959 { __temp_25957 } else { __temp_25955 };
        let __temp_25961 = __temp_25960 & 0x3u32;
        let __temp_25962 = __temp_25961 == 0x1u32;
        let __temp_25963 = if __temp_25962 { __temp_25953 } else { __temp_25946 };
        let __temp_25964 = self.__reg_bus_write_data_1 as u128;
        let __temp_25965 = 0x0u128 << 0x20u32;
        let __temp_25966 = __temp_25965 | __temp_25964;
        let __temp_25967 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25968 = __temp_25967 & 0x3fffffffu32;
        let __temp_25969 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25970 = __temp_25969 & 0x3fffffffu32;
        let __temp_25971 = self.__reg_state_7 == 0x3u32;
        let __temp_25972 = __temp_25971 & self.__reg_bus_enable_6;
        let __temp_25973 = if __temp_25972 { __temp_25970 } else { __temp_25968 };
        let __temp_25974 = __temp_25973 & 0x3u32;
        let __temp_25975 = __temp_25974 == 0x0u32;
        let __temp_25976 = if __temp_25975 { __temp_25966 } else { __temp_25963 };
        let __temp_25977 = __temp_25976 as u32;
        let __temp_25978 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25979 = __temp_25978 & 0x3fffffffu32;
        let __temp_25980 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25981 = __temp_25980 & 0x3fffffffu32;
        let __temp_25982 = self.__reg_state_7 == 0x3u32;
        let __temp_25983 = __temp_25982 & self.__reg_bus_enable_6;
        let __temp_25984 = if __temp_25983 { __temp_25981 } else { __temp_25979 };
        let __temp_25985 = __temp_25984 >> 0x2u32;
        let __temp_25986 = __temp_25985 & 0xfffffffu32;
        let __temp_25987 = __temp_25986 & 0xffffffu32;
        let __temp_25988 = __temp_25987 & 0xfffffu32;
        let __temp_25989 = __temp_25988 & 0x3fu32;
        let __temp_25990 = __temp_25989 == 0x8u32;
        let __temp_25991 = self.__reg_state_7 == 0x3u32;
        let __temp_25992 = __temp_25991 & self.__reg_bus_enable_6;
        let __temp_25993 = __temp_25992 & self.__reg_bus_write_5;
        let __temp_25994 = self.__reg_pc_13 >> 0x2u32;
        let __temp_25995 = __temp_25994 & 0x3fffffffu32;
        let __temp_25996 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_25997 = __temp_25996 & 0x3fffffffu32;
        let __temp_25998 = self.__reg_state_7 == 0x3u32;
        let __temp_25999 = __temp_25998 & self.__reg_bus_enable_6;
        let __temp_26000 = if __temp_25999 { __temp_25997 } else { __temp_25995 };
        let __temp_26001 = __temp_26000 >> 0x2u32;
        let __temp_26002 = __temp_26001 & 0xfffffffu32;
        let __temp_26003 = __temp_26002 & 0xffffffu32;
        let __temp_26004 = __temp_26003 >> 0x14u32;
        let __temp_26005 = __temp_26004 & 0xfu32;
        let __temp_26006 = __temp_26005 == 0x4u32;
        let __temp_26007 = self.__reg_count_12 >> 0x5u32;
        let __temp_26008 = __temp_26007 & 0x1u32;
        let __temp_26009 = __temp_26008 != 0x0u32;
        let __temp_26010 = !__temp_26009;
        let __temp_26011 = !false;
        let __temp_26012 = __temp_26011 & __temp_26010;
        let __temp_26013 = self.__reg_state_7 == 0x3u32;
        let __temp_26014 = __temp_26013 & self.__reg_bus_enable_6;
        let __temp_26015 = __temp_26014 & self.__reg_bus_write_5;
        let __temp_26016 = __temp_26015 | __temp_26012;
        let __temp_26017 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26018 = __temp_26017 & 0x3fffffffu32;
        let __temp_26019 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26020 = __temp_26019 & 0x3fffffffu32;
        let __temp_26021 = self.__reg_state_7 == 0x3u32;
        let __temp_26022 = __temp_26021 & self.__reg_bus_enable_6;
        let __temp_26023 = if __temp_26022 { __temp_26020 } else { __temp_26018 };
        let __temp_26024 = __temp_26023 >> 0x2u32;
        let __temp_26025 = __temp_26024 & 0xfffffffu32;
        let __temp_26026 = __temp_26025 >> 0x18u32;
        let __temp_26027 = __temp_26026 & 0xfu32;
        let __temp_26028 = __temp_26027 == 0x0u32;
        let __temp_26029 = self.__reg_count_15 >> 0x5u32;
        let __temp_26030 = __temp_26029 & 0x1u32;
        let __temp_26031 = __temp_26030 != 0x0u32;
        let __temp_26032 = !__temp_26031;
        let __temp_26033 = !false;
        let __temp_26034 = __temp_26033 & __temp_26032;
        let __temp_26035 = self.__reg_state_7 == 0x3u32;
        let __temp_26036 = __temp_26035 & self.__reg_bus_enable_6;
        let __temp_26037 = __temp_26036 & self.__reg_bus_write_5;
        let __temp_26038 = __temp_26037 | __temp_26034;
        let __temp_26039 = self.__reg_state_7 == 0x3u32;
        let __temp_26040 = __temp_26039 & self.__reg_bus_enable_6;
        let __temp_26041 = self.__reg_state_7 == 0x0u32;
        let __temp_26042 = __temp_26041 | __temp_26040;
        let __temp_26043 = __temp_26042 & __temp_26038;
        let __temp_26044 = __temp_26043 & __temp_26028;
        let __temp_26045 = __temp_26044 & __temp_26016;
        let __temp_26046 = __temp_26045 & __temp_26006;
        let __temp_26047 = __temp_26046 & __temp_25993;
        let __temp_26048 = __temp_26047 & __temp_25990;
        let __temp_26049 = if __temp_26048 { __temp_25977 } else { self.__reg_w1_dx_128 };
        self.__reg_w1_dx_128_next = __temp_26049;
        self.__reg_refinement_stage_0_buffer_0_shr_184_next = self.__reg_refinement_stage_0_shr_185;
        let __temp_26050 = self.__reg_bus_write_data_1 as u128;
        let __temp_26051 = __temp_26050 << 0x60u32;
        let __temp_26052 = __temp_26051 | 0x0u128;
        let __temp_26053 = 0x0u32 as u64;
        let __temp_26054 = self.__reg_bus_write_data_1 as u64;
        let __temp_26055 = __temp_26053 << 0x20u32;
        let __temp_26056 = __temp_26055 | __temp_26054;
        let __temp_26057 = __temp_26056 as u128;
        let __temp_26058 = 0x0u64 as u128;
        let __temp_26059 = __temp_26057 << 0x40u32;
        let __temp_26060 = __temp_26059 | __temp_26058;
        let __temp_26061 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26062 = __temp_26061 & 0x3fffffffu32;
        let __temp_26063 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26064 = __temp_26063 & 0x3fffffffu32;
        let __temp_26065 = self.__reg_state_7 == 0x3u32;
        let __temp_26066 = __temp_26065 & self.__reg_bus_enable_6;
        let __temp_26067 = if __temp_26066 { __temp_26064 } else { __temp_26062 };
        let __temp_26068 = __temp_26067 & 0x3u32;
        let __temp_26069 = __temp_26068 == 0x2u32;
        let __temp_26070 = if __temp_26069 { __temp_26060 } else { __temp_26052 };
        let __temp_26071 = 0x0u64 as u128;
        let __temp_26072 = self.__reg_bus_write_data_1 as u128;
        let __temp_26073 = __temp_26071 << 0x20u32;
        let __temp_26074 = __temp_26073 | __temp_26072;
        let __temp_26075 = 0x0u32 as u128;
        let __temp_26076 = __temp_26074 << 0x20u32;
        let __temp_26077 = __temp_26076 | __temp_26075;
        let __temp_26078 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26079 = __temp_26078 & 0x3fffffffu32;
        let __temp_26080 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26081 = __temp_26080 & 0x3fffffffu32;
        let __temp_26082 = self.__reg_state_7 == 0x3u32;
        let __temp_26083 = __temp_26082 & self.__reg_bus_enable_6;
        let __temp_26084 = if __temp_26083 { __temp_26081 } else { __temp_26079 };
        let __temp_26085 = __temp_26084 & 0x3u32;
        let __temp_26086 = __temp_26085 == 0x1u32;
        let __temp_26087 = if __temp_26086 { __temp_26077 } else { __temp_26070 };
        let __temp_26088 = self.__reg_bus_write_data_1 as u128;
        let __temp_26089 = 0x0u128 << 0x20u32;
        let __temp_26090 = __temp_26089 | __temp_26088;
        let __temp_26091 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26092 = __temp_26091 & 0x3fffffffu32;
        let __temp_26093 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26094 = __temp_26093 & 0x3fffffffu32;
        let __temp_26095 = self.__reg_state_7 == 0x3u32;
        let __temp_26096 = __temp_26095 & self.__reg_bus_enable_6;
        let __temp_26097 = if __temp_26096 { __temp_26094 } else { __temp_26092 };
        let __temp_26098 = __temp_26097 & 0x3u32;
        let __temp_26099 = __temp_26098 == 0x0u32;
        let __temp_26100 = if __temp_26099 { __temp_26090 } else { __temp_26087 };
        let __temp_26101 = __temp_26100 as u32;
        let __temp_26102 = __temp_26101 & 0xffffffu32;
        let __temp_26103 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26104 = __temp_26103 & 0x3fffffffu32;
        let __temp_26105 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26106 = __temp_26105 & 0x3fffffffu32;
        let __temp_26107 = self.__reg_state_7 == 0x3u32;
        let __temp_26108 = __temp_26107 & self.__reg_bus_enable_6;
        let __temp_26109 = if __temp_26108 { __temp_26106 } else { __temp_26104 };
        let __temp_26110 = __temp_26109 >> 0x2u32;
        let __temp_26111 = __temp_26110 & 0xfffffffu32;
        let __temp_26112 = __temp_26111 & 0xffffffu32;
        let __temp_26113 = __temp_26112 & 0xfffffu32;
        let __temp_26114 = __temp_26113 & 0x3fu32;
        let __temp_26115 = __temp_26114 == 0x13u32;
        let __temp_26116 = self.__reg_state_7 == 0x3u32;
        let __temp_26117 = __temp_26116 & self.__reg_bus_enable_6;
        let __temp_26118 = __temp_26117 & self.__reg_bus_write_5;
        let __temp_26119 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26120 = __temp_26119 & 0x3fffffffu32;
        let __temp_26121 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26122 = __temp_26121 & 0x3fffffffu32;
        let __temp_26123 = self.__reg_state_7 == 0x3u32;
        let __temp_26124 = __temp_26123 & self.__reg_bus_enable_6;
        let __temp_26125 = if __temp_26124 { __temp_26122 } else { __temp_26120 };
        let __temp_26126 = __temp_26125 >> 0x2u32;
        let __temp_26127 = __temp_26126 & 0xfffffffu32;
        let __temp_26128 = __temp_26127 & 0xffffffu32;
        let __temp_26129 = __temp_26128 >> 0x14u32;
        let __temp_26130 = __temp_26129 & 0xfu32;
        let __temp_26131 = __temp_26130 == 0x4u32;
        let __temp_26132 = self.__reg_count_12 >> 0x5u32;
        let __temp_26133 = __temp_26132 & 0x1u32;
        let __temp_26134 = __temp_26133 != 0x0u32;
        let __temp_26135 = !__temp_26134;
        let __temp_26136 = !false;
        let __temp_26137 = __temp_26136 & __temp_26135;
        let __temp_26138 = self.__reg_state_7 == 0x3u32;
        let __temp_26139 = __temp_26138 & self.__reg_bus_enable_6;
        let __temp_26140 = __temp_26139 & self.__reg_bus_write_5;
        let __temp_26141 = __temp_26140 | __temp_26137;
        let __temp_26142 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26143 = __temp_26142 & 0x3fffffffu32;
        let __temp_26144 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26145 = __temp_26144 & 0x3fffffffu32;
        let __temp_26146 = self.__reg_state_7 == 0x3u32;
        let __temp_26147 = __temp_26146 & self.__reg_bus_enable_6;
        let __temp_26148 = if __temp_26147 { __temp_26145 } else { __temp_26143 };
        let __temp_26149 = __temp_26148 >> 0x2u32;
        let __temp_26150 = __temp_26149 & 0xfffffffu32;
        let __temp_26151 = __temp_26150 >> 0x18u32;
        let __temp_26152 = __temp_26151 & 0xfu32;
        let __temp_26153 = __temp_26152 == 0x0u32;
        let __temp_26154 = self.__reg_count_15 >> 0x5u32;
        let __temp_26155 = __temp_26154 & 0x1u32;
        let __temp_26156 = __temp_26155 != 0x0u32;
        let __temp_26157 = !__temp_26156;
        let __temp_26158 = !false;
        let __temp_26159 = __temp_26158 & __temp_26157;
        let __temp_26160 = self.__reg_state_7 == 0x3u32;
        let __temp_26161 = __temp_26160 & self.__reg_bus_enable_6;
        let __temp_26162 = __temp_26161 & self.__reg_bus_write_5;
        let __temp_26163 = __temp_26162 | __temp_26159;
        let __temp_26164 = self.__reg_state_7 == 0x3u32;
        let __temp_26165 = __temp_26164 & self.__reg_bus_enable_6;
        let __temp_26166 = self.__reg_state_7 == 0x0u32;
        let __temp_26167 = __temp_26166 | __temp_26165;
        let __temp_26168 = __temp_26167 & __temp_26163;
        let __temp_26169 = __temp_26168 & __temp_26153;
        let __temp_26170 = __temp_26169 & __temp_26141;
        let __temp_26171 = __temp_26170 & __temp_26131;
        let __temp_26172 = __temp_26171 & __temp_26118;
        let __temp_26173 = __temp_26172 & __temp_26115;
        let __temp_26174 = if __temp_26173 { __temp_26102 } else { self.__reg_b_min_328 };
        self.__reg_b_min_328_next = __temp_26174;
        let __temp_26175 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26176 = __temp_26175 & 0x3fffffffu32;
        let __temp_26177 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26178 = __temp_26177 & 0x3fffffffu32;
        let __temp_26179 = self.__reg_state_7 == 0x3u32;
        let __temp_26180 = __temp_26179 & self.__reg_bus_enable_6;
        let __temp_26181 = if __temp_26180 { __temp_26178 } else { __temp_26176 };
        let __temp_26182 = __temp_26181 >> 0x2u32;
        let __temp_26183 = __temp_26182 & 0xfffffffu32;
        let __temp_26184 = __temp_26183 & 0xffffffu32;
        let __temp_26185 = __temp_26184 & 0xfffffu32;
        let __temp_26186 = __temp_26185 & 0x3fu32;
        let __temp_26187 = __temp_26186 == 0x0u32;
        let __temp_26188 = self.__reg_state_7 == 0x3u32;
        let __temp_26189 = __temp_26188 & self.__reg_bus_enable_6;
        let __temp_26190 = __temp_26189 & self.__reg_bus_write_5;
        let __temp_26191 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26192 = __temp_26191 & 0x3fffffffu32;
        let __temp_26193 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26194 = __temp_26193 & 0x3fffffffu32;
        let __temp_26195 = self.__reg_state_7 == 0x3u32;
        let __temp_26196 = __temp_26195 & self.__reg_bus_enable_6;
        let __temp_26197 = if __temp_26196 { __temp_26194 } else { __temp_26192 };
        let __temp_26198 = __temp_26197 >> 0x2u32;
        let __temp_26199 = __temp_26198 & 0xfffffffu32;
        let __temp_26200 = __temp_26199 & 0xffffffu32;
        let __temp_26201 = __temp_26200 >> 0x14u32;
        let __temp_26202 = __temp_26201 & 0xfu32;
        let __temp_26203 = __temp_26202 == 0x4u32;
        let __temp_26204 = self.__reg_count_12 >> 0x5u32;
        let __temp_26205 = __temp_26204 & 0x1u32;
        let __temp_26206 = __temp_26205 != 0x0u32;
        let __temp_26207 = !__temp_26206;
        let __temp_26208 = !false;
        let __temp_26209 = __temp_26208 & __temp_26207;
        let __temp_26210 = self.__reg_state_7 == 0x3u32;
        let __temp_26211 = __temp_26210 & self.__reg_bus_enable_6;
        let __temp_26212 = __temp_26211 & self.__reg_bus_write_5;
        let __temp_26213 = __temp_26212 | __temp_26209;
        let __temp_26214 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26215 = __temp_26214 & 0x3fffffffu32;
        let __temp_26216 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26217 = __temp_26216 & 0x3fffffffu32;
        let __temp_26218 = self.__reg_state_7 == 0x3u32;
        let __temp_26219 = __temp_26218 & self.__reg_bus_enable_6;
        let __temp_26220 = if __temp_26219 { __temp_26217 } else { __temp_26215 };
        let __temp_26221 = __temp_26220 >> 0x2u32;
        let __temp_26222 = __temp_26221 & 0xfffffffu32;
        let __temp_26223 = __temp_26222 >> 0x18u32;
        let __temp_26224 = __temp_26223 & 0xfu32;
        let __temp_26225 = __temp_26224 == 0x0u32;
        let __temp_26226 = self.__reg_count_15 >> 0x5u32;
        let __temp_26227 = __temp_26226 & 0x1u32;
        let __temp_26228 = __temp_26227 != 0x0u32;
        let __temp_26229 = !__temp_26228;
        let __temp_26230 = !false;
        let __temp_26231 = __temp_26230 & __temp_26229;
        let __temp_26232 = self.__reg_state_7 == 0x3u32;
        let __temp_26233 = __temp_26232 & self.__reg_bus_enable_6;
        let __temp_26234 = __temp_26233 & self.__reg_bus_write_5;
        let __temp_26235 = __temp_26234 | __temp_26231;
        let __temp_26236 = self.__reg_state_7 == 0x3u32;
        let __temp_26237 = __temp_26236 & self.__reg_bus_enable_6;
        let __temp_26238 = self.__reg_state_7 == 0x0u32;
        let __temp_26239 = __temp_26238 | __temp_26237;
        let __temp_26240 = __temp_26239 & __temp_26235;
        let __temp_26241 = __temp_26240 & __temp_26225;
        let __temp_26242 = __temp_26241 & __temp_26213;
        let __temp_26243 = __temp_26242 & __temp_26203;
        let __temp_26244 = __temp_26243 & __temp_26190;
        let __temp_26245 = __temp_26244 & __temp_26187;
        let __temp_26246 = if __temp_26245 { self.__reg_z_dx_93 } else { self.__reg_z_dx_mirror_92 };
        self.__reg_z_dx_mirror_92_next = __temp_26246;
        self.__reg_stage_21_z_70_next = self.__reg_stage_20_z_71;
        let __temp_26247 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26248 = __temp_26247 & 0x3fffffffu32;
        let __temp_26249 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26250 = __temp_26249 & 0x3fffffffu32;
        let __temp_26251 = self.__reg_state_7 == 0x3u32;
        let __temp_26252 = __temp_26251 & self.__reg_bus_enable_6;
        let __temp_26253 = if __temp_26252 { __temp_26250 } else { __temp_26248 };
        let __temp_26254 = __temp_26253 >> 0x2u32;
        let __temp_26255 = __temp_26254 & 0xfffffffu32;
        let __temp_26256 = __temp_26255 & 0xffffffu32;
        let __temp_26257 = __temp_26256 & 0xfffffu32;
        let __temp_26258 = __temp_26257 & 0x3fu32;
        let __temp_26259 = __temp_26258 == 0x0u32;
        let __temp_26260 = self.__reg_state_7 == 0x3u32;
        let __temp_26261 = __temp_26260 & self.__reg_bus_enable_6;
        let __temp_26262 = __temp_26261 & self.__reg_bus_write_5;
        let __temp_26263 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26264 = __temp_26263 & 0x3fffffffu32;
        let __temp_26265 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26266 = __temp_26265 & 0x3fffffffu32;
        let __temp_26267 = self.__reg_state_7 == 0x3u32;
        let __temp_26268 = __temp_26267 & self.__reg_bus_enable_6;
        let __temp_26269 = if __temp_26268 { __temp_26266 } else { __temp_26264 };
        let __temp_26270 = __temp_26269 >> 0x2u32;
        let __temp_26271 = __temp_26270 & 0xfffffffu32;
        let __temp_26272 = __temp_26271 & 0xffffffu32;
        let __temp_26273 = __temp_26272 >> 0x14u32;
        let __temp_26274 = __temp_26273 & 0xfu32;
        let __temp_26275 = __temp_26274 == 0x4u32;
        let __temp_26276 = self.__reg_count_12 >> 0x5u32;
        let __temp_26277 = __temp_26276 & 0x1u32;
        let __temp_26278 = __temp_26277 != 0x0u32;
        let __temp_26279 = !__temp_26278;
        let __temp_26280 = !false;
        let __temp_26281 = __temp_26280 & __temp_26279;
        let __temp_26282 = self.__reg_state_7 == 0x3u32;
        let __temp_26283 = __temp_26282 & self.__reg_bus_enable_6;
        let __temp_26284 = __temp_26283 & self.__reg_bus_write_5;
        let __temp_26285 = __temp_26284 | __temp_26281;
        let __temp_26286 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26287 = __temp_26286 & 0x3fffffffu32;
        let __temp_26288 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26289 = __temp_26288 & 0x3fffffffu32;
        let __temp_26290 = self.__reg_state_7 == 0x3u32;
        let __temp_26291 = __temp_26290 & self.__reg_bus_enable_6;
        let __temp_26292 = if __temp_26291 { __temp_26289 } else { __temp_26287 };
        let __temp_26293 = __temp_26292 >> 0x2u32;
        let __temp_26294 = __temp_26293 & 0xfffffffu32;
        let __temp_26295 = __temp_26294 >> 0x18u32;
        let __temp_26296 = __temp_26295 & 0xfu32;
        let __temp_26297 = __temp_26296 == 0x0u32;
        let __temp_26298 = self.__reg_count_15 >> 0x5u32;
        let __temp_26299 = __temp_26298 & 0x1u32;
        let __temp_26300 = __temp_26299 != 0x0u32;
        let __temp_26301 = !__temp_26300;
        let __temp_26302 = !false;
        let __temp_26303 = __temp_26302 & __temp_26301;
        let __temp_26304 = self.__reg_state_7 == 0x3u32;
        let __temp_26305 = __temp_26304 & self.__reg_bus_enable_6;
        let __temp_26306 = __temp_26305 & self.__reg_bus_write_5;
        let __temp_26307 = __temp_26306 | __temp_26303;
        let __temp_26308 = self.__reg_state_7 == 0x3u32;
        let __temp_26309 = __temp_26308 & self.__reg_bus_enable_6;
        let __temp_26310 = self.__reg_state_7 == 0x0u32;
        let __temp_26311 = __temp_26310 | __temp_26309;
        let __temp_26312 = __temp_26311 & __temp_26307;
        let __temp_26313 = __temp_26312 & __temp_26297;
        let __temp_26314 = __temp_26313 & __temp_26285;
        let __temp_26315 = __temp_26314 & __temp_26275;
        let __temp_26316 = __temp_26315 & __temp_26262;
        let __temp_26317 = __temp_26316 & __temp_26259;
        let __temp_26318 = if __temp_26317 { self.__reg_w2_dx_121 } else { self.__reg_w2_dx_mirror_120 };
        self.__reg_w2_dx_mirror_120_next = __temp_26318;
        self.__reg_stage_3_a_289_next = self.__reg_stage_2_a_290;
        let __temp_26319 = self.__reg_s_263 >> 0x8u32;
        let __temp_26320 = __temp_26319 & 0xffffffu32;
        self.__reg_stage_1_s_262_next = __temp_26320;
        self.__reg_stage_9_z_82_next = self.__reg_stage_8_z_83;
        let __temp_26321 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26322 = __temp_26321 & 0x3fffffffu32;
        let __temp_26323 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26324 = __temp_26323 & 0x3fffffffu32;
        let __temp_26325 = self.__reg_state_7 == 0x3u32;
        let __temp_26326 = __temp_26325 & self.__reg_bus_enable_6;
        let __temp_26327 = if __temp_26326 { __temp_26324 } else { __temp_26322 };
        let __temp_26328 = __temp_26327 >> 0x2u32;
        let __temp_26329 = __temp_26328 & 0xfffffffu32;
        let __temp_26330 = __temp_26329 & 0xffffffu32;
        let __temp_26331 = __temp_26330 & 0xfffffu32;
        let __temp_26332 = __temp_26331 & 0x3fu32;
        let __temp_26333 = __temp_26332 == 0x0u32;
        let __temp_26334 = self.__reg_state_7 == 0x3u32;
        let __temp_26335 = __temp_26334 & self.__reg_bus_enable_6;
        let __temp_26336 = __temp_26335 & self.__reg_bus_write_5;
        let __temp_26337 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26338 = __temp_26337 & 0x3fffffffu32;
        let __temp_26339 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26340 = __temp_26339 & 0x3fffffffu32;
        let __temp_26341 = self.__reg_state_7 == 0x3u32;
        let __temp_26342 = __temp_26341 & self.__reg_bus_enable_6;
        let __temp_26343 = if __temp_26342 { __temp_26340 } else { __temp_26338 };
        let __temp_26344 = __temp_26343 >> 0x2u32;
        let __temp_26345 = __temp_26344 & 0xfffffffu32;
        let __temp_26346 = __temp_26345 & 0xffffffu32;
        let __temp_26347 = __temp_26346 >> 0x14u32;
        let __temp_26348 = __temp_26347 & 0xfu32;
        let __temp_26349 = __temp_26348 == 0x4u32;
        let __temp_26350 = self.__reg_count_12 >> 0x5u32;
        let __temp_26351 = __temp_26350 & 0x1u32;
        let __temp_26352 = __temp_26351 != 0x0u32;
        let __temp_26353 = !__temp_26352;
        let __temp_26354 = !false;
        let __temp_26355 = __temp_26354 & __temp_26353;
        let __temp_26356 = self.__reg_state_7 == 0x3u32;
        let __temp_26357 = __temp_26356 & self.__reg_bus_enable_6;
        let __temp_26358 = __temp_26357 & self.__reg_bus_write_5;
        let __temp_26359 = __temp_26358 | __temp_26355;
        let __temp_26360 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26361 = __temp_26360 & 0x3fffffffu32;
        let __temp_26362 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26363 = __temp_26362 & 0x3fffffffu32;
        let __temp_26364 = self.__reg_state_7 == 0x3u32;
        let __temp_26365 = __temp_26364 & self.__reg_bus_enable_6;
        let __temp_26366 = if __temp_26365 { __temp_26363 } else { __temp_26361 };
        let __temp_26367 = __temp_26366 >> 0x2u32;
        let __temp_26368 = __temp_26367 & 0xfffffffu32;
        let __temp_26369 = __temp_26368 >> 0x18u32;
        let __temp_26370 = __temp_26369 & 0xfu32;
        let __temp_26371 = __temp_26370 == 0x0u32;
        let __temp_26372 = self.__reg_count_15 >> 0x5u32;
        let __temp_26373 = __temp_26372 & 0x1u32;
        let __temp_26374 = __temp_26373 != 0x0u32;
        let __temp_26375 = !__temp_26374;
        let __temp_26376 = !false;
        let __temp_26377 = __temp_26376 & __temp_26375;
        let __temp_26378 = self.__reg_state_7 == 0x3u32;
        let __temp_26379 = __temp_26378 & self.__reg_bus_enable_6;
        let __temp_26380 = __temp_26379 & self.__reg_bus_write_5;
        let __temp_26381 = __temp_26380 | __temp_26377;
        let __temp_26382 = self.__reg_state_7 == 0x3u32;
        let __temp_26383 = __temp_26382 & self.__reg_bus_enable_6;
        let __temp_26384 = self.__reg_state_7 == 0x0u32;
        let __temp_26385 = __temp_26384 | __temp_26383;
        let __temp_26386 = __temp_26385 & __temp_26381;
        let __temp_26387 = __temp_26386 & __temp_26371;
        let __temp_26388 = __temp_26387 & __temp_26359;
        let __temp_26389 = __temp_26388 & __temp_26349;
        let __temp_26390 = __temp_26389 & __temp_26336;
        let __temp_26391 = __temp_26390 & __temp_26333;
        let __temp_26392 = if __temp_26391 { self.__reg_s_dy_267 } else { self.__reg_s_dy_mirror_266 };
        self.__reg_s_dy_mirror_266_next = __temp_26392;
        self.__reg_stage_17_r_359_next = self.__reg_stage_16_r_360;
        let __temp_26393 = self.__reg_tick_counter_419.wrapping_add(0x1u32);
        let __temp_26394 = self.__reg_tick_counter_419 == 0xd8u32;
        let __temp_26395 = if __temp_26394 { 0x0u32 } else { __temp_26393 };
        let __temp_26396 = self.__reg_tick_counter_419.wrapping_add(0x1u32);
        let __temp_26397 = self.__reg_tick_counter_419 == 0xd8u32;
        let __temp_26398 = if __temp_26397 { 0x0u32 } else { __temp_26396 };
        let __temp_26399 = if self.uart_rx_enable { 0x0u32 } else { __temp_26398 };
        let __temp_26400 = self.__reg_state_418 == 0x0u32;
        let __temp_26401 = if __temp_26400 { __temp_26399 } else { __temp_26395 };
        self.__reg_tick_counter_419_next = __temp_26401;
        let __temp_26402 = self.__reg_count_12.wrapping_add(0x1u32);
        let __temp_26403 = __temp_26402 & 0x3fu32;
        let __temp_26404 = if __temp_12160 { __temp_26403 } else { self.__reg_count_12 };
        let __temp_26405 = self.__reg_count_12.wrapping_add(0x1u32);
        let __temp_26406 = __temp_26405 & 0x3fu32;
        let __temp_26407 = if __temp_12160 { __temp_26406 } else { self.__reg_count_12 };
        let __temp_26408 = __temp_26407.wrapping_sub(0x1u32);
        let __temp_26409 = __temp_26408 & 0x3fu32;
        let __temp_26410 = if __temp_11978 { __temp_26409 } else { __temp_26404 };
        self.__reg_count_12_next = __temp_26410;
        self.__reg_stage_12_last_396_next = self.__reg_stage_11_last_397;
        self.__reg_stage_8_s_255_next = self.__reg_stage_7_s_256;
        let __temp_26411 = self.__reg_r_376.wrapping_add(self.__reg_r_dx_mirror_377);
        let __temp_26412 = __temp_26411 & 0xffffffu32;
        let __temp_26413 = self.__reg_r_row_381.wrapping_add(self.__reg_r_dy_mirror_379);
        let __temp_26414 = __temp_26413 & 0xffffffu32;
        let __temp_26415 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_26416 = if __temp_26415 { __temp_26414 } else { __temp_26412 };
        let __temp_26417 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26418 = __temp_26417 & 0x3fffffffu32;
        let __temp_26419 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26420 = __temp_26419 & 0x3fffffffu32;
        let __temp_26421 = self.__reg_state_7 == 0x3u32;
        let __temp_26422 = __temp_26421 & self.__reg_bus_enable_6;
        let __temp_26423 = if __temp_26422 { __temp_26420 } else { __temp_26418 };
        let __temp_26424 = __temp_26423 >> 0x2u32;
        let __temp_26425 = __temp_26424 & 0xfffffffu32;
        let __temp_26426 = __temp_26425 & 0xffffffu32;
        let __temp_26427 = __temp_26426 & 0xfffffu32;
        let __temp_26428 = __temp_26427 & 0x3fu32;
        let __temp_26429 = __temp_26428 == 0x0u32;
        let __temp_26430 = self.__reg_state_7 == 0x3u32;
        let __temp_26431 = __temp_26430 & self.__reg_bus_enable_6;
        let __temp_26432 = __temp_26431 & self.__reg_bus_write_5;
        let __temp_26433 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26434 = __temp_26433 & 0x3fffffffu32;
        let __temp_26435 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26436 = __temp_26435 & 0x3fffffffu32;
        let __temp_26437 = self.__reg_state_7 == 0x3u32;
        let __temp_26438 = __temp_26437 & self.__reg_bus_enable_6;
        let __temp_26439 = if __temp_26438 { __temp_26436 } else { __temp_26434 };
        let __temp_26440 = __temp_26439 >> 0x2u32;
        let __temp_26441 = __temp_26440 & 0xfffffffu32;
        let __temp_26442 = __temp_26441 & 0xffffffu32;
        let __temp_26443 = __temp_26442 >> 0x14u32;
        let __temp_26444 = __temp_26443 & 0xfu32;
        let __temp_26445 = __temp_26444 == 0x4u32;
        let __temp_26446 = self.__reg_count_12 >> 0x5u32;
        let __temp_26447 = __temp_26446 & 0x1u32;
        let __temp_26448 = __temp_26447 != 0x0u32;
        let __temp_26449 = !__temp_26448;
        let __temp_26450 = !false;
        let __temp_26451 = __temp_26450 & __temp_26449;
        let __temp_26452 = self.__reg_state_7 == 0x3u32;
        let __temp_26453 = __temp_26452 & self.__reg_bus_enable_6;
        let __temp_26454 = __temp_26453 & self.__reg_bus_write_5;
        let __temp_26455 = __temp_26454 | __temp_26451;
        let __temp_26456 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26457 = __temp_26456 & 0x3fffffffu32;
        let __temp_26458 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26459 = __temp_26458 & 0x3fffffffu32;
        let __temp_26460 = self.__reg_state_7 == 0x3u32;
        let __temp_26461 = __temp_26460 & self.__reg_bus_enable_6;
        let __temp_26462 = if __temp_26461 { __temp_26459 } else { __temp_26457 };
        let __temp_26463 = __temp_26462 >> 0x2u32;
        let __temp_26464 = __temp_26463 & 0xfffffffu32;
        let __temp_26465 = __temp_26464 >> 0x18u32;
        let __temp_26466 = __temp_26465 & 0xfu32;
        let __temp_26467 = __temp_26466 == 0x0u32;
        let __temp_26468 = self.__reg_count_15 >> 0x5u32;
        let __temp_26469 = __temp_26468 & 0x1u32;
        let __temp_26470 = __temp_26469 != 0x0u32;
        let __temp_26471 = !__temp_26470;
        let __temp_26472 = !false;
        let __temp_26473 = __temp_26472 & __temp_26471;
        let __temp_26474 = self.__reg_state_7 == 0x3u32;
        let __temp_26475 = __temp_26474 & self.__reg_bus_enable_6;
        let __temp_26476 = __temp_26475 & self.__reg_bus_write_5;
        let __temp_26477 = __temp_26476 | __temp_26473;
        let __temp_26478 = self.__reg_state_7 == 0x3u32;
        let __temp_26479 = __temp_26478 & self.__reg_bus_enable_6;
        let __temp_26480 = self.__reg_state_7 == 0x0u32;
        let __temp_26481 = __temp_26480 | __temp_26479;
        let __temp_26482 = __temp_26481 & __temp_26477;
        let __temp_26483 = __temp_26482 & __temp_26467;
        let __temp_26484 = __temp_26483 & __temp_26455;
        let __temp_26485 = __temp_26484 & __temp_26445;
        let __temp_26486 = __temp_26485 & __temp_26432;
        let __temp_26487 = __temp_26486 & __temp_26429;
        let __temp_26488 = if __temp_26487 { self.__reg_r_min_382 } else { __temp_26416 };
        self.__reg_r_376_next = __temp_26488;
        self.__reg_stage_10_z_81_next = self.__reg_stage_9_z_82;
        self.__reg_stage_10_last_398_next = self.__reg_stage_9_last_399;
        self.__reg_stage_13_g_336_next = self.__reg_stage_12_g_337;
        let __temp_26489 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26490 = __temp_26489 & 0x3fffffffu32;
        let __temp_26491 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26492 = __temp_26491 & 0x3fffffffu32;
        let __temp_26493 = self.__reg_state_7 == 0x3u32;
        let __temp_26494 = __temp_26493 & self.__reg_bus_enable_6;
        let __temp_26495 = if __temp_26494 { __temp_26492 } else { __temp_26490 };
        let __temp_26496 = __temp_26495 & 0x3u32;
        let __temp_26497 = self.__reg_state_7 == 0x3u32;
        let __temp_26498 = __temp_26497 & self.__reg_bus_enable_6;
        let __temp_26499 = __temp_26498 & self.__reg_bus_write_5;
        let __temp_26500 = !__temp_26499;
        let __temp_26501 = self.__reg_state_7 == 0x3u32;
        let __temp_26502 = __temp_26501 & self.__reg_bus_enable_6;
        let __temp_26503 = self.__reg_state_7 == 0x0u32;
        let __temp_26504 = __temp_26503 | __temp_26502;
        let __temp_26505 = __temp_26504 & __temp_26500;
        let __temp_26506 = if __temp_26505 { __temp_26496 } else { self.__reg_read_data_word_select_439 };
        self.__reg_read_data_word_select_439_next = __temp_26506;
        let __temp_26507 = self.__reg_mem_read_addr_435.wrapping_add(0x1u32);
        let __temp_26508 = __temp_26507 & 0x1fu32;
        let __temp_26509 = if __temp_8857 { __temp_26508 } else { self.__reg_mem_read_addr_435 };
        self.__reg_mem_read_addr_435_next = __temp_26509;
        self.__reg_stage_6_valid_155_next = self.__reg_stage_5_valid_156;
        let __temp_26510 = if self.__reg_data_buf_full_22 { self.__reg_data_buf_25 } else { self.mem_2_read_port_0_value };
        self.__reg_replica_data_fifo_select_164_next = __temp_26510;
        self.__reg_stage_4_z_87_next = self.__reg_stage_3_z_88;
        let __temp_26511 = self.__reg_mem_read_addr_429.wrapping_add(0x1u32);
        let __temp_26512 = __temp_26511 & 0x1fu32;
        let __temp_26513 = if __temp_13442 { __temp_26512 } else { self.__reg_mem_read_addr_429 };
        self.__reg_mem_read_addr_429_next = __temp_26513;
        self.__reg_stage_2_s_261_next = self.__reg_stage_1_s_262;
        self.__reg_refinement_stage_2_buffer_1_prev_q_197_next = self.__reg_refinement_stage_2_buffer_0_prev_q_198;
        let __temp_26514 = self.__reg_bus_write_data_1 as u128;
        let __temp_26515 = __temp_26514 << 0x60u32;
        let __temp_26516 = __temp_26515 | 0x0u128;
        let __temp_26517 = 0x0u32 as u64;
        let __temp_26518 = self.__reg_bus_write_data_1 as u64;
        let __temp_26519 = __temp_26517 << 0x20u32;
        let __temp_26520 = __temp_26519 | __temp_26518;
        let __temp_26521 = __temp_26520 as u128;
        let __temp_26522 = 0x0u64 as u128;
        let __temp_26523 = __temp_26521 << 0x40u32;
        let __temp_26524 = __temp_26523 | __temp_26522;
        let __temp_26525 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26526 = __temp_26525 & 0x3fffffffu32;
        let __temp_26527 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26528 = __temp_26527 & 0x3fffffffu32;
        let __temp_26529 = self.__reg_state_7 == 0x3u32;
        let __temp_26530 = __temp_26529 & self.__reg_bus_enable_6;
        let __temp_26531 = if __temp_26530 { __temp_26528 } else { __temp_26526 };
        let __temp_26532 = __temp_26531 & 0x3u32;
        let __temp_26533 = __temp_26532 == 0x2u32;
        let __temp_26534 = if __temp_26533 { __temp_26524 } else { __temp_26516 };
        let __temp_26535 = 0x0u64 as u128;
        let __temp_26536 = self.__reg_bus_write_data_1 as u128;
        let __temp_26537 = __temp_26535 << 0x20u32;
        let __temp_26538 = __temp_26537 | __temp_26536;
        let __temp_26539 = 0x0u32 as u128;
        let __temp_26540 = __temp_26538 << 0x20u32;
        let __temp_26541 = __temp_26540 | __temp_26539;
        let __temp_26542 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26543 = __temp_26542 & 0x3fffffffu32;
        let __temp_26544 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26545 = __temp_26544 & 0x3fffffffu32;
        let __temp_26546 = self.__reg_state_7 == 0x3u32;
        let __temp_26547 = __temp_26546 & self.__reg_bus_enable_6;
        let __temp_26548 = if __temp_26547 { __temp_26545 } else { __temp_26543 };
        let __temp_26549 = __temp_26548 & 0x3u32;
        let __temp_26550 = __temp_26549 == 0x1u32;
        let __temp_26551 = if __temp_26550 { __temp_26541 } else { __temp_26534 };
        let __temp_26552 = self.__reg_bus_write_data_1 as u128;
        let __temp_26553 = 0x0u128 << 0x20u32;
        let __temp_26554 = __temp_26553 | __temp_26552;
        let __temp_26555 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26556 = __temp_26555 & 0x3fffffffu32;
        let __temp_26557 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26558 = __temp_26557 & 0x3fffffffu32;
        let __temp_26559 = self.__reg_state_7 == 0x3u32;
        let __temp_26560 = __temp_26559 & self.__reg_bus_enable_6;
        let __temp_26561 = if __temp_26560 { __temp_26558 } else { __temp_26556 };
        let __temp_26562 = __temp_26561 & 0x3u32;
        let __temp_26563 = __temp_26562 == 0x0u32;
        let __temp_26564 = if __temp_26563 { __temp_26554 } else { __temp_26551 };
        let __temp_26565 = __temp_26564 as u32;
        let __temp_26566 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26567 = __temp_26566 & 0x3fffffffu32;
        let __temp_26568 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26569 = __temp_26568 & 0x3fffffffu32;
        let __temp_26570 = self.__reg_state_7 == 0x3u32;
        let __temp_26571 = __temp_26570 & self.__reg_bus_enable_6;
        let __temp_26572 = if __temp_26571 { __temp_26569 } else { __temp_26567 };
        let __temp_26573 = __temp_26572 >> 0x2u32;
        let __temp_26574 = __temp_26573 & 0xfffffffu32;
        let __temp_26575 = __temp_26574 & 0xffffffu32;
        let __temp_26576 = __temp_26575 & 0xfffffu32;
        let __temp_26577 = __temp_26576 & 0x3fu32;
        let __temp_26578 = __temp_26577 == 0x21u32;
        let __temp_26579 = self.__reg_state_7 == 0x3u32;
        let __temp_26580 = __temp_26579 & self.__reg_bus_enable_6;
        let __temp_26581 = __temp_26580 & self.__reg_bus_write_5;
        let __temp_26582 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26583 = __temp_26582 & 0x3fffffffu32;
        let __temp_26584 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26585 = __temp_26584 & 0x3fffffffu32;
        let __temp_26586 = self.__reg_state_7 == 0x3u32;
        let __temp_26587 = __temp_26586 & self.__reg_bus_enable_6;
        let __temp_26588 = if __temp_26587 { __temp_26585 } else { __temp_26583 };
        let __temp_26589 = __temp_26588 >> 0x2u32;
        let __temp_26590 = __temp_26589 & 0xfffffffu32;
        let __temp_26591 = __temp_26590 & 0xffffffu32;
        let __temp_26592 = __temp_26591 >> 0x14u32;
        let __temp_26593 = __temp_26592 & 0xfu32;
        let __temp_26594 = __temp_26593 == 0x4u32;
        let __temp_26595 = self.__reg_count_12 >> 0x5u32;
        let __temp_26596 = __temp_26595 & 0x1u32;
        let __temp_26597 = __temp_26596 != 0x0u32;
        let __temp_26598 = !__temp_26597;
        let __temp_26599 = !false;
        let __temp_26600 = __temp_26599 & __temp_26598;
        let __temp_26601 = self.__reg_state_7 == 0x3u32;
        let __temp_26602 = __temp_26601 & self.__reg_bus_enable_6;
        let __temp_26603 = __temp_26602 & self.__reg_bus_write_5;
        let __temp_26604 = __temp_26603 | __temp_26600;
        let __temp_26605 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26606 = __temp_26605 & 0x3fffffffu32;
        let __temp_26607 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26608 = __temp_26607 & 0x3fffffffu32;
        let __temp_26609 = self.__reg_state_7 == 0x3u32;
        let __temp_26610 = __temp_26609 & self.__reg_bus_enable_6;
        let __temp_26611 = if __temp_26610 { __temp_26608 } else { __temp_26606 };
        let __temp_26612 = __temp_26611 >> 0x2u32;
        let __temp_26613 = __temp_26612 & 0xfffffffu32;
        let __temp_26614 = __temp_26613 >> 0x18u32;
        let __temp_26615 = __temp_26614 & 0xfu32;
        let __temp_26616 = __temp_26615 == 0x0u32;
        let __temp_26617 = self.__reg_count_15 >> 0x5u32;
        let __temp_26618 = __temp_26617 & 0x1u32;
        let __temp_26619 = __temp_26618 != 0x0u32;
        let __temp_26620 = !__temp_26619;
        let __temp_26621 = !false;
        let __temp_26622 = __temp_26621 & __temp_26620;
        let __temp_26623 = self.__reg_state_7 == 0x3u32;
        let __temp_26624 = __temp_26623 & self.__reg_bus_enable_6;
        let __temp_26625 = __temp_26624 & self.__reg_bus_write_5;
        let __temp_26626 = __temp_26625 | __temp_26622;
        let __temp_26627 = self.__reg_state_7 == 0x3u32;
        let __temp_26628 = __temp_26627 & self.__reg_bus_enable_6;
        let __temp_26629 = self.__reg_state_7 == 0x0u32;
        let __temp_26630 = __temp_26629 | __temp_26628;
        let __temp_26631 = __temp_26630 & __temp_26626;
        let __temp_26632 = __temp_26631 & __temp_26616;
        let __temp_26633 = __temp_26632 & __temp_26604;
        let __temp_26634 = __temp_26633 & __temp_26594;
        let __temp_26635 = __temp_26634 & __temp_26581;
        let __temp_26636 = __temp_26635 & __temp_26578;
        let __temp_26637 = if __temp_26636 { __temp_26565 } else { self.__reg_s_dy_267 };
        self.__reg_s_dy_267_next = __temp_26637;
        let __temp_26638 = self.__reg_w2_119.wrapping_add(self.__reg_w2_dx_mirror_120);
        let __temp_26639 = self.__reg_w2_row_124.wrapping_add(self.__reg_w2_dy_mirror_122);
        let __temp_26640 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_26641 = if __temp_26640 { __temp_26639 } else { __temp_26638 };
        let __temp_26642 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26643 = __temp_26642 & 0x3fffffffu32;
        let __temp_26644 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26645 = __temp_26644 & 0x3fffffffu32;
        let __temp_26646 = self.__reg_state_7 == 0x3u32;
        let __temp_26647 = __temp_26646 & self.__reg_bus_enable_6;
        let __temp_26648 = if __temp_26647 { __temp_26645 } else { __temp_26643 };
        let __temp_26649 = __temp_26648 >> 0x2u32;
        let __temp_26650 = __temp_26649 & 0xfffffffu32;
        let __temp_26651 = __temp_26650 & 0xffffffu32;
        let __temp_26652 = __temp_26651 & 0xfffffu32;
        let __temp_26653 = __temp_26652 & 0x3fu32;
        let __temp_26654 = __temp_26653 == 0x0u32;
        let __temp_26655 = self.__reg_state_7 == 0x3u32;
        let __temp_26656 = __temp_26655 & self.__reg_bus_enable_6;
        let __temp_26657 = __temp_26656 & self.__reg_bus_write_5;
        let __temp_26658 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26659 = __temp_26658 & 0x3fffffffu32;
        let __temp_26660 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26661 = __temp_26660 & 0x3fffffffu32;
        let __temp_26662 = self.__reg_state_7 == 0x3u32;
        let __temp_26663 = __temp_26662 & self.__reg_bus_enable_6;
        let __temp_26664 = if __temp_26663 { __temp_26661 } else { __temp_26659 };
        let __temp_26665 = __temp_26664 >> 0x2u32;
        let __temp_26666 = __temp_26665 & 0xfffffffu32;
        let __temp_26667 = __temp_26666 & 0xffffffu32;
        let __temp_26668 = __temp_26667 >> 0x14u32;
        let __temp_26669 = __temp_26668 & 0xfu32;
        let __temp_26670 = __temp_26669 == 0x4u32;
        let __temp_26671 = self.__reg_count_12 >> 0x5u32;
        let __temp_26672 = __temp_26671 & 0x1u32;
        let __temp_26673 = __temp_26672 != 0x0u32;
        let __temp_26674 = !__temp_26673;
        let __temp_26675 = !false;
        let __temp_26676 = __temp_26675 & __temp_26674;
        let __temp_26677 = self.__reg_state_7 == 0x3u32;
        let __temp_26678 = __temp_26677 & self.__reg_bus_enable_6;
        let __temp_26679 = __temp_26678 & self.__reg_bus_write_5;
        let __temp_26680 = __temp_26679 | __temp_26676;
        let __temp_26681 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26682 = __temp_26681 & 0x3fffffffu32;
        let __temp_26683 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26684 = __temp_26683 & 0x3fffffffu32;
        let __temp_26685 = self.__reg_state_7 == 0x3u32;
        let __temp_26686 = __temp_26685 & self.__reg_bus_enable_6;
        let __temp_26687 = if __temp_26686 { __temp_26684 } else { __temp_26682 };
        let __temp_26688 = __temp_26687 >> 0x2u32;
        let __temp_26689 = __temp_26688 & 0xfffffffu32;
        let __temp_26690 = __temp_26689 >> 0x18u32;
        let __temp_26691 = __temp_26690 & 0xfu32;
        let __temp_26692 = __temp_26691 == 0x0u32;
        let __temp_26693 = self.__reg_count_15 >> 0x5u32;
        let __temp_26694 = __temp_26693 & 0x1u32;
        let __temp_26695 = __temp_26694 != 0x0u32;
        let __temp_26696 = !__temp_26695;
        let __temp_26697 = !false;
        let __temp_26698 = __temp_26697 & __temp_26696;
        let __temp_26699 = self.__reg_state_7 == 0x3u32;
        let __temp_26700 = __temp_26699 & self.__reg_bus_enable_6;
        let __temp_26701 = __temp_26700 & self.__reg_bus_write_5;
        let __temp_26702 = __temp_26701 | __temp_26698;
        let __temp_26703 = self.__reg_state_7 == 0x3u32;
        let __temp_26704 = __temp_26703 & self.__reg_bus_enable_6;
        let __temp_26705 = self.__reg_state_7 == 0x0u32;
        let __temp_26706 = __temp_26705 | __temp_26704;
        let __temp_26707 = __temp_26706 & __temp_26702;
        let __temp_26708 = __temp_26707 & __temp_26692;
        let __temp_26709 = __temp_26708 & __temp_26680;
        let __temp_26710 = __temp_26709 & __temp_26670;
        let __temp_26711 = __temp_26710 & __temp_26657;
        let __temp_26712 = __temp_26711 & __temp_26654;
        let __temp_26713 = if __temp_26712 { self.__reg_w2_min_125 } else { __temp_26641 };
        self.__reg_w2_119_next = __temp_26713;
        self.__reg_stage_15_a_277_next = self.__reg_stage_14_a_278;
        let __temp_26714 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26715 = __temp_26714 & 0x3fffffffu32;
        let __temp_26716 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26717 = __temp_26716 & 0x3fffffffu32;
        let __temp_26718 = self.__reg_state_7 == 0x3u32;
        let __temp_26719 = __temp_26718 & self.__reg_bus_enable_6;
        let __temp_26720 = if __temp_26719 { __temp_26717 } else { __temp_26715 };
        let __temp_26721 = __temp_26720 >> 0x2u32;
        let __temp_26722 = __temp_26721 & 0xfffffffu32;
        let __temp_26723 = __temp_26722 & 0xffffffu32;
        let __temp_26724 = __temp_26723 & 0xfffffu32;
        let __temp_26725 = __temp_26724 & 0x3fu32;
        let __temp_26726 = __temp_26725 == 0x0u32;
        let __temp_26727 = self.__reg_state_7 == 0x3u32;
        let __temp_26728 = __temp_26727 & self.__reg_bus_enable_6;
        let __temp_26729 = __temp_26728 & self.__reg_bus_write_5;
        let __temp_26730 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26731 = __temp_26730 & 0x3fffffffu32;
        let __temp_26732 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26733 = __temp_26732 & 0x3fffffffu32;
        let __temp_26734 = self.__reg_state_7 == 0x3u32;
        let __temp_26735 = __temp_26734 & self.__reg_bus_enable_6;
        let __temp_26736 = if __temp_26735 { __temp_26733 } else { __temp_26731 };
        let __temp_26737 = __temp_26736 >> 0x2u32;
        let __temp_26738 = __temp_26737 & 0xfffffffu32;
        let __temp_26739 = __temp_26738 & 0xffffffu32;
        let __temp_26740 = __temp_26739 >> 0x14u32;
        let __temp_26741 = __temp_26740 & 0xfu32;
        let __temp_26742 = __temp_26741 == 0x4u32;
        let __temp_26743 = self.__reg_count_12 >> 0x5u32;
        let __temp_26744 = __temp_26743 & 0x1u32;
        let __temp_26745 = __temp_26744 != 0x0u32;
        let __temp_26746 = !__temp_26745;
        let __temp_26747 = !false;
        let __temp_26748 = __temp_26747 & __temp_26746;
        let __temp_26749 = self.__reg_state_7 == 0x3u32;
        let __temp_26750 = __temp_26749 & self.__reg_bus_enable_6;
        let __temp_26751 = __temp_26750 & self.__reg_bus_write_5;
        let __temp_26752 = __temp_26751 | __temp_26748;
        let __temp_26753 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26754 = __temp_26753 & 0x3fffffffu32;
        let __temp_26755 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26756 = __temp_26755 & 0x3fffffffu32;
        let __temp_26757 = self.__reg_state_7 == 0x3u32;
        let __temp_26758 = __temp_26757 & self.__reg_bus_enable_6;
        let __temp_26759 = if __temp_26758 { __temp_26756 } else { __temp_26754 };
        let __temp_26760 = __temp_26759 >> 0x2u32;
        let __temp_26761 = __temp_26760 & 0xfffffffu32;
        let __temp_26762 = __temp_26761 >> 0x18u32;
        let __temp_26763 = __temp_26762 & 0xfu32;
        let __temp_26764 = __temp_26763 == 0x0u32;
        let __temp_26765 = self.__reg_count_15 >> 0x5u32;
        let __temp_26766 = __temp_26765 & 0x1u32;
        let __temp_26767 = __temp_26766 != 0x0u32;
        let __temp_26768 = !__temp_26767;
        let __temp_26769 = !false;
        let __temp_26770 = __temp_26769 & __temp_26768;
        let __temp_26771 = self.__reg_state_7 == 0x3u32;
        let __temp_26772 = __temp_26771 & self.__reg_bus_enable_6;
        let __temp_26773 = __temp_26772 & self.__reg_bus_write_5;
        let __temp_26774 = __temp_26773 | __temp_26770;
        let __temp_26775 = self.__reg_state_7 == 0x3u32;
        let __temp_26776 = __temp_26775 & self.__reg_bus_enable_6;
        let __temp_26777 = self.__reg_state_7 == 0x0u32;
        let __temp_26778 = __temp_26777 | __temp_26776;
        let __temp_26779 = __temp_26778 & __temp_26774;
        let __temp_26780 = __temp_26779 & __temp_26764;
        let __temp_26781 = __temp_26780 & __temp_26752;
        let __temp_26782 = __temp_26781 & __temp_26742;
        let __temp_26783 = __temp_26782 & __temp_26729;
        let __temp_26784 = __temp_26783 & __temp_26726;
        let __temp_26785 = if __temp_26784 { self.__reg_w1_dy_130 } else { self.__reg_w1_dy_mirror_129 };
        self.__reg_w1_dy_mirror_129_next = __temp_26785;
        self.__reg_stage_3_r_373_next = self.__reg_stage_2_r_374;
        let __temp_26786 = self.__reg_count_3 == 0x0u32;
        let __temp_26787 = !__temp_26786;
        let __temp_26788 = self.__reg_count_9 == 0x0u32;
        let __temp_26789 = !__temp_26788;
        let __temp_26790 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_26791 = __temp_26790 == 0x0u32;
        let __temp_26792 = if __temp_26791 { __temp_26789 } else { __temp_26787 };
        let __temp_26793 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_26794 = !false;
        let __temp_26795 = __temp_26794 & __temp_26793;
        let __temp_26796 = __temp_26795 & __temp_26792;
        let __temp_26797 = !__temp_26796;
        let __temp_26798 = self.__reg_replica_fifo_read_data_valid_16 & __temp_26797;
        let __temp_26799 = if __temp_26798 { true } else { self.__reg_data_buf_full_17 };
        let __temp_26800 = self.__reg_count_3 == 0x0u32;
        let __temp_26801 = !__temp_26800;
        let __temp_26802 = self.__reg_count_9 == 0x0u32;
        let __temp_26803 = !__temp_26802;
        let __temp_26804 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_26805 = __temp_26804 == 0x0u32;
        let __temp_26806 = if __temp_26805 { __temp_26803 } else { __temp_26801 };
        let __temp_26807 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_26808 = !false;
        let __temp_26809 = __temp_26808 & __temp_26807;
        let __temp_26810 = __temp_26809 & __temp_26806;
        let __temp_26811 = if __temp_26810 { false } else { __temp_26799 };
        self.__reg_data_buf_full_17_next = __temp_26811;
        self.__reg_stage_18_z_73_next = self.__reg_stage_17_z_74;
        self.__reg_stage_8_t_230_next = self.__reg_stage_7_t_231;
        self.__reg_stage_3_g_346_next = self.__reg_stage_2_g_347;
        self.__reg_stage_13_edge_test_106_next = self.__reg_stage_12_edge_test_107;
        let __temp_26812 = self.__reg_bus_write_data_1 as u128;
        let __temp_26813 = __temp_26812 << 0x60u32;
        let __temp_26814 = __temp_26813 | 0x0u128;
        let __temp_26815 = 0x0u32 as u64;
        let __temp_26816 = self.__reg_bus_write_data_1 as u64;
        let __temp_26817 = __temp_26815 << 0x20u32;
        let __temp_26818 = __temp_26817 | __temp_26816;
        let __temp_26819 = __temp_26818 as u128;
        let __temp_26820 = 0x0u64 as u128;
        let __temp_26821 = __temp_26819 << 0x40u32;
        let __temp_26822 = __temp_26821 | __temp_26820;
        let __temp_26823 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26824 = __temp_26823 & 0x3fffffffu32;
        let __temp_26825 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26826 = __temp_26825 & 0x3fffffffu32;
        let __temp_26827 = self.__reg_state_7 == 0x3u32;
        let __temp_26828 = __temp_26827 & self.__reg_bus_enable_6;
        let __temp_26829 = if __temp_26828 { __temp_26826 } else { __temp_26824 };
        let __temp_26830 = __temp_26829 & 0x3u32;
        let __temp_26831 = __temp_26830 == 0x2u32;
        let __temp_26832 = if __temp_26831 { __temp_26822 } else { __temp_26814 };
        let __temp_26833 = 0x0u64 as u128;
        let __temp_26834 = self.__reg_bus_write_data_1 as u128;
        let __temp_26835 = __temp_26833 << 0x20u32;
        let __temp_26836 = __temp_26835 | __temp_26834;
        let __temp_26837 = 0x0u32 as u128;
        let __temp_26838 = __temp_26836 << 0x20u32;
        let __temp_26839 = __temp_26838 | __temp_26837;
        let __temp_26840 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26841 = __temp_26840 & 0x3fffffffu32;
        let __temp_26842 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26843 = __temp_26842 & 0x3fffffffu32;
        let __temp_26844 = self.__reg_state_7 == 0x3u32;
        let __temp_26845 = __temp_26844 & self.__reg_bus_enable_6;
        let __temp_26846 = if __temp_26845 { __temp_26843 } else { __temp_26841 };
        let __temp_26847 = __temp_26846 & 0x3u32;
        let __temp_26848 = __temp_26847 == 0x1u32;
        let __temp_26849 = if __temp_26848 { __temp_26839 } else { __temp_26832 };
        let __temp_26850 = self.__reg_bus_write_data_1 as u128;
        let __temp_26851 = 0x0u128 << 0x20u32;
        let __temp_26852 = __temp_26851 | __temp_26850;
        let __temp_26853 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26854 = __temp_26853 & 0x3fffffffu32;
        let __temp_26855 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26856 = __temp_26855 & 0x3fffffffu32;
        let __temp_26857 = self.__reg_state_7 == 0x3u32;
        let __temp_26858 = __temp_26857 & self.__reg_bus_enable_6;
        let __temp_26859 = if __temp_26858 { __temp_26856 } else { __temp_26854 };
        let __temp_26860 = __temp_26859 & 0x3u32;
        let __temp_26861 = __temp_26860 == 0x0u32;
        let __temp_26862 = if __temp_26861 { __temp_26852 } else { __temp_26849 };
        let __temp_26863 = __temp_26862 as u32;
        let __temp_26864 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26865 = __temp_26864 & 0x3fffffffu32;
        let __temp_26866 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26867 = __temp_26866 & 0x3fffffffu32;
        let __temp_26868 = self.__reg_state_7 == 0x3u32;
        let __temp_26869 = __temp_26868 & self.__reg_bus_enable_6;
        let __temp_26870 = if __temp_26869 { __temp_26867 } else { __temp_26865 };
        let __temp_26871 = __temp_26870 >> 0x2u32;
        let __temp_26872 = __temp_26871 & 0xfffffffu32;
        let __temp_26873 = __temp_26872 & 0xffffffu32;
        let __temp_26874 = __temp_26873 & 0xfffffu32;
        let __temp_26875 = __temp_26874 & 0x3fu32;
        let __temp_26876 = __temp_26875 == 0x1fu32;
        let __temp_26877 = self.__reg_state_7 == 0x3u32;
        let __temp_26878 = __temp_26877 & self.__reg_bus_enable_6;
        let __temp_26879 = __temp_26878 & self.__reg_bus_write_5;
        let __temp_26880 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26881 = __temp_26880 & 0x3fffffffu32;
        let __temp_26882 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26883 = __temp_26882 & 0x3fffffffu32;
        let __temp_26884 = self.__reg_state_7 == 0x3u32;
        let __temp_26885 = __temp_26884 & self.__reg_bus_enable_6;
        let __temp_26886 = if __temp_26885 { __temp_26883 } else { __temp_26881 };
        let __temp_26887 = __temp_26886 >> 0x2u32;
        let __temp_26888 = __temp_26887 & 0xfffffffu32;
        let __temp_26889 = __temp_26888 & 0xffffffu32;
        let __temp_26890 = __temp_26889 >> 0x14u32;
        let __temp_26891 = __temp_26890 & 0xfu32;
        let __temp_26892 = __temp_26891 == 0x4u32;
        let __temp_26893 = self.__reg_count_12 >> 0x5u32;
        let __temp_26894 = __temp_26893 & 0x1u32;
        let __temp_26895 = __temp_26894 != 0x0u32;
        let __temp_26896 = !__temp_26895;
        let __temp_26897 = !false;
        let __temp_26898 = __temp_26897 & __temp_26896;
        let __temp_26899 = self.__reg_state_7 == 0x3u32;
        let __temp_26900 = __temp_26899 & self.__reg_bus_enable_6;
        let __temp_26901 = __temp_26900 & self.__reg_bus_write_5;
        let __temp_26902 = __temp_26901 | __temp_26898;
        let __temp_26903 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26904 = __temp_26903 & 0x3fffffffu32;
        let __temp_26905 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26906 = __temp_26905 & 0x3fffffffu32;
        let __temp_26907 = self.__reg_state_7 == 0x3u32;
        let __temp_26908 = __temp_26907 & self.__reg_bus_enable_6;
        let __temp_26909 = if __temp_26908 { __temp_26906 } else { __temp_26904 };
        let __temp_26910 = __temp_26909 >> 0x2u32;
        let __temp_26911 = __temp_26910 & 0xfffffffu32;
        let __temp_26912 = __temp_26911 >> 0x18u32;
        let __temp_26913 = __temp_26912 & 0xfu32;
        let __temp_26914 = __temp_26913 == 0x0u32;
        let __temp_26915 = self.__reg_count_15 >> 0x5u32;
        let __temp_26916 = __temp_26915 & 0x1u32;
        let __temp_26917 = __temp_26916 != 0x0u32;
        let __temp_26918 = !__temp_26917;
        let __temp_26919 = !false;
        let __temp_26920 = __temp_26919 & __temp_26918;
        let __temp_26921 = self.__reg_state_7 == 0x3u32;
        let __temp_26922 = __temp_26921 & self.__reg_bus_enable_6;
        let __temp_26923 = __temp_26922 & self.__reg_bus_write_5;
        let __temp_26924 = __temp_26923 | __temp_26920;
        let __temp_26925 = self.__reg_state_7 == 0x3u32;
        let __temp_26926 = __temp_26925 & self.__reg_bus_enable_6;
        let __temp_26927 = self.__reg_state_7 == 0x0u32;
        let __temp_26928 = __temp_26927 | __temp_26926;
        let __temp_26929 = __temp_26928 & __temp_26924;
        let __temp_26930 = __temp_26929 & __temp_26914;
        let __temp_26931 = __temp_26930 & __temp_26902;
        let __temp_26932 = __temp_26931 & __temp_26892;
        let __temp_26933 = __temp_26932 & __temp_26879;
        let __temp_26934 = __temp_26933 & __temp_26876;
        let __temp_26935 = if __temp_26934 { __temp_26863 } else { self.__reg_s_min_269 };
        self.__reg_s_min_269_next = __temp_26935;
        let __temp_26936 = self.__reg_bus_write_data_1 as u128;
        let __temp_26937 = __temp_26936 << 0x60u32;
        let __temp_26938 = __temp_26937 | 0x0u128;
        let __temp_26939 = 0x0u32 as u64;
        let __temp_26940 = self.__reg_bus_write_data_1 as u64;
        let __temp_26941 = __temp_26939 << 0x20u32;
        let __temp_26942 = __temp_26941 | __temp_26940;
        let __temp_26943 = __temp_26942 as u128;
        let __temp_26944 = 0x0u64 as u128;
        let __temp_26945 = __temp_26943 << 0x40u32;
        let __temp_26946 = __temp_26945 | __temp_26944;
        let __temp_26947 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26948 = __temp_26947 & 0x3fffffffu32;
        let __temp_26949 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26950 = __temp_26949 & 0x3fffffffu32;
        let __temp_26951 = self.__reg_state_7 == 0x3u32;
        let __temp_26952 = __temp_26951 & self.__reg_bus_enable_6;
        let __temp_26953 = if __temp_26952 { __temp_26950 } else { __temp_26948 };
        let __temp_26954 = __temp_26953 & 0x3u32;
        let __temp_26955 = __temp_26954 == 0x2u32;
        let __temp_26956 = if __temp_26955 { __temp_26946 } else { __temp_26938 };
        let __temp_26957 = 0x0u64 as u128;
        let __temp_26958 = self.__reg_bus_write_data_1 as u128;
        let __temp_26959 = __temp_26957 << 0x20u32;
        let __temp_26960 = __temp_26959 | __temp_26958;
        let __temp_26961 = 0x0u32 as u128;
        let __temp_26962 = __temp_26960 << 0x20u32;
        let __temp_26963 = __temp_26962 | __temp_26961;
        let __temp_26964 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26965 = __temp_26964 & 0x3fffffffu32;
        let __temp_26966 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26967 = __temp_26966 & 0x3fffffffu32;
        let __temp_26968 = self.__reg_state_7 == 0x3u32;
        let __temp_26969 = __temp_26968 & self.__reg_bus_enable_6;
        let __temp_26970 = if __temp_26969 { __temp_26967 } else { __temp_26965 };
        let __temp_26971 = __temp_26970 & 0x3u32;
        let __temp_26972 = __temp_26971 == 0x1u32;
        let __temp_26973 = if __temp_26972 { __temp_26963 } else { __temp_26956 };
        let __temp_26974 = self.__reg_bus_write_data_1 as u128;
        let __temp_26975 = 0x0u128 << 0x20u32;
        let __temp_26976 = __temp_26975 | __temp_26974;
        let __temp_26977 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26978 = __temp_26977 & 0x3fffffffu32;
        let __temp_26979 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26980 = __temp_26979 & 0x3fffffffu32;
        let __temp_26981 = self.__reg_state_7 == 0x3u32;
        let __temp_26982 = __temp_26981 & self.__reg_bus_enable_6;
        let __temp_26983 = if __temp_26982 { __temp_26980 } else { __temp_26978 };
        let __temp_26984 = __temp_26983 & 0x3u32;
        let __temp_26985 = __temp_26984 == 0x0u32;
        let __temp_26986 = if __temp_26985 { __temp_26976 } else { __temp_26973 };
        let __temp_26987 = __temp_26986 as u32;
        let __temp_26988 = self.__reg_pc_13 >> 0x2u32;
        let __temp_26989 = __temp_26988 & 0x3fffffffu32;
        let __temp_26990 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_26991 = __temp_26990 & 0x3fffffffu32;
        let __temp_26992 = self.__reg_state_7 == 0x3u32;
        let __temp_26993 = __temp_26992 & self.__reg_bus_enable_6;
        let __temp_26994 = if __temp_26993 { __temp_26991 } else { __temp_26989 };
        let __temp_26995 = __temp_26994 >> 0x2u32;
        let __temp_26996 = __temp_26995 & 0xfffffffu32;
        let __temp_26997 = __temp_26996 & 0xffffffu32;
        let __temp_26998 = __temp_26997 & 0xfffffu32;
        let __temp_26999 = __temp_26998 & 0x3fu32;
        let __temp_27000 = __temp_26999 == 0x24u32;
        let __temp_27001 = self.__reg_state_7 == 0x3u32;
        let __temp_27002 = __temp_27001 & self.__reg_bus_enable_6;
        let __temp_27003 = __temp_27002 & self.__reg_bus_write_5;
        let __temp_27004 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27005 = __temp_27004 & 0x3fffffffu32;
        let __temp_27006 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27007 = __temp_27006 & 0x3fffffffu32;
        let __temp_27008 = self.__reg_state_7 == 0x3u32;
        let __temp_27009 = __temp_27008 & self.__reg_bus_enable_6;
        let __temp_27010 = if __temp_27009 { __temp_27007 } else { __temp_27005 };
        let __temp_27011 = __temp_27010 >> 0x2u32;
        let __temp_27012 = __temp_27011 & 0xfffffffu32;
        let __temp_27013 = __temp_27012 & 0xffffffu32;
        let __temp_27014 = __temp_27013 >> 0x14u32;
        let __temp_27015 = __temp_27014 & 0xfu32;
        let __temp_27016 = __temp_27015 == 0x4u32;
        let __temp_27017 = self.__reg_count_12 >> 0x5u32;
        let __temp_27018 = __temp_27017 & 0x1u32;
        let __temp_27019 = __temp_27018 != 0x0u32;
        let __temp_27020 = !__temp_27019;
        let __temp_27021 = !false;
        let __temp_27022 = __temp_27021 & __temp_27020;
        let __temp_27023 = self.__reg_state_7 == 0x3u32;
        let __temp_27024 = __temp_27023 & self.__reg_bus_enable_6;
        let __temp_27025 = __temp_27024 & self.__reg_bus_write_5;
        let __temp_27026 = __temp_27025 | __temp_27022;
        let __temp_27027 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27028 = __temp_27027 & 0x3fffffffu32;
        let __temp_27029 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27030 = __temp_27029 & 0x3fffffffu32;
        let __temp_27031 = self.__reg_state_7 == 0x3u32;
        let __temp_27032 = __temp_27031 & self.__reg_bus_enable_6;
        let __temp_27033 = if __temp_27032 { __temp_27030 } else { __temp_27028 };
        let __temp_27034 = __temp_27033 >> 0x2u32;
        let __temp_27035 = __temp_27034 & 0xfffffffu32;
        let __temp_27036 = __temp_27035 >> 0x18u32;
        let __temp_27037 = __temp_27036 & 0xfu32;
        let __temp_27038 = __temp_27037 == 0x0u32;
        let __temp_27039 = self.__reg_count_15 >> 0x5u32;
        let __temp_27040 = __temp_27039 & 0x1u32;
        let __temp_27041 = __temp_27040 != 0x0u32;
        let __temp_27042 = !__temp_27041;
        let __temp_27043 = !false;
        let __temp_27044 = __temp_27043 & __temp_27042;
        let __temp_27045 = self.__reg_state_7 == 0x3u32;
        let __temp_27046 = __temp_27045 & self.__reg_bus_enable_6;
        let __temp_27047 = __temp_27046 & self.__reg_bus_write_5;
        let __temp_27048 = __temp_27047 | __temp_27044;
        let __temp_27049 = self.__reg_state_7 == 0x3u32;
        let __temp_27050 = __temp_27049 & self.__reg_bus_enable_6;
        let __temp_27051 = self.__reg_state_7 == 0x0u32;
        let __temp_27052 = __temp_27051 | __temp_27050;
        let __temp_27053 = __temp_27052 & __temp_27048;
        let __temp_27054 = __temp_27053 & __temp_27038;
        let __temp_27055 = __temp_27054 & __temp_27026;
        let __temp_27056 = __temp_27055 & __temp_27016;
        let __temp_27057 = __temp_27056 & __temp_27003;
        let __temp_27058 = __temp_27057 & __temp_27000;
        let __temp_27059 = if __temp_27058 { __temp_26987 } else { self.__reg_t_dy_242 };
        self.__reg_t_dy_242_next = __temp_27059;
        self.__reg_stage_19_edge_test_100_next = self.__reg_stage_18_edge_test_101;
        let __temp_27060 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27061 = __temp_27060 & 0x3fffffffu32;
        let __temp_27062 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27063 = __temp_27062 & 0x3fffffffu32;
        let __temp_27064 = self.__reg_state_7 == 0x3u32;
        let __temp_27065 = __temp_27064 & self.__reg_bus_enable_6;
        let __temp_27066 = if __temp_27065 { __temp_27063 } else { __temp_27061 };
        let __temp_27067 = __temp_27066 >> 0x2u32;
        let __temp_27068 = __temp_27067 & 0xfffffffu32;
        let __temp_27069 = __temp_27068 & 0xffffffu32;
        let __temp_27070 = __temp_27069 & 0xfffffu32;
        let __temp_27071 = __temp_27070 & 0x3fu32;
        let __temp_27072 = __temp_27071 == 0x0u32;
        let __temp_27073 = self.__reg_state_7 == 0x3u32;
        let __temp_27074 = __temp_27073 & self.__reg_bus_enable_6;
        let __temp_27075 = __temp_27074 & self.__reg_bus_write_5;
        let __temp_27076 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27077 = __temp_27076 & 0x3fffffffu32;
        let __temp_27078 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27079 = __temp_27078 & 0x3fffffffu32;
        let __temp_27080 = self.__reg_state_7 == 0x3u32;
        let __temp_27081 = __temp_27080 & self.__reg_bus_enable_6;
        let __temp_27082 = if __temp_27081 { __temp_27079 } else { __temp_27077 };
        let __temp_27083 = __temp_27082 >> 0x2u32;
        let __temp_27084 = __temp_27083 & 0xfffffffu32;
        let __temp_27085 = __temp_27084 & 0xffffffu32;
        let __temp_27086 = __temp_27085 >> 0x14u32;
        let __temp_27087 = __temp_27086 & 0xfu32;
        let __temp_27088 = __temp_27087 == 0x4u32;
        let __temp_27089 = self.__reg_count_12 >> 0x5u32;
        let __temp_27090 = __temp_27089 & 0x1u32;
        let __temp_27091 = __temp_27090 != 0x0u32;
        let __temp_27092 = !__temp_27091;
        let __temp_27093 = !false;
        let __temp_27094 = __temp_27093 & __temp_27092;
        let __temp_27095 = self.__reg_state_7 == 0x3u32;
        let __temp_27096 = __temp_27095 & self.__reg_bus_enable_6;
        let __temp_27097 = __temp_27096 & self.__reg_bus_write_5;
        let __temp_27098 = __temp_27097 | __temp_27094;
        let __temp_27099 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27100 = __temp_27099 & 0x3fffffffu32;
        let __temp_27101 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27102 = __temp_27101 & 0x3fffffffu32;
        let __temp_27103 = self.__reg_state_7 == 0x3u32;
        let __temp_27104 = __temp_27103 & self.__reg_bus_enable_6;
        let __temp_27105 = if __temp_27104 { __temp_27102 } else { __temp_27100 };
        let __temp_27106 = __temp_27105 >> 0x2u32;
        let __temp_27107 = __temp_27106 & 0xfffffffu32;
        let __temp_27108 = __temp_27107 >> 0x18u32;
        let __temp_27109 = __temp_27108 & 0xfu32;
        let __temp_27110 = __temp_27109 == 0x0u32;
        let __temp_27111 = self.__reg_count_15 >> 0x5u32;
        let __temp_27112 = __temp_27111 & 0x1u32;
        let __temp_27113 = __temp_27112 != 0x0u32;
        let __temp_27114 = !__temp_27113;
        let __temp_27115 = !false;
        let __temp_27116 = __temp_27115 & __temp_27114;
        let __temp_27117 = self.__reg_state_7 == 0x3u32;
        let __temp_27118 = __temp_27117 & self.__reg_bus_enable_6;
        let __temp_27119 = __temp_27118 & self.__reg_bus_write_5;
        let __temp_27120 = __temp_27119 | __temp_27116;
        let __temp_27121 = self.__reg_state_7 == 0x3u32;
        let __temp_27122 = __temp_27121 & self.__reg_bus_enable_6;
        let __temp_27123 = self.__reg_state_7 == 0x0u32;
        let __temp_27124 = __temp_27123 | __temp_27122;
        let __temp_27125 = __temp_27124 & __temp_27120;
        let __temp_27126 = __temp_27125 & __temp_27110;
        let __temp_27127 = __temp_27126 & __temp_27098;
        let __temp_27128 = __temp_27127 & __temp_27088;
        let __temp_27129 = __temp_27128 & __temp_27075;
        let __temp_27130 = __temp_27129 & __temp_27072;
        let __temp_27131 = if __temp_27130 { self.__reg_w1_dx_128 } else { self.__reg_w1_dx_mirror_127 };
        self.__reg_w1_dx_mirror_127_next = __temp_27131;
        let __temp_27132 = self.__reg_w1_126.wrapping_add(self.__reg_w1_dx_mirror_127);
        let __temp_27133 = self.__reg_w1_row_131.wrapping_add(self.__reg_w1_dy_mirror_129);
        let __temp_27134 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_27135 = if __temp_27134 { __temp_27133 } else { __temp_27132 };
        let __temp_27136 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27137 = __temp_27136 & 0x3fffffffu32;
        let __temp_27138 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27139 = __temp_27138 & 0x3fffffffu32;
        let __temp_27140 = self.__reg_state_7 == 0x3u32;
        let __temp_27141 = __temp_27140 & self.__reg_bus_enable_6;
        let __temp_27142 = if __temp_27141 { __temp_27139 } else { __temp_27137 };
        let __temp_27143 = __temp_27142 >> 0x2u32;
        let __temp_27144 = __temp_27143 & 0xfffffffu32;
        let __temp_27145 = __temp_27144 & 0xffffffu32;
        let __temp_27146 = __temp_27145 & 0xfffffu32;
        let __temp_27147 = __temp_27146 & 0x3fu32;
        let __temp_27148 = __temp_27147 == 0x0u32;
        let __temp_27149 = self.__reg_state_7 == 0x3u32;
        let __temp_27150 = __temp_27149 & self.__reg_bus_enable_6;
        let __temp_27151 = __temp_27150 & self.__reg_bus_write_5;
        let __temp_27152 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27153 = __temp_27152 & 0x3fffffffu32;
        let __temp_27154 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27155 = __temp_27154 & 0x3fffffffu32;
        let __temp_27156 = self.__reg_state_7 == 0x3u32;
        let __temp_27157 = __temp_27156 & self.__reg_bus_enable_6;
        let __temp_27158 = if __temp_27157 { __temp_27155 } else { __temp_27153 };
        let __temp_27159 = __temp_27158 >> 0x2u32;
        let __temp_27160 = __temp_27159 & 0xfffffffu32;
        let __temp_27161 = __temp_27160 & 0xffffffu32;
        let __temp_27162 = __temp_27161 >> 0x14u32;
        let __temp_27163 = __temp_27162 & 0xfu32;
        let __temp_27164 = __temp_27163 == 0x4u32;
        let __temp_27165 = self.__reg_count_12 >> 0x5u32;
        let __temp_27166 = __temp_27165 & 0x1u32;
        let __temp_27167 = __temp_27166 != 0x0u32;
        let __temp_27168 = !__temp_27167;
        let __temp_27169 = !false;
        let __temp_27170 = __temp_27169 & __temp_27168;
        let __temp_27171 = self.__reg_state_7 == 0x3u32;
        let __temp_27172 = __temp_27171 & self.__reg_bus_enable_6;
        let __temp_27173 = __temp_27172 & self.__reg_bus_write_5;
        let __temp_27174 = __temp_27173 | __temp_27170;
        let __temp_27175 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27176 = __temp_27175 & 0x3fffffffu32;
        let __temp_27177 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27178 = __temp_27177 & 0x3fffffffu32;
        let __temp_27179 = self.__reg_state_7 == 0x3u32;
        let __temp_27180 = __temp_27179 & self.__reg_bus_enable_6;
        let __temp_27181 = if __temp_27180 { __temp_27178 } else { __temp_27176 };
        let __temp_27182 = __temp_27181 >> 0x2u32;
        let __temp_27183 = __temp_27182 & 0xfffffffu32;
        let __temp_27184 = __temp_27183 >> 0x18u32;
        let __temp_27185 = __temp_27184 & 0xfu32;
        let __temp_27186 = __temp_27185 == 0x0u32;
        let __temp_27187 = self.__reg_count_15 >> 0x5u32;
        let __temp_27188 = __temp_27187 & 0x1u32;
        let __temp_27189 = __temp_27188 != 0x0u32;
        let __temp_27190 = !__temp_27189;
        let __temp_27191 = !false;
        let __temp_27192 = __temp_27191 & __temp_27190;
        let __temp_27193 = self.__reg_state_7 == 0x3u32;
        let __temp_27194 = __temp_27193 & self.__reg_bus_enable_6;
        let __temp_27195 = __temp_27194 & self.__reg_bus_write_5;
        let __temp_27196 = __temp_27195 | __temp_27192;
        let __temp_27197 = self.__reg_state_7 == 0x3u32;
        let __temp_27198 = __temp_27197 & self.__reg_bus_enable_6;
        let __temp_27199 = self.__reg_state_7 == 0x0u32;
        let __temp_27200 = __temp_27199 | __temp_27198;
        let __temp_27201 = __temp_27200 & __temp_27196;
        let __temp_27202 = __temp_27201 & __temp_27186;
        let __temp_27203 = __temp_27202 & __temp_27174;
        let __temp_27204 = __temp_27203 & __temp_27164;
        let __temp_27205 = __temp_27204 & __temp_27151;
        let __temp_27206 = __temp_27205 & __temp_27148;
        let __temp_27207 = if __temp_27206 { self.__reg_w1_min_132 } else { __temp_27135 };
        self.__reg_w1_126_next = __temp_27207;
        let __temp_27208 = self.__reg_bus_write_data_1 as u128;
        let __temp_27209 = __temp_27208 << 0x60u32;
        let __temp_27210 = __temp_27209 | 0x0u128;
        let __temp_27211 = 0x0u32 as u64;
        let __temp_27212 = self.__reg_bus_write_data_1 as u64;
        let __temp_27213 = __temp_27211 << 0x20u32;
        let __temp_27214 = __temp_27213 | __temp_27212;
        let __temp_27215 = __temp_27214 as u128;
        let __temp_27216 = 0x0u64 as u128;
        let __temp_27217 = __temp_27215 << 0x40u32;
        let __temp_27218 = __temp_27217 | __temp_27216;
        let __temp_27219 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27220 = __temp_27219 & 0x3fffffffu32;
        let __temp_27221 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27222 = __temp_27221 & 0x3fffffffu32;
        let __temp_27223 = self.__reg_state_7 == 0x3u32;
        let __temp_27224 = __temp_27223 & self.__reg_bus_enable_6;
        let __temp_27225 = if __temp_27224 { __temp_27222 } else { __temp_27220 };
        let __temp_27226 = __temp_27225 & 0x3u32;
        let __temp_27227 = __temp_27226 == 0x2u32;
        let __temp_27228 = if __temp_27227 { __temp_27218 } else { __temp_27210 };
        let __temp_27229 = 0x0u64 as u128;
        let __temp_27230 = self.__reg_bus_write_data_1 as u128;
        let __temp_27231 = __temp_27229 << 0x20u32;
        let __temp_27232 = __temp_27231 | __temp_27230;
        let __temp_27233 = 0x0u32 as u128;
        let __temp_27234 = __temp_27232 << 0x20u32;
        let __temp_27235 = __temp_27234 | __temp_27233;
        let __temp_27236 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27237 = __temp_27236 & 0x3fffffffu32;
        let __temp_27238 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27239 = __temp_27238 & 0x3fffffffu32;
        let __temp_27240 = self.__reg_state_7 == 0x3u32;
        let __temp_27241 = __temp_27240 & self.__reg_bus_enable_6;
        let __temp_27242 = if __temp_27241 { __temp_27239 } else { __temp_27237 };
        let __temp_27243 = __temp_27242 & 0x3u32;
        let __temp_27244 = __temp_27243 == 0x1u32;
        let __temp_27245 = if __temp_27244 { __temp_27235 } else { __temp_27228 };
        let __temp_27246 = self.__reg_bus_write_data_1 as u128;
        let __temp_27247 = 0x0u128 << 0x20u32;
        let __temp_27248 = __temp_27247 | __temp_27246;
        let __temp_27249 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27250 = __temp_27249 & 0x3fffffffu32;
        let __temp_27251 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27252 = __temp_27251 & 0x3fffffffu32;
        let __temp_27253 = self.__reg_state_7 == 0x3u32;
        let __temp_27254 = __temp_27253 & self.__reg_bus_enable_6;
        let __temp_27255 = if __temp_27254 { __temp_27252 } else { __temp_27250 };
        let __temp_27256 = __temp_27255 & 0x3u32;
        let __temp_27257 = __temp_27256 == 0x0u32;
        let __temp_27258 = if __temp_27257 { __temp_27248 } else { __temp_27245 };
        let __temp_27259 = __temp_27258 as u32;
        let __temp_27260 = __temp_27259 & 0xffffffu32;
        let __temp_27261 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27262 = __temp_27261 & 0x3fffffffu32;
        let __temp_27263 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27264 = __temp_27263 & 0x3fffffffu32;
        let __temp_27265 = self.__reg_state_7 == 0x3u32;
        let __temp_27266 = __temp_27265 & self.__reg_bus_enable_6;
        let __temp_27267 = if __temp_27266 { __temp_27264 } else { __temp_27262 };
        let __temp_27268 = __temp_27267 >> 0x2u32;
        let __temp_27269 = __temp_27268 & 0xfffffffu32;
        let __temp_27270 = __temp_27269 & 0xffffffu32;
        let __temp_27271 = __temp_27270 & 0xfffffu32;
        let __temp_27272 = __temp_27271 & 0x3fu32;
        let __temp_27273 = __temp_27272 == 0x17u32;
        let __temp_27274 = self.__reg_state_7 == 0x3u32;
        let __temp_27275 = __temp_27274 & self.__reg_bus_enable_6;
        let __temp_27276 = __temp_27275 & self.__reg_bus_write_5;
        let __temp_27277 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27278 = __temp_27277 & 0x3fffffffu32;
        let __temp_27279 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27280 = __temp_27279 & 0x3fffffffu32;
        let __temp_27281 = self.__reg_state_7 == 0x3u32;
        let __temp_27282 = __temp_27281 & self.__reg_bus_enable_6;
        let __temp_27283 = if __temp_27282 { __temp_27280 } else { __temp_27278 };
        let __temp_27284 = __temp_27283 >> 0x2u32;
        let __temp_27285 = __temp_27284 & 0xfffffffu32;
        let __temp_27286 = __temp_27285 & 0xffffffu32;
        let __temp_27287 = __temp_27286 >> 0x14u32;
        let __temp_27288 = __temp_27287 & 0xfu32;
        let __temp_27289 = __temp_27288 == 0x4u32;
        let __temp_27290 = self.__reg_count_12 >> 0x5u32;
        let __temp_27291 = __temp_27290 & 0x1u32;
        let __temp_27292 = __temp_27291 != 0x0u32;
        let __temp_27293 = !__temp_27292;
        let __temp_27294 = !false;
        let __temp_27295 = __temp_27294 & __temp_27293;
        let __temp_27296 = self.__reg_state_7 == 0x3u32;
        let __temp_27297 = __temp_27296 & self.__reg_bus_enable_6;
        let __temp_27298 = __temp_27297 & self.__reg_bus_write_5;
        let __temp_27299 = __temp_27298 | __temp_27295;
        let __temp_27300 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27301 = __temp_27300 & 0x3fffffffu32;
        let __temp_27302 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27303 = __temp_27302 & 0x3fffffffu32;
        let __temp_27304 = self.__reg_state_7 == 0x3u32;
        let __temp_27305 = __temp_27304 & self.__reg_bus_enable_6;
        let __temp_27306 = if __temp_27305 { __temp_27303 } else { __temp_27301 };
        let __temp_27307 = __temp_27306 >> 0x2u32;
        let __temp_27308 = __temp_27307 & 0xfffffffu32;
        let __temp_27309 = __temp_27308 >> 0x18u32;
        let __temp_27310 = __temp_27309 & 0xfu32;
        let __temp_27311 = __temp_27310 == 0x0u32;
        let __temp_27312 = self.__reg_count_15 >> 0x5u32;
        let __temp_27313 = __temp_27312 & 0x1u32;
        let __temp_27314 = __temp_27313 != 0x0u32;
        let __temp_27315 = !__temp_27314;
        let __temp_27316 = !false;
        let __temp_27317 = __temp_27316 & __temp_27315;
        let __temp_27318 = self.__reg_state_7 == 0x3u32;
        let __temp_27319 = __temp_27318 & self.__reg_bus_enable_6;
        let __temp_27320 = __temp_27319 & self.__reg_bus_write_5;
        let __temp_27321 = __temp_27320 | __temp_27317;
        let __temp_27322 = self.__reg_state_7 == 0x3u32;
        let __temp_27323 = __temp_27322 & self.__reg_bus_enable_6;
        let __temp_27324 = self.__reg_state_7 == 0x0u32;
        let __temp_27325 = __temp_27324 | __temp_27323;
        let __temp_27326 = __temp_27325 & __temp_27321;
        let __temp_27327 = __temp_27326 & __temp_27311;
        let __temp_27328 = __temp_27327 & __temp_27299;
        let __temp_27329 = __temp_27328 & __temp_27289;
        let __temp_27330 = __temp_27329 & __temp_27276;
        let __temp_27331 = __temp_27330 & __temp_27273;
        let __temp_27332 = if __temp_27331 { __temp_27260 } else { self.__reg_a_dx_294 };
        self.__reg_a_dx_294_next = __temp_27332;
        self.__reg_stage_12_g_337_next = self.__reg_stage_11_g_338;
        self.__reg_refinement_stage_2_buffer_1_e_222_next = self.__reg_refinement_stage_2_buffer_0_e_223;
        let __temp_27333 = self.__reg_stage_21_valid_140 & self.__reg_stage_21_last_387;
        let __temp_27334 = if __temp_27333 { false } else { self.__reg_active_386 };
        let __temp_27335 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27336 = __temp_27335 & 0x3fffffffu32;
        let __temp_27337 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27338 = __temp_27337 & 0x3fffffffu32;
        let __temp_27339 = self.__reg_state_7 == 0x3u32;
        let __temp_27340 = __temp_27339 & self.__reg_bus_enable_6;
        let __temp_27341 = if __temp_27340 { __temp_27338 } else { __temp_27336 };
        let __temp_27342 = __temp_27341 >> 0x2u32;
        let __temp_27343 = __temp_27342 & 0xfffffffu32;
        let __temp_27344 = __temp_27343 & 0xffffffu32;
        let __temp_27345 = __temp_27344 & 0xfffffu32;
        let __temp_27346 = __temp_27345 & 0x3fu32;
        let __temp_27347 = __temp_27346 == 0x0u32;
        let __temp_27348 = self.__reg_state_7 == 0x3u32;
        let __temp_27349 = __temp_27348 & self.__reg_bus_enable_6;
        let __temp_27350 = __temp_27349 & self.__reg_bus_write_5;
        let __temp_27351 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27352 = __temp_27351 & 0x3fffffffu32;
        let __temp_27353 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27354 = __temp_27353 & 0x3fffffffu32;
        let __temp_27355 = self.__reg_state_7 == 0x3u32;
        let __temp_27356 = __temp_27355 & self.__reg_bus_enable_6;
        let __temp_27357 = if __temp_27356 { __temp_27354 } else { __temp_27352 };
        let __temp_27358 = __temp_27357 >> 0x2u32;
        let __temp_27359 = __temp_27358 & 0xfffffffu32;
        let __temp_27360 = __temp_27359 & 0xffffffu32;
        let __temp_27361 = __temp_27360 >> 0x14u32;
        let __temp_27362 = __temp_27361 & 0xfu32;
        let __temp_27363 = __temp_27362 == 0x4u32;
        let __temp_27364 = self.__reg_count_12 >> 0x5u32;
        let __temp_27365 = __temp_27364 & 0x1u32;
        let __temp_27366 = __temp_27365 != 0x0u32;
        let __temp_27367 = !__temp_27366;
        let __temp_27368 = !false;
        let __temp_27369 = __temp_27368 & __temp_27367;
        let __temp_27370 = self.__reg_state_7 == 0x3u32;
        let __temp_27371 = __temp_27370 & self.__reg_bus_enable_6;
        let __temp_27372 = __temp_27371 & self.__reg_bus_write_5;
        let __temp_27373 = __temp_27372 | __temp_27369;
        let __temp_27374 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27375 = __temp_27374 & 0x3fffffffu32;
        let __temp_27376 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27377 = __temp_27376 & 0x3fffffffu32;
        let __temp_27378 = self.__reg_state_7 == 0x3u32;
        let __temp_27379 = __temp_27378 & self.__reg_bus_enable_6;
        let __temp_27380 = if __temp_27379 { __temp_27377 } else { __temp_27375 };
        let __temp_27381 = __temp_27380 >> 0x2u32;
        let __temp_27382 = __temp_27381 & 0xfffffffu32;
        let __temp_27383 = __temp_27382 >> 0x18u32;
        let __temp_27384 = __temp_27383 & 0xfu32;
        let __temp_27385 = __temp_27384 == 0x0u32;
        let __temp_27386 = self.__reg_count_15 >> 0x5u32;
        let __temp_27387 = __temp_27386 & 0x1u32;
        let __temp_27388 = __temp_27387 != 0x0u32;
        let __temp_27389 = !__temp_27388;
        let __temp_27390 = !false;
        let __temp_27391 = __temp_27390 & __temp_27389;
        let __temp_27392 = self.__reg_state_7 == 0x3u32;
        let __temp_27393 = __temp_27392 & self.__reg_bus_enable_6;
        let __temp_27394 = __temp_27393 & self.__reg_bus_write_5;
        let __temp_27395 = __temp_27394 | __temp_27391;
        let __temp_27396 = self.__reg_state_7 == 0x3u32;
        let __temp_27397 = __temp_27396 & self.__reg_bus_enable_6;
        let __temp_27398 = self.__reg_state_7 == 0x0u32;
        let __temp_27399 = __temp_27398 | __temp_27397;
        let __temp_27400 = __temp_27399 & __temp_27395;
        let __temp_27401 = __temp_27400 & __temp_27385;
        let __temp_27402 = __temp_27401 & __temp_27373;
        let __temp_27403 = __temp_27402 & __temp_27363;
        let __temp_27404 = __temp_27403 & __temp_27350;
        let __temp_27405 = __temp_27404 & __temp_27347;
        let __temp_27406 = if __temp_27405 { true } else { __temp_27334 };
        self.__reg_active_386_next = __temp_27406;
        self.__reg_stage_16_last_392_next = self.__reg_stage_15_last_393;
        let __temp_27407 = self.__reg_count_36.wrapping_add(0x1u32);
        let __temp_27408 = __temp_27407 & 0x3fu32;
        let __temp_27409 = if __temp_8862 { __temp_27408 } else { self.__reg_count_36 };
        let __temp_27410 = self.__reg_count_36.wrapping_add(0x1u32);
        let __temp_27411 = __temp_27410 & 0x3fu32;
        let __temp_27412 = if __temp_8862 { __temp_27411 } else { self.__reg_count_36 };
        let __temp_27413 = __temp_27412.wrapping_sub(0x1u32);
        let __temp_27414 = __temp_27413 & 0x3fu32;
        let __temp_27415 = if __temp_8857 { __temp_27414 } else { __temp_27409 };
        self.__reg_count_36_next = __temp_27415;
        self.__reg_stage_4_s_259_next = self.__reg_stage_3_s_260;
        self.__reg_stage_17_last_391_next = self.__reg_stage_16_last_392;
        self.__reg_stage_18_last_390_next = self.__reg_stage_17_last_391;
        let __temp_27416 = self.__reg_b_322.wrapping_add(self.__reg_b_dx_mirror_323);
        let __temp_27417 = __temp_27416 & 0xffffffu32;
        let __temp_27418 = self.__reg_b_row_327.wrapping_add(self.__reg_b_dy_mirror_325);
        let __temp_27419 = __temp_27418 & 0xffffffu32;
        let __temp_27420 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_27421 = if __temp_27420 { __temp_27419 } else { __temp_27417 };
        let __temp_27422 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27423 = __temp_27422 & 0x3fffffffu32;
        let __temp_27424 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27425 = __temp_27424 & 0x3fffffffu32;
        let __temp_27426 = self.__reg_state_7 == 0x3u32;
        let __temp_27427 = __temp_27426 & self.__reg_bus_enable_6;
        let __temp_27428 = if __temp_27427 { __temp_27425 } else { __temp_27423 };
        let __temp_27429 = __temp_27428 >> 0x2u32;
        let __temp_27430 = __temp_27429 & 0xfffffffu32;
        let __temp_27431 = __temp_27430 & 0xffffffu32;
        let __temp_27432 = __temp_27431 & 0xfffffu32;
        let __temp_27433 = __temp_27432 & 0x3fu32;
        let __temp_27434 = __temp_27433 == 0x0u32;
        let __temp_27435 = self.__reg_state_7 == 0x3u32;
        let __temp_27436 = __temp_27435 & self.__reg_bus_enable_6;
        let __temp_27437 = __temp_27436 & self.__reg_bus_write_5;
        let __temp_27438 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27439 = __temp_27438 & 0x3fffffffu32;
        let __temp_27440 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27441 = __temp_27440 & 0x3fffffffu32;
        let __temp_27442 = self.__reg_state_7 == 0x3u32;
        let __temp_27443 = __temp_27442 & self.__reg_bus_enable_6;
        let __temp_27444 = if __temp_27443 { __temp_27441 } else { __temp_27439 };
        let __temp_27445 = __temp_27444 >> 0x2u32;
        let __temp_27446 = __temp_27445 & 0xfffffffu32;
        let __temp_27447 = __temp_27446 & 0xffffffu32;
        let __temp_27448 = __temp_27447 >> 0x14u32;
        let __temp_27449 = __temp_27448 & 0xfu32;
        let __temp_27450 = __temp_27449 == 0x4u32;
        let __temp_27451 = self.__reg_count_12 >> 0x5u32;
        let __temp_27452 = __temp_27451 & 0x1u32;
        let __temp_27453 = __temp_27452 != 0x0u32;
        let __temp_27454 = !__temp_27453;
        let __temp_27455 = !false;
        let __temp_27456 = __temp_27455 & __temp_27454;
        let __temp_27457 = self.__reg_state_7 == 0x3u32;
        let __temp_27458 = __temp_27457 & self.__reg_bus_enable_6;
        let __temp_27459 = __temp_27458 & self.__reg_bus_write_5;
        let __temp_27460 = __temp_27459 | __temp_27456;
        let __temp_27461 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27462 = __temp_27461 & 0x3fffffffu32;
        let __temp_27463 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27464 = __temp_27463 & 0x3fffffffu32;
        let __temp_27465 = self.__reg_state_7 == 0x3u32;
        let __temp_27466 = __temp_27465 & self.__reg_bus_enable_6;
        let __temp_27467 = if __temp_27466 { __temp_27464 } else { __temp_27462 };
        let __temp_27468 = __temp_27467 >> 0x2u32;
        let __temp_27469 = __temp_27468 & 0xfffffffu32;
        let __temp_27470 = __temp_27469 >> 0x18u32;
        let __temp_27471 = __temp_27470 & 0xfu32;
        let __temp_27472 = __temp_27471 == 0x0u32;
        let __temp_27473 = self.__reg_count_15 >> 0x5u32;
        let __temp_27474 = __temp_27473 & 0x1u32;
        let __temp_27475 = __temp_27474 != 0x0u32;
        let __temp_27476 = !__temp_27475;
        let __temp_27477 = !false;
        let __temp_27478 = __temp_27477 & __temp_27476;
        let __temp_27479 = self.__reg_state_7 == 0x3u32;
        let __temp_27480 = __temp_27479 & self.__reg_bus_enable_6;
        let __temp_27481 = __temp_27480 & self.__reg_bus_write_5;
        let __temp_27482 = __temp_27481 | __temp_27478;
        let __temp_27483 = self.__reg_state_7 == 0x3u32;
        let __temp_27484 = __temp_27483 & self.__reg_bus_enable_6;
        let __temp_27485 = self.__reg_state_7 == 0x0u32;
        let __temp_27486 = __temp_27485 | __temp_27484;
        let __temp_27487 = __temp_27486 & __temp_27482;
        let __temp_27488 = __temp_27487 & __temp_27472;
        let __temp_27489 = __temp_27488 & __temp_27460;
        let __temp_27490 = __temp_27489 & __temp_27450;
        let __temp_27491 = __temp_27490 & __temp_27437;
        let __temp_27492 = __temp_27491 & __temp_27434;
        let __temp_27493 = if __temp_27492 { self.__reg_b_min_328 } else { __temp_27421 };
        self.__reg_b_322_next = __temp_27493;
        self.__reg_stage_11_b_311_next = self.__reg_stage_10_b_312;
        let __temp_27494 = self.__reg_data_442 >> 0x1u32;
        let __temp_27495 = __temp_27494 & 0x7fu32;
        let __temp_27496 = self.__reg_tx_443 as u32;
        let __temp_27497 = __temp_27496 << 0x7u32;
        let __temp_27498 = __temp_27497 | __temp_27495;
        let __temp_27499 = self.__reg_wait_counter_445 == 0x3u32;
        let __temp_27500 = if __temp_27499 { __temp_27498 } else { self.__reg_data_442 };
        let __temp_27501 = self.__reg_state_446 == 0x2u32;
        let __temp_27502 = if __temp_27501 { __temp_27500 } else { self.__reg_data_442 };
        let __temp_27503 = self.__reg_state_446 == 0x1u32;
        let __temp_27504 = if __temp_27503 { self.__reg_data_442 } else { __temp_27502 };
        let __temp_27505 = self.__reg_state_446 == 0x0u32;
        let __temp_27506 = if __temp_27505 { self.__reg_data_442 } else { __temp_27504 };
        let __temp_27507 = self.__reg_tick_counter_448 == 0x35u32;
        let __temp_27508 = if __temp_27507 { __temp_27506 } else { self.__reg_data_442 };
        self.__reg_data_442_next = __temp_27508;
        let __temp_27509 = self.__reg_stage_14_t_224 as i64;
        let __temp_27510 = self.__reg_stage_14_w_172 as i64;
        let __temp_27511 = __temp_27509 << 0x28u32;
        let __temp_27512 = __temp_27511 >> 0x28u32;
        let __temp_27513 = __temp_27510 << 0x20u32;
        let __temp_27514 = __temp_27513 >> 0x20u32;
        let __temp_27515 = __temp_27512 * __temp_27514;
        let __temp_27516 = __temp_27515 as u64;
        let __temp_27517 = __temp_27516 & 0xffffffffffffffu64;
        self.__reg_stage_15_t_171_next = __temp_27517;
        let __temp_27518 = self.__reg_z_91.wrapping_add(self.__reg_z_dx_mirror_92);
        let __temp_27519 = self.__reg_z_row_96.wrapping_add(self.__reg_z_dy_mirror_94);
        let __temp_27520 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_27521 = if __temp_27520 { __temp_27519 } else { __temp_27518 };
        let __temp_27522 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27523 = __temp_27522 & 0x3fffffffu32;
        let __temp_27524 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27525 = __temp_27524 & 0x3fffffffu32;
        let __temp_27526 = self.__reg_state_7 == 0x3u32;
        let __temp_27527 = __temp_27526 & self.__reg_bus_enable_6;
        let __temp_27528 = if __temp_27527 { __temp_27525 } else { __temp_27523 };
        let __temp_27529 = __temp_27528 >> 0x2u32;
        let __temp_27530 = __temp_27529 & 0xfffffffu32;
        let __temp_27531 = __temp_27530 & 0xffffffu32;
        let __temp_27532 = __temp_27531 & 0xfffffu32;
        let __temp_27533 = __temp_27532 & 0x3fu32;
        let __temp_27534 = __temp_27533 == 0x0u32;
        let __temp_27535 = self.__reg_state_7 == 0x3u32;
        let __temp_27536 = __temp_27535 & self.__reg_bus_enable_6;
        let __temp_27537 = __temp_27536 & self.__reg_bus_write_5;
        let __temp_27538 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27539 = __temp_27538 & 0x3fffffffu32;
        let __temp_27540 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27541 = __temp_27540 & 0x3fffffffu32;
        let __temp_27542 = self.__reg_state_7 == 0x3u32;
        let __temp_27543 = __temp_27542 & self.__reg_bus_enable_6;
        let __temp_27544 = if __temp_27543 { __temp_27541 } else { __temp_27539 };
        let __temp_27545 = __temp_27544 >> 0x2u32;
        let __temp_27546 = __temp_27545 & 0xfffffffu32;
        let __temp_27547 = __temp_27546 & 0xffffffu32;
        let __temp_27548 = __temp_27547 >> 0x14u32;
        let __temp_27549 = __temp_27548 & 0xfu32;
        let __temp_27550 = __temp_27549 == 0x4u32;
        let __temp_27551 = self.__reg_count_12 >> 0x5u32;
        let __temp_27552 = __temp_27551 & 0x1u32;
        let __temp_27553 = __temp_27552 != 0x0u32;
        let __temp_27554 = !__temp_27553;
        let __temp_27555 = !false;
        let __temp_27556 = __temp_27555 & __temp_27554;
        let __temp_27557 = self.__reg_state_7 == 0x3u32;
        let __temp_27558 = __temp_27557 & self.__reg_bus_enable_6;
        let __temp_27559 = __temp_27558 & self.__reg_bus_write_5;
        let __temp_27560 = __temp_27559 | __temp_27556;
        let __temp_27561 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27562 = __temp_27561 & 0x3fffffffu32;
        let __temp_27563 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27564 = __temp_27563 & 0x3fffffffu32;
        let __temp_27565 = self.__reg_state_7 == 0x3u32;
        let __temp_27566 = __temp_27565 & self.__reg_bus_enable_6;
        let __temp_27567 = if __temp_27566 { __temp_27564 } else { __temp_27562 };
        let __temp_27568 = __temp_27567 >> 0x2u32;
        let __temp_27569 = __temp_27568 & 0xfffffffu32;
        let __temp_27570 = __temp_27569 >> 0x18u32;
        let __temp_27571 = __temp_27570 & 0xfu32;
        let __temp_27572 = __temp_27571 == 0x0u32;
        let __temp_27573 = self.__reg_count_15 >> 0x5u32;
        let __temp_27574 = __temp_27573 & 0x1u32;
        let __temp_27575 = __temp_27574 != 0x0u32;
        let __temp_27576 = !__temp_27575;
        let __temp_27577 = !false;
        let __temp_27578 = __temp_27577 & __temp_27576;
        let __temp_27579 = self.__reg_state_7 == 0x3u32;
        let __temp_27580 = __temp_27579 & self.__reg_bus_enable_6;
        let __temp_27581 = __temp_27580 & self.__reg_bus_write_5;
        let __temp_27582 = __temp_27581 | __temp_27578;
        let __temp_27583 = self.__reg_state_7 == 0x3u32;
        let __temp_27584 = __temp_27583 & self.__reg_bus_enable_6;
        let __temp_27585 = self.__reg_state_7 == 0x0u32;
        let __temp_27586 = __temp_27585 | __temp_27584;
        let __temp_27587 = __temp_27586 & __temp_27582;
        let __temp_27588 = __temp_27587 & __temp_27572;
        let __temp_27589 = __temp_27588 & __temp_27560;
        let __temp_27590 = __temp_27589 & __temp_27550;
        let __temp_27591 = __temp_27590 & __temp_27537;
        let __temp_27592 = __temp_27591 & __temp_27534;
        let __temp_27593 = if __temp_27592 { self.__reg_z_min_97 } else { __temp_27521 };
        self.__reg_z_91_next = __temp_27593;
        let __temp_27594 = self.__reg_bus_write_data_1 as u128;
        let __temp_27595 = __temp_27594 << 0x60u32;
        let __temp_27596 = __temp_27595 | 0x0u128;
        let __temp_27597 = 0x0u32 as u64;
        let __temp_27598 = self.__reg_bus_write_data_1 as u64;
        let __temp_27599 = __temp_27597 << 0x20u32;
        let __temp_27600 = __temp_27599 | __temp_27598;
        let __temp_27601 = __temp_27600 as u128;
        let __temp_27602 = 0x0u64 as u128;
        let __temp_27603 = __temp_27601 << 0x40u32;
        let __temp_27604 = __temp_27603 | __temp_27602;
        let __temp_27605 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27606 = __temp_27605 & 0x3fffffffu32;
        let __temp_27607 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27608 = __temp_27607 & 0x3fffffffu32;
        let __temp_27609 = self.__reg_state_7 == 0x3u32;
        let __temp_27610 = __temp_27609 & self.__reg_bus_enable_6;
        let __temp_27611 = if __temp_27610 { __temp_27608 } else { __temp_27606 };
        let __temp_27612 = __temp_27611 & 0x3u32;
        let __temp_27613 = __temp_27612 == 0x2u32;
        let __temp_27614 = if __temp_27613 { __temp_27604 } else { __temp_27596 };
        let __temp_27615 = 0x0u64 as u128;
        let __temp_27616 = self.__reg_bus_write_data_1 as u128;
        let __temp_27617 = __temp_27615 << 0x20u32;
        let __temp_27618 = __temp_27617 | __temp_27616;
        let __temp_27619 = 0x0u32 as u128;
        let __temp_27620 = __temp_27618 << 0x20u32;
        let __temp_27621 = __temp_27620 | __temp_27619;
        let __temp_27622 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27623 = __temp_27622 & 0x3fffffffu32;
        let __temp_27624 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27625 = __temp_27624 & 0x3fffffffu32;
        let __temp_27626 = self.__reg_state_7 == 0x3u32;
        let __temp_27627 = __temp_27626 & self.__reg_bus_enable_6;
        let __temp_27628 = if __temp_27627 { __temp_27625 } else { __temp_27623 };
        let __temp_27629 = __temp_27628 & 0x3u32;
        let __temp_27630 = __temp_27629 == 0x1u32;
        let __temp_27631 = if __temp_27630 { __temp_27621 } else { __temp_27614 };
        let __temp_27632 = self.__reg_bus_write_data_1 as u128;
        let __temp_27633 = 0x0u128 << 0x20u32;
        let __temp_27634 = __temp_27633 | __temp_27632;
        let __temp_27635 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27636 = __temp_27635 & 0x3fffffffu32;
        let __temp_27637 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27638 = __temp_27637 & 0x3fffffffu32;
        let __temp_27639 = self.__reg_state_7 == 0x3u32;
        let __temp_27640 = __temp_27639 & self.__reg_bus_enable_6;
        let __temp_27641 = if __temp_27640 { __temp_27638 } else { __temp_27636 };
        let __temp_27642 = __temp_27641 & 0x3u32;
        let __temp_27643 = __temp_27642 == 0x0u32;
        let __temp_27644 = if __temp_27643 { __temp_27634 } else { __temp_27631 };
        let __temp_27645 = __temp_27644 as u32;
        let __temp_27646 = __temp_27645 & 0xffffffu32;
        let __temp_27647 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27648 = __temp_27647 & 0x3fffffffu32;
        let __temp_27649 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27650 = __temp_27649 & 0x3fffffffu32;
        let __temp_27651 = self.__reg_state_7 == 0x3u32;
        let __temp_27652 = __temp_27651 & self.__reg_bus_enable_6;
        let __temp_27653 = if __temp_27652 { __temp_27650 } else { __temp_27648 };
        let __temp_27654 = __temp_27653 >> 0x2u32;
        let __temp_27655 = __temp_27654 & 0xfffffffu32;
        let __temp_27656 = __temp_27655 & 0xffffffu32;
        let __temp_27657 = __temp_27656 & 0xfffffu32;
        let __temp_27658 = __temp_27657 & 0x3fu32;
        let __temp_27659 = __temp_27658 == 0x16u32;
        let __temp_27660 = self.__reg_state_7 == 0x3u32;
        let __temp_27661 = __temp_27660 & self.__reg_bus_enable_6;
        let __temp_27662 = __temp_27661 & self.__reg_bus_write_5;
        let __temp_27663 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27664 = __temp_27663 & 0x3fffffffu32;
        let __temp_27665 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27666 = __temp_27665 & 0x3fffffffu32;
        let __temp_27667 = self.__reg_state_7 == 0x3u32;
        let __temp_27668 = __temp_27667 & self.__reg_bus_enable_6;
        let __temp_27669 = if __temp_27668 { __temp_27666 } else { __temp_27664 };
        let __temp_27670 = __temp_27669 >> 0x2u32;
        let __temp_27671 = __temp_27670 & 0xfffffffu32;
        let __temp_27672 = __temp_27671 & 0xffffffu32;
        let __temp_27673 = __temp_27672 >> 0x14u32;
        let __temp_27674 = __temp_27673 & 0xfu32;
        let __temp_27675 = __temp_27674 == 0x4u32;
        let __temp_27676 = self.__reg_count_12 >> 0x5u32;
        let __temp_27677 = __temp_27676 & 0x1u32;
        let __temp_27678 = __temp_27677 != 0x0u32;
        let __temp_27679 = !__temp_27678;
        let __temp_27680 = !false;
        let __temp_27681 = __temp_27680 & __temp_27679;
        let __temp_27682 = self.__reg_state_7 == 0x3u32;
        let __temp_27683 = __temp_27682 & self.__reg_bus_enable_6;
        let __temp_27684 = __temp_27683 & self.__reg_bus_write_5;
        let __temp_27685 = __temp_27684 | __temp_27681;
        let __temp_27686 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27687 = __temp_27686 & 0x3fffffffu32;
        let __temp_27688 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27689 = __temp_27688 & 0x3fffffffu32;
        let __temp_27690 = self.__reg_state_7 == 0x3u32;
        let __temp_27691 = __temp_27690 & self.__reg_bus_enable_6;
        let __temp_27692 = if __temp_27691 { __temp_27689 } else { __temp_27687 };
        let __temp_27693 = __temp_27692 >> 0x2u32;
        let __temp_27694 = __temp_27693 & 0xfffffffu32;
        let __temp_27695 = __temp_27694 >> 0x18u32;
        let __temp_27696 = __temp_27695 & 0xfu32;
        let __temp_27697 = __temp_27696 == 0x0u32;
        let __temp_27698 = self.__reg_count_15 >> 0x5u32;
        let __temp_27699 = __temp_27698 & 0x1u32;
        let __temp_27700 = __temp_27699 != 0x0u32;
        let __temp_27701 = !__temp_27700;
        let __temp_27702 = !false;
        let __temp_27703 = __temp_27702 & __temp_27701;
        let __temp_27704 = self.__reg_state_7 == 0x3u32;
        let __temp_27705 = __temp_27704 & self.__reg_bus_enable_6;
        let __temp_27706 = __temp_27705 & self.__reg_bus_write_5;
        let __temp_27707 = __temp_27706 | __temp_27703;
        let __temp_27708 = self.__reg_state_7 == 0x3u32;
        let __temp_27709 = __temp_27708 & self.__reg_bus_enable_6;
        let __temp_27710 = self.__reg_state_7 == 0x0u32;
        let __temp_27711 = __temp_27710 | __temp_27709;
        let __temp_27712 = __temp_27711 & __temp_27707;
        let __temp_27713 = __temp_27712 & __temp_27697;
        let __temp_27714 = __temp_27713 & __temp_27685;
        let __temp_27715 = __temp_27714 & __temp_27675;
        let __temp_27716 = __temp_27715 & __temp_27662;
        let __temp_27717 = __temp_27716 & __temp_27659;
        let __temp_27718 = if __temp_27717 { __temp_27646 } else { self.__reg_a_min_298 };
        self.__reg_a_min_298_next = __temp_27718;
        let __temp_27719 = self.__reg_a_292.wrapping_add(self.__reg_a_dx_mirror_293);
        let __temp_27720 = __temp_27719 & 0xffffffu32;
        let __temp_27721 = self.__reg_a_row_297.wrapping_add(self.__reg_a_dy_mirror_295);
        let __temp_27722 = __temp_27721 & 0xffffffu32;
        let __temp_27723 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_27724 = if __temp_27723 { __temp_27722 } else { __temp_27720 };
        let __temp_27725 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27726 = __temp_27725 & 0x3fffffffu32;
        let __temp_27727 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27728 = __temp_27727 & 0x3fffffffu32;
        let __temp_27729 = self.__reg_state_7 == 0x3u32;
        let __temp_27730 = __temp_27729 & self.__reg_bus_enable_6;
        let __temp_27731 = if __temp_27730 { __temp_27728 } else { __temp_27726 };
        let __temp_27732 = __temp_27731 >> 0x2u32;
        let __temp_27733 = __temp_27732 & 0xfffffffu32;
        let __temp_27734 = __temp_27733 & 0xffffffu32;
        let __temp_27735 = __temp_27734 & 0xfffffu32;
        let __temp_27736 = __temp_27735 & 0x3fu32;
        let __temp_27737 = __temp_27736 == 0x0u32;
        let __temp_27738 = self.__reg_state_7 == 0x3u32;
        let __temp_27739 = __temp_27738 & self.__reg_bus_enable_6;
        let __temp_27740 = __temp_27739 & self.__reg_bus_write_5;
        let __temp_27741 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27742 = __temp_27741 & 0x3fffffffu32;
        let __temp_27743 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27744 = __temp_27743 & 0x3fffffffu32;
        let __temp_27745 = self.__reg_state_7 == 0x3u32;
        let __temp_27746 = __temp_27745 & self.__reg_bus_enable_6;
        let __temp_27747 = if __temp_27746 { __temp_27744 } else { __temp_27742 };
        let __temp_27748 = __temp_27747 >> 0x2u32;
        let __temp_27749 = __temp_27748 & 0xfffffffu32;
        let __temp_27750 = __temp_27749 & 0xffffffu32;
        let __temp_27751 = __temp_27750 >> 0x14u32;
        let __temp_27752 = __temp_27751 & 0xfu32;
        let __temp_27753 = __temp_27752 == 0x4u32;
        let __temp_27754 = self.__reg_count_12 >> 0x5u32;
        let __temp_27755 = __temp_27754 & 0x1u32;
        let __temp_27756 = __temp_27755 != 0x0u32;
        let __temp_27757 = !__temp_27756;
        let __temp_27758 = !false;
        let __temp_27759 = __temp_27758 & __temp_27757;
        let __temp_27760 = self.__reg_state_7 == 0x3u32;
        let __temp_27761 = __temp_27760 & self.__reg_bus_enable_6;
        let __temp_27762 = __temp_27761 & self.__reg_bus_write_5;
        let __temp_27763 = __temp_27762 | __temp_27759;
        let __temp_27764 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27765 = __temp_27764 & 0x3fffffffu32;
        let __temp_27766 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27767 = __temp_27766 & 0x3fffffffu32;
        let __temp_27768 = self.__reg_state_7 == 0x3u32;
        let __temp_27769 = __temp_27768 & self.__reg_bus_enable_6;
        let __temp_27770 = if __temp_27769 { __temp_27767 } else { __temp_27765 };
        let __temp_27771 = __temp_27770 >> 0x2u32;
        let __temp_27772 = __temp_27771 & 0xfffffffu32;
        let __temp_27773 = __temp_27772 >> 0x18u32;
        let __temp_27774 = __temp_27773 & 0xfu32;
        let __temp_27775 = __temp_27774 == 0x0u32;
        let __temp_27776 = self.__reg_count_15 >> 0x5u32;
        let __temp_27777 = __temp_27776 & 0x1u32;
        let __temp_27778 = __temp_27777 != 0x0u32;
        let __temp_27779 = !__temp_27778;
        let __temp_27780 = !false;
        let __temp_27781 = __temp_27780 & __temp_27779;
        let __temp_27782 = self.__reg_state_7 == 0x3u32;
        let __temp_27783 = __temp_27782 & self.__reg_bus_enable_6;
        let __temp_27784 = __temp_27783 & self.__reg_bus_write_5;
        let __temp_27785 = __temp_27784 | __temp_27781;
        let __temp_27786 = self.__reg_state_7 == 0x3u32;
        let __temp_27787 = __temp_27786 & self.__reg_bus_enable_6;
        let __temp_27788 = self.__reg_state_7 == 0x0u32;
        let __temp_27789 = __temp_27788 | __temp_27787;
        let __temp_27790 = __temp_27789 & __temp_27785;
        let __temp_27791 = __temp_27790 & __temp_27775;
        let __temp_27792 = __temp_27791 & __temp_27763;
        let __temp_27793 = __temp_27792 & __temp_27753;
        let __temp_27794 = __temp_27793 & __temp_27740;
        let __temp_27795 = __temp_27794 & __temp_27737;
        let __temp_27796 = if __temp_27795 { self.__reg_a_min_298 } else { __temp_27724 };
        self.__reg_a_292_next = __temp_27796;
        let __temp_27797 = self.__reg_bit_counter_447 == 0x7u32;
        let __temp_27798 = if __temp_27797 { true } else { false };
        let __temp_27799 = self.__reg_wait_counter_445 == 0x3u32;
        let __temp_27800 = if __temp_27799 { __temp_27798 } else { false };
        let __temp_27801 = self.__reg_state_446 == 0x2u32;
        let __temp_27802 = if __temp_27801 { __temp_27800 } else { false };
        let __temp_27803 = self.__reg_state_446 == 0x1u32;
        let __temp_27804 = if __temp_27803 { false } else { __temp_27802 };
        let __temp_27805 = self.__reg_state_446 == 0x0u32;
        let __temp_27806 = if __temp_27805 { false } else { __temp_27804 };
        let __temp_27807 = self.__reg_tick_counter_448 == 0x35u32;
        let __temp_27808 = if __temp_27807 { __temp_27806 } else { false };
        self.__reg_data_valid_449_next = __temp_27808;
        let __temp_27809 = self.__reg_bus_write_data_1 as u128;
        let __temp_27810 = __temp_27809 << 0x60u32;
        let __temp_27811 = __temp_27810 | 0x0u128;
        let __temp_27812 = 0x0u32 as u64;
        let __temp_27813 = self.__reg_bus_write_data_1 as u64;
        let __temp_27814 = __temp_27812 << 0x20u32;
        let __temp_27815 = __temp_27814 | __temp_27813;
        let __temp_27816 = __temp_27815 as u128;
        let __temp_27817 = 0x0u64 as u128;
        let __temp_27818 = __temp_27816 << 0x40u32;
        let __temp_27819 = __temp_27818 | __temp_27817;
        let __temp_27820 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27821 = __temp_27820 & 0x3fffffffu32;
        let __temp_27822 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27823 = __temp_27822 & 0x3fffffffu32;
        let __temp_27824 = self.__reg_state_7 == 0x3u32;
        let __temp_27825 = __temp_27824 & self.__reg_bus_enable_6;
        let __temp_27826 = if __temp_27825 { __temp_27823 } else { __temp_27821 };
        let __temp_27827 = __temp_27826 & 0x3u32;
        let __temp_27828 = __temp_27827 == 0x2u32;
        let __temp_27829 = if __temp_27828 { __temp_27819 } else { __temp_27811 };
        let __temp_27830 = 0x0u64 as u128;
        let __temp_27831 = self.__reg_bus_write_data_1 as u128;
        let __temp_27832 = __temp_27830 << 0x20u32;
        let __temp_27833 = __temp_27832 | __temp_27831;
        let __temp_27834 = 0x0u32 as u128;
        let __temp_27835 = __temp_27833 << 0x20u32;
        let __temp_27836 = __temp_27835 | __temp_27834;
        let __temp_27837 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27838 = __temp_27837 & 0x3fffffffu32;
        let __temp_27839 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27840 = __temp_27839 & 0x3fffffffu32;
        let __temp_27841 = self.__reg_state_7 == 0x3u32;
        let __temp_27842 = __temp_27841 & self.__reg_bus_enable_6;
        let __temp_27843 = if __temp_27842 { __temp_27840 } else { __temp_27838 };
        let __temp_27844 = __temp_27843 & 0x3u32;
        let __temp_27845 = __temp_27844 == 0x1u32;
        let __temp_27846 = if __temp_27845 { __temp_27836 } else { __temp_27829 };
        let __temp_27847 = self.__reg_bus_write_data_1 as u128;
        let __temp_27848 = 0x0u128 << 0x20u32;
        let __temp_27849 = __temp_27848 | __temp_27847;
        let __temp_27850 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27851 = __temp_27850 & 0x3fffffffu32;
        let __temp_27852 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27853 = __temp_27852 & 0x3fffffffu32;
        let __temp_27854 = self.__reg_state_7 == 0x3u32;
        let __temp_27855 = __temp_27854 & self.__reg_bus_enable_6;
        let __temp_27856 = if __temp_27855 { __temp_27853 } else { __temp_27851 };
        let __temp_27857 = __temp_27856 & 0x3u32;
        let __temp_27858 = __temp_27857 == 0x0u32;
        let __temp_27859 = if __temp_27858 { __temp_27849 } else { __temp_27846 };
        let __temp_27860 = __temp_27859 as u32;
        let __temp_27861 = __temp_27860 & 0xffffffu32;
        let __temp_27862 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27863 = __temp_27862 & 0x3fffffffu32;
        let __temp_27864 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27865 = __temp_27864 & 0x3fffffffu32;
        let __temp_27866 = self.__reg_state_7 == 0x3u32;
        let __temp_27867 = __temp_27866 & self.__reg_bus_enable_6;
        let __temp_27868 = if __temp_27867 { __temp_27865 } else { __temp_27863 };
        let __temp_27869 = __temp_27868 >> 0x2u32;
        let __temp_27870 = __temp_27869 & 0xfffffffu32;
        let __temp_27871 = __temp_27870 & 0xffffffu32;
        let __temp_27872 = __temp_27871 & 0xfffffu32;
        let __temp_27873 = __temp_27872 & 0x3fu32;
        let __temp_27874 = __temp_27873 == 0x14u32;
        let __temp_27875 = self.__reg_state_7 == 0x3u32;
        let __temp_27876 = __temp_27875 & self.__reg_bus_enable_6;
        let __temp_27877 = __temp_27876 & self.__reg_bus_write_5;
        let __temp_27878 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27879 = __temp_27878 & 0x3fffffffu32;
        let __temp_27880 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27881 = __temp_27880 & 0x3fffffffu32;
        let __temp_27882 = self.__reg_state_7 == 0x3u32;
        let __temp_27883 = __temp_27882 & self.__reg_bus_enable_6;
        let __temp_27884 = if __temp_27883 { __temp_27881 } else { __temp_27879 };
        let __temp_27885 = __temp_27884 >> 0x2u32;
        let __temp_27886 = __temp_27885 & 0xfffffffu32;
        let __temp_27887 = __temp_27886 & 0xffffffu32;
        let __temp_27888 = __temp_27887 >> 0x14u32;
        let __temp_27889 = __temp_27888 & 0xfu32;
        let __temp_27890 = __temp_27889 == 0x4u32;
        let __temp_27891 = self.__reg_count_12 >> 0x5u32;
        let __temp_27892 = __temp_27891 & 0x1u32;
        let __temp_27893 = __temp_27892 != 0x0u32;
        let __temp_27894 = !__temp_27893;
        let __temp_27895 = !false;
        let __temp_27896 = __temp_27895 & __temp_27894;
        let __temp_27897 = self.__reg_state_7 == 0x3u32;
        let __temp_27898 = __temp_27897 & self.__reg_bus_enable_6;
        let __temp_27899 = __temp_27898 & self.__reg_bus_write_5;
        let __temp_27900 = __temp_27899 | __temp_27896;
        let __temp_27901 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27902 = __temp_27901 & 0x3fffffffu32;
        let __temp_27903 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27904 = __temp_27903 & 0x3fffffffu32;
        let __temp_27905 = self.__reg_state_7 == 0x3u32;
        let __temp_27906 = __temp_27905 & self.__reg_bus_enable_6;
        let __temp_27907 = if __temp_27906 { __temp_27904 } else { __temp_27902 };
        let __temp_27908 = __temp_27907 >> 0x2u32;
        let __temp_27909 = __temp_27908 & 0xfffffffu32;
        let __temp_27910 = __temp_27909 >> 0x18u32;
        let __temp_27911 = __temp_27910 & 0xfu32;
        let __temp_27912 = __temp_27911 == 0x0u32;
        let __temp_27913 = self.__reg_count_15 >> 0x5u32;
        let __temp_27914 = __temp_27913 & 0x1u32;
        let __temp_27915 = __temp_27914 != 0x0u32;
        let __temp_27916 = !__temp_27915;
        let __temp_27917 = !false;
        let __temp_27918 = __temp_27917 & __temp_27916;
        let __temp_27919 = self.__reg_state_7 == 0x3u32;
        let __temp_27920 = __temp_27919 & self.__reg_bus_enable_6;
        let __temp_27921 = __temp_27920 & self.__reg_bus_write_5;
        let __temp_27922 = __temp_27921 | __temp_27918;
        let __temp_27923 = self.__reg_state_7 == 0x3u32;
        let __temp_27924 = __temp_27923 & self.__reg_bus_enable_6;
        let __temp_27925 = self.__reg_state_7 == 0x0u32;
        let __temp_27926 = __temp_27925 | __temp_27924;
        let __temp_27927 = __temp_27926 & __temp_27922;
        let __temp_27928 = __temp_27927 & __temp_27912;
        let __temp_27929 = __temp_27928 & __temp_27900;
        let __temp_27930 = __temp_27929 & __temp_27890;
        let __temp_27931 = __temp_27930 & __temp_27877;
        let __temp_27932 = __temp_27931 & __temp_27874;
        let __temp_27933 = if __temp_27932 { __temp_27861 } else { self.__reg_b_dx_324 };
        self.__reg_b_dx_324_next = __temp_27933;
        self.__reg_stage_6_r_370_next = self.__reg_stage_5_r_371;
        let __temp_27934 = self.__reg_mem_write_addr_430.wrapping_add(0x1u32);
        let __temp_27935 = __temp_27934 & 0x1fu32;
        let __temp_27936 = if __temp_6957 { __temp_27935 } else { self.__reg_mem_write_addr_430 };
        self.__reg_mem_write_addr_430_next = __temp_27936;
        self.__reg_stage_9_a_283_next = self.__reg_stage_8_a_284;
        let __temp_27937 = self.__reg_bit_counter_426 == 0x7u32;
        let __temp_27938 = if __temp_27937 { 0x3u32 } else { self.__reg_state_425 };
        let __temp_27939 = self.__reg_state_425 == 0x2u32;
        let __temp_27940 = if __temp_27939 { __temp_27938 } else { 0x0u32 };
        let __temp_27941 = self.__reg_state_425 == 0x1u32;
        let __temp_27942 = if __temp_27941 { 0x2u32 } else { __temp_27940 };
        let __temp_27943 = self.__reg_tick_counter_427 == 0xd8u32;
        let __temp_27944 = if __temp_27943 { __temp_27942 } else { self.__reg_state_425 };
        let __temp_27945 = self.__reg_state_7 == 0x3u32;
        let __temp_27946 = __temp_27945 & self.__reg_bus_enable_6;
        let __temp_27947 = __temp_27946 & self.__reg_bus_write_5;
        let __temp_27948 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27949 = __temp_27948 & 0x3fffffffu32;
        let __temp_27950 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27951 = __temp_27950 & 0x3fffffffu32;
        let __temp_27952 = self.__reg_state_7 == 0x3u32;
        let __temp_27953 = __temp_27952 & self.__reg_bus_enable_6;
        let __temp_27954 = if __temp_27953 { __temp_27951 } else { __temp_27949 };
        let __temp_27955 = __temp_27954 >> 0x2u32;
        let __temp_27956 = __temp_27955 & 0xfffffffu32;
        let __temp_27957 = __temp_27956 & 0xffffffu32;
        let __temp_27958 = __temp_27957 >> 0x14u32;
        let __temp_27959 = __temp_27958 & 0xfu32;
        let __temp_27960 = __temp_27959 == 0x3u32;
        let __temp_27961 = self.__reg_count_12 >> 0x5u32;
        let __temp_27962 = __temp_27961 & 0x1u32;
        let __temp_27963 = __temp_27962 != 0x0u32;
        let __temp_27964 = !__temp_27963;
        let __temp_27965 = !false;
        let __temp_27966 = __temp_27965 & __temp_27964;
        let __temp_27967 = self.__reg_state_7 == 0x3u32;
        let __temp_27968 = __temp_27967 & self.__reg_bus_enable_6;
        let __temp_27969 = __temp_27968 & self.__reg_bus_write_5;
        let __temp_27970 = __temp_27969 | __temp_27966;
        let __temp_27971 = self.__reg_pc_13 >> 0x2u32;
        let __temp_27972 = __temp_27971 & 0x3fffffffu32;
        let __temp_27973 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_27974 = __temp_27973 & 0x3fffffffu32;
        let __temp_27975 = self.__reg_state_7 == 0x3u32;
        let __temp_27976 = __temp_27975 & self.__reg_bus_enable_6;
        let __temp_27977 = if __temp_27976 { __temp_27974 } else { __temp_27972 };
        let __temp_27978 = __temp_27977 >> 0x2u32;
        let __temp_27979 = __temp_27978 & 0xfffffffu32;
        let __temp_27980 = __temp_27979 >> 0x18u32;
        let __temp_27981 = __temp_27980 & 0xfu32;
        let __temp_27982 = __temp_27981 == 0x0u32;
        let __temp_27983 = self.__reg_count_15 >> 0x5u32;
        let __temp_27984 = __temp_27983 & 0x1u32;
        let __temp_27985 = __temp_27984 != 0x0u32;
        let __temp_27986 = !__temp_27985;
        let __temp_27987 = !false;
        let __temp_27988 = __temp_27987 & __temp_27986;
        let __temp_27989 = self.__reg_state_7 == 0x3u32;
        let __temp_27990 = __temp_27989 & self.__reg_bus_enable_6;
        let __temp_27991 = __temp_27990 & self.__reg_bus_write_5;
        let __temp_27992 = __temp_27991 | __temp_27988;
        let __temp_27993 = self.__reg_state_7 == 0x3u32;
        let __temp_27994 = __temp_27993 & self.__reg_bus_enable_6;
        let __temp_27995 = self.__reg_state_7 == 0x0u32;
        let __temp_27996 = __temp_27995 | __temp_27994;
        let __temp_27997 = __temp_27996 & __temp_27992;
        let __temp_27998 = __temp_27997 & __temp_27982;
        let __temp_27999 = __temp_27998 & __temp_27970;
        let __temp_28000 = __temp_27999 & __temp_27960;
        let __temp_28001 = __temp_28000 & __temp_27947;
        let __temp_28002 = if __temp_28001 { 0x1u32 } else { self.__reg_state_425 };
        let __temp_28003 = self.__reg_state_425 == 0x0u32;
        let __temp_28004 = if __temp_28003 { __temp_28002 } else { __temp_27944 };
        self.__reg_state_425_next = __temp_28004;
        let __temp_28005 = self.__reg_refinement_stage_1_e_211 as u64;
        let __temp_28006 = self.__reg_refinement_stage_1_e_211 as u64;
        let __temp_28007 = __temp_28005 * __temp_28006;
        let __temp_28008 = __temp_28007 >> 0x20u32;
        let __temp_28009 = __temp_28008 as u32;
        self.__reg_refinement_stage_1_buffer_0_e_218_next = __temp_28009;
        self.__reg_stage_9_r_367_next = self.__reg_stage_8_r_368;
        let __temp_28010 = self.__reg_bus_write_data_1 as u128;
        let __temp_28011 = __temp_28010 << 0x60u32;
        let __temp_28012 = __temp_28011 | 0x0u128;
        let __temp_28013 = 0x0u32 as u64;
        let __temp_28014 = self.__reg_bus_write_data_1 as u64;
        let __temp_28015 = __temp_28013 << 0x20u32;
        let __temp_28016 = __temp_28015 | __temp_28014;
        let __temp_28017 = __temp_28016 as u128;
        let __temp_28018 = 0x0u64 as u128;
        let __temp_28019 = __temp_28017 << 0x40u32;
        let __temp_28020 = __temp_28019 | __temp_28018;
        let __temp_28021 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28022 = __temp_28021 & 0x3fffffffu32;
        let __temp_28023 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28024 = __temp_28023 & 0x3fffffffu32;
        let __temp_28025 = self.__reg_state_7 == 0x3u32;
        let __temp_28026 = __temp_28025 & self.__reg_bus_enable_6;
        let __temp_28027 = if __temp_28026 { __temp_28024 } else { __temp_28022 };
        let __temp_28028 = __temp_28027 & 0x3u32;
        let __temp_28029 = __temp_28028 == 0x2u32;
        let __temp_28030 = if __temp_28029 { __temp_28020 } else { __temp_28012 };
        let __temp_28031 = 0x0u64 as u128;
        let __temp_28032 = self.__reg_bus_write_data_1 as u128;
        let __temp_28033 = __temp_28031 << 0x20u32;
        let __temp_28034 = __temp_28033 | __temp_28032;
        let __temp_28035 = 0x0u32 as u128;
        let __temp_28036 = __temp_28034 << 0x20u32;
        let __temp_28037 = __temp_28036 | __temp_28035;
        let __temp_28038 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28039 = __temp_28038 & 0x3fffffffu32;
        let __temp_28040 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28041 = __temp_28040 & 0x3fffffffu32;
        let __temp_28042 = self.__reg_state_7 == 0x3u32;
        let __temp_28043 = __temp_28042 & self.__reg_bus_enable_6;
        let __temp_28044 = if __temp_28043 { __temp_28041 } else { __temp_28039 };
        let __temp_28045 = __temp_28044 & 0x3u32;
        let __temp_28046 = __temp_28045 == 0x1u32;
        let __temp_28047 = if __temp_28046 { __temp_28037 } else { __temp_28030 };
        let __temp_28048 = self.__reg_bus_write_data_1 as u128;
        let __temp_28049 = 0x0u128 << 0x20u32;
        let __temp_28050 = __temp_28049 | __temp_28048;
        let __temp_28051 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28052 = __temp_28051 & 0x3fffffffu32;
        let __temp_28053 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28054 = __temp_28053 & 0x3fffffffu32;
        let __temp_28055 = self.__reg_state_7 == 0x3u32;
        let __temp_28056 = __temp_28055 & self.__reg_bus_enable_6;
        let __temp_28057 = if __temp_28056 { __temp_28054 } else { __temp_28052 };
        let __temp_28058 = __temp_28057 & 0x3u32;
        let __temp_28059 = __temp_28058 == 0x0u32;
        let __temp_28060 = if __temp_28059 { __temp_28050 } else { __temp_28047 };
        let __temp_28061 = __temp_28060 as u32;
        let __temp_28062 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28063 = __temp_28062 & 0x3fffffffu32;
        let __temp_28064 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28065 = __temp_28064 & 0x3fffffffu32;
        let __temp_28066 = self.__reg_state_7 == 0x3u32;
        let __temp_28067 = __temp_28066 & self.__reg_bus_enable_6;
        let __temp_28068 = if __temp_28067 { __temp_28065 } else { __temp_28063 };
        let __temp_28069 = __temp_28068 >> 0x2u32;
        let __temp_28070 = __temp_28069 & 0xfffffffu32;
        let __temp_28071 = __temp_28070 & 0xffffffu32;
        let __temp_28072 = __temp_28071 & 0xfffffu32;
        let __temp_28073 = __temp_28072 & 0x3fu32;
        let __temp_28074 = __temp_28073 == 0x1bu32;
        let __temp_28075 = self.__reg_state_7 == 0x3u32;
        let __temp_28076 = __temp_28075 & self.__reg_bus_enable_6;
        let __temp_28077 = __temp_28076 & self.__reg_bus_write_5;
        let __temp_28078 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28079 = __temp_28078 & 0x3fffffffu32;
        let __temp_28080 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28081 = __temp_28080 & 0x3fffffffu32;
        let __temp_28082 = self.__reg_state_7 == 0x3u32;
        let __temp_28083 = __temp_28082 & self.__reg_bus_enable_6;
        let __temp_28084 = if __temp_28083 { __temp_28081 } else { __temp_28079 };
        let __temp_28085 = __temp_28084 >> 0x2u32;
        let __temp_28086 = __temp_28085 & 0xfffffffu32;
        let __temp_28087 = __temp_28086 & 0xffffffu32;
        let __temp_28088 = __temp_28087 >> 0x14u32;
        let __temp_28089 = __temp_28088 & 0xfu32;
        let __temp_28090 = __temp_28089 == 0x4u32;
        let __temp_28091 = self.__reg_count_12 >> 0x5u32;
        let __temp_28092 = __temp_28091 & 0x1u32;
        let __temp_28093 = __temp_28092 != 0x0u32;
        let __temp_28094 = !__temp_28093;
        let __temp_28095 = !false;
        let __temp_28096 = __temp_28095 & __temp_28094;
        let __temp_28097 = self.__reg_state_7 == 0x3u32;
        let __temp_28098 = __temp_28097 & self.__reg_bus_enable_6;
        let __temp_28099 = __temp_28098 & self.__reg_bus_write_5;
        let __temp_28100 = __temp_28099 | __temp_28096;
        let __temp_28101 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28102 = __temp_28101 & 0x3fffffffu32;
        let __temp_28103 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28104 = __temp_28103 & 0x3fffffffu32;
        let __temp_28105 = self.__reg_state_7 == 0x3u32;
        let __temp_28106 = __temp_28105 & self.__reg_bus_enable_6;
        let __temp_28107 = if __temp_28106 { __temp_28104 } else { __temp_28102 };
        let __temp_28108 = __temp_28107 >> 0x2u32;
        let __temp_28109 = __temp_28108 & 0xfffffffu32;
        let __temp_28110 = __temp_28109 >> 0x18u32;
        let __temp_28111 = __temp_28110 & 0xfu32;
        let __temp_28112 = __temp_28111 == 0x0u32;
        let __temp_28113 = self.__reg_count_15 >> 0x5u32;
        let __temp_28114 = __temp_28113 & 0x1u32;
        let __temp_28115 = __temp_28114 != 0x0u32;
        let __temp_28116 = !__temp_28115;
        let __temp_28117 = !false;
        let __temp_28118 = __temp_28117 & __temp_28116;
        let __temp_28119 = self.__reg_state_7 == 0x3u32;
        let __temp_28120 = __temp_28119 & self.__reg_bus_enable_6;
        let __temp_28121 = __temp_28120 & self.__reg_bus_write_5;
        let __temp_28122 = __temp_28121 | __temp_28118;
        let __temp_28123 = self.__reg_state_7 == 0x3u32;
        let __temp_28124 = __temp_28123 & self.__reg_bus_enable_6;
        let __temp_28125 = self.__reg_state_7 == 0x0u32;
        let __temp_28126 = __temp_28125 | __temp_28124;
        let __temp_28127 = __temp_28126 & __temp_28122;
        let __temp_28128 = __temp_28127 & __temp_28112;
        let __temp_28129 = __temp_28128 & __temp_28100;
        let __temp_28130 = __temp_28129 & __temp_28090;
        let __temp_28131 = __temp_28130 & __temp_28077;
        let __temp_28132 = __temp_28131 & __temp_28074;
        let __temp_28133 = if __temp_28132 { __temp_28061 } else { self.__reg_w_inverse_dy_190 };
        self.__reg_w_inverse_dy_190_next = __temp_28133;
        let __temp_28134 = self.__reg_count_11 == 0x0u32;
        let __temp_28135 = !__temp_28134;
        let __temp_28136 = self.__reg_count_23 == 0x0u32;
        let __temp_28137 = !__temp_28136;
        let __temp_28138 = __temp_26510 == 0x6u32;
        let __temp_28139 = if __temp_28138 { __temp_28137 } else { __temp_28135 };
        let __temp_28140 = self.__reg_count_26 == 0x0u32;
        let __temp_28141 = !__temp_28140;
        let __temp_28142 = __temp_26510 == 0x5u32;
        let __temp_28143 = if __temp_28142 { __temp_28141 } else { __temp_28139 };
        let __temp_28144 = self.__reg_count_28 == 0x0u32;
        let __temp_28145 = !__temp_28144;
        let __temp_28146 = __temp_26510 == 0x4u32;
        let __temp_28147 = if __temp_28146 { __temp_28145 } else { __temp_28143 };
        let __temp_28148 = self.__reg_count_30 == 0x0u32;
        let __temp_28149 = !__temp_28148;
        let __temp_28150 = __temp_26510 == 0x3u32;
        let __temp_28151 = if __temp_28150 { __temp_28149 } else { __temp_28147 };
        let __temp_28152 = self.__reg_count_32 == 0x0u32;
        let __temp_28153 = !__temp_28152;
        let __temp_28154 = __temp_26510 == 0x2u32;
        let __temp_28155 = if __temp_28154 { __temp_28153 } else { __temp_28151 };
        let __temp_28156 = self.__reg_count_34 == 0x0u32;
        let __temp_28157 = !__temp_28156;
        let __temp_28158 = __temp_26510 == 0x1u32;
        let __temp_28159 = if __temp_28158 { __temp_28157 } else { __temp_28155 };
        let __temp_28160 = self.__reg_count_36 == 0x0u32;
        let __temp_28161 = !__temp_28160;
        let __temp_28162 = __temp_26510 == 0x0u32;
        let __temp_28163 = if __temp_28162 { __temp_28161 } else { __temp_28159 };
        let __temp_28164 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_28165 = !false;
        let __temp_28166 = __temp_28165 & __temp_28164;
        let __temp_28167 = __temp_28166 & __temp_28163;
        let __temp_28168 = !__temp_28167;
        let __temp_28169 = self.__reg_replica_fifo_read_data_valid_21 & __temp_28168;
        let __temp_28170 = if __temp_28169 { self.mem_2_read_port_0_value } else { self.__reg_data_buf_25 };
        self.__reg_data_buf_25_next = __temp_28170;
        self.__reg_refinement_stage_1_buffer_1_e_217_next = self.__reg_refinement_stage_1_buffer_0_e_218;
        self.__reg_stage_20_a_383_next = self.__reg_stage_19_a_167;
        let __temp_28171 = self.__reg_bus_write_data_1 as u128;
        let __temp_28172 = __temp_28171 << 0x60u32;
        let __temp_28173 = __temp_28172 | 0x0u128;
        let __temp_28174 = 0x0u32 as u64;
        let __temp_28175 = self.__reg_bus_write_data_1 as u64;
        let __temp_28176 = __temp_28174 << 0x20u32;
        let __temp_28177 = __temp_28176 | __temp_28175;
        let __temp_28178 = __temp_28177 as u128;
        let __temp_28179 = 0x0u64 as u128;
        let __temp_28180 = __temp_28178 << 0x40u32;
        let __temp_28181 = __temp_28180 | __temp_28179;
        let __temp_28182 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28183 = __temp_28182 & 0x3fffffffu32;
        let __temp_28184 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28185 = __temp_28184 & 0x3fffffffu32;
        let __temp_28186 = self.__reg_state_7 == 0x3u32;
        let __temp_28187 = __temp_28186 & self.__reg_bus_enable_6;
        let __temp_28188 = if __temp_28187 { __temp_28185 } else { __temp_28183 };
        let __temp_28189 = __temp_28188 & 0x3u32;
        let __temp_28190 = __temp_28189 == 0x2u32;
        let __temp_28191 = if __temp_28190 { __temp_28181 } else { __temp_28173 };
        let __temp_28192 = 0x0u64 as u128;
        let __temp_28193 = self.__reg_bus_write_data_1 as u128;
        let __temp_28194 = __temp_28192 << 0x20u32;
        let __temp_28195 = __temp_28194 | __temp_28193;
        let __temp_28196 = 0x0u32 as u128;
        let __temp_28197 = __temp_28195 << 0x20u32;
        let __temp_28198 = __temp_28197 | __temp_28196;
        let __temp_28199 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28200 = __temp_28199 & 0x3fffffffu32;
        let __temp_28201 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28202 = __temp_28201 & 0x3fffffffu32;
        let __temp_28203 = self.__reg_state_7 == 0x3u32;
        let __temp_28204 = __temp_28203 & self.__reg_bus_enable_6;
        let __temp_28205 = if __temp_28204 { __temp_28202 } else { __temp_28200 };
        let __temp_28206 = __temp_28205 & 0x3u32;
        let __temp_28207 = __temp_28206 == 0x1u32;
        let __temp_28208 = if __temp_28207 { __temp_28198 } else { __temp_28191 };
        let __temp_28209 = self.__reg_bus_write_data_1 as u128;
        let __temp_28210 = 0x0u128 << 0x20u32;
        let __temp_28211 = __temp_28210 | __temp_28209;
        let __temp_28212 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28213 = __temp_28212 & 0x3fffffffu32;
        let __temp_28214 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28215 = __temp_28214 & 0x3fffffffu32;
        let __temp_28216 = self.__reg_state_7 == 0x3u32;
        let __temp_28217 = __temp_28216 & self.__reg_bus_enable_6;
        let __temp_28218 = if __temp_28217 { __temp_28215 } else { __temp_28213 };
        let __temp_28219 = __temp_28218 & 0x3u32;
        let __temp_28220 = __temp_28219 == 0x0u32;
        let __temp_28221 = if __temp_28220 { __temp_28211 } else { __temp_28208 };
        let __temp_28222 = __temp_28221 as u32;
        let __temp_28223 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28224 = __temp_28223 & 0x3fffffffu32;
        let __temp_28225 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28226 = __temp_28225 & 0x3fffffffu32;
        let __temp_28227 = self.__reg_state_7 == 0x3u32;
        let __temp_28228 = __temp_28227 & self.__reg_bus_enable_6;
        let __temp_28229 = if __temp_28228 { __temp_28226 } else { __temp_28224 };
        let __temp_28230 = __temp_28229 >> 0x2u32;
        let __temp_28231 = __temp_28230 & 0xfffffffu32;
        let __temp_28232 = __temp_28231 & 0xffffffu32;
        let __temp_28233 = __temp_28232 & 0xfffffu32;
        let __temp_28234 = __temp_28233 & 0x3fu32;
        let __temp_28235 = __temp_28234 == 0x1du32;
        let __temp_28236 = self.__reg_state_7 == 0x3u32;
        let __temp_28237 = __temp_28236 & self.__reg_bus_enable_6;
        let __temp_28238 = __temp_28237 & self.__reg_bus_write_5;
        let __temp_28239 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28240 = __temp_28239 & 0x3fffffffu32;
        let __temp_28241 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28242 = __temp_28241 & 0x3fffffffu32;
        let __temp_28243 = self.__reg_state_7 == 0x3u32;
        let __temp_28244 = __temp_28243 & self.__reg_bus_enable_6;
        let __temp_28245 = if __temp_28244 { __temp_28242 } else { __temp_28240 };
        let __temp_28246 = __temp_28245 >> 0x2u32;
        let __temp_28247 = __temp_28246 & 0xfffffffu32;
        let __temp_28248 = __temp_28247 & 0xffffffu32;
        let __temp_28249 = __temp_28248 >> 0x14u32;
        let __temp_28250 = __temp_28249 & 0xfu32;
        let __temp_28251 = __temp_28250 == 0x4u32;
        let __temp_28252 = self.__reg_count_12 >> 0x5u32;
        let __temp_28253 = __temp_28252 & 0x1u32;
        let __temp_28254 = __temp_28253 != 0x0u32;
        let __temp_28255 = !__temp_28254;
        let __temp_28256 = !false;
        let __temp_28257 = __temp_28256 & __temp_28255;
        let __temp_28258 = self.__reg_state_7 == 0x3u32;
        let __temp_28259 = __temp_28258 & self.__reg_bus_enable_6;
        let __temp_28260 = __temp_28259 & self.__reg_bus_write_5;
        let __temp_28261 = __temp_28260 | __temp_28257;
        let __temp_28262 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28263 = __temp_28262 & 0x3fffffffu32;
        let __temp_28264 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28265 = __temp_28264 & 0x3fffffffu32;
        let __temp_28266 = self.__reg_state_7 == 0x3u32;
        let __temp_28267 = __temp_28266 & self.__reg_bus_enable_6;
        let __temp_28268 = if __temp_28267 { __temp_28265 } else { __temp_28263 };
        let __temp_28269 = __temp_28268 >> 0x2u32;
        let __temp_28270 = __temp_28269 & 0xfffffffu32;
        let __temp_28271 = __temp_28270 >> 0x18u32;
        let __temp_28272 = __temp_28271 & 0xfu32;
        let __temp_28273 = __temp_28272 == 0x0u32;
        let __temp_28274 = self.__reg_count_15 >> 0x5u32;
        let __temp_28275 = __temp_28274 & 0x1u32;
        let __temp_28276 = __temp_28275 != 0x0u32;
        let __temp_28277 = !__temp_28276;
        let __temp_28278 = !false;
        let __temp_28279 = __temp_28278 & __temp_28277;
        let __temp_28280 = self.__reg_state_7 == 0x3u32;
        let __temp_28281 = __temp_28280 & self.__reg_bus_enable_6;
        let __temp_28282 = __temp_28281 & self.__reg_bus_write_5;
        let __temp_28283 = __temp_28282 | __temp_28279;
        let __temp_28284 = self.__reg_state_7 == 0x3u32;
        let __temp_28285 = __temp_28284 & self.__reg_bus_enable_6;
        let __temp_28286 = self.__reg_state_7 == 0x0u32;
        let __temp_28287 = __temp_28286 | __temp_28285;
        let __temp_28288 = __temp_28287 & __temp_28283;
        let __temp_28289 = __temp_28288 & __temp_28273;
        let __temp_28290 = __temp_28289 & __temp_28261;
        let __temp_28291 = __temp_28290 & __temp_28251;
        let __temp_28292 = __temp_28291 & __temp_28238;
        let __temp_28293 = __temp_28292 & __temp_28235;
        let __temp_28294 = if __temp_28293 { __temp_28222 } else { self.__reg_z_dx_93 };
        self.__reg_z_dx_93_next = __temp_28294;
        let __temp_28295 = self.__reg_w_inverse_186 & 0x1u32;
        let __temp_28296 = __temp_28295 != 0x0u32;
        let __temp_28297 = if __temp_28296 { 0x1fu32 } else { 0x0u32 };
        let __temp_28298 = self.__reg_w_inverse_186 >> 0x1u32;
        let __temp_28299 = __temp_28298 & 0x1u32;
        let __temp_28300 = __temp_28299 != 0x0u32;
        let __temp_28301 = if __temp_28300 { 0x1eu32 } else { __temp_28297 };
        let __temp_28302 = self.__reg_w_inverse_186 >> 0x2u32;
        let __temp_28303 = __temp_28302 & 0x1u32;
        let __temp_28304 = __temp_28303 != 0x0u32;
        let __temp_28305 = if __temp_28304 { 0x1du32 } else { __temp_28301 };
        let __temp_28306 = self.__reg_w_inverse_186 >> 0x3u32;
        let __temp_28307 = __temp_28306 & 0x1u32;
        let __temp_28308 = __temp_28307 != 0x0u32;
        let __temp_28309 = if __temp_28308 { 0x1cu32 } else { __temp_28305 };
        let __temp_28310 = self.__reg_w_inverse_186 >> 0x4u32;
        let __temp_28311 = __temp_28310 & 0x1u32;
        let __temp_28312 = __temp_28311 != 0x0u32;
        let __temp_28313 = if __temp_28312 { 0x1bu32 } else { __temp_28309 };
        let __temp_28314 = self.__reg_w_inverse_186 >> 0x5u32;
        let __temp_28315 = __temp_28314 & 0x1u32;
        let __temp_28316 = __temp_28315 != 0x0u32;
        let __temp_28317 = if __temp_28316 { 0x1au32 } else { __temp_28313 };
        let __temp_28318 = self.__reg_w_inverse_186 >> 0x6u32;
        let __temp_28319 = __temp_28318 & 0x1u32;
        let __temp_28320 = __temp_28319 != 0x0u32;
        let __temp_28321 = if __temp_28320 { 0x19u32 } else { __temp_28317 };
        let __temp_28322 = self.__reg_w_inverse_186 >> 0x7u32;
        let __temp_28323 = __temp_28322 & 0x1u32;
        let __temp_28324 = __temp_28323 != 0x0u32;
        let __temp_28325 = if __temp_28324 { 0x18u32 } else { __temp_28321 };
        let __temp_28326 = self.__reg_w_inverse_186 >> 0x8u32;
        let __temp_28327 = __temp_28326 & 0x1u32;
        let __temp_28328 = __temp_28327 != 0x0u32;
        let __temp_28329 = if __temp_28328 { 0x17u32 } else { __temp_28325 };
        let __temp_28330 = self.__reg_w_inverse_186 >> 0x9u32;
        let __temp_28331 = __temp_28330 & 0x1u32;
        let __temp_28332 = __temp_28331 != 0x0u32;
        let __temp_28333 = if __temp_28332 { 0x16u32 } else { __temp_28329 };
        let __temp_28334 = self.__reg_w_inverse_186 >> 0xau32;
        let __temp_28335 = __temp_28334 & 0x1u32;
        let __temp_28336 = __temp_28335 != 0x0u32;
        let __temp_28337 = if __temp_28336 { 0x15u32 } else { __temp_28333 };
        let __temp_28338 = self.__reg_w_inverse_186 >> 0xbu32;
        let __temp_28339 = __temp_28338 & 0x1u32;
        let __temp_28340 = __temp_28339 != 0x0u32;
        let __temp_28341 = if __temp_28340 { 0x14u32 } else { __temp_28337 };
        let __temp_28342 = self.__reg_w_inverse_186 >> 0xcu32;
        let __temp_28343 = __temp_28342 & 0x1u32;
        let __temp_28344 = __temp_28343 != 0x0u32;
        let __temp_28345 = if __temp_28344 { 0x13u32 } else { __temp_28341 };
        let __temp_28346 = self.__reg_w_inverse_186 >> 0xdu32;
        let __temp_28347 = __temp_28346 & 0x1u32;
        let __temp_28348 = __temp_28347 != 0x0u32;
        let __temp_28349 = if __temp_28348 { 0x12u32 } else { __temp_28345 };
        let __temp_28350 = self.__reg_w_inverse_186 >> 0xeu32;
        let __temp_28351 = __temp_28350 & 0x1u32;
        let __temp_28352 = __temp_28351 != 0x0u32;
        let __temp_28353 = if __temp_28352 { 0x11u32 } else { __temp_28349 };
        let __temp_28354 = self.__reg_w_inverse_186 >> 0xfu32;
        let __temp_28355 = __temp_28354 & 0x1u32;
        let __temp_28356 = __temp_28355 != 0x0u32;
        let __temp_28357 = if __temp_28356 { 0x10u32 } else { __temp_28353 };
        let __temp_28358 = self.__reg_w_inverse_186 >> 0x10u32;
        let __temp_28359 = __temp_28358 & 0x1u32;
        let __temp_28360 = __temp_28359 != 0x0u32;
        let __temp_28361 = if __temp_28360 { 0xfu32 } else { __temp_28357 };
        let __temp_28362 = self.__reg_w_inverse_186 >> 0x11u32;
        let __temp_28363 = __temp_28362 & 0x1u32;
        let __temp_28364 = __temp_28363 != 0x0u32;
        let __temp_28365 = if __temp_28364 { 0xeu32 } else { __temp_28361 };
        let __temp_28366 = self.__reg_w_inverse_186 >> 0x12u32;
        let __temp_28367 = __temp_28366 & 0x1u32;
        let __temp_28368 = __temp_28367 != 0x0u32;
        let __temp_28369 = if __temp_28368 { 0xdu32 } else { __temp_28365 };
        let __temp_28370 = self.__reg_w_inverse_186 >> 0x13u32;
        let __temp_28371 = __temp_28370 & 0x1u32;
        let __temp_28372 = __temp_28371 != 0x0u32;
        let __temp_28373 = if __temp_28372 { 0xcu32 } else { __temp_28369 };
        let __temp_28374 = self.__reg_w_inverse_186 >> 0x14u32;
        let __temp_28375 = __temp_28374 & 0x1u32;
        let __temp_28376 = __temp_28375 != 0x0u32;
        let __temp_28377 = if __temp_28376 { 0xbu32 } else { __temp_28373 };
        let __temp_28378 = self.__reg_w_inverse_186 >> 0x15u32;
        let __temp_28379 = __temp_28378 & 0x1u32;
        let __temp_28380 = __temp_28379 != 0x0u32;
        let __temp_28381 = if __temp_28380 { 0xau32 } else { __temp_28377 };
        let __temp_28382 = self.__reg_w_inverse_186 >> 0x16u32;
        let __temp_28383 = __temp_28382 & 0x1u32;
        let __temp_28384 = __temp_28383 != 0x0u32;
        let __temp_28385 = if __temp_28384 { 0x9u32 } else { __temp_28381 };
        let __temp_28386 = self.__reg_w_inverse_186 >> 0x17u32;
        let __temp_28387 = __temp_28386 & 0x1u32;
        let __temp_28388 = __temp_28387 != 0x0u32;
        let __temp_28389 = if __temp_28388 { 0x8u32 } else { __temp_28385 };
        let __temp_28390 = self.__reg_w_inverse_186 >> 0x18u32;
        let __temp_28391 = __temp_28390 & 0x1u32;
        let __temp_28392 = __temp_28391 != 0x0u32;
        let __temp_28393 = if __temp_28392 { 0x7u32 } else { __temp_28389 };
        let __temp_28394 = self.__reg_w_inverse_186 >> 0x19u32;
        let __temp_28395 = __temp_28394 & 0x1u32;
        let __temp_28396 = __temp_28395 != 0x0u32;
        let __temp_28397 = if __temp_28396 { 0x6u32 } else { __temp_28393 };
        let __temp_28398 = self.__reg_w_inverse_186 >> 0x1au32;
        let __temp_28399 = __temp_28398 & 0x1u32;
        let __temp_28400 = __temp_28399 != 0x0u32;
        let __temp_28401 = if __temp_28400 { 0x5u32 } else { __temp_28397 };
        let __temp_28402 = self.__reg_w_inverse_186 >> 0x1bu32;
        let __temp_28403 = __temp_28402 & 0x1u32;
        let __temp_28404 = __temp_28403 != 0x0u32;
        let __temp_28405 = if __temp_28404 { 0x4u32 } else { __temp_28401 };
        let __temp_28406 = self.__reg_w_inverse_186 >> 0x1cu32;
        let __temp_28407 = __temp_28406 & 0x1u32;
        let __temp_28408 = __temp_28407 != 0x0u32;
        let __temp_28409 = if __temp_28408 { 0x3u32 } else { __temp_28405 };
        let __temp_28410 = self.__reg_w_inverse_186 >> 0x1du32;
        let __temp_28411 = __temp_28410 & 0x1u32;
        let __temp_28412 = __temp_28411 != 0x0u32;
        let __temp_28413 = if __temp_28412 { 0x2u32 } else { __temp_28409 };
        let __temp_28414 = self.__reg_w_inverse_186 >> 0x1eu32;
        let __temp_28415 = __temp_28414 & 0x1u32;
        let __temp_28416 = __temp_28415 != 0x0u32;
        let __temp_28417 = if __temp_28416 { 0x1u32 } else { __temp_28413 };
        let __temp_28418 = self.__reg_w_inverse_186.checked_shl(std::cmp::min(__temp_28417, 0xffffffffu32)).unwrap_or(0x0u32);
        let __temp_28419 = !__temp_28418;
        self.__reg_refinement_stage_0_e_208_next = __temp_28419;
        let __temp_28420 = self.__reg_count_34.wrapping_add(0x1u32);
        let __temp_28421 = __temp_28420 & 0x3fu32;
        let __temp_28422 = if __temp_11341 { __temp_28421 } else { self.__reg_count_34 };
        let __temp_28423 = self.__reg_count_34.wrapping_add(0x1u32);
        let __temp_28424 = __temp_28423 & 0x3fu32;
        let __temp_28425 = if __temp_11341 { __temp_28424 } else { self.__reg_count_34 };
        let __temp_28426 = __temp_28425.wrapping_sub(0x1u32);
        let __temp_28427 = __temp_28426 & 0x3fu32;
        let __temp_28428 = if __temp_11292 { __temp_28427 } else { __temp_28422 };
        self.__reg_count_34_next = __temp_28428;
        self.__reg_stage_3_z_88_next = self.__reg_stage_2_z_89;
        self.__reg_stage_15_b_307_next = self.__reg_stage_14_b_308;
        let __temp_28429 = self.__reg_bus_write_data_1 as u128;
        let __temp_28430 = __temp_28429 << 0x60u32;
        let __temp_28431 = __temp_28430 | 0x0u128;
        let __temp_28432 = 0x0u32 as u64;
        let __temp_28433 = self.__reg_bus_write_data_1 as u64;
        let __temp_28434 = __temp_28432 << 0x20u32;
        let __temp_28435 = __temp_28434 | __temp_28433;
        let __temp_28436 = __temp_28435 as u128;
        let __temp_28437 = 0x0u64 as u128;
        let __temp_28438 = __temp_28436 << 0x40u32;
        let __temp_28439 = __temp_28438 | __temp_28437;
        let __temp_28440 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28441 = __temp_28440 & 0x3fffffffu32;
        let __temp_28442 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28443 = __temp_28442 & 0x3fffffffu32;
        let __temp_28444 = self.__reg_state_7 == 0x3u32;
        let __temp_28445 = __temp_28444 & self.__reg_bus_enable_6;
        let __temp_28446 = if __temp_28445 { __temp_28443 } else { __temp_28441 };
        let __temp_28447 = __temp_28446 & 0x3u32;
        let __temp_28448 = __temp_28447 == 0x2u32;
        let __temp_28449 = if __temp_28448 { __temp_28439 } else { __temp_28431 };
        let __temp_28450 = 0x0u64 as u128;
        let __temp_28451 = self.__reg_bus_write_data_1 as u128;
        let __temp_28452 = __temp_28450 << 0x20u32;
        let __temp_28453 = __temp_28452 | __temp_28451;
        let __temp_28454 = 0x0u32 as u128;
        let __temp_28455 = __temp_28453 << 0x20u32;
        let __temp_28456 = __temp_28455 | __temp_28454;
        let __temp_28457 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28458 = __temp_28457 & 0x3fffffffu32;
        let __temp_28459 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28460 = __temp_28459 & 0x3fffffffu32;
        let __temp_28461 = self.__reg_state_7 == 0x3u32;
        let __temp_28462 = __temp_28461 & self.__reg_bus_enable_6;
        let __temp_28463 = if __temp_28462 { __temp_28460 } else { __temp_28458 };
        let __temp_28464 = __temp_28463 & 0x3u32;
        let __temp_28465 = __temp_28464 == 0x1u32;
        let __temp_28466 = if __temp_28465 { __temp_28456 } else { __temp_28449 };
        let __temp_28467 = self.__reg_bus_write_data_1 as u128;
        let __temp_28468 = 0x0u128 << 0x20u32;
        let __temp_28469 = __temp_28468 | __temp_28467;
        let __temp_28470 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28471 = __temp_28470 & 0x3fffffffu32;
        let __temp_28472 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28473 = __temp_28472 & 0x3fffffffu32;
        let __temp_28474 = self.__reg_state_7 == 0x3u32;
        let __temp_28475 = __temp_28474 & self.__reg_bus_enable_6;
        let __temp_28476 = if __temp_28475 { __temp_28473 } else { __temp_28471 };
        let __temp_28477 = __temp_28476 & 0x3u32;
        let __temp_28478 = __temp_28477 == 0x0u32;
        let __temp_28479 = if __temp_28478 { __temp_28469 } else { __temp_28466 };
        let __temp_28480 = __temp_28479 as u32;
        let __temp_28481 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28482 = __temp_28481 & 0x3fffffffu32;
        let __temp_28483 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28484 = __temp_28483 & 0x3fffffffu32;
        let __temp_28485 = self.__reg_state_7 == 0x3u32;
        let __temp_28486 = __temp_28485 & self.__reg_bus_enable_6;
        let __temp_28487 = if __temp_28486 { __temp_28484 } else { __temp_28482 };
        let __temp_28488 = __temp_28487 >> 0x2u32;
        let __temp_28489 = __temp_28488 & 0xfffffffu32;
        let __temp_28490 = __temp_28489 & 0xffffffu32;
        let __temp_28491 = __temp_28490 & 0xfffffu32;
        let __temp_28492 = __temp_28491 & 0x3fu32;
        let __temp_28493 = __temp_28492 == 0x1cu32;
        let __temp_28494 = self.__reg_state_7 == 0x3u32;
        let __temp_28495 = __temp_28494 & self.__reg_bus_enable_6;
        let __temp_28496 = __temp_28495 & self.__reg_bus_write_5;
        let __temp_28497 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28498 = __temp_28497 & 0x3fffffffu32;
        let __temp_28499 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28500 = __temp_28499 & 0x3fffffffu32;
        let __temp_28501 = self.__reg_state_7 == 0x3u32;
        let __temp_28502 = __temp_28501 & self.__reg_bus_enable_6;
        let __temp_28503 = if __temp_28502 { __temp_28500 } else { __temp_28498 };
        let __temp_28504 = __temp_28503 >> 0x2u32;
        let __temp_28505 = __temp_28504 & 0xfffffffu32;
        let __temp_28506 = __temp_28505 & 0xffffffu32;
        let __temp_28507 = __temp_28506 >> 0x14u32;
        let __temp_28508 = __temp_28507 & 0xfu32;
        let __temp_28509 = __temp_28508 == 0x4u32;
        let __temp_28510 = self.__reg_count_12 >> 0x5u32;
        let __temp_28511 = __temp_28510 & 0x1u32;
        let __temp_28512 = __temp_28511 != 0x0u32;
        let __temp_28513 = !__temp_28512;
        let __temp_28514 = !false;
        let __temp_28515 = __temp_28514 & __temp_28513;
        let __temp_28516 = self.__reg_state_7 == 0x3u32;
        let __temp_28517 = __temp_28516 & self.__reg_bus_enable_6;
        let __temp_28518 = __temp_28517 & self.__reg_bus_write_5;
        let __temp_28519 = __temp_28518 | __temp_28515;
        let __temp_28520 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28521 = __temp_28520 & 0x3fffffffu32;
        let __temp_28522 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28523 = __temp_28522 & 0x3fffffffu32;
        let __temp_28524 = self.__reg_state_7 == 0x3u32;
        let __temp_28525 = __temp_28524 & self.__reg_bus_enable_6;
        let __temp_28526 = if __temp_28525 { __temp_28523 } else { __temp_28521 };
        let __temp_28527 = __temp_28526 >> 0x2u32;
        let __temp_28528 = __temp_28527 & 0xfffffffu32;
        let __temp_28529 = __temp_28528 >> 0x18u32;
        let __temp_28530 = __temp_28529 & 0xfu32;
        let __temp_28531 = __temp_28530 == 0x0u32;
        let __temp_28532 = self.__reg_count_15 >> 0x5u32;
        let __temp_28533 = __temp_28532 & 0x1u32;
        let __temp_28534 = __temp_28533 != 0x0u32;
        let __temp_28535 = !__temp_28534;
        let __temp_28536 = !false;
        let __temp_28537 = __temp_28536 & __temp_28535;
        let __temp_28538 = self.__reg_state_7 == 0x3u32;
        let __temp_28539 = __temp_28538 & self.__reg_bus_enable_6;
        let __temp_28540 = __temp_28539 & self.__reg_bus_write_5;
        let __temp_28541 = __temp_28540 | __temp_28537;
        let __temp_28542 = self.__reg_state_7 == 0x3u32;
        let __temp_28543 = __temp_28542 & self.__reg_bus_enable_6;
        let __temp_28544 = self.__reg_state_7 == 0x0u32;
        let __temp_28545 = __temp_28544 | __temp_28543;
        let __temp_28546 = __temp_28545 & __temp_28541;
        let __temp_28547 = __temp_28546 & __temp_28531;
        let __temp_28548 = __temp_28547 & __temp_28519;
        let __temp_28549 = __temp_28548 & __temp_28509;
        let __temp_28550 = __temp_28549 & __temp_28496;
        let __temp_28551 = __temp_28550 & __temp_28493;
        let __temp_28552 = if __temp_28551 { __temp_28480 } else { self.__reg_z_min_97 };
        self.__reg_z_min_97_next = __temp_28552;
        let __temp_28553 = self.__reg_mem_write_addr_434.wrapping_add(0x1u32);
        let __temp_28554 = __temp_28553 & 0x1fu32;
        let __temp_28555 = if __temp_8862 { __temp_28554 } else { self.__reg_mem_write_addr_434 };
        self.__reg_mem_write_addr_434_next = __temp_28555;
        let __temp_28556 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_28557 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_28558 = __temp_28557 & 0x7ffu32;
        let __temp_28559 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_28560 = __temp_28559 & 0x1u32;
        let __temp_28561 = __temp_28560 != 0x0u32;
        let __temp_28562 = __temp_28561 as u32;
        let __temp_28563 = __temp_28562 << 0x1u32;
        let __temp_28564 = __temp_28562 | __temp_28563;
        let __temp_28565 = __temp_28562 << 0x2u32;
        let __temp_28566 = __temp_28564 | __temp_28565;
        let __temp_28567 = __temp_28562 << 0x3u32;
        let __temp_28568 = __temp_28566 | __temp_28567;
        let __temp_28569 = __temp_28562 << 0x4u32;
        let __temp_28570 = __temp_28568 | __temp_28569;
        let __temp_28571 = __temp_28562 << 0x5u32;
        let __temp_28572 = __temp_28570 | __temp_28571;
        let __temp_28573 = __temp_28562 << 0x6u32;
        let __temp_28574 = __temp_28572 | __temp_28573;
        let __temp_28575 = __temp_28562 << 0x7u32;
        let __temp_28576 = __temp_28574 | __temp_28575;
        let __temp_28577 = __temp_28562 << 0x8u32;
        let __temp_28578 = __temp_28576 | __temp_28577;
        let __temp_28579 = __temp_28562 << 0x9u32;
        let __temp_28580 = __temp_28578 | __temp_28579;
        let __temp_28581 = __temp_28562 << 0xau32;
        let __temp_28582 = __temp_28580 | __temp_28581;
        let __temp_28583 = __temp_28562 << 0xbu32;
        let __temp_28584 = __temp_28582 | __temp_28583;
        let __temp_28585 = __temp_28562 << 0xcu32;
        let __temp_28586 = __temp_28584 | __temp_28585;
        let __temp_28587 = __temp_28562 << 0xdu32;
        let __temp_28588 = __temp_28586 | __temp_28587;
        let __temp_28589 = __temp_28562 << 0xeu32;
        let __temp_28590 = __temp_28588 | __temp_28589;
        let __temp_28591 = __temp_28562 << 0xfu32;
        let __temp_28592 = __temp_28590 | __temp_28591;
        let __temp_28593 = __temp_28562 << 0x10u32;
        let __temp_28594 = __temp_28592 | __temp_28593;
        let __temp_28595 = __temp_28562 << 0x11u32;
        let __temp_28596 = __temp_28594 | __temp_28595;
        let __temp_28597 = __temp_28562 << 0x12u32;
        let __temp_28598 = __temp_28596 | __temp_28597;
        let __temp_28599 = __temp_28562 << 0x13u32;
        let __temp_28600 = __temp_28598 | __temp_28599;
        let __temp_28601 = __temp_28562 << 0x14u32;
        let __temp_28602 = __temp_28600 | __temp_28601;
        let __temp_28603 = __temp_28602 << 0xbu32;
        let __temp_28604 = __temp_28603 | __temp_28558;
        let __temp_28605 = self.register_file_0_read_port_0_value.wrapping_add(__temp_28604);
        let __temp_28606 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28607 = __temp_28606 & 0x1fu32;
        let __temp_28608 = __temp_28607 == 0x19u32;
        let __temp_28609 = if __temp_28608 { __temp_28605 } else { __temp_28556 };
        let __temp_28610 = self.__reg_instruction_2 >> 0x15u32;
        let __temp_28611 = __temp_28610 & 0x3ffu32;
        let __temp_28612 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_28613 = __temp_28612 & 0x1u32;
        let __temp_28614 = __temp_28613 != 0x0u32;
        let __temp_28615 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28616 = __temp_28615 & 0xffu32;
        let __temp_28617 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_28618 = __temp_28617 & 0x1u32;
        let __temp_28619 = __temp_28618 != 0x0u32;
        let __temp_28620 = __temp_28619 as u32;
        let __temp_28621 = __temp_28620 << 0x1u32;
        let __temp_28622 = __temp_28620 | __temp_28621;
        let __temp_28623 = __temp_28620 << 0x2u32;
        let __temp_28624 = __temp_28622 | __temp_28623;
        let __temp_28625 = __temp_28620 << 0x3u32;
        let __temp_28626 = __temp_28624 | __temp_28625;
        let __temp_28627 = __temp_28620 << 0x4u32;
        let __temp_28628 = __temp_28626 | __temp_28627;
        let __temp_28629 = __temp_28620 << 0x5u32;
        let __temp_28630 = __temp_28628 | __temp_28629;
        let __temp_28631 = __temp_28620 << 0x6u32;
        let __temp_28632 = __temp_28630 | __temp_28631;
        let __temp_28633 = __temp_28620 << 0x7u32;
        let __temp_28634 = __temp_28632 | __temp_28633;
        let __temp_28635 = __temp_28620 << 0x8u32;
        let __temp_28636 = __temp_28634 | __temp_28635;
        let __temp_28637 = __temp_28620 << 0x9u32;
        let __temp_28638 = __temp_28636 | __temp_28637;
        let __temp_28639 = __temp_28620 << 0xau32;
        let __temp_28640 = __temp_28638 | __temp_28639;
        let __temp_28641 = __temp_28620 << 0xbu32;
        let __temp_28642 = __temp_28640 | __temp_28641;
        let __temp_28643 = __temp_28642 << 0x8u32;
        let __temp_28644 = __temp_28643 | __temp_28616;
        let __temp_28645 = __temp_28614 as u32;
        let __temp_28646 = __temp_28644 << 0x1u32;
        let __temp_28647 = __temp_28646 | __temp_28645;
        let __temp_28648 = __temp_28647 << 0xau32;
        let __temp_28649 = __temp_28648 | __temp_28611;
        let __temp_28650 = false as u32;
        let __temp_28651 = __temp_28649 << 0x1u32;
        let __temp_28652 = __temp_28651 | __temp_28650;
        let __temp_28653 = self.__reg_pc_13.wrapping_add(__temp_28652);
        let __temp_28654 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28655 = __temp_28654 & 0x1fu32;
        let __temp_28656 = __temp_28655 == 0x1bu32;
        let __temp_28657 = if __temp_28656 { __temp_28653 } else { __temp_28609 };
        let __temp_28658 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_28659 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28660 = __temp_28659 & 0x1fu32;
        let __temp_28661 = __temp_28660 == 0x5u32;
        let __temp_28662 = if __temp_28661 { __temp_28658 } else { __temp_28657 };
        let __temp_28663 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_28664 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28665 = __temp_28664 & 0x1fu32;
        let __temp_28666 = __temp_28665 == 0xdu32;
        let __temp_28667 = if __temp_28666 { __temp_28663 } else { __temp_28662 };
        let __temp_28668 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_28669 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_28670 = __temp_28669 & 0x7ffu32;
        let __temp_28671 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_28672 = __temp_28671 & 0x1u32;
        let __temp_28673 = __temp_28672 != 0x0u32;
        let __temp_28674 = __temp_28673 as u32;
        let __temp_28675 = __temp_28674 << 0x1u32;
        let __temp_28676 = __temp_28674 | __temp_28675;
        let __temp_28677 = __temp_28674 << 0x2u32;
        let __temp_28678 = __temp_28676 | __temp_28677;
        let __temp_28679 = __temp_28674 << 0x3u32;
        let __temp_28680 = __temp_28678 | __temp_28679;
        let __temp_28681 = __temp_28674 << 0x4u32;
        let __temp_28682 = __temp_28680 | __temp_28681;
        let __temp_28683 = __temp_28674 << 0x5u32;
        let __temp_28684 = __temp_28682 | __temp_28683;
        let __temp_28685 = __temp_28674 << 0x6u32;
        let __temp_28686 = __temp_28684 | __temp_28685;
        let __temp_28687 = __temp_28674 << 0x7u32;
        let __temp_28688 = __temp_28686 | __temp_28687;
        let __temp_28689 = __temp_28674 << 0x8u32;
        let __temp_28690 = __temp_28688 | __temp_28689;
        let __temp_28691 = __temp_28674 << 0x9u32;
        let __temp_28692 = __temp_28690 | __temp_28691;
        let __temp_28693 = __temp_28674 << 0xau32;
        let __temp_28694 = __temp_28692 | __temp_28693;
        let __temp_28695 = __temp_28674 << 0xbu32;
        let __temp_28696 = __temp_28694 | __temp_28695;
        let __temp_28697 = __temp_28674 << 0xcu32;
        let __temp_28698 = __temp_28696 | __temp_28697;
        let __temp_28699 = __temp_28674 << 0xdu32;
        let __temp_28700 = __temp_28698 | __temp_28699;
        let __temp_28701 = __temp_28674 << 0xeu32;
        let __temp_28702 = __temp_28700 | __temp_28701;
        let __temp_28703 = __temp_28674 << 0xfu32;
        let __temp_28704 = __temp_28702 | __temp_28703;
        let __temp_28705 = __temp_28674 << 0x10u32;
        let __temp_28706 = __temp_28704 | __temp_28705;
        let __temp_28707 = __temp_28674 << 0x11u32;
        let __temp_28708 = __temp_28706 | __temp_28707;
        let __temp_28709 = __temp_28674 << 0x12u32;
        let __temp_28710 = __temp_28708 | __temp_28709;
        let __temp_28711 = __temp_28674 << 0x13u32;
        let __temp_28712 = __temp_28710 | __temp_28711;
        let __temp_28713 = __temp_28674 << 0x14u32;
        let __temp_28714 = __temp_28712 | __temp_28713;
        let __temp_28715 = __temp_28714 << 0xbu32;
        let __temp_28716 = __temp_28715 | __temp_28670;
        let __temp_28717 = self.register_file_0_read_port_0_value.wrapping_add(__temp_28716);
        let __temp_28718 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28719 = __temp_28718 & 0x1fu32;
        let __temp_28720 = __temp_28719 == 0x19u32;
        let __temp_28721 = if __temp_28720 { __temp_28717 } else { __temp_28668 };
        let __temp_28722 = self.__reg_instruction_2 >> 0x15u32;
        let __temp_28723 = __temp_28722 & 0x3ffu32;
        let __temp_28724 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_28725 = __temp_28724 & 0x1u32;
        let __temp_28726 = __temp_28725 != 0x0u32;
        let __temp_28727 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28728 = __temp_28727 & 0xffu32;
        let __temp_28729 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_28730 = __temp_28729 & 0x1u32;
        let __temp_28731 = __temp_28730 != 0x0u32;
        let __temp_28732 = __temp_28731 as u32;
        let __temp_28733 = __temp_28732 << 0x1u32;
        let __temp_28734 = __temp_28732 | __temp_28733;
        let __temp_28735 = __temp_28732 << 0x2u32;
        let __temp_28736 = __temp_28734 | __temp_28735;
        let __temp_28737 = __temp_28732 << 0x3u32;
        let __temp_28738 = __temp_28736 | __temp_28737;
        let __temp_28739 = __temp_28732 << 0x4u32;
        let __temp_28740 = __temp_28738 | __temp_28739;
        let __temp_28741 = __temp_28732 << 0x5u32;
        let __temp_28742 = __temp_28740 | __temp_28741;
        let __temp_28743 = __temp_28732 << 0x6u32;
        let __temp_28744 = __temp_28742 | __temp_28743;
        let __temp_28745 = __temp_28732 << 0x7u32;
        let __temp_28746 = __temp_28744 | __temp_28745;
        let __temp_28747 = __temp_28732 << 0x8u32;
        let __temp_28748 = __temp_28746 | __temp_28747;
        let __temp_28749 = __temp_28732 << 0x9u32;
        let __temp_28750 = __temp_28748 | __temp_28749;
        let __temp_28751 = __temp_28732 << 0xau32;
        let __temp_28752 = __temp_28750 | __temp_28751;
        let __temp_28753 = __temp_28732 << 0xbu32;
        let __temp_28754 = __temp_28752 | __temp_28753;
        let __temp_28755 = __temp_28754 << 0x8u32;
        let __temp_28756 = __temp_28755 | __temp_28728;
        let __temp_28757 = __temp_28726 as u32;
        let __temp_28758 = __temp_28756 << 0x1u32;
        let __temp_28759 = __temp_28758 | __temp_28757;
        let __temp_28760 = __temp_28759 << 0xau32;
        let __temp_28761 = __temp_28760 | __temp_28723;
        let __temp_28762 = false as u32;
        let __temp_28763 = __temp_28761 << 0x1u32;
        let __temp_28764 = __temp_28763 | __temp_28762;
        let __temp_28765 = self.__reg_pc_13.wrapping_add(__temp_28764);
        let __temp_28766 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28767 = __temp_28766 & 0x1fu32;
        let __temp_28768 = __temp_28767 == 0x1bu32;
        let __temp_28769 = if __temp_28768 { __temp_28765 } else { __temp_28721 };
        let __temp_28770 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_28771 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28772 = __temp_28771 & 0x1fu32;
        let __temp_28773 = __temp_28772 == 0x5u32;
        let __temp_28774 = if __temp_28773 { __temp_28770 } else { __temp_28769 };
        let __temp_28775 = self.__reg_pc_13.wrapping_add(0x4u32);
        let __temp_28776 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28777 = __temp_28776 & 0x1fu32;
        let __temp_28778 = __temp_28777 == 0xdu32;
        let __temp_28779 = if __temp_28778 { __temp_28775 } else { __temp_28774 };
        let __temp_28780 = self.__reg_instruction_2 >> 0x8u32;
        let __temp_28781 = __temp_28780 & 0xfu32;
        let __temp_28782 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_28783 = __temp_28782 & 0x3fu32;
        let __temp_28784 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_28785 = __temp_28784 & 0x1u32;
        let __temp_28786 = __temp_28785 != 0x0u32;
        let __temp_28787 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_28788 = __temp_28787 & 0x1u32;
        let __temp_28789 = __temp_28788 != 0x0u32;
        let __temp_28790 = __temp_28789 as u32;
        let __temp_28791 = __temp_28790 << 0x1u32;
        let __temp_28792 = __temp_28790 | __temp_28791;
        let __temp_28793 = __temp_28790 << 0x2u32;
        let __temp_28794 = __temp_28792 | __temp_28793;
        let __temp_28795 = __temp_28790 << 0x3u32;
        let __temp_28796 = __temp_28794 | __temp_28795;
        let __temp_28797 = __temp_28790 << 0x4u32;
        let __temp_28798 = __temp_28796 | __temp_28797;
        let __temp_28799 = __temp_28790 << 0x5u32;
        let __temp_28800 = __temp_28798 | __temp_28799;
        let __temp_28801 = __temp_28790 << 0x6u32;
        let __temp_28802 = __temp_28800 | __temp_28801;
        let __temp_28803 = __temp_28790 << 0x7u32;
        let __temp_28804 = __temp_28802 | __temp_28803;
        let __temp_28805 = __temp_28790 << 0x8u32;
        let __temp_28806 = __temp_28804 | __temp_28805;
        let __temp_28807 = __temp_28790 << 0x9u32;
        let __temp_28808 = __temp_28806 | __temp_28807;
        let __temp_28809 = __temp_28790 << 0xau32;
        let __temp_28810 = __temp_28808 | __temp_28809;
        let __temp_28811 = __temp_28790 << 0xbu32;
        let __temp_28812 = __temp_28810 | __temp_28811;
        let __temp_28813 = __temp_28790 << 0xcu32;
        let __temp_28814 = __temp_28812 | __temp_28813;
        let __temp_28815 = __temp_28790 << 0xdu32;
        let __temp_28816 = __temp_28814 | __temp_28815;
        let __temp_28817 = __temp_28790 << 0xeu32;
        let __temp_28818 = __temp_28816 | __temp_28817;
        let __temp_28819 = __temp_28790 << 0xfu32;
        let __temp_28820 = __temp_28818 | __temp_28819;
        let __temp_28821 = __temp_28790 << 0x10u32;
        let __temp_28822 = __temp_28820 | __temp_28821;
        let __temp_28823 = __temp_28790 << 0x11u32;
        let __temp_28824 = __temp_28822 | __temp_28823;
        let __temp_28825 = __temp_28790 << 0x12u32;
        let __temp_28826 = __temp_28824 | __temp_28825;
        let __temp_28827 = __temp_28790 << 0x13u32;
        let __temp_28828 = __temp_28826 | __temp_28827;
        let __temp_28829 = __temp_28786 as u32;
        let __temp_28830 = __temp_28828 << 0x1u32;
        let __temp_28831 = __temp_28830 | __temp_28829;
        let __temp_28832 = __temp_28831 << 0x6u32;
        let __temp_28833 = __temp_28832 | __temp_28783;
        let __temp_28834 = __temp_28833 << 0x4u32;
        let __temp_28835 = __temp_28834 | __temp_28781;
        let __temp_28836 = false as u32;
        let __temp_28837 = __temp_28835 << 0x1u32;
        let __temp_28838 = __temp_28837 | __temp_28836;
        let __temp_28839 = self.__reg_pc_13.wrapping_add(__temp_28838);
        let __temp_28840 = self.register_file_0_read_port_0_value < self.register_file_0_read_port_1_value;
        let __temp_28841 = self.register_file_0_read_port_0_value as i32;
        let __temp_28842 = self.register_file_0_read_port_1_value as i32;
        let __temp_28843 = __temp_28841 < __temp_28842;
        let __temp_28844 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28845 = __temp_28844 & 0x7u32;
        let __temp_28846 = __temp_28845 >> 0x1u32;
        let __temp_28847 = __temp_28846 & 0x3u32;
        let __temp_28848 = __temp_28847 == 0x2u32;
        let __temp_28849 = if __temp_28848 { __temp_28843 } else { __temp_28840 };
        let __temp_28850 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28851 = __temp_28850 & 0x7u32;
        let __temp_28852 = __temp_28851 >> 0x1u32;
        let __temp_28853 = __temp_28852 & 0x3u32;
        let __temp_28854 = __temp_28853 == 0x1u32;
        let __temp_28855 = if __temp_28854 { false } else { __temp_28849 };
        let __temp_28856 = self.register_file_0_read_port_0_value == self.register_file_0_read_port_1_value;
        let __temp_28857 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28858 = __temp_28857 & 0x7u32;
        let __temp_28859 = __temp_28858 >> 0x1u32;
        let __temp_28860 = __temp_28859 & 0x3u32;
        let __temp_28861 = __temp_28860 == 0x0u32;
        let __temp_28862 = if __temp_28861 { __temp_28856 } else { __temp_28855 };
        let __temp_28863 = self.register_file_0_read_port_0_value < self.register_file_0_read_port_1_value;
        let __temp_28864 = self.register_file_0_read_port_0_value as i32;
        let __temp_28865 = self.register_file_0_read_port_1_value as i32;
        let __temp_28866 = __temp_28864 < __temp_28865;
        let __temp_28867 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28868 = __temp_28867 & 0x7u32;
        let __temp_28869 = __temp_28868 >> 0x1u32;
        let __temp_28870 = __temp_28869 & 0x3u32;
        let __temp_28871 = __temp_28870 == 0x2u32;
        let __temp_28872 = if __temp_28871 { __temp_28866 } else { __temp_28863 };
        let __temp_28873 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28874 = __temp_28873 & 0x7u32;
        let __temp_28875 = __temp_28874 >> 0x1u32;
        let __temp_28876 = __temp_28875 & 0x3u32;
        let __temp_28877 = __temp_28876 == 0x1u32;
        let __temp_28878 = if __temp_28877 { false } else { __temp_28872 };
        let __temp_28879 = self.register_file_0_read_port_0_value == self.register_file_0_read_port_1_value;
        let __temp_28880 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28881 = __temp_28880 & 0x7u32;
        let __temp_28882 = __temp_28881 >> 0x1u32;
        let __temp_28883 = __temp_28882 & 0x3u32;
        let __temp_28884 = __temp_28883 == 0x0u32;
        let __temp_28885 = if __temp_28884 { __temp_28879 } else { __temp_28878 };
        let __temp_28886 = !__temp_28885;
        let __temp_28887 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_28888 = __temp_28887 & 0x7u32;
        let __temp_28889 = __temp_28888 & 0x1u32;
        let __temp_28890 = __temp_28889 != 0x0u32;
        let __temp_28891 = if __temp_28890 { __temp_28886 } else { __temp_28862 };
        let __temp_28892 = if __temp_28891 { __temp_28839 } else { __temp_28779 };
        let __temp_28893 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28894 = __temp_28893 & 0x1fu32;
        let __temp_28895 = __temp_28894 == 0x18u32;
        let __temp_28896 = if __temp_28895 { __temp_28892 } else { __temp_28667 };
        let __temp_28897 = self.__reg_fifo_read_data_valid_8 & true;
        let __temp_28898 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_28899 = __temp_28898 & 0x1fu32;
        let __temp_28900 = __temp_28899 == 0x0u32;
        let __temp_28901 = if __temp_28900 { __temp_28897 } else { true };
        let __temp_28902 = self.__reg_state_7 == 0x4u32;
        let __temp_28903 = __temp_28902 & __temp_28901;
        let __temp_28904 = if __temp_28903 { __temp_28896 } else { self.__reg_pc_13 };
        self.__reg_pc_13_next = __temp_28904;
        self.__reg_stage_10_r_366_next = self.__reg_stage_9_r_367;
        self.__reg_stage_6_t_232_next = self.__reg_stage_5_t_233;
        self.__reg_stage_2_t_236_next = self.__reg_stage_1_t_237;
        self.__reg_stage_19_tile_addr_47_next = self.__reg_stage_18_tile_addr_48;
        let __temp_28905 = self.__reg_g_349.wrapping_add(self.__reg_g_dx_mirror_350);
        let __temp_28906 = __temp_28905 & 0xffffffu32;
        let __temp_28907 = self.__reg_g_row_354.wrapping_add(self.__reg_g_dy_mirror_352);
        let __temp_28908 = __temp_28907 & 0xffffffu32;
        let __temp_28909 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_28910 = if __temp_28909 { __temp_28908 } else { __temp_28906 };
        let __temp_28911 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28912 = __temp_28911 & 0x3fffffffu32;
        let __temp_28913 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28914 = __temp_28913 & 0x3fffffffu32;
        let __temp_28915 = self.__reg_state_7 == 0x3u32;
        let __temp_28916 = __temp_28915 & self.__reg_bus_enable_6;
        let __temp_28917 = if __temp_28916 { __temp_28914 } else { __temp_28912 };
        let __temp_28918 = __temp_28917 >> 0x2u32;
        let __temp_28919 = __temp_28918 & 0xfffffffu32;
        let __temp_28920 = __temp_28919 & 0xffffffu32;
        let __temp_28921 = __temp_28920 & 0xfffffu32;
        let __temp_28922 = __temp_28921 & 0x3fu32;
        let __temp_28923 = __temp_28922 == 0x0u32;
        let __temp_28924 = self.__reg_state_7 == 0x3u32;
        let __temp_28925 = __temp_28924 & self.__reg_bus_enable_6;
        let __temp_28926 = __temp_28925 & self.__reg_bus_write_5;
        let __temp_28927 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28928 = __temp_28927 & 0x3fffffffu32;
        let __temp_28929 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28930 = __temp_28929 & 0x3fffffffu32;
        let __temp_28931 = self.__reg_state_7 == 0x3u32;
        let __temp_28932 = __temp_28931 & self.__reg_bus_enable_6;
        let __temp_28933 = if __temp_28932 { __temp_28930 } else { __temp_28928 };
        let __temp_28934 = __temp_28933 >> 0x2u32;
        let __temp_28935 = __temp_28934 & 0xfffffffu32;
        let __temp_28936 = __temp_28935 & 0xffffffu32;
        let __temp_28937 = __temp_28936 >> 0x14u32;
        let __temp_28938 = __temp_28937 & 0xfu32;
        let __temp_28939 = __temp_28938 == 0x4u32;
        let __temp_28940 = self.__reg_count_12 >> 0x5u32;
        let __temp_28941 = __temp_28940 & 0x1u32;
        let __temp_28942 = __temp_28941 != 0x0u32;
        let __temp_28943 = !__temp_28942;
        let __temp_28944 = !false;
        let __temp_28945 = __temp_28944 & __temp_28943;
        let __temp_28946 = self.__reg_state_7 == 0x3u32;
        let __temp_28947 = __temp_28946 & self.__reg_bus_enable_6;
        let __temp_28948 = __temp_28947 & self.__reg_bus_write_5;
        let __temp_28949 = __temp_28948 | __temp_28945;
        let __temp_28950 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28951 = __temp_28950 & 0x3fffffffu32;
        let __temp_28952 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28953 = __temp_28952 & 0x3fffffffu32;
        let __temp_28954 = self.__reg_state_7 == 0x3u32;
        let __temp_28955 = __temp_28954 & self.__reg_bus_enable_6;
        let __temp_28956 = if __temp_28955 { __temp_28953 } else { __temp_28951 };
        let __temp_28957 = __temp_28956 >> 0x2u32;
        let __temp_28958 = __temp_28957 & 0xfffffffu32;
        let __temp_28959 = __temp_28958 >> 0x18u32;
        let __temp_28960 = __temp_28959 & 0xfu32;
        let __temp_28961 = __temp_28960 == 0x0u32;
        let __temp_28962 = self.__reg_count_15 >> 0x5u32;
        let __temp_28963 = __temp_28962 & 0x1u32;
        let __temp_28964 = __temp_28963 != 0x0u32;
        let __temp_28965 = !__temp_28964;
        let __temp_28966 = !false;
        let __temp_28967 = __temp_28966 & __temp_28965;
        let __temp_28968 = self.__reg_state_7 == 0x3u32;
        let __temp_28969 = __temp_28968 & self.__reg_bus_enable_6;
        let __temp_28970 = __temp_28969 & self.__reg_bus_write_5;
        let __temp_28971 = __temp_28970 | __temp_28967;
        let __temp_28972 = self.__reg_state_7 == 0x3u32;
        let __temp_28973 = __temp_28972 & self.__reg_bus_enable_6;
        let __temp_28974 = self.__reg_state_7 == 0x0u32;
        let __temp_28975 = __temp_28974 | __temp_28973;
        let __temp_28976 = __temp_28975 & __temp_28971;
        let __temp_28977 = __temp_28976 & __temp_28961;
        let __temp_28978 = __temp_28977 & __temp_28949;
        let __temp_28979 = __temp_28978 & __temp_28939;
        let __temp_28980 = __temp_28979 & __temp_28926;
        let __temp_28981 = __temp_28980 & __temp_28923;
        let __temp_28982 = if __temp_28981 { self.__reg_g_min_355 } else { __temp_28910 };
        self.__reg_g_349_next = __temp_28982;
        let __temp_28983 = self.__reg_mem_write_addr_408.wrapping_add(0x1u32);
        let __temp_28984 = __temp_28983 & 0x1fu32;
        let __temp_28985 = if __temp_8921 { __temp_28984 } else { self.__reg_mem_write_addr_408 };
        self.__reg_mem_write_addr_408_next = __temp_28985;
        self.__reg_stage_5_b_317_next = self.__reg_stage_4_b_318;
        self.__reg_stage_2_b_320_next = self.__reg_stage_1_b_321;
        let __temp_28986 = self.__reg_stage_18_texel_168 >> 0x10u32;
        let __temp_28987 = __temp_28986 & 0xffu32;
        let __temp_28988 = self.__reg_stage_18_r_358 * __temp_28987;
        let __temp_28989 = __temp_28988 >> 0x8u32;
        let __temp_28990 = __temp_28989 & 0x1ffu32;
        self.__reg_stage_19_r_357_next = __temp_28990;
        self.__reg_stage_5_tile_addr_61_next = self.__reg_stage_4_tile_addr_62;
        let __temp_28991 = self.__reg_g_row_354.wrapping_add(self.__reg_g_dy_mirror_352);
        let __temp_28992 = __temp_28991 & 0xffffffu32;
        let __temp_28993 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_28994 = if __temp_28993 { __temp_28992 } else { self.__reg_g_row_354 };
        let __temp_28995 = self.__reg_pc_13 >> 0x2u32;
        let __temp_28996 = __temp_28995 & 0x3fffffffu32;
        let __temp_28997 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_28998 = __temp_28997 & 0x3fffffffu32;
        let __temp_28999 = self.__reg_state_7 == 0x3u32;
        let __temp_29000 = __temp_28999 & self.__reg_bus_enable_6;
        let __temp_29001 = if __temp_29000 { __temp_28998 } else { __temp_28996 };
        let __temp_29002 = __temp_29001 >> 0x2u32;
        let __temp_29003 = __temp_29002 & 0xfffffffu32;
        let __temp_29004 = __temp_29003 & 0xffffffu32;
        let __temp_29005 = __temp_29004 & 0xfffffu32;
        let __temp_29006 = __temp_29005 & 0x3fu32;
        let __temp_29007 = __temp_29006 == 0x0u32;
        let __temp_29008 = self.__reg_state_7 == 0x3u32;
        let __temp_29009 = __temp_29008 & self.__reg_bus_enable_6;
        let __temp_29010 = __temp_29009 & self.__reg_bus_write_5;
        let __temp_29011 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29012 = __temp_29011 & 0x3fffffffu32;
        let __temp_29013 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29014 = __temp_29013 & 0x3fffffffu32;
        let __temp_29015 = self.__reg_state_7 == 0x3u32;
        let __temp_29016 = __temp_29015 & self.__reg_bus_enable_6;
        let __temp_29017 = if __temp_29016 { __temp_29014 } else { __temp_29012 };
        let __temp_29018 = __temp_29017 >> 0x2u32;
        let __temp_29019 = __temp_29018 & 0xfffffffu32;
        let __temp_29020 = __temp_29019 & 0xffffffu32;
        let __temp_29021 = __temp_29020 >> 0x14u32;
        let __temp_29022 = __temp_29021 & 0xfu32;
        let __temp_29023 = __temp_29022 == 0x4u32;
        let __temp_29024 = self.__reg_count_12 >> 0x5u32;
        let __temp_29025 = __temp_29024 & 0x1u32;
        let __temp_29026 = __temp_29025 != 0x0u32;
        let __temp_29027 = !__temp_29026;
        let __temp_29028 = !false;
        let __temp_29029 = __temp_29028 & __temp_29027;
        let __temp_29030 = self.__reg_state_7 == 0x3u32;
        let __temp_29031 = __temp_29030 & self.__reg_bus_enable_6;
        let __temp_29032 = __temp_29031 & self.__reg_bus_write_5;
        let __temp_29033 = __temp_29032 | __temp_29029;
        let __temp_29034 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29035 = __temp_29034 & 0x3fffffffu32;
        let __temp_29036 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29037 = __temp_29036 & 0x3fffffffu32;
        let __temp_29038 = self.__reg_state_7 == 0x3u32;
        let __temp_29039 = __temp_29038 & self.__reg_bus_enable_6;
        let __temp_29040 = if __temp_29039 { __temp_29037 } else { __temp_29035 };
        let __temp_29041 = __temp_29040 >> 0x2u32;
        let __temp_29042 = __temp_29041 & 0xfffffffu32;
        let __temp_29043 = __temp_29042 >> 0x18u32;
        let __temp_29044 = __temp_29043 & 0xfu32;
        let __temp_29045 = __temp_29044 == 0x0u32;
        let __temp_29046 = self.__reg_count_15 >> 0x5u32;
        let __temp_29047 = __temp_29046 & 0x1u32;
        let __temp_29048 = __temp_29047 != 0x0u32;
        let __temp_29049 = !__temp_29048;
        let __temp_29050 = !false;
        let __temp_29051 = __temp_29050 & __temp_29049;
        let __temp_29052 = self.__reg_state_7 == 0x3u32;
        let __temp_29053 = __temp_29052 & self.__reg_bus_enable_6;
        let __temp_29054 = __temp_29053 & self.__reg_bus_write_5;
        let __temp_29055 = __temp_29054 | __temp_29051;
        let __temp_29056 = self.__reg_state_7 == 0x3u32;
        let __temp_29057 = __temp_29056 & self.__reg_bus_enable_6;
        let __temp_29058 = self.__reg_state_7 == 0x0u32;
        let __temp_29059 = __temp_29058 | __temp_29057;
        let __temp_29060 = __temp_29059 & __temp_29055;
        let __temp_29061 = __temp_29060 & __temp_29045;
        let __temp_29062 = __temp_29061 & __temp_29033;
        let __temp_29063 = __temp_29062 & __temp_29023;
        let __temp_29064 = __temp_29063 & __temp_29010;
        let __temp_29065 = __temp_29064 & __temp_29007;
        let __temp_29066 = if __temp_29065 { self.__reg_g_min_355 } else { __temp_28994 };
        self.__reg_g_row_354_next = __temp_29066;
        self.__reg_stage_18_tile_addr_48_next = self.__reg_stage_17_tile_addr_49;
        self.__reg_stage_12_valid_149_next = self.__reg_stage_11_valid_150;
        self.__reg_stage_11_z_80_next = self.__reg_stage_10_z_81;
        let __temp_29067 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29068 = __temp_29067 & 0x3fffffffu32;
        let __temp_29069 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29070 = __temp_29069 & 0x3fffffffu32;
        let __temp_29071 = self.__reg_state_7 == 0x3u32;
        let __temp_29072 = __temp_29071 & self.__reg_bus_enable_6;
        let __temp_29073 = if __temp_29072 { __temp_29070 } else { __temp_29068 };
        let __temp_29074 = __temp_29073 >> 0x2u32;
        let __temp_29075 = __temp_29074 & 0xfffffffu32;
        let __temp_29076 = __temp_29075 & 0xffffffu32;
        let __temp_29077 = __temp_29076 & 0xfffffu32;
        let __temp_29078 = __temp_29077 & 0x3fu32;
        let __temp_29079 = __temp_29078 == 0x0u32;
        let __temp_29080 = self.__reg_state_7 == 0x3u32;
        let __temp_29081 = __temp_29080 & self.__reg_bus_enable_6;
        let __temp_29082 = __temp_29081 & self.__reg_bus_write_5;
        let __temp_29083 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29084 = __temp_29083 & 0x3fffffffu32;
        let __temp_29085 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29086 = __temp_29085 & 0x3fffffffu32;
        let __temp_29087 = self.__reg_state_7 == 0x3u32;
        let __temp_29088 = __temp_29087 & self.__reg_bus_enable_6;
        let __temp_29089 = if __temp_29088 { __temp_29086 } else { __temp_29084 };
        let __temp_29090 = __temp_29089 >> 0x2u32;
        let __temp_29091 = __temp_29090 & 0xfffffffu32;
        let __temp_29092 = __temp_29091 & 0xffffffu32;
        let __temp_29093 = __temp_29092 >> 0x14u32;
        let __temp_29094 = __temp_29093 & 0xfu32;
        let __temp_29095 = __temp_29094 == 0x4u32;
        let __temp_29096 = self.__reg_count_12 >> 0x5u32;
        let __temp_29097 = __temp_29096 & 0x1u32;
        let __temp_29098 = __temp_29097 != 0x0u32;
        let __temp_29099 = !__temp_29098;
        let __temp_29100 = !false;
        let __temp_29101 = __temp_29100 & __temp_29099;
        let __temp_29102 = self.__reg_state_7 == 0x3u32;
        let __temp_29103 = __temp_29102 & self.__reg_bus_enable_6;
        let __temp_29104 = __temp_29103 & self.__reg_bus_write_5;
        let __temp_29105 = __temp_29104 | __temp_29101;
        let __temp_29106 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29107 = __temp_29106 & 0x3fffffffu32;
        let __temp_29108 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29109 = __temp_29108 & 0x3fffffffu32;
        let __temp_29110 = self.__reg_state_7 == 0x3u32;
        let __temp_29111 = __temp_29110 & self.__reg_bus_enable_6;
        let __temp_29112 = if __temp_29111 { __temp_29109 } else { __temp_29107 };
        let __temp_29113 = __temp_29112 >> 0x2u32;
        let __temp_29114 = __temp_29113 & 0xfffffffu32;
        let __temp_29115 = __temp_29114 >> 0x18u32;
        let __temp_29116 = __temp_29115 & 0xfu32;
        let __temp_29117 = __temp_29116 == 0x0u32;
        let __temp_29118 = self.__reg_count_15 >> 0x5u32;
        let __temp_29119 = __temp_29118 & 0x1u32;
        let __temp_29120 = __temp_29119 != 0x0u32;
        let __temp_29121 = !__temp_29120;
        let __temp_29122 = !false;
        let __temp_29123 = __temp_29122 & __temp_29121;
        let __temp_29124 = self.__reg_state_7 == 0x3u32;
        let __temp_29125 = __temp_29124 & self.__reg_bus_enable_6;
        let __temp_29126 = __temp_29125 & self.__reg_bus_write_5;
        let __temp_29127 = __temp_29126 | __temp_29123;
        let __temp_29128 = self.__reg_state_7 == 0x3u32;
        let __temp_29129 = __temp_29128 & self.__reg_bus_enable_6;
        let __temp_29130 = self.__reg_state_7 == 0x0u32;
        let __temp_29131 = __temp_29130 | __temp_29129;
        let __temp_29132 = __temp_29131 & __temp_29127;
        let __temp_29133 = __temp_29132 & __temp_29117;
        let __temp_29134 = __temp_29133 & __temp_29105;
        let __temp_29135 = __temp_29134 & __temp_29095;
        let __temp_29136 = __temp_29135 & __temp_29082;
        let __temp_29137 = __temp_29136 & __temp_29079;
        let __temp_29138 = if __temp_29137 { self.__reg_w_inverse_dx_188 } else { self.__reg_w_inverse_dx_mirror_187 };
        self.__reg_w_inverse_dx_mirror_187_next = __temp_29138;
        let __temp_29139 = true as u32;
        let __temp_29140 = __temp_29139 << 0x8u32;
        let __temp_29141 = __temp_29140 | 0x0u32;
        let __temp_29142 = __temp_29141.wrapping_sub(self.__reg_stage_19_a_167);
        let __temp_29143 = __temp_29142 & 0x1ffu32;
        let __temp_29144 = self.__reg_blend_settings_299 & 0x3u32;
        let __temp_29145 = __temp_29144 == 0x2u32;
        let __temp_29146 = if __temp_29145 { self.__reg_stage_19_a_167 } else { __temp_29143 };
        let __temp_29147 = true as u32;
        let __temp_29148 = __temp_29147 << 0x8u32;
        let __temp_29149 = __temp_29148 | 0x0u32;
        let __temp_29150 = self.__reg_blend_settings_299 & 0x3u32;
        let __temp_29151 = __temp_29150 == 0x1u32;
        let __temp_29152 = if __temp_29151 { __temp_29149 } else { __temp_29146 };
        let __temp_29153 = self.__reg_blend_settings_299 & 0x3u32;
        let __temp_29154 = __temp_29153 == 0x0u32;
        let __temp_29155 = if __temp_29154 { 0x0u32 } else { __temp_29152 };
        self.__reg_stage_20_blend_src_factor_301_next = __temp_29155;
        let __temp_29156 = self.__reg_bus_write_data_1 as u128;
        let __temp_29157 = __temp_29156 << 0x60u32;
        let __temp_29158 = __temp_29157 | 0x0u128;
        let __temp_29159 = 0x0u32 as u64;
        let __temp_29160 = self.__reg_bus_write_data_1 as u64;
        let __temp_29161 = __temp_29159 << 0x20u32;
        let __temp_29162 = __temp_29161 | __temp_29160;
        let __temp_29163 = __temp_29162 as u128;
        let __temp_29164 = 0x0u64 as u128;
        let __temp_29165 = __temp_29163 << 0x40u32;
        let __temp_29166 = __temp_29165 | __temp_29164;
        let __temp_29167 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29168 = __temp_29167 & 0x3fffffffu32;
        let __temp_29169 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29170 = __temp_29169 & 0x3fffffffu32;
        let __temp_29171 = self.__reg_state_7 == 0x3u32;
        let __temp_29172 = __temp_29171 & self.__reg_bus_enable_6;
        let __temp_29173 = if __temp_29172 { __temp_29170 } else { __temp_29168 };
        let __temp_29174 = __temp_29173 & 0x3u32;
        let __temp_29175 = __temp_29174 == 0x2u32;
        let __temp_29176 = if __temp_29175 { __temp_29166 } else { __temp_29158 };
        let __temp_29177 = 0x0u64 as u128;
        let __temp_29178 = self.__reg_bus_write_data_1 as u128;
        let __temp_29179 = __temp_29177 << 0x20u32;
        let __temp_29180 = __temp_29179 | __temp_29178;
        let __temp_29181 = 0x0u32 as u128;
        let __temp_29182 = __temp_29180 << 0x20u32;
        let __temp_29183 = __temp_29182 | __temp_29181;
        let __temp_29184 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29185 = __temp_29184 & 0x3fffffffu32;
        let __temp_29186 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29187 = __temp_29186 & 0x3fffffffu32;
        let __temp_29188 = self.__reg_state_7 == 0x3u32;
        let __temp_29189 = __temp_29188 & self.__reg_bus_enable_6;
        let __temp_29190 = if __temp_29189 { __temp_29187 } else { __temp_29185 };
        let __temp_29191 = __temp_29190 & 0x3u32;
        let __temp_29192 = __temp_29191 == 0x1u32;
        let __temp_29193 = if __temp_29192 { __temp_29183 } else { __temp_29176 };
        let __temp_29194 = self.__reg_bus_write_data_1 as u128;
        let __temp_29195 = 0x0u128 << 0x20u32;
        let __temp_29196 = __temp_29195 | __temp_29194;
        let __temp_29197 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29198 = __temp_29197 & 0x3fffffffu32;
        let __temp_29199 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29200 = __temp_29199 & 0x3fffffffu32;
        let __temp_29201 = self.__reg_state_7 == 0x3u32;
        let __temp_29202 = __temp_29201 & self.__reg_bus_enable_6;
        let __temp_29203 = if __temp_29202 { __temp_29200 } else { __temp_29198 };
        let __temp_29204 = __temp_29203 & 0x3u32;
        let __temp_29205 = __temp_29204 == 0x0u32;
        let __temp_29206 = if __temp_29205 { __temp_29196 } else { __temp_29193 };
        let __temp_29207 = __temp_29206 as u32;
        let __temp_29208 = __temp_29207 & 0xffffffu32;
        let __temp_29209 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29210 = __temp_29209 & 0x3fffffffu32;
        let __temp_29211 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29212 = __temp_29211 & 0x3fffffffu32;
        let __temp_29213 = self.__reg_state_7 == 0x3u32;
        let __temp_29214 = __temp_29213 & self.__reg_bus_enable_6;
        let __temp_29215 = if __temp_29214 { __temp_29212 } else { __temp_29210 };
        let __temp_29216 = __temp_29215 >> 0x2u32;
        let __temp_29217 = __temp_29216 & 0xfffffffu32;
        let __temp_29218 = __temp_29217 & 0xffffffu32;
        let __temp_29219 = __temp_29218 & 0xfffffu32;
        let __temp_29220 = __temp_29219 & 0x3fu32;
        let __temp_29221 = __temp_29220 == 0x10u32;
        let __temp_29222 = self.__reg_state_7 == 0x3u32;
        let __temp_29223 = __temp_29222 & self.__reg_bus_enable_6;
        let __temp_29224 = __temp_29223 & self.__reg_bus_write_5;
        let __temp_29225 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29226 = __temp_29225 & 0x3fffffffu32;
        let __temp_29227 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29228 = __temp_29227 & 0x3fffffffu32;
        let __temp_29229 = self.__reg_state_7 == 0x3u32;
        let __temp_29230 = __temp_29229 & self.__reg_bus_enable_6;
        let __temp_29231 = if __temp_29230 { __temp_29228 } else { __temp_29226 };
        let __temp_29232 = __temp_29231 >> 0x2u32;
        let __temp_29233 = __temp_29232 & 0xfffffffu32;
        let __temp_29234 = __temp_29233 & 0xffffffu32;
        let __temp_29235 = __temp_29234 >> 0x14u32;
        let __temp_29236 = __temp_29235 & 0xfu32;
        let __temp_29237 = __temp_29236 == 0x4u32;
        let __temp_29238 = self.__reg_count_12 >> 0x5u32;
        let __temp_29239 = __temp_29238 & 0x1u32;
        let __temp_29240 = __temp_29239 != 0x0u32;
        let __temp_29241 = !__temp_29240;
        let __temp_29242 = !false;
        let __temp_29243 = __temp_29242 & __temp_29241;
        let __temp_29244 = self.__reg_state_7 == 0x3u32;
        let __temp_29245 = __temp_29244 & self.__reg_bus_enable_6;
        let __temp_29246 = __temp_29245 & self.__reg_bus_write_5;
        let __temp_29247 = __temp_29246 | __temp_29243;
        let __temp_29248 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29249 = __temp_29248 & 0x3fffffffu32;
        let __temp_29250 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29251 = __temp_29250 & 0x3fffffffu32;
        let __temp_29252 = self.__reg_state_7 == 0x3u32;
        let __temp_29253 = __temp_29252 & self.__reg_bus_enable_6;
        let __temp_29254 = if __temp_29253 { __temp_29251 } else { __temp_29249 };
        let __temp_29255 = __temp_29254 >> 0x2u32;
        let __temp_29256 = __temp_29255 & 0xfffffffu32;
        let __temp_29257 = __temp_29256 >> 0x18u32;
        let __temp_29258 = __temp_29257 & 0xfu32;
        let __temp_29259 = __temp_29258 == 0x0u32;
        let __temp_29260 = self.__reg_count_15 >> 0x5u32;
        let __temp_29261 = __temp_29260 & 0x1u32;
        let __temp_29262 = __temp_29261 != 0x0u32;
        let __temp_29263 = !__temp_29262;
        let __temp_29264 = !false;
        let __temp_29265 = __temp_29264 & __temp_29263;
        let __temp_29266 = self.__reg_state_7 == 0x3u32;
        let __temp_29267 = __temp_29266 & self.__reg_bus_enable_6;
        let __temp_29268 = __temp_29267 & self.__reg_bus_write_5;
        let __temp_29269 = __temp_29268 | __temp_29265;
        let __temp_29270 = self.__reg_state_7 == 0x3u32;
        let __temp_29271 = __temp_29270 & self.__reg_bus_enable_6;
        let __temp_29272 = self.__reg_state_7 == 0x0u32;
        let __temp_29273 = __temp_29272 | __temp_29271;
        let __temp_29274 = __temp_29273 & __temp_29269;
        let __temp_29275 = __temp_29274 & __temp_29259;
        let __temp_29276 = __temp_29275 & __temp_29247;
        let __temp_29277 = __temp_29276 & __temp_29237;
        let __temp_29278 = __temp_29277 & __temp_29224;
        let __temp_29279 = __temp_29278 & __temp_29221;
        let __temp_29280 = if __temp_29279 { __temp_29208 } else { self.__reg_g_min_355 };
        self.__reg_g_min_355_next = __temp_29280;
        self.__reg_stage_16_g_333_next = self.__reg_stage_15_g_334;
        let __temp_29281 = self.register_file_0_read_port_1_value & 0xffffu32;
        let __temp_29282 = __temp_29281 << 0x10u32;
        let __temp_29283 = __temp_29282 | 0x0u32;
        let __temp_29284 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_29285 = __temp_29284 & 0x7ffu32;
        let __temp_29286 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29287 = __temp_29286 & 0x1u32;
        let __temp_29288 = __temp_29287 != 0x0u32;
        let __temp_29289 = __temp_29288 as u32;
        let __temp_29290 = __temp_29289 << 0x1u32;
        let __temp_29291 = __temp_29289 | __temp_29290;
        let __temp_29292 = __temp_29289 << 0x2u32;
        let __temp_29293 = __temp_29291 | __temp_29292;
        let __temp_29294 = __temp_29289 << 0x3u32;
        let __temp_29295 = __temp_29293 | __temp_29294;
        let __temp_29296 = __temp_29289 << 0x4u32;
        let __temp_29297 = __temp_29295 | __temp_29296;
        let __temp_29298 = __temp_29289 << 0x5u32;
        let __temp_29299 = __temp_29297 | __temp_29298;
        let __temp_29300 = __temp_29289 << 0x6u32;
        let __temp_29301 = __temp_29299 | __temp_29300;
        let __temp_29302 = __temp_29289 << 0x7u32;
        let __temp_29303 = __temp_29301 | __temp_29302;
        let __temp_29304 = __temp_29289 << 0x8u32;
        let __temp_29305 = __temp_29303 | __temp_29304;
        let __temp_29306 = __temp_29289 << 0x9u32;
        let __temp_29307 = __temp_29305 | __temp_29306;
        let __temp_29308 = __temp_29289 << 0xau32;
        let __temp_29309 = __temp_29307 | __temp_29308;
        let __temp_29310 = __temp_29289 << 0xbu32;
        let __temp_29311 = __temp_29309 | __temp_29310;
        let __temp_29312 = __temp_29289 << 0xcu32;
        let __temp_29313 = __temp_29311 | __temp_29312;
        let __temp_29314 = __temp_29289 << 0xdu32;
        let __temp_29315 = __temp_29313 | __temp_29314;
        let __temp_29316 = __temp_29289 << 0xeu32;
        let __temp_29317 = __temp_29315 | __temp_29316;
        let __temp_29318 = __temp_29289 << 0xfu32;
        let __temp_29319 = __temp_29317 | __temp_29318;
        let __temp_29320 = __temp_29289 << 0x10u32;
        let __temp_29321 = __temp_29319 | __temp_29320;
        let __temp_29322 = __temp_29289 << 0x11u32;
        let __temp_29323 = __temp_29321 | __temp_29322;
        let __temp_29324 = __temp_29289 << 0x12u32;
        let __temp_29325 = __temp_29323 | __temp_29324;
        let __temp_29326 = __temp_29289 << 0x13u32;
        let __temp_29327 = __temp_29325 | __temp_29326;
        let __temp_29328 = __temp_29289 << 0x14u32;
        let __temp_29329 = __temp_29327 | __temp_29328;
        let __temp_29330 = __temp_29329 << 0xbu32;
        let __temp_29331 = __temp_29330 | __temp_29285;
        let __temp_29332 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_29333 = __temp_29332 & 0x1fu32;
        let __temp_29334 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_29335 = __temp_29334 & 0x3fu32;
        let __temp_29336 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29337 = __temp_29336 & 0x1u32;
        let __temp_29338 = __temp_29337 != 0x0u32;
        let __temp_29339 = __temp_29338 as u32;
        let __temp_29340 = __temp_29339 << 0x1u32;
        let __temp_29341 = __temp_29339 | __temp_29340;
        let __temp_29342 = __temp_29339 << 0x2u32;
        let __temp_29343 = __temp_29341 | __temp_29342;
        let __temp_29344 = __temp_29339 << 0x3u32;
        let __temp_29345 = __temp_29343 | __temp_29344;
        let __temp_29346 = __temp_29339 << 0x4u32;
        let __temp_29347 = __temp_29345 | __temp_29346;
        let __temp_29348 = __temp_29339 << 0x5u32;
        let __temp_29349 = __temp_29347 | __temp_29348;
        let __temp_29350 = __temp_29339 << 0x6u32;
        let __temp_29351 = __temp_29349 | __temp_29350;
        let __temp_29352 = __temp_29339 << 0x7u32;
        let __temp_29353 = __temp_29351 | __temp_29352;
        let __temp_29354 = __temp_29339 << 0x8u32;
        let __temp_29355 = __temp_29353 | __temp_29354;
        let __temp_29356 = __temp_29339 << 0x9u32;
        let __temp_29357 = __temp_29355 | __temp_29356;
        let __temp_29358 = __temp_29339 << 0xau32;
        let __temp_29359 = __temp_29357 | __temp_29358;
        let __temp_29360 = __temp_29339 << 0xbu32;
        let __temp_29361 = __temp_29359 | __temp_29360;
        let __temp_29362 = __temp_29339 << 0xcu32;
        let __temp_29363 = __temp_29361 | __temp_29362;
        let __temp_29364 = __temp_29339 << 0xdu32;
        let __temp_29365 = __temp_29363 | __temp_29364;
        let __temp_29366 = __temp_29339 << 0xeu32;
        let __temp_29367 = __temp_29365 | __temp_29366;
        let __temp_29368 = __temp_29339 << 0xfu32;
        let __temp_29369 = __temp_29367 | __temp_29368;
        let __temp_29370 = __temp_29339 << 0x10u32;
        let __temp_29371 = __temp_29369 | __temp_29370;
        let __temp_29372 = __temp_29339 << 0x11u32;
        let __temp_29373 = __temp_29371 | __temp_29372;
        let __temp_29374 = __temp_29339 << 0x12u32;
        let __temp_29375 = __temp_29373 | __temp_29374;
        let __temp_29376 = __temp_29339 << 0x13u32;
        let __temp_29377 = __temp_29375 | __temp_29376;
        let __temp_29378 = __temp_29339 << 0x14u32;
        let __temp_29379 = __temp_29377 | __temp_29378;
        let __temp_29380 = __temp_29379 << 0x6u32;
        let __temp_29381 = __temp_29380 | __temp_29335;
        let __temp_29382 = __temp_29381 << 0x5u32;
        let __temp_29383 = __temp_29382 | __temp_29333;
        let __temp_29384 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_29385 = __temp_29384 & 0x1fu32;
        let __temp_29386 = __temp_29385 == 0x8u32;
        let __temp_29387 = if __temp_29386 { __temp_29383 } else { __temp_29331 };
        let __temp_29388 = self.register_file_0_read_port_0_value.wrapping_add(__temp_29387);
        let __temp_29389 = __temp_29388 >> 0x1u32;
        let __temp_29390 = __temp_29389 & 0x1u32;
        let __temp_29391 = __temp_29390 != 0x0u32;
        let __temp_29392 = !__temp_29391;
        let __temp_29393 = if __temp_29392 { self.register_file_0_read_port_1_value } else { __temp_29283 };
        let __temp_29394 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_29395 = __temp_29394 & 0x7u32;
        let __temp_29396 = __temp_29395 & 0x3u32;
        let __temp_29397 = __temp_29396 == 0x1u32;
        let __temp_29398 = if __temp_29397 { __temp_29393 } else { self.register_file_0_read_port_1_value };
        let __temp_29399 = self.register_file_0_read_port_1_value & 0xffu32;
        let __temp_29400 = __temp_29399 << 0x18u32;
        let __temp_29401 = __temp_29400 | 0x0u32;
        let __temp_29402 = self.register_file_0_read_port_1_value & 0xffu32;
        let __temp_29403 = 0x0u32 << 0x8u32;
        let __temp_29404 = __temp_29403 | __temp_29402;
        let __temp_29405 = __temp_29404 << 0x10u32;
        let __temp_29406 = __temp_29405 | 0x0u32;
        let __temp_29407 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_29408 = __temp_29407 & 0x7ffu32;
        let __temp_29409 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29410 = __temp_29409 & 0x1u32;
        let __temp_29411 = __temp_29410 != 0x0u32;
        let __temp_29412 = __temp_29411 as u32;
        let __temp_29413 = __temp_29412 << 0x1u32;
        let __temp_29414 = __temp_29412 | __temp_29413;
        let __temp_29415 = __temp_29412 << 0x2u32;
        let __temp_29416 = __temp_29414 | __temp_29415;
        let __temp_29417 = __temp_29412 << 0x3u32;
        let __temp_29418 = __temp_29416 | __temp_29417;
        let __temp_29419 = __temp_29412 << 0x4u32;
        let __temp_29420 = __temp_29418 | __temp_29419;
        let __temp_29421 = __temp_29412 << 0x5u32;
        let __temp_29422 = __temp_29420 | __temp_29421;
        let __temp_29423 = __temp_29412 << 0x6u32;
        let __temp_29424 = __temp_29422 | __temp_29423;
        let __temp_29425 = __temp_29412 << 0x7u32;
        let __temp_29426 = __temp_29424 | __temp_29425;
        let __temp_29427 = __temp_29412 << 0x8u32;
        let __temp_29428 = __temp_29426 | __temp_29427;
        let __temp_29429 = __temp_29412 << 0x9u32;
        let __temp_29430 = __temp_29428 | __temp_29429;
        let __temp_29431 = __temp_29412 << 0xau32;
        let __temp_29432 = __temp_29430 | __temp_29431;
        let __temp_29433 = __temp_29412 << 0xbu32;
        let __temp_29434 = __temp_29432 | __temp_29433;
        let __temp_29435 = __temp_29412 << 0xcu32;
        let __temp_29436 = __temp_29434 | __temp_29435;
        let __temp_29437 = __temp_29412 << 0xdu32;
        let __temp_29438 = __temp_29436 | __temp_29437;
        let __temp_29439 = __temp_29412 << 0xeu32;
        let __temp_29440 = __temp_29438 | __temp_29439;
        let __temp_29441 = __temp_29412 << 0xfu32;
        let __temp_29442 = __temp_29440 | __temp_29441;
        let __temp_29443 = __temp_29412 << 0x10u32;
        let __temp_29444 = __temp_29442 | __temp_29443;
        let __temp_29445 = __temp_29412 << 0x11u32;
        let __temp_29446 = __temp_29444 | __temp_29445;
        let __temp_29447 = __temp_29412 << 0x12u32;
        let __temp_29448 = __temp_29446 | __temp_29447;
        let __temp_29449 = __temp_29412 << 0x13u32;
        let __temp_29450 = __temp_29448 | __temp_29449;
        let __temp_29451 = __temp_29412 << 0x14u32;
        let __temp_29452 = __temp_29450 | __temp_29451;
        let __temp_29453 = __temp_29452 << 0xbu32;
        let __temp_29454 = __temp_29453 | __temp_29408;
        let __temp_29455 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_29456 = __temp_29455 & 0x1fu32;
        let __temp_29457 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_29458 = __temp_29457 & 0x3fu32;
        let __temp_29459 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29460 = __temp_29459 & 0x1u32;
        let __temp_29461 = __temp_29460 != 0x0u32;
        let __temp_29462 = __temp_29461 as u32;
        let __temp_29463 = __temp_29462 << 0x1u32;
        let __temp_29464 = __temp_29462 | __temp_29463;
        let __temp_29465 = __temp_29462 << 0x2u32;
        let __temp_29466 = __temp_29464 | __temp_29465;
        let __temp_29467 = __temp_29462 << 0x3u32;
        let __temp_29468 = __temp_29466 | __temp_29467;
        let __temp_29469 = __temp_29462 << 0x4u32;
        let __temp_29470 = __temp_29468 | __temp_29469;
        let __temp_29471 = __temp_29462 << 0x5u32;
        let __temp_29472 = __temp_29470 | __temp_29471;
        let __temp_29473 = __temp_29462 << 0x6u32;
        let __temp_29474 = __temp_29472 | __temp_29473;
        let __temp_29475 = __temp_29462 << 0x7u32;
        let __temp_29476 = __temp_29474 | __temp_29475;
        let __temp_29477 = __temp_29462 << 0x8u32;
        let __temp_29478 = __temp_29476 | __temp_29477;
        let __temp_29479 = __temp_29462 << 0x9u32;
        let __temp_29480 = __temp_29478 | __temp_29479;
        let __temp_29481 = __temp_29462 << 0xau32;
        let __temp_29482 = __temp_29480 | __temp_29481;
        let __temp_29483 = __temp_29462 << 0xbu32;
        let __temp_29484 = __temp_29482 | __temp_29483;
        let __temp_29485 = __temp_29462 << 0xcu32;
        let __temp_29486 = __temp_29484 | __temp_29485;
        let __temp_29487 = __temp_29462 << 0xdu32;
        let __temp_29488 = __temp_29486 | __temp_29487;
        let __temp_29489 = __temp_29462 << 0xeu32;
        let __temp_29490 = __temp_29488 | __temp_29489;
        let __temp_29491 = __temp_29462 << 0xfu32;
        let __temp_29492 = __temp_29490 | __temp_29491;
        let __temp_29493 = __temp_29462 << 0x10u32;
        let __temp_29494 = __temp_29492 | __temp_29493;
        let __temp_29495 = __temp_29462 << 0x11u32;
        let __temp_29496 = __temp_29494 | __temp_29495;
        let __temp_29497 = __temp_29462 << 0x12u32;
        let __temp_29498 = __temp_29496 | __temp_29497;
        let __temp_29499 = __temp_29462 << 0x13u32;
        let __temp_29500 = __temp_29498 | __temp_29499;
        let __temp_29501 = __temp_29462 << 0x14u32;
        let __temp_29502 = __temp_29500 | __temp_29501;
        let __temp_29503 = __temp_29502 << 0x6u32;
        let __temp_29504 = __temp_29503 | __temp_29458;
        let __temp_29505 = __temp_29504 << 0x5u32;
        let __temp_29506 = __temp_29505 | __temp_29456;
        let __temp_29507 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_29508 = __temp_29507 & 0x1fu32;
        let __temp_29509 = __temp_29508 == 0x8u32;
        let __temp_29510 = if __temp_29509 { __temp_29506 } else { __temp_29454 };
        let __temp_29511 = self.register_file_0_read_port_0_value.wrapping_add(__temp_29510);
        let __temp_29512 = __temp_29511 & 0x3u32;
        let __temp_29513 = __temp_29512 == 0x2u32;
        let __temp_29514 = if __temp_29513 { __temp_29406 } else { __temp_29401 };
        let __temp_29515 = self.register_file_0_read_port_1_value & 0xffu32;
        let __temp_29516 = 0x0u32 << 0x8u32;
        let __temp_29517 = __temp_29516 | __temp_29515;
        let __temp_29518 = __temp_29517 << 0x8u32;
        let __temp_29519 = __temp_29518 | 0x0u32;
        let __temp_29520 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_29521 = __temp_29520 & 0x7ffu32;
        let __temp_29522 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29523 = __temp_29522 & 0x1u32;
        let __temp_29524 = __temp_29523 != 0x0u32;
        let __temp_29525 = __temp_29524 as u32;
        let __temp_29526 = __temp_29525 << 0x1u32;
        let __temp_29527 = __temp_29525 | __temp_29526;
        let __temp_29528 = __temp_29525 << 0x2u32;
        let __temp_29529 = __temp_29527 | __temp_29528;
        let __temp_29530 = __temp_29525 << 0x3u32;
        let __temp_29531 = __temp_29529 | __temp_29530;
        let __temp_29532 = __temp_29525 << 0x4u32;
        let __temp_29533 = __temp_29531 | __temp_29532;
        let __temp_29534 = __temp_29525 << 0x5u32;
        let __temp_29535 = __temp_29533 | __temp_29534;
        let __temp_29536 = __temp_29525 << 0x6u32;
        let __temp_29537 = __temp_29535 | __temp_29536;
        let __temp_29538 = __temp_29525 << 0x7u32;
        let __temp_29539 = __temp_29537 | __temp_29538;
        let __temp_29540 = __temp_29525 << 0x8u32;
        let __temp_29541 = __temp_29539 | __temp_29540;
        let __temp_29542 = __temp_29525 << 0x9u32;
        let __temp_29543 = __temp_29541 | __temp_29542;
        let __temp_29544 = __temp_29525 << 0xau32;
        let __temp_29545 = __temp_29543 | __temp_29544;
        let __temp_29546 = __temp_29525 << 0xbu32;
        let __temp_29547 = __temp_29545 | __temp_29546;
        let __temp_29548 = __temp_29525 << 0xcu32;
        let __temp_29549 = __temp_29547 | __temp_29548;
        let __temp_29550 = __temp_29525 << 0xdu32;
        let __temp_29551 = __temp_29549 | __temp_29550;
        let __temp_29552 = __temp_29525 << 0xeu32;
        let __temp_29553 = __temp_29551 | __temp_29552;
        let __temp_29554 = __temp_29525 << 0xfu32;
        let __temp_29555 = __temp_29553 | __temp_29554;
        let __temp_29556 = __temp_29525 << 0x10u32;
        let __temp_29557 = __temp_29555 | __temp_29556;
        let __temp_29558 = __temp_29525 << 0x11u32;
        let __temp_29559 = __temp_29557 | __temp_29558;
        let __temp_29560 = __temp_29525 << 0x12u32;
        let __temp_29561 = __temp_29559 | __temp_29560;
        let __temp_29562 = __temp_29525 << 0x13u32;
        let __temp_29563 = __temp_29561 | __temp_29562;
        let __temp_29564 = __temp_29525 << 0x14u32;
        let __temp_29565 = __temp_29563 | __temp_29564;
        let __temp_29566 = __temp_29565 << 0xbu32;
        let __temp_29567 = __temp_29566 | __temp_29521;
        let __temp_29568 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_29569 = __temp_29568 & 0x1fu32;
        let __temp_29570 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_29571 = __temp_29570 & 0x3fu32;
        let __temp_29572 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29573 = __temp_29572 & 0x1u32;
        let __temp_29574 = __temp_29573 != 0x0u32;
        let __temp_29575 = __temp_29574 as u32;
        let __temp_29576 = __temp_29575 << 0x1u32;
        let __temp_29577 = __temp_29575 | __temp_29576;
        let __temp_29578 = __temp_29575 << 0x2u32;
        let __temp_29579 = __temp_29577 | __temp_29578;
        let __temp_29580 = __temp_29575 << 0x3u32;
        let __temp_29581 = __temp_29579 | __temp_29580;
        let __temp_29582 = __temp_29575 << 0x4u32;
        let __temp_29583 = __temp_29581 | __temp_29582;
        let __temp_29584 = __temp_29575 << 0x5u32;
        let __temp_29585 = __temp_29583 | __temp_29584;
        let __temp_29586 = __temp_29575 << 0x6u32;
        let __temp_29587 = __temp_29585 | __temp_29586;
        let __temp_29588 = __temp_29575 << 0x7u32;
        let __temp_29589 = __temp_29587 | __temp_29588;
        let __temp_29590 = __temp_29575 << 0x8u32;
        let __temp_29591 = __temp_29589 | __temp_29590;
        let __temp_29592 = __temp_29575 << 0x9u32;
        let __temp_29593 = __temp_29591 | __temp_29592;
        let __temp_29594 = __temp_29575 << 0xau32;
        let __temp_29595 = __temp_29593 | __temp_29594;
        let __temp_29596 = __temp_29575 << 0xbu32;
        let __temp_29597 = __temp_29595 | __temp_29596;
        let __temp_29598 = __temp_29575 << 0xcu32;
        let __temp_29599 = __temp_29597 | __temp_29598;
        let __temp_29600 = __temp_29575 << 0xdu32;
        let __temp_29601 = __temp_29599 | __temp_29600;
        let __temp_29602 = __temp_29575 << 0xeu32;
        let __temp_29603 = __temp_29601 | __temp_29602;
        let __temp_29604 = __temp_29575 << 0xfu32;
        let __temp_29605 = __temp_29603 | __temp_29604;
        let __temp_29606 = __temp_29575 << 0x10u32;
        let __temp_29607 = __temp_29605 | __temp_29606;
        let __temp_29608 = __temp_29575 << 0x11u32;
        let __temp_29609 = __temp_29607 | __temp_29608;
        let __temp_29610 = __temp_29575 << 0x12u32;
        let __temp_29611 = __temp_29609 | __temp_29610;
        let __temp_29612 = __temp_29575 << 0x13u32;
        let __temp_29613 = __temp_29611 | __temp_29612;
        let __temp_29614 = __temp_29575 << 0x14u32;
        let __temp_29615 = __temp_29613 | __temp_29614;
        let __temp_29616 = __temp_29615 << 0x6u32;
        let __temp_29617 = __temp_29616 | __temp_29571;
        let __temp_29618 = __temp_29617 << 0x5u32;
        let __temp_29619 = __temp_29618 | __temp_29569;
        let __temp_29620 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_29621 = __temp_29620 & 0x1fu32;
        let __temp_29622 = __temp_29621 == 0x8u32;
        let __temp_29623 = if __temp_29622 { __temp_29619 } else { __temp_29567 };
        let __temp_29624 = self.register_file_0_read_port_0_value.wrapping_add(__temp_29623);
        let __temp_29625 = __temp_29624 & 0x3u32;
        let __temp_29626 = __temp_29625 == 0x1u32;
        let __temp_29627 = if __temp_29626 { __temp_29519 } else { __temp_29514 };
        let __temp_29628 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_29629 = __temp_29628 & 0x7ffu32;
        let __temp_29630 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29631 = __temp_29630 & 0x1u32;
        let __temp_29632 = __temp_29631 != 0x0u32;
        let __temp_29633 = __temp_29632 as u32;
        let __temp_29634 = __temp_29633 << 0x1u32;
        let __temp_29635 = __temp_29633 | __temp_29634;
        let __temp_29636 = __temp_29633 << 0x2u32;
        let __temp_29637 = __temp_29635 | __temp_29636;
        let __temp_29638 = __temp_29633 << 0x3u32;
        let __temp_29639 = __temp_29637 | __temp_29638;
        let __temp_29640 = __temp_29633 << 0x4u32;
        let __temp_29641 = __temp_29639 | __temp_29640;
        let __temp_29642 = __temp_29633 << 0x5u32;
        let __temp_29643 = __temp_29641 | __temp_29642;
        let __temp_29644 = __temp_29633 << 0x6u32;
        let __temp_29645 = __temp_29643 | __temp_29644;
        let __temp_29646 = __temp_29633 << 0x7u32;
        let __temp_29647 = __temp_29645 | __temp_29646;
        let __temp_29648 = __temp_29633 << 0x8u32;
        let __temp_29649 = __temp_29647 | __temp_29648;
        let __temp_29650 = __temp_29633 << 0x9u32;
        let __temp_29651 = __temp_29649 | __temp_29650;
        let __temp_29652 = __temp_29633 << 0xau32;
        let __temp_29653 = __temp_29651 | __temp_29652;
        let __temp_29654 = __temp_29633 << 0xbu32;
        let __temp_29655 = __temp_29653 | __temp_29654;
        let __temp_29656 = __temp_29633 << 0xcu32;
        let __temp_29657 = __temp_29655 | __temp_29656;
        let __temp_29658 = __temp_29633 << 0xdu32;
        let __temp_29659 = __temp_29657 | __temp_29658;
        let __temp_29660 = __temp_29633 << 0xeu32;
        let __temp_29661 = __temp_29659 | __temp_29660;
        let __temp_29662 = __temp_29633 << 0xfu32;
        let __temp_29663 = __temp_29661 | __temp_29662;
        let __temp_29664 = __temp_29633 << 0x10u32;
        let __temp_29665 = __temp_29663 | __temp_29664;
        let __temp_29666 = __temp_29633 << 0x11u32;
        let __temp_29667 = __temp_29665 | __temp_29666;
        let __temp_29668 = __temp_29633 << 0x12u32;
        let __temp_29669 = __temp_29667 | __temp_29668;
        let __temp_29670 = __temp_29633 << 0x13u32;
        let __temp_29671 = __temp_29669 | __temp_29670;
        let __temp_29672 = __temp_29633 << 0x14u32;
        let __temp_29673 = __temp_29671 | __temp_29672;
        let __temp_29674 = __temp_29673 << 0xbu32;
        let __temp_29675 = __temp_29674 | __temp_29629;
        let __temp_29676 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_29677 = __temp_29676 & 0x1fu32;
        let __temp_29678 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_29679 = __temp_29678 & 0x3fu32;
        let __temp_29680 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_29681 = __temp_29680 & 0x1u32;
        let __temp_29682 = __temp_29681 != 0x0u32;
        let __temp_29683 = __temp_29682 as u32;
        let __temp_29684 = __temp_29683 << 0x1u32;
        let __temp_29685 = __temp_29683 | __temp_29684;
        let __temp_29686 = __temp_29683 << 0x2u32;
        let __temp_29687 = __temp_29685 | __temp_29686;
        let __temp_29688 = __temp_29683 << 0x3u32;
        let __temp_29689 = __temp_29687 | __temp_29688;
        let __temp_29690 = __temp_29683 << 0x4u32;
        let __temp_29691 = __temp_29689 | __temp_29690;
        let __temp_29692 = __temp_29683 << 0x5u32;
        let __temp_29693 = __temp_29691 | __temp_29692;
        let __temp_29694 = __temp_29683 << 0x6u32;
        let __temp_29695 = __temp_29693 | __temp_29694;
        let __temp_29696 = __temp_29683 << 0x7u32;
        let __temp_29697 = __temp_29695 | __temp_29696;
        let __temp_29698 = __temp_29683 << 0x8u32;
        let __temp_29699 = __temp_29697 | __temp_29698;
        let __temp_29700 = __temp_29683 << 0x9u32;
        let __temp_29701 = __temp_29699 | __temp_29700;
        let __temp_29702 = __temp_29683 << 0xau32;
        let __temp_29703 = __temp_29701 | __temp_29702;
        let __temp_29704 = __temp_29683 << 0xbu32;
        let __temp_29705 = __temp_29703 | __temp_29704;
        let __temp_29706 = __temp_29683 << 0xcu32;
        let __temp_29707 = __temp_29705 | __temp_29706;
        let __temp_29708 = __temp_29683 << 0xdu32;
        let __temp_29709 = __temp_29707 | __temp_29708;
        let __temp_29710 = __temp_29683 << 0xeu32;
        let __temp_29711 = __temp_29709 | __temp_29710;
        let __temp_29712 = __temp_29683 << 0xfu32;
        let __temp_29713 = __temp_29711 | __temp_29712;
        let __temp_29714 = __temp_29683 << 0x10u32;
        let __temp_29715 = __temp_29713 | __temp_29714;
        let __temp_29716 = __temp_29683 << 0x11u32;
        let __temp_29717 = __temp_29715 | __temp_29716;
        let __temp_29718 = __temp_29683 << 0x12u32;
        let __temp_29719 = __temp_29717 | __temp_29718;
        let __temp_29720 = __temp_29683 << 0x13u32;
        let __temp_29721 = __temp_29719 | __temp_29720;
        let __temp_29722 = __temp_29683 << 0x14u32;
        let __temp_29723 = __temp_29721 | __temp_29722;
        let __temp_29724 = __temp_29723 << 0x6u32;
        let __temp_29725 = __temp_29724 | __temp_29679;
        let __temp_29726 = __temp_29725 << 0x5u32;
        let __temp_29727 = __temp_29726 | __temp_29677;
        let __temp_29728 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_29729 = __temp_29728 & 0x1fu32;
        let __temp_29730 = __temp_29729 == 0x8u32;
        let __temp_29731 = if __temp_29730 { __temp_29727 } else { __temp_29675 };
        let __temp_29732 = self.register_file_0_read_port_0_value.wrapping_add(__temp_29731);
        let __temp_29733 = __temp_29732 & 0x3u32;
        let __temp_29734 = __temp_29733 == 0x0u32;
        let __temp_29735 = if __temp_29734 { self.register_file_0_read_port_1_value } else { __temp_29627 };
        let __temp_29736 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_29737 = __temp_29736 & 0x7u32;
        let __temp_29738 = __temp_29737 & 0x3u32;
        let __temp_29739 = __temp_29738 == 0x0u32;
        let __temp_29740 = if __temp_29739 { __temp_29735 } else { __temp_29398 };
        self.__reg_bus_write_data_1_next = __temp_29740;
        self.__reg_refinement_stage_0_q_205_next = __temp_28419;
        let __temp_29741 = self.tex_buffer3_33_read_port_0_value & 0xffu32;
        let __temp_29742 = __temp_29741 * self.__reg_stage_16_s_fract_247;
        let __temp_29743 = self.tex_buffer2_34_read_port_0_value & 0xffu32;
        let __temp_29744 = __temp_29743 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_29745 = __temp_29744.wrapping_add(__temp_29742);
        let __temp_29746 = __temp_29745 & 0x1fffu32;
        let __temp_29747 = __temp_29746 >> 0x4u32;
        let __temp_29748 = __temp_29747 & 0xffu32;
        let __temp_29749 = self.tex_buffer3_33_read_port_0_value >> 0x8u32;
        let __temp_29750 = __temp_29749 & 0xffu32;
        let __temp_29751 = __temp_29750 * self.__reg_stage_16_s_fract_247;
        let __temp_29752 = self.tex_buffer2_34_read_port_0_value >> 0x8u32;
        let __temp_29753 = __temp_29752 & 0xffu32;
        let __temp_29754 = __temp_29753 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_29755 = __temp_29754.wrapping_add(__temp_29751);
        let __temp_29756 = __temp_29755 & 0x1fffu32;
        let __temp_29757 = __temp_29756 >> 0x4u32;
        let __temp_29758 = __temp_29757 & 0xffu32;
        let __temp_29759 = self.tex_buffer3_33_read_port_0_value >> 0x10u32;
        let __temp_29760 = __temp_29759 & 0xffu32;
        let __temp_29761 = __temp_29760 * self.__reg_stage_16_s_fract_247;
        let __temp_29762 = self.tex_buffer2_34_read_port_0_value >> 0x10u32;
        let __temp_29763 = __temp_29762 & 0xffu32;
        let __temp_29764 = __temp_29763 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_29765 = __temp_29764.wrapping_add(__temp_29761);
        let __temp_29766 = __temp_29765 & 0x1fffu32;
        let __temp_29767 = __temp_29766 >> 0x4u32;
        let __temp_29768 = __temp_29767 & 0xffu32;
        let __temp_29769 = self.tex_buffer3_33_read_port_0_value >> 0x18u32;
        let __temp_29770 = __temp_29769 & 0xffu32;
        let __temp_29771 = __temp_29770 * self.__reg_stage_16_s_fract_247;
        let __temp_29772 = self.tex_buffer2_34_read_port_0_value >> 0x18u32;
        let __temp_29773 = __temp_29772 & 0xffu32;
        let __temp_29774 = __temp_29773 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_29775 = __temp_29774.wrapping_add(__temp_29771);
        let __temp_29776 = __temp_29775 & 0x1fffu32;
        let __temp_29777 = __temp_29776 >> 0x4u32;
        let __temp_29778 = __temp_29777 & 0xffu32;
        let __temp_29779 = __temp_29778 << 0x8u32;
        let __temp_29780 = __temp_29779 | __temp_29768;
        let __temp_29781 = __temp_29780 << 0x8u32;
        let __temp_29782 = __temp_29781 | __temp_29758;
        let __temp_29783 = __temp_29782 << 0x8u32;
        let __temp_29784 = __temp_29783 | __temp_29748;
        self.__reg_stage_17_upper_246_next = __temp_29784;
        let __temp_29785 = self.__reg_bus_write_data_1 as u128;
        let __temp_29786 = __temp_29785 << 0x60u32;
        let __temp_29787 = __temp_29786 | 0x0u128;
        let __temp_29788 = 0x0u32 as u64;
        let __temp_29789 = self.__reg_bus_write_data_1 as u64;
        let __temp_29790 = __temp_29788 << 0x20u32;
        let __temp_29791 = __temp_29790 | __temp_29789;
        let __temp_29792 = __temp_29791 as u128;
        let __temp_29793 = 0x0u64 as u128;
        let __temp_29794 = __temp_29792 << 0x40u32;
        let __temp_29795 = __temp_29794 | __temp_29793;
        let __temp_29796 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29797 = __temp_29796 & 0x3fffffffu32;
        let __temp_29798 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29799 = __temp_29798 & 0x3fffffffu32;
        let __temp_29800 = self.__reg_state_7 == 0x3u32;
        let __temp_29801 = __temp_29800 & self.__reg_bus_enable_6;
        let __temp_29802 = if __temp_29801 { __temp_29799 } else { __temp_29797 };
        let __temp_29803 = __temp_29802 & 0x3u32;
        let __temp_29804 = __temp_29803 == 0x2u32;
        let __temp_29805 = if __temp_29804 { __temp_29795 } else { __temp_29787 };
        let __temp_29806 = 0x0u64 as u128;
        let __temp_29807 = self.__reg_bus_write_data_1 as u128;
        let __temp_29808 = __temp_29806 << 0x20u32;
        let __temp_29809 = __temp_29808 | __temp_29807;
        let __temp_29810 = 0x0u32 as u128;
        let __temp_29811 = __temp_29809 << 0x20u32;
        let __temp_29812 = __temp_29811 | __temp_29810;
        let __temp_29813 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29814 = __temp_29813 & 0x3fffffffu32;
        let __temp_29815 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29816 = __temp_29815 & 0x3fffffffu32;
        let __temp_29817 = self.__reg_state_7 == 0x3u32;
        let __temp_29818 = __temp_29817 & self.__reg_bus_enable_6;
        let __temp_29819 = if __temp_29818 { __temp_29816 } else { __temp_29814 };
        let __temp_29820 = __temp_29819 & 0x3u32;
        let __temp_29821 = __temp_29820 == 0x1u32;
        let __temp_29822 = if __temp_29821 { __temp_29812 } else { __temp_29805 };
        let __temp_29823 = self.__reg_bus_write_data_1 as u128;
        let __temp_29824 = 0x0u128 << 0x20u32;
        let __temp_29825 = __temp_29824 | __temp_29823;
        let __temp_29826 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29827 = __temp_29826 & 0x3fffffffu32;
        let __temp_29828 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29829 = __temp_29828 & 0x3fffffffu32;
        let __temp_29830 = self.__reg_state_7 == 0x3u32;
        let __temp_29831 = __temp_29830 & self.__reg_bus_enable_6;
        let __temp_29832 = if __temp_29831 { __temp_29829 } else { __temp_29827 };
        let __temp_29833 = __temp_29832 & 0x3u32;
        let __temp_29834 = __temp_29833 == 0x0u32;
        let __temp_29835 = if __temp_29834 { __temp_29825 } else { __temp_29822 };
        let __temp_29836 = __temp_29835 as u32;
        let __temp_29837 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29838 = __temp_29837 & 0x3fffffffu32;
        let __temp_29839 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29840 = __temp_29839 & 0x3fffffffu32;
        let __temp_29841 = self.__reg_state_7 == 0x3u32;
        let __temp_29842 = __temp_29841 & self.__reg_bus_enable_6;
        let __temp_29843 = if __temp_29842 { __temp_29840 } else { __temp_29838 };
        let __temp_29844 = __temp_29843 >> 0x2u32;
        let __temp_29845 = __temp_29844 & 0xfffffffu32;
        let __temp_29846 = __temp_29845 & 0xffffffu32;
        let __temp_29847 = __temp_29846 & 0xfffffu32;
        let __temp_29848 = __temp_29847 & 0x3fu32;
        let __temp_29849 = __temp_29848 == 0xbu32;
        let __temp_29850 = self.__reg_state_7 == 0x3u32;
        let __temp_29851 = __temp_29850 & self.__reg_bus_enable_6;
        let __temp_29852 = __temp_29851 & self.__reg_bus_write_5;
        let __temp_29853 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29854 = __temp_29853 & 0x3fffffffu32;
        let __temp_29855 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29856 = __temp_29855 & 0x3fffffffu32;
        let __temp_29857 = self.__reg_state_7 == 0x3u32;
        let __temp_29858 = __temp_29857 & self.__reg_bus_enable_6;
        let __temp_29859 = if __temp_29858 { __temp_29856 } else { __temp_29854 };
        let __temp_29860 = __temp_29859 >> 0x2u32;
        let __temp_29861 = __temp_29860 & 0xfffffffu32;
        let __temp_29862 = __temp_29861 & 0xffffffu32;
        let __temp_29863 = __temp_29862 >> 0x14u32;
        let __temp_29864 = __temp_29863 & 0xfu32;
        let __temp_29865 = __temp_29864 == 0x4u32;
        let __temp_29866 = self.__reg_count_12 >> 0x5u32;
        let __temp_29867 = __temp_29866 & 0x1u32;
        let __temp_29868 = __temp_29867 != 0x0u32;
        let __temp_29869 = !__temp_29868;
        let __temp_29870 = !false;
        let __temp_29871 = __temp_29870 & __temp_29869;
        let __temp_29872 = self.__reg_state_7 == 0x3u32;
        let __temp_29873 = __temp_29872 & self.__reg_bus_enable_6;
        let __temp_29874 = __temp_29873 & self.__reg_bus_write_5;
        let __temp_29875 = __temp_29874 | __temp_29871;
        let __temp_29876 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29877 = __temp_29876 & 0x3fffffffu32;
        let __temp_29878 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29879 = __temp_29878 & 0x3fffffffu32;
        let __temp_29880 = self.__reg_state_7 == 0x3u32;
        let __temp_29881 = __temp_29880 & self.__reg_bus_enable_6;
        let __temp_29882 = if __temp_29881 { __temp_29879 } else { __temp_29877 };
        let __temp_29883 = __temp_29882 >> 0x2u32;
        let __temp_29884 = __temp_29883 & 0xfffffffu32;
        let __temp_29885 = __temp_29884 >> 0x18u32;
        let __temp_29886 = __temp_29885 & 0xfu32;
        let __temp_29887 = __temp_29886 == 0x0u32;
        let __temp_29888 = self.__reg_count_15 >> 0x5u32;
        let __temp_29889 = __temp_29888 & 0x1u32;
        let __temp_29890 = __temp_29889 != 0x0u32;
        let __temp_29891 = !__temp_29890;
        let __temp_29892 = !false;
        let __temp_29893 = __temp_29892 & __temp_29891;
        let __temp_29894 = self.__reg_state_7 == 0x3u32;
        let __temp_29895 = __temp_29894 & self.__reg_bus_enable_6;
        let __temp_29896 = __temp_29895 & self.__reg_bus_write_5;
        let __temp_29897 = __temp_29896 | __temp_29893;
        let __temp_29898 = self.__reg_state_7 == 0x3u32;
        let __temp_29899 = __temp_29898 & self.__reg_bus_enable_6;
        let __temp_29900 = self.__reg_state_7 == 0x0u32;
        let __temp_29901 = __temp_29900 | __temp_29899;
        let __temp_29902 = __temp_29901 & __temp_29897;
        let __temp_29903 = __temp_29902 & __temp_29887;
        let __temp_29904 = __temp_29903 & __temp_29875;
        let __temp_29905 = __temp_29904 & __temp_29865;
        let __temp_29906 = __temp_29905 & __temp_29852;
        let __temp_29907 = __temp_29906 & __temp_29849;
        let __temp_29908 = if __temp_29907 { __temp_29836 } else { self.__reg_w2_dx_121 };
        self.__reg_w2_dx_121_next = __temp_29908;
        let __temp_29909 = self.__reg_t_238 >> 0x8u32;
        let __temp_29910 = __temp_29909 & 0xffffffu32;
        self.__reg_stage_1_t_237_next = __temp_29910;
        let __temp_29911 = self.__reg_state_7 == 0x3u32;
        let __temp_29912 = __temp_29911 & self.__reg_bus_enable_6;
        let __temp_29913 = __temp_29912 & self.__reg_bus_write_5;
        let __temp_29914 = !__temp_29913;
        let __temp_29915 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29916 = __temp_29915 & 0x3fffffffu32;
        let __temp_29917 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29918 = __temp_29917 & 0x3fffffffu32;
        let __temp_29919 = self.__reg_state_7 == 0x3u32;
        let __temp_29920 = __temp_29919 & self.__reg_bus_enable_6;
        let __temp_29921 = if __temp_29920 { __temp_29918 } else { __temp_29916 };
        let __temp_29922 = __temp_29921 >> 0x2u32;
        let __temp_29923 = __temp_29922 & 0xfffffffu32;
        let __temp_29924 = __temp_29923 & 0xffffffu32;
        let __temp_29925 = __temp_29924 >> 0x14u32;
        let __temp_29926 = __temp_29925 & 0xfu32;
        let __temp_29927 = __temp_29926 == 0x2u32;
        let __temp_29928 = self.__reg_count_12 >> 0x5u32;
        let __temp_29929 = __temp_29928 & 0x1u32;
        let __temp_29930 = __temp_29929 != 0x0u32;
        let __temp_29931 = !__temp_29930;
        let __temp_29932 = !false;
        let __temp_29933 = __temp_29932 & __temp_29931;
        let __temp_29934 = self.__reg_state_7 == 0x3u32;
        let __temp_29935 = __temp_29934 & self.__reg_bus_enable_6;
        let __temp_29936 = __temp_29935 & self.__reg_bus_write_5;
        let __temp_29937 = __temp_29936 | __temp_29933;
        let __temp_29938 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29939 = __temp_29938 & 0x3fffffffu32;
        let __temp_29940 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29941 = __temp_29940 & 0x3fffffffu32;
        let __temp_29942 = self.__reg_state_7 == 0x3u32;
        let __temp_29943 = __temp_29942 & self.__reg_bus_enable_6;
        let __temp_29944 = if __temp_29943 { __temp_29941 } else { __temp_29939 };
        let __temp_29945 = __temp_29944 >> 0x2u32;
        let __temp_29946 = __temp_29945 & 0xfffffffu32;
        let __temp_29947 = __temp_29946 >> 0x18u32;
        let __temp_29948 = __temp_29947 & 0xfu32;
        let __temp_29949 = __temp_29948 == 0x0u32;
        let __temp_29950 = self.__reg_count_15 >> 0x5u32;
        let __temp_29951 = __temp_29950 & 0x1u32;
        let __temp_29952 = __temp_29951 != 0x0u32;
        let __temp_29953 = !__temp_29952;
        let __temp_29954 = !false;
        let __temp_29955 = __temp_29954 & __temp_29953;
        let __temp_29956 = self.__reg_state_7 == 0x3u32;
        let __temp_29957 = __temp_29956 & self.__reg_bus_enable_6;
        let __temp_29958 = __temp_29957 & self.__reg_bus_write_5;
        let __temp_29959 = __temp_29958 | __temp_29955;
        let __temp_29960 = self.__reg_state_7 == 0x3u32;
        let __temp_29961 = __temp_29960 & self.__reg_bus_enable_6;
        let __temp_29962 = self.__reg_state_7 == 0x0u32;
        let __temp_29963 = __temp_29962 | __temp_29961;
        let __temp_29964 = __temp_29963 & __temp_29959;
        let __temp_29965 = __temp_29964 & __temp_29949;
        let __temp_29966 = __temp_29965 & __temp_29937;
        let __temp_29967 = __temp_29966 & __temp_29927;
        let __temp_29968 = __temp_29967 & __temp_29914;
        self.__reg_bus_read_data_valid_33_next = __temp_29968;
        let __temp_29969 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29970 = __temp_29969 & 0x3fffffffu32;
        let __temp_29971 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29972 = __temp_29971 & 0x3fffffffu32;
        let __temp_29973 = self.__reg_state_7 == 0x3u32;
        let __temp_29974 = __temp_29973 & self.__reg_bus_enable_6;
        let __temp_29975 = if __temp_29974 { __temp_29972 } else { __temp_29970 };
        let __temp_29976 = __temp_29975 >> 0x2u32;
        let __temp_29977 = __temp_29976 & 0xfffffffu32;
        let __temp_29978 = __temp_29977 & 0xffffffu32;
        let __temp_29979 = __temp_29978 & 0xfffffu32;
        let __temp_29980 = __temp_29979 & 0x3fu32;
        let __temp_29981 = __temp_29980 == 0x0u32;
        let __temp_29982 = self.__reg_state_7 == 0x3u32;
        let __temp_29983 = __temp_29982 & self.__reg_bus_enable_6;
        let __temp_29984 = __temp_29983 & self.__reg_bus_write_5;
        let __temp_29985 = self.__reg_pc_13 >> 0x2u32;
        let __temp_29986 = __temp_29985 & 0x3fffffffu32;
        let __temp_29987 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_29988 = __temp_29987 & 0x3fffffffu32;
        let __temp_29989 = self.__reg_state_7 == 0x3u32;
        let __temp_29990 = __temp_29989 & self.__reg_bus_enable_6;
        let __temp_29991 = if __temp_29990 { __temp_29988 } else { __temp_29986 };
        let __temp_29992 = __temp_29991 >> 0x2u32;
        let __temp_29993 = __temp_29992 & 0xfffffffu32;
        let __temp_29994 = __temp_29993 & 0xffffffu32;
        let __temp_29995 = __temp_29994 >> 0x14u32;
        let __temp_29996 = __temp_29995 & 0xfu32;
        let __temp_29997 = __temp_29996 == 0x4u32;
        let __temp_29998 = self.__reg_count_12 >> 0x5u32;
        let __temp_29999 = __temp_29998 & 0x1u32;
        let __temp_30000 = __temp_29999 != 0x0u32;
        let __temp_30001 = !__temp_30000;
        let __temp_30002 = !false;
        let __temp_30003 = __temp_30002 & __temp_30001;
        let __temp_30004 = self.__reg_state_7 == 0x3u32;
        let __temp_30005 = __temp_30004 & self.__reg_bus_enable_6;
        let __temp_30006 = __temp_30005 & self.__reg_bus_write_5;
        let __temp_30007 = __temp_30006 | __temp_30003;
        let __temp_30008 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30009 = __temp_30008 & 0x3fffffffu32;
        let __temp_30010 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30011 = __temp_30010 & 0x3fffffffu32;
        let __temp_30012 = self.__reg_state_7 == 0x3u32;
        let __temp_30013 = __temp_30012 & self.__reg_bus_enable_6;
        let __temp_30014 = if __temp_30013 { __temp_30011 } else { __temp_30009 };
        let __temp_30015 = __temp_30014 >> 0x2u32;
        let __temp_30016 = __temp_30015 & 0xfffffffu32;
        let __temp_30017 = __temp_30016 >> 0x18u32;
        let __temp_30018 = __temp_30017 & 0xfu32;
        let __temp_30019 = __temp_30018 == 0x0u32;
        let __temp_30020 = self.__reg_count_15 >> 0x5u32;
        let __temp_30021 = __temp_30020 & 0x1u32;
        let __temp_30022 = __temp_30021 != 0x0u32;
        let __temp_30023 = !__temp_30022;
        let __temp_30024 = !false;
        let __temp_30025 = __temp_30024 & __temp_30023;
        let __temp_30026 = self.__reg_state_7 == 0x3u32;
        let __temp_30027 = __temp_30026 & self.__reg_bus_enable_6;
        let __temp_30028 = __temp_30027 & self.__reg_bus_write_5;
        let __temp_30029 = __temp_30028 | __temp_30025;
        let __temp_30030 = self.__reg_state_7 == 0x3u32;
        let __temp_30031 = __temp_30030 & self.__reg_bus_enable_6;
        let __temp_30032 = self.__reg_state_7 == 0x0u32;
        let __temp_30033 = __temp_30032 | __temp_30031;
        let __temp_30034 = __temp_30033 & __temp_30029;
        let __temp_30035 = __temp_30034 & __temp_30019;
        let __temp_30036 = __temp_30035 & __temp_30007;
        let __temp_30037 = __temp_30036 & __temp_29997;
        let __temp_30038 = __temp_30037 & __temp_29984;
        let __temp_30039 = __temp_30038 & __temp_29981;
        let __temp_30040 = if __temp_30039 { self.__reg_t_dy_242 } else { self.__reg_t_dy_mirror_241 };
        self.__reg_t_dy_mirror_241_next = __temp_30040;
        self.__reg_stage_13_r_363_next = self.__reg_stage_12_r_364;
        self.__reg_stage_5_g_344_next = self.__reg_stage_4_g_345;
        let __temp_30041 = self.__reg_bus_write_data_1 as u128;
        let __temp_30042 = __temp_30041 << 0x60u32;
        let __temp_30043 = __temp_30042 | 0x0u128;
        let __temp_30044 = 0x0u32 as u64;
        let __temp_30045 = self.__reg_bus_write_data_1 as u64;
        let __temp_30046 = __temp_30044 << 0x20u32;
        let __temp_30047 = __temp_30046 | __temp_30045;
        let __temp_30048 = __temp_30047 as u128;
        let __temp_30049 = 0x0u64 as u128;
        let __temp_30050 = __temp_30048 << 0x40u32;
        let __temp_30051 = __temp_30050 | __temp_30049;
        let __temp_30052 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30053 = __temp_30052 & 0x3fffffffu32;
        let __temp_30054 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30055 = __temp_30054 & 0x3fffffffu32;
        let __temp_30056 = self.__reg_state_7 == 0x3u32;
        let __temp_30057 = __temp_30056 & self.__reg_bus_enable_6;
        let __temp_30058 = if __temp_30057 { __temp_30055 } else { __temp_30053 };
        let __temp_30059 = __temp_30058 & 0x3u32;
        let __temp_30060 = __temp_30059 == 0x2u32;
        let __temp_30061 = if __temp_30060 { __temp_30051 } else { __temp_30043 };
        let __temp_30062 = 0x0u64 as u128;
        let __temp_30063 = self.__reg_bus_write_data_1 as u128;
        let __temp_30064 = __temp_30062 << 0x20u32;
        let __temp_30065 = __temp_30064 | __temp_30063;
        let __temp_30066 = 0x0u32 as u128;
        let __temp_30067 = __temp_30065 << 0x20u32;
        let __temp_30068 = __temp_30067 | __temp_30066;
        let __temp_30069 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30070 = __temp_30069 & 0x3fffffffu32;
        let __temp_30071 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30072 = __temp_30071 & 0x3fffffffu32;
        let __temp_30073 = self.__reg_state_7 == 0x3u32;
        let __temp_30074 = __temp_30073 & self.__reg_bus_enable_6;
        let __temp_30075 = if __temp_30074 { __temp_30072 } else { __temp_30070 };
        let __temp_30076 = __temp_30075 & 0x3u32;
        let __temp_30077 = __temp_30076 == 0x1u32;
        let __temp_30078 = if __temp_30077 { __temp_30068 } else { __temp_30061 };
        let __temp_30079 = self.__reg_bus_write_data_1 as u128;
        let __temp_30080 = 0x0u128 << 0x20u32;
        let __temp_30081 = __temp_30080 | __temp_30079;
        let __temp_30082 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30083 = __temp_30082 & 0x3fffffffu32;
        let __temp_30084 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30085 = __temp_30084 & 0x3fffffffu32;
        let __temp_30086 = self.__reg_state_7 == 0x3u32;
        let __temp_30087 = __temp_30086 & self.__reg_bus_enable_6;
        let __temp_30088 = if __temp_30087 { __temp_30085 } else { __temp_30083 };
        let __temp_30089 = __temp_30088 & 0x3u32;
        let __temp_30090 = __temp_30089 == 0x0u32;
        let __temp_30091 = if __temp_30090 { __temp_30081 } else { __temp_30078 };
        let __temp_30092 = __temp_30091 as u32;
        let __temp_30093 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30094 = __temp_30093 & 0x3fffffffu32;
        let __temp_30095 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30096 = __temp_30095 & 0x3fffffffu32;
        let __temp_30097 = self.__reg_state_7 == 0x3u32;
        let __temp_30098 = __temp_30097 & self.__reg_bus_enable_6;
        let __temp_30099 = if __temp_30098 { __temp_30096 } else { __temp_30094 };
        let __temp_30100 = __temp_30099 >> 0x2u32;
        let __temp_30101 = __temp_30100 & 0xfffffffu32;
        let __temp_30102 = __temp_30101 & 0xffffffu32;
        let __temp_30103 = __temp_30102 & 0xfffffu32;
        let __temp_30104 = __temp_30103 & 0x3fu32;
        let __temp_30105 = __temp_30104 == 0xcu32;
        let __temp_30106 = self.__reg_state_7 == 0x3u32;
        let __temp_30107 = __temp_30106 & self.__reg_bus_enable_6;
        let __temp_30108 = __temp_30107 & self.__reg_bus_write_5;
        let __temp_30109 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30110 = __temp_30109 & 0x3fffffffu32;
        let __temp_30111 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30112 = __temp_30111 & 0x3fffffffu32;
        let __temp_30113 = self.__reg_state_7 == 0x3u32;
        let __temp_30114 = __temp_30113 & self.__reg_bus_enable_6;
        let __temp_30115 = if __temp_30114 { __temp_30112 } else { __temp_30110 };
        let __temp_30116 = __temp_30115 >> 0x2u32;
        let __temp_30117 = __temp_30116 & 0xfffffffu32;
        let __temp_30118 = __temp_30117 & 0xffffffu32;
        let __temp_30119 = __temp_30118 >> 0x14u32;
        let __temp_30120 = __temp_30119 & 0xfu32;
        let __temp_30121 = __temp_30120 == 0x4u32;
        let __temp_30122 = self.__reg_count_12 >> 0x5u32;
        let __temp_30123 = __temp_30122 & 0x1u32;
        let __temp_30124 = __temp_30123 != 0x0u32;
        let __temp_30125 = !__temp_30124;
        let __temp_30126 = !false;
        let __temp_30127 = __temp_30126 & __temp_30125;
        let __temp_30128 = self.__reg_state_7 == 0x3u32;
        let __temp_30129 = __temp_30128 & self.__reg_bus_enable_6;
        let __temp_30130 = __temp_30129 & self.__reg_bus_write_5;
        let __temp_30131 = __temp_30130 | __temp_30127;
        let __temp_30132 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30133 = __temp_30132 & 0x3fffffffu32;
        let __temp_30134 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30135 = __temp_30134 & 0x3fffffffu32;
        let __temp_30136 = self.__reg_state_7 == 0x3u32;
        let __temp_30137 = __temp_30136 & self.__reg_bus_enable_6;
        let __temp_30138 = if __temp_30137 { __temp_30135 } else { __temp_30133 };
        let __temp_30139 = __temp_30138 >> 0x2u32;
        let __temp_30140 = __temp_30139 & 0xfffffffu32;
        let __temp_30141 = __temp_30140 >> 0x18u32;
        let __temp_30142 = __temp_30141 & 0xfu32;
        let __temp_30143 = __temp_30142 == 0x0u32;
        let __temp_30144 = self.__reg_count_15 >> 0x5u32;
        let __temp_30145 = __temp_30144 & 0x1u32;
        let __temp_30146 = __temp_30145 != 0x0u32;
        let __temp_30147 = !__temp_30146;
        let __temp_30148 = !false;
        let __temp_30149 = __temp_30148 & __temp_30147;
        let __temp_30150 = self.__reg_state_7 == 0x3u32;
        let __temp_30151 = __temp_30150 & self.__reg_bus_enable_6;
        let __temp_30152 = __temp_30151 & self.__reg_bus_write_5;
        let __temp_30153 = __temp_30152 | __temp_30149;
        let __temp_30154 = self.__reg_state_7 == 0x3u32;
        let __temp_30155 = __temp_30154 & self.__reg_bus_enable_6;
        let __temp_30156 = self.__reg_state_7 == 0x0u32;
        let __temp_30157 = __temp_30156 | __temp_30155;
        let __temp_30158 = __temp_30157 & __temp_30153;
        let __temp_30159 = __temp_30158 & __temp_30143;
        let __temp_30160 = __temp_30159 & __temp_30131;
        let __temp_30161 = __temp_30160 & __temp_30121;
        let __temp_30162 = __temp_30161 & __temp_30108;
        let __temp_30163 = __temp_30162 & __temp_30105;
        let __temp_30164 = if __temp_30163 { __temp_30092 } else { self.__reg_w2_dy_123 };
        self.__reg_w2_dy_123_next = __temp_30164;
        self.__reg_stage_17_z_74_next = self.__reg_stage_16_z_75;
        let __temp_30165 = self.__reg_stage_15_s_248 >> 0x14u32;
        let __temp_30166 = __temp_30165 as u32;
        let __temp_30167 = __temp_30166 & 0xfu32;
        let __temp_30168 = false as u32;
        let __temp_30169 = __temp_30168 << 0x4u32;
        let __temp_30170 = __temp_30169 | __temp_30167;
        let __temp_30171 = true as u32;
        let __temp_30172 = __temp_30171 << 0x4u32;
        let __temp_30173 = __temp_30172 | 0x0u32;
        let __temp_30174 = __temp_30173.wrapping_sub(__temp_30170);
        let __temp_30175 = __temp_30174 & 0x1fu32;
        let __temp_30176 = true as u32;
        let __temp_30177 = __temp_30176 << 0x4u32;
        let __temp_30178 = __temp_30177 | 0x0u32;
        let __temp_30179 = !self.__reg_texture_settings_245;
        let __temp_30180 = if __temp_30179 { __temp_30178 } else { __temp_30175 };
        let __temp_30181 = self.__reg_stage_15_s_248 >> 0x14u32;
        let __temp_30182 = __temp_30181 as u32;
        let __temp_30183 = __temp_30182 & 0xfu32;
        let __temp_30184 = false as u32;
        let __temp_30185 = __temp_30184 << 0x4u32;
        let __temp_30186 = __temp_30185 | __temp_30183;
        let __temp_30187 = false as u32;
        let __temp_30188 = __temp_30187 << 0x4u32;
        let __temp_30189 = __temp_30188 | 0x0u32;
        let __temp_30190 = !self.__reg_texture_settings_245;
        let __temp_30191 = if __temp_30190 { __temp_30189 } else { __temp_30186 };
        let __temp_30192 = self.__reg_stage_15_s_248 >> 0x18u32;
        let __temp_30193 = __temp_30192 as u32;
        let __temp_30194 = __temp_30193 & 0xffu32;
        let __temp_30195 = __temp_30194 & 0x1u32;
        let __temp_30196 = __temp_30195 != 0x0u32;
        let __temp_30197 = !__temp_30196;
        let __temp_30198 = if __temp_30197 { __temp_30191 } else { __temp_30180 };
        self.__reg_stage_16_s_fract_247_next = __temp_30198;
        self.__reg_stage_9_t_229_next = self.__reg_stage_8_t_230;
        self.__reg_stage_5_s_258_next = self.__reg_stage_4_s_259;
        self.__reg_stage_17_g_332_next = self.__reg_stage_16_g_333;
        self.__reg_stage_14_g_335_next = self.__reg_stage_13_g_336;
        self.__reg_stage_7_g_342_next = self.__reg_stage_6_g_343;
        let __temp_30199 = self.__reg_count_410.wrapping_add(0x1u32);
        let __temp_30200 = __temp_30199 & 0x1ffu32;
        let __temp_30201 = if __temp_16730 { __temp_30200 } else { self.__reg_count_410 };
        let __temp_30202 = self.__reg_count_410.wrapping_add(0x1u32);
        let __temp_30203 = __temp_30202 & 0x1ffu32;
        let __temp_30204 = if __temp_16730 { __temp_30203 } else { self.__reg_count_410 };
        let __temp_30205 = __temp_30204.wrapping_sub(0x1u32);
        let __temp_30206 = __temp_30205 & 0x1ffu32;
        let __temp_30207 = if __temp_16725 { __temp_30206 } else { __temp_30201 };
        self.__reg_count_410_next = __temp_30207;
        let __temp_30208 = self.__reg_bit_counter_412.wrapping_add(0x1u32);
        let __temp_30209 = __temp_30208 & 0x7u32;
        let __temp_30210 = self.__reg_wait_counter_413 == 0x3u32;
        let __temp_30211 = if __temp_30210 { __temp_30209 } else { self.__reg_bit_counter_412 };
        let __temp_30212 = self.__reg_state_414 == 0x2u32;
        let __temp_30213 = if __temp_30212 { __temp_30211 } else { self.__reg_bit_counter_412 };
        let __temp_30214 = self.__reg_state_414 == 0x1u32;
        let __temp_30215 = if __temp_30214 { self.__reg_bit_counter_412 } else { __temp_30213 };
        let __temp_30216 = self.__reg_state_414 == 0x0u32;
        let __temp_30217 = if __temp_30216 { self.__reg_bit_counter_412 } else { __temp_30215 };
        let __temp_30218 = self.__reg_tick_counter_420 == 0x35u32;
        let __temp_30219 = if __temp_30218 { __temp_30217 } else { self.__reg_bit_counter_412 };
        self.__reg_bit_counter_412_next = __temp_30219;
        let __temp_30220 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_30221 = __temp_30220 & 0x1fu32;
        let __temp_30222 = __temp_30221 == 0x8u32;
        let __temp_30223 = if __temp_30222 { true } else { false };
        self.__reg_bus_write_5_next = __temp_30223;
        let __temp_30224 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30225 = __temp_30224 & 0x3fffffffu32;
        let __temp_30226 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30227 = __temp_30226 & 0x3fffffffu32;
        let __temp_30228 = self.__reg_state_7 == 0x3u32;
        let __temp_30229 = __temp_30228 & self.__reg_bus_enable_6;
        let __temp_30230 = if __temp_30229 { __temp_30227 } else { __temp_30225 };
        let __temp_30231 = __temp_30230 >> 0x2u32;
        let __temp_30232 = __temp_30231 & 0xfffffffu32;
        let __temp_30233 = __temp_30232 & 0xffffffu32;
        let __temp_30234 = __temp_30233 & 0xfffffu32;
        let __temp_30235 = __temp_30234 & 0x3fu32;
        let __temp_30236 = __temp_30235 == 0x0u32;
        let __temp_30237 = self.__reg_state_7 == 0x3u32;
        let __temp_30238 = __temp_30237 & self.__reg_bus_enable_6;
        let __temp_30239 = __temp_30238 & self.__reg_bus_write_5;
        let __temp_30240 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30241 = __temp_30240 & 0x3fffffffu32;
        let __temp_30242 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30243 = __temp_30242 & 0x3fffffffu32;
        let __temp_30244 = self.__reg_state_7 == 0x3u32;
        let __temp_30245 = __temp_30244 & self.__reg_bus_enable_6;
        let __temp_30246 = if __temp_30245 { __temp_30243 } else { __temp_30241 };
        let __temp_30247 = __temp_30246 >> 0x2u32;
        let __temp_30248 = __temp_30247 & 0xfffffffu32;
        let __temp_30249 = __temp_30248 & 0xffffffu32;
        let __temp_30250 = __temp_30249 >> 0x14u32;
        let __temp_30251 = __temp_30250 & 0xfu32;
        let __temp_30252 = __temp_30251 == 0x4u32;
        let __temp_30253 = self.__reg_count_12 >> 0x5u32;
        let __temp_30254 = __temp_30253 & 0x1u32;
        let __temp_30255 = __temp_30254 != 0x0u32;
        let __temp_30256 = !__temp_30255;
        let __temp_30257 = !false;
        let __temp_30258 = __temp_30257 & __temp_30256;
        let __temp_30259 = self.__reg_state_7 == 0x3u32;
        let __temp_30260 = __temp_30259 & self.__reg_bus_enable_6;
        let __temp_30261 = __temp_30260 & self.__reg_bus_write_5;
        let __temp_30262 = __temp_30261 | __temp_30258;
        let __temp_30263 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30264 = __temp_30263 & 0x3fffffffu32;
        let __temp_30265 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30266 = __temp_30265 & 0x3fffffffu32;
        let __temp_30267 = self.__reg_state_7 == 0x3u32;
        let __temp_30268 = __temp_30267 & self.__reg_bus_enable_6;
        let __temp_30269 = if __temp_30268 { __temp_30266 } else { __temp_30264 };
        let __temp_30270 = __temp_30269 >> 0x2u32;
        let __temp_30271 = __temp_30270 & 0xfffffffu32;
        let __temp_30272 = __temp_30271 >> 0x18u32;
        let __temp_30273 = __temp_30272 & 0xfu32;
        let __temp_30274 = __temp_30273 == 0x0u32;
        let __temp_30275 = self.__reg_count_15 >> 0x5u32;
        let __temp_30276 = __temp_30275 & 0x1u32;
        let __temp_30277 = __temp_30276 != 0x0u32;
        let __temp_30278 = !__temp_30277;
        let __temp_30279 = !false;
        let __temp_30280 = __temp_30279 & __temp_30278;
        let __temp_30281 = self.__reg_state_7 == 0x3u32;
        let __temp_30282 = __temp_30281 & self.__reg_bus_enable_6;
        let __temp_30283 = __temp_30282 & self.__reg_bus_write_5;
        let __temp_30284 = __temp_30283 | __temp_30280;
        let __temp_30285 = self.__reg_state_7 == 0x3u32;
        let __temp_30286 = __temp_30285 & self.__reg_bus_enable_6;
        let __temp_30287 = self.__reg_state_7 == 0x0u32;
        let __temp_30288 = __temp_30287 | __temp_30286;
        let __temp_30289 = __temp_30288 & __temp_30284;
        let __temp_30290 = __temp_30289 & __temp_30274;
        let __temp_30291 = __temp_30290 & __temp_30262;
        let __temp_30292 = __temp_30291 & __temp_30252;
        let __temp_30293 = __temp_30292 & __temp_30239;
        let __temp_30294 = __temp_30293 & __temp_30236;
        let __temp_30295 = if __temp_30294 { self.__reg_w2_dy_123 } else { self.__reg_w2_dy_mirror_122 };
        self.__reg_w2_dy_mirror_122_next = __temp_30295;
        let __temp_30296 = self.__reg_bus_write_data_1 as u128;
        let __temp_30297 = __temp_30296 << 0x60u32;
        let __temp_30298 = __temp_30297 | 0x0u128;
        let __temp_30299 = 0x0u32 as u64;
        let __temp_30300 = self.__reg_bus_write_data_1 as u64;
        let __temp_30301 = __temp_30299 << 0x20u32;
        let __temp_30302 = __temp_30301 | __temp_30300;
        let __temp_30303 = __temp_30302 as u128;
        let __temp_30304 = 0x0u64 as u128;
        let __temp_30305 = __temp_30303 << 0x40u32;
        let __temp_30306 = __temp_30305 | __temp_30304;
        let __temp_30307 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30308 = __temp_30307 & 0x3fffffffu32;
        let __temp_30309 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30310 = __temp_30309 & 0x3fffffffu32;
        let __temp_30311 = self.__reg_state_7 == 0x3u32;
        let __temp_30312 = __temp_30311 & self.__reg_bus_enable_6;
        let __temp_30313 = if __temp_30312 { __temp_30310 } else { __temp_30308 };
        let __temp_30314 = __temp_30313 & 0x3u32;
        let __temp_30315 = __temp_30314 == 0x2u32;
        let __temp_30316 = if __temp_30315 { __temp_30306 } else { __temp_30298 };
        let __temp_30317 = 0x0u64 as u128;
        let __temp_30318 = self.__reg_bus_write_data_1 as u128;
        let __temp_30319 = __temp_30317 << 0x20u32;
        let __temp_30320 = __temp_30319 | __temp_30318;
        let __temp_30321 = 0x0u32 as u128;
        let __temp_30322 = __temp_30320 << 0x20u32;
        let __temp_30323 = __temp_30322 | __temp_30321;
        let __temp_30324 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30325 = __temp_30324 & 0x3fffffffu32;
        let __temp_30326 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30327 = __temp_30326 & 0x3fffffffu32;
        let __temp_30328 = self.__reg_state_7 == 0x3u32;
        let __temp_30329 = __temp_30328 & self.__reg_bus_enable_6;
        let __temp_30330 = if __temp_30329 { __temp_30327 } else { __temp_30325 };
        let __temp_30331 = __temp_30330 & 0x3u32;
        let __temp_30332 = __temp_30331 == 0x1u32;
        let __temp_30333 = if __temp_30332 { __temp_30323 } else { __temp_30316 };
        let __temp_30334 = self.__reg_bus_write_data_1 as u128;
        let __temp_30335 = 0x0u128 << 0x20u32;
        let __temp_30336 = __temp_30335 | __temp_30334;
        let __temp_30337 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30338 = __temp_30337 & 0x3fffffffu32;
        let __temp_30339 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30340 = __temp_30339 & 0x3fffffffu32;
        let __temp_30341 = self.__reg_state_7 == 0x3u32;
        let __temp_30342 = __temp_30341 & self.__reg_bus_enable_6;
        let __temp_30343 = if __temp_30342 { __temp_30340 } else { __temp_30338 };
        let __temp_30344 = __temp_30343 & 0x3u32;
        let __temp_30345 = __temp_30344 == 0x0u32;
        let __temp_30346 = if __temp_30345 { __temp_30336 } else { __temp_30333 };
        let __temp_30347 = __temp_30346 as u32;
        let __temp_30348 = __temp_30347 & 0x3u32;
        let __temp_30349 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30350 = __temp_30349 & 0x3fffffffu32;
        let __temp_30351 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30352 = __temp_30351 & 0x3fffffffu32;
        let __temp_30353 = self.__reg_state_7 == 0x3u32;
        let __temp_30354 = __temp_30353 & self.__reg_bus_enable_6;
        let __temp_30355 = if __temp_30354 { __temp_30352 } else { __temp_30350 };
        let __temp_30356 = __temp_30355 >> 0x2u32;
        let __temp_30357 = __temp_30356 & 0xfffffffu32;
        let __temp_30358 = __temp_30357 & 0xffffffu32;
        let __temp_30359 = __temp_30358 & 0xfffffu32;
        let __temp_30360 = __temp_30359 & 0x3fu32;
        let __temp_30361 = __temp_30360 == 0x1u32;
        let __temp_30362 = self.__reg_state_7 == 0x3u32;
        let __temp_30363 = __temp_30362 & self.__reg_bus_enable_6;
        let __temp_30364 = __temp_30363 & self.__reg_bus_write_5;
        let __temp_30365 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30366 = __temp_30365 & 0x3fffffffu32;
        let __temp_30367 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30368 = __temp_30367 & 0x3fffffffu32;
        let __temp_30369 = self.__reg_state_7 == 0x3u32;
        let __temp_30370 = __temp_30369 & self.__reg_bus_enable_6;
        let __temp_30371 = if __temp_30370 { __temp_30368 } else { __temp_30366 };
        let __temp_30372 = __temp_30371 >> 0x2u32;
        let __temp_30373 = __temp_30372 & 0xfffffffu32;
        let __temp_30374 = __temp_30373 & 0xffffffu32;
        let __temp_30375 = __temp_30374 >> 0x14u32;
        let __temp_30376 = __temp_30375 & 0xfu32;
        let __temp_30377 = __temp_30376 == 0x4u32;
        let __temp_30378 = self.__reg_count_12 >> 0x5u32;
        let __temp_30379 = __temp_30378 & 0x1u32;
        let __temp_30380 = __temp_30379 != 0x0u32;
        let __temp_30381 = !__temp_30380;
        let __temp_30382 = !false;
        let __temp_30383 = __temp_30382 & __temp_30381;
        let __temp_30384 = self.__reg_state_7 == 0x3u32;
        let __temp_30385 = __temp_30384 & self.__reg_bus_enable_6;
        let __temp_30386 = __temp_30385 & self.__reg_bus_write_5;
        let __temp_30387 = __temp_30386 | __temp_30383;
        let __temp_30388 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30389 = __temp_30388 & 0x3fffffffu32;
        let __temp_30390 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30391 = __temp_30390 & 0x3fffffffu32;
        let __temp_30392 = self.__reg_state_7 == 0x3u32;
        let __temp_30393 = __temp_30392 & self.__reg_bus_enable_6;
        let __temp_30394 = if __temp_30393 { __temp_30391 } else { __temp_30389 };
        let __temp_30395 = __temp_30394 >> 0x2u32;
        let __temp_30396 = __temp_30395 & 0xfffffffu32;
        let __temp_30397 = __temp_30396 >> 0x18u32;
        let __temp_30398 = __temp_30397 & 0xfu32;
        let __temp_30399 = __temp_30398 == 0x0u32;
        let __temp_30400 = self.__reg_count_15 >> 0x5u32;
        let __temp_30401 = __temp_30400 & 0x1u32;
        let __temp_30402 = __temp_30401 != 0x0u32;
        let __temp_30403 = !__temp_30402;
        let __temp_30404 = !false;
        let __temp_30405 = __temp_30404 & __temp_30403;
        let __temp_30406 = self.__reg_state_7 == 0x3u32;
        let __temp_30407 = __temp_30406 & self.__reg_bus_enable_6;
        let __temp_30408 = __temp_30407 & self.__reg_bus_write_5;
        let __temp_30409 = __temp_30408 | __temp_30405;
        let __temp_30410 = self.__reg_state_7 == 0x3u32;
        let __temp_30411 = __temp_30410 & self.__reg_bus_enable_6;
        let __temp_30412 = self.__reg_state_7 == 0x0u32;
        let __temp_30413 = __temp_30412 | __temp_30411;
        let __temp_30414 = __temp_30413 & __temp_30409;
        let __temp_30415 = __temp_30414 & __temp_30399;
        let __temp_30416 = __temp_30415 & __temp_30387;
        let __temp_30417 = __temp_30416 & __temp_30377;
        let __temp_30418 = __temp_30417 & __temp_30364;
        let __temp_30419 = __temp_30418 & __temp_30361;
        let __temp_30420 = if __temp_30419 { __temp_30348 } else { self.__reg_depth_settings_68 };
        self.__reg_depth_settings_68_next = __temp_30420;
        let __temp_30421 = self.__reg_refinement_stage_2_e_216 as u64;
        let __temp_30422 = self.__reg_refinement_stage_2_e_216 as u64;
        let __temp_30423 = __temp_30421 * __temp_30422;
        let __temp_30424 = __temp_30423 >> 0x20u32;
        let __temp_30425 = __temp_30424 as u32;
        self.__reg_refinement_stage_2_buffer_0_e_223_next = __temp_30425;
        self.__reg_stage_11_r_365_next = self.__reg_stage_10_r_366;
        let __temp_30426 = self.__reg_data_421 >> 0x1u32;
        let __temp_30427 = __temp_30426 & 0x7fu32;
        let __temp_30428 = self.__reg_tx_415 as u32;
        let __temp_30429 = __temp_30428 << 0x7u32;
        let __temp_30430 = __temp_30429 | __temp_30427;
        let __temp_30431 = self.__reg_wait_counter_413 == 0x3u32;
        let __temp_30432 = if __temp_30431 { __temp_30430 } else { self.__reg_data_421 };
        let __temp_30433 = self.__reg_state_414 == 0x2u32;
        let __temp_30434 = if __temp_30433 { __temp_30432 } else { self.__reg_data_421 };
        let __temp_30435 = self.__reg_state_414 == 0x1u32;
        let __temp_30436 = if __temp_30435 { self.__reg_data_421 } else { __temp_30434 };
        let __temp_30437 = self.__reg_state_414 == 0x0u32;
        let __temp_30438 = if __temp_30437 { self.__reg_data_421 } else { __temp_30436 };
        let __temp_30439 = self.__reg_tick_counter_420 == 0x35u32;
        let __temp_30440 = if __temp_30439 { __temp_30438 } else { self.__reg_data_421 };
        self.__reg_data_421_next = __temp_30440;
        self.__reg_stage_15_last_393_next = self.__reg_stage_14_last_394;
        let __temp_30441 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30442 = __temp_30441 & 0x3fffffffu32;
        let __temp_30443 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30444 = __temp_30443 & 0x3fffffffu32;
        let __temp_30445 = self.__reg_state_7 == 0x3u32;
        let __temp_30446 = __temp_30445 & self.__reg_bus_enable_6;
        let __temp_30447 = if __temp_30446 { __temp_30444 } else { __temp_30442 };
        let __temp_30448 = __temp_30447 >> 0x2u32;
        let __temp_30449 = __temp_30448 & 0xfffffffu32;
        let __temp_30450 = __temp_30449 & 0xffffffu32;
        let __temp_30451 = __temp_30450 & 0xfffffu32;
        let __temp_30452 = __temp_30451 & 0x3fu32;
        let __temp_30453 = __temp_30452 == 0x0u32;
        let __temp_30454 = self.__reg_state_7 == 0x3u32;
        let __temp_30455 = __temp_30454 & self.__reg_bus_enable_6;
        let __temp_30456 = __temp_30455 & self.__reg_bus_write_5;
        let __temp_30457 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30458 = __temp_30457 & 0x3fffffffu32;
        let __temp_30459 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30460 = __temp_30459 & 0x3fffffffu32;
        let __temp_30461 = self.__reg_state_7 == 0x3u32;
        let __temp_30462 = __temp_30461 & self.__reg_bus_enable_6;
        let __temp_30463 = if __temp_30462 { __temp_30460 } else { __temp_30458 };
        let __temp_30464 = __temp_30463 >> 0x2u32;
        let __temp_30465 = __temp_30464 & 0xfffffffu32;
        let __temp_30466 = __temp_30465 & 0xffffffu32;
        let __temp_30467 = __temp_30466 >> 0x14u32;
        let __temp_30468 = __temp_30467 & 0xfu32;
        let __temp_30469 = __temp_30468 == 0x4u32;
        let __temp_30470 = self.__reg_count_12 >> 0x5u32;
        let __temp_30471 = __temp_30470 & 0x1u32;
        let __temp_30472 = __temp_30471 != 0x0u32;
        let __temp_30473 = !__temp_30472;
        let __temp_30474 = !false;
        let __temp_30475 = __temp_30474 & __temp_30473;
        let __temp_30476 = self.__reg_state_7 == 0x3u32;
        let __temp_30477 = __temp_30476 & self.__reg_bus_enable_6;
        let __temp_30478 = __temp_30477 & self.__reg_bus_write_5;
        let __temp_30479 = __temp_30478 | __temp_30475;
        let __temp_30480 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30481 = __temp_30480 & 0x3fffffffu32;
        let __temp_30482 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30483 = __temp_30482 & 0x3fffffffu32;
        let __temp_30484 = self.__reg_state_7 == 0x3u32;
        let __temp_30485 = __temp_30484 & self.__reg_bus_enable_6;
        let __temp_30486 = if __temp_30485 { __temp_30483 } else { __temp_30481 };
        let __temp_30487 = __temp_30486 >> 0x2u32;
        let __temp_30488 = __temp_30487 & 0xfffffffu32;
        let __temp_30489 = __temp_30488 >> 0x18u32;
        let __temp_30490 = __temp_30489 & 0xfu32;
        let __temp_30491 = __temp_30490 == 0x0u32;
        let __temp_30492 = self.__reg_count_15 >> 0x5u32;
        let __temp_30493 = __temp_30492 & 0x1u32;
        let __temp_30494 = __temp_30493 != 0x0u32;
        let __temp_30495 = !__temp_30494;
        let __temp_30496 = !false;
        let __temp_30497 = __temp_30496 & __temp_30495;
        let __temp_30498 = self.__reg_state_7 == 0x3u32;
        let __temp_30499 = __temp_30498 & self.__reg_bus_enable_6;
        let __temp_30500 = __temp_30499 & self.__reg_bus_write_5;
        let __temp_30501 = __temp_30500 | __temp_30497;
        let __temp_30502 = self.__reg_state_7 == 0x3u32;
        let __temp_30503 = __temp_30502 & self.__reg_bus_enable_6;
        let __temp_30504 = self.__reg_state_7 == 0x0u32;
        let __temp_30505 = __temp_30504 | __temp_30503;
        let __temp_30506 = __temp_30505 & __temp_30501;
        let __temp_30507 = __temp_30506 & __temp_30491;
        let __temp_30508 = __temp_30507 & __temp_30479;
        let __temp_30509 = __temp_30508 & __temp_30469;
        let __temp_30510 = __temp_30509 & __temp_30456;
        let __temp_30511 = __temp_30510 & __temp_30453;
        let __temp_30512 = if __temp_30511 { self.__reg_a_dx_294 } else { self.__reg_a_dx_mirror_293 };
        self.__reg_a_dx_mirror_293_next = __temp_30512;
        let __temp_30513 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30514 = __temp_30513 & 0x3fffffffu32;
        let __temp_30515 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30516 = __temp_30515 & 0x3fffffffu32;
        let __temp_30517 = self.__reg_state_7 == 0x3u32;
        let __temp_30518 = __temp_30517 & self.__reg_bus_enable_6;
        let __temp_30519 = if __temp_30518 { __temp_30516 } else { __temp_30514 };
        let __temp_30520 = __temp_30519 >> 0x2u32;
        let __temp_30521 = __temp_30520 & 0xfffffffu32;
        let __temp_30522 = __temp_30521 & 0xffffffu32;
        let __temp_30523 = __temp_30522 & 0xfffffu32;
        let __temp_30524 = __temp_30523 & 0x3fu32;
        let __temp_30525 = __temp_30524 == 0x0u32;
        let __temp_30526 = self.__reg_state_7 == 0x3u32;
        let __temp_30527 = __temp_30526 & self.__reg_bus_enable_6;
        let __temp_30528 = __temp_30527 & self.__reg_bus_write_5;
        let __temp_30529 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30530 = __temp_30529 & 0x3fffffffu32;
        let __temp_30531 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30532 = __temp_30531 & 0x3fffffffu32;
        let __temp_30533 = self.__reg_state_7 == 0x3u32;
        let __temp_30534 = __temp_30533 & self.__reg_bus_enable_6;
        let __temp_30535 = if __temp_30534 { __temp_30532 } else { __temp_30530 };
        let __temp_30536 = __temp_30535 >> 0x2u32;
        let __temp_30537 = __temp_30536 & 0xfffffffu32;
        let __temp_30538 = __temp_30537 & 0xffffffu32;
        let __temp_30539 = __temp_30538 >> 0x14u32;
        let __temp_30540 = __temp_30539 & 0xfu32;
        let __temp_30541 = __temp_30540 == 0x4u32;
        let __temp_30542 = self.__reg_count_12 >> 0x5u32;
        let __temp_30543 = __temp_30542 & 0x1u32;
        let __temp_30544 = __temp_30543 != 0x0u32;
        let __temp_30545 = !__temp_30544;
        let __temp_30546 = !false;
        let __temp_30547 = __temp_30546 & __temp_30545;
        let __temp_30548 = self.__reg_state_7 == 0x3u32;
        let __temp_30549 = __temp_30548 & self.__reg_bus_enable_6;
        let __temp_30550 = __temp_30549 & self.__reg_bus_write_5;
        let __temp_30551 = __temp_30550 | __temp_30547;
        let __temp_30552 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30553 = __temp_30552 & 0x3fffffffu32;
        let __temp_30554 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30555 = __temp_30554 & 0x3fffffffu32;
        let __temp_30556 = self.__reg_state_7 == 0x3u32;
        let __temp_30557 = __temp_30556 & self.__reg_bus_enable_6;
        let __temp_30558 = if __temp_30557 { __temp_30555 } else { __temp_30553 };
        let __temp_30559 = __temp_30558 >> 0x2u32;
        let __temp_30560 = __temp_30559 & 0xfffffffu32;
        let __temp_30561 = __temp_30560 >> 0x18u32;
        let __temp_30562 = __temp_30561 & 0xfu32;
        let __temp_30563 = __temp_30562 == 0x0u32;
        let __temp_30564 = self.__reg_count_15 >> 0x5u32;
        let __temp_30565 = __temp_30564 & 0x1u32;
        let __temp_30566 = __temp_30565 != 0x0u32;
        let __temp_30567 = !__temp_30566;
        let __temp_30568 = !false;
        let __temp_30569 = __temp_30568 & __temp_30567;
        let __temp_30570 = self.__reg_state_7 == 0x3u32;
        let __temp_30571 = __temp_30570 & self.__reg_bus_enable_6;
        let __temp_30572 = __temp_30571 & self.__reg_bus_write_5;
        let __temp_30573 = __temp_30572 | __temp_30569;
        let __temp_30574 = self.__reg_state_7 == 0x3u32;
        let __temp_30575 = __temp_30574 & self.__reg_bus_enable_6;
        let __temp_30576 = self.__reg_state_7 == 0x0u32;
        let __temp_30577 = __temp_30576 | __temp_30575;
        let __temp_30578 = __temp_30577 & __temp_30573;
        let __temp_30579 = __temp_30578 & __temp_30563;
        let __temp_30580 = __temp_30579 & __temp_30551;
        let __temp_30581 = __temp_30580 & __temp_30541;
        let __temp_30582 = __temp_30581 & __temp_30528;
        let __temp_30583 = __temp_30582 & __temp_30525;
        let __temp_30584 = if __temp_30583 { self.__reg_b_dy_326 } else { self.__reg_b_dy_mirror_325 };
        self.__reg_b_dy_mirror_325_next = __temp_30584;
        self.__reg_stage_6_last_402_next = self.__reg_stage_5_last_403;
        self.__reg_stage_16_b_306_next = self.__reg_stage_15_b_307;
        self.__reg_stage_11_edge_test_108_next = self.__reg_stage_10_edge_test_109;
        let __temp_30585 = self.__reg_fifo_read_data_valid_8 & true;
        let __temp_30586 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_30587 = __temp_30586 & 0x1fu32;
        let __temp_30588 = __temp_30587 == 0x0u32;
        let __temp_30589 = if __temp_30588 { __temp_30585 } else { true };
        let __temp_30590 = self.__reg_state_7 == 0x4u32;
        let __temp_30591 = __temp_30590 & __temp_30589;
        let __temp_30592 = if __temp_30591 { 0x0u32 } else { self.__reg_state_7 };
        let __temp_30593 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30594 = __temp_30593 & 0x3fffffffu32;
        let __temp_30595 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30596 = __temp_30595 & 0x3fffffffu32;
        let __temp_30597 = self.__reg_state_7 == 0x3u32;
        let __temp_30598 = __temp_30597 & self.__reg_bus_enable_6;
        let __temp_30599 = if __temp_30598 { __temp_30596 } else { __temp_30594 };
        let __temp_30600 = __temp_30599 >> 0x2u32;
        let __temp_30601 = __temp_30600 & 0xfffffffu32;
        let __temp_30602 = __temp_30601 >> 0x18u32;
        let __temp_30603 = __temp_30602 & 0xfu32;
        let __temp_30604 = __temp_30603 == 0x1u32;
        let __temp_30605 = true & __temp_30604;
        let __temp_30606 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30607 = __temp_30606 & 0x3fffffffu32;
        let __temp_30608 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30609 = __temp_30608 & 0x3fffffffu32;
        let __temp_30610 = self.__reg_state_7 == 0x3u32;
        let __temp_30611 = __temp_30610 & self.__reg_bus_enable_6;
        let __temp_30612 = if __temp_30611 { __temp_30609 } else { __temp_30607 };
        let __temp_30613 = __temp_30612 >> 0x2u32;
        let __temp_30614 = __temp_30613 & 0xfffffffu32;
        let __temp_30615 = __temp_30614 >> 0x18u32;
        let __temp_30616 = __temp_30615 & 0xfu32;
        let __temp_30617 = __temp_30616 == 0x0u32;
        let __temp_30618 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30619 = __temp_30618 & 0x3fffffffu32;
        let __temp_30620 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30621 = __temp_30620 & 0x3fffffffu32;
        let __temp_30622 = self.__reg_state_7 == 0x3u32;
        let __temp_30623 = __temp_30622 & self.__reg_bus_enable_6;
        let __temp_30624 = if __temp_30623 { __temp_30621 } else { __temp_30619 };
        let __temp_30625 = __temp_30624 >> 0x2u32;
        let __temp_30626 = __temp_30625 & 0xfffffffu32;
        let __temp_30627 = __temp_30626 & 0xffffffu32;
        let __temp_30628 = __temp_30627 >> 0x14u32;
        let __temp_30629 = __temp_30628 & 0xfu32;
        let __temp_30630 = __temp_30629 == 0x7u32;
        let __temp_30631 = true & __temp_30630;
        let __temp_30632 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30633 = __temp_30632 & 0x3fffffffu32;
        let __temp_30634 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30635 = __temp_30634 & 0x3fffffffu32;
        let __temp_30636 = self.__reg_state_7 == 0x3u32;
        let __temp_30637 = __temp_30636 & self.__reg_bus_enable_6;
        let __temp_30638 = if __temp_30637 { __temp_30635 } else { __temp_30633 };
        let __temp_30639 = __temp_30638 >> 0x2u32;
        let __temp_30640 = __temp_30639 & 0xfffffffu32;
        let __temp_30641 = __temp_30640 & 0xffffffu32;
        let __temp_30642 = __temp_30641 >> 0x14u32;
        let __temp_30643 = __temp_30642 & 0xfu32;
        let __temp_30644 = __temp_30643 == 0x6u32;
        let __temp_30645 = true & __temp_30644;
        let __temp_30646 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30647 = __temp_30646 & 0x3fffffffu32;
        let __temp_30648 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30649 = __temp_30648 & 0x3fffffffu32;
        let __temp_30650 = self.__reg_state_7 == 0x3u32;
        let __temp_30651 = __temp_30650 & self.__reg_bus_enable_6;
        let __temp_30652 = if __temp_30651 { __temp_30649 } else { __temp_30647 };
        let __temp_30653 = __temp_30652 >> 0x2u32;
        let __temp_30654 = __temp_30653 & 0xfffffffu32;
        let __temp_30655 = __temp_30654 & 0xffffffu32;
        let __temp_30656 = __temp_30655 >> 0x14u32;
        let __temp_30657 = __temp_30656 & 0xfu32;
        let __temp_30658 = __temp_30657 == 0x5u32;
        let __temp_30659 = true & __temp_30658;
        let __temp_30660 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30661 = __temp_30660 & 0x3fffffffu32;
        let __temp_30662 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30663 = __temp_30662 & 0x3fffffffu32;
        let __temp_30664 = self.__reg_state_7 == 0x3u32;
        let __temp_30665 = __temp_30664 & self.__reg_bus_enable_6;
        let __temp_30666 = if __temp_30665 { __temp_30663 } else { __temp_30661 };
        let __temp_30667 = __temp_30666 >> 0x2u32;
        let __temp_30668 = __temp_30667 & 0xfffffffu32;
        let __temp_30669 = __temp_30668 & 0xffffffu32;
        let __temp_30670 = __temp_30669 >> 0x14u32;
        let __temp_30671 = __temp_30670 & 0xfu32;
        let __temp_30672 = __temp_30671 == 0x4u32;
        let __temp_30673 = true & __temp_30672;
        let __temp_30674 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30675 = __temp_30674 & 0x3fffffffu32;
        let __temp_30676 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30677 = __temp_30676 & 0x3fffffffu32;
        let __temp_30678 = self.__reg_state_7 == 0x3u32;
        let __temp_30679 = __temp_30678 & self.__reg_bus_enable_6;
        let __temp_30680 = if __temp_30679 { __temp_30677 } else { __temp_30675 };
        let __temp_30681 = __temp_30680 >> 0x2u32;
        let __temp_30682 = __temp_30681 & 0xfffffffu32;
        let __temp_30683 = __temp_30682 & 0xffffffu32;
        let __temp_30684 = __temp_30683 >> 0x14u32;
        let __temp_30685 = __temp_30684 & 0xfu32;
        let __temp_30686 = __temp_30685 == 0x3u32;
        let __temp_30687 = true & __temp_30686;
        let __temp_30688 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30689 = __temp_30688 & 0x3fffffffu32;
        let __temp_30690 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30691 = __temp_30690 & 0x3fffffffu32;
        let __temp_30692 = self.__reg_state_7 == 0x3u32;
        let __temp_30693 = __temp_30692 & self.__reg_bus_enable_6;
        let __temp_30694 = if __temp_30693 { __temp_30691 } else { __temp_30689 };
        let __temp_30695 = __temp_30694 >> 0x2u32;
        let __temp_30696 = __temp_30695 & 0xfffffffu32;
        let __temp_30697 = __temp_30696 & 0xffffffu32;
        let __temp_30698 = __temp_30697 >> 0x14u32;
        let __temp_30699 = __temp_30698 & 0xfu32;
        let __temp_30700 = __temp_30699 == 0x2u32;
        let __temp_30701 = true & __temp_30700;
        let __temp_30702 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30703 = __temp_30702 & 0x3fffffffu32;
        let __temp_30704 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30705 = __temp_30704 & 0x3fffffffu32;
        let __temp_30706 = self.__reg_state_7 == 0x3u32;
        let __temp_30707 = __temp_30706 & self.__reg_bus_enable_6;
        let __temp_30708 = if __temp_30707 { __temp_30705 } else { __temp_30703 };
        let __temp_30709 = __temp_30708 >> 0x2u32;
        let __temp_30710 = __temp_30709 & 0xfffffffu32;
        let __temp_30711 = __temp_30710 & 0xffffffu32;
        let __temp_30712 = __temp_30711 >> 0x14u32;
        let __temp_30713 = __temp_30712 & 0xfu32;
        let __temp_30714 = __temp_30713 == 0x1u32;
        let __temp_30715 = true & __temp_30714;
        let __temp_30716 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30717 = __temp_30716 & 0x3fffffffu32;
        let __temp_30718 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30719 = __temp_30718 & 0x3fffffffu32;
        let __temp_30720 = self.__reg_state_7 == 0x3u32;
        let __temp_30721 = __temp_30720 & self.__reg_bus_enable_6;
        let __temp_30722 = if __temp_30721 { __temp_30719 } else { __temp_30717 };
        let __temp_30723 = __temp_30722 >> 0x2u32;
        let __temp_30724 = __temp_30723 & 0xfffffffu32;
        let __temp_30725 = __temp_30724 & 0xffffffu32;
        let __temp_30726 = __temp_30725 >> 0x14u32;
        let __temp_30727 = __temp_30726 & 0xfu32;
        let __temp_30728 = __temp_30727 == 0x0u32;
        let __temp_30729 = true & __temp_30728;
        let __temp_30730 = false | __temp_30729;
        let __temp_30731 = __temp_30730 | __temp_30715;
        let __temp_30732 = __temp_30731 | __temp_30701;
        let __temp_30733 = __temp_30732 | __temp_30687;
        let __temp_30734 = __temp_30733 | __temp_30673;
        let __temp_30735 = __temp_30734 | __temp_30659;
        let __temp_30736 = __temp_30735 | __temp_30645;
        let __temp_30737 = __temp_30736 | __temp_30631;
        let __temp_30738 = self.__reg_count_12 >> 0x5u32;
        let __temp_30739 = __temp_30738 & 0x1u32;
        let __temp_30740 = __temp_30739 != 0x0u32;
        let __temp_30741 = !__temp_30740;
        let __temp_30742 = !false;
        let __temp_30743 = __temp_30742 & __temp_30741;
        let __temp_30744 = self.__reg_state_7 == 0x3u32;
        let __temp_30745 = __temp_30744 & self.__reg_bus_enable_6;
        let __temp_30746 = __temp_30745 & self.__reg_bus_write_5;
        let __temp_30747 = __temp_30746 | __temp_30743;
        let __temp_30748 = __temp_30747 & __temp_30737;
        let __temp_30749 = __temp_30748 & __temp_30617;
        let __temp_30750 = false | __temp_30749;
        let __temp_30751 = __temp_30750 | __temp_30605;
        let __temp_30752 = self.__reg_count_15 >> 0x5u32;
        let __temp_30753 = __temp_30752 & 0x1u32;
        let __temp_30754 = __temp_30753 != 0x0u32;
        let __temp_30755 = !__temp_30754;
        let __temp_30756 = !false;
        let __temp_30757 = __temp_30756 & __temp_30755;
        let __temp_30758 = self.__reg_state_7 == 0x3u32;
        let __temp_30759 = __temp_30758 & self.__reg_bus_enable_6;
        let __temp_30760 = __temp_30759 & self.__reg_bus_write_5;
        let __temp_30761 = __temp_30760 | __temp_30757;
        let __temp_30762 = __temp_30761 & __temp_30751;
        let __temp_30763 = if self.__reg_bus_enable_6 { __temp_30762 } else { true };
        let __temp_30764 = self.__reg_state_7 == 0x3u32;
        let __temp_30765 = __temp_30764 & __temp_30763;
        let __temp_30766 = if __temp_30765 { 0x4u32 } else { __temp_30592 };
        let __temp_30767 = self.__reg_state_7 == 0x2u32;
        let __temp_30768 = if __temp_30767 { 0x3u32 } else { __temp_30766 };
        let __temp_30769 = self.__reg_fifo_read_data_valid_8 & true;
        let __temp_30770 = self.__reg_state_7 == 0x1u32;
        let __temp_30771 = __temp_30770 & __temp_30769;
        let __temp_30772 = if __temp_30771 { 0x2u32 } else { __temp_30768 };
        let __temp_30773 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30774 = __temp_30773 & 0x3fffffffu32;
        let __temp_30775 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30776 = __temp_30775 & 0x3fffffffu32;
        let __temp_30777 = self.__reg_state_7 == 0x3u32;
        let __temp_30778 = __temp_30777 & self.__reg_bus_enable_6;
        let __temp_30779 = if __temp_30778 { __temp_30776 } else { __temp_30774 };
        let __temp_30780 = __temp_30779 >> 0x2u32;
        let __temp_30781 = __temp_30780 & 0xfffffffu32;
        let __temp_30782 = __temp_30781 >> 0x18u32;
        let __temp_30783 = __temp_30782 & 0xfu32;
        let __temp_30784 = __temp_30783 == 0x1u32;
        let __temp_30785 = true & __temp_30784;
        let __temp_30786 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30787 = __temp_30786 & 0x3fffffffu32;
        let __temp_30788 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30789 = __temp_30788 & 0x3fffffffu32;
        let __temp_30790 = self.__reg_state_7 == 0x3u32;
        let __temp_30791 = __temp_30790 & self.__reg_bus_enable_6;
        let __temp_30792 = if __temp_30791 { __temp_30789 } else { __temp_30787 };
        let __temp_30793 = __temp_30792 >> 0x2u32;
        let __temp_30794 = __temp_30793 & 0xfffffffu32;
        let __temp_30795 = __temp_30794 >> 0x18u32;
        let __temp_30796 = __temp_30795 & 0xfu32;
        let __temp_30797 = __temp_30796 == 0x0u32;
        let __temp_30798 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30799 = __temp_30798 & 0x3fffffffu32;
        let __temp_30800 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30801 = __temp_30800 & 0x3fffffffu32;
        let __temp_30802 = self.__reg_state_7 == 0x3u32;
        let __temp_30803 = __temp_30802 & self.__reg_bus_enable_6;
        let __temp_30804 = if __temp_30803 { __temp_30801 } else { __temp_30799 };
        let __temp_30805 = __temp_30804 >> 0x2u32;
        let __temp_30806 = __temp_30805 & 0xfffffffu32;
        let __temp_30807 = __temp_30806 & 0xffffffu32;
        let __temp_30808 = __temp_30807 >> 0x14u32;
        let __temp_30809 = __temp_30808 & 0xfu32;
        let __temp_30810 = __temp_30809 == 0x7u32;
        let __temp_30811 = true & __temp_30810;
        let __temp_30812 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30813 = __temp_30812 & 0x3fffffffu32;
        let __temp_30814 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30815 = __temp_30814 & 0x3fffffffu32;
        let __temp_30816 = self.__reg_state_7 == 0x3u32;
        let __temp_30817 = __temp_30816 & self.__reg_bus_enable_6;
        let __temp_30818 = if __temp_30817 { __temp_30815 } else { __temp_30813 };
        let __temp_30819 = __temp_30818 >> 0x2u32;
        let __temp_30820 = __temp_30819 & 0xfffffffu32;
        let __temp_30821 = __temp_30820 & 0xffffffu32;
        let __temp_30822 = __temp_30821 >> 0x14u32;
        let __temp_30823 = __temp_30822 & 0xfu32;
        let __temp_30824 = __temp_30823 == 0x6u32;
        let __temp_30825 = true & __temp_30824;
        let __temp_30826 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30827 = __temp_30826 & 0x3fffffffu32;
        let __temp_30828 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30829 = __temp_30828 & 0x3fffffffu32;
        let __temp_30830 = self.__reg_state_7 == 0x3u32;
        let __temp_30831 = __temp_30830 & self.__reg_bus_enable_6;
        let __temp_30832 = if __temp_30831 { __temp_30829 } else { __temp_30827 };
        let __temp_30833 = __temp_30832 >> 0x2u32;
        let __temp_30834 = __temp_30833 & 0xfffffffu32;
        let __temp_30835 = __temp_30834 & 0xffffffu32;
        let __temp_30836 = __temp_30835 >> 0x14u32;
        let __temp_30837 = __temp_30836 & 0xfu32;
        let __temp_30838 = __temp_30837 == 0x5u32;
        let __temp_30839 = true & __temp_30838;
        let __temp_30840 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30841 = __temp_30840 & 0x3fffffffu32;
        let __temp_30842 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30843 = __temp_30842 & 0x3fffffffu32;
        let __temp_30844 = self.__reg_state_7 == 0x3u32;
        let __temp_30845 = __temp_30844 & self.__reg_bus_enable_6;
        let __temp_30846 = if __temp_30845 { __temp_30843 } else { __temp_30841 };
        let __temp_30847 = __temp_30846 >> 0x2u32;
        let __temp_30848 = __temp_30847 & 0xfffffffu32;
        let __temp_30849 = __temp_30848 & 0xffffffu32;
        let __temp_30850 = __temp_30849 >> 0x14u32;
        let __temp_30851 = __temp_30850 & 0xfu32;
        let __temp_30852 = __temp_30851 == 0x4u32;
        let __temp_30853 = true & __temp_30852;
        let __temp_30854 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30855 = __temp_30854 & 0x3fffffffu32;
        let __temp_30856 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30857 = __temp_30856 & 0x3fffffffu32;
        let __temp_30858 = self.__reg_state_7 == 0x3u32;
        let __temp_30859 = __temp_30858 & self.__reg_bus_enable_6;
        let __temp_30860 = if __temp_30859 { __temp_30857 } else { __temp_30855 };
        let __temp_30861 = __temp_30860 >> 0x2u32;
        let __temp_30862 = __temp_30861 & 0xfffffffu32;
        let __temp_30863 = __temp_30862 & 0xffffffu32;
        let __temp_30864 = __temp_30863 >> 0x14u32;
        let __temp_30865 = __temp_30864 & 0xfu32;
        let __temp_30866 = __temp_30865 == 0x3u32;
        let __temp_30867 = true & __temp_30866;
        let __temp_30868 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30869 = __temp_30868 & 0x3fffffffu32;
        let __temp_30870 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30871 = __temp_30870 & 0x3fffffffu32;
        let __temp_30872 = self.__reg_state_7 == 0x3u32;
        let __temp_30873 = __temp_30872 & self.__reg_bus_enable_6;
        let __temp_30874 = if __temp_30873 { __temp_30871 } else { __temp_30869 };
        let __temp_30875 = __temp_30874 >> 0x2u32;
        let __temp_30876 = __temp_30875 & 0xfffffffu32;
        let __temp_30877 = __temp_30876 & 0xffffffu32;
        let __temp_30878 = __temp_30877 >> 0x14u32;
        let __temp_30879 = __temp_30878 & 0xfu32;
        let __temp_30880 = __temp_30879 == 0x2u32;
        let __temp_30881 = true & __temp_30880;
        let __temp_30882 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30883 = __temp_30882 & 0x3fffffffu32;
        let __temp_30884 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30885 = __temp_30884 & 0x3fffffffu32;
        let __temp_30886 = self.__reg_state_7 == 0x3u32;
        let __temp_30887 = __temp_30886 & self.__reg_bus_enable_6;
        let __temp_30888 = if __temp_30887 { __temp_30885 } else { __temp_30883 };
        let __temp_30889 = __temp_30888 >> 0x2u32;
        let __temp_30890 = __temp_30889 & 0xfffffffu32;
        let __temp_30891 = __temp_30890 & 0xffffffu32;
        let __temp_30892 = __temp_30891 >> 0x14u32;
        let __temp_30893 = __temp_30892 & 0xfu32;
        let __temp_30894 = __temp_30893 == 0x1u32;
        let __temp_30895 = true & __temp_30894;
        let __temp_30896 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30897 = __temp_30896 & 0x3fffffffu32;
        let __temp_30898 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30899 = __temp_30898 & 0x3fffffffu32;
        let __temp_30900 = self.__reg_state_7 == 0x3u32;
        let __temp_30901 = __temp_30900 & self.__reg_bus_enable_6;
        let __temp_30902 = if __temp_30901 { __temp_30899 } else { __temp_30897 };
        let __temp_30903 = __temp_30902 >> 0x2u32;
        let __temp_30904 = __temp_30903 & 0xfffffffu32;
        let __temp_30905 = __temp_30904 & 0xffffffu32;
        let __temp_30906 = __temp_30905 >> 0x14u32;
        let __temp_30907 = __temp_30906 & 0xfu32;
        let __temp_30908 = __temp_30907 == 0x0u32;
        let __temp_30909 = true & __temp_30908;
        let __temp_30910 = false | __temp_30909;
        let __temp_30911 = __temp_30910 | __temp_30895;
        let __temp_30912 = __temp_30911 | __temp_30881;
        let __temp_30913 = __temp_30912 | __temp_30867;
        let __temp_30914 = __temp_30913 | __temp_30853;
        let __temp_30915 = __temp_30914 | __temp_30839;
        let __temp_30916 = __temp_30915 | __temp_30825;
        let __temp_30917 = __temp_30916 | __temp_30811;
        let __temp_30918 = self.__reg_count_12 >> 0x5u32;
        let __temp_30919 = __temp_30918 & 0x1u32;
        let __temp_30920 = __temp_30919 != 0x0u32;
        let __temp_30921 = !__temp_30920;
        let __temp_30922 = !false;
        let __temp_30923 = __temp_30922 & __temp_30921;
        let __temp_30924 = self.__reg_state_7 == 0x3u32;
        let __temp_30925 = __temp_30924 & self.__reg_bus_enable_6;
        let __temp_30926 = __temp_30925 & self.__reg_bus_write_5;
        let __temp_30927 = __temp_30926 | __temp_30923;
        let __temp_30928 = __temp_30927 & __temp_30917;
        let __temp_30929 = __temp_30928 & __temp_30797;
        let __temp_30930 = false | __temp_30929;
        let __temp_30931 = __temp_30930 | __temp_30785;
        let __temp_30932 = self.__reg_count_15 >> 0x5u32;
        let __temp_30933 = __temp_30932 & 0x1u32;
        let __temp_30934 = __temp_30933 != 0x0u32;
        let __temp_30935 = !__temp_30934;
        let __temp_30936 = !false;
        let __temp_30937 = __temp_30936 & __temp_30935;
        let __temp_30938 = self.__reg_state_7 == 0x3u32;
        let __temp_30939 = __temp_30938 & self.__reg_bus_enable_6;
        let __temp_30940 = __temp_30939 & self.__reg_bus_write_5;
        let __temp_30941 = __temp_30940 | __temp_30937;
        let __temp_30942 = __temp_30941 & __temp_30931;
        let __temp_30943 = self.__reg_state_7 == 0x0u32;
        let __temp_30944 = __temp_30943 & __temp_30942;
        let __temp_30945 = if __temp_30944 { 0x1u32 } else { __temp_30772 };
        self.__reg_state_7_next = __temp_30945;
        self.__reg_stage_5_edge_test_114_next = self.__reg_stage_4_edge_test_115;
        self.__reg_stage_14_a_278_next = self.__reg_stage_13_a_279;
        let __temp_30946 = self.__reg_bus_write_data_1 as u128;
        let __temp_30947 = __temp_30946 << 0x60u32;
        let __temp_30948 = __temp_30947 | 0x0u128;
        let __temp_30949 = 0x0u32 as u64;
        let __temp_30950 = self.__reg_bus_write_data_1 as u64;
        let __temp_30951 = __temp_30949 << 0x20u32;
        let __temp_30952 = __temp_30951 | __temp_30950;
        let __temp_30953 = __temp_30952 as u128;
        let __temp_30954 = 0x0u64 as u128;
        let __temp_30955 = __temp_30953 << 0x40u32;
        let __temp_30956 = __temp_30955 | __temp_30954;
        let __temp_30957 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30958 = __temp_30957 & 0x3fffffffu32;
        let __temp_30959 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30960 = __temp_30959 & 0x3fffffffu32;
        let __temp_30961 = self.__reg_state_7 == 0x3u32;
        let __temp_30962 = __temp_30961 & self.__reg_bus_enable_6;
        let __temp_30963 = if __temp_30962 { __temp_30960 } else { __temp_30958 };
        let __temp_30964 = __temp_30963 & 0x3u32;
        let __temp_30965 = __temp_30964 == 0x2u32;
        let __temp_30966 = if __temp_30965 { __temp_30956 } else { __temp_30948 };
        let __temp_30967 = 0x0u64 as u128;
        let __temp_30968 = self.__reg_bus_write_data_1 as u128;
        let __temp_30969 = __temp_30967 << 0x20u32;
        let __temp_30970 = __temp_30969 | __temp_30968;
        let __temp_30971 = 0x0u32 as u128;
        let __temp_30972 = __temp_30970 << 0x20u32;
        let __temp_30973 = __temp_30972 | __temp_30971;
        let __temp_30974 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30975 = __temp_30974 & 0x3fffffffu32;
        let __temp_30976 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30977 = __temp_30976 & 0x3fffffffu32;
        let __temp_30978 = self.__reg_state_7 == 0x3u32;
        let __temp_30979 = __temp_30978 & self.__reg_bus_enable_6;
        let __temp_30980 = if __temp_30979 { __temp_30977 } else { __temp_30975 };
        let __temp_30981 = __temp_30980 & 0x3u32;
        let __temp_30982 = __temp_30981 == 0x1u32;
        let __temp_30983 = if __temp_30982 { __temp_30973 } else { __temp_30966 };
        let __temp_30984 = self.__reg_bus_write_data_1 as u128;
        let __temp_30985 = 0x0u128 << 0x20u32;
        let __temp_30986 = __temp_30985 | __temp_30984;
        let __temp_30987 = self.__reg_pc_13 >> 0x2u32;
        let __temp_30988 = __temp_30987 & 0x3fffffffu32;
        let __temp_30989 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_30990 = __temp_30989 & 0x3fffffffu32;
        let __temp_30991 = self.__reg_state_7 == 0x3u32;
        let __temp_30992 = __temp_30991 & self.__reg_bus_enable_6;
        let __temp_30993 = if __temp_30992 { __temp_30990 } else { __temp_30988 };
        let __temp_30994 = __temp_30993 & 0x3u32;
        let __temp_30995 = __temp_30994 == 0x0u32;
        let __temp_30996 = if __temp_30995 { __temp_30986 } else { __temp_30983 };
        let __temp_30997 = __temp_30996 as u32;
        let __temp_30998 = __temp_30997 & 0xffffffu32;
        let __temp_30999 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31000 = __temp_30999 & 0x3fffffffu32;
        let __temp_31001 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31002 = __temp_31001 & 0x3fffffffu32;
        let __temp_31003 = self.__reg_state_7 == 0x3u32;
        let __temp_31004 = __temp_31003 & self.__reg_bus_enable_6;
        let __temp_31005 = if __temp_31004 { __temp_31002 } else { __temp_31000 };
        let __temp_31006 = __temp_31005 >> 0x2u32;
        let __temp_31007 = __temp_31006 & 0xfffffffu32;
        let __temp_31008 = __temp_31007 & 0xffffffu32;
        let __temp_31009 = __temp_31008 & 0xfffffu32;
        let __temp_31010 = __temp_31009 & 0x3fu32;
        let __temp_31011 = __temp_31010 == 0x11u32;
        let __temp_31012 = self.__reg_state_7 == 0x3u32;
        let __temp_31013 = __temp_31012 & self.__reg_bus_enable_6;
        let __temp_31014 = __temp_31013 & self.__reg_bus_write_5;
        let __temp_31015 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31016 = __temp_31015 & 0x3fffffffu32;
        let __temp_31017 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31018 = __temp_31017 & 0x3fffffffu32;
        let __temp_31019 = self.__reg_state_7 == 0x3u32;
        let __temp_31020 = __temp_31019 & self.__reg_bus_enable_6;
        let __temp_31021 = if __temp_31020 { __temp_31018 } else { __temp_31016 };
        let __temp_31022 = __temp_31021 >> 0x2u32;
        let __temp_31023 = __temp_31022 & 0xfffffffu32;
        let __temp_31024 = __temp_31023 & 0xffffffu32;
        let __temp_31025 = __temp_31024 >> 0x14u32;
        let __temp_31026 = __temp_31025 & 0xfu32;
        let __temp_31027 = __temp_31026 == 0x4u32;
        let __temp_31028 = self.__reg_count_12 >> 0x5u32;
        let __temp_31029 = __temp_31028 & 0x1u32;
        let __temp_31030 = __temp_31029 != 0x0u32;
        let __temp_31031 = !__temp_31030;
        let __temp_31032 = !false;
        let __temp_31033 = __temp_31032 & __temp_31031;
        let __temp_31034 = self.__reg_state_7 == 0x3u32;
        let __temp_31035 = __temp_31034 & self.__reg_bus_enable_6;
        let __temp_31036 = __temp_31035 & self.__reg_bus_write_5;
        let __temp_31037 = __temp_31036 | __temp_31033;
        let __temp_31038 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31039 = __temp_31038 & 0x3fffffffu32;
        let __temp_31040 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31041 = __temp_31040 & 0x3fffffffu32;
        let __temp_31042 = self.__reg_state_7 == 0x3u32;
        let __temp_31043 = __temp_31042 & self.__reg_bus_enable_6;
        let __temp_31044 = if __temp_31043 { __temp_31041 } else { __temp_31039 };
        let __temp_31045 = __temp_31044 >> 0x2u32;
        let __temp_31046 = __temp_31045 & 0xfffffffu32;
        let __temp_31047 = __temp_31046 >> 0x18u32;
        let __temp_31048 = __temp_31047 & 0xfu32;
        let __temp_31049 = __temp_31048 == 0x0u32;
        let __temp_31050 = self.__reg_count_15 >> 0x5u32;
        let __temp_31051 = __temp_31050 & 0x1u32;
        let __temp_31052 = __temp_31051 != 0x0u32;
        let __temp_31053 = !__temp_31052;
        let __temp_31054 = !false;
        let __temp_31055 = __temp_31054 & __temp_31053;
        let __temp_31056 = self.__reg_state_7 == 0x3u32;
        let __temp_31057 = __temp_31056 & self.__reg_bus_enable_6;
        let __temp_31058 = __temp_31057 & self.__reg_bus_write_5;
        let __temp_31059 = __temp_31058 | __temp_31055;
        let __temp_31060 = self.__reg_state_7 == 0x3u32;
        let __temp_31061 = __temp_31060 & self.__reg_bus_enable_6;
        let __temp_31062 = self.__reg_state_7 == 0x0u32;
        let __temp_31063 = __temp_31062 | __temp_31061;
        let __temp_31064 = __temp_31063 & __temp_31059;
        let __temp_31065 = __temp_31064 & __temp_31049;
        let __temp_31066 = __temp_31065 & __temp_31037;
        let __temp_31067 = __temp_31066 & __temp_31027;
        let __temp_31068 = __temp_31067 & __temp_31014;
        let __temp_31069 = __temp_31068 & __temp_31011;
        let __temp_31070 = if __temp_31069 { __temp_30998 } else { self.__reg_g_dx_351 };
        self.__reg_g_dx_351_next = __temp_31070;
        let __temp_31071 = self.__reg_bus_write_data_1 as u128;
        let __temp_31072 = __temp_31071 << 0x60u32;
        let __temp_31073 = __temp_31072 | 0x0u128;
        let __temp_31074 = 0x0u32 as u64;
        let __temp_31075 = self.__reg_bus_write_data_1 as u64;
        let __temp_31076 = __temp_31074 << 0x20u32;
        let __temp_31077 = __temp_31076 | __temp_31075;
        let __temp_31078 = __temp_31077 as u128;
        let __temp_31079 = 0x0u64 as u128;
        let __temp_31080 = __temp_31078 << 0x40u32;
        let __temp_31081 = __temp_31080 | __temp_31079;
        let __temp_31082 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31083 = __temp_31082 & 0x3fffffffu32;
        let __temp_31084 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31085 = __temp_31084 & 0x3fffffffu32;
        let __temp_31086 = self.__reg_state_7 == 0x3u32;
        let __temp_31087 = __temp_31086 & self.__reg_bus_enable_6;
        let __temp_31088 = if __temp_31087 { __temp_31085 } else { __temp_31083 };
        let __temp_31089 = __temp_31088 & 0x3u32;
        let __temp_31090 = __temp_31089 == 0x2u32;
        let __temp_31091 = if __temp_31090 { __temp_31081 } else { __temp_31073 };
        let __temp_31092 = 0x0u64 as u128;
        let __temp_31093 = self.__reg_bus_write_data_1 as u128;
        let __temp_31094 = __temp_31092 << 0x20u32;
        let __temp_31095 = __temp_31094 | __temp_31093;
        let __temp_31096 = 0x0u32 as u128;
        let __temp_31097 = __temp_31095 << 0x20u32;
        let __temp_31098 = __temp_31097 | __temp_31096;
        let __temp_31099 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31100 = __temp_31099 & 0x3fffffffu32;
        let __temp_31101 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31102 = __temp_31101 & 0x3fffffffu32;
        let __temp_31103 = self.__reg_state_7 == 0x3u32;
        let __temp_31104 = __temp_31103 & self.__reg_bus_enable_6;
        let __temp_31105 = if __temp_31104 { __temp_31102 } else { __temp_31100 };
        let __temp_31106 = __temp_31105 & 0x3u32;
        let __temp_31107 = __temp_31106 == 0x1u32;
        let __temp_31108 = if __temp_31107 { __temp_31098 } else { __temp_31091 };
        let __temp_31109 = self.__reg_bus_write_data_1 as u128;
        let __temp_31110 = 0x0u128 << 0x20u32;
        let __temp_31111 = __temp_31110 | __temp_31109;
        let __temp_31112 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31113 = __temp_31112 & 0x3fffffffu32;
        let __temp_31114 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31115 = __temp_31114 & 0x3fffffffu32;
        let __temp_31116 = self.__reg_state_7 == 0x3u32;
        let __temp_31117 = __temp_31116 & self.__reg_bus_enable_6;
        let __temp_31118 = if __temp_31117 { __temp_31115 } else { __temp_31113 };
        let __temp_31119 = __temp_31118 & 0x3u32;
        let __temp_31120 = __temp_31119 == 0x0u32;
        let __temp_31121 = if __temp_31120 { __temp_31111 } else { __temp_31108 };
        let __temp_31122 = __temp_31121 as u32;
        let __temp_31123 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31124 = __temp_31123 & 0x3fffffffu32;
        let __temp_31125 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31126 = __temp_31125 & 0x3fffffffu32;
        let __temp_31127 = self.__reg_state_7 == 0x3u32;
        let __temp_31128 = __temp_31127 & self.__reg_bus_enable_6;
        let __temp_31129 = if __temp_31128 { __temp_31126 } else { __temp_31124 };
        let __temp_31130 = __temp_31129 >> 0x2u32;
        let __temp_31131 = __temp_31130 & 0xfffffffu32;
        let __temp_31132 = __temp_31131 & 0xffffffu32;
        let __temp_31133 = __temp_31132 & 0xfffffu32;
        let __temp_31134 = __temp_31133 & 0x3fu32;
        let __temp_31135 = __temp_31134 == 0x20u32;
        let __temp_31136 = self.__reg_state_7 == 0x3u32;
        let __temp_31137 = __temp_31136 & self.__reg_bus_enable_6;
        let __temp_31138 = __temp_31137 & self.__reg_bus_write_5;
        let __temp_31139 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31140 = __temp_31139 & 0x3fffffffu32;
        let __temp_31141 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31142 = __temp_31141 & 0x3fffffffu32;
        let __temp_31143 = self.__reg_state_7 == 0x3u32;
        let __temp_31144 = __temp_31143 & self.__reg_bus_enable_6;
        let __temp_31145 = if __temp_31144 { __temp_31142 } else { __temp_31140 };
        let __temp_31146 = __temp_31145 >> 0x2u32;
        let __temp_31147 = __temp_31146 & 0xfffffffu32;
        let __temp_31148 = __temp_31147 & 0xffffffu32;
        let __temp_31149 = __temp_31148 >> 0x14u32;
        let __temp_31150 = __temp_31149 & 0xfu32;
        let __temp_31151 = __temp_31150 == 0x4u32;
        let __temp_31152 = self.__reg_count_12 >> 0x5u32;
        let __temp_31153 = __temp_31152 & 0x1u32;
        let __temp_31154 = __temp_31153 != 0x0u32;
        let __temp_31155 = !__temp_31154;
        let __temp_31156 = !false;
        let __temp_31157 = __temp_31156 & __temp_31155;
        let __temp_31158 = self.__reg_state_7 == 0x3u32;
        let __temp_31159 = __temp_31158 & self.__reg_bus_enable_6;
        let __temp_31160 = __temp_31159 & self.__reg_bus_write_5;
        let __temp_31161 = __temp_31160 | __temp_31157;
        let __temp_31162 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31163 = __temp_31162 & 0x3fffffffu32;
        let __temp_31164 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31165 = __temp_31164 & 0x3fffffffu32;
        let __temp_31166 = self.__reg_state_7 == 0x3u32;
        let __temp_31167 = __temp_31166 & self.__reg_bus_enable_6;
        let __temp_31168 = if __temp_31167 { __temp_31165 } else { __temp_31163 };
        let __temp_31169 = __temp_31168 >> 0x2u32;
        let __temp_31170 = __temp_31169 & 0xfffffffu32;
        let __temp_31171 = __temp_31170 >> 0x18u32;
        let __temp_31172 = __temp_31171 & 0xfu32;
        let __temp_31173 = __temp_31172 == 0x0u32;
        let __temp_31174 = self.__reg_count_15 >> 0x5u32;
        let __temp_31175 = __temp_31174 & 0x1u32;
        let __temp_31176 = __temp_31175 != 0x0u32;
        let __temp_31177 = !__temp_31176;
        let __temp_31178 = !false;
        let __temp_31179 = __temp_31178 & __temp_31177;
        let __temp_31180 = self.__reg_state_7 == 0x3u32;
        let __temp_31181 = __temp_31180 & self.__reg_bus_enable_6;
        let __temp_31182 = __temp_31181 & self.__reg_bus_write_5;
        let __temp_31183 = __temp_31182 | __temp_31179;
        let __temp_31184 = self.__reg_state_7 == 0x3u32;
        let __temp_31185 = __temp_31184 & self.__reg_bus_enable_6;
        let __temp_31186 = self.__reg_state_7 == 0x0u32;
        let __temp_31187 = __temp_31186 | __temp_31185;
        let __temp_31188 = __temp_31187 & __temp_31183;
        let __temp_31189 = __temp_31188 & __temp_31173;
        let __temp_31190 = __temp_31189 & __temp_31161;
        let __temp_31191 = __temp_31190 & __temp_31151;
        let __temp_31192 = __temp_31191 & __temp_31138;
        let __temp_31193 = __temp_31192 & __temp_31135;
        let __temp_31194 = if __temp_31193 { __temp_31122 } else { self.__reg_s_dx_265 };
        self.__reg_s_dx_265_next = __temp_31194;
        self.__reg_stage_6_b_316_next = self.__reg_stage_5_b_317;
        let __temp_31195 = self.__reg_bus_write_data_1 as u128;
        let __temp_31196 = __temp_31195 << 0x60u32;
        let __temp_31197 = __temp_31196 | 0x0u128;
        let __temp_31198 = 0x0u32 as u64;
        let __temp_31199 = self.__reg_bus_write_data_1 as u64;
        let __temp_31200 = __temp_31198 << 0x20u32;
        let __temp_31201 = __temp_31200 | __temp_31199;
        let __temp_31202 = __temp_31201 as u128;
        let __temp_31203 = 0x0u64 as u128;
        let __temp_31204 = __temp_31202 << 0x40u32;
        let __temp_31205 = __temp_31204 | __temp_31203;
        let __temp_31206 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31207 = __temp_31206 & 0x3fffffffu32;
        let __temp_31208 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31209 = __temp_31208 & 0x3fffffffu32;
        let __temp_31210 = self.__reg_state_7 == 0x3u32;
        let __temp_31211 = __temp_31210 & self.__reg_bus_enable_6;
        let __temp_31212 = if __temp_31211 { __temp_31209 } else { __temp_31207 };
        let __temp_31213 = __temp_31212 & 0x3u32;
        let __temp_31214 = __temp_31213 == 0x2u32;
        let __temp_31215 = if __temp_31214 { __temp_31205 } else { __temp_31197 };
        let __temp_31216 = 0x0u64 as u128;
        let __temp_31217 = self.__reg_bus_write_data_1 as u128;
        let __temp_31218 = __temp_31216 << 0x20u32;
        let __temp_31219 = __temp_31218 | __temp_31217;
        let __temp_31220 = 0x0u32 as u128;
        let __temp_31221 = __temp_31219 << 0x20u32;
        let __temp_31222 = __temp_31221 | __temp_31220;
        let __temp_31223 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31224 = __temp_31223 & 0x3fffffffu32;
        let __temp_31225 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31226 = __temp_31225 & 0x3fffffffu32;
        let __temp_31227 = self.__reg_state_7 == 0x3u32;
        let __temp_31228 = __temp_31227 & self.__reg_bus_enable_6;
        let __temp_31229 = if __temp_31228 { __temp_31226 } else { __temp_31224 };
        let __temp_31230 = __temp_31229 & 0x3u32;
        let __temp_31231 = __temp_31230 == 0x1u32;
        let __temp_31232 = if __temp_31231 { __temp_31222 } else { __temp_31215 };
        let __temp_31233 = self.__reg_bus_write_data_1 as u128;
        let __temp_31234 = 0x0u128 << 0x20u32;
        let __temp_31235 = __temp_31234 | __temp_31233;
        let __temp_31236 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31237 = __temp_31236 & 0x3fffffffu32;
        let __temp_31238 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31239 = __temp_31238 & 0x3fffffffu32;
        let __temp_31240 = self.__reg_state_7 == 0x3u32;
        let __temp_31241 = __temp_31240 & self.__reg_bus_enable_6;
        let __temp_31242 = if __temp_31241 { __temp_31239 } else { __temp_31237 };
        let __temp_31243 = __temp_31242 & 0x3u32;
        let __temp_31244 = __temp_31243 == 0x0u32;
        let __temp_31245 = if __temp_31244 { __temp_31235 } else { __temp_31232 };
        let __temp_31246 = __temp_31245 as u32;
        let __temp_31247 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31248 = __temp_31247 & 0x3fffffffu32;
        let __temp_31249 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31250 = __temp_31249 & 0x3fffffffu32;
        let __temp_31251 = self.__reg_state_7 == 0x3u32;
        let __temp_31252 = __temp_31251 & self.__reg_bus_enable_6;
        let __temp_31253 = if __temp_31252 { __temp_31250 } else { __temp_31248 };
        let __temp_31254 = __temp_31253 >> 0x2u32;
        let __temp_31255 = __temp_31254 & 0xfffffffu32;
        let __temp_31256 = __temp_31255 & 0xffffffu32;
        let __temp_31257 = __temp_31256 & 0xfffffu32;
        let __temp_31258 = __temp_31257 & 0x3fu32;
        let __temp_31259 = __temp_31258 == 0x6u32;
        let __temp_31260 = self.__reg_state_7 == 0x3u32;
        let __temp_31261 = __temp_31260 & self.__reg_bus_enable_6;
        let __temp_31262 = __temp_31261 & self.__reg_bus_write_5;
        let __temp_31263 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31264 = __temp_31263 & 0x3fffffffu32;
        let __temp_31265 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31266 = __temp_31265 & 0x3fffffffu32;
        let __temp_31267 = self.__reg_state_7 == 0x3u32;
        let __temp_31268 = __temp_31267 & self.__reg_bus_enable_6;
        let __temp_31269 = if __temp_31268 { __temp_31266 } else { __temp_31264 };
        let __temp_31270 = __temp_31269 >> 0x2u32;
        let __temp_31271 = __temp_31270 & 0xfffffffu32;
        let __temp_31272 = __temp_31271 & 0xffffffu32;
        let __temp_31273 = __temp_31272 >> 0x14u32;
        let __temp_31274 = __temp_31273 & 0xfu32;
        let __temp_31275 = __temp_31274 == 0x4u32;
        let __temp_31276 = self.__reg_count_12 >> 0x5u32;
        let __temp_31277 = __temp_31276 & 0x1u32;
        let __temp_31278 = __temp_31277 != 0x0u32;
        let __temp_31279 = !__temp_31278;
        let __temp_31280 = !false;
        let __temp_31281 = __temp_31280 & __temp_31279;
        let __temp_31282 = self.__reg_state_7 == 0x3u32;
        let __temp_31283 = __temp_31282 & self.__reg_bus_enable_6;
        let __temp_31284 = __temp_31283 & self.__reg_bus_write_5;
        let __temp_31285 = __temp_31284 | __temp_31281;
        let __temp_31286 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31287 = __temp_31286 & 0x3fffffffu32;
        let __temp_31288 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31289 = __temp_31288 & 0x3fffffffu32;
        let __temp_31290 = self.__reg_state_7 == 0x3u32;
        let __temp_31291 = __temp_31290 & self.__reg_bus_enable_6;
        let __temp_31292 = if __temp_31291 { __temp_31289 } else { __temp_31287 };
        let __temp_31293 = __temp_31292 >> 0x2u32;
        let __temp_31294 = __temp_31293 & 0xfffffffu32;
        let __temp_31295 = __temp_31294 >> 0x18u32;
        let __temp_31296 = __temp_31295 & 0xfu32;
        let __temp_31297 = __temp_31296 == 0x0u32;
        let __temp_31298 = self.__reg_count_15 >> 0x5u32;
        let __temp_31299 = __temp_31298 & 0x1u32;
        let __temp_31300 = __temp_31299 != 0x0u32;
        let __temp_31301 = !__temp_31300;
        let __temp_31302 = !false;
        let __temp_31303 = __temp_31302 & __temp_31301;
        let __temp_31304 = self.__reg_state_7 == 0x3u32;
        let __temp_31305 = __temp_31304 & self.__reg_bus_enable_6;
        let __temp_31306 = __temp_31305 & self.__reg_bus_write_5;
        let __temp_31307 = __temp_31306 | __temp_31303;
        let __temp_31308 = self.__reg_state_7 == 0x3u32;
        let __temp_31309 = __temp_31308 & self.__reg_bus_enable_6;
        let __temp_31310 = self.__reg_state_7 == 0x0u32;
        let __temp_31311 = __temp_31310 | __temp_31309;
        let __temp_31312 = __temp_31311 & __temp_31307;
        let __temp_31313 = __temp_31312 & __temp_31297;
        let __temp_31314 = __temp_31313 & __temp_31285;
        let __temp_31315 = __temp_31314 & __temp_31275;
        let __temp_31316 = __temp_31315 & __temp_31262;
        let __temp_31317 = __temp_31316 & __temp_31259;
        let __temp_31318 = if __temp_31317 { __temp_31246 } else { self.__reg_w0_dy_137 };
        self.__reg_w0_dy_137_next = __temp_31318;
        self.__reg_stage_18_valid_143_next = self.__reg_stage_17_valid_144;
        self.__reg_stage_5_r_371_next = self.__reg_stage_4_r_372;
        let __temp_31319 = self.__reg_bus_write_data_1 as u128;
        let __temp_31320 = __temp_31319 << 0x60u32;
        let __temp_31321 = __temp_31320 | 0x0u128;
        let __temp_31322 = 0x0u32 as u64;
        let __temp_31323 = self.__reg_bus_write_data_1 as u64;
        let __temp_31324 = __temp_31322 << 0x20u32;
        let __temp_31325 = __temp_31324 | __temp_31323;
        let __temp_31326 = __temp_31325 as u128;
        let __temp_31327 = 0x0u64 as u128;
        let __temp_31328 = __temp_31326 << 0x40u32;
        let __temp_31329 = __temp_31328 | __temp_31327;
        let __temp_31330 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31331 = __temp_31330 & 0x3fffffffu32;
        let __temp_31332 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31333 = __temp_31332 & 0x3fffffffu32;
        let __temp_31334 = self.__reg_state_7 == 0x3u32;
        let __temp_31335 = __temp_31334 & self.__reg_bus_enable_6;
        let __temp_31336 = if __temp_31335 { __temp_31333 } else { __temp_31331 };
        let __temp_31337 = __temp_31336 & 0x3u32;
        let __temp_31338 = __temp_31337 == 0x2u32;
        let __temp_31339 = if __temp_31338 { __temp_31329 } else { __temp_31321 };
        let __temp_31340 = 0x0u64 as u128;
        let __temp_31341 = self.__reg_bus_write_data_1 as u128;
        let __temp_31342 = __temp_31340 << 0x20u32;
        let __temp_31343 = __temp_31342 | __temp_31341;
        let __temp_31344 = 0x0u32 as u128;
        let __temp_31345 = __temp_31343 << 0x20u32;
        let __temp_31346 = __temp_31345 | __temp_31344;
        let __temp_31347 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31348 = __temp_31347 & 0x3fffffffu32;
        let __temp_31349 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31350 = __temp_31349 & 0x3fffffffu32;
        let __temp_31351 = self.__reg_state_7 == 0x3u32;
        let __temp_31352 = __temp_31351 & self.__reg_bus_enable_6;
        let __temp_31353 = if __temp_31352 { __temp_31350 } else { __temp_31348 };
        let __temp_31354 = __temp_31353 & 0x3u32;
        let __temp_31355 = __temp_31354 == 0x1u32;
        let __temp_31356 = if __temp_31355 { __temp_31346 } else { __temp_31339 };
        let __temp_31357 = self.__reg_bus_write_data_1 as u128;
        let __temp_31358 = 0x0u128 << 0x20u32;
        let __temp_31359 = __temp_31358 | __temp_31357;
        let __temp_31360 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31361 = __temp_31360 & 0x3fffffffu32;
        let __temp_31362 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31363 = __temp_31362 & 0x3fffffffu32;
        let __temp_31364 = self.__reg_state_7 == 0x3u32;
        let __temp_31365 = __temp_31364 & self.__reg_bus_enable_6;
        let __temp_31366 = if __temp_31365 { __temp_31363 } else { __temp_31361 };
        let __temp_31367 = __temp_31366 & 0x3u32;
        let __temp_31368 = __temp_31367 == 0x0u32;
        let __temp_31369 = if __temp_31368 { __temp_31359 } else { __temp_31356 };
        let __temp_31370 = __temp_31369 as u32;
        let __temp_31371 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31372 = __temp_31371 & 0x3fffffffu32;
        let __temp_31373 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31374 = __temp_31373 & 0x3fffffffu32;
        let __temp_31375 = self.__reg_state_7 == 0x3u32;
        let __temp_31376 = __temp_31375 & self.__reg_bus_enable_6;
        let __temp_31377 = if __temp_31376 { __temp_31374 } else { __temp_31372 };
        let __temp_31378 = __temp_31377 >> 0x2u32;
        let __temp_31379 = __temp_31378 & 0xfffffffu32;
        let __temp_31380 = __temp_31379 & 0xffffffu32;
        let __temp_31381 = __temp_31380 & 0xfffffu32;
        let __temp_31382 = __temp_31381 & 0x3fu32;
        let __temp_31383 = __temp_31382 == 0x9u32;
        let __temp_31384 = self.__reg_state_7 == 0x3u32;
        let __temp_31385 = __temp_31384 & self.__reg_bus_enable_6;
        let __temp_31386 = __temp_31385 & self.__reg_bus_write_5;
        let __temp_31387 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31388 = __temp_31387 & 0x3fffffffu32;
        let __temp_31389 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31390 = __temp_31389 & 0x3fffffffu32;
        let __temp_31391 = self.__reg_state_7 == 0x3u32;
        let __temp_31392 = __temp_31391 & self.__reg_bus_enable_6;
        let __temp_31393 = if __temp_31392 { __temp_31390 } else { __temp_31388 };
        let __temp_31394 = __temp_31393 >> 0x2u32;
        let __temp_31395 = __temp_31394 & 0xfffffffu32;
        let __temp_31396 = __temp_31395 & 0xffffffu32;
        let __temp_31397 = __temp_31396 >> 0x14u32;
        let __temp_31398 = __temp_31397 & 0xfu32;
        let __temp_31399 = __temp_31398 == 0x4u32;
        let __temp_31400 = self.__reg_count_12 >> 0x5u32;
        let __temp_31401 = __temp_31400 & 0x1u32;
        let __temp_31402 = __temp_31401 != 0x0u32;
        let __temp_31403 = !__temp_31402;
        let __temp_31404 = !false;
        let __temp_31405 = __temp_31404 & __temp_31403;
        let __temp_31406 = self.__reg_state_7 == 0x3u32;
        let __temp_31407 = __temp_31406 & self.__reg_bus_enable_6;
        let __temp_31408 = __temp_31407 & self.__reg_bus_write_5;
        let __temp_31409 = __temp_31408 | __temp_31405;
        let __temp_31410 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31411 = __temp_31410 & 0x3fffffffu32;
        let __temp_31412 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31413 = __temp_31412 & 0x3fffffffu32;
        let __temp_31414 = self.__reg_state_7 == 0x3u32;
        let __temp_31415 = __temp_31414 & self.__reg_bus_enable_6;
        let __temp_31416 = if __temp_31415 { __temp_31413 } else { __temp_31411 };
        let __temp_31417 = __temp_31416 >> 0x2u32;
        let __temp_31418 = __temp_31417 & 0xfffffffu32;
        let __temp_31419 = __temp_31418 >> 0x18u32;
        let __temp_31420 = __temp_31419 & 0xfu32;
        let __temp_31421 = __temp_31420 == 0x0u32;
        let __temp_31422 = self.__reg_count_15 >> 0x5u32;
        let __temp_31423 = __temp_31422 & 0x1u32;
        let __temp_31424 = __temp_31423 != 0x0u32;
        let __temp_31425 = !__temp_31424;
        let __temp_31426 = !false;
        let __temp_31427 = __temp_31426 & __temp_31425;
        let __temp_31428 = self.__reg_state_7 == 0x3u32;
        let __temp_31429 = __temp_31428 & self.__reg_bus_enable_6;
        let __temp_31430 = __temp_31429 & self.__reg_bus_write_5;
        let __temp_31431 = __temp_31430 | __temp_31427;
        let __temp_31432 = self.__reg_state_7 == 0x3u32;
        let __temp_31433 = __temp_31432 & self.__reg_bus_enable_6;
        let __temp_31434 = self.__reg_state_7 == 0x0u32;
        let __temp_31435 = __temp_31434 | __temp_31433;
        let __temp_31436 = __temp_31435 & __temp_31431;
        let __temp_31437 = __temp_31436 & __temp_31421;
        let __temp_31438 = __temp_31437 & __temp_31409;
        let __temp_31439 = __temp_31438 & __temp_31399;
        let __temp_31440 = __temp_31439 & __temp_31386;
        let __temp_31441 = __temp_31440 & __temp_31383;
        let __temp_31442 = if __temp_31441 { __temp_31370 } else { self.__reg_w1_dy_130 };
        self.__reg_w1_dy_130_next = __temp_31442;
        self.__reg_stage_5_valid_156_next = self.__reg_stage_4_valid_157;
        self.__reg_stage_8_r_368_next = self.__reg_stage_7_r_369;
        let __temp_31443 = self.__reg_bus_write_data_1 as u128;
        let __temp_31444 = __temp_31443 << 0x60u32;
        let __temp_31445 = __temp_31444 | 0x0u128;
        let __temp_31446 = 0x0u32 as u64;
        let __temp_31447 = self.__reg_bus_write_data_1 as u64;
        let __temp_31448 = __temp_31446 << 0x20u32;
        let __temp_31449 = __temp_31448 | __temp_31447;
        let __temp_31450 = __temp_31449 as u128;
        let __temp_31451 = 0x0u64 as u128;
        let __temp_31452 = __temp_31450 << 0x40u32;
        let __temp_31453 = __temp_31452 | __temp_31451;
        let __temp_31454 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31455 = __temp_31454 & 0x3fffffffu32;
        let __temp_31456 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31457 = __temp_31456 & 0x3fffffffu32;
        let __temp_31458 = self.__reg_state_7 == 0x3u32;
        let __temp_31459 = __temp_31458 & self.__reg_bus_enable_6;
        let __temp_31460 = if __temp_31459 { __temp_31457 } else { __temp_31455 };
        let __temp_31461 = __temp_31460 & 0x3u32;
        let __temp_31462 = __temp_31461 == 0x2u32;
        let __temp_31463 = if __temp_31462 { __temp_31453 } else { __temp_31445 };
        let __temp_31464 = 0x0u64 as u128;
        let __temp_31465 = self.__reg_bus_write_data_1 as u128;
        let __temp_31466 = __temp_31464 << 0x20u32;
        let __temp_31467 = __temp_31466 | __temp_31465;
        let __temp_31468 = 0x0u32 as u128;
        let __temp_31469 = __temp_31467 << 0x20u32;
        let __temp_31470 = __temp_31469 | __temp_31468;
        let __temp_31471 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31472 = __temp_31471 & 0x3fffffffu32;
        let __temp_31473 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31474 = __temp_31473 & 0x3fffffffu32;
        let __temp_31475 = self.__reg_state_7 == 0x3u32;
        let __temp_31476 = __temp_31475 & self.__reg_bus_enable_6;
        let __temp_31477 = if __temp_31476 { __temp_31474 } else { __temp_31472 };
        let __temp_31478 = __temp_31477 & 0x3u32;
        let __temp_31479 = __temp_31478 == 0x1u32;
        let __temp_31480 = if __temp_31479 { __temp_31470 } else { __temp_31463 };
        let __temp_31481 = self.__reg_bus_write_data_1 as u128;
        let __temp_31482 = 0x0u128 << 0x20u32;
        let __temp_31483 = __temp_31482 | __temp_31481;
        let __temp_31484 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31485 = __temp_31484 & 0x3fffffffu32;
        let __temp_31486 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31487 = __temp_31486 & 0x3fffffffu32;
        let __temp_31488 = self.__reg_state_7 == 0x3u32;
        let __temp_31489 = __temp_31488 & self.__reg_bus_enable_6;
        let __temp_31490 = if __temp_31489 { __temp_31487 } else { __temp_31485 };
        let __temp_31491 = __temp_31490 & 0x3u32;
        let __temp_31492 = __temp_31491 == 0x0u32;
        let __temp_31493 = if __temp_31492 { __temp_31483 } else { __temp_31480 };
        let __temp_31494 = __temp_31493 as u32;
        let __temp_31495 = __temp_31494 & 0xfu32;
        let __temp_31496 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31497 = __temp_31496 & 0x3fffffffu32;
        let __temp_31498 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31499 = __temp_31498 & 0x3fffffffu32;
        let __temp_31500 = self.__reg_state_7 == 0x3u32;
        let __temp_31501 = __temp_31500 & self.__reg_bus_enable_6;
        let __temp_31502 = if __temp_31501 { __temp_31499 } else { __temp_31497 };
        let __temp_31503 = __temp_31502 >> 0x2u32;
        let __temp_31504 = __temp_31503 & 0xfffffffu32;
        let __temp_31505 = __temp_31504 & 0xffffffu32;
        let __temp_31506 = __temp_31505 & 0xfffffu32;
        let __temp_31507 = __temp_31506 & 0x3fu32;
        let __temp_31508 = __temp_31507 == 0x3u32;
        let __temp_31509 = self.__reg_state_7 == 0x3u32;
        let __temp_31510 = __temp_31509 & self.__reg_bus_enable_6;
        let __temp_31511 = __temp_31510 & self.__reg_bus_write_5;
        let __temp_31512 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31513 = __temp_31512 & 0x3fffffffu32;
        let __temp_31514 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31515 = __temp_31514 & 0x3fffffffu32;
        let __temp_31516 = self.__reg_state_7 == 0x3u32;
        let __temp_31517 = __temp_31516 & self.__reg_bus_enable_6;
        let __temp_31518 = if __temp_31517 { __temp_31515 } else { __temp_31513 };
        let __temp_31519 = __temp_31518 >> 0x2u32;
        let __temp_31520 = __temp_31519 & 0xfffffffu32;
        let __temp_31521 = __temp_31520 & 0xffffffu32;
        let __temp_31522 = __temp_31521 >> 0x14u32;
        let __temp_31523 = __temp_31522 & 0xfu32;
        let __temp_31524 = __temp_31523 == 0x4u32;
        let __temp_31525 = self.__reg_count_12 >> 0x5u32;
        let __temp_31526 = __temp_31525 & 0x1u32;
        let __temp_31527 = __temp_31526 != 0x0u32;
        let __temp_31528 = !__temp_31527;
        let __temp_31529 = !false;
        let __temp_31530 = __temp_31529 & __temp_31528;
        let __temp_31531 = self.__reg_state_7 == 0x3u32;
        let __temp_31532 = __temp_31531 & self.__reg_bus_enable_6;
        let __temp_31533 = __temp_31532 & self.__reg_bus_write_5;
        let __temp_31534 = __temp_31533 | __temp_31530;
        let __temp_31535 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31536 = __temp_31535 & 0x3fffffffu32;
        let __temp_31537 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31538 = __temp_31537 & 0x3fffffffu32;
        let __temp_31539 = self.__reg_state_7 == 0x3u32;
        let __temp_31540 = __temp_31539 & self.__reg_bus_enable_6;
        let __temp_31541 = if __temp_31540 { __temp_31538 } else { __temp_31536 };
        let __temp_31542 = __temp_31541 >> 0x2u32;
        let __temp_31543 = __temp_31542 & 0xfffffffu32;
        let __temp_31544 = __temp_31543 >> 0x18u32;
        let __temp_31545 = __temp_31544 & 0xfu32;
        let __temp_31546 = __temp_31545 == 0x0u32;
        let __temp_31547 = self.__reg_count_15 >> 0x5u32;
        let __temp_31548 = __temp_31547 & 0x1u32;
        let __temp_31549 = __temp_31548 != 0x0u32;
        let __temp_31550 = !__temp_31549;
        let __temp_31551 = !false;
        let __temp_31552 = __temp_31551 & __temp_31550;
        let __temp_31553 = self.__reg_state_7 == 0x3u32;
        let __temp_31554 = __temp_31553 & self.__reg_bus_enable_6;
        let __temp_31555 = __temp_31554 & self.__reg_bus_write_5;
        let __temp_31556 = __temp_31555 | __temp_31552;
        let __temp_31557 = self.__reg_state_7 == 0x3u32;
        let __temp_31558 = __temp_31557 & self.__reg_bus_enable_6;
        let __temp_31559 = self.__reg_state_7 == 0x0u32;
        let __temp_31560 = __temp_31559 | __temp_31558;
        let __temp_31561 = __temp_31560 & __temp_31556;
        let __temp_31562 = __temp_31561 & __temp_31546;
        let __temp_31563 = __temp_31562 & __temp_31534;
        let __temp_31564 = __temp_31563 & __temp_31524;
        let __temp_31565 = __temp_31564 & __temp_31511;
        let __temp_31566 = __temp_31565 & __temp_31508;
        let __temp_31567 = if __temp_31566 { __temp_31495 } else { self.__reg_blend_settings_299 };
        self.__reg_blend_settings_299_next = __temp_31567;
        self.__reg_stage_14_r_362_next = self.__reg_stage_13_r_363;
        self.__reg_stage_12_t_226_next = self.__reg_stage_11_t_227;
        self.__reg_stage_2_r_374_next = self.__reg_stage_1_r_375;
        let __temp_31568 = self.__reg_cycle_counter_441.wrapping_add(0x1u64);
        self.__reg_cycle_counter_441_next = __temp_31568;
        self.__reg_stage_11_s_252_next = self.__reg_stage_10_s_253;
        let __temp_31569 = self.__reg_wait_counter_445 == 0x3u32;
        let __temp_31570 = if __temp_31569 { 0x0u32 } else { self.__reg_state_446 };
        let __temp_31571 = self.__reg_bit_counter_447 == 0x7u32;
        let __temp_31572 = if __temp_31571 { 0x3u32 } else { self.__reg_state_446 };
        let __temp_31573 = self.__reg_wait_counter_445 == 0x3u32;
        let __temp_31574 = if __temp_31573 { __temp_31572 } else { self.__reg_state_446 };
        let __temp_31575 = self.__reg_state_446 == 0x2u32;
        let __temp_31576 = if __temp_31575 { __temp_31574 } else { __temp_31570 };
        let __temp_31577 = self.__reg_wait_counter_445 == 0x1u32;
        let __temp_31578 = if __temp_31577 { 0x2u32 } else { self.__reg_state_446 };
        let __temp_31579 = if self.__reg_tx_443 { 0x0u32 } else { __temp_31578 };
        let __temp_31580 = self.__reg_state_446 == 0x1u32;
        let __temp_31581 = if __temp_31580 { __temp_31579 } else { __temp_31576 };
        let __temp_31582 = !self.__reg_tx_443;
        let __temp_31583 = if __temp_31582 { 0x1u32 } else { self.__reg_state_446 };
        let __temp_31584 = self.__reg_state_446 == 0x0u32;
        let __temp_31585 = if __temp_31584 { __temp_31583 } else { __temp_31581 };
        let __temp_31586 = self.__reg_tick_counter_448 == 0x35u32;
        let __temp_31587 = if __temp_31586 { __temp_31585 } else { self.__reg_state_446 };
        self.__reg_state_446_next = __temp_31587;
        self.__reg_stage_7_z_84_next = self.__reg_stage_6_z_85;
        self.__reg_stage_16_z_75_next = self.__reg_stage_15_z_76;
        self.__reg_stage_13_z_78_next = self.__reg_stage_12_z_79;
        self.__reg_stage_14_edge_test_105_next = self.__reg_stage_13_edge_test_106;
        self.__reg_stage_9_b_313_next = self.__reg_stage_8_b_314;
        self.__reg_stage_4_t_234_next = self.__reg_stage_3_t_235;
        self.__reg_stage_15_r_361_next = self.__reg_stage_14_r_362;
        let __temp_31588 = self.__reg_mem_read_addr_44.wrapping_add(0x1u32);
        let __temp_31589 = __temp_31588 & 0x1fu32;
        let __temp_31590 = if __temp_13515 { __temp_31589 } else { self.__reg_mem_read_addr_44 };
        self.__reg_mem_read_addr_44_next = __temp_31590;
        self.__reg_stage_6_s_257_next = self.__reg_stage_5_s_258;
        self.__reg_stage_2_a_290_next = self.__reg_stage_1_a_291;
        self.__reg_stage_18_edge_test_101_next = self.__reg_stage_17_edge_test_102;
        let __temp_31591 = self.__reg_tick_counter_427.wrapping_add(0x1u32);
        let __temp_31592 = self.__reg_tick_counter_427 == 0xd8u32;
        let __temp_31593 = if __temp_31592 { 0x0u32 } else { __temp_31591 };
        let __temp_31594 = self.__reg_tick_counter_427.wrapping_add(0x1u32);
        let __temp_31595 = self.__reg_tick_counter_427 == 0xd8u32;
        let __temp_31596 = if __temp_31595 { 0x0u32 } else { __temp_31594 };
        let __temp_31597 = self.__reg_state_7 == 0x3u32;
        let __temp_31598 = __temp_31597 & self.__reg_bus_enable_6;
        let __temp_31599 = __temp_31598 & self.__reg_bus_write_5;
        let __temp_31600 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31601 = __temp_31600 & 0x3fffffffu32;
        let __temp_31602 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31603 = __temp_31602 & 0x3fffffffu32;
        let __temp_31604 = self.__reg_state_7 == 0x3u32;
        let __temp_31605 = __temp_31604 & self.__reg_bus_enable_6;
        let __temp_31606 = if __temp_31605 { __temp_31603 } else { __temp_31601 };
        let __temp_31607 = __temp_31606 >> 0x2u32;
        let __temp_31608 = __temp_31607 & 0xfffffffu32;
        let __temp_31609 = __temp_31608 & 0xffffffu32;
        let __temp_31610 = __temp_31609 >> 0x14u32;
        let __temp_31611 = __temp_31610 & 0xfu32;
        let __temp_31612 = __temp_31611 == 0x3u32;
        let __temp_31613 = self.__reg_count_12 >> 0x5u32;
        let __temp_31614 = __temp_31613 & 0x1u32;
        let __temp_31615 = __temp_31614 != 0x0u32;
        let __temp_31616 = !__temp_31615;
        let __temp_31617 = !false;
        let __temp_31618 = __temp_31617 & __temp_31616;
        let __temp_31619 = self.__reg_state_7 == 0x3u32;
        let __temp_31620 = __temp_31619 & self.__reg_bus_enable_6;
        let __temp_31621 = __temp_31620 & self.__reg_bus_write_5;
        let __temp_31622 = __temp_31621 | __temp_31618;
        let __temp_31623 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31624 = __temp_31623 & 0x3fffffffu32;
        let __temp_31625 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31626 = __temp_31625 & 0x3fffffffu32;
        let __temp_31627 = self.__reg_state_7 == 0x3u32;
        let __temp_31628 = __temp_31627 & self.__reg_bus_enable_6;
        let __temp_31629 = if __temp_31628 { __temp_31626 } else { __temp_31624 };
        let __temp_31630 = __temp_31629 >> 0x2u32;
        let __temp_31631 = __temp_31630 & 0xfffffffu32;
        let __temp_31632 = __temp_31631 >> 0x18u32;
        let __temp_31633 = __temp_31632 & 0xfu32;
        let __temp_31634 = __temp_31633 == 0x0u32;
        let __temp_31635 = self.__reg_count_15 >> 0x5u32;
        let __temp_31636 = __temp_31635 & 0x1u32;
        let __temp_31637 = __temp_31636 != 0x0u32;
        let __temp_31638 = !__temp_31637;
        let __temp_31639 = !false;
        let __temp_31640 = __temp_31639 & __temp_31638;
        let __temp_31641 = self.__reg_state_7 == 0x3u32;
        let __temp_31642 = __temp_31641 & self.__reg_bus_enable_6;
        let __temp_31643 = __temp_31642 & self.__reg_bus_write_5;
        let __temp_31644 = __temp_31643 | __temp_31640;
        let __temp_31645 = self.__reg_state_7 == 0x3u32;
        let __temp_31646 = __temp_31645 & self.__reg_bus_enable_6;
        let __temp_31647 = self.__reg_state_7 == 0x0u32;
        let __temp_31648 = __temp_31647 | __temp_31646;
        let __temp_31649 = __temp_31648 & __temp_31644;
        let __temp_31650 = __temp_31649 & __temp_31634;
        let __temp_31651 = __temp_31650 & __temp_31622;
        let __temp_31652 = __temp_31651 & __temp_31612;
        let __temp_31653 = __temp_31652 & __temp_31599;
        let __temp_31654 = if __temp_31653 { 0x0u32 } else { __temp_31596 };
        let __temp_31655 = self.__reg_state_425 == 0x0u32;
        let __temp_31656 = if __temp_31655 { __temp_31654 } else { __temp_31593 };
        self.__reg_tick_counter_427_next = __temp_31656;
        let __temp_31657 = self.__reg_count_26.wrapping_add(0x1u32);
        let __temp_31658 = __temp_31657 & 0x3fu32;
        let __temp_31659 = if __temp_8810 { __temp_31658 } else { self.__reg_count_26 };
        let __temp_31660 = self.__reg_count_26.wrapping_add(0x1u32);
        let __temp_31661 = __temp_31660 & 0x3fu32;
        let __temp_31662 = if __temp_8810 { __temp_31661 } else { self.__reg_count_26 };
        let __temp_31663 = __temp_31662.wrapping_sub(0x1u32);
        let __temp_31664 = __temp_31663 & 0x3fu32;
        let __temp_31665 = if __temp_8794 { __temp_31664 } else { __temp_31659 };
        self.__reg_count_26_next = __temp_31665;
        self.__reg_stage_8_edge_test_111_next = self.__reg_stage_7_edge_test_112;
        let __temp_31666 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31667 = __temp_31666 & 0x3fffffffu32;
        let __temp_31668 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31669 = __temp_31668 & 0x3fffffffu32;
        let __temp_31670 = self.__reg_state_7 == 0x3u32;
        let __temp_31671 = __temp_31670 & self.__reg_bus_enable_6;
        let __temp_31672 = if __temp_31671 { __temp_31669 } else { __temp_31667 };
        let __temp_31673 = __temp_31672 >> 0x2u32;
        let __temp_31674 = __temp_31673 & 0xfffffffu32;
        let __temp_31675 = __temp_31674 & 0xffffffu32;
        let __temp_31676 = __temp_31675 & 0xfffffu32;
        let __temp_31677 = __temp_31676 & 0x3fu32;
        let __temp_31678 = __temp_31677 == 0x0u32;
        let __temp_31679 = self.__reg_state_7 == 0x3u32;
        let __temp_31680 = __temp_31679 & self.__reg_bus_enable_6;
        let __temp_31681 = __temp_31680 & self.__reg_bus_write_5;
        let __temp_31682 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31683 = __temp_31682 & 0x3fffffffu32;
        let __temp_31684 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31685 = __temp_31684 & 0x3fffffffu32;
        let __temp_31686 = self.__reg_state_7 == 0x3u32;
        let __temp_31687 = __temp_31686 & self.__reg_bus_enable_6;
        let __temp_31688 = if __temp_31687 { __temp_31685 } else { __temp_31683 };
        let __temp_31689 = __temp_31688 >> 0x2u32;
        let __temp_31690 = __temp_31689 & 0xfffffffu32;
        let __temp_31691 = __temp_31690 & 0xffffffu32;
        let __temp_31692 = __temp_31691 >> 0x14u32;
        let __temp_31693 = __temp_31692 & 0xfu32;
        let __temp_31694 = __temp_31693 == 0x4u32;
        let __temp_31695 = self.__reg_count_12 >> 0x5u32;
        let __temp_31696 = __temp_31695 & 0x1u32;
        let __temp_31697 = __temp_31696 != 0x0u32;
        let __temp_31698 = !__temp_31697;
        let __temp_31699 = !false;
        let __temp_31700 = __temp_31699 & __temp_31698;
        let __temp_31701 = self.__reg_state_7 == 0x3u32;
        let __temp_31702 = __temp_31701 & self.__reg_bus_enable_6;
        let __temp_31703 = __temp_31702 & self.__reg_bus_write_5;
        let __temp_31704 = __temp_31703 | __temp_31700;
        let __temp_31705 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31706 = __temp_31705 & 0x3fffffffu32;
        let __temp_31707 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31708 = __temp_31707 & 0x3fffffffu32;
        let __temp_31709 = self.__reg_state_7 == 0x3u32;
        let __temp_31710 = __temp_31709 & self.__reg_bus_enable_6;
        let __temp_31711 = if __temp_31710 { __temp_31708 } else { __temp_31706 };
        let __temp_31712 = __temp_31711 >> 0x2u32;
        let __temp_31713 = __temp_31712 & 0xfffffffu32;
        let __temp_31714 = __temp_31713 >> 0x18u32;
        let __temp_31715 = __temp_31714 & 0xfu32;
        let __temp_31716 = __temp_31715 == 0x0u32;
        let __temp_31717 = self.__reg_count_15 >> 0x5u32;
        let __temp_31718 = __temp_31717 & 0x1u32;
        let __temp_31719 = __temp_31718 != 0x0u32;
        let __temp_31720 = !__temp_31719;
        let __temp_31721 = !false;
        let __temp_31722 = __temp_31721 & __temp_31720;
        let __temp_31723 = self.__reg_state_7 == 0x3u32;
        let __temp_31724 = __temp_31723 & self.__reg_bus_enable_6;
        let __temp_31725 = __temp_31724 & self.__reg_bus_write_5;
        let __temp_31726 = __temp_31725 | __temp_31722;
        let __temp_31727 = self.__reg_state_7 == 0x3u32;
        let __temp_31728 = __temp_31727 & self.__reg_bus_enable_6;
        let __temp_31729 = self.__reg_state_7 == 0x0u32;
        let __temp_31730 = __temp_31729 | __temp_31728;
        let __temp_31731 = __temp_31730 & __temp_31726;
        let __temp_31732 = __temp_31731 & __temp_31716;
        let __temp_31733 = __temp_31732 & __temp_31704;
        let __temp_31734 = __temp_31733 & __temp_31694;
        let __temp_31735 = __temp_31734 & __temp_31681;
        let __temp_31736 = __temp_31735 & __temp_31678;
        let __temp_31737 = if __temp_31736 { self.__reg_w_inverse_dy_190 } else { self.__reg_w_inverse_dy_mirror_189 };
        self.__reg_w_inverse_dy_mirror_189_next = __temp_31737;
        let __temp_31738 = self.__reg_stage_15_t_171 >> 0x14u32;
        let __temp_31739 = __temp_31738 as u32;
        let __temp_31740 = __temp_31739 & 0xfu32;
        let __temp_31741 = false as u32;
        let __temp_31742 = __temp_31741 << 0x4u32;
        let __temp_31743 = __temp_31742 | __temp_31740;
        let __temp_31744 = true as u32;
        let __temp_31745 = __temp_31744 << 0x4u32;
        let __temp_31746 = __temp_31745 | 0x0u32;
        let __temp_31747 = __temp_31746.wrapping_sub(__temp_31743);
        let __temp_31748 = __temp_31747 & 0x1fu32;
        let __temp_31749 = true as u32;
        let __temp_31750 = __temp_31749 << 0x4u32;
        let __temp_31751 = __temp_31750 | 0x0u32;
        let __temp_31752 = !self.__reg_texture_settings_245;
        let __temp_31753 = if __temp_31752 { __temp_31751 } else { __temp_31748 };
        let __temp_31754 = self.__reg_stage_15_t_171 >> 0x14u32;
        let __temp_31755 = __temp_31754 as u32;
        let __temp_31756 = __temp_31755 & 0xfu32;
        let __temp_31757 = false as u32;
        let __temp_31758 = __temp_31757 << 0x4u32;
        let __temp_31759 = __temp_31758 | __temp_31756;
        let __temp_31760 = false as u32;
        let __temp_31761 = __temp_31760 << 0x4u32;
        let __temp_31762 = __temp_31761 | 0x0u32;
        let __temp_31763 = !self.__reg_texture_settings_245;
        let __temp_31764 = if __temp_31763 { __temp_31762 } else { __temp_31759 };
        let __temp_31765 = self.__reg_stage_15_t_171 >> 0x18u32;
        let __temp_31766 = __temp_31765 as u32;
        let __temp_31767 = __temp_31766 & 0xffu32;
        let __temp_31768 = __temp_31767 & 0x1u32;
        let __temp_31769 = __temp_31768 != 0x0u32;
        let __temp_31770 = !__temp_31769;
        let __temp_31771 = if __temp_31770 { __temp_31764 } else { __temp_31753 };
        self.__reg_stage_16_t_fract_170_next = __temp_31771;
        self.__reg_stage_10_t_228_next = self.__reg_stage_9_t_229;
        let __temp_31772 = self.__reg_bit_counter_417 == 0x7u32;
        let __temp_31773 = if __temp_31772 { 0x3u32 } else { self.__reg_state_418 };
        let __temp_31774 = self.__reg_state_418 == 0x2u32;
        let __temp_31775 = if __temp_31774 { __temp_31773 } else { 0x0u32 };
        let __temp_31776 = self.__reg_state_418 == 0x1u32;
        let __temp_31777 = if __temp_31776 { 0x2u32 } else { __temp_31775 };
        let __temp_31778 = self.__reg_tick_counter_419 == 0xd8u32;
        let __temp_31779 = if __temp_31778 { __temp_31777 } else { self.__reg_state_418 };
        let __temp_31780 = if self.uart_rx_enable { 0x1u32 } else { self.__reg_state_418 };
        let __temp_31781 = self.__reg_state_418 == 0x0u32;
        let __temp_31782 = if __temp_31781 { __temp_31780 } else { __temp_31779 };
        self.__reg_state_418_next = __temp_31782;
        self.__reg_stage_19_z_72_next = self.__reg_stage_18_z_73;
        let __temp_31783 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31784 = __temp_31783 & 0x3fffffffu32;
        let __temp_31785 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31786 = __temp_31785 & 0x3fffffffu32;
        let __temp_31787 = self.__reg_state_7 == 0x3u32;
        let __temp_31788 = __temp_31787 & self.__reg_bus_enable_6;
        let __temp_31789 = if __temp_31788 { __temp_31786 } else { __temp_31784 };
        let __temp_31790 = __temp_31789 >> 0x2u32;
        let __temp_31791 = __temp_31790 & 0xfffffffu32;
        let __temp_31792 = __temp_31791 & 0xffffffu32;
        let __temp_31793 = __temp_31792 & 0xfffffu32;
        let __temp_31794 = __temp_31793 & 0x3fu32;
        let __temp_31795 = __temp_31794 == 0x0u32;
        let __temp_31796 = self.__reg_state_7 == 0x3u32;
        let __temp_31797 = __temp_31796 & self.__reg_bus_enable_6;
        let __temp_31798 = __temp_31797 & self.__reg_bus_write_5;
        let __temp_31799 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31800 = __temp_31799 & 0x3fffffffu32;
        let __temp_31801 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31802 = __temp_31801 & 0x3fffffffu32;
        let __temp_31803 = self.__reg_state_7 == 0x3u32;
        let __temp_31804 = __temp_31803 & self.__reg_bus_enable_6;
        let __temp_31805 = if __temp_31804 { __temp_31802 } else { __temp_31800 };
        let __temp_31806 = __temp_31805 >> 0x2u32;
        let __temp_31807 = __temp_31806 & 0xfffffffu32;
        let __temp_31808 = __temp_31807 & 0xffffffu32;
        let __temp_31809 = __temp_31808 >> 0x14u32;
        let __temp_31810 = __temp_31809 & 0xfu32;
        let __temp_31811 = __temp_31810 == 0x4u32;
        let __temp_31812 = self.__reg_count_12 >> 0x5u32;
        let __temp_31813 = __temp_31812 & 0x1u32;
        let __temp_31814 = __temp_31813 != 0x0u32;
        let __temp_31815 = !__temp_31814;
        let __temp_31816 = !false;
        let __temp_31817 = __temp_31816 & __temp_31815;
        let __temp_31818 = self.__reg_state_7 == 0x3u32;
        let __temp_31819 = __temp_31818 & self.__reg_bus_enable_6;
        let __temp_31820 = __temp_31819 & self.__reg_bus_write_5;
        let __temp_31821 = __temp_31820 | __temp_31817;
        let __temp_31822 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31823 = __temp_31822 & 0x3fffffffu32;
        let __temp_31824 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31825 = __temp_31824 & 0x3fffffffu32;
        let __temp_31826 = self.__reg_state_7 == 0x3u32;
        let __temp_31827 = __temp_31826 & self.__reg_bus_enable_6;
        let __temp_31828 = if __temp_31827 { __temp_31825 } else { __temp_31823 };
        let __temp_31829 = __temp_31828 >> 0x2u32;
        let __temp_31830 = __temp_31829 & 0xfffffffu32;
        let __temp_31831 = __temp_31830 >> 0x18u32;
        let __temp_31832 = __temp_31831 & 0xfu32;
        let __temp_31833 = __temp_31832 == 0x0u32;
        let __temp_31834 = self.__reg_count_15 >> 0x5u32;
        let __temp_31835 = __temp_31834 & 0x1u32;
        let __temp_31836 = __temp_31835 != 0x0u32;
        let __temp_31837 = !__temp_31836;
        let __temp_31838 = !false;
        let __temp_31839 = __temp_31838 & __temp_31837;
        let __temp_31840 = self.__reg_state_7 == 0x3u32;
        let __temp_31841 = __temp_31840 & self.__reg_bus_enable_6;
        let __temp_31842 = __temp_31841 & self.__reg_bus_write_5;
        let __temp_31843 = __temp_31842 | __temp_31839;
        let __temp_31844 = self.__reg_state_7 == 0x3u32;
        let __temp_31845 = __temp_31844 & self.__reg_bus_enable_6;
        let __temp_31846 = self.__reg_state_7 == 0x0u32;
        let __temp_31847 = __temp_31846 | __temp_31845;
        let __temp_31848 = __temp_31847 & __temp_31843;
        let __temp_31849 = __temp_31848 & __temp_31833;
        let __temp_31850 = __temp_31849 & __temp_31821;
        let __temp_31851 = __temp_31850 & __temp_31811;
        let __temp_31852 = __temp_31851 & __temp_31798;
        let __temp_31853 = __temp_31852 & __temp_31795;
        let __temp_31854 = if __temp_31853 { self.__reg_g_dx_351 } else { self.__reg_g_dx_mirror_350 };
        self.__reg_g_dx_mirror_350_next = __temp_31854;
        self.__reg_shift_stage_shr_173_next = self.__reg_refinement_stage_3_buffer_1_shr_174;
        let __temp_31855 = self.__reg_count_11.wrapping_add(0x1u32);
        let __temp_31856 = __temp_31855 & 0x3fu32;
        let __temp_31857 = if __temp_13520 { __temp_31856 } else { self.__reg_count_11 };
        let __temp_31858 = self.__reg_count_11.wrapping_add(0x1u32);
        let __temp_31859 = __temp_31858 & 0x3fu32;
        let __temp_31860 = if __temp_13520 { __temp_31859 } else { self.__reg_count_11 };
        let __temp_31861 = __temp_31860.wrapping_sub(0x1u32);
        let __temp_31862 = __temp_31861 & 0x3fu32;
        let __temp_31863 = if __temp_13515 { __temp_31862 } else { __temp_31857 };
        self.__reg_count_11_next = __temp_31863;
        self.__reg_stage_11_valid_150_next = self.__reg_stage_10_valid_151;
        self.__reg_stage_7_a_285_next = self.__reg_stage_6_a_286;
        self.__reg_stage_14_tile_addr_52_next = self.__reg_stage_13_tile_addr_53;
        self.__reg_stage_21_valid_140_next = self.__reg_stage_20_valid_141;
        let __temp_31864 = self.__reg_tick_counter_420.wrapping_add(0x1u32);
        let __temp_31865 = self.__reg_tick_counter_420 == 0x35u32;
        let __temp_31866 = if __temp_31865 { 0x0u32 } else { __temp_31864 };
        self.__reg_tick_counter_420_next = __temp_31866;
        self.__reg_refinement_stage_3_buffer_0_prev_q_195_next = self.__reg_refinement_stage_3_q_196;
        let __temp_31867 = self.__reg_stage_14_s_249 as i64;
        let __temp_31868 = self.__reg_stage_14_w_172 as i64;
        let __temp_31869 = __temp_31867 << 0x28u32;
        let __temp_31870 = __temp_31869 >> 0x28u32;
        let __temp_31871 = __temp_31868 << 0x20u32;
        let __temp_31872 = __temp_31871 >> 0x20u32;
        let __temp_31873 = __temp_31870 * __temp_31872;
        let __temp_31874 = __temp_31873 as u64;
        let __temp_31875 = __temp_31874 & 0xffffffffffffffu64;
        self.__reg_stage_15_s_248_next = __temp_31875;
        self.__reg_stage_17_t_fract_169_next = self.__reg_stage_16_t_fract_170;
        let __temp_31876 = self.__reg_bus_write_data_1 as u128;
        let __temp_31877 = __temp_31876 << 0x60u32;
        let __temp_31878 = __temp_31877 | 0x0u128;
        let __temp_31879 = 0x0u32 as u64;
        let __temp_31880 = self.__reg_bus_write_data_1 as u64;
        let __temp_31881 = __temp_31879 << 0x20u32;
        let __temp_31882 = __temp_31881 | __temp_31880;
        let __temp_31883 = __temp_31882 as u128;
        let __temp_31884 = 0x0u64 as u128;
        let __temp_31885 = __temp_31883 << 0x40u32;
        let __temp_31886 = __temp_31885 | __temp_31884;
        let __temp_31887 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31888 = __temp_31887 & 0x3fffffffu32;
        let __temp_31889 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31890 = __temp_31889 & 0x3fffffffu32;
        let __temp_31891 = self.__reg_state_7 == 0x3u32;
        let __temp_31892 = __temp_31891 & self.__reg_bus_enable_6;
        let __temp_31893 = if __temp_31892 { __temp_31890 } else { __temp_31888 };
        let __temp_31894 = __temp_31893 & 0x3u32;
        let __temp_31895 = __temp_31894 == 0x2u32;
        let __temp_31896 = if __temp_31895 { __temp_31886 } else { __temp_31878 };
        let __temp_31897 = 0x0u64 as u128;
        let __temp_31898 = self.__reg_bus_write_data_1 as u128;
        let __temp_31899 = __temp_31897 << 0x20u32;
        let __temp_31900 = __temp_31899 | __temp_31898;
        let __temp_31901 = 0x0u32 as u128;
        let __temp_31902 = __temp_31900 << 0x20u32;
        let __temp_31903 = __temp_31902 | __temp_31901;
        let __temp_31904 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31905 = __temp_31904 & 0x3fffffffu32;
        let __temp_31906 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31907 = __temp_31906 & 0x3fffffffu32;
        let __temp_31908 = self.__reg_state_7 == 0x3u32;
        let __temp_31909 = __temp_31908 & self.__reg_bus_enable_6;
        let __temp_31910 = if __temp_31909 { __temp_31907 } else { __temp_31905 };
        let __temp_31911 = __temp_31910 & 0x3u32;
        let __temp_31912 = __temp_31911 == 0x1u32;
        let __temp_31913 = if __temp_31912 { __temp_31903 } else { __temp_31896 };
        let __temp_31914 = self.__reg_bus_write_data_1 as u128;
        let __temp_31915 = 0x0u128 << 0x20u32;
        let __temp_31916 = __temp_31915 | __temp_31914;
        let __temp_31917 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31918 = __temp_31917 & 0x3fffffffu32;
        let __temp_31919 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31920 = __temp_31919 & 0x3fffffffu32;
        let __temp_31921 = self.__reg_state_7 == 0x3u32;
        let __temp_31922 = __temp_31921 & self.__reg_bus_enable_6;
        let __temp_31923 = if __temp_31922 { __temp_31920 } else { __temp_31918 };
        let __temp_31924 = __temp_31923 & 0x3u32;
        let __temp_31925 = __temp_31924 == 0x0u32;
        let __temp_31926 = if __temp_31925 { __temp_31916 } else { __temp_31913 };
        let __temp_31927 = __temp_31926 as u32;
        let __temp_31928 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31929 = __temp_31928 & 0x3fffffffu32;
        let __temp_31930 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31931 = __temp_31930 & 0x3fffffffu32;
        let __temp_31932 = self.__reg_state_7 == 0x3u32;
        let __temp_31933 = __temp_31932 & self.__reg_bus_enable_6;
        let __temp_31934 = if __temp_31933 { __temp_31931 } else { __temp_31929 };
        let __temp_31935 = __temp_31934 >> 0x2u32;
        let __temp_31936 = __temp_31935 & 0xfffffffu32;
        let __temp_31937 = __temp_31936 & 0xffffffu32;
        let __temp_31938 = __temp_31937 & 0xfffffu32;
        let __temp_31939 = __temp_31938 & 0x3fu32;
        let __temp_31940 = __temp_31939 == 0x5u32;
        let __temp_31941 = self.__reg_state_7 == 0x3u32;
        let __temp_31942 = __temp_31941 & self.__reg_bus_enable_6;
        let __temp_31943 = __temp_31942 & self.__reg_bus_write_5;
        let __temp_31944 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31945 = __temp_31944 & 0x3fffffffu32;
        let __temp_31946 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31947 = __temp_31946 & 0x3fffffffu32;
        let __temp_31948 = self.__reg_state_7 == 0x3u32;
        let __temp_31949 = __temp_31948 & self.__reg_bus_enable_6;
        let __temp_31950 = if __temp_31949 { __temp_31947 } else { __temp_31945 };
        let __temp_31951 = __temp_31950 >> 0x2u32;
        let __temp_31952 = __temp_31951 & 0xfffffffu32;
        let __temp_31953 = __temp_31952 & 0xffffffu32;
        let __temp_31954 = __temp_31953 >> 0x14u32;
        let __temp_31955 = __temp_31954 & 0xfu32;
        let __temp_31956 = __temp_31955 == 0x4u32;
        let __temp_31957 = self.__reg_count_12 >> 0x5u32;
        let __temp_31958 = __temp_31957 & 0x1u32;
        let __temp_31959 = __temp_31958 != 0x0u32;
        let __temp_31960 = !__temp_31959;
        let __temp_31961 = !false;
        let __temp_31962 = __temp_31961 & __temp_31960;
        let __temp_31963 = self.__reg_state_7 == 0x3u32;
        let __temp_31964 = __temp_31963 & self.__reg_bus_enable_6;
        let __temp_31965 = __temp_31964 & self.__reg_bus_write_5;
        let __temp_31966 = __temp_31965 | __temp_31962;
        let __temp_31967 = self.__reg_pc_13 >> 0x2u32;
        let __temp_31968 = __temp_31967 & 0x3fffffffu32;
        let __temp_31969 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_31970 = __temp_31969 & 0x3fffffffu32;
        let __temp_31971 = self.__reg_state_7 == 0x3u32;
        let __temp_31972 = __temp_31971 & self.__reg_bus_enable_6;
        let __temp_31973 = if __temp_31972 { __temp_31970 } else { __temp_31968 };
        let __temp_31974 = __temp_31973 >> 0x2u32;
        let __temp_31975 = __temp_31974 & 0xfffffffu32;
        let __temp_31976 = __temp_31975 >> 0x18u32;
        let __temp_31977 = __temp_31976 & 0xfu32;
        let __temp_31978 = __temp_31977 == 0x0u32;
        let __temp_31979 = self.__reg_count_15 >> 0x5u32;
        let __temp_31980 = __temp_31979 & 0x1u32;
        let __temp_31981 = __temp_31980 != 0x0u32;
        let __temp_31982 = !__temp_31981;
        let __temp_31983 = !false;
        let __temp_31984 = __temp_31983 & __temp_31982;
        let __temp_31985 = self.__reg_state_7 == 0x3u32;
        let __temp_31986 = __temp_31985 & self.__reg_bus_enable_6;
        let __temp_31987 = __temp_31986 & self.__reg_bus_write_5;
        let __temp_31988 = __temp_31987 | __temp_31984;
        let __temp_31989 = self.__reg_state_7 == 0x3u32;
        let __temp_31990 = __temp_31989 & self.__reg_bus_enable_6;
        let __temp_31991 = self.__reg_state_7 == 0x0u32;
        let __temp_31992 = __temp_31991 | __temp_31990;
        let __temp_31993 = __temp_31992 & __temp_31988;
        let __temp_31994 = __temp_31993 & __temp_31978;
        let __temp_31995 = __temp_31994 & __temp_31966;
        let __temp_31996 = __temp_31995 & __temp_31956;
        let __temp_31997 = __temp_31996 & __temp_31943;
        let __temp_31998 = __temp_31997 & __temp_31940;
        let __temp_31999 = if __temp_31998 { __temp_31927 } else { self.__reg_w0_dx_135 };
        self.__reg_w0_dx_135_next = __temp_31999;
        self.__reg_stage_8_tile_addr_58_next = self.__reg_stage_7_tile_addr_59;
        self.__reg_stage_8_z_83_next = self.__reg_stage_7_z_84;
        let __temp_32000 = self.__reg_r_row_381.wrapping_add(self.__reg_r_dy_mirror_379);
        let __temp_32001 = __temp_32000 & 0xffffffu32;
        let __temp_32002 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_32003 = if __temp_32002 { __temp_32001 } else { self.__reg_r_row_381 };
        let __temp_32004 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32005 = __temp_32004 & 0x3fffffffu32;
        let __temp_32006 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32007 = __temp_32006 & 0x3fffffffu32;
        let __temp_32008 = self.__reg_state_7 == 0x3u32;
        let __temp_32009 = __temp_32008 & self.__reg_bus_enable_6;
        let __temp_32010 = if __temp_32009 { __temp_32007 } else { __temp_32005 };
        let __temp_32011 = __temp_32010 >> 0x2u32;
        let __temp_32012 = __temp_32011 & 0xfffffffu32;
        let __temp_32013 = __temp_32012 & 0xffffffu32;
        let __temp_32014 = __temp_32013 & 0xfffffu32;
        let __temp_32015 = __temp_32014 & 0x3fu32;
        let __temp_32016 = __temp_32015 == 0x0u32;
        let __temp_32017 = self.__reg_state_7 == 0x3u32;
        let __temp_32018 = __temp_32017 & self.__reg_bus_enable_6;
        let __temp_32019 = __temp_32018 & self.__reg_bus_write_5;
        let __temp_32020 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32021 = __temp_32020 & 0x3fffffffu32;
        let __temp_32022 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32023 = __temp_32022 & 0x3fffffffu32;
        let __temp_32024 = self.__reg_state_7 == 0x3u32;
        let __temp_32025 = __temp_32024 & self.__reg_bus_enable_6;
        let __temp_32026 = if __temp_32025 { __temp_32023 } else { __temp_32021 };
        let __temp_32027 = __temp_32026 >> 0x2u32;
        let __temp_32028 = __temp_32027 & 0xfffffffu32;
        let __temp_32029 = __temp_32028 & 0xffffffu32;
        let __temp_32030 = __temp_32029 >> 0x14u32;
        let __temp_32031 = __temp_32030 & 0xfu32;
        let __temp_32032 = __temp_32031 == 0x4u32;
        let __temp_32033 = self.__reg_count_12 >> 0x5u32;
        let __temp_32034 = __temp_32033 & 0x1u32;
        let __temp_32035 = __temp_32034 != 0x0u32;
        let __temp_32036 = !__temp_32035;
        let __temp_32037 = !false;
        let __temp_32038 = __temp_32037 & __temp_32036;
        let __temp_32039 = self.__reg_state_7 == 0x3u32;
        let __temp_32040 = __temp_32039 & self.__reg_bus_enable_6;
        let __temp_32041 = __temp_32040 & self.__reg_bus_write_5;
        let __temp_32042 = __temp_32041 | __temp_32038;
        let __temp_32043 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32044 = __temp_32043 & 0x3fffffffu32;
        let __temp_32045 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32046 = __temp_32045 & 0x3fffffffu32;
        let __temp_32047 = self.__reg_state_7 == 0x3u32;
        let __temp_32048 = __temp_32047 & self.__reg_bus_enable_6;
        let __temp_32049 = if __temp_32048 { __temp_32046 } else { __temp_32044 };
        let __temp_32050 = __temp_32049 >> 0x2u32;
        let __temp_32051 = __temp_32050 & 0xfffffffu32;
        let __temp_32052 = __temp_32051 >> 0x18u32;
        let __temp_32053 = __temp_32052 & 0xfu32;
        let __temp_32054 = __temp_32053 == 0x0u32;
        let __temp_32055 = self.__reg_count_15 >> 0x5u32;
        let __temp_32056 = __temp_32055 & 0x1u32;
        let __temp_32057 = __temp_32056 != 0x0u32;
        let __temp_32058 = !__temp_32057;
        let __temp_32059 = !false;
        let __temp_32060 = __temp_32059 & __temp_32058;
        let __temp_32061 = self.__reg_state_7 == 0x3u32;
        let __temp_32062 = __temp_32061 & self.__reg_bus_enable_6;
        let __temp_32063 = __temp_32062 & self.__reg_bus_write_5;
        let __temp_32064 = __temp_32063 | __temp_32060;
        let __temp_32065 = self.__reg_state_7 == 0x3u32;
        let __temp_32066 = __temp_32065 & self.__reg_bus_enable_6;
        let __temp_32067 = self.__reg_state_7 == 0x0u32;
        let __temp_32068 = __temp_32067 | __temp_32066;
        let __temp_32069 = __temp_32068 & __temp_32064;
        let __temp_32070 = __temp_32069 & __temp_32054;
        let __temp_32071 = __temp_32070 & __temp_32042;
        let __temp_32072 = __temp_32071 & __temp_32032;
        let __temp_32073 = __temp_32072 & __temp_32019;
        let __temp_32074 = __temp_32073 & __temp_32016;
        let __temp_32075 = if __temp_32074 { self.__reg_r_min_382 } else { __temp_32003 };
        self.__reg_r_row_381_next = __temp_32075;
        self.__reg_stage_12_tile_addr_54_next = self.__reg_stage_11_tile_addr_55;
        let __temp_32076 = self.__reg_count_11 == 0x0u32;
        let __temp_32077 = !__temp_32076;
        let __temp_32078 = self.__reg_count_23 == 0x0u32;
        let __temp_32079 = !__temp_32078;
        let __temp_32080 = __temp_26510 == 0x6u32;
        let __temp_32081 = if __temp_32080 { __temp_32079 } else { __temp_32077 };
        let __temp_32082 = self.__reg_count_26 == 0x0u32;
        let __temp_32083 = !__temp_32082;
        let __temp_32084 = __temp_26510 == 0x5u32;
        let __temp_32085 = if __temp_32084 { __temp_32083 } else { __temp_32081 };
        let __temp_32086 = self.__reg_count_28 == 0x0u32;
        let __temp_32087 = !__temp_32086;
        let __temp_32088 = __temp_26510 == 0x4u32;
        let __temp_32089 = if __temp_32088 { __temp_32087 } else { __temp_32085 };
        let __temp_32090 = self.__reg_count_30 == 0x0u32;
        let __temp_32091 = !__temp_32090;
        let __temp_32092 = __temp_26510 == 0x3u32;
        let __temp_32093 = if __temp_32092 { __temp_32091 } else { __temp_32089 };
        let __temp_32094 = self.__reg_count_32 == 0x0u32;
        let __temp_32095 = !__temp_32094;
        let __temp_32096 = __temp_26510 == 0x2u32;
        let __temp_32097 = if __temp_32096 { __temp_32095 } else { __temp_32093 };
        let __temp_32098 = self.__reg_count_34 == 0x0u32;
        let __temp_32099 = !__temp_32098;
        let __temp_32100 = __temp_26510 == 0x1u32;
        let __temp_32101 = if __temp_32100 { __temp_32099 } else { __temp_32097 };
        let __temp_32102 = self.__reg_count_36 == 0x0u32;
        let __temp_32103 = !__temp_32102;
        let __temp_32104 = __temp_26510 == 0x0u32;
        let __temp_32105 = if __temp_32104 { __temp_32103 } else { __temp_32101 };
        let __temp_32106 = self.__reg_data_buf_full_22 | self.__reg_replica_fifo_read_data_valid_21;
        let __temp_32107 = !false;
        let __temp_32108 = __temp_32107 & __temp_32106;
        let __temp_32109 = __temp_32108 & __temp_32105;
        self.__reg_fifo_read_data_valid_10_next = __temp_32109;
        let __temp_32110 = self.__reg_state_7 == 0x3u32;
        let __temp_32111 = __temp_32110 & self.__reg_bus_enable_6;
        let __temp_32112 = __temp_32111 & self.__reg_bus_write_5;
        let __temp_32113 = !__temp_32112;
        let __temp_32114 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32115 = __temp_32114 & 0x3fffffffu32;
        let __temp_32116 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32117 = __temp_32116 & 0x3fffffffu32;
        let __temp_32118 = self.__reg_state_7 == 0x3u32;
        let __temp_32119 = __temp_32118 & self.__reg_bus_enable_6;
        let __temp_32120 = if __temp_32119 { __temp_32117 } else { __temp_32115 };
        let __temp_32121 = __temp_32120 >> 0x2u32;
        let __temp_32122 = __temp_32121 & 0xfffffffu32;
        let __temp_32123 = __temp_32122 & 0xffffffu32;
        let __temp_32124 = __temp_32123 >> 0x14u32;
        let __temp_32125 = __temp_32124 & 0xfu32;
        let __temp_32126 = __temp_32125 == 0x4u32;
        let __temp_32127 = self.__reg_count_12 >> 0x5u32;
        let __temp_32128 = __temp_32127 & 0x1u32;
        let __temp_32129 = __temp_32128 != 0x0u32;
        let __temp_32130 = !__temp_32129;
        let __temp_32131 = !false;
        let __temp_32132 = __temp_32131 & __temp_32130;
        let __temp_32133 = self.__reg_state_7 == 0x3u32;
        let __temp_32134 = __temp_32133 & self.__reg_bus_enable_6;
        let __temp_32135 = __temp_32134 & self.__reg_bus_write_5;
        let __temp_32136 = __temp_32135 | __temp_32132;
        let __temp_32137 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32138 = __temp_32137 & 0x3fffffffu32;
        let __temp_32139 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32140 = __temp_32139 & 0x3fffffffu32;
        let __temp_32141 = self.__reg_state_7 == 0x3u32;
        let __temp_32142 = __temp_32141 & self.__reg_bus_enable_6;
        let __temp_32143 = if __temp_32142 { __temp_32140 } else { __temp_32138 };
        let __temp_32144 = __temp_32143 >> 0x2u32;
        let __temp_32145 = __temp_32144 & 0xfffffffu32;
        let __temp_32146 = __temp_32145 >> 0x18u32;
        let __temp_32147 = __temp_32146 & 0xfu32;
        let __temp_32148 = __temp_32147 == 0x0u32;
        let __temp_32149 = self.__reg_count_15 >> 0x5u32;
        let __temp_32150 = __temp_32149 & 0x1u32;
        let __temp_32151 = __temp_32150 != 0x0u32;
        let __temp_32152 = !__temp_32151;
        let __temp_32153 = !false;
        let __temp_32154 = __temp_32153 & __temp_32152;
        let __temp_32155 = self.__reg_state_7 == 0x3u32;
        let __temp_32156 = __temp_32155 & self.__reg_bus_enable_6;
        let __temp_32157 = __temp_32156 & self.__reg_bus_write_5;
        let __temp_32158 = __temp_32157 | __temp_32154;
        let __temp_32159 = self.__reg_state_7 == 0x3u32;
        let __temp_32160 = __temp_32159 & self.__reg_bus_enable_6;
        let __temp_32161 = self.__reg_state_7 == 0x0u32;
        let __temp_32162 = __temp_32161 | __temp_32160;
        let __temp_32163 = __temp_32162 & __temp_32158;
        let __temp_32164 = __temp_32163 & __temp_32148;
        let __temp_32165 = __temp_32164 & __temp_32136;
        let __temp_32166 = __temp_32165 & __temp_32126;
        let __temp_32167 = __temp_32166 & __temp_32113;
        self.__reg_reg_bus_read_data_valid_29_next = __temp_32167;
        let __temp_32168 = self.__reg_refinement_stage_3_buffer_1_q_219.wrapping_add(self.__reg_refinement_stage_3_buffer_1_prev_q_194);
        self.__reg_shift_stage_q_193_next = __temp_32168;
        let __temp_32169 = self.__reg_mem_write_addr_41.wrapping_add(0x1u32);
        let __temp_32170 = __temp_32169 & 0x1fu32;
        let __temp_32171 = if __temp_13395 { __temp_32170 } else { self.__reg_mem_write_addr_41 };
        self.__reg_mem_write_addr_41_next = __temp_32171;
        self.__reg_refinement_stage_0_buffer_1_shr_183_next = self.__reg_refinement_stage_0_buffer_0_shr_184;
        self.__reg_stage_13_valid_148_next = self.__reg_stage_12_valid_149;
        let __temp_32172 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_32173 = __temp_32172 & 0x7ffu32;
        let __temp_32174 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32175 = __temp_32174 & 0x1u32;
        let __temp_32176 = __temp_32175 != 0x0u32;
        let __temp_32177 = __temp_32176 as u32;
        let __temp_32178 = __temp_32177 << 0x1u32;
        let __temp_32179 = __temp_32177 | __temp_32178;
        let __temp_32180 = __temp_32177 << 0x2u32;
        let __temp_32181 = __temp_32179 | __temp_32180;
        let __temp_32182 = __temp_32177 << 0x3u32;
        let __temp_32183 = __temp_32181 | __temp_32182;
        let __temp_32184 = __temp_32177 << 0x4u32;
        let __temp_32185 = __temp_32183 | __temp_32184;
        let __temp_32186 = __temp_32177 << 0x5u32;
        let __temp_32187 = __temp_32185 | __temp_32186;
        let __temp_32188 = __temp_32177 << 0x6u32;
        let __temp_32189 = __temp_32187 | __temp_32188;
        let __temp_32190 = __temp_32177 << 0x7u32;
        let __temp_32191 = __temp_32189 | __temp_32190;
        let __temp_32192 = __temp_32177 << 0x8u32;
        let __temp_32193 = __temp_32191 | __temp_32192;
        let __temp_32194 = __temp_32177 << 0x9u32;
        let __temp_32195 = __temp_32193 | __temp_32194;
        let __temp_32196 = __temp_32177 << 0xau32;
        let __temp_32197 = __temp_32195 | __temp_32196;
        let __temp_32198 = __temp_32177 << 0xbu32;
        let __temp_32199 = __temp_32197 | __temp_32198;
        let __temp_32200 = __temp_32177 << 0xcu32;
        let __temp_32201 = __temp_32199 | __temp_32200;
        let __temp_32202 = __temp_32177 << 0xdu32;
        let __temp_32203 = __temp_32201 | __temp_32202;
        let __temp_32204 = __temp_32177 << 0xeu32;
        let __temp_32205 = __temp_32203 | __temp_32204;
        let __temp_32206 = __temp_32177 << 0xfu32;
        let __temp_32207 = __temp_32205 | __temp_32206;
        let __temp_32208 = __temp_32177 << 0x10u32;
        let __temp_32209 = __temp_32207 | __temp_32208;
        let __temp_32210 = __temp_32177 << 0x11u32;
        let __temp_32211 = __temp_32209 | __temp_32210;
        let __temp_32212 = __temp_32177 << 0x12u32;
        let __temp_32213 = __temp_32211 | __temp_32212;
        let __temp_32214 = __temp_32177 << 0x13u32;
        let __temp_32215 = __temp_32213 | __temp_32214;
        let __temp_32216 = __temp_32177 << 0x14u32;
        let __temp_32217 = __temp_32215 | __temp_32216;
        let __temp_32218 = __temp_32217 << 0xbu32;
        let __temp_32219 = __temp_32218 | __temp_32173;
        let __temp_32220 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_32221 = __temp_32220 & 0x1fu32;
        let __temp_32222 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_32223 = __temp_32222 & 0x3fu32;
        let __temp_32224 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32225 = __temp_32224 & 0x1u32;
        let __temp_32226 = __temp_32225 != 0x0u32;
        let __temp_32227 = __temp_32226 as u32;
        let __temp_32228 = __temp_32227 << 0x1u32;
        let __temp_32229 = __temp_32227 | __temp_32228;
        let __temp_32230 = __temp_32227 << 0x2u32;
        let __temp_32231 = __temp_32229 | __temp_32230;
        let __temp_32232 = __temp_32227 << 0x3u32;
        let __temp_32233 = __temp_32231 | __temp_32232;
        let __temp_32234 = __temp_32227 << 0x4u32;
        let __temp_32235 = __temp_32233 | __temp_32234;
        let __temp_32236 = __temp_32227 << 0x5u32;
        let __temp_32237 = __temp_32235 | __temp_32236;
        let __temp_32238 = __temp_32227 << 0x6u32;
        let __temp_32239 = __temp_32237 | __temp_32238;
        let __temp_32240 = __temp_32227 << 0x7u32;
        let __temp_32241 = __temp_32239 | __temp_32240;
        let __temp_32242 = __temp_32227 << 0x8u32;
        let __temp_32243 = __temp_32241 | __temp_32242;
        let __temp_32244 = __temp_32227 << 0x9u32;
        let __temp_32245 = __temp_32243 | __temp_32244;
        let __temp_32246 = __temp_32227 << 0xau32;
        let __temp_32247 = __temp_32245 | __temp_32246;
        let __temp_32248 = __temp_32227 << 0xbu32;
        let __temp_32249 = __temp_32247 | __temp_32248;
        let __temp_32250 = __temp_32227 << 0xcu32;
        let __temp_32251 = __temp_32249 | __temp_32250;
        let __temp_32252 = __temp_32227 << 0xdu32;
        let __temp_32253 = __temp_32251 | __temp_32252;
        let __temp_32254 = __temp_32227 << 0xeu32;
        let __temp_32255 = __temp_32253 | __temp_32254;
        let __temp_32256 = __temp_32227 << 0xfu32;
        let __temp_32257 = __temp_32255 | __temp_32256;
        let __temp_32258 = __temp_32227 << 0x10u32;
        let __temp_32259 = __temp_32257 | __temp_32258;
        let __temp_32260 = __temp_32227 << 0x11u32;
        let __temp_32261 = __temp_32259 | __temp_32260;
        let __temp_32262 = __temp_32227 << 0x12u32;
        let __temp_32263 = __temp_32261 | __temp_32262;
        let __temp_32264 = __temp_32227 << 0x13u32;
        let __temp_32265 = __temp_32263 | __temp_32264;
        let __temp_32266 = __temp_32227 << 0x14u32;
        let __temp_32267 = __temp_32265 | __temp_32266;
        let __temp_32268 = __temp_32267 << 0x6u32;
        let __temp_32269 = __temp_32268 | __temp_32223;
        let __temp_32270 = __temp_32269 << 0x5u32;
        let __temp_32271 = __temp_32270 | __temp_32221;
        let __temp_32272 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_32273 = __temp_32272 & 0x1fu32;
        let __temp_32274 = __temp_32273 == 0x8u32;
        let __temp_32275 = if __temp_32274 { __temp_32271 } else { __temp_32219 };
        let __temp_32276 = self.register_file_0_read_port_0_value.wrapping_add(__temp_32275);
        let __temp_32277 = __temp_32276 >> 0x1u32;
        let __temp_32278 = __temp_32277 & 0x1u32;
        let __temp_32279 = __temp_32278 != 0x0u32;
        let __temp_32280 = !__temp_32279;
        let __temp_32281 = if __temp_32280 { 0x3u32 } else { 0xcu32 };
        let __temp_32282 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_32283 = __temp_32282 & 0x7u32;
        let __temp_32284 = __temp_32283 & 0x3u32;
        let __temp_32285 = __temp_32284 == 0x1u32;
        let __temp_32286 = if __temp_32285 { __temp_32281 } else { 0xfu32 };
        let __temp_32287 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_32288 = __temp_32287 & 0x7ffu32;
        let __temp_32289 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32290 = __temp_32289 & 0x1u32;
        let __temp_32291 = __temp_32290 != 0x0u32;
        let __temp_32292 = __temp_32291 as u32;
        let __temp_32293 = __temp_32292 << 0x1u32;
        let __temp_32294 = __temp_32292 | __temp_32293;
        let __temp_32295 = __temp_32292 << 0x2u32;
        let __temp_32296 = __temp_32294 | __temp_32295;
        let __temp_32297 = __temp_32292 << 0x3u32;
        let __temp_32298 = __temp_32296 | __temp_32297;
        let __temp_32299 = __temp_32292 << 0x4u32;
        let __temp_32300 = __temp_32298 | __temp_32299;
        let __temp_32301 = __temp_32292 << 0x5u32;
        let __temp_32302 = __temp_32300 | __temp_32301;
        let __temp_32303 = __temp_32292 << 0x6u32;
        let __temp_32304 = __temp_32302 | __temp_32303;
        let __temp_32305 = __temp_32292 << 0x7u32;
        let __temp_32306 = __temp_32304 | __temp_32305;
        let __temp_32307 = __temp_32292 << 0x8u32;
        let __temp_32308 = __temp_32306 | __temp_32307;
        let __temp_32309 = __temp_32292 << 0x9u32;
        let __temp_32310 = __temp_32308 | __temp_32309;
        let __temp_32311 = __temp_32292 << 0xau32;
        let __temp_32312 = __temp_32310 | __temp_32311;
        let __temp_32313 = __temp_32292 << 0xbu32;
        let __temp_32314 = __temp_32312 | __temp_32313;
        let __temp_32315 = __temp_32292 << 0xcu32;
        let __temp_32316 = __temp_32314 | __temp_32315;
        let __temp_32317 = __temp_32292 << 0xdu32;
        let __temp_32318 = __temp_32316 | __temp_32317;
        let __temp_32319 = __temp_32292 << 0xeu32;
        let __temp_32320 = __temp_32318 | __temp_32319;
        let __temp_32321 = __temp_32292 << 0xfu32;
        let __temp_32322 = __temp_32320 | __temp_32321;
        let __temp_32323 = __temp_32292 << 0x10u32;
        let __temp_32324 = __temp_32322 | __temp_32323;
        let __temp_32325 = __temp_32292 << 0x11u32;
        let __temp_32326 = __temp_32324 | __temp_32325;
        let __temp_32327 = __temp_32292 << 0x12u32;
        let __temp_32328 = __temp_32326 | __temp_32327;
        let __temp_32329 = __temp_32292 << 0x13u32;
        let __temp_32330 = __temp_32328 | __temp_32329;
        let __temp_32331 = __temp_32292 << 0x14u32;
        let __temp_32332 = __temp_32330 | __temp_32331;
        let __temp_32333 = __temp_32332 << 0xbu32;
        let __temp_32334 = __temp_32333 | __temp_32288;
        let __temp_32335 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_32336 = __temp_32335 & 0x1fu32;
        let __temp_32337 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_32338 = __temp_32337 & 0x3fu32;
        let __temp_32339 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32340 = __temp_32339 & 0x1u32;
        let __temp_32341 = __temp_32340 != 0x0u32;
        let __temp_32342 = __temp_32341 as u32;
        let __temp_32343 = __temp_32342 << 0x1u32;
        let __temp_32344 = __temp_32342 | __temp_32343;
        let __temp_32345 = __temp_32342 << 0x2u32;
        let __temp_32346 = __temp_32344 | __temp_32345;
        let __temp_32347 = __temp_32342 << 0x3u32;
        let __temp_32348 = __temp_32346 | __temp_32347;
        let __temp_32349 = __temp_32342 << 0x4u32;
        let __temp_32350 = __temp_32348 | __temp_32349;
        let __temp_32351 = __temp_32342 << 0x5u32;
        let __temp_32352 = __temp_32350 | __temp_32351;
        let __temp_32353 = __temp_32342 << 0x6u32;
        let __temp_32354 = __temp_32352 | __temp_32353;
        let __temp_32355 = __temp_32342 << 0x7u32;
        let __temp_32356 = __temp_32354 | __temp_32355;
        let __temp_32357 = __temp_32342 << 0x8u32;
        let __temp_32358 = __temp_32356 | __temp_32357;
        let __temp_32359 = __temp_32342 << 0x9u32;
        let __temp_32360 = __temp_32358 | __temp_32359;
        let __temp_32361 = __temp_32342 << 0xau32;
        let __temp_32362 = __temp_32360 | __temp_32361;
        let __temp_32363 = __temp_32342 << 0xbu32;
        let __temp_32364 = __temp_32362 | __temp_32363;
        let __temp_32365 = __temp_32342 << 0xcu32;
        let __temp_32366 = __temp_32364 | __temp_32365;
        let __temp_32367 = __temp_32342 << 0xdu32;
        let __temp_32368 = __temp_32366 | __temp_32367;
        let __temp_32369 = __temp_32342 << 0xeu32;
        let __temp_32370 = __temp_32368 | __temp_32369;
        let __temp_32371 = __temp_32342 << 0xfu32;
        let __temp_32372 = __temp_32370 | __temp_32371;
        let __temp_32373 = __temp_32342 << 0x10u32;
        let __temp_32374 = __temp_32372 | __temp_32373;
        let __temp_32375 = __temp_32342 << 0x11u32;
        let __temp_32376 = __temp_32374 | __temp_32375;
        let __temp_32377 = __temp_32342 << 0x12u32;
        let __temp_32378 = __temp_32376 | __temp_32377;
        let __temp_32379 = __temp_32342 << 0x13u32;
        let __temp_32380 = __temp_32378 | __temp_32379;
        let __temp_32381 = __temp_32342 << 0x14u32;
        let __temp_32382 = __temp_32380 | __temp_32381;
        let __temp_32383 = __temp_32382 << 0x6u32;
        let __temp_32384 = __temp_32383 | __temp_32338;
        let __temp_32385 = __temp_32384 << 0x5u32;
        let __temp_32386 = __temp_32385 | __temp_32336;
        let __temp_32387 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_32388 = __temp_32387 & 0x1fu32;
        let __temp_32389 = __temp_32388 == 0x8u32;
        let __temp_32390 = if __temp_32389 { __temp_32386 } else { __temp_32334 };
        let __temp_32391 = self.register_file_0_read_port_0_value.wrapping_add(__temp_32390);
        let __temp_32392 = __temp_32391 & 0x3u32;
        let __temp_32393 = __temp_32392 == 0x2u32;
        let __temp_32394 = if __temp_32393 { 0x4u32 } else { 0x8u32 };
        let __temp_32395 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_32396 = __temp_32395 & 0x7ffu32;
        let __temp_32397 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32398 = __temp_32397 & 0x1u32;
        let __temp_32399 = __temp_32398 != 0x0u32;
        let __temp_32400 = __temp_32399 as u32;
        let __temp_32401 = __temp_32400 << 0x1u32;
        let __temp_32402 = __temp_32400 | __temp_32401;
        let __temp_32403 = __temp_32400 << 0x2u32;
        let __temp_32404 = __temp_32402 | __temp_32403;
        let __temp_32405 = __temp_32400 << 0x3u32;
        let __temp_32406 = __temp_32404 | __temp_32405;
        let __temp_32407 = __temp_32400 << 0x4u32;
        let __temp_32408 = __temp_32406 | __temp_32407;
        let __temp_32409 = __temp_32400 << 0x5u32;
        let __temp_32410 = __temp_32408 | __temp_32409;
        let __temp_32411 = __temp_32400 << 0x6u32;
        let __temp_32412 = __temp_32410 | __temp_32411;
        let __temp_32413 = __temp_32400 << 0x7u32;
        let __temp_32414 = __temp_32412 | __temp_32413;
        let __temp_32415 = __temp_32400 << 0x8u32;
        let __temp_32416 = __temp_32414 | __temp_32415;
        let __temp_32417 = __temp_32400 << 0x9u32;
        let __temp_32418 = __temp_32416 | __temp_32417;
        let __temp_32419 = __temp_32400 << 0xau32;
        let __temp_32420 = __temp_32418 | __temp_32419;
        let __temp_32421 = __temp_32400 << 0xbu32;
        let __temp_32422 = __temp_32420 | __temp_32421;
        let __temp_32423 = __temp_32400 << 0xcu32;
        let __temp_32424 = __temp_32422 | __temp_32423;
        let __temp_32425 = __temp_32400 << 0xdu32;
        let __temp_32426 = __temp_32424 | __temp_32425;
        let __temp_32427 = __temp_32400 << 0xeu32;
        let __temp_32428 = __temp_32426 | __temp_32427;
        let __temp_32429 = __temp_32400 << 0xfu32;
        let __temp_32430 = __temp_32428 | __temp_32429;
        let __temp_32431 = __temp_32400 << 0x10u32;
        let __temp_32432 = __temp_32430 | __temp_32431;
        let __temp_32433 = __temp_32400 << 0x11u32;
        let __temp_32434 = __temp_32432 | __temp_32433;
        let __temp_32435 = __temp_32400 << 0x12u32;
        let __temp_32436 = __temp_32434 | __temp_32435;
        let __temp_32437 = __temp_32400 << 0x13u32;
        let __temp_32438 = __temp_32436 | __temp_32437;
        let __temp_32439 = __temp_32400 << 0x14u32;
        let __temp_32440 = __temp_32438 | __temp_32439;
        let __temp_32441 = __temp_32440 << 0xbu32;
        let __temp_32442 = __temp_32441 | __temp_32396;
        let __temp_32443 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_32444 = __temp_32443 & 0x1fu32;
        let __temp_32445 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_32446 = __temp_32445 & 0x3fu32;
        let __temp_32447 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32448 = __temp_32447 & 0x1u32;
        let __temp_32449 = __temp_32448 != 0x0u32;
        let __temp_32450 = __temp_32449 as u32;
        let __temp_32451 = __temp_32450 << 0x1u32;
        let __temp_32452 = __temp_32450 | __temp_32451;
        let __temp_32453 = __temp_32450 << 0x2u32;
        let __temp_32454 = __temp_32452 | __temp_32453;
        let __temp_32455 = __temp_32450 << 0x3u32;
        let __temp_32456 = __temp_32454 | __temp_32455;
        let __temp_32457 = __temp_32450 << 0x4u32;
        let __temp_32458 = __temp_32456 | __temp_32457;
        let __temp_32459 = __temp_32450 << 0x5u32;
        let __temp_32460 = __temp_32458 | __temp_32459;
        let __temp_32461 = __temp_32450 << 0x6u32;
        let __temp_32462 = __temp_32460 | __temp_32461;
        let __temp_32463 = __temp_32450 << 0x7u32;
        let __temp_32464 = __temp_32462 | __temp_32463;
        let __temp_32465 = __temp_32450 << 0x8u32;
        let __temp_32466 = __temp_32464 | __temp_32465;
        let __temp_32467 = __temp_32450 << 0x9u32;
        let __temp_32468 = __temp_32466 | __temp_32467;
        let __temp_32469 = __temp_32450 << 0xau32;
        let __temp_32470 = __temp_32468 | __temp_32469;
        let __temp_32471 = __temp_32450 << 0xbu32;
        let __temp_32472 = __temp_32470 | __temp_32471;
        let __temp_32473 = __temp_32450 << 0xcu32;
        let __temp_32474 = __temp_32472 | __temp_32473;
        let __temp_32475 = __temp_32450 << 0xdu32;
        let __temp_32476 = __temp_32474 | __temp_32475;
        let __temp_32477 = __temp_32450 << 0xeu32;
        let __temp_32478 = __temp_32476 | __temp_32477;
        let __temp_32479 = __temp_32450 << 0xfu32;
        let __temp_32480 = __temp_32478 | __temp_32479;
        let __temp_32481 = __temp_32450 << 0x10u32;
        let __temp_32482 = __temp_32480 | __temp_32481;
        let __temp_32483 = __temp_32450 << 0x11u32;
        let __temp_32484 = __temp_32482 | __temp_32483;
        let __temp_32485 = __temp_32450 << 0x12u32;
        let __temp_32486 = __temp_32484 | __temp_32485;
        let __temp_32487 = __temp_32450 << 0x13u32;
        let __temp_32488 = __temp_32486 | __temp_32487;
        let __temp_32489 = __temp_32450 << 0x14u32;
        let __temp_32490 = __temp_32488 | __temp_32489;
        let __temp_32491 = __temp_32490 << 0x6u32;
        let __temp_32492 = __temp_32491 | __temp_32446;
        let __temp_32493 = __temp_32492 << 0x5u32;
        let __temp_32494 = __temp_32493 | __temp_32444;
        let __temp_32495 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_32496 = __temp_32495 & 0x1fu32;
        let __temp_32497 = __temp_32496 == 0x8u32;
        let __temp_32498 = if __temp_32497 { __temp_32494 } else { __temp_32442 };
        let __temp_32499 = self.register_file_0_read_port_0_value.wrapping_add(__temp_32498);
        let __temp_32500 = __temp_32499 & 0x3u32;
        let __temp_32501 = __temp_32500 == 0x1u32;
        let __temp_32502 = if __temp_32501 { 0x2u32 } else { __temp_32394 };
        let __temp_32503 = self.__reg_instruction_2 >> 0x14u32;
        let __temp_32504 = __temp_32503 & 0x7ffu32;
        let __temp_32505 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32506 = __temp_32505 & 0x1u32;
        let __temp_32507 = __temp_32506 != 0x0u32;
        let __temp_32508 = __temp_32507 as u32;
        let __temp_32509 = __temp_32508 << 0x1u32;
        let __temp_32510 = __temp_32508 | __temp_32509;
        let __temp_32511 = __temp_32508 << 0x2u32;
        let __temp_32512 = __temp_32510 | __temp_32511;
        let __temp_32513 = __temp_32508 << 0x3u32;
        let __temp_32514 = __temp_32512 | __temp_32513;
        let __temp_32515 = __temp_32508 << 0x4u32;
        let __temp_32516 = __temp_32514 | __temp_32515;
        let __temp_32517 = __temp_32508 << 0x5u32;
        let __temp_32518 = __temp_32516 | __temp_32517;
        let __temp_32519 = __temp_32508 << 0x6u32;
        let __temp_32520 = __temp_32518 | __temp_32519;
        let __temp_32521 = __temp_32508 << 0x7u32;
        let __temp_32522 = __temp_32520 | __temp_32521;
        let __temp_32523 = __temp_32508 << 0x8u32;
        let __temp_32524 = __temp_32522 | __temp_32523;
        let __temp_32525 = __temp_32508 << 0x9u32;
        let __temp_32526 = __temp_32524 | __temp_32525;
        let __temp_32527 = __temp_32508 << 0xau32;
        let __temp_32528 = __temp_32526 | __temp_32527;
        let __temp_32529 = __temp_32508 << 0xbu32;
        let __temp_32530 = __temp_32528 | __temp_32529;
        let __temp_32531 = __temp_32508 << 0xcu32;
        let __temp_32532 = __temp_32530 | __temp_32531;
        let __temp_32533 = __temp_32508 << 0xdu32;
        let __temp_32534 = __temp_32532 | __temp_32533;
        let __temp_32535 = __temp_32508 << 0xeu32;
        let __temp_32536 = __temp_32534 | __temp_32535;
        let __temp_32537 = __temp_32508 << 0xfu32;
        let __temp_32538 = __temp_32536 | __temp_32537;
        let __temp_32539 = __temp_32508 << 0x10u32;
        let __temp_32540 = __temp_32538 | __temp_32539;
        let __temp_32541 = __temp_32508 << 0x11u32;
        let __temp_32542 = __temp_32540 | __temp_32541;
        let __temp_32543 = __temp_32508 << 0x12u32;
        let __temp_32544 = __temp_32542 | __temp_32543;
        let __temp_32545 = __temp_32508 << 0x13u32;
        let __temp_32546 = __temp_32544 | __temp_32545;
        let __temp_32547 = __temp_32508 << 0x14u32;
        let __temp_32548 = __temp_32546 | __temp_32547;
        let __temp_32549 = __temp_32548 << 0xbu32;
        let __temp_32550 = __temp_32549 | __temp_32504;
        let __temp_32551 = self.__reg_instruction_2 >> 0x7u32;
        let __temp_32552 = __temp_32551 & 0x1fu32;
        let __temp_32553 = self.__reg_instruction_2 >> 0x19u32;
        let __temp_32554 = __temp_32553 & 0x3fu32;
        let __temp_32555 = self.__reg_instruction_2 >> 0x1fu32;
        let __temp_32556 = __temp_32555 & 0x1u32;
        let __temp_32557 = __temp_32556 != 0x0u32;
        let __temp_32558 = __temp_32557 as u32;
        let __temp_32559 = __temp_32558 << 0x1u32;
        let __temp_32560 = __temp_32558 | __temp_32559;
        let __temp_32561 = __temp_32558 << 0x2u32;
        let __temp_32562 = __temp_32560 | __temp_32561;
        let __temp_32563 = __temp_32558 << 0x3u32;
        let __temp_32564 = __temp_32562 | __temp_32563;
        let __temp_32565 = __temp_32558 << 0x4u32;
        let __temp_32566 = __temp_32564 | __temp_32565;
        let __temp_32567 = __temp_32558 << 0x5u32;
        let __temp_32568 = __temp_32566 | __temp_32567;
        let __temp_32569 = __temp_32558 << 0x6u32;
        let __temp_32570 = __temp_32568 | __temp_32569;
        let __temp_32571 = __temp_32558 << 0x7u32;
        let __temp_32572 = __temp_32570 | __temp_32571;
        let __temp_32573 = __temp_32558 << 0x8u32;
        let __temp_32574 = __temp_32572 | __temp_32573;
        let __temp_32575 = __temp_32558 << 0x9u32;
        let __temp_32576 = __temp_32574 | __temp_32575;
        let __temp_32577 = __temp_32558 << 0xau32;
        let __temp_32578 = __temp_32576 | __temp_32577;
        let __temp_32579 = __temp_32558 << 0xbu32;
        let __temp_32580 = __temp_32578 | __temp_32579;
        let __temp_32581 = __temp_32558 << 0xcu32;
        let __temp_32582 = __temp_32580 | __temp_32581;
        let __temp_32583 = __temp_32558 << 0xdu32;
        let __temp_32584 = __temp_32582 | __temp_32583;
        let __temp_32585 = __temp_32558 << 0xeu32;
        let __temp_32586 = __temp_32584 | __temp_32585;
        let __temp_32587 = __temp_32558 << 0xfu32;
        let __temp_32588 = __temp_32586 | __temp_32587;
        let __temp_32589 = __temp_32558 << 0x10u32;
        let __temp_32590 = __temp_32588 | __temp_32589;
        let __temp_32591 = __temp_32558 << 0x11u32;
        let __temp_32592 = __temp_32590 | __temp_32591;
        let __temp_32593 = __temp_32558 << 0x12u32;
        let __temp_32594 = __temp_32592 | __temp_32593;
        let __temp_32595 = __temp_32558 << 0x13u32;
        let __temp_32596 = __temp_32594 | __temp_32595;
        let __temp_32597 = __temp_32558 << 0x14u32;
        let __temp_32598 = __temp_32596 | __temp_32597;
        let __temp_32599 = __temp_32598 << 0x6u32;
        let __temp_32600 = __temp_32599 | __temp_32554;
        let __temp_32601 = __temp_32600 << 0x5u32;
        let __temp_32602 = __temp_32601 | __temp_32552;
        let __temp_32603 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_32604 = __temp_32603 & 0x1fu32;
        let __temp_32605 = __temp_32604 == 0x8u32;
        let __temp_32606 = if __temp_32605 { __temp_32602 } else { __temp_32550 };
        let __temp_32607 = self.register_file_0_read_port_0_value.wrapping_add(__temp_32606);
        let __temp_32608 = __temp_32607 & 0x3u32;
        let __temp_32609 = __temp_32608 == 0x0u32;
        let __temp_32610 = if __temp_32609 { 0x1u32 } else { __temp_32502 };
        let __temp_32611 = self.__reg_instruction_2 >> 0xcu32;
        let __temp_32612 = __temp_32611 & 0x7u32;
        let __temp_32613 = __temp_32612 & 0x3u32;
        let __temp_32614 = __temp_32613 == 0x0u32;
        let __temp_32615 = if __temp_32614 { __temp_32610 } else { __temp_32286 };
        self.__reg_bus_write_byte_enable_40_next = __temp_32615;
        let __temp_32616 = self.__reg_count_3 == 0x0u32;
        let __temp_32617 = !__temp_32616;
        let __temp_32618 = self.__reg_count_9 == 0x0u32;
        let __temp_32619 = !__temp_32618;
        let __temp_32620 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        let __temp_32621 = __temp_32620 == 0x0u32;
        let __temp_32622 = if __temp_32621 { __temp_32619 } else { __temp_32617 };
        let __temp_32623 = self.__reg_data_buf_full_17 | self.__reg_replica_fifo_read_data_valid_16;
        let __temp_32624 = !false;
        let __temp_32625 = __temp_32624 & __temp_32623;
        let __temp_32626 = __temp_32625 & __temp_32622;
        self.__reg_fifo_read_data_valid_8_next = __temp_32626;
        let __temp_32627 = self.__reg_stage_17_upper_246 & 0xffu32;
        let __temp_32628 = __temp_32627 * self.__reg_stage_17_t_fract_169;
        let __temp_32629 = self.__reg_stage_17_lower_273 & 0xffu32;
        let __temp_32630 = __temp_32629 * self.__reg_stage_17_one_minus_t_fract_271;
        let __temp_32631 = __temp_32630.wrapping_add(__temp_32628);
        let __temp_32632 = __temp_32631 & 0x1fffu32;
        let __temp_32633 = __temp_32632 >> 0x4u32;
        let __temp_32634 = __temp_32633 & 0xffu32;
        let __temp_32635 = self.__reg_stage_17_upper_246 >> 0x8u32;
        let __temp_32636 = __temp_32635 & 0xffu32;
        let __temp_32637 = __temp_32636 * self.__reg_stage_17_t_fract_169;
        let __temp_32638 = self.__reg_stage_17_lower_273 >> 0x8u32;
        let __temp_32639 = __temp_32638 & 0xffu32;
        let __temp_32640 = __temp_32639 * self.__reg_stage_17_one_minus_t_fract_271;
        let __temp_32641 = __temp_32640.wrapping_add(__temp_32637);
        let __temp_32642 = __temp_32641 & 0x1fffu32;
        let __temp_32643 = __temp_32642 >> 0x4u32;
        let __temp_32644 = __temp_32643 & 0xffu32;
        let __temp_32645 = self.__reg_stage_17_upper_246 >> 0x10u32;
        let __temp_32646 = __temp_32645 & 0xffu32;
        let __temp_32647 = __temp_32646 * self.__reg_stage_17_t_fract_169;
        let __temp_32648 = self.__reg_stage_17_lower_273 >> 0x10u32;
        let __temp_32649 = __temp_32648 & 0xffu32;
        let __temp_32650 = __temp_32649 * self.__reg_stage_17_one_minus_t_fract_271;
        let __temp_32651 = __temp_32650.wrapping_add(__temp_32647);
        let __temp_32652 = __temp_32651 & 0x1fffu32;
        let __temp_32653 = __temp_32652 >> 0x4u32;
        let __temp_32654 = __temp_32653 & 0xffu32;
        let __temp_32655 = self.__reg_stage_17_upper_246 >> 0x18u32;
        let __temp_32656 = __temp_32655 & 0xffu32;
        let __temp_32657 = __temp_32656 * self.__reg_stage_17_t_fract_169;
        let __temp_32658 = self.__reg_stage_17_lower_273 >> 0x18u32;
        let __temp_32659 = __temp_32658 & 0xffu32;
        let __temp_32660 = __temp_32659 * self.__reg_stage_17_one_minus_t_fract_271;
        let __temp_32661 = __temp_32660.wrapping_add(__temp_32657);
        let __temp_32662 = __temp_32661 & 0x1fffu32;
        let __temp_32663 = __temp_32662 >> 0x4u32;
        let __temp_32664 = __temp_32663 & 0xffu32;
        let __temp_32665 = __temp_32664 << 0x8u32;
        let __temp_32666 = __temp_32665 | __temp_32654;
        let __temp_32667 = __temp_32666 << 0x8u32;
        let __temp_32668 = __temp_32667 | __temp_32644;
        let __temp_32669 = __temp_32668 << 0x8u32;
        let __temp_32670 = __temp_32669 | __temp_32634;
        self.__reg_stage_18_texel_168_next = __temp_32670;
        self.__reg_stage_17_b_305_next = self.__reg_stage_16_b_306;
        self.__reg_stage_3_t_235_next = self.__reg_stage_2_t_236;
        self.__reg_stage_10_a_282_next = self.__reg_stage_9_a_283;
        self.__reg_stage_21_last_387_next = self.__reg_stage_20_last_388;
        self.__reg_stage_10_g_339_next = self.__reg_stage_9_g_340;
        let __temp_32671 = self.__reg_w_inverse_186 & 0x1u32;
        let __temp_32672 = __temp_32671 != 0x0u32;
        let __temp_32673 = if __temp_32672 { 0x1fu32 } else { 0x0u32 };
        let __temp_32674 = self.__reg_w_inverse_186 >> 0x1u32;
        let __temp_32675 = __temp_32674 & 0x1u32;
        let __temp_32676 = __temp_32675 != 0x0u32;
        let __temp_32677 = if __temp_32676 { 0x1eu32 } else { __temp_32673 };
        let __temp_32678 = self.__reg_w_inverse_186 >> 0x2u32;
        let __temp_32679 = __temp_32678 & 0x1u32;
        let __temp_32680 = __temp_32679 != 0x0u32;
        let __temp_32681 = if __temp_32680 { 0x1du32 } else { __temp_32677 };
        let __temp_32682 = self.__reg_w_inverse_186 >> 0x3u32;
        let __temp_32683 = __temp_32682 & 0x1u32;
        let __temp_32684 = __temp_32683 != 0x0u32;
        let __temp_32685 = if __temp_32684 { 0x1cu32 } else { __temp_32681 };
        let __temp_32686 = self.__reg_w_inverse_186 >> 0x4u32;
        let __temp_32687 = __temp_32686 & 0x1u32;
        let __temp_32688 = __temp_32687 != 0x0u32;
        let __temp_32689 = if __temp_32688 { 0x1bu32 } else { __temp_32685 };
        let __temp_32690 = self.__reg_w_inverse_186 >> 0x5u32;
        let __temp_32691 = __temp_32690 & 0x1u32;
        let __temp_32692 = __temp_32691 != 0x0u32;
        let __temp_32693 = if __temp_32692 { 0x1au32 } else { __temp_32689 };
        let __temp_32694 = self.__reg_w_inverse_186 >> 0x6u32;
        let __temp_32695 = __temp_32694 & 0x1u32;
        let __temp_32696 = __temp_32695 != 0x0u32;
        let __temp_32697 = if __temp_32696 { 0x19u32 } else { __temp_32693 };
        let __temp_32698 = self.__reg_w_inverse_186 >> 0x7u32;
        let __temp_32699 = __temp_32698 & 0x1u32;
        let __temp_32700 = __temp_32699 != 0x0u32;
        let __temp_32701 = if __temp_32700 { 0x18u32 } else { __temp_32697 };
        let __temp_32702 = self.__reg_w_inverse_186 >> 0x8u32;
        let __temp_32703 = __temp_32702 & 0x1u32;
        let __temp_32704 = __temp_32703 != 0x0u32;
        let __temp_32705 = if __temp_32704 { 0x17u32 } else { __temp_32701 };
        let __temp_32706 = self.__reg_w_inverse_186 >> 0x9u32;
        let __temp_32707 = __temp_32706 & 0x1u32;
        let __temp_32708 = __temp_32707 != 0x0u32;
        let __temp_32709 = if __temp_32708 { 0x16u32 } else { __temp_32705 };
        let __temp_32710 = self.__reg_w_inverse_186 >> 0xau32;
        let __temp_32711 = __temp_32710 & 0x1u32;
        let __temp_32712 = __temp_32711 != 0x0u32;
        let __temp_32713 = if __temp_32712 { 0x15u32 } else { __temp_32709 };
        let __temp_32714 = self.__reg_w_inverse_186 >> 0xbu32;
        let __temp_32715 = __temp_32714 & 0x1u32;
        let __temp_32716 = __temp_32715 != 0x0u32;
        let __temp_32717 = if __temp_32716 { 0x14u32 } else { __temp_32713 };
        let __temp_32718 = self.__reg_w_inverse_186 >> 0xcu32;
        let __temp_32719 = __temp_32718 & 0x1u32;
        let __temp_32720 = __temp_32719 != 0x0u32;
        let __temp_32721 = if __temp_32720 { 0x13u32 } else { __temp_32717 };
        let __temp_32722 = self.__reg_w_inverse_186 >> 0xdu32;
        let __temp_32723 = __temp_32722 & 0x1u32;
        let __temp_32724 = __temp_32723 != 0x0u32;
        let __temp_32725 = if __temp_32724 { 0x12u32 } else { __temp_32721 };
        let __temp_32726 = self.__reg_w_inverse_186 >> 0xeu32;
        let __temp_32727 = __temp_32726 & 0x1u32;
        let __temp_32728 = __temp_32727 != 0x0u32;
        let __temp_32729 = if __temp_32728 { 0x11u32 } else { __temp_32725 };
        let __temp_32730 = self.__reg_w_inverse_186 >> 0xfu32;
        let __temp_32731 = __temp_32730 & 0x1u32;
        let __temp_32732 = __temp_32731 != 0x0u32;
        let __temp_32733 = if __temp_32732 { 0x10u32 } else { __temp_32729 };
        let __temp_32734 = self.__reg_w_inverse_186 >> 0x10u32;
        let __temp_32735 = __temp_32734 & 0x1u32;
        let __temp_32736 = __temp_32735 != 0x0u32;
        let __temp_32737 = if __temp_32736 { 0xfu32 } else { __temp_32733 };
        let __temp_32738 = self.__reg_w_inverse_186 >> 0x11u32;
        let __temp_32739 = __temp_32738 & 0x1u32;
        let __temp_32740 = __temp_32739 != 0x0u32;
        let __temp_32741 = if __temp_32740 { 0xeu32 } else { __temp_32737 };
        let __temp_32742 = self.__reg_w_inverse_186 >> 0x12u32;
        let __temp_32743 = __temp_32742 & 0x1u32;
        let __temp_32744 = __temp_32743 != 0x0u32;
        let __temp_32745 = if __temp_32744 { 0xdu32 } else { __temp_32741 };
        let __temp_32746 = self.__reg_w_inverse_186 >> 0x13u32;
        let __temp_32747 = __temp_32746 & 0x1u32;
        let __temp_32748 = __temp_32747 != 0x0u32;
        let __temp_32749 = if __temp_32748 { 0xcu32 } else { __temp_32745 };
        let __temp_32750 = self.__reg_w_inverse_186 >> 0x14u32;
        let __temp_32751 = __temp_32750 & 0x1u32;
        let __temp_32752 = __temp_32751 != 0x0u32;
        let __temp_32753 = if __temp_32752 { 0xbu32 } else { __temp_32749 };
        let __temp_32754 = self.__reg_w_inverse_186 >> 0x15u32;
        let __temp_32755 = __temp_32754 & 0x1u32;
        let __temp_32756 = __temp_32755 != 0x0u32;
        let __temp_32757 = if __temp_32756 { 0xau32 } else { __temp_32753 };
        let __temp_32758 = self.__reg_w_inverse_186 >> 0x16u32;
        let __temp_32759 = __temp_32758 & 0x1u32;
        let __temp_32760 = __temp_32759 != 0x0u32;
        let __temp_32761 = if __temp_32760 { 0x9u32 } else { __temp_32757 };
        let __temp_32762 = self.__reg_w_inverse_186 >> 0x17u32;
        let __temp_32763 = __temp_32762 & 0x1u32;
        let __temp_32764 = __temp_32763 != 0x0u32;
        let __temp_32765 = if __temp_32764 { 0x8u32 } else { __temp_32761 };
        let __temp_32766 = self.__reg_w_inverse_186 >> 0x18u32;
        let __temp_32767 = __temp_32766 & 0x1u32;
        let __temp_32768 = __temp_32767 != 0x0u32;
        let __temp_32769 = if __temp_32768 { 0x7u32 } else { __temp_32765 };
        let __temp_32770 = self.__reg_w_inverse_186 >> 0x19u32;
        let __temp_32771 = __temp_32770 & 0x1u32;
        let __temp_32772 = __temp_32771 != 0x0u32;
        let __temp_32773 = if __temp_32772 { 0x6u32 } else { __temp_32769 };
        let __temp_32774 = self.__reg_w_inverse_186 >> 0x1au32;
        let __temp_32775 = __temp_32774 & 0x1u32;
        let __temp_32776 = __temp_32775 != 0x0u32;
        let __temp_32777 = if __temp_32776 { 0x5u32 } else { __temp_32773 };
        let __temp_32778 = self.__reg_w_inverse_186 >> 0x1bu32;
        let __temp_32779 = __temp_32778 & 0x1u32;
        let __temp_32780 = __temp_32779 != 0x0u32;
        let __temp_32781 = if __temp_32780 { 0x4u32 } else { __temp_32777 };
        let __temp_32782 = self.__reg_w_inverse_186 >> 0x1cu32;
        let __temp_32783 = __temp_32782 & 0x1u32;
        let __temp_32784 = __temp_32783 != 0x0u32;
        let __temp_32785 = if __temp_32784 { 0x3u32 } else { __temp_32781 };
        let __temp_32786 = self.__reg_w_inverse_186 >> 0x1du32;
        let __temp_32787 = __temp_32786 & 0x1u32;
        let __temp_32788 = __temp_32787 != 0x0u32;
        let __temp_32789 = if __temp_32788 { 0x2u32 } else { __temp_32785 };
        let __temp_32790 = self.__reg_w_inverse_186 >> 0x1eu32;
        let __temp_32791 = __temp_32790 & 0x1u32;
        let __temp_32792 = __temp_32791 != 0x0u32;
        let __temp_32793 = if __temp_32792 { 0x1u32 } else { __temp_32789 };
        let __temp_32794 = 0x1au32.wrapping_sub(__temp_32793);
        let __temp_32795 = __temp_32794 & 0x1fu32;
        self.__reg_refinement_stage_0_shr_185_next = __temp_32795;
        let __temp_32796 = self.__reg_mem_write_addr_436.wrapping_add(0x1u32);
        let __temp_32797 = __temp_32796 & 0x1fu32;
        let __temp_32798 = if __temp_11245 { __temp_32797 } else { self.__reg_mem_write_addr_436 };
        self.__reg_mem_write_addr_436_next = __temp_32798;
        self.__reg_stage_5_t_233_next = self.__reg_stage_4_t_234;
        self.__reg_stage_3_last_405_next = self.__reg_stage_2_last_406;
        let __temp_32799 = self.__reg_bit_counter_426.wrapping_add(0x1u32);
        let __temp_32800 = __temp_32799 & 0x7u32;
        let __temp_32801 = self.__reg_state_425 == 0x2u32;
        let __temp_32802 = if __temp_32801 { __temp_32800 } else { self.__reg_bit_counter_426 };
        let __temp_32803 = self.__reg_state_425 == 0x1u32;
        let __temp_32804 = if __temp_32803 { self.__reg_bit_counter_426 } else { __temp_32802 };
        let __temp_32805 = self.__reg_tick_counter_427 == 0xd8u32;
        let __temp_32806 = if __temp_32805 { __temp_32804 } else { self.__reg_bit_counter_426 };
        let __temp_32807 = self.__reg_state_425 == 0x0u32;
        let __temp_32808 = if __temp_32807 { self.__reg_bit_counter_426 } else { __temp_32806 };
        self.__reg_bit_counter_426_next = __temp_32808;
        let __temp_32809 = if self.__reg_data_buf_full_17 { self.__reg_data_buf_19 } else { self.mem_3_read_port_0_value };
        self.__reg_replica_data_fifo_select_438_next = __temp_32809;
        let __temp_32810 = self.__reg_mem_read_addr_409.wrapping_add(0x1u32);
        let __temp_32811 = __temp_32810 & 0x1fu32;
        let __temp_32812 = if __temp_8909 { __temp_32811 } else { self.__reg_mem_read_addr_409 };
        self.__reg_mem_read_addr_409_next = __temp_32812;
        self.__reg_stage_11_a_281_next = self.__reg_stage_10_a_282;
        let __temp_32813 = self.__reg_refinement_stage_2_buffer_1_q_214.wrapping_add(self.__reg_refinement_stage_2_buffer_1_prev_q_197);
        self.__reg_refinement_stage_3_q_196_next = __temp_32813;
        let __temp_32814 = self.__reg_mem_write_addr_162.wrapping_add(0x1u32);
        let __temp_32815 = __temp_32814 & 0x1fu32;
        let __temp_32816 = if __temp_10211 { __temp_32815 } else { self.__reg_mem_write_addr_162 };
        self.__reg_mem_write_addr_162_next = __temp_32816;
        self.__reg_refinement_stage_3_shr_176_next = self.__reg_refinement_stage_2_buffer_1_shr_177;
        let __temp_32817 = self.__reg_instructions_retired_counter_440.wrapping_add(0x1u64);
        let __temp_32818 = self.__reg_fifo_read_data_valid_8 & true;
        let __temp_32819 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_32820 = __temp_32819 & 0x1fu32;
        let __temp_32821 = __temp_32820 == 0x0u32;
        let __temp_32822 = if __temp_32821 { __temp_32818 } else { true };
        let __temp_32823 = self.__reg_state_7 == 0x4u32;
        let __temp_32824 = __temp_32823 & __temp_32822;
        let __temp_32825 = if __temp_32824 { __temp_32817 } else { self.__reg_instructions_retired_counter_440 };
        self.__reg_instructions_retired_counter_440_next = __temp_32825;
        self.__reg_stage_20_g_329_next = self.__reg_stage_19_g_330;
        self.__reg_stage_17_a_275_next = self.__reg_stage_16_a_276;
        self.__reg_stage_13_a_279_next = self.__reg_stage_12_a_280;
        self.__reg_stage_7_tile_addr_59_next = self.__reg_stage_6_tile_addr_60;
        self.__reg_stage_10_b_312_next = self.__reg_stage_9_b_313;
        self.__reg_stage_15_g_334_next = self.__reg_stage_14_g_335;
        let __temp_32826 = self.__reg_refinement_stage_3_q_196 as u64;
        let __temp_32827 = self.__reg_refinement_stage_3_e_221 as u64;
        let __temp_32828 = __temp_32826 * __temp_32827;
        let __temp_32829 = __temp_32828 >> 0x20u32;
        let __temp_32830 = __temp_32829 as u32;
        self.__reg_refinement_stage_3_buffer_0_q_220_next = __temp_32830;
        let __temp_32831 = self.__reg_bus_write_data_1 as u128;
        let __temp_32832 = __temp_32831 << 0x60u32;
        let __temp_32833 = __temp_32832 | 0x0u128;
        let __temp_32834 = 0x0u32 as u64;
        let __temp_32835 = self.__reg_bus_write_data_1 as u64;
        let __temp_32836 = __temp_32834 << 0x20u32;
        let __temp_32837 = __temp_32836 | __temp_32835;
        let __temp_32838 = __temp_32837 as u128;
        let __temp_32839 = 0x0u64 as u128;
        let __temp_32840 = __temp_32838 << 0x40u32;
        let __temp_32841 = __temp_32840 | __temp_32839;
        let __temp_32842 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32843 = __temp_32842 & 0x3fffffffu32;
        let __temp_32844 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32845 = __temp_32844 & 0x3fffffffu32;
        let __temp_32846 = self.__reg_state_7 == 0x3u32;
        let __temp_32847 = __temp_32846 & self.__reg_bus_enable_6;
        let __temp_32848 = if __temp_32847 { __temp_32845 } else { __temp_32843 };
        let __temp_32849 = __temp_32848 & 0x3u32;
        let __temp_32850 = __temp_32849 == 0x2u32;
        let __temp_32851 = if __temp_32850 { __temp_32841 } else { __temp_32833 };
        let __temp_32852 = 0x0u64 as u128;
        let __temp_32853 = self.__reg_bus_write_data_1 as u128;
        let __temp_32854 = __temp_32852 << 0x20u32;
        let __temp_32855 = __temp_32854 | __temp_32853;
        let __temp_32856 = 0x0u32 as u128;
        let __temp_32857 = __temp_32855 << 0x20u32;
        let __temp_32858 = __temp_32857 | __temp_32856;
        let __temp_32859 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32860 = __temp_32859 & 0x3fffffffu32;
        let __temp_32861 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32862 = __temp_32861 & 0x3fffffffu32;
        let __temp_32863 = self.__reg_state_7 == 0x3u32;
        let __temp_32864 = __temp_32863 & self.__reg_bus_enable_6;
        let __temp_32865 = if __temp_32864 { __temp_32862 } else { __temp_32860 };
        let __temp_32866 = __temp_32865 & 0x3u32;
        let __temp_32867 = __temp_32866 == 0x1u32;
        let __temp_32868 = if __temp_32867 { __temp_32858 } else { __temp_32851 };
        let __temp_32869 = self.__reg_bus_write_data_1 as u128;
        let __temp_32870 = 0x0u128 << 0x20u32;
        let __temp_32871 = __temp_32870 | __temp_32869;
        let __temp_32872 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32873 = __temp_32872 & 0x3fffffffu32;
        let __temp_32874 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32875 = __temp_32874 & 0x3fffffffu32;
        let __temp_32876 = self.__reg_state_7 == 0x3u32;
        let __temp_32877 = __temp_32876 & self.__reg_bus_enable_6;
        let __temp_32878 = if __temp_32877 { __temp_32875 } else { __temp_32873 };
        let __temp_32879 = __temp_32878 & 0x3u32;
        let __temp_32880 = __temp_32879 == 0x0u32;
        let __temp_32881 = if __temp_32880 { __temp_32871 } else { __temp_32868 };
        let __temp_32882 = __temp_32881 as u32;
        let __temp_32883 = __temp_32882 & 0xffffffu32;
        let __temp_32884 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32885 = __temp_32884 & 0x3fffffffu32;
        let __temp_32886 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32887 = __temp_32886 & 0x3fffffffu32;
        let __temp_32888 = self.__reg_state_7 == 0x3u32;
        let __temp_32889 = __temp_32888 & self.__reg_bus_enable_6;
        let __temp_32890 = if __temp_32889 { __temp_32887 } else { __temp_32885 };
        let __temp_32891 = __temp_32890 >> 0x2u32;
        let __temp_32892 = __temp_32891 & 0xfffffffu32;
        let __temp_32893 = __temp_32892 & 0xffffffu32;
        let __temp_32894 = __temp_32893 & 0xfffffu32;
        let __temp_32895 = __temp_32894 & 0x3fu32;
        let __temp_32896 = __temp_32895 == 0x18u32;
        let __temp_32897 = self.__reg_state_7 == 0x3u32;
        let __temp_32898 = __temp_32897 & self.__reg_bus_enable_6;
        let __temp_32899 = __temp_32898 & self.__reg_bus_write_5;
        let __temp_32900 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32901 = __temp_32900 & 0x3fffffffu32;
        let __temp_32902 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32903 = __temp_32902 & 0x3fffffffu32;
        let __temp_32904 = self.__reg_state_7 == 0x3u32;
        let __temp_32905 = __temp_32904 & self.__reg_bus_enable_6;
        let __temp_32906 = if __temp_32905 { __temp_32903 } else { __temp_32901 };
        let __temp_32907 = __temp_32906 >> 0x2u32;
        let __temp_32908 = __temp_32907 & 0xfffffffu32;
        let __temp_32909 = __temp_32908 & 0xffffffu32;
        let __temp_32910 = __temp_32909 >> 0x14u32;
        let __temp_32911 = __temp_32910 & 0xfu32;
        let __temp_32912 = __temp_32911 == 0x4u32;
        let __temp_32913 = self.__reg_count_12 >> 0x5u32;
        let __temp_32914 = __temp_32913 & 0x1u32;
        let __temp_32915 = __temp_32914 != 0x0u32;
        let __temp_32916 = !__temp_32915;
        let __temp_32917 = !false;
        let __temp_32918 = __temp_32917 & __temp_32916;
        let __temp_32919 = self.__reg_state_7 == 0x3u32;
        let __temp_32920 = __temp_32919 & self.__reg_bus_enable_6;
        let __temp_32921 = __temp_32920 & self.__reg_bus_write_5;
        let __temp_32922 = __temp_32921 | __temp_32918;
        let __temp_32923 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32924 = __temp_32923 & 0x3fffffffu32;
        let __temp_32925 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32926 = __temp_32925 & 0x3fffffffu32;
        let __temp_32927 = self.__reg_state_7 == 0x3u32;
        let __temp_32928 = __temp_32927 & self.__reg_bus_enable_6;
        let __temp_32929 = if __temp_32928 { __temp_32926 } else { __temp_32924 };
        let __temp_32930 = __temp_32929 >> 0x2u32;
        let __temp_32931 = __temp_32930 & 0xfffffffu32;
        let __temp_32932 = __temp_32931 >> 0x18u32;
        let __temp_32933 = __temp_32932 & 0xfu32;
        let __temp_32934 = __temp_32933 == 0x0u32;
        let __temp_32935 = self.__reg_count_15 >> 0x5u32;
        let __temp_32936 = __temp_32935 & 0x1u32;
        let __temp_32937 = __temp_32936 != 0x0u32;
        let __temp_32938 = !__temp_32937;
        let __temp_32939 = !false;
        let __temp_32940 = __temp_32939 & __temp_32938;
        let __temp_32941 = self.__reg_state_7 == 0x3u32;
        let __temp_32942 = __temp_32941 & self.__reg_bus_enable_6;
        let __temp_32943 = __temp_32942 & self.__reg_bus_write_5;
        let __temp_32944 = __temp_32943 | __temp_32940;
        let __temp_32945 = self.__reg_state_7 == 0x3u32;
        let __temp_32946 = __temp_32945 & self.__reg_bus_enable_6;
        let __temp_32947 = self.__reg_state_7 == 0x0u32;
        let __temp_32948 = __temp_32947 | __temp_32946;
        let __temp_32949 = __temp_32948 & __temp_32944;
        let __temp_32950 = __temp_32949 & __temp_32934;
        let __temp_32951 = __temp_32950 & __temp_32922;
        let __temp_32952 = __temp_32951 & __temp_32912;
        let __temp_32953 = __temp_32952 & __temp_32899;
        let __temp_32954 = __temp_32953 & __temp_32896;
        let __temp_32955 = if __temp_32954 { __temp_32883 } else { self.__reg_a_dy_296 };
        self.__reg_a_dy_296_next = __temp_32955;
        let __temp_32956 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32957 = __temp_32956 & 0x3fffffffu32;
        let __temp_32958 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32959 = __temp_32958 & 0x3fffffffu32;
        let __temp_32960 = self.__reg_state_7 == 0x3u32;
        let __temp_32961 = __temp_32960 & self.__reg_bus_enable_6;
        let __temp_32962 = if __temp_32961 { __temp_32959 } else { __temp_32957 };
        let __temp_32963 = __temp_32962 >> 0x2u32;
        let __temp_32964 = __temp_32963 & 0xfffffffu32;
        let __temp_32965 = __temp_32964 & 0xffffffu32;
        let __temp_32966 = __temp_32965 & 0xfffffu32;
        let __temp_32967 = __temp_32966 & 0x3fu32;
        let __temp_32968 = __temp_32967 == 0x0u32;
        let __temp_32969 = self.__reg_state_7 == 0x3u32;
        let __temp_32970 = __temp_32969 & self.__reg_bus_enable_6;
        let __temp_32971 = __temp_32970 & self.__reg_bus_write_5;
        let __temp_32972 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32973 = __temp_32972 & 0x3fffffffu32;
        let __temp_32974 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32975 = __temp_32974 & 0x3fffffffu32;
        let __temp_32976 = self.__reg_state_7 == 0x3u32;
        let __temp_32977 = __temp_32976 & self.__reg_bus_enable_6;
        let __temp_32978 = if __temp_32977 { __temp_32975 } else { __temp_32973 };
        let __temp_32979 = __temp_32978 >> 0x2u32;
        let __temp_32980 = __temp_32979 & 0xfffffffu32;
        let __temp_32981 = __temp_32980 & 0xffffffu32;
        let __temp_32982 = __temp_32981 >> 0x14u32;
        let __temp_32983 = __temp_32982 & 0xfu32;
        let __temp_32984 = __temp_32983 == 0x4u32;
        let __temp_32985 = self.__reg_count_12 >> 0x5u32;
        let __temp_32986 = __temp_32985 & 0x1u32;
        let __temp_32987 = __temp_32986 != 0x0u32;
        let __temp_32988 = !__temp_32987;
        let __temp_32989 = !false;
        let __temp_32990 = __temp_32989 & __temp_32988;
        let __temp_32991 = self.__reg_state_7 == 0x3u32;
        let __temp_32992 = __temp_32991 & self.__reg_bus_enable_6;
        let __temp_32993 = __temp_32992 & self.__reg_bus_write_5;
        let __temp_32994 = __temp_32993 | __temp_32990;
        let __temp_32995 = self.__reg_pc_13 >> 0x2u32;
        let __temp_32996 = __temp_32995 & 0x3fffffffu32;
        let __temp_32997 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_32998 = __temp_32997 & 0x3fffffffu32;
        let __temp_32999 = self.__reg_state_7 == 0x3u32;
        let __temp_33000 = __temp_32999 & self.__reg_bus_enable_6;
        let __temp_33001 = if __temp_33000 { __temp_32998 } else { __temp_32996 };
        let __temp_33002 = __temp_33001 >> 0x2u32;
        let __temp_33003 = __temp_33002 & 0xfffffffu32;
        let __temp_33004 = __temp_33003 >> 0x18u32;
        let __temp_33005 = __temp_33004 & 0xfu32;
        let __temp_33006 = __temp_33005 == 0x0u32;
        let __temp_33007 = self.__reg_count_15 >> 0x5u32;
        let __temp_33008 = __temp_33007 & 0x1u32;
        let __temp_33009 = __temp_33008 != 0x0u32;
        let __temp_33010 = !__temp_33009;
        let __temp_33011 = !false;
        let __temp_33012 = __temp_33011 & __temp_33010;
        let __temp_33013 = self.__reg_state_7 == 0x3u32;
        let __temp_33014 = __temp_33013 & self.__reg_bus_enable_6;
        let __temp_33015 = __temp_33014 & self.__reg_bus_write_5;
        let __temp_33016 = __temp_33015 | __temp_33012;
        let __temp_33017 = self.__reg_state_7 == 0x3u32;
        let __temp_33018 = __temp_33017 & self.__reg_bus_enable_6;
        let __temp_33019 = self.__reg_state_7 == 0x0u32;
        let __temp_33020 = __temp_33019 | __temp_33018;
        let __temp_33021 = __temp_33020 & __temp_33016;
        let __temp_33022 = __temp_33021 & __temp_33006;
        let __temp_33023 = __temp_33022 & __temp_32994;
        let __temp_33024 = __temp_33023 & __temp_32984;
        let __temp_33025 = __temp_33024 & __temp_32971;
        let __temp_33026 = __temp_33025 & __temp_32968;
        let __temp_33027 = if __temp_33026 { self.__reg_t_dx_240 } else { self.__reg_t_dx_mirror_239 };
        self.__reg_t_dx_mirror_239_next = __temp_33027;
        self.__reg_stage_4_edge_test_115_next = self.__reg_stage_3_edge_test_116;
        self.__reg_stage_4_b_318_next = self.__reg_stage_3_b_319;
        self.__reg_stage_18_b_304_next = self.__reg_stage_17_b_305;
        let __temp_33028 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33029 = __temp_33028 & 0x3fffffffu32;
        let __temp_33030 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33031 = __temp_33030 & 0x3fffffffu32;
        let __temp_33032 = self.__reg_state_7 == 0x3u32;
        let __temp_33033 = __temp_33032 & self.__reg_bus_enable_6;
        let __temp_33034 = if __temp_33033 { __temp_33031 } else { __temp_33029 };
        let __temp_33035 = __temp_33034 >> 0x2u32;
        let __temp_33036 = __temp_33035 & 0xfffffffu32;
        let __temp_33037 = __temp_33036 & 0xffffffu32;
        let __temp_33038 = __temp_33037 & 0xfffffu32;
        let __temp_33039 = __temp_33038 & 0x3fu32;
        let __temp_33040 = __temp_33039 == 0x0u32;
        let __temp_33041 = self.__reg_state_7 == 0x3u32;
        let __temp_33042 = __temp_33041 & self.__reg_bus_enable_6;
        let __temp_33043 = __temp_33042 & self.__reg_bus_write_5;
        let __temp_33044 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33045 = __temp_33044 & 0x3fffffffu32;
        let __temp_33046 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33047 = __temp_33046 & 0x3fffffffu32;
        let __temp_33048 = self.__reg_state_7 == 0x3u32;
        let __temp_33049 = __temp_33048 & self.__reg_bus_enable_6;
        let __temp_33050 = if __temp_33049 { __temp_33047 } else { __temp_33045 };
        let __temp_33051 = __temp_33050 >> 0x2u32;
        let __temp_33052 = __temp_33051 & 0xfffffffu32;
        let __temp_33053 = __temp_33052 & 0xffffffu32;
        let __temp_33054 = __temp_33053 >> 0x14u32;
        let __temp_33055 = __temp_33054 & 0xfu32;
        let __temp_33056 = __temp_33055 == 0x4u32;
        let __temp_33057 = self.__reg_count_12 >> 0x5u32;
        let __temp_33058 = __temp_33057 & 0x1u32;
        let __temp_33059 = __temp_33058 != 0x0u32;
        let __temp_33060 = !__temp_33059;
        let __temp_33061 = !false;
        let __temp_33062 = __temp_33061 & __temp_33060;
        let __temp_33063 = self.__reg_state_7 == 0x3u32;
        let __temp_33064 = __temp_33063 & self.__reg_bus_enable_6;
        let __temp_33065 = __temp_33064 & self.__reg_bus_write_5;
        let __temp_33066 = __temp_33065 | __temp_33062;
        let __temp_33067 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33068 = __temp_33067 & 0x3fffffffu32;
        let __temp_33069 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33070 = __temp_33069 & 0x3fffffffu32;
        let __temp_33071 = self.__reg_state_7 == 0x3u32;
        let __temp_33072 = __temp_33071 & self.__reg_bus_enable_6;
        let __temp_33073 = if __temp_33072 { __temp_33070 } else { __temp_33068 };
        let __temp_33074 = __temp_33073 >> 0x2u32;
        let __temp_33075 = __temp_33074 & 0xfffffffu32;
        let __temp_33076 = __temp_33075 >> 0x18u32;
        let __temp_33077 = __temp_33076 & 0xfu32;
        let __temp_33078 = __temp_33077 == 0x0u32;
        let __temp_33079 = self.__reg_count_15 >> 0x5u32;
        let __temp_33080 = __temp_33079 & 0x1u32;
        let __temp_33081 = __temp_33080 != 0x0u32;
        let __temp_33082 = !__temp_33081;
        let __temp_33083 = !false;
        let __temp_33084 = __temp_33083 & __temp_33082;
        let __temp_33085 = self.__reg_state_7 == 0x3u32;
        let __temp_33086 = __temp_33085 & self.__reg_bus_enable_6;
        let __temp_33087 = __temp_33086 & self.__reg_bus_write_5;
        let __temp_33088 = __temp_33087 | __temp_33084;
        let __temp_33089 = self.__reg_state_7 == 0x3u32;
        let __temp_33090 = __temp_33089 & self.__reg_bus_enable_6;
        let __temp_33091 = self.__reg_state_7 == 0x0u32;
        let __temp_33092 = __temp_33091 | __temp_33090;
        let __temp_33093 = __temp_33092 & __temp_33088;
        let __temp_33094 = __temp_33093 & __temp_33078;
        let __temp_33095 = __temp_33094 & __temp_33066;
        let __temp_33096 = __temp_33095 & __temp_33056;
        let __temp_33097 = __temp_33096 & __temp_33043;
        let __temp_33098 = __temp_33097 & __temp_33040;
        let __temp_33099 = if __temp_33098 { self.__reg_g_dy_353 } else { self.__reg_g_dy_mirror_352 };
        self.__reg_g_dy_mirror_352_next = __temp_33099;
        let __temp_33100 = self.__reg_wait_counter_413.wrapping_add(0x1u32);
        let __temp_33101 = __temp_33100 & 0x3u32;
        let __temp_33102 = self.__reg_wait_counter_413.wrapping_add(0x1u32);
        let __temp_33103 = __temp_33102 & 0x3u32;
        let __temp_33104 = self.__reg_wait_counter_413 == 0x1u32;
        let __temp_33105 = if __temp_33104 { 0x0u32 } else { __temp_33103 };
        let __temp_33106 = self.__reg_state_414 == 0x1u32;
        let __temp_33107 = if __temp_33106 { __temp_33105 } else { __temp_33101 };
        let __temp_33108 = self.__reg_wait_counter_413.wrapping_add(0x1u32);
        let __temp_33109 = __temp_33108 & 0x3u32;
        let __temp_33110 = !self.__reg_tx_415;
        let __temp_33111 = if __temp_33110 { 0x0u32 } else { __temp_33109 };
        let __temp_33112 = self.__reg_state_414 == 0x0u32;
        let __temp_33113 = if __temp_33112 { __temp_33111 } else { __temp_33107 };
        let __temp_33114 = self.__reg_tick_counter_420 == 0x35u32;
        let __temp_33115 = if __temp_33114 { __temp_33113 } else { self.__reg_wait_counter_413 };
        self.__reg_wait_counter_413_next = __temp_33115;
        let __temp_33116 = self.__reg_mem_write_addr_384.wrapping_add(0x1u32);
        let __temp_33117 = __temp_33116 & 0x1fu32;
        let __temp_33118 = if __temp_8810 { __temp_33117 } else { self.__reg_mem_write_addr_384 };
        self.__reg_mem_write_addr_384_next = __temp_33118;
        let __temp_33119 = self.__reg_bus_write_data_1 as u128;
        let __temp_33120 = __temp_33119 << 0x60u32;
        let __temp_33121 = __temp_33120 | 0x0u128;
        let __temp_33122 = 0x0u32 as u64;
        let __temp_33123 = self.__reg_bus_write_data_1 as u64;
        let __temp_33124 = __temp_33122 << 0x20u32;
        let __temp_33125 = __temp_33124 | __temp_33123;
        let __temp_33126 = __temp_33125 as u128;
        let __temp_33127 = 0x0u64 as u128;
        let __temp_33128 = __temp_33126 << 0x40u32;
        let __temp_33129 = __temp_33128 | __temp_33127;
        let __temp_33130 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33131 = __temp_33130 & 0x3fffffffu32;
        let __temp_33132 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33133 = __temp_33132 & 0x3fffffffu32;
        let __temp_33134 = self.__reg_state_7 == 0x3u32;
        let __temp_33135 = __temp_33134 & self.__reg_bus_enable_6;
        let __temp_33136 = if __temp_33135 { __temp_33133 } else { __temp_33131 };
        let __temp_33137 = __temp_33136 & 0x3u32;
        let __temp_33138 = __temp_33137 == 0x2u32;
        let __temp_33139 = if __temp_33138 { __temp_33129 } else { __temp_33121 };
        let __temp_33140 = 0x0u64 as u128;
        let __temp_33141 = self.__reg_bus_write_data_1 as u128;
        let __temp_33142 = __temp_33140 << 0x20u32;
        let __temp_33143 = __temp_33142 | __temp_33141;
        let __temp_33144 = 0x0u32 as u128;
        let __temp_33145 = __temp_33143 << 0x20u32;
        let __temp_33146 = __temp_33145 | __temp_33144;
        let __temp_33147 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33148 = __temp_33147 & 0x3fffffffu32;
        let __temp_33149 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33150 = __temp_33149 & 0x3fffffffu32;
        let __temp_33151 = self.__reg_state_7 == 0x3u32;
        let __temp_33152 = __temp_33151 & self.__reg_bus_enable_6;
        let __temp_33153 = if __temp_33152 { __temp_33150 } else { __temp_33148 };
        let __temp_33154 = __temp_33153 & 0x3u32;
        let __temp_33155 = __temp_33154 == 0x1u32;
        let __temp_33156 = if __temp_33155 { __temp_33146 } else { __temp_33139 };
        let __temp_33157 = self.__reg_bus_write_data_1 as u128;
        let __temp_33158 = 0x0u128 << 0x20u32;
        let __temp_33159 = __temp_33158 | __temp_33157;
        let __temp_33160 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33161 = __temp_33160 & 0x3fffffffu32;
        let __temp_33162 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33163 = __temp_33162 & 0x3fffffffu32;
        let __temp_33164 = self.__reg_state_7 == 0x3u32;
        let __temp_33165 = __temp_33164 & self.__reg_bus_enable_6;
        let __temp_33166 = if __temp_33165 { __temp_33163 } else { __temp_33161 };
        let __temp_33167 = __temp_33166 & 0x3u32;
        let __temp_33168 = __temp_33167 == 0x0u32;
        let __temp_33169 = if __temp_33168 { __temp_33159 } else { __temp_33156 };
        let __temp_33170 = __temp_33169 as u32;
        let __temp_33171 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33172 = __temp_33171 & 0x3fffffffu32;
        let __temp_33173 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33174 = __temp_33173 & 0x3fffffffu32;
        let __temp_33175 = self.__reg_state_7 == 0x3u32;
        let __temp_33176 = __temp_33175 & self.__reg_bus_enable_6;
        let __temp_33177 = if __temp_33176 { __temp_33174 } else { __temp_33172 };
        let __temp_33178 = __temp_33177 >> 0x2u32;
        let __temp_33179 = __temp_33178 & 0xfffffffu32;
        let __temp_33180 = __temp_33179 & 0xffffffu32;
        let __temp_33181 = __temp_33180 & 0xfffffu32;
        let __temp_33182 = __temp_33181 & 0x3fu32;
        let __temp_33183 = __temp_33182 == 0x7u32;
        let __temp_33184 = self.__reg_state_7 == 0x3u32;
        let __temp_33185 = __temp_33184 & self.__reg_bus_enable_6;
        let __temp_33186 = __temp_33185 & self.__reg_bus_write_5;
        let __temp_33187 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33188 = __temp_33187 & 0x3fffffffu32;
        let __temp_33189 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33190 = __temp_33189 & 0x3fffffffu32;
        let __temp_33191 = self.__reg_state_7 == 0x3u32;
        let __temp_33192 = __temp_33191 & self.__reg_bus_enable_6;
        let __temp_33193 = if __temp_33192 { __temp_33190 } else { __temp_33188 };
        let __temp_33194 = __temp_33193 >> 0x2u32;
        let __temp_33195 = __temp_33194 & 0xfffffffu32;
        let __temp_33196 = __temp_33195 & 0xffffffu32;
        let __temp_33197 = __temp_33196 >> 0x14u32;
        let __temp_33198 = __temp_33197 & 0xfu32;
        let __temp_33199 = __temp_33198 == 0x4u32;
        let __temp_33200 = self.__reg_count_12 >> 0x5u32;
        let __temp_33201 = __temp_33200 & 0x1u32;
        let __temp_33202 = __temp_33201 != 0x0u32;
        let __temp_33203 = !__temp_33202;
        let __temp_33204 = !false;
        let __temp_33205 = __temp_33204 & __temp_33203;
        let __temp_33206 = self.__reg_state_7 == 0x3u32;
        let __temp_33207 = __temp_33206 & self.__reg_bus_enable_6;
        let __temp_33208 = __temp_33207 & self.__reg_bus_write_5;
        let __temp_33209 = __temp_33208 | __temp_33205;
        let __temp_33210 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33211 = __temp_33210 & 0x3fffffffu32;
        let __temp_33212 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33213 = __temp_33212 & 0x3fffffffu32;
        let __temp_33214 = self.__reg_state_7 == 0x3u32;
        let __temp_33215 = __temp_33214 & self.__reg_bus_enable_6;
        let __temp_33216 = if __temp_33215 { __temp_33213 } else { __temp_33211 };
        let __temp_33217 = __temp_33216 >> 0x2u32;
        let __temp_33218 = __temp_33217 & 0xfffffffu32;
        let __temp_33219 = __temp_33218 >> 0x18u32;
        let __temp_33220 = __temp_33219 & 0xfu32;
        let __temp_33221 = __temp_33220 == 0x0u32;
        let __temp_33222 = self.__reg_count_15 >> 0x5u32;
        let __temp_33223 = __temp_33222 & 0x1u32;
        let __temp_33224 = __temp_33223 != 0x0u32;
        let __temp_33225 = !__temp_33224;
        let __temp_33226 = !false;
        let __temp_33227 = __temp_33226 & __temp_33225;
        let __temp_33228 = self.__reg_state_7 == 0x3u32;
        let __temp_33229 = __temp_33228 & self.__reg_bus_enable_6;
        let __temp_33230 = __temp_33229 & self.__reg_bus_write_5;
        let __temp_33231 = __temp_33230 | __temp_33227;
        let __temp_33232 = self.__reg_state_7 == 0x3u32;
        let __temp_33233 = __temp_33232 & self.__reg_bus_enable_6;
        let __temp_33234 = self.__reg_state_7 == 0x0u32;
        let __temp_33235 = __temp_33234 | __temp_33233;
        let __temp_33236 = __temp_33235 & __temp_33231;
        let __temp_33237 = __temp_33236 & __temp_33221;
        let __temp_33238 = __temp_33237 & __temp_33209;
        let __temp_33239 = __temp_33238 & __temp_33199;
        let __temp_33240 = __temp_33239 & __temp_33186;
        let __temp_33241 = __temp_33240 & __temp_33183;
        let __temp_33242 = if __temp_33241 { __temp_33170 } else { self.__reg_w1_min_132 };
        self.__reg_w1_min_132_next = __temp_33242;
        self.__reg_stage_11_tile_addr_55_next = self.__reg_stage_10_tile_addr_56;
        let __temp_33243 = self.__reg_mem_read_addr_39.wrapping_add(0x1u32);
        let __temp_33244 = __temp_33243 & 0x1fu32;
        let __temp_33245 = if __temp_11978 { __temp_33244 } else { self.__reg_mem_read_addr_39 };
        self.__reg_mem_read_addr_39_next = __temp_33245;
        self.__reg_refinement_stage_2_e_216_next = self.__reg_refinement_stage_1_buffer_1_e_217;
        self.__reg_stage_12_r_364_next = self.__reg_stage_11_r_365;
        let __temp_33246 = self.__reg_w0_133.wrapping_add(self.__reg_w0_dx_mirror_134);
        let __temp_33247 = self.__reg_w0_row_138.wrapping_add(self.__reg_w0_dy_mirror_136);
        let __temp_33248 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_33249 = if __temp_33248 { __temp_33247 } else { __temp_33246 };
        let __temp_33250 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33251 = __temp_33250 & 0x3fffffffu32;
        let __temp_33252 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33253 = __temp_33252 & 0x3fffffffu32;
        let __temp_33254 = self.__reg_state_7 == 0x3u32;
        let __temp_33255 = __temp_33254 & self.__reg_bus_enable_6;
        let __temp_33256 = if __temp_33255 { __temp_33253 } else { __temp_33251 };
        let __temp_33257 = __temp_33256 >> 0x2u32;
        let __temp_33258 = __temp_33257 & 0xfffffffu32;
        let __temp_33259 = __temp_33258 & 0xffffffu32;
        let __temp_33260 = __temp_33259 & 0xfffffu32;
        let __temp_33261 = __temp_33260 & 0x3fu32;
        let __temp_33262 = __temp_33261 == 0x0u32;
        let __temp_33263 = self.__reg_state_7 == 0x3u32;
        let __temp_33264 = __temp_33263 & self.__reg_bus_enable_6;
        let __temp_33265 = __temp_33264 & self.__reg_bus_write_5;
        let __temp_33266 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33267 = __temp_33266 & 0x3fffffffu32;
        let __temp_33268 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33269 = __temp_33268 & 0x3fffffffu32;
        let __temp_33270 = self.__reg_state_7 == 0x3u32;
        let __temp_33271 = __temp_33270 & self.__reg_bus_enable_6;
        let __temp_33272 = if __temp_33271 { __temp_33269 } else { __temp_33267 };
        let __temp_33273 = __temp_33272 >> 0x2u32;
        let __temp_33274 = __temp_33273 & 0xfffffffu32;
        let __temp_33275 = __temp_33274 & 0xffffffu32;
        let __temp_33276 = __temp_33275 >> 0x14u32;
        let __temp_33277 = __temp_33276 & 0xfu32;
        let __temp_33278 = __temp_33277 == 0x4u32;
        let __temp_33279 = self.__reg_count_12 >> 0x5u32;
        let __temp_33280 = __temp_33279 & 0x1u32;
        let __temp_33281 = __temp_33280 != 0x0u32;
        let __temp_33282 = !__temp_33281;
        let __temp_33283 = !false;
        let __temp_33284 = __temp_33283 & __temp_33282;
        let __temp_33285 = self.__reg_state_7 == 0x3u32;
        let __temp_33286 = __temp_33285 & self.__reg_bus_enable_6;
        let __temp_33287 = __temp_33286 & self.__reg_bus_write_5;
        let __temp_33288 = __temp_33287 | __temp_33284;
        let __temp_33289 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33290 = __temp_33289 & 0x3fffffffu32;
        let __temp_33291 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33292 = __temp_33291 & 0x3fffffffu32;
        let __temp_33293 = self.__reg_state_7 == 0x3u32;
        let __temp_33294 = __temp_33293 & self.__reg_bus_enable_6;
        let __temp_33295 = if __temp_33294 { __temp_33292 } else { __temp_33290 };
        let __temp_33296 = __temp_33295 >> 0x2u32;
        let __temp_33297 = __temp_33296 & 0xfffffffu32;
        let __temp_33298 = __temp_33297 >> 0x18u32;
        let __temp_33299 = __temp_33298 & 0xfu32;
        let __temp_33300 = __temp_33299 == 0x0u32;
        let __temp_33301 = self.__reg_count_15 >> 0x5u32;
        let __temp_33302 = __temp_33301 & 0x1u32;
        let __temp_33303 = __temp_33302 != 0x0u32;
        let __temp_33304 = !__temp_33303;
        let __temp_33305 = !false;
        let __temp_33306 = __temp_33305 & __temp_33304;
        let __temp_33307 = self.__reg_state_7 == 0x3u32;
        let __temp_33308 = __temp_33307 & self.__reg_bus_enable_6;
        let __temp_33309 = __temp_33308 & self.__reg_bus_write_5;
        let __temp_33310 = __temp_33309 | __temp_33306;
        let __temp_33311 = self.__reg_state_7 == 0x3u32;
        let __temp_33312 = __temp_33311 & self.__reg_bus_enable_6;
        let __temp_33313 = self.__reg_state_7 == 0x0u32;
        let __temp_33314 = __temp_33313 | __temp_33312;
        let __temp_33315 = __temp_33314 & __temp_33310;
        let __temp_33316 = __temp_33315 & __temp_33300;
        let __temp_33317 = __temp_33316 & __temp_33288;
        let __temp_33318 = __temp_33317 & __temp_33278;
        let __temp_33319 = __temp_33318 & __temp_33265;
        let __temp_33320 = __temp_33319 & __temp_33262;
        let __temp_33321 = if __temp_33320 { self.__reg_w0_min_139 } else { __temp_33249 };
        self.__reg_w0_133_next = __temp_33321;
        let __temp_33322 = self.tex_buffer1_35_read_port_0_value & 0xffu32;
        let __temp_33323 = __temp_33322 * self.__reg_stage_16_s_fract_247;
        let __temp_33324 = self.tex_buffer0_36_read_port_0_value & 0xffu32;
        let __temp_33325 = __temp_33324 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_33326 = __temp_33325.wrapping_add(__temp_33323);
        let __temp_33327 = __temp_33326 & 0x1fffu32;
        let __temp_33328 = __temp_33327 >> 0x4u32;
        let __temp_33329 = __temp_33328 & 0xffu32;
        let __temp_33330 = self.tex_buffer1_35_read_port_0_value >> 0x8u32;
        let __temp_33331 = __temp_33330 & 0xffu32;
        let __temp_33332 = __temp_33331 * self.__reg_stage_16_s_fract_247;
        let __temp_33333 = self.tex_buffer0_36_read_port_0_value >> 0x8u32;
        let __temp_33334 = __temp_33333 & 0xffu32;
        let __temp_33335 = __temp_33334 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_33336 = __temp_33335.wrapping_add(__temp_33332);
        let __temp_33337 = __temp_33336 & 0x1fffu32;
        let __temp_33338 = __temp_33337 >> 0x4u32;
        let __temp_33339 = __temp_33338 & 0xffu32;
        let __temp_33340 = self.tex_buffer1_35_read_port_0_value >> 0x10u32;
        let __temp_33341 = __temp_33340 & 0xffu32;
        let __temp_33342 = __temp_33341 * self.__reg_stage_16_s_fract_247;
        let __temp_33343 = self.tex_buffer0_36_read_port_0_value >> 0x10u32;
        let __temp_33344 = __temp_33343 & 0xffu32;
        let __temp_33345 = __temp_33344 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_33346 = __temp_33345.wrapping_add(__temp_33342);
        let __temp_33347 = __temp_33346 & 0x1fffu32;
        let __temp_33348 = __temp_33347 >> 0x4u32;
        let __temp_33349 = __temp_33348 & 0xffu32;
        let __temp_33350 = self.tex_buffer1_35_read_port_0_value >> 0x18u32;
        let __temp_33351 = __temp_33350 & 0xffu32;
        let __temp_33352 = __temp_33351 * self.__reg_stage_16_s_fract_247;
        let __temp_33353 = self.tex_buffer0_36_read_port_0_value >> 0x18u32;
        let __temp_33354 = __temp_33353 & 0xffu32;
        let __temp_33355 = __temp_33354 * self.__reg_stage_16_one_minus_s_fract_270;
        let __temp_33356 = __temp_33355.wrapping_add(__temp_33352);
        let __temp_33357 = __temp_33356 & 0x1fffu32;
        let __temp_33358 = __temp_33357 >> 0x4u32;
        let __temp_33359 = __temp_33358 & 0xffu32;
        let __temp_33360 = __temp_33359 << 0x8u32;
        let __temp_33361 = __temp_33360 | __temp_33349;
        let __temp_33362 = __temp_33361 << 0x8u32;
        let __temp_33363 = __temp_33362 | __temp_33339;
        let __temp_33364 = __temp_33363 << 0x8u32;
        let __temp_33365 = __temp_33364 | __temp_33329;
        self.__reg_stage_17_lower_273_next = __temp_33365;
        self.__reg_refinement_stage_1_buffer_0_prev_q_201_next = self.__reg_refinement_stage_1_q_202;
        self.__reg_refinement_stage_3_buffer_1_q_219_next = self.__reg_refinement_stage_3_buffer_0_q_220;
        self.__reg_stage_7_edge_test_112_next = self.__reg_stage_6_edge_test_113;
        self.__reg_stage_3_b_319_next = self.__reg_stage_2_b_320;
        self.__reg_stage_3_edge_test_116_next = self.__reg_stage_2_edge_test_117;
        self.__reg_refinement_stage_2_buffer_0_shr_178_next = self.__reg_refinement_stage_2_shr_179;
        self.__reg_stage_11_last_397_next = self.__reg_stage_10_last_398;
        let __temp_33366 = self.__reg_b_row_327.wrapping_add(self.__reg_b_dy_mirror_325);
        let __temp_33367 = __temp_33366 & 0xffffffu32;
        let __temp_33368 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_33369 = if __temp_33368 { __temp_33367 } else { self.__reg_b_row_327 };
        let __temp_33370 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33371 = __temp_33370 & 0x3fffffffu32;
        let __temp_33372 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33373 = __temp_33372 & 0x3fffffffu32;
        let __temp_33374 = self.__reg_state_7 == 0x3u32;
        let __temp_33375 = __temp_33374 & self.__reg_bus_enable_6;
        let __temp_33376 = if __temp_33375 { __temp_33373 } else { __temp_33371 };
        let __temp_33377 = __temp_33376 >> 0x2u32;
        let __temp_33378 = __temp_33377 & 0xfffffffu32;
        let __temp_33379 = __temp_33378 & 0xffffffu32;
        let __temp_33380 = __temp_33379 & 0xfffffu32;
        let __temp_33381 = __temp_33380 & 0x3fu32;
        let __temp_33382 = __temp_33381 == 0x0u32;
        let __temp_33383 = self.__reg_state_7 == 0x3u32;
        let __temp_33384 = __temp_33383 & self.__reg_bus_enable_6;
        let __temp_33385 = __temp_33384 & self.__reg_bus_write_5;
        let __temp_33386 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33387 = __temp_33386 & 0x3fffffffu32;
        let __temp_33388 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33389 = __temp_33388 & 0x3fffffffu32;
        let __temp_33390 = self.__reg_state_7 == 0x3u32;
        let __temp_33391 = __temp_33390 & self.__reg_bus_enable_6;
        let __temp_33392 = if __temp_33391 { __temp_33389 } else { __temp_33387 };
        let __temp_33393 = __temp_33392 >> 0x2u32;
        let __temp_33394 = __temp_33393 & 0xfffffffu32;
        let __temp_33395 = __temp_33394 & 0xffffffu32;
        let __temp_33396 = __temp_33395 >> 0x14u32;
        let __temp_33397 = __temp_33396 & 0xfu32;
        let __temp_33398 = __temp_33397 == 0x4u32;
        let __temp_33399 = self.__reg_count_12 >> 0x5u32;
        let __temp_33400 = __temp_33399 & 0x1u32;
        let __temp_33401 = __temp_33400 != 0x0u32;
        let __temp_33402 = !__temp_33401;
        let __temp_33403 = !false;
        let __temp_33404 = __temp_33403 & __temp_33402;
        let __temp_33405 = self.__reg_state_7 == 0x3u32;
        let __temp_33406 = __temp_33405 & self.__reg_bus_enable_6;
        let __temp_33407 = __temp_33406 & self.__reg_bus_write_5;
        let __temp_33408 = __temp_33407 | __temp_33404;
        let __temp_33409 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33410 = __temp_33409 & 0x3fffffffu32;
        let __temp_33411 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33412 = __temp_33411 & 0x3fffffffu32;
        let __temp_33413 = self.__reg_state_7 == 0x3u32;
        let __temp_33414 = __temp_33413 & self.__reg_bus_enable_6;
        let __temp_33415 = if __temp_33414 { __temp_33412 } else { __temp_33410 };
        let __temp_33416 = __temp_33415 >> 0x2u32;
        let __temp_33417 = __temp_33416 & 0xfffffffu32;
        let __temp_33418 = __temp_33417 >> 0x18u32;
        let __temp_33419 = __temp_33418 & 0xfu32;
        let __temp_33420 = __temp_33419 == 0x0u32;
        let __temp_33421 = self.__reg_count_15 >> 0x5u32;
        let __temp_33422 = __temp_33421 & 0x1u32;
        let __temp_33423 = __temp_33422 != 0x0u32;
        let __temp_33424 = !__temp_33423;
        let __temp_33425 = !false;
        let __temp_33426 = __temp_33425 & __temp_33424;
        let __temp_33427 = self.__reg_state_7 == 0x3u32;
        let __temp_33428 = __temp_33427 & self.__reg_bus_enable_6;
        let __temp_33429 = __temp_33428 & self.__reg_bus_write_5;
        let __temp_33430 = __temp_33429 | __temp_33426;
        let __temp_33431 = self.__reg_state_7 == 0x3u32;
        let __temp_33432 = __temp_33431 & self.__reg_bus_enable_6;
        let __temp_33433 = self.__reg_state_7 == 0x0u32;
        let __temp_33434 = __temp_33433 | __temp_33432;
        let __temp_33435 = __temp_33434 & __temp_33430;
        let __temp_33436 = __temp_33435 & __temp_33420;
        let __temp_33437 = __temp_33436 & __temp_33408;
        let __temp_33438 = __temp_33437 & __temp_33398;
        let __temp_33439 = __temp_33438 & __temp_33385;
        let __temp_33440 = __temp_33439 & __temp_33382;
        let __temp_33441 = if __temp_33440 { self.__reg_b_min_328 } else { __temp_33369 };
        self.__reg_b_row_327_next = __temp_33441;
        let __temp_33442 = self.__reg_state_7 == 0x3u32;
        let __temp_33443 = __temp_33442 & self.__reg_bus_enable_6;
        let __temp_33444 = __temp_33443 & self.__reg_bus_write_5;
        let __temp_33445 = !__temp_33444;
        let __temp_33446 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33447 = __temp_33446 & 0x3fffffffu32;
        let __temp_33448 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33449 = __temp_33448 & 0x3fffffffu32;
        let __temp_33450 = self.__reg_state_7 == 0x3u32;
        let __temp_33451 = __temp_33450 & self.__reg_bus_enable_6;
        let __temp_33452 = if __temp_33451 { __temp_33449 } else { __temp_33447 };
        let __temp_33453 = __temp_33452 >> 0x2u32;
        let __temp_33454 = __temp_33453 & 0xfffffffu32;
        let __temp_33455 = __temp_33454 & 0xffffffu32;
        let __temp_33456 = __temp_33455 >> 0x14u32;
        let __temp_33457 = __temp_33456 & 0xfu32;
        let __temp_33458 = __temp_33457 == 0x0u32;
        let __temp_33459 = self.__reg_count_12 >> 0x5u32;
        let __temp_33460 = __temp_33459 & 0x1u32;
        let __temp_33461 = __temp_33460 != 0x0u32;
        let __temp_33462 = !__temp_33461;
        let __temp_33463 = !false;
        let __temp_33464 = __temp_33463 & __temp_33462;
        let __temp_33465 = self.__reg_state_7 == 0x3u32;
        let __temp_33466 = __temp_33465 & self.__reg_bus_enable_6;
        let __temp_33467 = __temp_33466 & self.__reg_bus_write_5;
        let __temp_33468 = __temp_33467 | __temp_33464;
        let __temp_33469 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33470 = __temp_33469 & 0x3fffffffu32;
        let __temp_33471 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33472 = __temp_33471 & 0x3fffffffu32;
        let __temp_33473 = self.__reg_state_7 == 0x3u32;
        let __temp_33474 = __temp_33473 & self.__reg_bus_enable_6;
        let __temp_33475 = if __temp_33474 { __temp_33472 } else { __temp_33470 };
        let __temp_33476 = __temp_33475 >> 0x2u32;
        let __temp_33477 = __temp_33476 & 0xfffffffu32;
        let __temp_33478 = __temp_33477 >> 0x18u32;
        let __temp_33479 = __temp_33478 & 0xfu32;
        let __temp_33480 = __temp_33479 == 0x0u32;
        let __temp_33481 = self.__reg_count_15 >> 0x5u32;
        let __temp_33482 = __temp_33481 & 0x1u32;
        let __temp_33483 = __temp_33482 != 0x0u32;
        let __temp_33484 = !__temp_33483;
        let __temp_33485 = !false;
        let __temp_33486 = __temp_33485 & __temp_33484;
        let __temp_33487 = self.__reg_state_7 == 0x3u32;
        let __temp_33488 = __temp_33487 & self.__reg_bus_enable_6;
        let __temp_33489 = __temp_33488 & self.__reg_bus_write_5;
        let __temp_33490 = __temp_33489 | __temp_33486;
        let __temp_33491 = self.__reg_state_7 == 0x3u32;
        let __temp_33492 = __temp_33491 & self.__reg_bus_enable_6;
        let __temp_33493 = self.__reg_state_7 == 0x0u32;
        let __temp_33494 = __temp_33493 | __temp_33492;
        let __temp_33495 = __temp_33494 & __temp_33490;
        let __temp_33496 = __temp_33495 & __temp_33480;
        let __temp_33497 = __temp_33496 & __temp_33468;
        let __temp_33498 = __temp_33497 & __temp_33458;
        let __temp_33499 = __temp_33498 & __temp_33445;
        self.__reg_boot_rom_bus_read_data_valid_37_next = __temp_33499;
        let __temp_33500 = self.__reg_bus_write_data_1 as u128;
        let __temp_33501 = __temp_33500 << 0x60u32;
        let __temp_33502 = __temp_33501 | 0x0u128;
        let __temp_33503 = 0x0u32 as u64;
        let __temp_33504 = self.__reg_bus_write_data_1 as u64;
        let __temp_33505 = __temp_33503 << 0x20u32;
        let __temp_33506 = __temp_33505 | __temp_33504;
        let __temp_33507 = __temp_33506 as u128;
        let __temp_33508 = 0x0u64 as u128;
        let __temp_33509 = __temp_33507 << 0x40u32;
        let __temp_33510 = __temp_33509 | __temp_33508;
        let __temp_33511 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33512 = __temp_33511 & 0x3fffffffu32;
        let __temp_33513 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33514 = __temp_33513 & 0x3fffffffu32;
        let __temp_33515 = self.__reg_state_7 == 0x3u32;
        let __temp_33516 = __temp_33515 & self.__reg_bus_enable_6;
        let __temp_33517 = if __temp_33516 { __temp_33514 } else { __temp_33512 };
        let __temp_33518 = __temp_33517 & 0x3u32;
        let __temp_33519 = __temp_33518 == 0x2u32;
        let __temp_33520 = if __temp_33519 { __temp_33510 } else { __temp_33502 };
        let __temp_33521 = 0x0u64 as u128;
        let __temp_33522 = self.__reg_bus_write_data_1 as u128;
        let __temp_33523 = __temp_33521 << 0x20u32;
        let __temp_33524 = __temp_33523 | __temp_33522;
        let __temp_33525 = 0x0u32 as u128;
        let __temp_33526 = __temp_33524 << 0x20u32;
        let __temp_33527 = __temp_33526 | __temp_33525;
        let __temp_33528 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33529 = __temp_33528 & 0x3fffffffu32;
        let __temp_33530 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33531 = __temp_33530 & 0x3fffffffu32;
        let __temp_33532 = self.__reg_state_7 == 0x3u32;
        let __temp_33533 = __temp_33532 & self.__reg_bus_enable_6;
        let __temp_33534 = if __temp_33533 { __temp_33531 } else { __temp_33529 };
        let __temp_33535 = __temp_33534 & 0x3u32;
        let __temp_33536 = __temp_33535 == 0x1u32;
        let __temp_33537 = if __temp_33536 { __temp_33527 } else { __temp_33520 };
        let __temp_33538 = self.__reg_bus_write_data_1 as u128;
        let __temp_33539 = 0x0u128 << 0x20u32;
        let __temp_33540 = __temp_33539 | __temp_33538;
        let __temp_33541 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33542 = __temp_33541 & 0x3fffffffu32;
        let __temp_33543 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33544 = __temp_33543 & 0x3fffffffu32;
        let __temp_33545 = self.__reg_state_7 == 0x3u32;
        let __temp_33546 = __temp_33545 & self.__reg_bus_enable_6;
        let __temp_33547 = if __temp_33546 { __temp_33544 } else { __temp_33542 };
        let __temp_33548 = __temp_33547 & 0x3u32;
        let __temp_33549 = __temp_33548 == 0x0u32;
        let __temp_33550 = if __temp_33549 { __temp_33540 } else { __temp_33537 };
        let __temp_33551 = __temp_33550 as u32;
        let __temp_33552 = __temp_33551 & 0xffffffu32;
        let __temp_33553 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33554 = __temp_33553 & 0x3fffffffu32;
        let __temp_33555 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33556 = __temp_33555 & 0x3fffffffu32;
        let __temp_33557 = self.__reg_state_7 == 0x3u32;
        let __temp_33558 = __temp_33557 & self.__reg_bus_enable_6;
        let __temp_33559 = if __temp_33558 { __temp_33556 } else { __temp_33554 };
        let __temp_33560 = __temp_33559 >> 0x2u32;
        let __temp_33561 = __temp_33560 & 0xfffffffu32;
        let __temp_33562 = __temp_33561 & 0xffffffu32;
        let __temp_33563 = __temp_33562 & 0xfffffu32;
        let __temp_33564 = __temp_33563 & 0x3fu32;
        let __temp_33565 = __temp_33564 == 0x12u32;
        let __temp_33566 = self.__reg_state_7 == 0x3u32;
        let __temp_33567 = __temp_33566 & self.__reg_bus_enable_6;
        let __temp_33568 = __temp_33567 & self.__reg_bus_write_5;
        let __temp_33569 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33570 = __temp_33569 & 0x3fffffffu32;
        let __temp_33571 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33572 = __temp_33571 & 0x3fffffffu32;
        let __temp_33573 = self.__reg_state_7 == 0x3u32;
        let __temp_33574 = __temp_33573 & self.__reg_bus_enable_6;
        let __temp_33575 = if __temp_33574 { __temp_33572 } else { __temp_33570 };
        let __temp_33576 = __temp_33575 >> 0x2u32;
        let __temp_33577 = __temp_33576 & 0xfffffffu32;
        let __temp_33578 = __temp_33577 & 0xffffffu32;
        let __temp_33579 = __temp_33578 >> 0x14u32;
        let __temp_33580 = __temp_33579 & 0xfu32;
        let __temp_33581 = __temp_33580 == 0x4u32;
        let __temp_33582 = self.__reg_count_12 >> 0x5u32;
        let __temp_33583 = __temp_33582 & 0x1u32;
        let __temp_33584 = __temp_33583 != 0x0u32;
        let __temp_33585 = !__temp_33584;
        let __temp_33586 = !false;
        let __temp_33587 = __temp_33586 & __temp_33585;
        let __temp_33588 = self.__reg_state_7 == 0x3u32;
        let __temp_33589 = __temp_33588 & self.__reg_bus_enable_6;
        let __temp_33590 = __temp_33589 & self.__reg_bus_write_5;
        let __temp_33591 = __temp_33590 | __temp_33587;
        let __temp_33592 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33593 = __temp_33592 & 0x3fffffffu32;
        let __temp_33594 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33595 = __temp_33594 & 0x3fffffffu32;
        let __temp_33596 = self.__reg_state_7 == 0x3u32;
        let __temp_33597 = __temp_33596 & self.__reg_bus_enable_6;
        let __temp_33598 = if __temp_33597 { __temp_33595 } else { __temp_33593 };
        let __temp_33599 = __temp_33598 >> 0x2u32;
        let __temp_33600 = __temp_33599 & 0xfffffffu32;
        let __temp_33601 = __temp_33600 >> 0x18u32;
        let __temp_33602 = __temp_33601 & 0xfu32;
        let __temp_33603 = __temp_33602 == 0x0u32;
        let __temp_33604 = self.__reg_count_15 >> 0x5u32;
        let __temp_33605 = __temp_33604 & 0x1u32;
        let __temp_33606 = __temp_33605 != 0x0u32;
        let __temp_33607 = !__temp_33606;
        let __temp_33608 = !false;
        let __temp_33609 = __temp_33608 & __temp_33607;
        let __temp_33610 = self.__reg_state_7 == 0x3u32;
        let __temp_33611 = __temp_33610 & self.__reg_bus_enable_6;
        let __temp_33612 = __temp_33611 & self.__reg_bus_write_5;
        let __temp_33613 = __temp_33612 | __temp_33609;
        let __temp_33614 = self.__reg_state_7 == 0x3u32;
        let __temp_33615 = __temp_33614 & self.__reg_bus_enable_6;
        let __temp_33616 = self.__reg_state_7 == 0x0u32;
        let __temp_33617 = __temp_33616 | __temp_33615;
        let __temp_33618 = __temp_33617 & __temp_33613;
        let __temp_33619 = __temp_33618 & __temp_33603;
        let __temp_33620 = __temp_33619 & __temp_33591;
        let __temp_33621 = __temp_33620 & __temp_33581;
        let __temp_33622 = __temp_33621 & __temp_33568;
        let __temp_33623 = __temp_33622 & __temp_33565;
        let __temp_33624 = if __temp_33623 { __temp_33552 } else { self.__reg_g_dy_353 };
        self.__reg_g_dy_353_next = __temp_33624;
        self.__reg_stage_18_r_358_next = self.__reg_stage_17_r_359;
        self.__reg_stage_16_r_360_next = self.__reg_stage_15_r_361;
        let __temp_33625 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_33626 = __temp_33625 & 0x1fu32;
        let __temp_33627 = __temp_33626 == 0x0u32;
        let __temp_33628 = self.__reg_instruction_2 >> 0x2u32;
        let __temp_33629 = __temp_33628 & 0x1fu32;
        let __temp_33630 = __temp_33629 == 0x8u32;
        let __temp_33631 = if __temp_33630 { true } else { __temp_33627 };
        self.__reg_bus_enable_6_next = __temp_33631;
        self.__reg_stage_7_valid_154_next = self.__reg_stage_6_valid_155;
        self.__reg_stage_7_b_315_next = self.__reg_stage_6_b_316;
        let __temp_33632 = self.__reg_mem_read_addr_423.wrapping_add(0x1u32);
        let __temp_33633 = __temp_33632 & 0xffu32;
        let __temp_33634 = if __temp_16725 { __temp_33633 } else { self.__reg_mem_read_addr_423 };
        self.__reg_mem_read_addr_423_next = __temp_33634;
        self.__reg_stage_9_valid_152_next = self.__reg_stage_8_valid_153;
        self.__reg_refinement_stage_3_buffer_1_prev_q_194_next = self.__reg_refinement_stage_3_buffer_0_prev_q_195;
        let __temp_33635 = self.__reg_bus_write_data_1 as u128;
        let __temp_33636 = __temp_33635 << 0x60u32;
        let __temp_33637 = __temp_33636 | 0x0u128;
        let __temp_33638 = 0x0u32 as u64;
        let __temp_33639 = self.__reg_bus_write_data_1 as u64;
        let __temp_33640 = __temp_33638 << 0x20u32;
        let __temp_33641 = __temp_33640 | __temp_33639;
        let __temp_33642 = __temp_33641 as u128;
        let __temp_33643 = 0x0u64 as u128;
        let __temp_33644 = __temp_33642 << 0x40u32;
        let __temp_33645 = __temp_33644 | __temp_33643;
        let __temp_33646 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33647 = __temp_33646 & 0x3fffffffu32;
        let __temp_33648 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33649 = __temp_33648 & 0x3fffffffu32;
        let __temp_33650 = self.__reg_state_7 == 0x3u32;
        let __temp_33651 = __temp_33650 & self.__reg_bus_enable_6;
        let __temp_33652 = if __temp_33651 { __temp_33649 } else { __temp_33647 };
        let __temp_33653 = __temp_33652 & 0x3u32;
        let __temp_33654 = __temp_33653 == 0x2u32;
        let __temp_33655 = if __temp_33654 { __temp_33645 } else { __temp_33637 };
        let __temp_33656 = 0x0u64 as u128;
        let __temp_33657 = self.__reg_bus_write_data_1 as u128;
        let __temp_33658 = __temp_33656 << 0x20u32;
        let __temp_33659 = __temp_33658 | __temp_33657;
        let __temp_33660 = 0x0u32 as u128;
        let __temp_33661 = __temp_33659 << 0x20u32;
        let __temp_33662 = __temp_33661 | __temp_33660;
        let __temp_33663 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33664 = __temp_33663 & 0x3fffffffu32;
        let __temp_33665 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33666 = __temp_33665 & 0x3fffffffu32;
        let __temp_33667 = self.__reg_state_7 == 0x3u32;
        let __temp_33668 = __temp_33667 & self.__reg_bus_enable_6;
        let __temp_33669 = if __temp_33668 { __temp_33666 } else { __temp_33664 };
        let __temp_33670 = __temp_33669 & 0x3u32;
        let __temp_33671 = __temp_33670 == 0x1u32;
        let __temp_33672 = if __temp_33671 { __temp_33662 } else { __temp_33655 };
        let __temp_33673 = self.__reg_bus_write_data_1 as u128;
        let __temp_33674 = 0x0u128 << 0x20u32;
        let __temp_33675 = __temp_33674 | __temp_33673;
        let __temp_33676 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33677 = __temp_33676 & 0x3fffffffu32;
        let __temp_33678 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33679 = __temp_33678 & 0x3fffffffu32;
        let __temp_33680 = self.__reg_state_7 == 0x3u32;
        let __temp_33681 = __temp_33680 & self.__reg_bus_enable_6;
        let __temp_33682 = if __temp_33681 { __temp_33679 } else { __temp_33677 };
        let __temp_33683 = __temp_33682 & 0x3u32;
        let __temp_33684 = __temp_33683 == 0x0u32;
        let __temp_33685 = if __temp_33684 { __temp_33675 } else { __temp_33672 };
        let __temp_33686 = __temp_33685 as u32;
        let __temp_33687 = __temp_33686 & 0xffu32;
        let __temp_33688 = self.__reg_state_7 == 0x3u32;
        let __temp_33689 = __temp_33688 & self.__reg_bus_enable_6;
        let __temp_33690 = __temp_33689 & self.__reg_bus_write_5;
        let __temp_33691 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33692 = __temp_33691 & 0x3fffffffu32;
        let __temp_33693 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33694 = __temp_33693 & 0x3fffffffu32;
        let __temp_33695 = self.__reg_state_7 == 0x3u32;
        let __temp_33696 = __temp_33695 & self.__reg_bus_enable_6;
        let __temp_33697 = if __temp_33696 { __temp_33694 } else { __temp_33692 };
        let __temp_33698 = __temp_33697 >> 0x2u32;
        let __temp_33699 = __temp_33698 & 0xfffffffu32;
        let __temp_33700 = __temp_33699 & 0xffffffu32;
        let __temp_33701 = __temp_33700 >> 0x14u32;
        let __temp_33702 = __temp_33701 & 0xfu32;
        let __temp_33703 = __temp_33702 == 0x2u32;
        let __temp_33704 = self.__reg_count_12 >> 0x5u32;
        let __temp_33705 = __temp_33704 & 0x1u32;
        let __temp_33706 = __temp_33705 != 0x0u32;
        let __temp_33707 = !__temp_33706;
        let __temp_33708 = !false;
        let __temp_33709 = __temp_33708 & __temp_33707;
        let __temp_33710 = self.__reg_state_7 == 0x3u32;
        let __temp_33711 = __temp_33710 & self.__reg_bus_enable_6;
        let __temp_33712 = __temp_33711 & self.__reg_bus_write_5;
        let __temp_33713 = __temp_33712 | __temp_33709;
        let __temp_33714 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33715 = __temp_33714 & 0x3fffffffu32;
        let __temp_33716 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33717 = __temp_33716 & 0x3fffffffu32;
        let __temp_33718 = self.__reg_state_7 == 0x3u32;
        let __temp_33719 = __temp_33718 & self.__reg_bus_enable_6;
        let __temp_33720 = if __temp_33719 { __temp_33717 } else { __temp_33715 };
        let __temp_33721 = __temp_33720 >> 0x2u32;
        let __temp_33722 = __temp_33721 & 0xfffffffu32;
        let __temp_33723 = __temp_33722 >> 0x18u32;
        let __temp_33724 = __temp_33723 & 0xfu32;
        let __temp_33725 = __temp_33724 == 0x0u32;
        let __temp_33726 = self.__reg_count_15 >> 0x5u32;
        let __temp_33727 = __temp_33726 & 0x1u32;
        let __temp_33728 = __temp_33727 != 0x0u32;
        let __temp_33729 = !__temp_33728;
        let __temp_33730 = !false;
        let __temp_33731 = __temp_33730 & __temp_33729;
        let __temp_33732 = self.__reg_state_7 == 0x3u32;
        let __temp_33733 = __temp_33732 & self.__reg_bus_enable_6;
        let __temp_33734 = __temp_33733 & self.__reg_bus_write_5;
        let __temp_33735 = __temp_33734 | __temp_33731;
        let __temp_33736 = self.__reg_state_7 == 0x3u32;
        let __temp_33737 = __temp_33736 & self.__reg_bus_enable_6;
        let __temp_33738 = self.__reg_state_7 == 0x0u32;
        let __temp_33739 = __temp_33738 | __temp_33737;
        let __temp_33740 = __temp_33739 & __temp_33735;
        let __temp_33741 = __temp_33740 & __temp_33725;
        let __temp_33742 = __temp_33741 & __temp_33713;
        let __temp_33743 = __temp_33742 & __temp_33703;
        let __temp_33744 = __temp_33743 & __temp_33690;
        let __temp_33745 = if __temp_33744 { __temp_33687 } else { self.__reg_leds_0 };
        self.__reg_leds_0_next = __temp_33745;
        self.__reg_stage_20_valid_141_next = self.__reg_stage_19_valid_142;
        self.__reg_stage_7_last_401_next = self.__reg_stage_6_last_402;
        self.__reg_stage_2_tile_addr_64_next = self.__reg_stage_1_tile_addr_65;
        self.__reg_stage_17_valid_144_next = self.__reg_stage_16_valid_145;
        self.__reg_stage_2_g_347_next = self.__reg_stage_1_g_348;
        let __temp_33746 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33747 = __temp_33746 & 0x3fffffffu32;
        let __temp_33748 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33749 = __temp_33748 & 0x3fffffffu32;
        let __temp_33750 = self.__reg_state_7 == 0x3u32;
        let __temp_33751 = __temp_33750 & self.__reg_bus_enable_6;
        let __temp_33752 = if __temp_33751 { __temp_33749 } else { __temp_33747 };
        let __temp_33753 = __temp_33752 >> 0x2u32;
        let __temp_33754 = __temp_33753 & 0xfffffffu32;
        let __temp_33755 = __temp_33754 & 0xffffffu32;
        let __temp_33756 = __temp_33755 & 0xfffffu32;
        let __temp_33757 = __temp_33756 & 0x3fu32;
        let __temp_33758 = __temp_33757 == 0x0u32;
        let __temp_33759 = self.__reg_state_7 == 0x3u32;
        let __temp_33760 = __temp_33759 & self.__reg_bus_enable_6;
        let __temp_33761 = __temp_33760 & self.__reg_bus_write_5;
        let __temp_33762 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33763 = __temp_33762 & 0x3fffffffu32;
        let __temp_33764 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33765 = __temp_33764 & 0x3fffffffu32;
        let __temp_33766 = self.__reg_state_7 == 0x3u32;
        let __temp_33767 = __temp_33766 & self.__reg_bus_enable_6;
        let __temp_33768 = if __temp_33767 { __temp_33765 } else { __temp_33763 };
        let __temp_33769 = __temp_33768 >> 0x2u32;
        let __temp_33770 = __temp_33769 & 0xfffffffu32;
        let __temp_33771 = __temp_33770 & 0xffffffu32;
        let __temp_33772 = __temp_33771 >> 0x14u32;
        let __temp_33773 = __temp_33772 & 0xfu32;
        let __temp_33774 = __temp_33773 == 0x4u32;
        let __temp_33775 = self.__reg_count_12 >> 0x5u32;
        let __temp_33776 = __temp_33775 & 0x1u32;
        let __temp_33777 = __temp_33776 != 0x0u32;
        let __temp_33778 = !__temp_33777;
        let __temp_33779 = !false;
        let __temp_33780 = __temp_33779 & __temp_33778;
        let __temp_33781 = self.__reg_state_7 == 0x3u32;
        let __temp_33782 = __temp_33781 & self.__reg_bus_enable_6;
        let __temp_33783 = __temp_33782 & self.__reg_bus_write_5;
        let __temp_33784 = __temp_33783 | __temp_33780;
        let __temp_33785 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33786 = __temp_33785 & 0x3fffffffu32;
        let __temp_33787 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33788 = __temp_33787 & 0x3fffffffu32;
        let __temp_33789 = self.__reg_state_7 == 0x3u32;
        let __temp_33790 = __temp_33789 & self.__reg_bus_enable_6;
        let __temp_33791 = if __temp_33790 { __temp_33788 } else { __temp_33786 };
        let __temp_33792 = __temp_33791 >> 0x2u32;
        let __temp_33793 = __temp_33792 & 0xfffffffu32;
        let __temp_33794 = __temp_33793 >> 0x18u32;
        let __temp_33795 = __temp_33794 & 0xfu32;
        let __temp_33796 = __temp_33795 == 0x0u32;
        let __temp_33797 = self.__reg_count_15 >> 0x5u32;
        let __temp_33798 = __temp_33797 & 0x1u32;
        let __temp_33799 = __temp_33798 != 0x0u32;
        let __temp_33800 = !__temp_33799;
        let __temp_33801 = !false;
        let __temp_33802 = __temp_33801 & __temp_33800;
        let __temp_33803 = self.__reg_state_7 == 0x3u32;
        let __temp_33804 = __temp_33803 & self.__reg_bus_enable_6;
        let __temp_33805 = __temp_33804 & self.__reg_bus_write_5;
        let __temp_33806 = __temp_33805 | __temp_33802;
        let __temp_33807 = self.__reg_state_7 == 0x3u32;
        let __temp_33808 = __temp_33807 & self.__reg_bus_enable_6;
        let __temp_33809 = self.__reg_state_7 == 0x0u32;
        let __temp_33810 = __temp_33809 | __temp_33808;
        let __temp_33811 = __temp_33810 & __temp_33806;
        let __temp_33812 = __temp_33811 & __temp_33796;
        let __temp_33813 = __temp_33812 & __temp_33784;
        let __temp_33814 = __temp_33813 & __temp_33774;
        let __temp_33815 = __temp_33814 & __temp_33761;
        let __temp_33816 = __temp_33815 & __temp_33758;
        let __temp_33817 = if __temp_33816 { self.__reg_r_dy_380 } else { self.__reg_r_dy_mirror_379 };
        self.__reg_r_dy_mirror_379_next = __temp_33817;
        let __temp_33818 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33819 = __temp_33818 & 0x3fffffffu32;
        let __temp_33820 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33821 = __temp_33820 & 0x3fffffffu32;
        let __temp_33822 = self.__reg_state_7 == 0x3u32;
        let __temp_33823 = __temp_33822 & self.__reg_bus_enable_6;
        let __temp_33824 = if __temp_33823 { __temp_33821 } else { __temp_33819 };
        let __temp_33825 = __temp_33824 >> 0x2u32;
        let __temp_33826 = __temp_33825 & 0xfffffffu32;
        let __temp_33827 = __temp_33826 & 0xffffffu32;
        let __temp_33828 = __temp_33827 & 0xfffffu32;
        let __temp_33829 = __temp_33828 & 0x3fu32;
        let __temp_33830 = __temp_33829 == 0x0u32;
        let __temp_33831 = self.__reg_state_7 == 0x3u32;
        let __temp_33832 = __temp_33831 & self.__reg_bus_enable_6;
        let __temp_33833 = __temp_33832 & self.__reg_bus_write_5;
        let __temp_33834 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33835 = __temp_33834 & 0x3fffffffu32;
        let __temp_33836 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33837 = __temp_33836 & 0x3fffffffu32;
        let __temp_33838 = self.__reg_state_7 == 0x3u32;
        let __temp_33839 = __temp_33838 & self.__reg_bus_enable_6;
        let __temp_33840 = if __temp_33839 { __temp_33837 } else { __temp_33835 };
        let __temp_33841 = __temp_33840 >> 0x2u32;
        let __temp_33842 = __temp_33841 & 0xfffffffu32;
        let __temp_33843 = __temp_33842 & 0xffffffu32;
        let __temp_33844 = __temp_33843 >> 0x14u32;
        let __temp_33845 = __temp_33844 & 0xfu32;
        let __temp_33846 = __temp_33845 == 0x4u32;
        let __temp_33847 = self.__reg_count_12 >> 0x5u32;
        let __temp_33848 = __temp_33847 & 0x1u32;
        let __temp_33849 = __temp_33848 != 0x0u32;
        let __temp_33850 = !__temp_33849;
        let __temp_33851 = !false;
        let __temp_33852 = __temp_33851 & __temp_33850;
        let __temp_33853 = self.__reg_state_7 == 0x3u32;
        let __temp_33854 = __temp_33853 & self.__reg_bus_enable_6;
        let __temp_33855 = __temp_33854 & self.__reg_bus_write_5;
        let __temp_33856 = __temp_33855 | __temp_33852;
        let __temp_33857 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33858 = __temp_33857 & 0x3fffffffu32;
        let __temp_33859 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33860 = __temp_33859 & 0x3fffffffu32;
        let __temp_33861 = self.__reg_state_7 == 0x3u32;
        let __temp_33862 = __temp_33861 & self.__reg_bus_enable_6;
        let __temp_33863 = if __temp_33862 { __temp_33860 } else { __temp_33858 };
        let __temp_33864 = __temp_33863 >> 0x2u32;
        let __temp_33865 = __temp_33864 & 0xfffffffu32;
        let __temp_33866 = __temp_33865 >> 0x18u32;
        let __temp_33867 = __temp_33866 & 0xfu32;
        let __temp_33868 = __temp_33867 == 0x0u32;
        let __temp_33869 = self.__reg_count_15 >> 0x5u32;
        let __temp_33870 = __temp_33869 & 0x1u32;
        let __temp_33871 = __temp_33870 != 0x0u32;
        let __temp_33872 = !__temp_33871;
        let __temp_33873 = !false;
        let __temp_33874 = __temp_33873 & __temp_33872;
        let __temp_33875 = self.__reg_state_7 == 0x3u32;
        let __temp_33876 = __temp_33875 & self.__reg_bus_enable_6;
        let __temp_33877 = __temp_33876 & self.__reg_bus_write_5;
        let __temp_33878 = __temp_33877 | __temp_33874;
        let __temp_33879 = self.__reg_state_7 == 0x3u32;
        let __temp_33880 = __temp_33879 & self.__reg_bus_enable_6;
        let __temp_33881 = self.__reg_state_7 == 0x0u32;
        let __temp_33882 = __temp_33881 | __temp_33880;
        let __temp_33883 = __temp_33882 & __temp_33878;
        let __temp_33884 = __temp_33883 & __temp_33868;
        let __temp_33885 = __temp_33884 & __temp_33856;
        let __temp_33886 = __temp_33885 & __temp_33846;
        let __temp_33887 = __temp_33886 & __temp_33833;
        let __temp_33888 = __temp_33887 & __temp_33830;
        let __temp_33889 = if __temp_33888 { self.__reg_b_dx_324 } else { self.__reg_b_dx_mirror_323 };
        self.__reg_b_dx_mirror_323_next = __temp_33889;
        self.__reg_stage_8_last_400_next = self.__reg_stage_7_last_401;
        self.__reg_stage_20_r_356_next = self.__reg_stage_19_r_357;
        self.__reg_stage_19_last_389_next = self.__reg_stage_18_last_390;
        let __temp_33890 = self.__reg_refinement_stage_0_e_208 as u64;
        let __temp_33891 = self.__reg_refinement_stage_0_e_208 as u64;
        let __temp_33892 = __temp_33890 * __temp_33891;
        let __temp_33893 = __temp_33892 >> 0x20u32;
        let __temp_33894 = __temp_33893 as u32;
        self.__reg_refinement_stage_0_buffer_0_e_213_next = __temp_33894;
        self.__reg_stage_10_tile_addr_56_next = self.__reg_stage_9_tile_addr_57;
        let __temp_33895 = self.__reg_state_7 == 0x3u32;
        let __temp_33896 = __temp_33895 & self.__reg_bus_enable_6;
        let __temp_33897 = __temp_33896 & self.__reg_bus_write_5;
        let __temp_33898 = !__temp_33897;
        let __temp_33899 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33900 = __temp_33899 & 0x3fffffffu32;
        let __temp_33901 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33902 = __temp_33901 & 0x3fffffffu32;
        let __temp_33903 = self.__reg_state_7 == 0x3u32;
        let __temp_33904 = __temp_33903 & self.__reg_bus_enable_6;
        let __temp_33905 = if __temp_33904 { __temp_33902 } else { __temp_33900 };
        let __temp_33906 = __temp_33905 >> 0x2u32;
        let __temp_33907 = __temp_33906 & 0xfffffffu32;
        let __temp_33908 = __temp_33907 & 0xffffffu32;
        let __temp_33909 = __temp_33908 >> 0x14u32;
        let __temp_33910 = __temp_33909 & 0xfu32;
        let __temp_33911 = __temp_33910 == 0x6u32;
        let __temp_33912 = self.__reg_count_12 >> 0x5u32;
        let __temp_33913 = __temp_33912 & 0x1u32;
        let __temp_33914 = __temp_33913 != 0x0u32;
        let __temp_33915 = !__temp_33914;
        let __temp_33916 = !false;
        let __temp_33917 = __temp_33916 & __temp_33915;
        let __temp_33918 = self.__reg_state_7 == 0x3u32;
        let __temp_33919 = __temp_33918 & self.__reg_bus_enable_6;
        let __temp_33920 = __temp_33919 & self.__reg_bus_write_5;
        let __temp_33921 = __temp_33920 | __temp_33917;
        let __temp_33922 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33923 = __temp_33922 & 0x3fffffffu32;
        let __temp_33924 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_33925 = __temp_33924 & 0x3fffffffu32;
        let __temp_33926 = self.__reg_state_7 == 0x3u32;
        let __temp_33927 = __temp_33926 & self.__reg_bus_enable_6;
        let __temp_33928 = if __temp_33927 { __temp_33925 } else { __temp_33923 };
        let __temp_33929 = __temp_33928 >> 0x2u32;
        let __temp_33930 = __temp_33929 & 0xfffffffu32;
        let __temp_33931 = __temp_33930 >> 0x18u32;
        let __temp_33932 = __temp_33931 & 0xfu32;
        let __temp_33933 = __temp_33932 == 0x0u32;
        let __temp_33934 = self.__reg_count_15 >> 0x5u32;
        let __temp_33935 = __temp_33934 & 0x1u32;
        let __temp_33936 = __temp_33935 != 0x0u32;
        let __temp_33937 = !__temp_33936;
        let __temp_33938 = !false;
        let __temp_33939 = __temp_33938 & __temp_33937;
        let __temp_33940 = self.__reg_state_7 == 0x3u32;
        let __temp_33941 = __temp_33940 & self.__reg_bus_enable_6;
        let __temp_33942 = __temp_33941 & self.__reg_bus_write_5;
        let __temp_33943 = __temp_33942 | __temp_33939;
        let __temp_33944 = self.__reg_state_7 == 0x3u32;
        let __temp_33945 = __temp_33944 & self.__reg_bus_enable_6;
        let __temp_33946 = self.__reg_state_7 == 0x0u32;
        let __temp_33947 = __temp_33946 | __temp_33945;
        let __temp_33948 = __temp_33947 & __temp_33943;
        let __temp_33949 = __temp_33948 & __temp_33933;
        let __temp_33950 = __temp_33949 & __temp_33921;
        let __temp_33951 = __temp_33950 & __temp_33911;
        let __temp_33952 = __temp_33951 & __temp_33898;
        self.__reg_depth_buffer_bus_read_data_valid_24_next = __temp_33952;
        self.__reg_stage_17_tile_addr_49_next = self.__reg_stage_16_tile_addr_50;
        let __temp_33953 = self.__reg_mem_write_addr_38.wrapping_add(0x1u32);
        let __temp_33954 = __temp_33953 & 0x1fu32;
        let __temp_33955 = if __temp_12160 { __temp_33954 } else { self.__reg_mem_write_addr_38 };
        self.__reg_mem_write_addr_38_next = __temp_33955;
        let __temp_33956 = self.__reg_mem_read_addr_42.wrapping_add(0x1u32);
        let __temp_33957 = __temp_33956 & 0x1fu32;
        let __temp_33958 = if __temp_13346 { __temp_33957 } else { self.__reg_mem_read_addr_42 };
        self.__reg_mem_read_addr_42_next = __temp_33958;
        self.__reg_stage_9_edge_test_110_next = self.__reg_stage_8_edge_test_111;
        self.__reg_stage_12_b_310_next = self.__reg_stage_11_b_311;
        let __temp_33959 = self.__reg_bit_counter_412 == 0x7u32;
        let __temp_33960 = if __temp_33959 { true } else { false };
        let __temp_33961 = self.__reg_wait_counter_413 == 0x3u32;
        let __temp_33962 = if __temp_33961 { __temp_33960 } else { false };
        let __temp_33963 = self.__reg_state_414 == 0x2u32;
        let __temp_33964 = if __temp_33963 { __temp_33962 } else { false };
        let __temp_33965 = self.__reg_state_414 == 0x1u32;
        let __temp_33966 = if __temp_33965 { false } else { __temp_33964 };
        let __temp_33967 = self.__reg_state_414 == 0x0u32;
        let __temp_33968 = if __temp_33967 { false } else { __temp_33966 };
        let __temp_33969 = self.__reg_tick_counter_420 == 0x35u32;
        let __temp_33970 = if __temp_33969 { __temp_33968 } else { false };
        self.__reg_data_valid_411_next = __temp_33970;
        self.__reg_refinement_stage_1_buffer_1_prev_q_200_next = self.__reg_refinement_stage_1_buffer_0_prev_q_201;
        self.__reg_stage_7_r_369_next = self.__reg_stage_6_r_370;
        self.__reg_stage_5_z_86_next = self.__reg_stage_4_z_87;
        let __temp_33971 = self.__reg_count_15.wrapping_add(0x1u32);
        let __temp_33972 = __temp_33971 & 0x3fu32;
        let __temp_33973 = if __temp_16271 { __temp_33972 } else { self.__reg_count_15 };
        let __temp_33974 = self.__reg_count_15.wrapping_add(0x1u32);
        let __temp_33975 = __temp_33974 & 0x3fu32;
        let __temp_33976 = if __temp_16271 { __temp_33975 } else { self.__reg_count_15 };
        let __temp_33977 = __temp_33976.wrapping_sub(0x1u32);
        let __temp_33978 = __temp_33977 & 0x3fu32;
        let __temp_33979 = if __temp_16075 { __temp_33978 } else { __temp_33973 };
        self.__reg_count_15_next = __temp_33979;
        let __temp_33980 = self.__reg_mem_read_addr_433.wrapping_add(0x1u32);
        let __temp_33981 = __temp_33980 & 0x1fu32;
        let __temp_33982 = if __temp_11292 { __temp_33981 } else { self.__reg_mem_read_addr_433 };
        self.__reg_mem_read_addr_433_next = __temp_33982;
        self.__reg_refinement_stage_0_buffer_1_e_212_next = self.__reg_refinement_stage_0_buffer_0_e_213;
        self.__reg_stage_4_valid_157_next = self.__reg_stage_3_valid_158;
        let __temp_33983 = self.__reg_tick_counter_448.wrapping_add(0x1u32);
        let __temp_33984 = self.__reg_tick_counter_448 == 0x35u32;
        let __temp_33985 = if __temp_33984 { 0x0u32 } else { __temp_33983 };
        self.__reg_tick_counter_448_next = __temp_33985;
        let __temp_33986 = self.__reg_bus_write_data_1 as u128;
        let __temp_33987 = __temp_33986 << 0x60u32;
        let __temp_33988 = __temp_33987 | 0x0u128;
        let __temp_33989 = 0x0u32 as u64;
        let __temp_33990 = self.__reg_bus_write_data_1 as u64;
        let __temp_33991 = __temp_33989 << 0x20u32;
        let __temp_33992 = __temp_33991 | __temp_33990;
        let __temp_33993 = __temp_33992 as u128;
        let __temp_33994 = 0x0u64 as u128;
        let __temp_33995 = __temp_33993 << 0x40u32;
        let __temp_33996 = __temp_33995 | __temp_33994;
        let __temp_33997 = self.__reg_pc_13 >> 0x2u32;
        let __temp_33998 = __temp_33997 & 0x3fffffffu32;
        let __temp_33999 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34000 = __temp_33999 & 0x3fffffffu32;
        let __temp_34001 = self.__reg_state_7 == 0x3u32;
        let __temp_34002 = __temp_34001 & self.__reg_bus_enable_6;
        let __temp_34003 = if __temp_34002 { __temp_34000 } else { __temp_33998 };
        let __temp_34004 = __temp_34003 & 0x3u32;
        let __temp_34005 = __temp_34004 == 0x2u32;
        let __temp_34006 = if __temp_34005 { __temp_33996 } else { __temp_33988 };
        let __temp_34007 = 0x0u64 as u128;
        let __temp_34008 = self.__reg_bus_write_data_1 as u128;
        let __temp_34009 = __temp_34007 << 0x20u32;
        let __temp_34010 = __temp_34009 | __temp_34008;
        let __temp_34011 = 0x0u32 as u128;
        let __temp_34012 = __temp_34010 << 0x20u32;
        let __temp_34013 = __temp_34012 | __temp_34011;
        let __temp_34014 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34015 = __temp_34014 & 0x3fffffffu32;
        let __temp_34016 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34017 = __temp_34016 & 0x3fffffffu32;
        let __temp_34018 = self.__reg_state_7 == 0x3u32;
        let __temp_34019 = __temp_34018 & self.__reg_bus_enable_6;
        let __temp_34020 = if __temp_34019 { __temp_34017 } else { __temp_34015 };
        let __temp_34021 = __temp_34020 & 0x3u32;
        let __temp_34022 = __temp_34021 == 0x1u32;
        let __temp_34023 = if __temp_34022 { __temp_34013 } else { __temp_34006 };
        let __temp_34024 = self.__reg_bus_write_data_1 as u128;
        let __temp_34025 = 0x0u128 << 0x20u32;
        let __temp_34026 = __temp_34025 | __temp_34024;
        let __temp_34027 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34028 = __temp_34027 & 0x3fffffffu32;
        let __temp_34029 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34030 = __temp_34029 & 0x3fffffffu32;
        let __temp_34031 = self.__reg_state_7 == 0x3u32;
        let __temp_34032 = __temp_34031 & self.__reg_bus_enable_6;
        let __temp_34033 = if __temp_34032 { __temp_34030 } else { __temp_34028 };
        let __temp_34034 = __temp_34033 & 0x3u32;
        let __temp_34035 = __temp_34034 == 0x0u32;
        let __temp_34036 = if __temp_34035 { __temp_34026 } else { __temp_34023 };
        let __temp_34037 = __temp_34036 as u32;
        let __temp_34038 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34039 = __temp_34038 & 0x3fffffffu32;
        let __temp_34040 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34041 = __temp_34040 & 0x3fffffffu32;
        let __temp_34042 = self.__reg_state_7 == 0x3u32;
        let __temp_34043 = __temp_34042 & self.__reg_bus_enable_6;
        let __temp_34044 = if __temp_34043 { __temp_34041 } else { __temp_34039 };
        let __temp_34045 = __temp_34044 >> 0x2u32;
        let __temp_34046 = __temp_34045 & 0xfffffffu32;
        let __temp_34047 = __temp_34046 & 0xffffffu32;
        let __temp_34048 = __temp_34047 & 0xfffffu32;
        let __temp_34049 = __temp_34048 & 0x3fu32;
        let __temp_34050 = __temp_34049 == 0x19u32;
        let __temp_34051 = self.__reg_state_7 == 0x3u32;
        let __temp_34052 = __temp_34051 & self.__reg_bus_enable_6;
        let __temp_34053 = __temp_34052 & self.__reg_bus_write_5;
        let __temp_34054 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34055 = __temp_34054 & 0x3fffffffu32;
        let __temp_34056 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34057 = __temp_34056 & 0x3fffffffu32;
        let __temp_34058 = self.__reg_state_7 == 0x3u32;
        let __temp_34059 = __temp_34058 & self.__reg_bus_enable_6;
        let __temp_34060 = if __temp_34059 { __temp_34057 } else { __temp_34055 };
        let __temp_34061 = __temp_34060 >> 0x2u32;
        let __temp_34062 = __temp_34061 & 0xfffffffu32;
        let __temp_34063 = __temp_34062 & 0xffffffu32;
        let __temp_34064 = __temp_34063 >> 0x14u32;
        let __temp_34065 = __temp_34064 & 0xfu32;
        let __temp_34066 = __temp_34065 == 0x4u32;
        let __temp_34067 = self.__reg_count_12 >> 0x5u32;
        let __temp_34068 = __temp_34067 & 0x1u32;
        let __temp_34069 = __temp_34068 != 0x0u32;
        let __temp_34070 = !__temp_34069;
        let __temp_34071 = !false;
        let __temp_34072 = __temp_34071 & __temp_34070;
        let __temp_34073 = self.__reg_state_7 == 0x3u32;
        let __temp_34074 = __temp_34073 & self.__reg_bus_enable_6;
        let __temp_34075 = __temp_34074 & self.__reg_bus_write_5;
        let __temp_34076 = __temp_34075 | __temp_34072;
        let __temp_34077 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34078 = __temp_34077 & 0x3fffffffu32;
        let __temp_34079 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34080 = __temp_34079 & 0x3fffffffu32;
        let __temp_34081 = self.__reg_state_7 == 0x3u32;
        let __temp_34082 = __temp_34081 & self.__reg_bus_enable_6;
        let __temp_34083 = if __temp_34082 { __temp_34080 } else { __temp_34078 };
        let __temp_34084 = __temp_34083 >> 0x2u32;
        let __temp_34085 = __temp_34084 & 0xfffffffu32;
        let __temp_34086 = __temp_34085 >> 0x18u32;
        let __temp_34087 = __temp_34086 & 0xfu32;
        let __temp_34088 = __temp_34087 == 0x0u32;
        let __temp_34089 = self.__reg_count_15 >> 0x5u32;
        let __temp_34090 = __temp_34089 & 0x1u32;
        let __temp_34091 = __temp_34090 != 0x0u32;
        let __temp_34092 = !__temp_34091;
        let __temp_34093 = !false;
        let __temp_34094 = __temp_34093 & __temp_34092;
        let __temp_34095 = self.__reg_state_7 == 0x3u32;
        let __temp_34096 = __temp_34095 & self.__reg_bus_enable_6;
        let __temp_34097 = __temp_34096 & self.__reg_bus_write_5;
        let __temp_34098 = __temp_34097 | __temp_34094;
        let __temp_34099 = self.__reg_state_7 == 0x3u32;
        let __temp_34100 = __temp_34099 & self.__reg_bus_enable_6;
        let __temp_34101 = self.__reg_state_7 == 0x0u32;
        let __temp_34102 = __temp_34101 | __temp_34100;
        let __temp_34103 = __temp_34102 & __temp_34098;
        let __temp_34104 = __temp_34103 & __temp_34088;
        let __temp_34105 = __temp_34104 & __temp_34076;
        let __temp_34106 = __temp_34105 & __temp_34066;
        let __temp_34107 = __temp_34106 & __temp_34053;
        let __temp_34108 = __temp_34107 & __temp_34050;
        let __temp_34109 = if __temp_34108 { __temp_34037 } else { self.__reg_w_inverse_min_192 };
        self.__reg_w_inverse_min_192_next = __temp_34109;
        let __temp_34110 = self.__reg_state_7 == 0x3u32;
        let __temp_34111 = __temp_34110 & self.__reg_bus_enable_6;
        let __temp_34112 = __temp_34111 & self.__reg_bus_write_5;
        let __temp_34113 = !__temp_34112;
        let __temp_34114 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34115 = __temp_34114 & 0x3fffffffu32;
        let __temp_34116 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34117 = __temp_34116 & 0x3fffffffu32;
        let __temp_34118 = self.__reg_state_7 == 0x3u32;
        let __temp_34119 = __temp_34118 & self.__reg_bus_enable_6;
        let __temp_34120 = if __temp_34119 { __temp_34117 } else { __temp_34115 };
        let __temp_34121 = __temp_34120 >> 0x2u32;
        let __temp_34122 = __temp_34121 & 0xfffffffu32;
        let __temp_34123 = __temp_34122 & 0xffffffu32;
        let __temp_34124 = __temp_34123 >> 0x14u32;
        let __temp_34125 = __temp_34124 & 0xfu32;
        let __temp_34126 = __temp_34125 == 0x5u32;
        let __temp_34127 = self.__reg_count_12 >> 0x5u32;
        let __temp_34128 = __temp_34127 & 0x1u32;
        let __temp_34129 = __temp_34128 != 0x0u32;
        let __temp_34130 = !__temp_34129;
        let __temp_34131 = !false;
        let __temp_34132 = __temp_34131 & __temp_34130;
        let __temp_34133 = self.__reg_state_7 == 0x3u32;
        let __temp_34134 = __temp_34133 & self.__reg_bus_enable_6;
        let __temp_34135 = __temp_34134 & self.__reg_bus_write_5;
        let __temp_34136 = __temp_34135 | __temp_34132;
        let __temp_34137 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34138 = __temp_34137 & 0x3fffffffu32;
        let __temp_34139 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34140 = __temp_34139 & 0x3fffffffu32;
        let __temp_34141 = self.__reg_state_7 == 0x3u32;
        let __temp_34142 = __temp_34141 & self.__reg_bus_enable_6;
        let __temp_34143 = if __temp_34142 { __temp_34140 } else { __temp_34138 };
        let __temp_34144 = __temp_34143 >> 0x2u32;
        let __temp_34145 = __temp_34144 & 0xfffffffu32;
        let __temp_34146 = __temp_34145 >> 0x18u32;
        let __temp_34147 = __temp_34146 & 0xfu32;
        let __temp_34148 = __temp_34147 == 0x0u32;
        let __temp_34149 = self.__reg_count_15 >> 0x5u32;
        let __temp_34150 = __temp_34149 & 0x1u32;
        let __temp_34151 = __temp_34150 != 0x0u32;
        let __temp_34152 = !__temp_34151;
        let __temp_34153 = !false;
        let __temp_34154 = __temp_34153 & __temp_34152;
        let __temp_34155 = self.__reg_state_7 == 0x3u32;
        let __temp_34156 = __temp_34155 & self.__reg_bus_enable_6;
        let __temp_34157 = __temp_34156 & self.__reg_bus_write_5;
        let __temp_34158 = __temp_34157 | __temp_34154;
        let __temp_34159 = self.__reg_state_7 == 0x3u32;
        let __temp_34160 = __temp_34159 & self.__reg_bus_enable_6;
        let __temp_34161 = self.__reg_state_7 == 0x0u32;
        let __temp_34162 = __temp_34161 | __temp_34160;
        let __temp_34163 = __temp_34162 & __temp_34158;
        let __temp_34164 = __temp_34163 & __temp_34148;
        let __temp_34165 = __temp_34164 & __temp_34136;
        let __temp_34166 = __temp_34165 & __temp_34126;
        let __temp_34167 = __temp_34166 & __temp_34113;
        self.__reg_color_buffer_bus_read_data_valid_27_next = __temp_34167;
        self.__reg_refinement_stage_1_buffer_1_q_209_next = self.__reg_refinement_stage_1_buffer_0_q_210;
        let __temp_34168 = self.__reg_w2_119 >> 0x1fu32;
        let __temp_34169 = __temp_34168 & 0x1u32;
        let __temp_34170 = __temp_34169 != 0x0u32;
        let __temp_34171 = self.__reg_w1_126 >> 0x1fu32;
        let __temp_34172 = __temp_34171 & 0x1u32;
        let __temp_34173 = __temp_34172 != 0x0u32;
        let __temp_34174 = self.__reg_w0_133 >> 0x1fu32;
        let __temp_34175 = __temp_34174 & 0x1u32;
        let __temp_34176 = __temp_34175 != 0x0u32;
        let __temp_34177 = __temp_34176 | __temp_34173;
        let __temp_34178 = __temp_34177 | __temp_34170;
        let __temp_34179 = !__temp_34178;
        self.__reg_stage_1_edge_test_118_next = __temp_34179;
        let __temp_34180 = self.__reg_g_349 >> 0xcu32;
        let __temp_34181 = __temp_34180 & 0x1ffu32;
        self.__reg_stage_1_g_348_next = __temp_34181;
        let __temp_34182 = self.__reg_bus_write_data_1 as u128;
        let __temp_34183 = __temp_34182 << 0x60u32;
        let __temp_34184 = __temp_34183 | 0x0u128;
        let __temp_34185 = 0x0u32 as u64;
        let __temp_34186 = self.__reg_bus_write_data_1 as u64;
        let __temp_34187 = __temp_34185 << 0x20u32;
        let __temp_34188 = __temp_34187 | __temp_34186;
        let __temp_34189 = __temp_34188 as u128;
        let __temp_34190 = 0x0u64 as u128;
        let __temp_34191 = __temp_34189 << 0x40u32;
        let __temp_34192 = __temp_34191 | __temp_34190;
        let __temp_34193 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34194 = __temp_34193 & 0x3fffffffu32;
        let __temp_34195 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34196 = __temp_34195 & 0x3fffffffu32;
        let __temp_34197 = self.__reg_state_7 == 0x3u32;
        let __temp_34198 = __temp_34197 & self.__reg_bus_enable_6;
        let __temp_34199 = if __temp_34198 { __temp_34196 } else { __temp_34194 };
        let __temp_34200 = __temp_34199 & 0x3u32;
        let __temp_34201 = __temp_34200 == 0x2u32;
        let __temp_34202 = if __temp_34201 { __temp_34192 } else { __temp_34184 };
        let __temp_34203 = 0x0u64 as u128;
        let __temp_34204 = self.__reg_bus_write_data_1 as u128;
        let __temp_34205 = __temp_34203 << 0x20u32;
        let __temp_34206 = __temp_34205 | __temp_34204;
        let __temp_34207 = 0x0u32 as u128;
        let __temp_34208 = __temp_34206 << 0x20u32;
        let __temp_34209 = __temp_34208 | __temp_34207;
        let __temp_34210 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34211 = __temp_34210 & 0x3fffffffu32;
        let __temp_34212 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34213 = __temp_34212 & 0x3fffffffu32;
        let __temp_34214 = self.__reg_state_7 == 0x3u32;
        let __temp_34215 = __temp_34214 & self.__reg_bus_enable_6;
        let __temp_34216 = if __temp_34215 { __temp_34213 } else { __temp_34211 };
        let __temp_34217 = __temp_34216 & 0x3u32;
        let __temp_34218 = __temp_34217 == 0x1u32;
        let __temp_34219 = if __temp_34218 { __temp_34209 } else { __temp_34202 };
        let __temp_34220 = self.__reg_bus_write_data_1 as u128;
        let __temp_34221 = 0x0u128 << 0x20u32;
        let __temp_34222 = __temp_34221 | __temp_34220;
        let __temp_34223 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34224 = __temp_34223 & 0x3fffffffu32;
        let __temp_34225 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34226 = __temp_34225 & 0x3fffffffu32;
        let __temp_34227 = self.__reg_state_7 == 0x3u32;
        let __temp_34228 = __temp_34227 & self.__reg_bus_enable_6;
        let __temp_34229 = if __temp_34228 { __temp_34226 } else { __temp_34224 };
        let __temp_34230 = __temp_34229 & 0x3u32;
        let __temp_34231 = __temp_34230 == 0x0u32;
        let __temp_34232 = if __temp_34231 { __temp_34222 } else { __temp_34219 };
        let __temp_34233 = __temp_34232 as u32;
        let __temp_34234 = __temp_34233 & 0xffffffu32;
        let __temp_34235 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34236 = __temp_34235 & 0x3fffffffu32;
        let __temp_34237 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34238 = __temp_34237 & 0x3fffffffu32;
        let __temp_34239 = self.__reg_state_7 == 0x3u32;
        let __temp_34240 = __temp_34239 & self.__reg_bus_enable_6;
        let __temp_34241 = if __temp_34240 { __temp_34238 } else { __temp_34236 };
        let __temp_34242 = __temp_34241 >> 0x2u32;
        let __temp_34243 = __temp_34242 & 0xfffffffu32;
        let __temp_34244 = __temp_34243 & 0xffffffu32;
        let __temp_34245 = __temp_34244 & 0xfffffu32;
        let __temp_34246 = __temp_34245 & 0x3fu32;
        let __temp_34247 = __temp_34246 == 0xdu32;
        let __temp_34248 = self.__reg_state_7 == 0x3u32;
        let __temp_34249 = __temp_34248 & self.__reg_bus_enable_6;
        let __temp_34250 = __temp_34249 & self.__reg_bus_write_5;
        let __temp_34251 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34252 = __temp_34251 & 0x3fffffffu32;
        let __temp_34253 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34254 = __temp_34253 & 0x3fffffffu32;
        let __temp_34255 = self.__reg_state_7 == 0x3u32;
        let __temp_34256 = __temp_34255 & self.__reg_bus_enable_6;
        let __temp_34257 = if __temp_34256 { __temp_34254 } else { __temp_34252 };
        let __temp_34258 = __temp_34257 >> 0x2u32;
        let __temp_34259 = __temp_34258 & 0xfffffffu32;
        let __temp_34260 = __temp_34259 & 0xffffffu32;
        let __temp_34261 = __temp_34260 >> 0x14u32;
        let __temp_34262 = __temp_34261 & 0xfu32;
        let __temp_34263 = __temp_34262 == 0x4u32;
        let __temp_34264 = self.__reg_count_12 >> 0x5u32;
        let __temp_34265 = __temp_34264 & 0x1u32;
        let __temp_34266 = __temp_34265 != 0x0u32;
        let __temp_34267 = !__temp_34266;
        let __temp_34268 = !false;
        let __temp_34269 = __temp_34268 & __temp_34267;
        let __temp_34270 = self.__reg_state_7 == 0x3u32;
        let __temp_34271 = __temp_34270 & self.__reg_bus_enable_6;
        let __temp_34272 = __temp_34271 & self.__reg_bus_write_5;
        let __temp_34273 = __temp_34272 | __temp_34269;
        let __temp_34274 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34275 = __temp_34274 & 0x3fffffffu32;
        let __temp_34276 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34277 = __temp_34276 & 0x3fffffffu32;
        let __temp_34278 = self.__reg_state_7 == 0x3u32;
        let __temp_34279 = __temp_34278 & self.__reg_bus_enable_6;
        let __temp_34280 = if __temp_34279 { __temp_34277 } else { __temp_34275 };
        let __temp_34281 = __temp_34280 >> 0x2u32;
        let __temp_34282 = __temp_34281 & 0xfffffffu32;
        let __temp_34283 = __temp_34282 >> 0x18u32;
        let __temp_34284 = __temp_34283 & 0xfu32;
        let __temp_34285 = __temp_34284 == 0x0u32;
        let __temp_34286 = self.__reg_count_15 >> 0x5u32;
        let __temp_34287 = __temp_34286 & 0x1u32;
        let __temp_34288 = __temp_34287 != 0x0u32;
        let __temp_34289 = !__temp_34288;
        let __temp_34290 = !false;
        let __temp_34291 = __temp_34290 & __temp_34289;
        let __temp_34292 = self.__reg_state_7 == 0x3u32;
        let __temp_34293 = __temp_34292 & self.__reg_bus_enable_6;
        let __temp_34294 = __temp_34293 & self.__reg_bus_write_5;
        let __temp_34295 = __temp_34294 | __temp_34291;
        let __temp_34296 = self.__reg_state_7 == 0x3u32;
        let __temp_34297 = __temp_34296 & self.__reg_bus_enable_6;
        let __temp_34298 = self.__reg_state_7 == 0x0u32;
        let __temp_34299 = __temp_34298 | __temp_34297;
        let __temp_34300 = __temp_34299 & __temp_34295;
        let __temp_34301 = __temp_34300 & __temp_34285;
        let __temp_34302 = __temp_34301 & __temp_34273;
        let __temp_34303 = __temp_34302 & __temp_34263;
        let __temp_34304 = __temp_34303 & __temp_34250;
        let __temp_34305 = __temp_34304 & __temp_34247;
        let __temp_34306 = if __temp_34305 { __temp_34234 } else { self.__reg_r_min_382 };
        self.__reg_r_min_382_next = __temp_34306;
        self.__reg_stage_11_g_338_next = self.__reg_stage_10_g_339;
        let __temp_34307 = self.__reg_count_28.wrapping_add(0x1u32);
        let __temp_34308 = __temp_34307 & 0x3fu32;
        let __temp_34309 = if __temp_8921 { __temp_34308 } else { self.__reg_count_28 };
        let __temp_34310 = self.__reg_count_28.wrapping_add(0x1u32);
        let __temp_34311 = __temp_34310 & 0x3fu32;
        let __temp_34312 = if __temp_8921 { __temp_34311 } else { self.__reg_count_28 };
        let __temp_34313 = __temp_34312.wrapping_sub(0x1u32);
        let __temp_34314 = __temp_34313 & 0x3fu32;
        let __temp_34315 = if __temp_8909 { __temp_34314 } else { __temp_34309 };
        self.__reg_count_28_next = __temp_34315;
        let __temp_34316 = self.__reg_a_292 >> 0xcu32;
        let __temp_34317 = __temp_34316 & 0x1ffu32;
        self.__reg_stage_1_a_291_next = __temp_34317;
        let __temp_34318 = self.__reg_count_32.wrapping_add(0x1u32);
        let __temp_34319 = __temp_34318 & 0x3fu32;
        let __temp_34320 = if __temp_6957 { __temp_34319 } else { self.__reg_count_32 };
        let __temp_34321 = self.__reg_count_32.wrapping_add(0x1u32);
        let __temp_34322 = __temp_34321 & 0x3fu32;
        let __temp_34323 = if __temp_6957 { __temp_34322 } else { self.__reg_count_32 };
        let __temp_34324 = __temp_34323.wrapping_sub(0x1u32);
        let __temp_34325 = __temp_34324 & 0x3fu32;
        let __temp_34326 = if __temp_6949 { __temp_34325 } else { __temp_34320 };
        self.__reg_count_32_next = __temp_34326;
        self.__reg_stage_16_edge_test_103_next = self.__reg_stage_15_edge_test_104;
        let __temp_34327 = self.__reg_count_9.wrapping_add(0x1u32);
        let __temp_34328 = __temp_34327 & 0x3fu32;
        let __temp_34329 = if __temp_11245 { __temp_34328 } else { self.__reg_count_9 };
        let __temp_34330 = self.__reg_count_9.wrapping_add(0x1u32);
        let __temp_34331 = __temp_34330 & 0x3fu32;
        let __temp_34332 = if __temp_11245 { __temp_34331 } else { self.__reg_count_9 };
        let __temp_34333 = __temp_34332.wrapping_sub(0x1u32);
        let __temp_34334 = __temp_34333 & 0x3fu32;
        let __temp_34335 = if __temp_11225 { __temp_34334 } else { __temp_34329 };
        self.__reg_count_9_next = __temp_34335;
        self.__reg_stage_20_edge_test_99_next = self.__reg_stage_19_edge_test_100;
        let __temp_34336 = self.__reg_w_inverse_row_191.wrapping_add(self.__reg_w_inverse_dy_mirror_189);
        let __temp_34337 = self.__reg_tile_x_66 == 0xfu32;
        let __temp_34338 = if __temp_34337 { __temp_34336 } else { self.__reg_w_inverse_row_191 };
        let __temp_34339 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34340 = __temp_34339 & 0x3fffffffu32;
        let __temp_34341 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34342 = __temp_34341 & 0x3fffffffu32;
        let __temp_34343 = self.__reg_state_7 == 0x3u32;
        let __temp_34344 = __temp_34343 & self.__reg_bus_enable_6;
        let __temp_34345 = if __temp_34344 { __temp_34342 } else { __temp_34340 };
        let __temp_34346 = __temp_34345 >> 0x2u32;
        let __temp_34347 = __temp_34346 & 0xfffffffu32;
        let __temp_34348 = __temp_34347 & 0xffffffu32;
        let __temp_34349 = __temp_34348 & 0xfffffu32;
        let __temp_34350 = __temp_34349 & 0x3fu32;
        let __temp_34351 = __temp_34350 == 0x0u32;
        let __temp_34352 = self.__reg_state_7 == 0x3u32;
        let __temp_34353 = __temp_34352 & self.__reg_bus_enable_6;
        let __temp_34354 = __temp_34353 & self.__reg_bus_write_5;
        let __temp_34355 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34356 = __temp_34355 & 0x3fffffffu32;
        let __temp_34357 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34358 = __temp_34357 & 0x3fffffffu32;
        let __temp_34359 = self.__reg_state_7 == 0x3u32;
        let __temp_34360 = __temp_34359 & self.__reg_bus_enable_6;
        let __temp_34361 = if __temp_34360 { __temp_34358 } else { __temp_34356 };
        let __temp_34362 = __temp_34361 >> 0x2u32;
        let __temp_34363 = __temp_34362 & 0xfffffffu32;
        let __temp_34364 = __temp_34363 & 0xffffffu32;
        let __temp_34365 = __temp_34364 >> 0x14u32;
        let __temp_34366 = __temp_34365 & 0xfu32;
        let __temp_34367 = __temp_34366 == 0x4u32;
        let __temp_34368 = self.__reg_count_12 >> 0x5u32;
        let __temp_34369 = __temp_34368 & 0x1u32;
        let __temp_34370 = __temp_34369 != 0x0u32;
        let __temp_34371 = !__temp_34370;
        let __temp_34372 = !false;
        let __temp_34373 = __temp_34372 & __temp_34371;
        let __temp_34374 = self.__reg_state_7 == 0x3u32;
        let __temp_34375 = __temp_34374 & self.__reg_bus_enable_6;
        let __temp_34376 = __temp_34375 & self.__reg_bus_write_5;
        let __temp_34377 = __temp_34376 | __temp_34373;
        let __temp_34378 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34379 = __temp_34378 & 0x3fffffffu32;
        let __temp_34380 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34381 = __temp_34380 & 0x3fffffffu32;
        let __temp_34382 = self.__reg_state_7 == 0x3u32;
        let __temp_34383 = __temp_34382 & self.__reg_bus_enable_6;
        let __temp_34384 = if __temp_34383 { __temp_34381 } else { __temp_34379 };
        let __temp_34385 = __temp_34384 >> 0x2u32;
        let __temp_34386 = __temp_34385 & 0xfffffffu32;
        let __temp_34387 = __temp_34386 >> 0x18u32;
        let __temp_34388 = __temp_34387 & 0xfu32;
        let __temp_34389 = __temp_34388 == 0x0u32;
        let __temp_34390 = self.__reg_count_15 >> 0x5u32;
        let __temp_34391 = __temp_34390 & 0x1u32;
        let __temp_34392 = __temp_34391 != 0x0u32;
        let __temp_34393 = !__temp_34392;
        let __temp_34394 = !false;
        let __temp_34395 = __temp_34394 & __temp_34393;
        let __temp_34396 = self.__reg_state_7 == 0x3u32;
        let __temp_34397 = __temp_34396 & self.__reg_bus_enable_6;
        let __temp_34398 = __temp_34397 & self.__reg_bus_write_5;
        let __temp_34399 = __temp_34398 | __temp_34395;
        let __temp_34400 = self.__reg_state_7 == 0x3u32;
        let __temp_34401 = __temp_34400 & self.__reg_bus_enable_6;
        let __temp_34402 = self.__reg_state_7 == 0x0u32;
        let __temp_34403 = __temp_34402 | __temp_34401;
        let __temp_34404 = __temp_34403 & __temp_34399;
        let __temp_34405 = __temp_34404 & __temp_34389;
        let __temp_34406 = __temp_34405 & __temp_34377;
        let __temp_34407 = __temp_34406 & __temp_34367;
        let __temp_34408 = __temp_34407 & __temp_34354;
        let __temp_34409 = __temp_34408 & __temp_34351;
        let __temp_34410 = if __temp_34409 { self.__reg_w_inverse_min_192 } else { __temp_34338 };
        self.__reg_w_inverse_row_191_next = __temp_34410;
        self.__reg_stage_14_t_224_next = self.__reg_stage_13_t_225;
        let __temp_34411 = self.__reg_stage_20_prev_color_300 & 0xffu32;
        let __temp_34412 = __temp_34411 * self.__reg_stage_20_blend_dst_factor_166;
        let __temp_34413 = __temp_34412 >> 0x9u32;
        let __temp_34414 = __temp_34413 & 0xffu32;
        let __temp_34415 = 0x0u32 << 0x8u32;
        let __temp_34416 = __temp_34415 | __temp_34414;
        let __temp_34417 = self.__reg_stage_20_b_302 * self.__reg_stage_20_blend_src_factor_301;
        let __temp_34418 = __temp_34417 >> 0x8u32;
        let __temp_34419 = __temp_34418 & 0x3ffu32;
        let __temp_34420 = __temp_34419.wrapping_add(__temp_34416);
        let __temp_34421 = __temp_34420 & 0x3ffu32;
        let __temp_34422 = __temp_34421 & 0xffu32;
        let __temp_34423 = self.__reg_stage_20_prev_color_300 & 0xffu32;
        let __temp_34424 = __temp_34423 * self.__reg_stage_20_blend_dst_factor_166;
        let __temp_34425 = __temp_34424 >> 0x9u32;
        let __temp_34426 = __temp_34425 & 0xffu32;
        let __temp_34427 = 0x0u32 << 0x8u32;
        let __temp_34428 = __temp_34427 | __temp_34426;
        let __temp_34429 = self.__reg_stage_20_b_302 * self.__reg_stage_20_blend_src_factor_301;
        let __temp_34430 = __temp_34429 >> 0x8u32;
        let __temp_34431 = __temp_34430 & 0x3ffu32;
        let __temp_34432 = __temp_34431.wrapping_add(__temp_34428);
        let __temp_34433 = __temp_34432 & 0x3ffu32;
        let __temp_34434 = __temp_34433 >> 0x8u32;
        let __temp_34435 = __temp_34434 & 0x3u32;
        let __temp_34436 = __temp_34435 == 0x0u32;
        let __temp_34437 = if __temp_34436 { __temp_34422 } else { 0xffu32 };
        let __temp_34438 = self.__reg_stage_20_prev_color_300 >> 0x8u32;
        let __temp_34439 = __temp_34438 & 0xffu32;
        let __temp_34440 = __temp_34439 * self.__reg_stage_20_blend_dst_factor_166;
        let __temp_34441 = __temp_34440 >> 0x9u32;
        let __temp_34442 = __temp_34441 & 0xffu32;
        let __temp_34443 = 0x0u32 << 0x8u32;
        let __temp_34444 = __temp_34443 | __temp_34442;
        let __temp_34445 = self.__reg_stage_20_g_329 * self.__reg_stage_20_blend_src_factor_301;
        let __temp_34446 = __temp_34445 >> 0x8u32;
        let __temp_34447 = __temp_34446 & 0x3ffu32;
        let __temp_34448 = __temp_34447.wrapping_add(__temp_34444);
        let __temp_34449 = __temp_34448 & 0x3ffu32;
        let __temp_34450 = __temp_34449 & 0xffu32;
        let __temp_34451 = self.__reg_stage_20_prev_color_300 >> 0x8u32;
        let __temp_34452 = __temp_34451 & 0xffu32;
        let __temp_34453 = __temp_34452 * self.__reg_stage_20_blend_dst_factor_166;
        let __temp_34454 = __temp_34453 >> 0x9u32;
        let __temp_34455 = __temp_34454 & 0xffu32;
        let __temp_34456 = 0x0u32 << 0x8u32;
        let __temp_34457 = __temp_34456 | __temp_34455;
        let __temp_34458 = self.__reg_stage_20_g_329 * self.__reg_stage_20_blend_src_factor_301;
        let __temp_34459 = __temp_34458 >> 0x8u32;
        let __temp_34460 = __temp_34459 & 0x3ffu32;
        let __temp_34461 = __temp_34460.wrapping_add(__temp_34457);
        let __temp_34462 = __temp_34461 & 0x3ffu32;
        let __temp_34463 = __temp_34462 >> 0x8u32;
        let __temp_34464 = __temp_34463 & 0x3u32;
        let __temp_34465 = __temp_34464 == 0x0u32;
        let __temp_34466 = if __temp_34465 { __temp_34450 } else { 0xffu32 };
        let __temp_34467 = self.__reg_stage_20_prev_color_300 >> 0x10u32;
        let __temp_34468 = __temp_34467 & 0xffu32;
        let __temp_34469 = __temp_34468 * self.__reg_stage_20_blend_dst_factor_166;
        let __temp_34470 = __temp_34469 >> 0x9u32;
        let __temp_34471 = __temp_34470 & 0xffu32;
        let __temp_34472 = 0x0u32 << 0x8u32;
        let __temp_34473 = __temp_34472 | __temp_34471;
        let __temp_34474 = self.__reg_stage_20_r_356 * self.__reg_stage_20_blend_src_factor_301;
        let __temp_34475 = __temp_34474 >> 0x8u32;
        let __temp_34476 = __temp_34475 & 0x3ffu32;
        let __temp_34477 = __temp_34476.wrapping_add(__temp_34473);
        let __temp_34478 = __temp_34477 & 0x3ffu32;
        let __temp_34479 = __temp_34478 & 0xffu32;
        let __temp_34480 = self.__reg_stage_20_prev_color_300 >> 0x10u32;
        let __temp_34481 = __temp_34480 & 0xffu32;
        let __temp_34482 = __temp_34481 * self.__reg_stage_20_blend_dst_factor_166;
        let __temp_34483 = __temp_34482 >> 0x9u32;
        let __temp_34484 = __temp_34483 & 0xffu32;
        let __temp_34485 = 0x0u32 << 0x8u32;
        let __temp_34486 = __temp_34485 | __temp_34484;
        let __temp_34487 = self.__reg_stage_20_r_356 * self.__reg_stage_20_blend_src_factor_301;
        let __temp_34488 = __temp_34487 >> 0x8u32;
        let __temp_34489 = __temp_34488 & 0x3ffu32;
        let __temp_34490 = __temp_34489.wrapping_add(__temp_34486);
        let __temp_34491 = __temp_34490 & 0x3ffu32;
        let __temp_34492 = __temp_34491 >> 0x8u32;
        let __temp_34493 = __temp_34492 & 0x3u32;
        let __temp_34494 = __temp_34493 == 0x0u32;
        let __temp_34495 = if __temp_34494 { __temp_34479 } else { 0xffu32 };
        let __temp_34496 = false as u32;
        let __temp_34497 = __temp_34496 << 0x9u32;
        let __temp_34498 = __temp_34497 | self.__reg_stage_20_a_383;
        let __temp_34499 = __temp_34498 & 0xffu32;
        let __temp_34500 = false as u32;
        let __temp_34501 = __temp_34500 << 0x9u32;
        let __temp_34502 = __temp_34501 | self.__reg_stage_20_a_383;
        let __temp_34503 = __temp_34502 >> 0x8u32;
        let __temp_34504 = __temp_34503 & 0x3u32;
        let __temp_34505 = __temp_34504 == 0x0u32;
        let __temp_34506 = if __temp_34505 { __temp_34499 } else { 0xffu32 };
        let __temp_34507 = __temp_34506 << 0x8u32;
        let __temp_34508 = __temp_34507 | __temp_34495;
        let __temp_34509 = __temp_34508 << 0x8u32;
        let __temp_34510 = __temp_34509 | __temp_34466;
        let __temp_34511 = __temp_34510 << 0x8u32;
        let __temp_34512 = __temp_34511 | __temp_34437;
        self.__reg_stage_21_color_165_next = __temp_34512;
        let __temp_34513 = self.__reg_bit_counter_417.wrapping_add(0x1u32);
        let __temp_34514 = __temp_34513 & 0x7u32;
        let __temp_34515 = self.__reg_state_418 == 0x2u32;
        let __temp_34516 = if __temp_34515 { __temp_34514 } else { self.__reg_bit_counter_417 };
        let __temp_34517 = self.__reg_state_418 == 0x1u32;
        let __temp_34518 = if __temp_34517 { self.__reg_bit_counter_417 } else { __temp_34516 };
        let __temp_34519 = self.__reg_tick_counter_419 == 0xd8u32;
        let __temp_34520 = if __temp_34519 { __temp_34518 } else { self.__reg_bit_counter_417 };
        let __temp_34521 = self.__reg_state_418 == 0x0u32;
        let __temp_34522 = if __temp_34521 { self.__reg_bit_counter_417 } else { __temp_34520 };
        self.__reg_bit_counter_417_next = __temp_34522;
        let __temp_34523 = self.__reg_state_7 == 0x3u32;
        let __temp_34524 = __temp_34523 & self.__reg_bus_enable_6;
        let __temp_34525 = __temp_34524 & self.__reg_bus_write_5;
        let __temp_34526 = !__temp_34525;
        let __temp_34527 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34528 = __temp_34527 & 0x3fffffffu32;
        let __temp_34529 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34530 = __temp_34529 & 0x3fffffffu32;
        let __temp_34531 = self.__reg_state_7 == 0x3u32;
        let __temp_34532 = __temp_34531 & self.__reg_bus_enable_6;
        let __temp_34533 = if __temp_34532 { __temp_34530 } else { __temp_34528 };
        let __temp_34534 = __temp_34533 >> 0x2u32;
        let __temp_34535 = __temp_34534 & 0xfffffffu32;
        let __temp_34536 = __temp_34535 & 0xffffffu32;
        let __temp_34537 = __temp_34536 >> 0x14u32;
        let __temp_34538 = __temp_34537 & 0xfu32;
        let __temp_34539 = __temp_34538 == 0x3u32;
        let __temp_34540 = self.__reg_count_12 >> 0x5u32;
        let __temp_34541 = __temp_34540 & 0x1u32;
        let __temp_34542 = __temp_34541 != 0x0u32;
        let __temp_34543 = !__temp_34542;
        let __temp_34544 = !false;
        let __temp_34545 = __temp_34544 & __temp_34543;
        let __temp_34546 = self.__reg_state_7 == 0x3u32;
        let __temp_34547 = __temp_34546 & self.__reg_bus_enable_6;
        let __temp_34548 = __temp_34547 & self.__reg_bus_write_5;
        let __temp_34549 = __temp_34548 | __temp_34545;
        let __temp_34550 = self.__reg_pc_13 >> 0x2u32;
        let __temp_34551 = __temp_34550 & 0x3fffffffu32;
        let __temp_34552 = self.__reg_bus_addr_14 >> 0x2u32;
        let __temp_34553 = __temp_34552 & 0x3fffffffu32;
        let __temp_34554 = self.__reg_state_7 == 0x3u32;
        let __temp_34555 = __temp_34554 & self.__reg_bus_enable_6;
        let __temp_34556 = if __temp_34555 { __temp_34553 } else { __temp_34551 };
        let __temp_34557 = __temp_34556 >> 0x2u32;
        let __temp_34558 = __temp_34557 & 0xfffffffu32;
        let __temp_34559 = __temp_34558 >> 0x18u32;
        let __temp_34560 = __temp_34559 & 0xfu32;
        let __temp_34561 = __temp_34560 == 0x0u32;
        let __temp_34562 = self.__reg_count_15 >> 0x5u32;
        let __temp_34563 = __temp_34562 & 0x1u32;
        let __temp_34564 = __temp_34563 != 0x0u32;
        let __temp_34565 = !__temp_34564;
        let __temp_34566 = !false;
        let __temp_34567 = __temp_34566 & __temp_34565;
        let __temp_34568 = self.__reg_state_7 == 0x3u32;
        let __temp_34569 = __temp_34568 & self.__reg_bus_enable_6;
        let __temp_34570 = __temp_34569 & self.__reg_bus_write_5;
        let __temp_34571 = __temp_34570 | __temp_34567;
        let __temp_34572 = self.__reg_state_7 == 0x3u32;
        let __temp_34573 = __temp_34572 & self.__reg_bus_enable_6;
        let __temp_34574 = self.__reg_state_7 == 0x0u32;
        let __temp_34575 = __temp_34574 | __temp_34573;
        let __temp_34576 = __temp_34575 & __temp_34571;
        let __temp_34577 = __temp_34576 & __temp_34561;
        let __temp_34578 = __temp_34577 & __temp_34549;
        let __temp_34579 = __temp_34578 & __temp_34539;
        let __temp_34580 = __temp_34579 & __temp_34526;
        self.__reg_bus_read_data_valid_31_next = __temp_34580;
        self.__reg_stage_9_tile_addr_57_next = self.__reg_stage_8_tile_addr_58;
        let __temp_34581 = self.__reg_mem_write_addr_18.wrapping_add(0x1u32);
        let __temp_34582 = __temp_34581 & 0x1fu32;
        let __temp_34583 = if __temp_16271 { __temp_34582 } else { self.__reg_mem_write_addr_18 };
        self.__reg_mem_write_addr_18_next = __temp_34583;
    }
}

