---
author: kevbroch
comments: false
date: 2012-07-25 23:19:02+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc03/
slug: hc03
title: "\n\t\t\t\tHC03 (1991)\t\t"
wordpress_id: 499
---


				







### General Information


<table style="width: 100%;" >
<tbody >
<tr >
HOT CHIPS 3 (1991)
</tr>
<tr >

<td width="20%" >**Date**
</td>

<td >August 26-27, 1991
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Hall Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/1_Sun/HC3.program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Organizing and Program Committees [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/1_Sun/HC3.committee.pdf)
</td>
</tr>
</tbody>
</table>


### 




### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 26, 1991
</tr>
<tr valign="top" >

<td >**Opening Remarks**
098:30-8:45
</td>

<td >**General Chair: **Martin Freeman [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/1_Sun/HC3.welcome.pdf)
**Program Co-Chairs:  **Forest Baskett, John Hennessey
</td>
</tr>
<tr valign="top" >

<td height="229" >**Session 1**
08:45-10:15
</td>

<td >**High Performance Processors - I  **
**Chair:  **John Hennessey, Stanford University_SuperSPARCTM : A Fully Integrated Superscalar Processor_, Greg Blanck, Sun Microsystems, Steve Krueger, Texas Instruments. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S1/HC3.1.1.pdf)

_MlPS R4000 Technical Overview_, Earl Killian, MlPS Computer Systems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S1/HC3.1.2.pdf)

_PA-RISC Processor for "Snakes" Workstation_, Charles Kohlhardt, Hewlett Packard [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S1/HC3.1.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
10:45-12:15
</td>

<td >**Highly Parallal Chips**
**Chair: **Martin Freeman, Philips Research
_The LIFE Family of High-Performance Single Chip VLlWs_, Gerrit Slavenburg and Yen Lee, Philips Research Palo Alto
Andrew Huang, CMU [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S2/HC3.2.1.pdf)

_The Message-Driven Processor_, William Dally, J. Stuart Fiske, Waldemar Horwat, John Keen, Richard Lethin, Michael Noakes and Peter Nuth MIT Artificial Intelligence Laboratory
D. Scott Wills, University of Central Florida
Andrew Chien, University of Illinois
Salim Ahmed, Paul Carridc, Roy Davison, Greg Fyler
Steve Lear, Mark Vestrich and Teg Nguyen, Intel [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S2/HC3.2.2.pdf)

_The TRW CPUAX Superchip_, A. Miscione, R. Almeida, H. Hennecke and R. Mann TRW Electronics and Technology Division [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S2/HC3.2.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3 **
1:45-3:15
</td>

<td >**High-Performance Processors - 2**
**Chair:  **Forest Baskett, Silicon Graphics_An 80 MHz 64-Bit Floating Point RISC Processor
with Direct DRAM Support_, James Hesson, Micron Technology [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S3/HC3.3.1.pdf)

_The i860TM XP: 2nd Generation of the i860TM
Supercomputing Microprocessor Famlly_,David Perlmutter and Michael Kagan, Intel Israel [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S3/HC3.3.2.pdf)

_Beyond Claims of Free Transistors and Abundant Instruction-Level Parallelism_ , Michael Smith, Stanford University [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S3/HC3.3.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="155" >**Session 4 **
3:45-5:15
</td>

<td >**Low Power and Low Cost**
**Chair: **Alan Smith, U.C. Berkeley_Tera microCORE Chipset_, Greg Favor, Tera Microsystems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S4/HC3.4.1.pdf)

_The SparKITTM Chipset_, Mohammed Wadi, LSI Logic Corporation [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S4/HC3.4.2.pdf)

_SPARCore Modules_, Raju Vegesna, Ross Technology [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S4/HC3.4.3.pdf)
</td>
</tr>
<tr >

<td >7:30
</td>

<td >**Evening Panel Session
Five Instructions Per Clock: Truth or Consequences
Session Chairs: Alan Smith, U.C. Berkeley and
John Mashey, MlPS Computer Systems
Panelists: Joseph A Fisher, Hewlett Packard Laboratories; Norm Jouppi, DEC Western Research Lab;
Monica Lam, Stanford University;
James Smith, Cray Research;
David Wall, DEC Western Research Lab
**
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 27, 1991
</tr>
<tr valign="top" >

<td >**Session 5 **
09:00-10:30
</td>

<td >**HigCommunications**
**Chair:  **Teresa Meng, Stanford University

_A GaAs 200 Mbps 64x64 Crosspoint Chip_, Ron Cates, Vitesse Semiconductor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S5/HC3.5.1.pdf)

_An Enhanced Crossbar Router Chip for a Shared Memory
Multiprocessor_, Henry Minsky, Tom Knight and Andre DeHon, MIT Al Lab [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S5/HC3.5.2.pdf)

_The NEURON Chip Family Architecture_, Robert Dolin, Echelon [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S5/HC3.5.3.pdf)

_The Protocol Engine Chipset_,  Des Young, Protocol Engines [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S5/HC3.5.4.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6 **
11:00 -12:30
</td>

<td >**Caches and Floating Point**
**Chair:  **John Crawford, Intel_MlPS R4000 Caches and Coherency_, Paul Ries, MlPS Computer Systems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S6/HC3.6.1.pdf)

_The Megacell Differentiated Floating Point Product Family_, Merrick Darley, Don Steiss, Peter Groves, David Bural
Maria Gill and Tod Wolf, Texas Instruments [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S6/HC3.6.2.pdf)

_82495DX/82490DX: A High-Performance 2nd Level Cache
for the i486TM DX CPU_, Adi Gobert, lntel Corporation [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S6/HC3.6.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 7 **
2:00-3:30
</td>

<td >**Special Processors **
**Chair:  **John Mashey, MlPS Computer System

_A Smart Frame Buffer_, Joel McCormack, DEC Western Research Laboratory Bob McNamara and Lindsay Gage, DEC [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S7/HC3.7.1.pdf)_CNAPS (Connected Network of Adaptive ProcessorS)_, Dan Hammerstrom and Gary Tahara, Adaptive Solutions [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S7/HC3.7.2.pdf)
_SMM, The "Virtual 386TM "_, Dave Vannier, lntel [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S7/HC3.7.3.pdf)

</td>
</tr>
<tr valign="top" >

<td >**Session 8 **
4:00-5:00
</td>

<td >**High-Performance Processors - 3 **
**Chair:  **Dave Ditzel, Sun Microsystems_National's Swordfish - A Superscalar with DSP_,  Reuven Marko and Motti Beck, National Semiconductor [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S8/HC3.8.1.pdf)
_
T9000 - Superscalar Transputer_, Bob Krysiak, Richard Forsyth and Roger Shepherd  INMOS Ltd. - SGS-Thomson Microelectronics [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc03/3_Tue/HC3.S8/HC3.8.2.pdf)__
</td>
</tr>
<tr >

<td >5:00
</td>

<td >**Closing Remarks
**
</td>
</tr>
</tbody>
</table>








		
