{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658334052230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658334052230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 12:20:52 2022 " "Processing started: Wed Jul 20 12:20:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658334052230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334052230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334052230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658334052540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/SevenSegment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/SevenSegment.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler-SM " "Found design unit 1: Grappler-SM" {  } { { "Grappler.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Grappler.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler " "Found entity 1: Grappler" {  } { { "Grappler.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Grappler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-SM " "Found design unit 1: Extender-SM" {  } { { "Extender.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Extender.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xy_motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_Motion-SM " "Found design unit 1: XY_Motion-SM" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_Motion " "Found entity 1: XY_Motion" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xy_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_Register-one " "Found design unit 1: XY_Register-one" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064651 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_Register " "Found entity 1: XY_Register" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658334064681 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..6\] LogicalStep_Lab4_top.vhd(12) " "Using initial value X (don't care) for net \"leds\[7..6\]\" at LogicalStep_Lab4_top.vhd(12)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064681 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064701 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658334064701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064701 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(45) " "VHDL Process Statement warning at clock_source.vhd(45): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064701 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(47) " "VHDL Process Statement warning at clock_source.vhd(47): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064701 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WSGN_SEARCH_FILE" "synch_inverter2.vhd 2 1 " "Using design file synch_inverter2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synch_Inverter2-synchronize " "Found design unit 1: Synch_Inverter2-synchronize" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064711 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synch_Inverter2 " "Found entity 1: Synch_Inverter2" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658334064711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synch_Inverter2 Synch_Inverter2:inst1 " "Elaborating entity \"Synch_Inverter2\" for hierarchy \"Synch_Inverter2:inst1\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst1" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb3 synch_inverter2.vhd(29) " "VHDL Process Statement warning at synch_inverter2.vhd(29): signal \"stages_pb3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064711 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb2 synch_inverter2.vhd(30) " "VHDL Process Statement warning at synch_inverter2.vhd(30): signal \"stages_pb2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064711 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb1 synch_inverter2.vhd(31) " "VHDL Process Statement warning at synch_inverter2.vhd(31): signal \"stages_pb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064711 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb0 synch_inverter2.vhd(32) " "VHDL Process Statement warning at synch_inverter2.vhd(32): signal \"stages_pb0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064711 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "bidir_shift_reg.vhd 2 1 " "Using design file bidir_shift_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658334064721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:inst2 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:inst2\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst2" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN bidir_shift_reg.vhd(30) " "VHDL Process Statement warning at bidir_shift_reg.vhd(30): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064721 "|LogicalStep_Lab4_top|Bidir_shift_reg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg bidir_shift_reg.vhd(43) " "VHDL Process Statement warning at bidir_shift_reg.vhd(43): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064721 "|LogicalStep_Lab4_top|Bidir_shift_reg:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "u_d_bin_counter4bit.vhd 2 1 " "Using design file u_d_bin_counter4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064721 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658334064721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:inst3 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:inst3\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst3" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064731 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter u_d_bin_counter4bit.vhd(42) " "VHDL Process Statement warning at u_d_bin_counter4bit.vhd(42): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064731 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_Register XY_Register:inst5 " "Elaborating entity \"XY_Register\" for hierarchy \"XY_Register:inst5\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst5" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064731 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk XY_Register.vhd(27) " "VHDL Process Statement warning at XY_Register.vhd(27): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064731 "|LogicalStep_Lab4_top|XY_Register:inst5"}
{ "Warning" "WSGN_SEARCH_FILE" "compx4.vhd 2 1 " "Using design file compx4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Compx4_logic " "Found design unit 1: Compx4-Compx4_logic" {  } { { "compx4.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658334064731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:inst7 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:inst7\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst7" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx1.vhd 2 1 " "Using design file compx1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Compx1_logic " "Found design unit 1: Compx1-Compx1_logic" {  } { { "compx1.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658334064751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:inst7\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:inst7\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx4.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_Motion XY_Motion:inst9 " "Elaborating entity \"XY_Motion\" for hierarchy \"XY_Motion:inst9\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst9" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_EQ XY_Motion.vhd(57) " "VHDL Process Statement warning at XY_Motion.vhd(57): signal \"X_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_EQ XY_Motion.vhd(57) " "VHDL Process Statement warning at XY_Motion.vhd(57): signal \"Y_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_EQ XY_Motion.vhd(84) " "VHDL Process Statement warning at XY_Motion.vhd(84): signal \"X_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_EQ XY_Motion.vhd(84) " "VHDL Process Statement warning at XY_Motion.vhd(84): signal \"Y_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "extender_en XY_Motion.vhd(99) " "VHDL Process Statement warning at XY_Motion.vhd(99): inferring latch(es) for signal or variable \"extender_en\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down_X XY_Motion.vhd(99) " "VHDL Process Statement warning at XY_Motion.vhd(99): inferring latch(es) for signal or variable \"up_down_X\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down_Y XY_Motion.vhd(99) " "VHDL Process Statement warning at XY_Motion.vhd(99): inferring latch(es) for signal or variable \"up_down_Y\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down_Y XY_Motion.vhd(99) " "Inferred latch for \"up_down_Y\" at XY_Motion.vhd(99)" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down_X XY_Motion.vhd(99) " "Inferred latch for \"up_down_X\" at XY_Motion.vhd(99)" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extender_en XY_Motion.vhd(99) " "Inferred latch for \"extender_en\" at XY_Motion.vhd(99)" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst10\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst10" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler Grappler:inst11 " "Elaborating entity \"Grappler\" for hierarchy \"Grappler:inst11\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst11" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:inst12 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:inst12\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst12" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:inst14 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:inst14\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst14" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334064751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XY_Motion:inst9\|up_down_X " "Latch XY_Motion:inst9\|up_down_X has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Synch_Inverter2:inst1\|stages_pb2\[1\] " "Ports D and ENA on the latch are fed by the same signal Synch_Inverter2:inst1\|stages_pb2\[1\]" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1658334065107 ""}  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1658334065107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XY_Motion:inst9\|up_down_Y " "Latch XY_Motion:inst9\|up_down_Y has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Synch_Inverter2:inst1\|stages_pb2\[1\] " "Ports D and ENA on the latch are fed by the same signal Synch_Inverter2:inst1\|stages_pb2\[1\]" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1658334065107 ""}  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1658334065107 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658334065194 "|LogicalStep_Lab4_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658334065194 "|LogicalStep_Lab4_top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1658334065194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658334065244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658334065660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658334065660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658334065707 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658334065707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658334065707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658334065707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658334065727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 12:21:05 2022 " "Processing ended: Wed Jul 20 12:21:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658334065727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658334065727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658334065727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658334065727 ""}
