#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c81db40 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -12;
P_0x14c81e520 .param/l "CLKS_PER_BIT" 0 2 7, +C4<00000000000000000000000000110010>;
P_0x14c81e560 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000010100>;
v0x14c83d6b0_0 .var "clk", 0 0;
v0x14c83d790_0 .net "rx_data", 7 0, L_0x14c83dd40;  1 drivers
v0x14c83d830_0 .net "rx_data_valid", 0 0, L_0x14c83dc90;  1 drivers
v0x14c83d900_0 .net "serial_line", 0 0, v0x14c83d140_0;  1 drivers
v0x14c83d9d0_0 .net "tx_active", 0 0, v0x14c83d000_0;  1 drivers
v0x14c83daa0_0 .var "tx_data", 7 0;
v0x14c83db30_0 .var "tx_data_valid", 0 0;
v0x14c83dbe0_0 .net "tx_done", 0 0, v0x14c83d0a0_0;  1 drivers
S_0x14c828810 .scope module, "rx_inst" "uart_rx" 2 37, 3 8 0, S_0x14c81db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rx";
    .port_info 2 /OUTPUT 1 "o_data_avail";
    .port_info 3 /OUTPUT 8 "o_data_byte";
P_0x14c8284d0 .param/l "CLKS_PER_BIT" 0 3 9, +C4<00000000000000000000000000110010>;
P_0x14c828510 .param/l "GET_BIT_STATE" 1 3 19, C4<10>;
P_0x14c828550 .param/l "IDLE_STATE" 1 3 17, C4<00>;
P_0x14c828590 .param/l "START_STATE" 1 3 18, C4<01>;
P_0x14c8285d0 .param/l "STOP_STATE" 1 3 20, C4<11>;
L_0x14c83dc90 .functor BUFZ 1, v0x14c83c070_0, C4<0>, C4<0>, C4<0>;
L_0x14c83dd40 .functor BUFZ 8, v0x14c83c110_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x14c80e980_0 .var "bit_index", 2 0;
v0x14c83bf10_0 .net "clk", 0 0, v0x14c83d6b0_0;  1 drivers
v0x14c83bfb0_0 .var "counter", 15 0;
v0x14c83c070_0 .var "data_avail", 0 0;
v0x14c83c110_0 .var "data_byte", 7 0;
v0x14c83c200_0 .net "i_rx", 0 0, v0x14c83d140_0;  alias, 1 drivers
v0x14c83c2a0_0 .net "o_data_avail", 0 0, L_0x14c83dc90;  alias, 1 drivers
v0x14c83c340_0 .net "o_data_byte", 7 0, L_0x14c83dd40;  alias, 1 drivers
v0x14c83c3f0_0 .var "rx", 0 0;
v0x14c83c500_0 .var "rx_buffer", 0 0;
v0x14c83c590_0 .var "state", 1 0;
E_0x14c80f440 .event posedge, v0x14c83bf10_0;
S_0x14c83c6a0 .scope module, "tx_inst" "uart_tx" 2 26, 4 1 0, S_0x14c81db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "i_data_byte";
    .port_info 2 /INPUT 1 "i_data_avail";
    .port_info 3 /OUTPUT 1 "o_active";
    .port_info 4 /OUTPUT 1 "o_done";
    .port_info 5 /OUTPUT 1 "o_tx";
P_0x14c83c860 .param/l "CLKS_PER_BIT" 0 4 2, +C4<00000000000000000000000000110010>;
P_0x14c83c8a0 .param/l "IDLE_STATE" 1 4 12, C4<00>;
P_0x14c83c8e0 .param/l "SEND_BIT_STATE" 1 4 14, C4<10>;
P_0x14c83c920 .param/l "START_STATE" 1 4 13, C4<01>;
P_0x14c83c960 .param/l "STOP_STATE" 1 4 15, C4<11>;
v0x14c83cbb0_0 .var "bit_index", 2 0;
v0x14c83cc60_0 .net "clk", 0 0, v0x14c83d6b0_0;  alias, 1 drivers
v0x14c83cd20_0 .var "counter", 15 0;
v0x14c83cdd0_0 .var "data_byte", 7 0;
v0x14c83ce70_0 .net "i_data_avail", 0 0, v0x14c83db30_0;  1 drivers
v0x14c83cf50_0 .net "i_data_byte", 7 0, v0x14c83daa0_0;  1 drivers
v0x14c83d000_0 .var "o_active", 0 0;
v0x14c83d0a0_0 .var "o_done", 0 0;
v0x14c83d140_0 .var "o_tx", 0 0;
v0x14c83d250_0 .var "state", 1 0;
S_0x14c83d340 .scope task, "tx_test_byte" "tx_test_byte" 2 81, 2 81 0, S_0x14c81db40;
 .timescale -9 -12;
v0x14c83d600_0 .var "byte_to_send", 7 0;
E_0x14c83d520 .event anyedge, v0x14c83c2a0_0;
E_0x14c83d560 .event anyedge, v0x14c83d0a0_0;
E_0x14c83d5a0 .event anyedge, v0x14c83d000_0;
TD_uart_tb.tx_test_byte ;
    %vpi_call 2 84 "$display", "Sending byte: 0x%h at time %t", v0x14c83d600_0, $time {0 0 0};
    %wait E_0x14c80f440;
    %load/vec4 v0x14c83d600_0;
    %store/vec4 v0x14c83daa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c83db30_0, 0, 1;
    %wait E_0x14c80f440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c83db30_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x14c83d9d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x14c83d5a0;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 95 "$display", "Transmission started at time %t", $time {0 0 0};
T_0.2 ;
    %load/vec4 v0x14c83dbe0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x14c83d560;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 99 "$display", "Transmission completed at time %t", $time {0 0 0};
T_0.4 ;
    %load/vec4 v0x14c83d830_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_0x14c83d520;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 103 "$display", "Data received: 0x%h at time %t", v0x14c83d790_0, $time {0 0 0};
    %load/vec4 v0x14c83d790_0;
    %load/vec4 v0x14c83d600_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 6;
    %vpi_call 2 107 "$display", "PASS: Sent 0x%h, Received 0x%h", v0x14c83d600_0, v0x14c83d790_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 109 "$display", "FAIL: Sent 0x%h, Received 0x%h", v0x14c83d600_0, v0x14c83d790_0 {0 0 0};
T_0.7 ;
    %end;
    .scope S_0x14c83c6a0;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14c83d250_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14c83cd20_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14c83cbb0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14c83cdd0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x14c83c6a0;
T_2 ;
    %wait E_0x14c80f440;
    %load/vec4 v0x14c83d250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c83d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c83d0a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83cd20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14c83cbb0_0, 0;
    %load/vec4 v0x14c83ce70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c83d000_0, 0;
    %load/vec4 v0x14c83cf50_0;
    %assign/vec4 v0x14c83cdd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %vpi_call 4 34 "$display", "TX: Moving to START_STATE with data %h", v0x14c83cf50_0 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c83d000_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c83d140_0, 0;
    %load/vec4 v0x14c83cd20_0;
    %pad/u 32;
    %cmpi/u 49, 0, 32;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x14c83cd20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14c83cd20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83cd20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %vpi_call 4 52 "$display", "TX: Moving to SEND_BIT_STATE" {0 0 0};
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x14c83cdd0_0;
    %load/vec4 v0x14c83cbb0_0;
    %part/u 1;
    %assign/vec4 v0x14c83d140_0, 0;
    %load/vec4 v0x14c83cd20_0;
    %pad/u 32;
    %cmpi/u 49, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x14c83cd20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14c83cd20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83cd20_0, 0;
    %load/vec4 v0x14c83cbb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x14c83cbb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14c83cbb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %vpi_call 4 69 "$display", "TX: Sending bit %d", v0x14c83cbb0_0 {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14c83cbb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %vpi_call 4 74 "$display", "TX: Moving to STOP_STATE" {0 0 0};
T_2.13 ;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c83d140_0, 0;
    %load/vec4 v0x14c83cd20_0;
    %pad/u 32;
    %cmpi/u 49, 0, 32;
    %jmp/0xz  T_2.14, 5;
    %load/vec4 v0x14c83cd20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14c83cd20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c83d0a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83cd20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c83d250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c83d000_0, 0;
    %vpi_call 4 91 "$display", "TX: Transmission complete" {0 0 0};
T_2.15 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14c828810;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c83c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c83c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14c83c590_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14c83bfb0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14c80e980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c83c070_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14c83c110_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x14c828810;
T_4 ;
    %wait E_0x14c80f440;
    %load/vec4 v0x14c83c200_0;
    %assign/vec4 v0x14c83c500_0, 0;
    %load/vec4 v0x14c83c500_0;
    %assign/vec4 v0x14c83c3f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14c828810;
T_5 ;
    %wait E_0x14c80f440;
    %load/vec4 v0x14c83c590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c83c070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83bfb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14c80e980_0, 0;
    %load/vec4 v0x14c83c3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x14c83bfb0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x14c83c3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83bfb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x14c83bfb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14c83bfb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x14c83bfb0_0;
    %pad/u 32;
    %cmpi/u 49, 0, 32;
    %jmp/0xz  T_5.12, 5;
    %load/vec4 v0x14c83bfb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14c83bfb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83bfb0_0, 0;
    %load/vec4 v0x14c83c3f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x14c80e980_0;
    %assign/vec4/off/d v0x14c83c110_0, 4, 5;
    %load/vec4 v0x14c80e980_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_5.14, 5;
    %load/vec4 v0x14c80e980_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14c80e980_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14c80e980_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
T_5.15 ;
T_5.13 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x14c83bfb0_0;
    %pad/u 32;
    %cmpi/u 49, 0, 32;
    %jmp/0xz  T_5.16, 5;
    %load/vec4 v0x14c83bfb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x14c83bfb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c83c070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14c83bfb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c83c590_0, 0;
T_5.17 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14c81db40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c83d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c83db30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x14c81db40;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v0x14c83d6b0_0;
    %inv;
    %store/vec4 v0x14c83d6b0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14c81db40;
T_8 ;
    %vpi_call 2 52 "$dumpfile", "uart_test.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14c81db40 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14c83daa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c83db30_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c80f440;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call 2 62 "$display", "Starting UART test..." {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x14c83d600_0, 0, 8;
    %fork TD_uart_tb.tx_test_byte, S_0x14c83d340;
    %join;
    %pushi/vec4 600, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c80f440;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call 2 70 "$display", "First test complete, sending next byte..." {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x14c83d600_0, 0, 8;
    %fork TD_uart_tb.tx_test_byte, S_0x14c83d340;
    %join;
    %pushi/vec4 600, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c80f440;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call 2 76 "$display", "Simulation complete" {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart_rx.v";
    "uart_tx.v";
