+incdir+../../dut
+incdir+../uvm/components
+incdir+../uvm/interfaces
+incdir+../uvm/test_cases

../../dut/half_adder.sv

../uvm/components/top_tb.sv

../uvm/interfaces/interface.sv

../uvm/components/driver_in.sv 
../uvm/components/monitor_in.sv
../uvm/components/monitor_out.sv 
../uvm/components/sequencer.sv
../uvm/components/virtual_sequencer.sv 
../uvm/components/transaction_in.sv
../uvm/components/transaction_out.sv

../uvm/components/agent_in.sv
../uvm/components/agent_out.sv
../uvm/components/ref_model.sv
../uvm/components/scoreboard.sv

../uvm/components/environment.sv

../uvm/components/base_test.sv

../uvm/test_cases/base_sequence.sv
../uvm/test_cases/order_data_1delay_case.sv
../uvm/test_cases/order_data_burst_case.sv
../uvm/test_cases/order_data_random_delay_case.sv
../uvm/test_cases/random_data_1delay_case.sv
../uvm/test_cases/random_data_burst_case.sv
../uvm/test_cases/random_data_random_delay_case.sv

