Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 10:10:06 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file impl_top_methodology_drc_routed.rpt -pb impl_top_methodology_drc_routed.pb -rpx impl_top_methodology_drc_routed.rpx
| Design       : impl_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 68
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| SYNTH-10  | Warning  | Wide multiplier                | 3          |
| TIMING-18 | Warning  | Missing input or output delay  | 32         |
| TIMING-20 | Warning  | Non-clocked latch              | 32         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at Complete_Mat_Mul/idxr/p_3_in of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at Complete_Mat_Mul/idxr/p_3_in__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at Complete_Mat_Mul/idxr/p_3_in__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][0] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][10] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][11] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][17] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][18] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][19] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][21] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][22] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][23] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][24] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][26] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][27] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][29] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][2] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][30] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][3] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][6] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][7] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][9] cannot be properly analyzed as its control pin Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 32 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


