{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13090, "design__instance__area": 140221, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.015125411562621593, "power__switching__total": 0.006149512715637684, "power__leakage__total": 1.595285255007184e-07, "power__total": 0.02127508446574211, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.31032607917289273, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.29939804261013886, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3397724420210989, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.6037781556730346, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.339772, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.581618, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 98, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3429845116112123, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3259365924967351, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.004886091669563423, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.7889032983505748, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -35.55814232593285, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.7889032983505748, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.935941, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.406717, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29300698807698156, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2855010475509645, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11585388531995351, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.373444397087264, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.115854, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.088536, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 105, "design__max_fanout_violation__count": 171, "design__max_cap_violation__count": 5, "clock__skew__worst_hold": -0.28909017664648023, "clock__skew__worst_setup": 0.28200106936684755, "timing__hold__ws": -0.015607293676979935, "timing__setup__ws": -2.0931461600881693, "timing__hold__tns": -0.029209746559390994, "timing__setup__tns": -44.16997026489589, "timing__hold__wns": -0.015607293676979935, "timing__setup__wns": -2.0931461600881693, "timing__hold_vio__count": 2, "timing__hold_r2r__ws": 0.112063, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 1.179962, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13090, "design__instance__area__stdcell": 140221, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.745859, "design__instance__utilization__stdcell": 0.745859, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 7943, "design__instance__count__class:tap_cell": 2656, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 301910, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3371, "design__instance__count__class:clock_buffer": 192, "design__instance__count__class:clock_inverter": 131, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2383, "antenna__violating__nets": 9, "antenna__violating__pins": 10, "route__antenna_violation__count": 9, "antenna_diodes_count": 75, "design__instance__count__class:antenna_cell": 75, "route__net": 10248, "route__net__special": 2, "route__drc_errors__iter:1": 6195, "route__wirelength__iter:1": 358139, "route__drc_errors__iter:2": 2224, "route__wirelength__iter:2": 354361, "route__drc_errors__iter:3": 1939, "route__wirelength__iter:3": 353739, "route__drc_errors__iter:4": 205, "route__wirelength__iter:4": 353050, "route__drc_errors__iter:5": 7, "route__wirelength__iter:5": 353083, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 353086, "route__drc_errors": 0, "route__wirelength": 353086, "route__vias": 76094, "route__vias__singlecut": 76094, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1113.75, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3035523862634766, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.29365263829521254, "timing__hold__ws__corner:min_tt_025C_1v80": 0.332700432176529, "timing__setup__ws__corner:min_tt_025C_1v80": 2.794256016770585, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.3327, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.715871, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 72, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3327451464101104, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.318043905769152, "timing__hold__ws__corner:min_ss_100C_1v60": 0.04071432195513833, "timing__setup__ws__corner:min_ss_100C_1v60": -1.4514603263456265, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -26.680695741262074, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.4514603263456265, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.913547, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.663898, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28909017664648023, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.28200106936684755, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11206347278438059, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.501568134555482, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112063, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.175412, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3185962417395241, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3093023424929326, "timing__hold__ws__corner:max_tt_025C_1v80": 0.34691006604827984, "timing__setup__ws__corner:max_tt_025C_1v80": 2.4318308055589757, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.34691, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.458833, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 105, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.35632206527245597, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.34115641832716254, "timing__hold__ws__corner:max_ss_100C_1v60": -0.015607293676979935, "timing__setup__ws__corner:max_ss_100C_1v60": -2.0931461600881693, "timing__hold__tns__corner:max_ss_100C_1v60": -0.029209746559390994, "timing__setup__tns__corner:max_ss_100C_1v60": -44.16997026489589, "timing__hold__wns__corner:max_ss_100C_1v60": -0.015607293676979935, "timing__setup__wns__corner:max_ss_100C_1v60": -2.0931461600881693, "timing__hold_vio__count__corner:max_ss_100C_1v60": 2, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.951504, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.179962, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29838241055848774, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.29270428576075647, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1218158941531102, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.250065308871271, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.121816, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.007337, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 163, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79913, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000870133, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000882595, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000246, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000882595, "design_powergrid__voltage__worst": 0.000882595, "design_powergrid__voltage__worst__net:VPWR": 1.79913, "design_powergrid__drop__worst": 0.000882595, "design_powergrid__drop__worst__net:VPWR": 0.000870133, "design_powergrid__voltage__worst__net:VGND": 0.000882595, "design_powergrid__drop__worst__net:VGND": 0.000882595, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00025, "ir__drop__worst": 0.00087, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}