// Seed: 641803233
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    output wand id_6,
    input wor id_7,
    input wire id_8
    , id_25,
    input tri0 id_9,
    output wor id_10,
    input tri id_11,
    input tri id_12,
    output uwire id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    output wand id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23
);
  wire id_26;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd18
) (
    input  wire  id_0,
    output tri0  _id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  wire  id_7,
    output wor   id_8,
    input  wire  id_9,
    output tri1  id_10
);
  wire id_12;
  wire id_13;
  logic ['b0 : id_1] id_14;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_6,
      id_10,
      id_9,
      id_8,
      id_8,
      id_9,
      id_6,
      id_5,
      id_10,
      id_0,
      id_6,
      id_8,
      id_5,
      id_10,
      id_7,
      id_8,
      id_7,
      id_4,
      id_10,
      id_6,
      id_0,
      id_0
  );
  assign modCall_1.id_13 = 0;
endmodule
