
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parallel_out[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    1.89    0.01    0.09    0.09 ^ parallel_out[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         parallel_out[0] (net)
                  0.01    0.00    0.09 ^ _41_/B (MUX2_X1)
     1    1.59    0.01    0.03    0.12 ^ _41_/Z (MUX2_X1)
                                         _13_ (net)
                  0.01    0.00    0.12 ^ _42_/A (MUX2_X2)
     1    1.73    0.01    0.03    0.15 ^ _42_/Z (MUX2_X2)
                                         _14_ (net)
                  0.01    0.00    0.15 ^ _43_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.18 ^ _43_/ZN (AND2_X2)
                                         _01_ (net)
                  0.01    0.00    0.18 ^ parallel_out[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: en (input port clocked by core_clock)
Endpoint: parallel_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ en (in)
                                         en (net)
                  0.00    0.00    0.20 ^ _36_/A (BUF_X4)
     8   15.36    0.01    0.02    0.22 ^ _36_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _37_/S (MUX2_X1)
     1    1.56    0.01    0.06    0.28 v _37_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _39_/A (MUX2_X2)
     1    1.57    0.01    0.05    0.33 v _39_/Z (MUX2_X2)
                                         _12_ (net)
                  0.01    0.00    0.33 v _40_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.36 v _40_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.36 v parallel_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: en (input port clocked by core_clock)
Endpoint: parallel_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ en (in)
                                         en (net)
                  0.00    0.00    0.20 ^ _36_/A (BUF_X4)
     8   15.36    0.01    0.02    0.22 ^ _36_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _37_/S (MUX2_X1)
     1    1.56    0.01    0.06    0.28 v _37_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _39_/A (MUX2_X2)
     1    1.57    0.01    0.05    0.33 v _39_/Z (MUX2_X2)
                                         _12_ (net)
                  0.01    0.00    0.33 v _40_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.36 v _40_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.36 v parallel_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parallel_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.99e-05   1.12e-06   6.26e-07   5.16e-05  66.3%
Combinational          1.86e-05   6.31e-06   1.35e-06   2.62e-05  33.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.84e-05   7.43e-06   1.98e-06   7.79e-05 100.0%
                          87.9%       9.5%       2.5%
