# basics uvm_testbench for uvm beginner
**Stage1**
only use top, dut(buffer), uvm_test, uvm_env, interface.
go to the --> https://www.edaplayground.com/x/TqAs

**Stage2**
add uvm_agent, uvm_driver, uvm_monitor, uvm_sequencer, uvm_sequence, uvm_transaction.

**Stage3**
add virtual sequencer.

**Stage4**
add functional coverage

**Stage5**
add SRAM

**Stage6**
make APB VIP

**Stage7**
make AXI VIP

**Stage8**
make RAL

later stage ...
  verilog
  
  systemverilog, systemverilog testbench for small IP
  
  perl
  
  python
  
  regular expression
  
  makefile
  
  ipxact
    https://blog.naver.com/PostView.naver?blogId=doksg&logNo=222485928356

  formal verification vs dynamic verification

  VIP: AHB, ATB, ACE, UART, I2C, SPI
    



