<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

Modules for ED25519 operations, PCIe data handling, SHA-512 processing, and various hardware components.


## Files
- **[areset_sync.sv](areset_sync.sv.md)**: Implements an asynchronous reset synchronizer module using Xilinx Parameterized Macros.
- **[dma_result.sv](dma_result.sv.md)**: Implements a DMA result module for PCIe data handling with various input and output signals.
- **[dual_clock_showahead_fifo.sv](dual_clock_showahead_fifo.sv.md)**: Implements a dual-clock show-ahead FIFO module with configurable parameters and asynchronous FIFO instantiation.
- **[ed25519_add_modp.sv](ed25519_add_modp.sv.md)**: Implements a module for modular addition of ED25519 numbers using piped adders.
- **[ed25519_mul_modp.sv](ed25519_mul_modp.sv.md)**: Implements a hardware module for modular multiplication using the Ed25519 curve in SystemVerilog.
- **[ed25519_point_add.sv](ed25519_point_add.sv.md)**: Implements an ED25519 point addition module using modular arithmetic operations in SystemVerilog.
- **[ed25519_point_dbl.sv](ed25519_point_dbl.sv.md)**: Implements the ED25519 point doubling operation using modular arithmetic in Verilog.
- **[ed25519_sigverify_0.sv](ed25519_sigverify_0.sv.md)**: Implements a module for dispatching, processing, and merging ED25519 signature verification tasks using a round-robin policy.
- **[ed25519_sigverify_1.sv](ed25519_sigverify_1.sv.md)**: Implements an ED25519 signature verification module with clock domain crossing and metadata handling.
- **[ed25519_sigverify_2.sv](ed25519_sigverify_2.sv.md)**: Implements an ED25519 signature verification module with state management and modular multiplication.
- **[ed25519_sigverify_dsdp_mul.sv](ed25519_sigverify_dsdp_mul.sv.md)**: Implements a Verilog module for Ed25519 signature verification using double-scalar multiplication.
- **[ed25519_sigverify_ecc.sv](ed25519_sigverify_ecc.sv.md)**: Implements a multi-stage pipeline for ECC operations on Ed25519 signatures with various arithmetic operations.
- **[ed25519_sub_modp.sv](ed25519_sub_modp.sv.md)**: Implements a module for subtraction modulo a prime number in the Ed25519 signature scheme.
- **[key_store.sv](key_store.sv.md)**: Implements a key store module with FIFO and dual-port RAM for data storage and retrieval.
- **[mul_const_ED25519_L0_133.svh](mul_const_ED25519_L0_133.svh.md)**: Implements logic for constant multiplication in the ED25519 algorithm using shift-add operations.
- **[mul_const_ED25519_L0_260.svh](mul_const_ED25519_L0_260.svh.md)**: Implements logic for multiplying constants in the ED25519 algorithm using shift-add operations.
- **[mul_const_ED25519_L0_6.svh](mul_const_ED25519_L0_6.svh.md)**: Implements logic for ED25519 constant multiplication with shift and add operations.
- **[mul_wide.sv](mul_wide.sv.md)**: Implements a parameterized wide multiplier module with various multiplication strategies in SystemVerilog.
- **[mul_wide_17nx26_dsp48e2.svh](mul_wide_17nx26_dsp48e2.svh.md)**: Implements a wide multiplier using DSP48E2 blocks for 17x26-bit multiplication in Verilog.
- **[pcie_inorder.sv](pcie_inorder.sv.md)**: Implements a PCIe inorder module with dual-port RAM for data handling and address matching.
- **[pcie_tr_ext.sv](pcie_tr_ext.sv.md)**: Implements a PCIe transaction extension module with buffering and signal verification.
- **[schl_cpu.sv](schl_cpu.sv.md)**: Implements a simplified N-thread RISC CPU architecture for scheduling the Solana SigVerify algorithm on a Xilinx Virtex UltraScale+ FPGA.
- **[schl_cpu_instr_rom.sv](schl_cpu_instr_rom.sv.md)**: Implements a dual-port instruction ROM module with parameterized width and depth.
- **[sha512_block.sv](sha512_block.sv.md)**: Implements a SHA-512 hashing block in SystemVerilog, following RFC6234 specifications.
- **[sha512_modq.sv](sha512_modq.sv.md)**: Implements a SHA-512 module with modular reduction for cryptographic operations in Verilog.
- **[sha512_modq_meta.sv](sha512_modq_meta.sv.md)**: Implements a SystemVerilog module for SHA-512 with modular arithmetic and metadata handling.
- **[sha512_msgseq.sv](sha512_msgseq.sv.md)**: Implements SHA-512 message scheduling logic using auxiliary round modules for data processing.
- **[sha512_pre.sv](sha512_pre.sv.md)**: Implements a SHA-512 preprocessing module with input/output logic and state management.
- **[sha512_round.sv](sha512_round.sv.md)**: Implements a SHA-512 round module in SystemVerilog for cryptographic hash computation.
- **[sha512_sch.sv](sha512_sch.sv.md)**: Implements a SHA-512 scheduler module in SystemVerilog with input/output logic and RAM management.
- **[showahead_fifo.sv](showahead_fifo.sv.md)**: Implements a parameterized show-ahead FIFO module with synchronous read/write operations and error handling.
- **[simple_dual_port_ram.sv](simple_dual_port_ram.sv.md)**: Implements a simple dual-port RAM module with configurable parameters for address and data width.
- **[tid_inorder.sv](tid_inorder.sv.md)**: Implements a module to ensure in-order transaction processing with timestamp-based reordering and RAM storage.
- **[top_f1.sv](top_f1.sv.md)**: Implements the `top_f1` module for handling PCIe, DMA, and DDR interfaces with various signal processing and verification stages.
- **[wd_pkg.sv](wd_pkg.sv.md)**: Defines parameters, data structures, and modules for signature verification and pipelined operations in a hardware design.

---
Made with ❤️ by [Driver](https://www.driver.ai/)