/*  START OF:	cache_threshold_data.incl.pl1		  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  */

	/*  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  * */
	/*									*/
	/* This include file is used by cache_threshold_defaults_ and monitor_cache to provide	*/
	/* for comparing the acceptable cache memory error rates.				*/
	/* Created: 2/84 by GA Texada							*/
	/*									*/
	/*  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  * */

	
	
dcl cache_threshold_datap ptr,

  1 cache_threshold_data aligned based(cache_threshold_datap),

    2 pri_dir_parity     fixed bin (35),		/* All cache types				*/
						/* PFR bit 32				*/
    2 port_buffer(4)     fixed bin (35),		/* DPS8 cache types all 4 ports		*/
						/* EFR bits 36-39				*/
    2 pri_dir	     fixed bin (35),		/* DPS8 cache types				*/
						/* EFR bit 40				*/
    2 wno_parity_any_port fixed bin (35),		/* DPS8 NON VS&SC only			*/
						/* EFR bit 41				*/
    2 dup_dir_parity(4)     fixed bin (35),		/* DPS8 VS&SC only, lvl 0-3			*/
						/* EFR bits 42-45				*/
    2 dup_dir_multimatch fixed bin (35),		/* DPS8 cache types				*/
						/* EFR bit 46				*/
    2 pad(5) fixed bin(35),				/* UNUSED in the error counter array		*/
	
 cache_threshold_data_array(17) fixed bin(35) aligned based(cache_threshold_datap);


/*  END OF:	cache_threshold_data.incl.pl1		  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  *  */
