# Reading D:/file/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do fft8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/file/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp {C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp/fft8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:21 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp" C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp/fft8.v 
# -- Compiling module fft8
# 
# Top level modules:
# 	fft8
# End time: 22:38:21 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp {C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:21 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp" C:/Users/30226/Desktop/git/workpace/dsp_ref_files/dsp/butterfly.v 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 22:38:21 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlib work1
vmap work1 work1
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work1 work1 
# Modifying modelsim.ini
# reading D:/file/Quartus/modelsim_ase/win32aloem/../modelsim.ini
# Loading project test
