Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 12:19:11 2023
| Host         : martin-msi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div_i/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.045        0.000                      0                   48        0.116        0.000                      0                   48        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.045        0.000                      0                   48        0.116        0.000                      0                   48        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.589ns (23.800%)  route 1.886ns (76.200%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     7.038    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[10]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.589ns (23.800%)  route 1.886ns (76.200%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     7.038    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[11]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.589ns (23.800%)  route 1.886ns (76.200%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     7.038    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[8]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.589ns (23.800%)  route 1.886ns (76.200%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     7.038    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[9]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y97         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.589ns (23.886%)  route 1.877ns (76.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.644     7.029    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[0]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.589ns (23.886%)  route 1.877ns (76.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.644     7.029    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[1]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.589ns (23.886%)  route 1.877ns (76.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.644     7.029    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[2]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.589ns (23.886%)  route 1.877ns (76.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.644     7.029    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260    14.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[3]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.352    14.083    clk_div_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.589ns (23.344%)  route 1.934ns (76.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.701     7.086    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.242    14.294    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[20]/C
                         clock pessimism              0.269    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.352    14.176    clk_div_i/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 clk_div_i/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.589ns (23.344%)  route 1.934ns (76.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.352     4.563    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.379     4.942 r  clk_div_i/cnt_reg[22]/Q
                         net (fo=3, routed)           0.687     5.629    clk_div_i/cnt_reg[22]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.734 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     6.280    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     6.385 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.701     7.086    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.242    14.294    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[21]/C
                         clock pessimism              0.269    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.352    14.176    clk_div_i/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  7.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.192%)  route 0.130ns (26.808%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[18]/Q
                         net (fo=3, routed)           0.129     1.755    clk_div_i/cnt_reg[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  clk_div_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    clk_div_i/cnt_reg[16]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  clk_div_i/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    clk_div_i/cnt_reg[20]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.994    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_div_i/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.366ns (73.787%)  route 0.130ns (26.213%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[18]/Q
                         net (fo=3, routed)           0.129     1.755    clk_div_i/cnt_reg[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  clk_div_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    clk_div_i/cnt_reg[16]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  clk_div_i/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    clk_div_i/cnt_reg[20]_i_1_n_5
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.994    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_div_i/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.391ns (75.045%)  route 0.130ns (24.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[18]/Q
                         net (fo=3, routed)           0.129     1.755    clk_div_i/cnt_reg[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  clk_div_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    clk_div_i/cnt_reg[16]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  clk_div_i/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    clk_div_i/cnt_reg[20]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.994    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_div_i/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.391ns (75.045%)  route 0.130ns (24.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[18]/Q
                         net (fo=3, routed)           0.129     1.755    clk_div_i/cnt_reg[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  clk_div_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    clk_div_i/cnt_reg[16]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  clk_div_i/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    clk_div_i/cnt_reg[20]_i_1_n_4
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.828     1.994    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clk_div_i/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_i/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.752    clk_div_i/cnt_reg[6]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  clk_div_i/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    clk_div_i/cnt_reg[4]_i_1_n_5
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_i/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[18]/Q
                         net (fo=3, routed)           0.129     1.755    clk_div_i/cnt_reg[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  clk_div_i/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    clk_div_i/cnt_reg[16]_i_1_n_5
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_i/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.628%)  route 0.138ns (35.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[10]/Q
                         net (fo=3, routed)           0.138     1.763    clk_div_i/cnt_reg[10]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  clk_div_i/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clk_div_i/cnt_reg[8]_i_1_n_5
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[10]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_i/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.252ns (64.426%)  route 0.139ns (35.574%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[14]/Q
                         net (fo=3, routed)           0.139     1.764    clk_div_i/cnt_reg[14]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  clk_div_i/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    clk_div_i/cnt_reg[12]_i_1_n_5
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_i/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_i/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.752    clk_div_i/cnt_reg[6]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.896 r  clk_div_i/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    clk_div_i/cnt_reg[4]_i_1_n_4
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clk_div_i/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.786%)  route 0.129ns (31.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div_i/cnt_reg[18]/Q
                         net (fo=3, routed)           0.129     1.755    clk_div_i/cnt_reg[18]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.899 r  clk_div_i/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    clk_div_i/cnt_reg[16]_i_1_n_4
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div_i/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clk_div_i/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div_i/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div_i/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clk_div_i/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clk_div_i/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clk_div_i/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    clk_div_i/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    clk_div_i/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    clk_div_i/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk_div_i/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk_div_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk_div_i/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk_div_i/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_i/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    clk_div_i/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snake_i/sreg_i_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 3.645ns (58.568%)  route 2.578ns (41.432%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE                         0.000     0.000 r  snake_i/sreg_i_reg[0]/C
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.379     0.379 r  snake_i/sreg_i_reg[0]/Q
                         net (fo=3, routed)           2.578     2.957    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.266     6.223 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.223    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 3.677ns (59.790%)  route 2.473ns (40.210%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  snake_i/sreg_i_reg[2]/Q
                         net (fo=3, routed)           2.473     2.852    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.298     6.150 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.150    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.602ns  (logic 3.676ns (65.626%)  route 1.926ns (34.374%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[4]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  snake_i/sreg_i_reg[4]/Q
                         net (fo=3, routed)           1.926     2.305    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.297     5.602 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.602    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.576ns  (logic 3.660ns (65.638%)  route 1.916ns (34.362%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[1]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  snake_i/sreg_i_reg[1]/Q
                         net (fo=3, routed)           1.916     2.295    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.281     5.576 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.576    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.547ns  (logic 3.781ns (68.163%)  route 1.766ns (31.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[3]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  snake_i/sreg_i_reg[3]/Q
                         net (fo=3, routed)           1.766     2.114    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.433     5.547 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.547    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.416ns  (logic 3.677ns (67.890%)  route 1.739ns (32.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[10]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  snake_i/sreg_i_reg[10]/Q
                         net (fo=3, routed)           1.739     2.118    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.298     5.416 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.416    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.415ns  (logic 3.797ns (70.108%)  route 1.619ns (29.892%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[15]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  snake_i/sreg_i_reg[15]/Q
                         net (fo=3, routed)           1.619     1.967    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.449     5.415 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.415    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.399ns  (logic 3.801ns (70.406%)  route 1.598ns (29.594%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[14]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  snake_i/sreg_i_reg[14]/Q
                         net (fo=3, routed)           1.598     1.946    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.453     5.399 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.399    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.283ns  (logic 3.679ns (69.637%)  route 1.604ns (30.363%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[13]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  snake_i/sreg_i_reg[13]/Q
                         net (fo=3, routed)           1.604     1.983    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.300     5.283 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.283    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.224ns  (logic 3.786ns (72.473%)  route 1.438ns (27.527%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[7]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  snake_i/sreg_i_reg[7]/Q
                         net (fo=3, routed)           1.438     1.786    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.438     5.224 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.224    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snake_i/sreg_i_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.984%)  route 0.119ns (39.016%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[12]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_i/sreg_i_reg[12]/Q
                         net (fo=3, routed)           0.119     0.260    snake_i/Q[12]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  snake_i/sreg_i[11]_i_1/O
                         net (fo=1, routed)           0.000     0.305    snake_i/p_2_in[11]
    SLICE_X0Y67          FDRE                                         r  snake_i/sreg_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.020%)  route 0.158ns (45.980%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[11]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_i/sreg_i_reg[11]/Q
                         net (fo=3, routed)           0.158     0.299    snake_i/Q[11]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.045     0.344 r  snake_i/sreg_i[12]_i_1/O
                         net (fo=1, routed)           0.000     0.344    snake_i/p_2_in[12]
    SLICE_X1Y67          FDRE                                         r  snake_i/sreg_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.184ns (51.309%)  route 0.175ns (48.691%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[10]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_i/sreg_i_reg[10]/Q
                         net (fo=3, routed)           0.175     0.316    snake_i/Q[10]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.043     0.359 r  snake_i/sreg_i[9]_i_1/O
                         net (fo=1, routed)           0.000     0.359    snake_i/p_2_in[9]
    SLICE_X0Y67          FDRE                                         r  snake_i/sreg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.183ns (50.876%)  route 0.177ns (49.124%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[5]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_i/sreg_i_reg[5]/Q
                         net (fo=3, routed)           0.177     0.318    snake_i/Q[5]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.042     0.360 r  snake_i/sreg_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.360    snake_i/p_2_in[6]
    SLICE_X0Y67          FDRE                                         r  snake_i/sreg_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.283%)  route 0.177ns (48.717%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[5]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_i/sreg_i_reg[5]/Q
                         net (fo=3, routed)           0.177     0.318    snake_i/Q[5]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.045     0.363 r  snake_i/sreg_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    snake_i/p_2_in[4]
    SLICE_X0Y67          FDRE                                         r  snake_i/sreg_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.881%)  route 0.180ns (49.119%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[12]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_i/sreg_i_reg[12]/Q
                         net (fo=3, routed)           0.180     0.321    snake_i/Q[12]
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  snake_i/sreg_i[13]_i_1/O
                         net (fo=1, routed)           0.000     0.366    snake_i/p_2_in[13]
    SLICE_X1Y67          FDRE                                         r  snake_i/sreg_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (49.974%)  route 0.186ns (50.026%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[1]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  snake_i/sreg_i_reg[1]/Q
                         net (fo=3, routed)           0.186     0.327    snake_i/Q[1]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.045     0.372 r  snake_i/sreg_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.372    snake_i/p_2_in[0]
    SLICE_X0Y74          FDSE                                         r  snake_i/sreg_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.226ns (59.743%)  route 0.152ns (40.257%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[8]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  snake_i/sreg_i_reg[8]/Q
                         net (fo=3, routed)           0.152     0.280    snake_i/Q[8]
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.098     0.378 r  snake_i/sreg_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.378    snake_i/p_2_in[7]
    SLICE_X0Y67          FDRE                                         r  snake_i/sreg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.227ns (56.164%)  route 0.177ns (43.836%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[7]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  snake_i/sreg_i_reg[7]/Q
                         net (fo=3, routed)           0.177     0.305    snake_i/Q[7]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.099     0.404 r  snake_i/sreg_i[8]_i_1/O
                         net (fo=1, routed)           0.000     0.404    snake_i/p_2_in[8]
    SLICE_X0Y67          FDRE                                         r  snake_i/sreg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snake_i/sreg_i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            snake_i/sreg_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.227ns (56.152%)  route 0.177ns (43.848%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  snake_i/sreg_i_reg[3]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  snake_i/sreg_i_reg[3]/Q
                         net (fo=3, routed)           0.177     0.305    snake_i/Q[3]
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.099     0.404 r  snake_i/sreg_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    snake_i/p_2_in[2]
    SLICE_X0Y74          FDRE                                         r  snake_i/sreg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 1.648ns (26.516%)  route 4.567ns (73.484%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.701     6.215    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.242     4.294    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 1.648ns (26.516%)  route 4.567ns (73.484%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.701     6.215    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.242     4.294    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 1.648ns (26.516%)  route 4.567ns (73.484%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.701     6.215    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.242     4.294    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 1.648ns (26.516%)  route 4.567ns (73.484%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.701     6.215    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.242     4.294    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clk_div_i/cnt_reg[23]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 1.648ns (26.723%)  route 4.519ns (73.277%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     6.167    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260     4.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 1.648ns (26.723%)  route 4.519ns (73.277%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     6.167    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260     4.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 1.648ns (26.723%)  route 4.519ns (73.277%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     6.167    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260     4.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 1.648ns (26.723%)  route 4.519ns (73.277%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.652     6.167    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260     4.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_i/cnt_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.158ns  (logic 1.648ns (26.762%)  route 4.510ns (73.238%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.644     6.158    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260     4.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.158ns  (logic 1.648ns (26.762%)  route 4.510ns (73.238%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.320     4.758    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.105     4.863 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.546     5.409    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.105     5.514 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.644     6.158    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.260     4.312    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk_div_i/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.365ns (14.993%)  route 2.067ns (85.007%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.183     2.432    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.365ns (14.993%)  route 2.067ns (85.007%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.183     2.432    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[13]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.365ns (14.993%)  route 2.067ns (85.007%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.183     2.432    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.432ns  (logic 0.365ns (14.993%)  route 2.067ns (85.007%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.183     2.432    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clk_div_i/cnt_reg[15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.469ns  (logic 0.365ns (14.766%)  route 2.105ns (85.234%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.220     2.469    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.469ns  (logic 0.365ns (14.766%)  route 2.105ns (85.234%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.220     2.469    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.469ns  (logic 0.365ns (14.766%)  route 2.105ns (85.234%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.220     2.469    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.469ns  (logic 0.365ns (14.766%)  route 2.105ns (85.234%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.220     2.469    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clk_div_i/cnt_reg[19]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.501ns  (logic 0.365ns (14.577%)  route 2.136ns (85.423%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.252     2.501    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clk_div_i/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.501ns  (logic 0.365ns (14.577%)  route 2.136ns (85.423%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           1.665     1.940    clk_div_i/CPU_RESETN_IBUF
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  clk_div_i/cnt[0]_i_4/O
                         net (fo=1, routed)           0.219     2.204    clk_div_i/cnt[0]_i_4_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  clk_div_i/cnt[0]_i_1/O
                         net (fo=24, routed)          0.252     2.501    clk_div_i/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    clk_div_i/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_i/cnt_reg[5]/C





