

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Aug 12 01:03:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.367|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1017|  1017|  1017|  1017|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1015|  1015|         3|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    324|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    338|    -|
|Register         |        -|      -|     105|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     105|    662|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_1225_p2         |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_1450_p2         |     +    |      0|  0|  15|           8|           1|
    |add_ln1494_1_fu_1438_p2     |     +    |      0|  0|   8|           9|           9|
    |add_ln1494_fu_1371_p2       |     +    |      0|  0|   8|           9|           9|
    |add_ln203_fu_1524_p2        |     +    |      0|  0|   8|           8|           8|
    |c_fu_1444_p2                |     +    |      0|  0|  13|           4|           1|
    |f_fu_1231_p2                |     +    |      0|  0|  12|           3|           1|
    |r_fu_1297_p2                |     +    |      0|  0|  13|           4|           1|
    |sub_ln1494_1_fu_1432_p2     |     -    |      0|  0|   8|           9|           9|
    |sub_ln1494_fu_1365_p2       |     -    |      0|  0|   8|           9|           9|
    |sub_ln203_fu_1518_p2        |     -    |      0|  0|   8|           8|           8|
    |and_ln29_fu_1291_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_523            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_1219_p2        |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_1237_p2        |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_100_fu_1569_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_101_fu_1583_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_102_fu_1597_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_1551_p2      |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_1285_p2        |   icmp   |      0|  0|   9|           4|           3|
    |ap_condition_598            |    or    |      0|  0|   2|           1|           1|
    |ap_condition_696            |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_1303_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_1394_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_1213_p2          |    or    |      0|  0|   5|           5|           1|
    |select_ln13_1_fu_1325_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_1333_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_1400_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_1456_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_1309_p3      |  select  |      0|  0|   4|           1|           1|
    |select_ln29_100_fu_1243_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_101_fu_1251_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_102_fu_1263_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_103_fu_1271_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_1_fu_1575_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_1589_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_3_fu_1603_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_1557_p3      |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_1279_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 324|         191|         205|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_1002_p4             |   9|          2|    3|          6|
    |ap_phi_mux_phi_ln1494_1_phi_fu_1076_p26   |  59|         14|   14|        196|
    |ap_phi_mux_phi_ln1494_2_phi_fu_1120_p26   |  59|         14|   14|        196|
    |ap_phi_mux_phi_ln1494_3_phi_fu_1164_p26   |  59|         14|   14|        196|
    |ap_phi_mux_r_0_phi_fu_1024_p4             |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter2_phi_ln1494_reg_1042  |  59|         14|   14|        196|
    |c_0_reg_1031                              |   9|          2|    4|          8|
    |f_0_reg_998                               |   9|          2|    3|          6|
    |indvar_flatten88_reg_987                  |   9|          2|   10|         20|
    |indvar_flatten_reg_1009                   |   9|          2|    8|         16|
    |r_0_reg_1020                              |   9|          2|    4|          8|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 338|         78|   95|        864|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln1494_1_reg_1732                     |   9|   0|    9|          0|
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln1494_reg_1042  |  14|   0|   14|          0|
    |ap_phi_reg_pp0_iter2_phi_ln1494_reg_1042  |  14|   0|   14|          0|
    |c_0_reg_1031                              |   4|   0|    4|          0|
    |f_0_reg_998                               |   3|   0|    3|          0|
    |icmp_ln10_reg_1624                        |   1|   0|    1|          0|
    |icmp_ln10_reg_1624_pp0_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten88_reg_987                  |  10|   0|   10|          0|
    |indvar_flatten_reg_1009                   |   8|   0|    8|          0|
    |r_0_reg_1020                              |   4|   0|    4|          0|
    |select_ln13_1_reg_1643                    |   4|   0|    4|          0|
    |select_ln13_1_reg_1643_pp0_iter1_reg      |   4|   0|    4|          0|
    |select_ln13_reg_1639                      |   4|   0|    4|          0|
    |select_ln13_reg_1639_pp0_iter1_reg        |   4|   0|    4|          0|
    |select_ln29_101_reg_1633                  |   3|   0|    3|          0|
    |select_ln29_101_reg_1633_pp0_iter1_reg    |   3|   0|    3|          0|
    |zext_ln1494_2_reg_1650                    |   9|   0|   64|         55|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 105|   0|  160|         55|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     max_pool_1    | return value |
|conv_out_0_V_address0       | out |    8|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_ce0            | out |    1|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_q0             |  in |   14|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_address1       | out |    8|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_ce1            | out |    1|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_q1             |  in |   14|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_1_V_address0       | out |    8|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_ce0            | out |    1|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_q0             |  in |   14|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_address1       | out |    8|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_ce1            | out |    1|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_q1             |  in |   14|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_2_V_address0       | out |    8|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_ce0            | out |    1|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_q0             |  in |   14|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_address1       | out |    8|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_ce1            | out |    1|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_q1             |  in |   14|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_3_V_address0       | out |    8|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_ce0            | out |    1|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_q0             |  in |   14|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_address1       | out |    8|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_ce1            | out |    1|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_q1             |  in |   14|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_4_V_address0       | out |    8|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_ce0            | out |    1|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_q0             |  in |   14|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_address1       | out |    8|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_ce1            | out |    1|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_q1             |  in |   14|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_5_V_address0       | out |    8|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_ce0            | out |    1|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_q0             |  in |   14|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_address1       | out |    8|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_ce1            | out |    1|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_q1             |  in |   14|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_6_V_address0       | out |    8|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_ce0            | out |    1|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_q0             |  in |   14|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_address1       | out |    8|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_ce1            | out |    1|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_q1             |  in |   14|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_7_V_address0       | out |    8|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_ce0            | out |    1|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_q0             |  in |   14|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_address1       | out |    8|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_ce1            | out |    1|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_q1             |  in |   14|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_8_V_address0       | out |    8|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_ce0            | out |    1|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_q0             |  in |   14|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_address1       | out |    8|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_ce1            | out |    1|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_q1             |  in |   14|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_9_V_address0       | out |    8|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_ce0            | out |    1|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_q0             |  in |   14|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_address1       | out |    8|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_ce1            | out |    1|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_q1             |  in |   14|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_10_V_address0      | out |    8|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_ce0           | out |    1|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_q0            |  in |   14|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_address1      | out |    8|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_ce1           | out |    1|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_q1            |  in |   14|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_11_V_address0      | out |    8|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_ce0           | out |    1|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_q0            |  in |   14|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_address1      | out |    8|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_ce1           | out |    1|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_q1            |  in |   14|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_12_V_address0      | out |    8|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_ce0           | out |    1|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_q0            |  in |   14|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_address1      | out |    8|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_ce1           | out |    1|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_q1            |  in |   14|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_13_V_address0      | out |    8|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_ce0           | out |    1|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_q0            |  in |   14|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_address1      | out |    8|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_ce1           | out |    1|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_q1            |  in |   14|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_14_V_address0      | out |    8|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_ce0           | out |    1|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_q0            |  in |   14|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_address1      | out |    8|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_ce1           | out |    1|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_q1            |  in |   14|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_15_V_address0      | out |    8|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_ce0           | out |    1|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_q0            |  in |   14|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_address1      | out |    8|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_ce1           | out |    1|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_q1            |  in |   14|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_16_V_address0      | out |    8|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_ce0           | out |    1|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_q0            |  in |   14|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_address1      | out |    8|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_ce1           | out |    1|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_q1            |  in |   14|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_17_V_address0      | out |    8|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_ce0           | out |    1|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_q0            |  in |   14|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_address1      | out |    8|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_ce1           | out |    1|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_q1            |  in |   14|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_18_V_address0      | out |    8|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_ce0           | out |    1|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_q0            |  in |   14|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_address1      | out |    8|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_ce1           | out |    1|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_q1            |  in |   14|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_19_V_address0      | out |    8|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_ce0           | out |    1|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_q0            |  in |   14|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_address1      | out |    8|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_ce1           | out |    1|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_q1            |  in |   14|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_20_V_address0      | out |    8|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_ce0           | out |    1|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_q0            |  in |   14|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_address1      | out |    8|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_ce1           | out |    1|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_q1            |  in |   14|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_21_V_address0      | out |    8|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_ce0           | out |    1|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_q0            |  in |   14|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_address1      | out |    8|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_ce1           | out |    1|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_q1            |  in |   14|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_22_V_address0      | out |    8|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_ce0           | out |    1|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_q0            |  in |   14|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_address1      | out |    8|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_ce1           | out |    1|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_q1            |  in |   14|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_23_V_address0      | out |    8|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_ce0           | out |    1|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_q0            |  in |   14|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_address1      | out |    8|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_ce1           | out |    1|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_q1            |  in |   14|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_24_V_address0      | out |    8|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_ce0           | out |    1|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_q0            |  in |   14|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_address1      | out |    8|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_ce1           | out |    1|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_q1            |  in |   14|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_25_V_address0      | out |    8|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_ce0           | out |    1|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_q0            |  in |   14|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_address1      | out |    8|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_ce1           | out |    1|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_q1            |  in |   14|  ap_memory |   conv_out_25_V   |     array    |
|max_pool_out_0_V_address0   | out |    7|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_0_V_ce0        | out |    1|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_0_V_we0        | out |    1|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_0_V_d0         | out |   14|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_1_V_address0   | out |    7|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_1_V_ce0        | out |    1|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_1_V_we0        | out |    1|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_1_V_d0         | out |   14|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_2_V_address0   | out |    7|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_2_V_ce0        | out |    1|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_2_V_we0        | out |    1|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_2_V_d0         | out |   14|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_3_V_address0   | out |    7|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_3_V_ce0        | out |    1|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_3_V_we0        | out |    1|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_3_V_d0         | out |   14|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_4_V_address0   | out |    7|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_4_V_ce0        | out |    1|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_4_V_we0        | out |    1|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_4_V_d0         | out |   14|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_5_V_address0   | out |    7|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_5_V_ce0        | out |    1|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_5_V_we0        | out |    1|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_5_V_d0         | out |   14|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_6_V_address0   | out |    7|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_6_V_ce0        | out |    1|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_6_V_we0        | out |    1|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_6_V_d0         | out |   14|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_7_V_address0   | out |    7|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_7_V_ce0        | out |    1|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_7_V_we0        | out |    1|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_7_V_d0         | out |   14|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_8_V_address0   | out |    7|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_8_V_ce0        | out |    1|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_8_V_we0        | out |    1|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_8_V_d0         | out |   14|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_9_V_address0   | out |    7|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_9_V_ce0        | out |    1|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_9_V_we0        | out |    1|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_9_V_d0         | out |   14|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_10_V_address0  | out |    7|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_10_V_ce0       | out |    1|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_10_V_we0       | out |    1|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_10_V_d0        | out |   14|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_11_V_address0  | out |    7|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_11_V_ce0       | out |    1|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_11_V_we0       | out |    1|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_11_V_d0        | out |   14|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_12_V_address0  | out |    7|  ap_memory | max_pool_out_12_V |     array    |
|max_pool_out_12_V_ce0       | out |    1|  ap_memory | max_pool_out_12_V |     array    |
|max_pool_out_12_V_we0       | out |    1|  ap_memory | max_pool_out_12_V |     array    |
|max_pool_out_12_V_d0        | out |   14|  ap_memory | max_pool_out_12_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

