// Seed: 254290244
module module_0 (
    input supply1 id_0
    , id_30,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply1 id_7
    , id_31,
    output wor id_8,
    input wire id_9,
    input uwire id_10,
    output tri id_11,
    input tri id_12,
    input supply1 id_13,
    input supply1 id_14
    , id_32,
    input supply1 id_15,
    input tri0 id_16,
    input tri id_17,
    input wor id_18,
    input supply0 id_19,
    input supply0 id_20,
    output supply0 id_21,
    output tri0 id_22,
    output tri0 id_23,
    input uwire id_24,
    input wire id_25,
    input uwire id_26,
    input uwire id_27,
    output wor id_28
);
  assign id_22 = id_31;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3
    , id_10,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    input supply1 id_7,
    output wire id_8
);
  wire id_11;
  module_0(
      id_0,
      id_2,
      id_1,
      id_7,
      id_6,
      id_1,
      id_7,
      id_7,
      id_8,
      id_5,
      id_2,
      id_8,
      id_5,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_8,
      id_8,
      id_6,
      id_5,
      id_5,
      id_4,
      id_0,
      id_6
  );
endmodule
