// Seed: 1950689290
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8,
    output logic id_9,
    output logic id_10
);
  assign id_9 = 1;
  type_0 id_11 (
      .id_0(1),
      .id_1(1)
  );
  logic id_12;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input reg id_2
);
  always @(posedge 1) begin
    id_7 <= id_2;
    #1;
  end
  reg id_11 = id_2;
  defparam id_12.id_13 = 1'b0;
endmodule
