Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'ADC_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o ADC_test_map.ncd ADC_test.ngd ADC_test.pcf 
Target Device  : xc7k160t
Target Package : fbg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Thu Jun 08 17:15:29 2017

ERROR:Map:116 - The design is empty.  No processing will be done.
ERROR:Map:52 - Problem encountered processing RPMs. 

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
