###############################################################
#  Generated by:      Cadence Encounter 10.13-s089_1
#  OS:                Linux x86_64(Host ID cdsj032)
#  Generated on:      Mon Dec 12 20:28:56 2011
#  Design:            MB8AC2020GY7L
#  Command:           defOut -routing power3.def.gz
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN MB8AC2020GY7L ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN FE_MSMV INTEGER 1 ;
    DESIGN FE_PD_1_NAME STRING "PDHS" ;
    DESIGN FE_PD_1_RSEXT STRING "0 0 0 0" ;
    DESIGN FE_PD_1_MINGAP STRING "100 100 100 100" ;
    DESIGN FE_PD_2_NAME STRING "PDH" ;
    DESIGN FE_PD_2_RSEXT STRING "0 0 0 0" ;
    DESIGN FE_PD_2_MINGAP STRING "100 100 100 100" ;
    DESIGN FE_PD_2 STRING "999800 1000200 2103000 2101800 1293000 1633800 1877200 1903800 999800 1000200 1379400 1306200" ;
    DESIGN FE_PD_2_NET STRING " VDDHS VDDH VDD bVDD  VSS bVSS" ;
    DESIGN FE_PD_3_NAME STRING "PDR" ;
    DESIGN FE_PD_3_RSEXT STRING "0 0 0 0" ;
    DESIGN FE_PD_3_MINGAP STRING "100 100 100 100" ;
    DESIGN FE_PD_3 STRING "1320000 1660800 1850200 1876800" ;
    DESIGN FE_PD_3_NET STRING " VDD VDDR VDDH bVDD  VSS bVSS" ;
    DESIGN FE_PD_4_NAME STRING "PDC" ;
    DESIGN FE_PD_4_RSEXT STRING "0 0 0 0" ;
    DESIGN FE_PD_4_MINGAP STRING "100 100 100 100" ;
    DESIGN FE_PD_4 STRING "1378600 505200 1743000 807600" ;
    DESIGN FE_PD_4_NET STRING " VDD VDDC bVDD  VSS bVSS" ;
    DESIGN FE_PD_5_NAME STRING "PDM" ;
    DESIGN FE_PD_5_RSEXT STRING "0 0 0 0" ;
    DESIGN FE_PD_5_MINGAP STRING "100 100 100 100" ;
    DESIGN FE_PD_5 STRING "480800 480000 1263600 1196400" ;
    DESIGN FE_PD_5_NET STRING " VDD VDDM bVDD  VSS bVSS" ;
    DESIGN FE_PD_0_NAME STRING "PDD" ;
    DESIGN FE_PD_0_RSEXT STRING "0 0 0 0" ;
    DESIGN FE_PD_0_MINGAP STRING "0 0 0 0" ;
    DESIGN FE_PD_0 STRING "390000 390000 2356000 2356000" ;
    DESIGN FE_PD_0_NET STRING " VDD bVDD VDE  VSS bVSS" ;
    DESIGN FE_MSMV_PD    INTEGER 6 ;
    SPECIALNET wire_group_widest_ring REAL ;
    SPECIALNET wire_group_widest_stripe REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 390.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2356.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 390.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2356.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2728000 2728000 ) ;

ROW CORE_ROW_0 WCORE3600 480800 1191000 N DO 3914 BY 1 STEP 200 0
 ;
ROW CORE_ROW_1 WCORE3600 480800 1187400 N DO 3914 BY 1 STEP 200 0
 ;
ROW CORE_ROW_2 WCORE3600 480800 1183800 N DO 3914 BY 1 STEP 200 0
 ;

TRACKS X 600 DO 3410 STEP 800 LAYER METTOP ;
TRACKS Y 1400 DO 1705 STEP 1600 LAYER METTOP ;
TRACKS Y 200 DO 13639 STEP 200 LAYER METG1 ;
TRACKS X 600 DO 3410 STEP 800 LAYER METG1 ;
TRACKS X 200 DO 13639 STEP 200 LAYER MET5 ;
TRACKS Y 200 DO 13639 STEP 200 LAYER MET5 ;
TRACKS Y 200 DO 13639 STEP 200 LAYER MET4 ;
TRACKS X 200 DO 13639 STEP 200 LAYER MET4 ;
TRACKS X 200 DO 13639 STEP 200 LAYER MET3 ;
TRACKS Y 200 DO 13639 STEP 200 LAYER MET3 ;
TRACKS Y 200 DO 13639 STEP 200 LAYER MET2 ;
TRACKS X 200 DO 13639 STEP 200 LAYER MET2 ;
TRACKS X 200 DO 13639 STEP 200 LAYER MET1 ;
TRACKS Y 200 DO 13639 STEP 200 LAYER MET1 ;

GCELLGRID X 2726200 DO 2 STEP 1800 ;
GCELLGRID X 200 DO 1364 STEP 2000 ;
GCELLGRID X 0 DO 2 STEP 200 ;
GCELLGRID Y 2726200 DO 2 STEP 1800 ;
GCELLGRID Y 200 DO 1364 STEP 2000 ;
GCELLGRID Y 0 DO 2 STEP 200 ;


VIAS 64 ;
- VIAGENTOP_1
 + VIARULE VIAGENTOP
 + CUTSIZE 500 500
 + LAYERS METG1 CUTTOP METTOP
 + CUTSPACING 1100 1100
 + ENCLOSURE 1000 750 1000 750
 + ROWCOL 4 3
 ;
- VIAGENTOP_4
 + VIARULE VIAGENTOP
 + CUTSIZE 500 500
 + LAYERS METG1 CUTTOP METTOP
 + CUTSPACING 1100 1100
 + ENCLOSURE 350 750 350 750
 + ROWCOL 4 4
 ;
- VIAGENTOP_5
 + VIARULE VIAGENTOP
 + CUTSIZE 500 500
 + LAYERS METG1 CUTTOP METTOP
 + CUTSPACING 1100 1100
 + ENCLOSURE 1000 350 1000 350
 + ROWCOL 4 3
 ;

 END VIAS

 REGIONS 9 ;
- uJFNA/uJFNAPMU ( 1818800 508800 ) ( 2102600 800400 ) ;
- PDH ( 1379400 1000200 ) ( 2103000 1306200 ) ( 999800 1306200 ) ( 2103000 1633800 ) ( 999800 1633800 ) ( 1293000 1903800 ) ( 1877200 1633800 ) ( 2103000 1903800 ) ( 999800 1903800 ) ( 2103000 2101800 ) + TYPE FENCE ;
- uJFNA/uJFNAHLB ( 999800 1903800 ) ( 2103000 2101800 ) ( 1877200 1633800 ) ( 2103000 1903800 ) ( 999800 1633800 ) ( 1293000 1903800 ) ( 999800 1306200 ) ( 2103000 1633800 ) ( 1379400 1000200 ) ( 2103000 1306200 ) + TYPE GUIDE ;
- PDR ( 1320000 1660800 ) ( 1850200 1876800 ) + TYPE FENCE ;
- uJFNA/uJFNAHLB/uJFNAMR/uJFNAMS/uRAMA/WPP ( 1320000 1660800 ) ( 1850200 1876800 ) + TYPE GUIDE ;
- PDC ( 1378600 505200 ) ( 1743000 807600 ) + TYPE FENCE ;
- uJFNA/uJFNASC ( 1378600 505200 ) ( 1743000 807600 ) + TYPE GUIDE ;
- PDM ( 480800 480000 ) ( 1263600 1196400 ) + TYPE FENCE ;
- uJFNA/uJFNADUM ( 480800 480000 ) ( 1263600 1196400 ) + TYPE GUIDE ;
END REGIONS

COMPONENTS 115142 ;
- PAD@PI_AR_2_cell@1 EXTGFCB2E25X70A0 + SOURCE DIST + COVER ( 65000 2430000 ) W
 ;
- WIR@PI_AR_2_cell@0001 IOCB2EWSA570A1 + SOURCE DIST + COVER ( 65000 2434000 ) W
 ;
- PAD@PI_AR_3_cell@2 EXTGFCB2E25X70A0 + SOURCE DIST + COVER ( 65000 2365000 ) W
 ;
- WIR@PI_AR_3_cell@0002 IOCB2EWSA570A1 + SOURCE DIST + COVER ( 65000 2369000 ) W
 ;
- PAD@PI_AR_4_cell@3 EXTGFCB2E25X70A0 + SOURCE DIST + COVER ( 65000 2300000 ) W
 ;
- WIR@PI_AR_4_cell@0003 IOCB2EWSA570A1 + SOURCE DIST + COVER ( 65000 2304000 ) W
 ;
- PAD@PI_FTP_cell@4 EXTGFCB2E25X70A0 + SOURCE DIST + COVER ( 65000 2235000 ) W
 ;
- WIR@PI_FTP_cell@0004 IOCB2EWSA570A1 + SOURCE DIST + COVER ( 65000 2239000 ) W
 ;
- PAD@PI_FTV_0_cell@5 EXTGFCB2E25X70A0 + SOURCE DIST + COVER ( 65000 2175000 ) W
 ;

 END COMPONENTS

PINS 136 ;
- CLK + NET CLK + DIRECTION INPUT + USE SIGNAL
 ;
- XRST + NET XRST + DIRECTION INPUT + USE SIGNAL
 ;
- PI_XMS + NET PI_XMS + DIRECTION INPUT + USE SIGNAL
 ;
- PI_WRCK + NET PI_WRCK + DIRECTION INPUT + USE SIGNAL
 ;
- PI_AR_0 + NET PI_AR_0 + DIRECTION INPUT + USE SIGNAL
 ;
- PI_AR_1 + NET PI_AR_1 + DIRECTION INPUT + USE SIGNAL
 ;
- PI_AR_2 + NET PI_AR_2 + DIRECTION INPUT + USE SIGNAL
 ;
- PI_AR_3 + NET PI_AR_3 + DIRECTION INPUT + USE SIGNAL
 ;
- PI_AR_4 + NET PI_AR_4 + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

BLOCKAGES 2 ;
   - PLACEMENT RECT ( 1920800 1000200 ) ( 2103000 1198200 ) ;
   - PLACEMENT RECT ( 1759200 1669800 ) ( 1850200 1876800 ) ;
END BLOCKAGES

SPECIALNETS 20 ;
- VDE  ( PI_WRCK_cell VDE ) ( PI_I_0_cell VDE ) ( PI_I_1_cell VDE )
  ( PI_I_2_cell VDE ) ( PI_I_3_cell VDE ) ( PI_I_4_cell VDE )
  ( PI_AR_0_cell VDE ) ( PI_AR_1_cell VDE ) ( PI_AR_2_cell VDE )
  ( PI_AR_3_cell VDE ) ( PI_AR_4_cell VDE ) ( PI_FTP_cell VDE )
  ( PI_FTV_0_cell VDE ) ( PI_FTV_1_cell VDE ) ( PI_FTV_2_cell VDE )
  ( PI_FTV_3_cell VDE ) ( XRST_cell VDE ) ( PI_Q_0_cell VDE )
  ( PI_Q_1_cell VDE ) ( PI_Q_2_cell VDE ) ( PI_Q_3_cell VDE )
  ( PI_Q_4_cell VDE ) ( PI_XMS_cell VDE ) ( PI_DI_0_cell VDE )
  ( PI_DI_1_cell VDE ) ( PI_DI_2_cell VDE ) ( PI_DI_3_cell VDE )
  ( PI_DI_4_cell VDE ) ( PI_DI_5_cell VDE ) ( PI_DI_6_cell VDE )
  ( PI_DI_7_cell VDE ) ( PI_DI_8_cell VDE ) ( PI_DI_9_cell VDE )
  ( PI_DI_10_cell VDE ) ( PI_DI_11_cell VDE ) ( PI_DI_12_cell VDE )
  ( PI_DI_13_cell VDE ) ( PI_DI_14_cell VDE ) ( PI_DI_15_cell VDE )
  ( PI_ST_cell VDE ) ( PI_STV_0_cell VDE ) ( PI_STV_1_cell VDE )
  ( PI_STV_2_cell VDE ) ( PI_STV_3_cell VDE ) ( PI_STV_4_cell VDE )
  ( PI_STV_5_cell VDE ) ( PI_STV_6_cell VDE ) ( PI_STV_7_cell VDE )
  ( PI_STV_8_cell VDE ) ( PI_STV_9_cell VDE ) ( PI_STV_10_cell VDE )
  ( PI_STV_11_cell VDE ) ( PI_STV_12_cell VDE ) ( PI_STV_13_cell VDE )
  ( CLK_cell VDE ) ( PI_SW_0_cell VDE ) ( PI_SW_1_cell VDE )
  ( PI_SW_2_cell VDE ) ( PO_PAGE_cell VDE ) ( PO_FIN_0_cell VDE )
  ( PO_FIN_1_cell VDE ) ( PO_FIN_2_cell VDE ) ( PO_FIN_3_cell VDE )
  ( PO_DO_0_cell VDE ) ( PO_DO_1_cell VDE ) ( PO_DO_2_cell VDE )
  ( PO_DO_3_cell VDE ) ( PO_DO_4_cell VDE ) ( PO_DO_5_cell VDE )
  ( PO_DO_6_cell VDE ) ( PO_DO_7_cell VDE ) ( PO_DO_8_cell VDE )
  ( PO_DO_9_cell VDE ) ( PO_DO_10_cell VDE ) ( PO_DO_11_cell VDE )
  ( PO_DO_12_cell VDE ) ( PO_DO_13_cell VDE ) ( PO_DO_14_cell VDE )
  ( PO_DO_15_cell VDE ) ( PO_DRQ_cell VDE ) ( PO_DAT_0_cell VDE )
  ( PO_DAT_1_cell VDE ) ( PO_DAT_2_cell VDE ) ( PO_DAT_3_cell VDE )
  ( PO_DAT_4_cell VDE ) ( PO_DAT_5_cell VDE ) ( PO_DAT_6_cell VDE )
  ( PO_DAT_7_cell VDE ) ( PO_DAT_8_cell VDE ) ( PO_DAT_9_cell VDE )
  ( PO_DAT_10_cell VDE ) ( PO_DAT_11_cell VDE ) ( PO_DAT_12_cell VDE )
  ( PO_DAT_13_cell VDE ) ( PO_SLT_0_cell VDE ) ( PO_SLT_1_cell VDE )
  ( PO_SLT_2_cell VDE ) ( PO_SLT_3_cell VDE ) ( PO_SYM_0_cell VDE )
  ( PO_SYM_1_cell VDE ) ( PO_SYM_2_cell VDE ) ( PO_SYM_3_cell VDE )
  ( PO_PSYM_0_cell VDE ) ( PO_PSYM_1_cell VDE ) ( PO_PSYM_2_cell VDE )
  ( PO_PSYM_3_cell VDE ) ( PO_EFSL_cell VDE ) ( PO_CPOUT_0_cell VDE )
  ( PO_CPOUT_1_cell VDE ) ( PO_CPOUT_2_cell VDE ) ( PO_CPOUT_3_cell VDE )
  ( PO_CPOUT_4_cell VDE ) ( PO_CPOUT_5_cell VDE ) ( PO_CPOUT_6_cell VDE )
  ( PO_CPOUT_7_cell VDE ) ( PO_CPOUT_8_cell VDE ) ( PO_CPOUT_9_cell VDE )
  ( PO_CPOUT_10_cell VDE ) ( PO_CPOUT_11_cell VDE ) ( PO_CPOUT_12_cell VDE )
  ( PO_CPOUT_13_cell VDE ) ( PO_CPOUT_14_cell VDE ) ( PO_CPOUT_15_cell VDE )
  ( PO_CPOUT_16_cell VDE ) ( PO_CPOUT_17_cell VDE ) ( VPD_cell VDE )
  ( TDO_cell VDE ) ( TRST_cell VDE ) ( TDI_cell VDE ) ( TMS_cell VDE )
  ( TCK_cell VDE ) ( IO@0001 VDE ) ( IO@0002 VDE ) ( IO@0003 VDE )
  ( IO@0007 VDE ) ( IO@0008 VDE ) ( IO@0009 VDE ) ( IO@0010 VDE )
  ( IO@0014 VDE ) ( IO@0015 VDE ) ( IO@0016 VDE ) ( IO@0020 VDE )
  ( IO@0021 VDE ) ( IO@0022 VDE ) ( IO@0026 VDE ) ( IO@0027 VDE )
  ( IO@0028 VDE ) ( CNR@0001 VDE ) ( CNR@0002 VDE ) ( CNR@0003 VDE )
  ( CNR@0004 VDE ) ( SPC@0001 VDE ) ( SPC@0002 VDE ) ( SPC@0003 VDE )
  ( SPC@0004 VDE ) ( SPC@0005 VDE ) ( SPC@0006 VDE ) ( SPC@0007 VDE )
  ( SPC@0008 VDE ) ( SPC@0009 VDE ) ( SPC@0010 VDE ) ( SPC@0011 VDE )
  ( SPC@0012 VDE ) ( SPC@0013 VDE ) ( SPC@0014 VDE ) ( SPC@0015 VDE )
  ( SPC@0016 VDE ) ( SPC@0017 VDE ) ( SPC@0018 VDE ) ( SPC@0019 VDE )
  ( SPC@0020 VDE ) ( SPC@0021 VDE ) ( SPC@0022 VDE ) ( SPC@0023 VDE )
  ( SPC@0024 VDE ) ( SPC@0025 VDE ) ( SPC@0026 VDE ) ( SPC@0027 VDE )
  ( SPC@0028 VDE ) ( SPC@0029 VDE ) ( SPC@0030 VDE ) ( SPC@0031 VDE )
  ( SPC@0035 VDE ) ( SPC@0036 VDE ) ( SPC@0037 VDE ) ( SPC@0038 VDE )
  ( SPC@0039 VDE ) ( SPC@0040 VDE ) ( SPC@0041 VDE ) ( SPC@0042 VDE )
  ( SPC@0043 VDE ) ( SPC@0044 VDE ) ( SPC@0045 VDE ) ( SPC@0046 VDE )
  ( SPC@0047 VDE ) ( SPC@0048 VDE ) ( SPC@0049 VDE ) ( SPC@0050 VDE )
  ( SPC@0051 VDE ) ( SPC@0052 VDE ) ( SPC@0053 VDE ) ( SPC@0054 VDE )
  ( SPC@0055 VDE ) ( SPC@0056 VDE ) ( SPC@0057 VDE ) ( SPC@0058 VDE )
  ( SPC@0059 VDE ) ( SPC@0060 VDE ) ( SPC@0061 VDE ) ( SPC@0062 VDE )
  ( SPC@0063 VDE ) ( SPC@0064 VDE ) ( SPC@0065 VDE ) ( SPC@0066 VDE )
  ( SPC@0067 VDE ) ( SPC@0068 VDE ) ( SPC@0069 VDE ) ( SPC@0070 VDE )
  ( SPC@0071 VDE ) ( SPC@0072 VDE ) ( SPC@0073 VDE ) ( SPC@0074 VDE )
  ( SPC@0075 VDE ) ( SPC@0076 VDE ) ( SPC@0077 VDE ) ( SPC@0078 VDE )
  ( SPC@0079 VDE ) ( SPC@0080 VDE ) ( SPC@0081 VDE ) ( SPC@0082 VDE )
  ( SPC@0083 VDE ) ( SPC@0084 VDE ) ( SPC@0085 VDE ) ( SPC@0086 VDE )
  ( SPC@0090 VDE ) ( SPC@0091 VDE ) ( SPC@0092 VDE ) ( SPC@0093 VDE )
  ( SPC@0094 VDE ) ( SPC@0095 VDE ) ( SPC@0096 VDE ) ( SPC@0097 VDE )
  ( SPC@0098 VDE ) ( SPC@0099 VDE ) ( SPC@0100 VDE ) ( SPC@0101 VDE )
  ( SPC@0102 VDE ) ( SPC@0103 VDE ) ( SPC@0104 VDE ) ( SPC@0105 VDE )
  ( SPC@0106 VDE ) ( SPC@0107 VDE ) ( SPC@0108 VDE ) ( SPC@0109 VDE )
  ( SPC@0110 VDE ) ( SPC@0111 VDE ) ( SPC@0112 VDE ) ( SPC@0113 VDE )
  ( SPC@0114 VDE ) ( SPC@0115 VDE ) ( SPC@0116 VDE ) ( SPC@0117 VDE )
  ( SPC@0118 VDE ) ( SPC@0119 VDE ) ( SPC@0120 VDE ) ( SPC@0121 VDE )
  ( SPC@0122 VDE ) ( SPC@0123 VDE ) ( SPC@0124 VDE ) ( SPC@0125 VDE )
  ( SPC@0126 VDE ) ( SPC@0127 VDE ) ( SPC@0128 VDE ) ( SPC@0129 VDE )
  ( SPC@0130 VDE ) ( SPC@0131 VDE ) ( SPC@0132 VDE ) ( SPC@0133 VDE )
  ( SPC@0134 VDE ) ( SPC@0135 VDE ) ( SPC@0136 VDE ) ( SPC@0137 VDE )
  ( SPC@0138 VDE ) ( SPC@0139 VDE ) ( SPC@0140 VDE ) ( SPC@0144 VDE )
  ( SPC@0145 VDE ) ( SPC@0146 VDE ) ( SPC@0147 VDE ) ( SPC@0148 VDE )
  ( SPC@0149 VDE ) ( SPC@0150 VDE ) ( SPC@0151 VDE ) ( SPC@0152 VDE )
  ( SPC@0153 VDE ) ( SPC@0154 VDE ) ( SPC@0155 VDE ) ( SPC@0156 VDE )
  ( SPC@0157 VDE ) ( SPC@0158 VDE ) ( SPC@0159 VDE ) ( SPC@0160 VDE )
  ( SPC@0161 VDE ) ( SPC@0162 VDE ) ( SPC@0163 VDE ) ( SPC@0164 VDE )
  ( SPC@0165 VDE ) ( SPC@0166 VDE ) ( SPC@0167 VDE ) ( SPC@0168 VDE )
  ( SPC@0169 VDE ) ( SPC@0170 VDE ) ( SPC@0171 VDE ) ( SPC@0172 VDE )
  ( SPC@0173 VDE ) ( SPC@0174 VDE ) ( SPC@0175 VDE ) ( SPC@0176 VDE )
  ( SPC@0177 VDE ) ( SPC@0178 VDE ) ( SPC@0179 VDE ) ( SPC@0180 VDE )
  ( SPC@0181 VDE ) ( SPC@0182 VDE ) ( SPC@0183 VDE ) ( SPC@0184 VDE )
  ( SPC@0185 VDE ) ( SPC@0186 VDE ) ( SPC@0187 VDE ) ( SPC@0188 VDE )
  ( SPC@0189 VDE ) ( SPC@0190 VDE ) ( SPC@0191 VDE ) ( SPC@0192 VDE )
  ( SPC@0193 VDE ) ( SPC@0194 VDE ) ( SPC@0195 VDE ) ( SPC@0196 VDE )
  ( SPC@0197 VDE ) ( SPC@0198 VDE ) ( SPC@0203 VDE ) ( SPC@0204 VDE )
  ( SPC@0205 VDE ) ( SPC@0206 VDE ) ( SPC@0207 VDE ) ( SPC@0208 VDE )
  ( SPC@0209 VDE ) ( SPC@0210 VDE ) ( SPC@0211 VDE ) ( SPC@0212 VDE )
  ( SPC@0213 VDE ) ( SPC@0214 VDE ) ( SPC@0215 VDE ) ( SPC@0216 VDE )
  ( SPC@0217 VDE ) ( SPC@0218 VDE ) ( SPC@0219 VDE ) ( SPC@0220 VDE )
  ( SPC@0221 VDE ) ( SPC@0222 VDE ) ( SPC@0223 VDE ) ( SPC@0224 VDE )
  ( SPC@0225 VDE )
  + USE POWER
 ;
- VDE2A  ( PI_DUMMY1_cell VDE ) ( IO@0004 VDE ) ( IO@0005 VDE ) ( IO@0006 VDE )
  ( SPC@0032 VDE ) ( SPC@0033 VDE ) ( SPC@0034 VDE )
  + USE POWER
 ;
- VDE1A  ( PI_DUMMY2_cell VDE ) ( IO@0011 VDE ) ( IO@0012 VDE ) ( IO@0013 VDE )
  ( SPC@0087 VDE ) ( SPC@0088 VDE ) ( SPC@0089 VDE )
  + USE POWER
 ;
- VDE1B  ( PI_DUMMY3_cell VDE ) ( IO@0017 VDE ) ( IO@0018 VDE ) ( IO@0019 VDE )
  ( SPC@0141 VDE ) ( SPC@0142 VDE ) ( SPC@0143 VDE )
  + USE POWER
 ;
END SPECIALNETS

NETS 45587 ;
- CLK
  ( PIN CLK ) ( CLK_cell EA )
 ;
- XRST
  ( PIN XRST ) ( XRST_cell EA )
 ;
- PI_XMS
  ( PIN PI_XMS ) ( PI_XMS_cell EA )
 ;
- PI_WRCK
  ( PIN PI_WRCK ) ( PI_WRCK_cell EA )
 ;
- PI_AR_0
  ( PIN PI_AR_0 ) ( PI_AR_0_cell EA )
 ;
- PI_AR_1
  ( PIN PI_AR_1 ) ( PI_AR_1_cell EA )
 ;
- PI_AR_2
  ( PIN PI_AR_2 ) ( PI_AR_2_cell EA )
 ;
- PI_AR_3
  ( PIN PI_AR_3 ) ( PI_AR_3_cell EA )
 ;
- PI_AR_4
  ( PIN PI_AR_4 ) ( PI_AR_4_cell EA )
 ;
END NETS

GROUPS 9 ;
- uJFNA/uJFNAPMU
   uJFNA/uJFNAPMU/INV_0 uJFNA/uJFNAPMU/uSCANOR_3 uJFNA/uJFNAPMU/uSCANOR_4
   uJFNA/uJFNAPMU/uSCANOR_5 uJFNA/uJFNAPMU/uSCANOR_6 uJFNA/uJFNAPMU/uSCANOR_7
   uJFNA/uJFNAPMU/uSCANOR_8 uJFNA/uJFNAPMU/uSCANAND_0 uJFNA/uJFNAPMU/uSCANAND_1
   uJFNA/uJFNAPMU/uSCANAND_2 uJFNA/uJFNAPMU/U28 uJFNA/uJFNAPMU/R_FEPMU_reg_5_
   uJFNA/uJFNAPMU/R_FEPMU_reg_4_ uJFNA/uJFNAPMU/R_FEPMU_reg_3_
   uJFNA/uJFNAPMU/R_FEPMU_reg_2_ uJFNA/uJFNAPMU/R_FEPMU_reg_1_
   uJFNA/uJFNAPMU/R_FEPMU_reg_0_ uJFNA/uJFNAPMU/R_FEPMU_reg_6_
   uJFNA/uJFNAPMU/R_FEPMU_reg_7_ uJFNA/uJFNAPMU/R_FEPMU_reg_8_
  + REGION uJFNA/uJFNAPMU ;
- PDH

  + REGION PDH ;
END GROUPS

END DESIGN
