#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f6e0a77a70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f6e0a77c00 .scope module, "clock_pulse" "clock_pulse" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /OUTPUT 1 "o_pulse";
P_0x55f6e0a77d90 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000001010>;
o0x7fdc65293018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f6e0a3bea0_0 .net "i_clk", 0 0, o0x7fdc65293018;  0 drivers
o0x7fdc65293048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f6e0a87a80_0 .net "i_rst_n", 0 0, o0x7fdc65293048;  0 drivers
v0x55f6e0a87b40_0 .var "o_pulse", 0 0;
v0x55f6e0a87c10_0 .var "r_counter", 9 0;
E_0x55f6e0a3c810/0 .event negedge, v0x55f6e0a87a80_0;
E_0x55f6e0a3c810/1 .event posedge, v0x55f6e0a3bea0_0;
E_0x55f6e0a3c810 .event/or E_0x55f6e0a3c810/0, E_0x55f6e0a3c810/1;
S_0x55f6e0a3bcf0 .scope module, "iverilog_dump" "iverilog_dump" 4 1;
 .timescale -9 -12;
    .scope S_0x55f6e0a77c00;
T_0 ;
    %wait E_0x55f6e0a3c810;
    %load/vec4 v0x55f6e0a87a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6e0a87c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6e0a87b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f6e0a87c10_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x55f6e0a87c10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55f6e0a87c10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6e0a87c10_0, 0;
T_0.3 ;
    %load/vec4 v0x55f6e0a87c10_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f6e0a87b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f6e0a77c00;
T_1 ;
    %vpi_call/w 3 27 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f6e0a77c00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f6e0a3bcf0;
T_2 ;
    %vpi_call/w 4 3 "$dumpfile", "clock_pulse.fst" {0 0 0};
    %vpi_call/w 4 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f6e0a77c00 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/sean/github/RTLDesignSherpa/rtl/common/clock_pulse.sv";
    "/home/sean/github/RTLDesignSherpa/val/unit/local_sim_build/test_clock_pulse-width0/iverilog_dump.v";
