# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do AresiaSRAM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/ECE/Aresia/TestProcGit/AresiaSRAM/db {C:/ECE/Aresia/TestProcGit/AresiaSRAM/db/clock1m_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:20 on May 02,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE/Aresia/TestProcGit/AresiaSRAM/db" C:/ECE/Aresia/TestProcGit/AresiaSRAM/db/clock1m_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 12:12:20 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:20 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 12:12:20 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:20 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 12:12:20 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8x4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:20 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM8x4
# -- Compiling architecture SYN of RAM8x4
# End time: 12:12:20 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:20 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM8_3
# -- Compiling architecture SYN of ram8_3
# End time: 12:12:20 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM8_2
# -- Compiling architecture SYN of ram8_2
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM8_1
# -- Compiling architecture SYN of ram8_1
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/RAM8_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM8_0
# -- Compiling architecture SYN of ram8_0
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/Alignment.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/Alignment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alignment
# -- Compiling architecture archi of Alignment
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/Bootloader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/Bootloader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Bootloader
# -- Compiling architecture archi of Bootloader
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 12:12:21 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:21 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 12:12:22 on May 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/ECE/Aresia/TestProcGit/AresiaSRAM/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:22 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ECE/Aresia/TestProcGit/AresiaSRAM/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBench
# -- Compiling architecture VHDL of TestBench
# End time: 12:12:22 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 12:12:22 on May 02,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.simulpkg
# Loading work.testbench(vhdl)
# Loading work.top(archi)
# ** Fatal: (vsim-3817) Port "switchBoot" of entity "top" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop File: C:/ECE/Aresia/TestProcGit/AresiaSRAM/Top.vhd Line: 16
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./AresiaSRAM_run_msim_rtl_vhdl.do PAUSED at line 31
# End time: 12:22:11 on May 02,2023, Elapsed time: 0:09:49
# Errors: 1, Warnings: 0
