# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_9good.ip_user_files/ip/my_ram/my_ram_sim_netlist.vhdl" \
"../../../../TP_9good.ip_user_files/ip/multiply/multiply_sim_netlist.vhdl" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPcode.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/homade_opcodes.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Hcontrolunit.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Hsalve.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Hstack.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPBufO.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPTic.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPWait.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_Actif.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_Com.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_Led.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_MEcom.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_Put.vhd" \
"../../../../TP_9good.srcs/sources_1/new/IP_Rdm.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_Snum.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_datastack.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_ram.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_regfile.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IP_switch.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPget.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPidentity.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPmul16.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPsleep.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPstack.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/IPwaitBT1.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Mux2.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Mux2x32.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Mux4.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/QD.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/QDE_1.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/Ram8.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/add_gen.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/constant32.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/dstack.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/mem_bank_1bit.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/netring.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/netring_master.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/next_count.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/predicat.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/pulse.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/qde.vhd" \
"../../../../TP_9good.srcs/sources_1/new/random.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/reg.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/reg1c.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/regc.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/regfile.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/reset_mem.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/returnstack.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/select_in0_save.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/select_out.vhd" \
"../../../../TP_9good.srcs/sources_1/imports/nexys3V6_vhdl/slavedual_prom.vhd" \
"../../../../TP_9good.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd" \

# Do not sort compile order
nosort
