$date
	Thu Feb  5 00:00:50 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! zero_tb $end
$var wire 32 " result_tb [31:0] $end
$var reg 32 # a_tb [31:0] $end
$var reg 4 $ alu_op_tb [3:0] $end
$var reg 32 % b_tb [31:0] $end
$scope module dut $end
$var wire 32 & a [31:0] $end
$var wire 4 ' alu_op [3:0] $end
$var wire 32 ( b [31:0] $end
$var wire 1 ! zero $end
$var wire 5 ) shamt [4:0] $end
$var reg 32 * result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110 *
b10100 )
b10100 (
b0 '
b1010 &
b10100 %
b0 $
b1010 #
b11110 "
0!
$end
#10000
b11111111111111111111111111110110 "
b11111111111111111111111111110110 *
b1 $
b1 '
#20000
1!
b0 "
b0 *
b10 $
b10 '
#30000
0!
b11110 "
b11110 *
b11 $
b11 '
#40000
b100 $
b100 '
#50000
b101000000000000000000000 "
b101000000000000000000000 *
b101 $
b101 '
#60000
1!
b0 "
b0 *
b110 $
b110 '
#70000
b111 $
b111 '
#80000
0!
b1 "
b1 *
b1000 $
b1000 '
#90000
b1001 $
b1001 '
#100000
