Timing Analyzer report for pulse_Td
Thu Aug 28 19:11:07 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Recovery: 'clk'
 15. Slow 1200mV 85C Model Removal: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Recovery: 'clk'
 26. Slow 1200mV 0C Model Removal: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Recovery: 'clk'
 36. Fast 1200mV 0C Model Removal: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                   ;
+-----------------------+-------------------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                                   ;
; Revision Name         ; pulse_Td                                                          ;
; Device Family         ; Cyclone 10 LP                                                     ;
; Device Name           ; 10CL006YE144C6G                                                   ;
; Timing Models         ; Final                                                             ;
; Delay Model           ; Combined                                                          ;
; Rise/Fall Delays      ; Enabled                                                           ;
+-----------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 355.49 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -1.813 ; -38.940            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.331 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -0.709 ; -1.418                ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 1.234 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -43.870                          ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.813 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 1.000        ; -0.092     ; 2.650      ;
; -1.813 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 1.000        ; -0.092     ; 2.650      ;
; -1.653 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.584      ;
; -1.653 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.584      ;
; -1.653 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.584      ;
; -1.653 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.584      ;
; -1.653 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.584      ;
; -1.653 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.584      ;
; -1.653 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.584      ;
; -1.542 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.473      ;
; -1.542 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.473      ;
; -1.542 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.473      ;
; -1.542 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.473      ;
; -1.542 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.473      ;
; -1.542 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.473      ;
; -1.542 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.473      ;
; -1.540 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.471      ;
; -1.540 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.471      ;
; -1.540 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.471      ;
; -1.540 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.471      ;
; -1.540 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.471      ;
; -1.540 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.471      ;
; -1.540 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.471      ;
; -1.425 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.356      ;
; -1.425 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.356      ;
; -1.425 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.356      ;
; -1.425 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.356      ;
; -1.425 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.356      ;
; -1.425 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.356      ;
; -1.425 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.356      ;
; -1.382 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.313      ;
; -1.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.273      ;
; -1.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.273      ;
; -1.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.273      ;
; -1.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.273      ;
; -1.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.273      ;
; -1.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.273      ;
; -1.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.273      ;
; -1.323 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.431     ; 1.887      ;
; -1.314 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.245      ;
; -1.312 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.243      ;
; -1.306 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.237      ;
; -1.306 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.237      ;
; -1.306 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.237      ;
; -1.306 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.237      ;
; -1.306 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.237      ;
; -1.306 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.237      ;
; -1.306 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.237      ;
; -1.295 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.226      ;
; -1.294 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.225      ;
; -1.292 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.223      ;
; -1.291 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.222      ;
; -1.290 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.221      ;
; -1.290 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.221      ;
; -1.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.217      ;
; -1.285 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.216      ;
; -1.284 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.215      ;
; -1.284 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.215      ;
; -1.282 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.213      ;
; -1.282 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.213      ;
; -1.269 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.200      ;
; -1.266 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.197      ;
; -1.261 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.192      ;
; -1.228 ; pulse:U0|cnt_Toff[3]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.159      ;
; -1.222 ; pulse:U0|cnt_Toff[2]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.153      ;
; -1.204 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.135      ;
; -1.200 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.131      ;
; -1.198 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.129      ;
; -1.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.120      ;
; -1.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.120      ;
; -1.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.120      ;
; -1.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.120      ;
; -1.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.120      ;
; -1.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.120      ;
; -1.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.120      ;
; -1.187 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.118      ;
; -1.186 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.117      ;
; -1.184 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.115      ;
; -1.183 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.114      ;
; -1.183 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.114      ;
; -1.180 ; pulse:U0|cnt_Toff[8]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.428     ; 1.747      ;
; -1.179 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.431     ; 1.743      ;
; -1.178 ; pulse:U0|cnt_Toff[9]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.109      ;
; -1.176 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.107      ;
; -1.176 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.107      ;
; -1.175 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.431     ; 1.739      ;
; -1.174 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.105      ;
; -1.174 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.105      ;
; -1.170 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.101      ;
; -1.169 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.100      ;
; -1.166 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.097      ;
; -1.166 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.097      ;
; -1.154 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.085      ;
; -1.151 ; pulse:U0|cnt_Toff[3]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.082      ;
; -1.136 ; pulse:U0|cnt_Toff[7]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.067      ;
; -1.126 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.057      ;
; -1.123 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.054      ;
; -1.117 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.048      ;
; -1.092 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.023      ;
; -1.073 ; pulse:U0|cnt_Toff[2]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.064     ; 2.004      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.331 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.899      ;
; 0.331 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.899      ;
; 0.332 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.900      ;
; 0.332 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.900      ;
; 0.333 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.901      ;
; 0.334 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.902      ;
; 0.336 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.904      ;
; 0.337 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.905      ;
; 0.341 ; pulse:U0|pul                                                                                                ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.577      ;
; 0.343 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.911      ;
; 0.344 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.912      ;
; 0.355 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.923      ;
; 0.356 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 0.924      ;
; 0.477 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.065      ;
; 0.548 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.769      ;
; 0.550 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.771      ;
; 0.550 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.771      ;
; 0.551 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.772      ;
; 0.552 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.773      ;
; 0.552 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.773      ;
; 0.554 ; pulse:U0|cnt_Toff[10]                                                                                       ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.790      ;
; 0.567 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.788      ;
; 0.568 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.789      ;
; 0.568 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[1]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.789      ;
; 0.569 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.790      ;
; 0.569 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.790      ;
; 0.570 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.791      ;
; 0.581 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.428      ; 1.166      ;
; 0.590 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.178      ;
; 0.590 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[0]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.811      ;
; 0.604 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.192      ;
; 0.667 ; pulse:U0|cnt_Toff[11]                                                                                       ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.903      ;
; 0.671 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 1.239      ;
; 0.672 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.381      ; 1.240      ;
; 0.692 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.428      ; 1.277      ;
; 0.700 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.288      ;
; 0.704 ; pulse:U0|pul                                                                                                ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.028      ; 0.919      ;
; 0.716 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.304      ;
; 0.731 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 0.952      ;
; 0.739 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.324      ;
; 0.768 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.428      ; 1.353      ;
; 0.800 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.428      ; 1.385      ;
; 0.811 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.396      ;
; 0.812 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.400      ;
; 0.823 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.044      ;
; 0.823 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.044      ;
; 0.824 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.045      ;
; 0.824 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.045      ;
; 0.824 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.045      ;
; 0.828 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.416      ;
; 0.839 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.060      ;
; 0.841 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.062      ;
; 0.843 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.064      ;
; 0.852 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.437      ;
; 0.857 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.078      ;
; 0.857 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[1]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.078      ;
; 0.857 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.078      ;
; 0.859 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.080      ;
; 0.864 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[7]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.085      ;
; 0.864 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.085      ;
; 0.867 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.428      ; 1.452      ;
; 0.867 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.088      ;
; 0.873 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.094      ;
; 0.875 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.096      ;
; 0.876 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.097      ;
; 0.879 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.467      ;
; 0.898 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.428      ; 1.483      ;
; 0.904 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.489      ;
; 0.922 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.507      ;
; 0.923 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.511      ;
; 0.923 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.144      ;
; 0.933 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.154      ;
; 0.934 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.155      ;
; 0.934 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.155      ;
; 0.934 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.155      ;
; 0.935 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.156      ;
; 0.936 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.157      ;
; 0.936 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.157      ;
; 0.940 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.528      ;
; 0.951 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.172      ;
; 0.951 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.172      ;
; 0.951 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.172      ;
; 0.952 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.173      ;
; 0.952 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.173      ;
; 0.953 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.174      ;
; 0.953 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.174      ;
; 0.954 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.175      ;
; 0.954 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.175      ;
; 0.954 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.175      ;
; 0.955 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.176      ;
; 0.966 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[6]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.187      ;
; 0.969 ; pulse:U0|cnt_Toff[8]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.208      ;
; 0.969 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.190      ;
; 0.969 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.190      ;
; 0.969 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.190      ;
; 0.971 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.192      ;
; 0.988 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.576      ;
; 0.990 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.064      ; 1.211      ;
; 0.992 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.580      ;
; 1.006 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.594      ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.709 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 1.000        ; 0.222      ; 1.860      ;
; -0.709 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 1.000        ; 0.222      ; 1.860      ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.234 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.346      ; 1.739      ;
; 1.234 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.346      ; 1.739      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 394.79 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.533 ; -31.041           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.297 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.541 ; -1.082               ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.106 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -43.870                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.533 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 1.000        ; -0.090     ; 2.381      ;
; -1.533 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 1.000        ; -0.090     ; 2.381      ;
; -1.361 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.299      ;
; -1.361 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.299      ;
; -1.361 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.299      ;
; -1.361 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.299      ;
; -1.361 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.299      ;
; -1.361 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.299      ;
; -1.361 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.299      ;
; -1.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.203      ;
; -1.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.203      ;
; -1.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.203      ;
; -1.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.203      ;
; -1.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.203      ;
; -1.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.203      ;
; -1.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.203      ;
; -1.259 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.197      ;
; -1.259 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.197      ;
; -1.259 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.197      ;
; -1.259 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.197      ;
; -1.259 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.197      ;
; -1.259 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.197      ;
; -1.259 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.197      ;
; -1.165 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.103      ;
; -1.165 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.103      ;
; -1.165 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.103      ;
; -1.165 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.103      ;
; -1.165 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.103      ;
; -1.165 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.103      ;
; -1.165 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.103      ;
; -1.130 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.057     ; 2.068      ;
; -1.095 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.033      ;
; -1.095 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.033      ;
; -1.095 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.033      ;
; -1.095 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.033      ;
; -1.095 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.033      ;
; -1.095 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.033      ;
; -1.095 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.057     ; 2.033      ;
; -1.074 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.391     ; 1.678      ;
; -1.054 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.992      ;
; -1.054 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.992      ;
; -1.054 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.992      ;
; -1.054 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.992      ;
; -1.054 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.992      ;
; -1.054 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.992      ;
; -1.054 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.992      ;
; -1.044 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.983      ;
; -1.037 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.976      ;
; -1.034 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.057     ; 1.972      ;
; -1.027 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.966      ;
; -1.026 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.965      ;
; -1.025 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.964      ;
; -1.024 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.963      ;
; -1.023 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.962      ;
; -1.023 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.962      ;
; -1.020 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.959      ;
; -1.019 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.958      ;
; -1.016 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.955      ;
; -1.016 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.955      ;
; -1.015 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.954      ;
; -1.015 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.954      ;
; -1.012 ; pulse:U0|cnt_Toff[3]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.950      ;
; -1.009 ; pulse:U0|cnt_Toff[2]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.947      ;
; -1.003 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.941      ;
; -0.990 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.057     ; 1.928      ;
; -0.964 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.902      ;
; -0.964 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.902      ;
; -0.964 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.902      ;
; -0.964 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.902      ;
; -0.964 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.902      ;
; -0.964 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.902      ;
; -0.964 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.057     ; 1.902      ;
; -0.953 ; pulse:U0|cnt_Toff[9]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.891      ;
; -0.952 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.391     ; 1.556      ;
; -0.948 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.391     ; 1.552      ;
; -0.946 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.884      ;
; -0.945 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.884      ;
; -0.945 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.884      ;
; -0.945 ; pulse:U0|cnt_Toff[8]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.389     ; 1.551      ;
; -0.935 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.874      ;
; -0.934 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.873      ;
; -0.934 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.057     ; 1.872      ;
; -0.933 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.872      ;
; -0.932 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.870      ;
; -0.932 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.871      ;
; -0.924 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.863      ;
; -0.924 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.863      ;
; -0.924 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.863      ;
; -0.924 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.863      ;
; -0.921 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.860      ;
; -0.920 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.859      ;
; -0.916 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.855      ;
; -0.916 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.855      ;
; -0.905 ; pulse:U0|cnt_Toff[7]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.843      ;
; -0.904 ; pulse:U0|cnt_Toff[3]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.842      ;
; -0.889 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.827      ;
; -0.875 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.813      ;
; -0.868 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.057     ; 1.806      ;
; -0.864 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.057     ; 1.802      ;
; -0.853 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.792      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; pulse:U0|pul                                                                                                ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.324 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.833      ;
; 0.325 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.834      ;
; 0.326 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.835      ;
; 0.327 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.836      ;
; 0.327 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.836      ;
; 0.329 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.838      ;
; 0.332 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.841      ;
; 0.334 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.843      ;
; 0.340 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.849      ;
; 0.342 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.851      ;
; 0.350 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.859      ;
; 0.352 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 0.861      ;
; 0.424 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 0.959      ;
; 0.492 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.693      ;
; 0.495 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.696      ;
; 0.495 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.696      ;
; 0.496 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.697      ;
; 0.497 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.698      ;
; 0.497 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.698      ;
; 0.498 ; pulse:U0|cnt_Toff[10]                                                                                       ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.712      ;
; 0.508 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.709      ;
; 0.510 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.711      ;
; 0.511 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[1]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.712      ;
; 0.511 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.712      ;
; 0.512 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.713      ;
; 0.513 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.714      ;
; 0.521 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.056      ;
; 0.523 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.056      ;
; 0.528 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[0]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.729      ;
; 0.529 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.064      ;
; 0.596 ; pulse:U0|cnt_Toff[11]                                                                                       ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.810      ;
; 0.612 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.147      ;
; 0.624 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.157      ;
; 0.625 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.160      ;
; 0.641 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 1.150      ;
; 0.643 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.340      ; 1.152      ;
; 0.661 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.861      ;
; 0.663 ; pulse:U0|pul                                                                                                ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.017      ; 0.849      ;
; 0.664 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.389      ; 1.197      ;
; 0.698 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.231      ;
; 0.711 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.246      ;
; 0.714 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.247      ;
; 0.721 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.256      ;
; 0.730 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.389      ; 1.263      ;
; 0.736 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.937      ;
; 0.736 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.937      ;
; 0.740 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.941      ;
; 0.740 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.941      ;
; 0.740 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.941      ;
; 0.746 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.947      ;
; 0.753 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 0.954      ;
; 0.757 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.958      ;
; 0.760 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.961      ;
; 0.760 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.961      ;
; 0.761 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[1]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.962      ;
; 0.767 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.968      ;
; 0.777 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.312      ;
; 0.780 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.389      ; 1.313      ;
; 0.782 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[7]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.983      ;
; 0.782 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.982      ;
; 0.784 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.984      ;
; 0.788 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.988      ;
; 0.789 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.322      ;
; 0.790 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.990      ;
; 0.792 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.992      ;
; 0.806 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.341      ;
; 0.815 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.389      ; 1.348      ;
; 0.818 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.353      ;
; 0.819 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.389      ; 1.352      ;
; 0.825 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.026      ;
; 0.829 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.030      ;
; 0.829 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.030      ;
; 0.829 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.030      ;
; 0.831 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.389      ; 1.364      ;
; 0.831 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.031      ;
; 0.832 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.033      ;
; 0.836 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.037      ;
; 0.836 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.037      ;
; 0.842 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.057      ; 1.043      ;
; 0.845 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.046      ;
; 0.846 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.047      ;
; 0.848 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.049      ;
; 0.852 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.053      ;
; 0.853 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.053      ;
; 0.853 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.053      ;
; 0.853 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.053      ;
; 0.855 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.055      ;
; 0.855 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.055      ;
; 0.856 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.057      ;
; 0.856 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.057      ;
; 0.856 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.056      ;
; 0.857 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.058      ;
; 0.864 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.065      ;
; 0.871 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[6]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.072      ;
; 0.874 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.409      ;
; 0.877 ; pulse:U0|cnt_Toff[8]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.093      ;
; 0.882 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.417      ;
; 0.891 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 1.091      ;
; 0.903 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.391      ; 1.438      ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.541 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 1.000        ; 0.191      ; 1.670      ;
; -0.541 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 1.000        ; 0.191      ; 1.670      ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.106 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.310      ; 1.558      ;
; 1.106 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.310      ; 1.558      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.472 ; -7.722            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.156 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.032 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.682 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -41.443                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.472 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.422      ;
; -0.426 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.376      ;
; -0.426 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.376      ;
; -0.426 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.376      ;
; -0.426 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.376      ;
; -0.426 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.376      ;
; -0.426 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.376      ;
; -0.426 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.376      ;
; -0.409 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.359      ;
; -0.356 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 1.000        ; -0.063     ; 1.248      ;
; -0.356 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 1.000        ; -0.063     ; 1.248      ;
; -0.341 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.291      ;
; -0.314 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.238     ; 1.063      ;
; -0.312 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.262      ;
; -0.300 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.251      ;
; -0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.243      ;
; -0.292 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.243      ;
; -0.292 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.243      ;
; -0.291 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.242      ;
; -0.291 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.242      ;
; -0.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.236      ;
; -0.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.236      ;
; -0.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.236      ;
; -0.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.236      ;
; -0.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.236      ;
; -0.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.236      ;
; -0.286 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.236      ;
; -0.285 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.236      ;
; -0.281 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.231      ;
; -0.280 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.231      ;
; -0.280 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.231      ;
; -0.267 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.218      ;
; -0.266 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.216      ;
; -0.265 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.216      ;
; -0.257 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.208      ;
; -0.256 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.207      ;
; -0.249 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.199      ;
; -0.237 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.188      ;
; -0.232 ; pulse:U0|cnt_Toff[8]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.237     ; 0.982      ;
; -0.229 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.180      ;
; -0.229 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.180      ;
; -0.228 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.179      ;
; -0.228 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.179      ;
; -0.228 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.178      ;
; -0.227 ; pulse:U0|cnt_Toff[3]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.177      ;
; -0.224 ; pulse:U0|cnt_Toff[2]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.174      ;
; -0.224 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.238     ; 0.973      ;
; -0.219 ; pulse:U0|cnt_Toff[11]                                                                                                                 ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.238     ; 0.968      ;
; -0.218 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.168      ;
; -0.218 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.169      ;
; -0.217 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.168      ;
; -0.216 ; pulse:U0|cnt_Toff[9]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.166      ;
; -0.208 ; pulse:U0|cnt_Toff[7]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.158      ;
; -0.200 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.151      ;
; -0.199 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.150      ;
; -0.199 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.150      ;
; -0.199 ; pulse:U0|cnt_Toff[3]                                                                                                                  ; pulse:U0|cnt_Toff[6]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.149      ;
; -0.198 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.149      ;
; -0.198 ; pulse:U0|cnt_Toff[1]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.148      ;
; -0.195 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.145      ;
; -0.195 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.145      ;
; -0.195 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.145      ;
; -0.195 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.145      ;
; -0.195 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.145      ;
; -0.195 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.145      ;
; -0.195 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.145      ;
; -0.190 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.141      ;
; -0.189 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.140      ;
; -0.184 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[7]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.134      ;
; -0.181 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.131      ;
; -0.180 ; pulse:U0|cnt_Toff[0]                                                                                                                  ; pulse:U0|cnt_Toff[2]                                                                                               ; clk          ; clk         ; 1.000        ; -0.037     ; 1.130      ;
; -0.160 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.111      ;
; -0.160 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.111      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.488      ;
; 0.157 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.489      ;
; 0.157 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.491      ;
; 0.160 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.493      ;
; 0.162 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.492      ;
; 0.168 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.500      ;
; 0.169 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.499      ;
; 0.179 ; pulse:U0|pul                                                                                                ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.253 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.575      ;
; 0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; pulse:U0|cnt_Toff[10]                                                                                       ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.300 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 0.621      ;
; 0.302 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[1]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.316 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[0]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.321 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.643      ;
; 0.332 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.654      ;
; 0.347 ; pulse:U0|cnt_Toff[11]                                                                                       ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.476      ;
; 0.358 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 0.679      ;
; 0.371 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.703      ;
; 0.371 ; pulse:U0|pul                                                                                                ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.500      ;
; 0.372 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.702      ;
; 0.384 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.706      ;
; 0.395 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.716      ;
; 0.395 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.515      ;
; 0.397 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.719      ;
; 0.399 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 0.720      ;
; 0.427 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.748      ;
; 0.434 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 0.755      ;
; 0.439 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.760      ;
; 0.441 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.564      ;
; 0.451 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.773      ;
; 0.453 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; pulse:U0|cnt_Toff[5]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 0.776      ;
; 0.456 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.460 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[7]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|pul                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 0.782      ;
; 0.461 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[1]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; pulse:U0|cnt_Toff[4]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.787      ;
; 0.465 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; pulse:U0|cnt_Toff[9]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.789      ;
; 0.467 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.474 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.795      ;
; 0.478 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.598      ;
; 0.485 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[8]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.806      ;
; 0.502 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[0] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[2] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[1] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.514 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.839      ;
; 0.517 ; pulse:U0|cnt_Toff[3]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.839      ;
; 0.517 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[6]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_oah:cntr3|counter_reg_bit[6]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; pulse:U0|cnt_Toff[1]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; pulse:U0|cnt_Toff[8]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.650      ;
; 0.529 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[10]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.851      ;
; 0.529 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[3]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[9]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; pulse:U0|cnt_Toff[2]                                                                                        ; pulse:U0|cnt_Toff[5]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; pulse:U0|cnt_Toff[0]                                                                                        ; pulse:U0|cnt_Toff[4]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.653      ;
; 0.535 ; pulse:U0|cnt_Toff[7]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.857      ;
; 0.544 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3] ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.664      ;
; 0.546 ; pulse:U0|cnt_Toff[6]                                                                                        ; pulse:U0|cnt_Toff[11]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.238      ; 0.868      ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.032 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 1.000        ; 0.121      ; 1.044      ;
; 0.032 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 1.000        ; 0.121      ; 1.044      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.682 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a1 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.974      ;
; 0.682 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|dffe4 ; shift_resister:U1|altshift_taps:shift_rtl_0|shift_taps_glm:auto_generated|altsyncram_l2b1:altsyncram2|ram_block5a0 ; clk          ; clk         ; 0.000        ; 0.202      ; 0.974      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.813  ; 0.156 ; -0.709   ; 0.682   ; -3.000              ;
;  clk             ; -1.813  ; 0.156 ; -0.709   ; 0.682   ; -3.000              ;
; Design-wide TNS  ; -38.94  ; 0.0   ; -1.418   ; 0.0     ; -43.87              ;
;  clk             ; -38.940 ; 0.000 ; -1.418   ; 0.000   ; -43.870             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pulse_SW_Td   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pulse_D_Td    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pulse_SW_Td   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pulse_D_Td    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pulse_SW_Td   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pulse_D_Td    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pulse_SW_Td   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pulse_D_Td    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 388      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 388      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pulse_D_Td  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pulse_SW_Td ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pulse_D_Td  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pulse_SW_Td ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition
    Info: Processing started: Thu Aug 28 19:11:06 2025
Info: Command: quartus_sta pulse_Td -c pulse_Td
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pulse_Td.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.813             -38.940 clk 
Info (332146): Worst-case hold slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 clk 
Info (332146): Worst-case recovery slack is -0.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.709              -1.418 clk 
Info (332146): Worst-case removal slack is 1.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.234               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.870 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.533
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.533             -31.041 clk 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 clk 
Info (332146): Worst-case recovery slack is -0.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.541              -1.082 clk 
Info (332146): Worst-case removal slack is 1.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.106               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.870 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.472              -7.722 clk 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 clk 
Info (332146): Worst-case recovery slack is 0.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.032               0.000 clk 
Info (332146): Worst-case removal slack is 0.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.682               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.443 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Thu Aug 28 19:11:07 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


