strict digraph "" {
	node [label="\N"];
	"709:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540bbd0>",
		fillcolor=turquoise,
		label="709:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415540be10>",
		fillcolor=springgreen,
		label="710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"709:BL" -> "710:IF"	 [cond="[]",
		lineno=None];
	"Leaf_708:AL"	 [def_var="['RStat_q1', 'RStat_q2', 'RStat_q3', 'WCtrlData_q1', 'WCtrlData_q2', 'WCtrlData_q3', 'SyncStatMdcEn', 'ScanStat_q1', 'ScanStat_q2']",
		label="Leaf_708:AL"];
	"708:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4155413310>",
		clk_sens=True,
		fillcolor=gold,
		label="708:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RStat_q1', 'RStat_q2', 'WCtrlData_q1', 'WCtrlData_q2', 'RStat', 'WCtrlData', 'ScanStat', 'MdcEn', 'ScanStat_q1', 'ScanStat_\
q2']"];
	"708:AL" -> "709:BL"	 [cond="[]",
		lineno=None];
	"736:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4155411f10>",
		fillcolor=springgreen,
		label="736:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"737:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411f90>",
		fillcolor=firebrick,
		label="737:NS
SyncStatMdcEn <= #Tp ScanStat_q2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"736:IF" -> "737:NS"	 [cond="['MdcEn']",
		label=MdcEn,
		lineno=736];
	"711:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4155412210>",
		fillcolor=turquoise,
		label="711:BL
WCtrlData_q1 <= #Tp 1'b0;
WCtrlData_q2 <= #Tp 1'b0;
WCtrlData_q3 <= #Tp 1'b0;
RStat_q1 <= #Tp 1'b0;
RStat_q2 <= #Tp 1'b0;
\
RStat_q3 <= #Tp 1'b0;
ScanStat_q1 <= #Tp 1'b0;
ScanStat_q2 <= #Tp 1'b0;
SyncStatMdcEn <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4155412450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f415540b150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412990>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4155412b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412d10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4155412ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554130d0>]",
		style=filled,
		typ=Block];
	"711:BL" -> "Leaf_708:AL"	 [cond="[]",
		lineno=None];
	"737:NS" -> "Leaf_708:AL"	 [cond="[]",
		lineno=None];
	"710:IF" -> "711:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=710];
	"725:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540bed0>",
		fillcolor=turquoise,
		label="725:BL
WCtrlData_q1 <= #Tp WCtrlData;
WCtrlData_q2 <= #Tp WCtrlData_q1;
WCtrlData_q3 <= #Tp WCtrlData_q2;
RStat_q1 <= #Tp RStat;
\
RStat_q2 <= #Tp RStat_q1;
RStat_q3 <= #Tp RStat_q2;
ScanStat_q1 <= #Tp ScanStat;
ScanStat_q2 <= #Tp ScanStat_q1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540bf10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f41554111d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4155411650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f41554119d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411b90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4155411d50>]",
		style=filled,
		typ=Block];
	"710:IF" -> "725:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=710];
	"725:BL" -> "736:IF"	 [cond="[]",
		lineno=None];
}
