// Seed: 4097028912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_9 :
  assert property (@(posedge 1 && 1'b0) 1)
  else;
  assign module_2.type_15 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input supply0 id_4,
    input tri0 id_5
    , id_11,
    input tri id_6,
    input wand id_7,
    output tri1 id_8,
    input wand id_9
);
  event id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11
  );
endmodule
