
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   A[7:0] = 8'b00000111;

   B[7:0] = 8'b01110110;

   CMD[2:0] = 3'b011;

#20

   A[7:0] = 8'b00000111;

   B[7:0] = 8'b01110110;

   CMD[2:0] = 3'b101;

end 
