# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu_final.srcs/sources_1/new/aequalb.v" \
"../../../../cpu_final.srcs/sources_1/new/aleftshift.v" \
"../../../../cpu_final.srcs/sources_1/new/alu.v" \
"../../../../cpu_final.srcs/sources_1/new/aminusb.v" \
"../../../../cpu_final.srcs/sources_1/new/andd.v" \
"../../../../cpu_final.srcs/sources_1/new/axorb.v" \
"../../../../cpu_final.srcs/sources_1/new/fa_prefix.v" \
"../../../../cpu_final.srcs/sources_1/new/fa_prefix_32bit.v" \
"../../../../cpu_final.srcs/sources_1/new/mult.v" \
"../../../../cpu_final.srcs/sources_1/new/mux32bit.v" \
"../../../../cpu_final.srcs/sources_1/new/mux4bit.v" \
"../../../../cpu_final.srcs/sources_1/new/noteverybit.v" \
"../../../../cpu_final.srcs/sources_1/new/orr.v" \
"../../../../cpu_final.srcs/sources_1/new/slt.v" \
"../../../../cpu_final.srcs/sim_1/new/alu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
