// Seed: 3705041448
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    output tri1 id_4,
    input supply0 id_5
);
  wire id_7;
  ;
  assign id_4 = id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd37
) (
    input wor _id_0,
    output supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4
);
  assign id_4#(.id_3(1)) = 1'b0;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_4,
      id_4,
      id_2
  );
  wire id_6;
  logic [7:0] id_7;
  ;
  assign id_7[id_0] = id_7 == -1 - 1 ? -1'b0 : ~id_0 ? 1 * id_6 - 1 : -1;
  logic id_8 = -1 == -1'h0;
endmodule
