{
    "BENCHMARKS": {
        "CH_DFSIN": {
            "design":"RTL_Benchmark/Verilog/ql_design/CH_DFSIN/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "IR_Remote": {
            "design":"RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "Clock_i"
            }
        },
        "KeyExpantion": {
            "design":"RTL_Benchmark/Verilog/ql_design/KeyExpantion/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "LU32PEEng": {
            "design":"RTL_Benchmark/Verilog/ql_design/LU32PEEng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "VexRiscv": {
            "design":"RTL_Benchmark/Verilog/ql_design/VexRiscv/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "adder_FFs": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_FFs/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_columns": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_columns/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "and2": {
            "design":"RTL_Benchmark/Verilog/ql_design/and2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "and2_or2": {
            "design":"RTL_Benchmark/Verilog/ql_design/and2_or2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "and2_latch": {
            "design":"RTL_Benchmark/Verilog/ql_design/and2_latch/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bin2seven": {
            "design":"RTL_Benchmark/Verilog/ql_design/bin2seven/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_100MHz"
            }
        },
        "bitonic_mesh": {
            "design":"RTL_Benchmark/Verilog/ql_design/bitonic_mesh/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bram": {
            "design":"RTL_Benchmark/Verilog/ql_design/bram/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "camif": {
            "design":"RTL_Benchmark/Verilog/ql_design/camif/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "pixelclk",
                "Clock2": "gpmc_clk"
            }
        },
        "cf_fft_256_8": {
            "design":"RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_fir_24_16_16": {
            "design":"RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_rca_16": {
            "design":"RTL_Benchmark/Verilog/ql_design/cf_rca_16/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clock_config_c",
            "Clock2": "clock_main_c"
            }
        },
        "clock_test": {
            "design":"RTL_Benchmark/Verilog/ql_design/clock_test/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "clock_tree_design": {
            "design":"RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "conv2d": {
            "design":"RTL_Benchmark/Verilog/ql_design/conv2d/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "conv2d_no_ksa": {
            "design":"RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter_32bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_32bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter_4clk": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clk1",
            "Clock2": "clk2",
            "Clock3": "clk3",
            "Clock4": "clk4"
            }
        },
        "counter_8bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_8bit/modified_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter_al4s3b": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_al4s3b/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "des90": {
            "design":"RTL_Benchmark/Verilog/ql_design/des90/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "des_perf": {
            "design":"RTL_Benchmark/Verilog/ql_design/des_perf/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "design1": {
            "design":"RTL_Benchmark/Verilog/ql_design/design1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "SCLK_o"
            }
        },
        "design10": {
            "design":"RTL_Benchmark/Verilog/ql_design/design10/rtl/config.tcl     ",
           "CLOCK_DATA": {
                "Clock1": "SCLK_o"
            }
        },
        "design2": {
            "design":"RTL_Benchmark/Verilog/ql_design/design2/rtl/config.tcl     ",
           "CLOCK_DATA": {
            "Clock1": "I2S_CLK_i",
            "Clock2": "I2S_WS_CLK_i"
            }
        },
        "design3": {
            "design":"RTL_Benchmark/Verilog/ql_design/design3/rtl/config.tcl     ",
           "CLOCK_DATA": {
            "Clock1": "I2S_CLK_i",
            "Clock2": "I2S_WS_CLK_i"
            }
        },
        "design6": {
            "design":"RTL_Benchmark/Verilog/ql_design/design6/rtl/config.tcl     ",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "design8": {
            "design":"RTL_Benchmark/Verilog/ql_design/design8/rtl/config.tcl     ",
           "CLOCK_DATA": {
                "Clock1": "PCLK_i"
            }
        },
        "design9": {
            "design":"RTL_Benchmark/Verilog/ql_design/design9/rtl/config.tcl     ",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "e_sdio_host_controller": {
            "design":"RTL_Benchmark/Verilog/ql_design/e_sdio_host_controller/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "sys_clk",
            "Clock2": "sd_bclkx2"
            }
        },
        "fifo_test": {
            "design":"RTL_Benchmark/Verilog/ql_design/fifo_test/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "full_adder": {
            "design":"RTL_Benchmark/Verilog/ql_design/full_adder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gsm_switch": {
            "design":"RTL_Benchmark/Verilog/ql_design/gsm_switch/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clk_33M",
            "Clock2": "clk_320M",
            "Clock3": "clk_80M",
            "Clock4": "shift_clk"
            }
        },
        "inferred_ram_test": {
            "design":"RTL_Benchmark/Verilog/ql_design/inferred_ram_test/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_reg": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_reg/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_reg_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_reg_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_reg_tc1": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_reg_tc1/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_tc1": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_tc1/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "jpeg_qnr": {
            "design":"RTL_Benchmark/Verilog/ql_design/jpeg_qnr/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lut4_8ffs": {
            "design":"RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "qck"
            }
        },
        "mac_16": {
            "design":"RTL_Benchmark/Verilog/ql_design/mac_16/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "main_loop_synth": {
            "design":"RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mcml": {
            "design":"RTL_Benchmark/Verilog/ql_design/mcml/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mult_8bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/mult_8bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "multi_enc_decx2x4": {
            "design":"RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "multiplier_8bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ode": {
            "design":"RTL_Benchmark/Verilog/ql_design/ode/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "osc_alu": {
            "design":"RTL_Benchmark/Verilog/ql_design/osc_alu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ram_test": {
            "design":"RTL_Benchmark/Verilog/ql_design/ram_test/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "WB_CLK",
            "Clock2": "Clk_C16",
            "Clock3": "Clk_C21"
            }
        },
        "rgb2ycrcb": {
            "design":"RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "routing_test": {
            "design":"RTL_Benchmark/Verilog/ql_design/routing_test/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rs_decoder_1": {
            "design":"RTL_Benchmark/Verilog/ql_design/rs_decoder_1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sctag": {
            "design":"RTL_Benchmark/Verilog/ql_design/sctag/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "cmp_gclk"
            }
        },
        "sdio_client_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/sdio_client_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sdclk"
            }
        },
        "sha_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/sha_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "smithwaterman": {
            "design":"RTL_Benchmark/Verilog/ql_design/smithwaterman/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "ap_clk"
            }
        },
        "spi_master_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        } ,
        "stereovision0": {
            "design":"RTL_Benchmark/Verilog/ql_design/stereovision0/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        } ,
        "stereovision2": {
            "design":"RTL_Benchmark/Verilog/ql_design/stereovision2/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        } ,
        "sudoku_check": {
            "design":"RTL_Benchmark/Verilog/ql_design/sudoku_check/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        } ,
        "syn2": {
            "design":"RTL_Benchmark/Verilog/ql_design/syn2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        } ,
        "test_logic_cell": {
            "design":"RTL_Benchmark/Verilog/ql_design/test_logic_cell/modified_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "top_120_13": {
            "design":"RTL_Benchmark/Verilog/ql_design/top_120_13/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clk1",
            "Clock2": "clk2",
            "Clock3": "clk3"
            }
        } ,
        "ucsb_152_tap_fir": {
            "design":"RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        } ,
        "unsigned_mult_50": {
            "design":"RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        } ,
        "ycrcb2rgb": {
            "design":"RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_64": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_64/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_128": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_128/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}