#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Feb 06 12:24:28 2017
# Process ID: 1580
# Current directory: C:/Users/husseinz/Desktop/ECE212/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3572 C:\Users\husseinz\Desktop\ECE212\Lab1\Lab1.xpr
# Log file: C:/Users/husseinz/Desktop/ECE212/Lab1/vivado.log
# Journal file: C:/Users/husseinz/Desktop/ECE212/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/husseinz/Desktop/ece_212/Lab1' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/sources_1/new/clkdiv.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/sources_1/new/debounce.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/sources_1/new/nexys4DDR.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/constrs_1/new/nexys4DDR.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.ip_user_files', nor could it be found using path 'C:/Users/husseinz/Desktop/ece_212/Lab1/Lab1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/husseinz/Desktop/ECE212/Lab1/clkdiv.sv C:/Users/husseinz/Desktop/ECE212/Lab1/debounce.sv C:/Users/husseinz/Desktop/ECE212/Lab1/nexys4DDR.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/constrs_1/new
remove_files -fileset constrs_1 C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/constrs_1/new/nexys4DDR.xdc
remove_files C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/sources_1/new/nexys4DDR.sv
remove_files C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/sources_1/new/debounce.sv
remove_files C:/Users/husseinz/Desktop/ECE212/Lab_1/Lab_1.srcs/sources_1/new/clkdiv.sv
add_files -fileset constrs_1 -norecurse C:/Users/husseinz/Desktop/ECE212/Lab1/nexys4DDR.xdc
file mkdir C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv w ]
add_files -fileset sim_1 C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Nexys4Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Nexys4Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/clkdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nexys4Test
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:38]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:39]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:53]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:58]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:62]
ERROR: [VRFC 10-1040] module Nexys4Test ignored due to previous errors [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Nexys4Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Nexys4Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/clkdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nexys4Test
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:38]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:39]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:53]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:58]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:62]
ERROR: [VRFC 10-1040] module Nexys4Test ignored due to previous errors [C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.srcs/sim_1/new/Nexys4Test.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/husseinz/Desktop/ECE212/Lab1/Lab1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 06 13:09:36 2017...
