(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = ({((8'haa) ? {(8'h9d)} : ((8'ha6) ? (8'ha2) : (8'ha0)))} != ({(+(8'hb0))} && (~^{(8'hac)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h31):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire11;
  wire [(4'hb):(1'h0)] wire10;
  wire signed [(4'hb):(1'h0)] wire9;
  wire [(3'h5):(1'h0)] wire8;
  wire signed [(3'h7):(1'h0)] wire7;
  wire [(2'h3):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire5;
  wire [(3'h5):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (wire1 << $unsigned((8'ha5)));
  assign wire5 = $signed(wire2[(2'h2):(1'h1)]);
  assign wire6 = (8'h9c);
  assign wire7 = (+wire3[(1'h1):(1'h1)]);
  assign wire8 = $unsigned((&(&$unsigned(wire6))));
  assign wire9 = (|wire3);
  assign wire10 = $signed($unsigned(wire1));
  assign wire11 = wire8[(1'h1):(1'h0)];
endmodule