[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PCM1804DBR production of TEXAS INSTRUMENTS from the text:/C0066/C0117/C0114/C0114/C0262/C0066/C0114/C0111/C0119/C0110 /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115\n/C0102/C0114/C0111/C0109 /C0084/C0101/C0120/C0097/C0115 /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115 1\nFEATURES\nAPPLICATIONS\nDESCRIPTION\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nFULL\nDIFFERENTIAL\nANALOG\nINPUT\n24-BIT,\n192-kHz\nSTEREO\nA/D\nCONVERTER\n•\nAV\nAmplifier\n2\n3\n•\n24-Bit\nDelta-Sigma\nStereo\nA/D\nConverter\n•\nMD\nPlayer\n•\nHigh\nPerformance:\n•\nDigital\nVTR\n–\nDynamic\nRange:\n112\ndB\n(Typical)\n•\nDigital\nMixer\n–\nSNR:\n111\ndB\n(Typical)\n•\nDigital\nRecorder\n–\nTHD+N:\n–\n102\ndB\n(Typical)\n•\nHigh-Performance\nLinear\nPhase\nAntialias\nDigital\nFilter:\nThe\nPCM1804\nis\na\nhigh-performance,\nsingle-chip\n–\nPass-Band\nRipple:\n±\n0.005\ndB\nstereo\nA/D\nconverter\nwith\nfully\ndifferential\nanalog\n–\nStop-Band\nAttenuation:\n–\n100\ndB\nvoltage\ninput.\nThe\nPCM1804\nuses\na\nprecision\ndelta-sigma\nmodulator\nand\nincludes\na\nlinear\nphase\n•\nFully\nDifferential\nAnalog\nInput:\n±\n2.5\nV\nantialias\ndigital\nfilter\nand\nhigh-pass\nfilter\n(HPF)\nthat\n•\nAudio\nInterface:\nMaster-\nor\nSlave-Mode\nremoves\ndc\noffset\nfrom\nthe\ninput\nsignal.\nThe\nSelectable\nPCM1804\nis\nsuitable\nfor\na\nwide\nvariety\nof\nmid-\nto\n•\nData\nFormats:\nLeft-Justified,\nI\n2\nS,\nStandard\nhigh-grade\nconsumer\nand\nprofessional\napplications,\n24-Bit,\nand\nDSD\nwhere\nexcellent\nperformance\nand\n5-V\nanalog\nsupply\nand\n3.3-V\ndigital\npower-supply\noperation\nare\nrequired.\n•\nFunction:\nThe\nPCM1804\ncan\nachieve\nboth\nPCM\naudio\nand\n–\nPeak\nDetection\nDSD\nformat\ndue\nto\nthe\nprecision\ndelta-sigma\n–\nHigh-Pass\nFilter\n(HPF):\n–\n3\ndB\nat\n1\nHz,\nmodulator.\nThe\nPCM1804\nis\nfabricated\nusing\nan\nf\nS\n=\n48\nkHz\nadvanced\nCMOS\nprocess\nand\nis\navailable\nin\na\nsmall\n28-pin\nSSOP\npackage.\n•\nSampling\nRate\nup\nto\n192\nkHz\n•\nSystem\nClock:\n128\nf\nS\n,\n256\nf\nS\n,\n384\nf\nS\n,\n512\nf\nS\n,\nor\n768\nf\nS\n•\nDual\nPower\nSupplies:\n–\n5\nV\nfor\nAnalog\n–\n3.3\nV\nfor\nDigital\n•\nPower\nDissipation:\n225\nmW\n•\nSmall\n28-Pin\nSSOP\n•\nDSD\nOutput:\n1\nBit,\n64\nf\nS\n1\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\n2\nSystem\nTwo,\nAudio\nPrecision\nare\ntrademarks\nof\nAudio\nPrecision,\nInc.\n3\nAll\nother\ntrademarks\nare\nthe\nproperty\nof\ntheir\nrespective\nowners.\nPRODUCTION\nDATA\ninformation\nis\ncurrent\nas\nof\npublication\ndate.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nthe\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nwww.ti.com \nPIN\nASSIGNMENTS\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15VREFL\nAGNDL\nVCOML\nVINL+\nVINL−\nFMT0\nFMT1\nS/M\nOSR0\nOSR1\nOSR2\nBYPAS\nDGND\nVDDVREFR\nAGNDR\nVCOMR\nVINR+\nVINR−\nAGND\nVCC\nOVFL\nOVFR\nRST\nSCKI\nLRCK/DSDBCK\nBCK/DSDL\nDATA/DSDRPCM1804 P ACKAGE\n(TOP VIEW)\nP0007-02\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nThis\ndevice\ncontains\ncircuits\nto\nprotect\nits\ninputs\nand\noutputs\nagainst\ndamage\ndue\nto\nhigh\nstatic\nvoltages\nor\nelectrostatic\nfields.\nThese\ncircuits\nhave\nbeen\nqualified\nto\nprotect\nthis\ndevice\nagainst\nelectrostatic\ndischarges\n(ESD)\nof\nup\nto\n2\nkV\naccording\nto\nMIL-STD-883C,\nMethod\n3015;\nhowever,\nit\nis\nadvised\nthat\nprecautions\nbe\ntaken\nto\navoid\napplication\nof\nany\nvoltage\nhigher\nthan\nmaximum-rated\nvoltages\nto\nthese\nhigh-impedance\ncircuits.\nDuring\nstorage\nor\nhandling,\nthe\ndevice\nleads\nshould\nbe\nshorted\ntogether\nor\nthe\ndevice\nshould\nbe\nplaced\nin\nconductive\nfoam.\nIn\na\ncircuit,\nunused\ninputs\nshould\nalways\nbe\nconnected\nto\nan\nappropriate\nlogic\nvoltage\nlevel,\npreferably\neither\nV\nCC\nor\nground.\nSpecific\nguidelines\nfor\nhandling\ndevices\nof\nthis\ntype\nare\ncontained\nin\nthe\npublication\nElectrostatic\nDischarge\n(ESD)\n(\nSSYA008\n),\navailable\nfrom\nTexas\nInstruments.\n2\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \nHPF\nHPF\nPower SupplyCLK\nControl\nDelta-Sigma\nModulator (L)\nVREFL\nVREFR\nDelta-Sigma\nModulator (R)Decimation\nFilter (L)\nDecimation\nFilter (R)Serial\nOutput\nInterfaceSCKI\nVINL+\nVINL−\nVCOML\nAGNDL\nVREFL\nVREFR\nAGNDR\nVCOMR\nVINR+\nVINR−\nVCCAGND DGND V DDOSR0\nOSR1\nOSR2\nS/M\nFMT0\nFMT1\nLRCK/DSDBCK\nBCK/DSDL\nDATA/DSDR\nOVFL\nOVFR\nBYPAS\nRST\nB0029-01 \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nFUNCTIONAL\nBLOCK\nDIAGRAM\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n3\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nTerminal\nFunctions\nTERMINAL\nI/O\nDESCRIPTIONS\nNAME\nPIN\nAGND\n23\n–\nAnalog\nground\nAGNDL\n2\n–\nAnalog\nground\nfor\nV\nREF\nL\nAGNDR\n27\n–\nAnalog\nground\nfor\nV\nREF\nR\nBCK/DSDL\n16\nI/O\nBit\nclock\ninput/output\nin\nPCM\nmode.\nL-channel\naudio\ndata\noutput\nin\nDSD\nmode.\n(1)\nBYPAS\n12\nI\nHPF\nbypass\ncontrol.\nHigh:\nHPF\ndisabled,\nLow:\nHPF\nenabled\n(1)\nDATA/DSDR\n15\nO\nL-channel\nand\nR-channel\naudio\ndata\noutput\nin\nPCM\nmode.\nR-channel\naudio\ndata\noutput\nin\nDSD\nmode.\n(DSD\noutput,\nwhen\nin\nDSD\nmode)\nDGND\n13\n–\nDigital\nground\nFMT0\n6\nI\nAudio\ndata\nformat\n0.\nSee\nTable\n5\n.\n(2)\nFMT1\n7\nI\nAudio\ndata\nformat\n1.\nSee\nTable\n5\n.\n(2)\nLRCK/DSDBCK\n17\nI/O\nSampling\nclock\ninput/output\nin\nPCM\nand\nDSD\nmodes.\n(1)\nOSR0\n9\nI\nOversampling\nratio\n0.\nSee\nTable\n1\nand\nTable\n2\n.\n(2)\nOSR1\n10\nI\nOversampling\nratio\n1.\nSee\nTable\n1\nand\nTable\n2\n.\n(2)\nOSR2\n11\nI\nOversampling\nratio\n2.\nSee\nTable\n1\nand\nTable\n2\n.\n(2)\nOVFL\n21\nO\nOverflow\nsignal\nof\nL-channel\nin\nPCM\nmode.\nThis\nis\navailable\nin\nPCM\nmode\nonly.\nOVFR\n20\nO\nOverflow\nsignal\nof\nR-channel\nin\nPCM\nmode.\nThis\nis\navailable\nin\nPCM\nmode\nonly.\nRST\n19\nI\nReset,\npower-down\ninput,\nactive-low\n(2)\nSCKI\n18\nI\nSystem\nclock\ninput;\n128\nf\nS\n,\n256\nf\nS\n,\n384\nf\nS\n,\n512\nf\nS\n,\nor\n768\nf\nS\n.\n(3)\nS/\nM\n8\nI\nSlave/master\nmode\nselection.\nSee\nTable\n4\n.\n(2)\nV\nCC\n22\n–\nAnalog\npower\nsupply\nV\nCOM\nL\n3\n–\nL-channel\nanalog\ncommon-mode\nvoltage\n(2.5\nV)\nV\nCOM\nR\n26\n–\nR-channel\nanalog\ncommon-mode\nvoltage\n(2.5\nV)\nV\nDD\n14\n–\nDigital\npower\nsupply\nV\nIN\nL\n–\n5\nI\nL-channel\nanalog\ninput,\nnegative\npin\nV\nIN\nL+\n4\nI\nL-channel\nanalog\ninput,\npositive\npin\nV\nIN\nR\n–\n24\nI\nR-channel\nanalog\ninput,\nnegative\npin\nV\nIN\nR+\n25\nI\nR-channel\nanalog\ninput,\npositive\npin\nV\nREF\nL\n1\n–\nL-channel\nvoltage\nreference\noutput,\nrequires\ncapacitors\nfor\ndecoupling\nto\nAGND\nV\nREF\nR\n28\n–\nR-channel\nvoltage\nreference\noutput,\nrequires\ncapacitors\nfor\ndecoupling\nto\nAGND\n(1)\nSchmitt-trigger\ninput\n(2)\nSchmitt-trigger\ninput\nwith\ninternal\npulldown\n(51\nk\nμ\ntypically),\n5-V\ntolerant.\n(3)\nSchmitt-trigger\ninput,\n5-V\ntolerant.\n4\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com ABSOLUTE\nMAXIMUM\nRATINGS\nRECOMMENDED\nOPERATING\nCONDITIONS\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nover\noperating\nfree-air\ntemperature\nrange\n(unless\notherwise\nnoted)\n(1)\nV\nCC\n–\n0.3\nV\nto\n6.5\nV\nSupply\nvoltage\nV\nDD\n–\n0.3\nV\nto\n4\nV\nGround\nvoltage\ndifferences\nAGND,\nAGNDL,\nAGNDR,\nDGND\n±\n0.1\nV\nSupply\nvoltage\ndifference\nV\nCC\n,\nV\nDD\nV\nCC\n–\nV\nDD\n<\n3\nV\nFMT0,\nFMT1,\nS/\nM\n,\nOSR0,\nOSR1,\nOSR2,\nSCKI,\nRST\n–\n0.3\nV\nto\n6.5\nV\nDigital\ninput\nvoltage\nBYPAS,\nDATA/DSDR,\nBCK/DSDL,\nLRCK/DSDBCK,\nOVFL,\nOVFR\n–\n0.3\nV\nto\n(V\nDD\n+\n0.3\nV)\nAnalog\ninput\nvoltage\nV\nREF\nL,\nV\nREF\nR,\nV\nCOM\nL,\nV\nCOM\nR,\nV\nIN\nL+,\nV\nIN\nR+,\nV\nIN\nL\n–\n,\nV\nIN\nR\n–\n–\n0.3\nV\nto\n(V\nCC\n+\n0.3\nV)\nInput\ncurrent\n(any\npins\nexcept\nsupplies)\n±\n10\nmA\nT\nA\nAmbient\ntemperature\nunder\nbias\n–\n40\n°\nC\nto\n125\n°\nC\nT\nstg\nStorage\ntemperature\n–\n55\n°\nC\nto\n150\n°\nC\nT\nJ\nJunction\ntemperature\n150\n°\nC\nLead\ntemperature\n(soldering)\n260\n°\nC,\n5\ns\nPackage\ntemperature\n(IR\nreflow,\npeak)\n260\n°\nC\n(1)\nStresses\nbeyond\nthose\nlisted\nunder\n"absolute\nmaximum\nratings\n”\nmay\ncause\npermanent\ndamage\nto\nthe\ndevice.\nThese\nare\nstress\nratings\nonly,\nand\nfunctional\noperation\nof\nthe\ndevice\nat\nthese\nor\nany\nother\nconditions\nbeyond\nthose\nindicated\nunder\n"recommended\noperating\nconditions\n”\nis\nnot\nimplied.\nExposure\nto\nabsolute-maximum-rated\nconditions\nfor\nextended\nperiods\nmay\naffect\ndevice\nreliability.\nover\noperating\nfree-air\ntemperature\nrange\nMIN\nNOM\nMAX\nUNIT\nAnalog\nsupply\nvoltage,\nV\nCC\n4.75\n5\n5.25\nV\nDigital\nsupply\nvoltage,\nV\nDD\n3\n3.3\n3.6\nV\nAnalog\ninput\nvoltage,\nfull-scale\n(\n–\n0\ndB),\ndifferential\ninput\n5\nVp-p\nDigital\ninput\nlogic\nfamily\nTTL\ncompatible\nSystem\nclock\n8.192\n36.864\nMHz\nDigital\ninput\nclock\nfrequency\nSampling\nclock\n32\n192\nkHz\nDigital\noutput\nload\ncapacitance\n10\npF\nOperating\nfree-air\ntemperature,\nT\nA\n–\n10\n70\n°\nC\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n5\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com ELECTRICAL\nCHARACTERISTICS\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n5\nV,\nV\nDD\n=\n3.3\nV,\nmaster\nmode,\nsingle-speed\nmode,\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n,\n24-bit\ndata,\nunless\notherwise\nnoted.\nPCM1804DB\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nResolution\n24\nBits\nDATA\nFORMAT\nAudio\ndata\ninterface\nformat\nStandard,\nI\n2\nS,\nleft-justified\nAudio\ndata\nbit\nlength\n24\nBits\nMSB\nfirst,\nAudio\ndata\nformat\n2s\ncomplement,\nDSD\nDIGITAL\nINPUT/OUTPUT\nLogic\nfamily\nTTL\ncompatible\n(1)\n(2)\n2\n5.5\nV\nIH\nHigh-level\ninput\nvoltage\nVdc\n(3)\n2\nV\nDD\nV\nIL\nLow-level\ninput\nvoltage\n(1)\n(2)\n(3)\n0.8\nVdc\nV\nIN\n=\nV\nDD\n(1)\n65\n100\nI\nIH\nHigh-level\ninput\ncurrent\nV\nIN\n=\nV\nDD\n(2)\n±\n10\nμ\nA\nV\nIN\n=\nV\nDD\n(3)\n±\n100\nV\nIN\n=\n0\nV\n(1)\n(2)\n±\n10\nI\nIL\nLow-level\ninput\ncurrent\nμ\nA\nV\nIN\n=\n0\nV\n(3)\n±\n50\nV\nOH\nHigh-level\noutput\nvoltage\nI\nOH\n=\n–\n1\nmA\n(4)\n2.4\nVdc\nV\nOL\nLow-level\noutput\nvoltage\nI\nOL\n=\n1\nmA\n(4)\n0.4\nVdc\nCLOCK\nFREQUENCY\nf\nS\nSampling\nfrequency\n32\n192\nkHz\n256\nf\nS\n,\nsingle\nrate\n(5)\n12.288\n384\nf\nS\n,\nsingle\nrate\n(5)\n18.432\n512\nf\nS\n,\nsingle\nrate\n(5)\n24.576\n768\nf\nS\n,\nsingle\nrate\n(5)\n36.864\nSystem\nclock\nfrequency\nMHz\n256\nf\nS\n,\ndual\nrate\n(6)\n24.576\n384\nf\nS\n,\ndual\nrate\n(6)\n36.864\n128\nf\nS\n,\nquad\nrate\n(7)\n24.576\n192\nf\nS\n,\nquad\nrate\n(7)\n36.864\nDC\nACCURACY\nGain\nmismatch,\nchannel-\n±\n3\n%\nof\nFSR\nto-channel\nGain\nerror\n(V\nIN\n=\n–\n0.5\ndB)\n±\n4\n%\nof\nFSR\nBipolar\nzero\nerror\nHPF\nbypass\n±\n0.2\n%\nof\nFSR\n(1)\nPins\n6\n–\n11,\n19:\nFMT0,\nFMT1,\nS/\nM\n,\nOSR0,\nOSR1,\nOSR2,\nRST\n[Schmitt-trigger\ninput\nwith\ninternal\npulldown\n(51\nk\nμ\ntypically),\n5-V\ntolerant]\n(2)\nPin\n18:\nSCKI\n(Schmitt-trigger\ninput,\n5-V\ntolerant)\n(3)\nPins\n12,\n16\n–\n17:\nBYPAS,\nBCK/DSDL,\nLRCK/DSDBCK\n(in\nslave\nmode,\nSchmitt-trigger\ninput)\n(4)\nPins\n15\n–\n17,\n20,\nand\n21:\nDATA/DSDR,\nBCK/DSDL,\nLRCK/DSDBCK\n(in\nmaster\nmode),\nOVFR,\nOVFL\n(5)\nSingle\nrate,\nf\nS\n=\n48\nkHz\n(6)\nDual\nrate,\nf\nS\n=\n96\nkHz\n(7)\nQuad\nrate,\nf\nS\n=\n192\nkHz\n6\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nELECTRICAL\nCHARACTERISTICS\n(continued)\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n5\nV,\nV\nDD\n=\n3.3\nV,\nmaster\nmode,\nsingle-speed\nmode,\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n,\n24-bit\ndata,\nunless\notherwise\nnoted.\nPCM1804DB\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nDYNAMIC\nPERFORMANCE\n(8)\nV\nIN\n=\n–\n0.5\ndB\n–\n102\n–\n95\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\nV\nIN\n=\n–\n60\ndB\n–\n49\nV\nIN\n=\n–\n0.5\ndB\n–\n101\nf\nS\n=\n96\nkHz,\nsystem\nclock\n=\n256\nf\nS\nTotal\nharmonic\ndistortion\nTHD+N\nV\nIN\n=\n–\n60\ndB\n–\n47\ndB\nplus\nnoise\nV\nIN\n=\n–\n0.5\ndB\n–\n101\nf\nS\n=\n192\nkHz,\nsystem\nclock\n=\n128\nf\nS\nV\nIN\n=\n–\n60\ndB\n–\n47\nV\nIN\n=\n–\n0.5\ndB\nDSD\nmode\n–\n100\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n106\n112\nV\nIN\n=\n–\n60\ndB\nf\nS\n=\n96\nkHz,\nsystem\nclock\n=\n256\nf\nS\n112\nDynamic\nrange\ndB\n(A-weighted)\nf\nS\n=\n192\nkHz,\nsystem\nclock\n=\n128\nf\nS\n112\nDSD\nmode\n112\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n105\n111\nf\nS\n=\n96\nkHz,\nsystem\nclock\n=\n256\nf\nS\n111\nSNR\n(A-weighted)\ndB\nf\nS\n=\n192\nkHz,\nsystem\nclock\n=\n128\nf\nS\n111\nDSD\nmode\n111\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n97\n109\nChannel\nseparation\nf\nS\n=\n96\nkHz,\nsystem\nclock\n=\n256\nf\nS\n107\ndB\nf\nS\n=\n192\nkHz,\nsystem\nclock\n=\n128\nf\nS\n107\nANALOG\nINPUT\nInput\nvoltage\nDifferential\ninput\n±\n2.5\nV\nCenter\nvoltage\n2.5\nVdc\nInput\nimpedance\nSingle-ended\n10\nk\nμ\nDIGITAL\nFILTER\nPERFORMANCE\nPass-band\nedge\nSingle\nrate,\ndual\nrate\n0.453\nf\nS\nHz\nStop-band\nedge\nSingle\nrate,\ndual\nrate\n0.547\nf\nS\nHz\nPass-band\nripple\nSingle\nrate,\ndual\nrate\n±\n0.005\ndB\nStop-band\nattenuation\nSingle\nrate,\ndual\nrate\n–\n100\ndB\nPass-band\nedge\n(\n–\n0.005\nQuad\nrate\n0.375\nf\nS\nHz\ndB)\nPass-band\nedge\n(\n–\n3\ndB)\nQuad\nrate\n0.49\nf\nS\nHz\nStop-band\nedge\nQuad\nrate\n0.77\nf\nS\nHz\nPass-band\nripple\nQuad\nrate\n±\n0.005\ndB\nStop-band\nattenuation\nQuad\nrate\n–\n135\ndB\nGroup\ndelay\nSingle\nrate,\ndual\nrate\n37/f\nS\ns\nGroup\ndelay\nQuad\nrate\n9.5/f\nS\ns\nHPF\nfrequency\nresponse\n–\n3\ndB\nf\nS\n/48000\nHz\n(8)\nf\nIN\n=\n1\nkHz,\nusing\nSystem\nTwo\n™\naudio\nmeasurement\nsystem\nby\nAudio\nPrecision\n™\nin\nRMS\nmode,\nwith\n20-kHz\nLPF\nand\n400-Hz\nHPF\nin\ncalculation\nfor\nsingle\nrate,\nor\nwith\n40-kHz\nLPF\nin\ncalculation\nfor\ndual\nand\nquad\nrates\n.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n7\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nELECTRICAL\nCHARACTERISTICS\n(continued)\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n5\nV,\nV\nDD\n=\n3.3\nV,\nmaster\nmode,\nsingle-speed\nmode,\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n,\n24-bit\ndata,\nunless\notherwise\nnoted.\nPCM1804DB\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nPOWER\nSUPPLY\nREQUIREMENTS\nV\nCC\n4.75\n5\n5.25\nSupply\nvoltage\nrange\nVdc\nV\nDD\n3\n3.3\n3.6\nI\nCC\nV\nCC\n=\n5\nV\n(9)\n(10)\n(11)\n35\n45\nV\nDD\n=\n3.3\nV\n(9)\n(12)\n15\n20\nSupply\ncurrent\nmA\nI\nDD\nV\nDD\n=\n3.3\nV\n(10)\n(12)\n27\nV\nDD\n=\n3.3\nV\n(11)\n(12)\n18\nOperation,\nV\nCC\n=\n5\nV,\nV\nDD\n=\n3.3\nV\n(9)\n(12)\n225\n290\nOperation,\nV\nCC\n=\n5\nV,\nV\nDD\n=\n3.3\nV\n(10)\n(12)\n265\nP\nD\nPower\ndissipation\nmW\nOperation,\nV\nCC\n=\n5\nV,\nV\nDD\n=\n3.3\nV\n(11)\n(12)\n235\nPower\ndown,\nV\nCC\n=\n5\nV,\nV\nDD\n=\n3.3\nV\n5\nTEMPERATURE\nRANGE\nOperation\ntemperature\n–\n10\n70\n°\nC\nθ\nJA\nThermal\nresistance\n100\n°\nC/W\n(9)\nSingle\nrate,\nf\nS\n=\n48\nkHz\n(10)\nDual\nrate,\nf\nS\n=\n96\nkHz\n(11)\nQuad\nrate,\nf\nS\n=\n192\nkHz\n(12)\nMinimum\nload\non\nDATA/DSDR\n(pin\n15)\n8\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com TYPICAL\nPERFORMANCE\nCURVES\n-\nSINGLE\nRATE\n−55−50−45−40−35\nT − Temperature − °C−110−105−100−95−90\n−20 0 20 40 60 80THD+N − T otal Harmonic Distortion + Noise − dB (−0.5 dB)\nTHD+N − T otal Harmonic Distortion + Noise − dB (−60 dB)−60 dB−0.5 dB\nG001\nT − Temperature − °C100105110115120\n−20 0 20 40 60 80Dynamic Range and SNR − dB\nG002Dynamic Range\nSNR\n−55−50−45−40−35\nVCC − Supply V oltage − V−110−105−100−95−90\n4.50 4.75 5.00 5.25 5.50THD+N − T otal Harmonic Distortion + Noise − dB (−0.5 dB)\nTHD+N − T otal Harmonic Distortion + Noise − dB (−60 dB)\nG003−60 dB−0.5 dB\nVCC − Supply V oltage − V100105110115120\n4.50 4.75 5.00 5.25 5.50Dynamic Range and SNR − dB\nG004Dynamic Range\nSNR\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n3.3\nV,\nV\nDD\n=\n5\nV,\nmaster\nmode,\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n,\n24-bit\ndata,\nunless\notherwise\nnoted.\nTOTAL\nHARMONIC\nDISTORTION\n+\nNOISE\nDYNAMIC\nRANGE\nAND\nSNR\nvs\nvs\nTEMPERATURE\nTEMPERATURE\nFigure\n1.\nFigure\n2.\nTOTAL\nHARMONIC\nDISTORTION\n+\nNOISE\nDYNAMIC\nRANGE\nAND\nSNR\nvs\nvs\nSUPPLY\nVOLTAGE\nSUPPLY\nVOLTAGE\nFigure\n3.\nFigure\n4.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n9\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n−55−50−45−40−35\nfS − Sampling Frequency − kHz−110−105−100−95−90THD+N − T otal Harmonic Distortion + Noise − dB (−0.5 dB)\nTHD+N − T otal Harmonic Distortion + Noise − dB (−60 dB)\nG005−60 dB−0.5 dB\n44.1 32 48 \n100105110115120Dynamic Range and SNR − dB\nG006Dynamic Range\nSNR\nfS − Sampling Frequency − kHz44.1 32 48 \n−120−100−80−60−40−200\n−100 −80 −60 −40 −20 0THD+N − T otal Harmonic Distortion + Noise − dB\nG009Signal Level − dB \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nTYPICAL\nPERFORMANCE\nCURVES\n-\nSINGLE\nRATE\n(continued)\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n3.3\nV,\nV\nDD\n=\n5\nV,\nmaster\nmode,\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n,\n24-bit\ndata,\nunless\notherwise\nnoted.\nTOTAL\nHARMONIC\nDISTORTION\n+\nNOISE\nDYNAMIC\nRANGE\nAND\nSNR\nvs\nvs\nSAMPLING\nFREQUENCY\nSAMPLING\nFREQUENCY\nFigure\n5.\nFigure\n6.\nTOTAL\nHARMONIC\nDISTORTION\n+\nNOISE\nvs\nSIGNAL\nLEVEL\nFigure\n7.\n10\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 12000 24000Amplitude − dB\nG008Output Spectrum:\n−60 dB,\nN = 8192 \nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 12000 24000Amplitude − dB\nG007Output Spectrum:\n−0.5 dB,\nN = 8192 TYPICAL\nPERFORMANCE\nCURVES\n-\nDUAL\nRATE\nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 24000 48000Amplitude − dB\nG010fS = 96 kHz,\nSystem Clock = 256 f S\nOutput Spectrum:\n−0.5 dB,\nN = 8192\nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 24000 48000Amplitude − dB\nG011fS = 96 kHz,\nSystem Clock = 256 f S\nOutput Spectrum:\n−60 dB,\nN = 8192\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nTYPICAL\nPERFORMANCE\nCURVES\n-\nSINGLE\nRATE\n(continued)\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n3.3\nV,\nV\nDD\n=\n5\nV,\nmaster\nmode,\nf\nS\n=\n48\nkHz,\nsystem\nclock\n=\n256\nf\nS\n,\n24-bit\ndata,\nunless\notherwise\nnoted.\nAMPLITUDE\nAMPLITUDE\nvs\nvs\nFREQUENCY\nFREQUENCY\nFigure\n8.\nFigure\n9.\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n3.3\nV,\nV\nDD\n=\n5\nV,\nmaster\nmode,\nand\n24-bit\ndata,\nunless\notherwise\nnoted.\nAMPLITUDE\nAMPLITUDE\nvs\nvs\nFREQUENCY\nFREQUENCY\nFigure\n10.\nFigure\n11.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n11\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com TYPICAL\nPERFORMANCE\nCURVES\n-\nQUAD\nRATE\nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 48000 96000Amplitude − dB\nG012fS = 192 kHz,\nSystem Clock = 128 f S\nOutput Spectrum:\n−0.5 dB,\nN = 8192\nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 48000 96000Amplitude − dB\nG013fS = 192 kHz,\nSystem Clock = 128 f S\nOutput Spectrum:\n−60 dB,\nN = 8192\nTYPICAL\nPERFORMANCE\nCURVES\n-\nDSD\nMODE\nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 11025 22050Amplitude − dB\nG014Output Spectrum:\n−0.5 dB,\nN = 8192\nf − Frequency − Hz−160−140−120−100−80−60−40−200\n0 11025 22050Amplitude − dB\nG015Output Spectrum:\n−60 dB,\nN = 8192\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n3.3\nV,\nV\nDD\n=\n5\nV,\nmaster\nmode,\n24-bit\ndata,\nunless\notherwise\nnoted.\nAMPLITUDE\nAMPLITUDE\nvs\nvs\nFREQUENCY\nFREQUENCY\nFigure\n12.\nFigure\n13.\nAll\nspecifications\nat\nT\nA\n=\n25\n°\nC,\nV\nCC\n=\n3.3\nV,\nV\nDD\n=\n5\nV,\nmaster\nmode,\nf\nS\n=\n44.1\nkHz,\nsystem\nclock\n=\n16.9344\nMHz,\nunless\notherwise\nnoted.\nAMPLITUDE\nAMPLITUDE\nvs\nvs\nFREQUENCY\nFREQUENCY\nFigure\n14.\nFigure\n15.\n12\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com TYPICAL\nPERFORMANCE\nCURVES\nOF\nINTERNAL\nFILTER\nLINEAR\nPHASE\nANTIALIAS\nDIGITAL\nFILTER\nFREQUENCY\nRESPONSE\n-\nSingle-Rate\nNormalized Frequency − /C0121 fS−200−150−100−50050\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0Amplitude − dB\nG016fS = 48 kHz\nNormalized Frequency − /C0121 fS−150−140−130−120−110−100−90−80−70−60−50−40−30−20−100\n0.00 0.25 0.50 0.75 1.00Amplitude − dB\nG017fS = 48 kHz\nNormalized Frequency − /C0121 fS−0.10−0.08−0.06−0.04−0.020.000.02\n0.0 0.1 0.2 0.3 0.4 0.5 0.6Amplitude − dB\nG018fS = 48 kHz\nNormalized Frequency − /C0121 fS−10−9−8−7−6−5−4−3−2−10\n0.45 0.47 0.49 0.51 0.53 0.55Amplitude − dB\nG019fS = 48 kHz\n−6.04 dB at 0.5 f S\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nOVERALL\nCHARACTERISTICS\nSTOP-BAND\nATTENUATION\nCHARACTERISTICS\nFOR\nSINGLE-RATE\nFILTER\nFOR\nSINGLE-RATE\nFILTER\nFigure\n16.\nFigure\n17.\nPASS-BAND\nRIPPLE\nCHARACTERISTICS\nTRANSIENT\nBAND\nCHARACTERISTICS\nFOR\nSINGLE-RATE\nFILTER\nFOR\nSINGLE-RATE\nFILTER\nFigure\n18.\nFigure\n19.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n13\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com LINEAR\nPHASE\nANTIALIAS\nDIGITAL\nFILTER\nFREQUENCY\nRESPONSE\n-\nDual-Rate\nNormalized Frequency − /C0121 fS−200−150−100−50050\n0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0Amplitude − dB\nG020fS = 96 kHz\nNormalized Frequency − /C0121 fS−150−140−130−120−110−100−90−80−70−60−50−40−30−20−100\n0.00 0.25 0.50 0.75 1.00Amplitude − dB\nG021fS = 96 kHz\nNormalized Frequency − /C0121 fS−0.10−0.08−0.06−0.04−0.020.000.02\n0.0 0.1 0.2 0.3 0.4 0.5 0.6Amplitude − dB\nG022fS = 96 kHz\nNormalized Frequency − /C0121 fS−10−9−8−7−6−5−4−3−2−10\n0.45 0.47 0.49 0.51 0.53 0.55Amplitude − dB\nG023fS = 96 kHz\n−6.02 dB at 0.5 f S\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nTYPICAL\nPERFORMANCE\nCURVES\nOF\nINTERNAL\nFILTER\n(continued)\nOVERALL\nCHARACTERISTICS\nSTOP-BAND\nATTENUATION\nCHARACTERISTICS\nFOR\nDUAL-RATE\nFILTER\nFOR\nDUAL-RATE\nFILTER\nFigure\n20.\nFigure\n21.\nPASS-BAND\nRIPPLE\nCHARACTERISTICS\nTRANSIENT\nBAND\nCHARACTERISTICS\nFOR\nDUAL-RATE\nFILTER\nFOR\nDUAL-RATE\nFILTER\nFigure\n22.\nFigure\n23.\n14\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com LINEAR\nPHASE\nANTIALIAS\nDIGITAL\nFILTER\nFREQUENCY\nRESPONSE\n-\nQuad-Rate\nNormalized Frequency − /C0121 fS−200−150−100−50050\n0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0Amplitude − dB\nG024fS = 192 kHz\nNormalized Frequency − /C0121 fS−150−140−130−120−110−100−90−80−70−60−50−40−30−20−100\n0.00 0.25 0.50 0.75 1.00Amplitude − dB\nG025fS = 192 kHz\nNormalized Frequency − /C0121 fS−0.10−0.08−0.06−0.04−0.020.000.02\n0.0 0.1 0.2 0.3 0.4 0.5 0.6Amplitude − dB\nG026fS = 192 kHz\nNormalized Frequency − /C0121 fS−10−9−8−7−6−5−4−3−2−10\n0.45 0.47 0.49 0.51 0.53 0.55Amplitude − dB\nG027fS = 192 kHz\n−3.9 dB at 0.5 f S\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nTYPICAL\nPERFORMANCE\nCURVES\nOF\nINTERNAL\nFILTER\n(continued)\nOVERALL\nCHARACTERISTICS\nSTOP-BAND\nATTENUATION\nCHARACTERISTICS\nFOR\nQUAD-RATE\nFILTER\nFOR\nQUAD-RATE\nFILTER\nFigure\n24.\nFigure\n25.\nPASS-BAND\nRIPPLE\nCHARACTERISTICS\nTRANSIENT\nBAND\nCHARACTERISTICS\nFOR\nQUAD-RATE\nFILTER\nFOR\nQUAD-RATE\nFILTER\nFigure\n26.\nFigure\n27.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n15\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com HIGH-PASS\nFILTER\n(HPF)\nFREQUENCY\nRESPONSE\nNormalized Frequency − /C0121 fS/1000−100−90−80−70−60−50−40−30−20−100\n0.0 0.1 0.2 0.3 0.4Amplitude − dB\nG028\nNormalized Frequency − /C0121 fS/1000−1.0−0.8−0.6−0.4−0.20.00.2\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0Amplitude − dB\nG029\nPRINCIPLES\nOF\nOPERATION\nTHEORY\nOF\nOPERATION\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nTYPICAL\nPERFORMANCE\nCURVES\nOF\nINTERNAL\nFILTER\n(continued)\nSTOP-BAND\nCHARACTERISTICS\nPASS-BAND\nCHARACTERISTICS\nFigure\n28.\nFigure\n29.\nThe\nPCM1804\nconsists\nof\na\nband-gap\nreference,\na\ndelta-sigma\nmodulator\nwith\nfull-differential\narchitecture\nfor\nL-channel\nand\nR-channel,\na\ndecimation\nfilter\nwith\na\nhigh-pass\nfilter,\nand\na\nserial\ninterface\ncircuit.\nFigure\n30\nillustrates\nthe\ntotal\narchitecture\nof\nthe\nPCM1804.\nAn\non-chip,\nhigh-precision\nreference\nwith\n10-\nμ\nF\nexternal\ncapacitor(s)\nprovides\nall\nthe\nreference\nvoltage\nneeded\nin\nthe\nPCM1804,\nand\nit\ndefines\nthe\nfull-scale\nvoltage\nrange\nof\nboth\nchannels.\nFull-differential\narchitecture\nprovides\na\nwide\ndynamic\nrange\nand\nexcellent\npower-supply\nrejection\nperformance.\nThe\ninput\nsignal\nis\nsampled\nat\n×\n128,\n×\n64,\nand\n×\n32\noversampling\nrates\naccording\nto\nthe\noverasmpling\nratio\ncontrol,\nOSR[0:2].\nThe\nsingle\nrate,\ndual\nrate,\nand\nquad\nrate\neliminate\nthe\nexternal\nsample-hold\namplifier.\nFigure\n31\nillustrates\nhow\nfor\neach\noversampling\nratio\nthe\nPCM1804\ndecimates\nthe\nmodulator\noutput\ndown\nto\nPCM\ndata\nwhen\nthe\nmodulator\nis\nrunning\nat\n6.144\nMHz.\nThe\ndelta-sigma\nmodulation\nrandomizes\nthe\nmodulator\noutputs\nand\nreduces\nthe\nidle\ntone\nlevel.\nThe\noversampled\ndata\nstream\nfrom\nthe\ndelta-sigma\nmodulator\nis\nconverted\nto\na\n1-f\nS\n,\n24-bit\ndigital\nsignal,\nwhile\nremoving\nhigh-frequency\nnoise\ncomponents\nusing\na\ndecimation\nfilter.\nThe\ndc\ncomponents\nof\nthe\nsignal\nare\nremoved\nby\nthe\nHPF,\nand\nthe\nHPF\noutput\nis\nconverted\nto\na\ntime-multiplexed\nserial\nsignal\nthrough\nthe\nserial\ninterface,\nwhich\nprovides\nflexible\nserial\nformats\nand\nmaster/slave\nmodes.\nThe\nPCM1804\nalso\nhas\na\nDSD\noutput\nmode.\nThe\nPCM1804\ncan\noutput\nthe\nsignal\ndirectly\nfrom\nthe\nmodulators\nto\nDSDL\n(pin\n16)\nand\nDSDR\n(pin\n15).\n16\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \nHPF\nHPF\nPower SupplyCLK\nControl\nDelta-Sigma\nModulator (L)\nVREFL\nVREFR\nDelta-Sigma\nModulator (R)Decimation\nFilter (L)\nDecimation\nFilter (R)Serial\nOutput\nInterfaceSCKI\nVINL+\nVINL−\nVCOML\nAGNDL\nVREFL\nVREFR\nAGNDR\nVCOMR\nVINR+\nVINR−\nVCCAGND DGND V DDOSR0\nOSR1\nOSR2\nS/M\nFMT0\nFMT1\nLRCK/DSDBCK\nBCK/DSDL\nDATA/DSDR\nOVFL\nOVFR\nBYPAS\nRST\nB0029-01 \nf − Frequency − kHz−160−140−120−100−80−60−40−200\n0 48 96 144 192Amplitude − dB\nG030Dual-Rate  FilterQuad-Rate Filter\nModulatorSingle-\nRate\nFilter \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nPRINCIPLES\nOF\nOPERATION\n(continued)\nFigure\n30.\nTotal\nBlock\nDiagram\nof\nPCM1804\nFigure\n31.\nSpectrum\nof\nModulator\nOutput\nand\nDecimation\nFilter\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n17\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com SYSTEM\nCLOCK\nINPUT\nSCKI\n0.8 VSCKI\n2 Vtw(SCKL) tw(SCKH)\nT0005B07\nPOWER-ON\nAND\nRESET\nFUNCTIONS\nPOWER-DOWN\nFUNCTION\nOVERSAMPLING\nRATIO\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nPRINCIPLES\nOF\nOPERATION\n(continued)\nThe\nPCM1804\nsupports\n128\nf\nS\n,\n192\nf\nS\n(only\nin\nmaster\nmode\nat\nquad\nrate),\n256\nf\nS\n,\n384\nf\nS\n,\n512\nf\nS\n,\nand\n768\nf\nS\nas\na\nsystem\nclock,\nwhere\nf\nS\nis\nthe\naudio\nsampling\nfrequency.\nThe\nsystem\nclock\nmust\nbe\nsupplied\non\nSCKI\n(pin\n18).\nTable\n3\nshows\nthe\nrelationship\nof\ntypical\nsampling\nfrequency\nand\nthe\nsystem\nclock\nfrequency,\nand\nFigure\n32\nshows\nsystem\nclock\ntiming.\nIn\nmaster\nmode,\nthe\nsystem\nclock\nrate\nis\nselected\nby\nOSR2\n(pin\n11),\nOSR1\n(pin\n10),\nand\nOSR0\n(pin\n9)\nas\nshown\nin\nTable\n1\n.\nIn\nslave\nmode,\nthe\nsystem\nclock\nrate\nis\nautomatically\ndetected.\nIn\nDSD\nmode,\nOSR2\n(pin\n11),\nOSR1\n(pin\n10),\nOSR0\n(pin\n9),\nand\nthe\nsystem\nclock\nfrequency\nare\nfixed\nas\nshown\nin\nTable\n1\nand\nTable\n3\n.\nPARAMETER\nMIN\nUNIT\nt\nw(SCKH)\nSystem\nclock\npulse\nduration,\nHIGH\n11\nns\nt\nw(SCKL)\nSystem\nclock\npulse\nduration,\nLOW\n11\nns\nFigure\n32.\nSystem\nClock\nInput\nTiming\nThe\nPCM1804\nhas\nboth\nan\ninternal\npower-on-reset\ncircuit\nand\nRST\n(pin\n19).\nFor\ninternal\npower-on\nreset,\ninitialization\n(reset)\nis\nperformed\nautomatically\nat\nthe\ntime\nwhen\nthe\npower\nsupply\nV\nDD\nexceeds\n2\nV\n(typical)\nand\nV\nCC\nexceeds\n4\nV\n(typical).\nRST\naccepts\nexternal\nforced\nreset,\nand\na\nlow\nlevel\non\nRST\ninitiates\nthe\nreset\nsequence.\nBecause\nan\ninternal\npulldown\nresistor\nterminates\nRST\n,\nno\nconnection\nof\nRST\nis\nequivalent\nto\na\nlow-level\ninput.\nBecause\nthe\nsystem\nclock\nis\nused\nas\na\nclock\nsignal\nfor\nthe\nreset\ncircuit,\nthe\nsystem\nclock\nmust\nbe\nsupplied\nas\nsoon\nas\npower\nis\nsupplied;\nmore\nspecifically,\nat\nleast\nthree\nsystem\nclocks\nare\nrequired\nprior\nto\nV\nDD\n>\n2\nV,\nV\nCC\n>\n4\nV,\nand\nRST\n=\nhigh.\nWhile\nV\nDD\n<\n2\nV\n(typical),\nV\nCC\n<\n4\nV\n(typical),\nor\nRST\n=\nlow,\nand\n1/f\nS\n(maximum)\ncount\nafter\nV\nDD\n>\n2\nV\n(typical),V\nCC\n>\n4\nV\n(typical)\nand\nRST\n=\nhigh,\nthe\nPCM1804\nstays\nin\nthe\nreset\nstate\nand\nthe\ndigital\noutput\nis\nforced\nto\nzero.\nThe\ndigital\noutput\nis\nvalid\nafter\nthe\nreset\nstate\nis\nreleased\nand\nthe\ntime\nof\n1116/f\nS\nhas\npassed.\nFigure\n33\nand\nFigure\n34\nillustrate\nthe\ninternal\npower-on-reset\nand\nexternal-reset\ntiming,\nrespectively.\nFigure\n35\nillustrates\nthe\ndigital\noutput\nfor\npower-on\nreset\nand\nRST\ncontrol.\nThe\nPCM1804\nneeds\nRST\n=\nlow\nwhen\ncontrol\npins\nare\nchanged\nor\nin\nslave\nmode\nwhen\nSCKI,\nLRCK,\nand\nBCK\nare\nchanged.\nThe\nPCM1804\nhas\na\npower-down\nfeature\nthat\nis\ncontrolled\nby\nRST\n(pin\n19).\nEntering\nthe\npower-down\nmode\nis\ndone\nby\nkeeping\nthe\nRST\ninput\nlevel\nlow\nfor\nmore\nthan\n65536/f\nS\n.\nIn\nthe\nmaster\nmode,\nthe\nSCKI\n(pin\n18)\nis\nused\nas\nthe\nclock\nsignal\nfor\nthe\npower-down\ncounter.\nWhile\nin\nthe\nslave\nmode,\nSCKI\n(pin\n18)\nand\nLRCK\n(pin\n17)\nare\nused\nas\nthe\nclock\nsignal.\nThe\nclock(s)\nmust\nbe\nsupplied\nuntil\nthe\npower-down\nsequence\ncompletes.\nAs\nsoon\nas\nRST\ngoes\nhigh,\nthe\nPCM1804\nstarts\nthe\nreset-release\nsequence\ndescribed\nin\nthe\nPower-On\nand\nReset\nFunctions\nsection.\nThe\noversampling\nratio\nis\nselected\nby\nOSR2\n(pin\n11),\nOSR1\n(pin\n10),\nand\nOSR0\n(pin\n9)\nas\nshown\nin\nTable\n1\nand\nTable\n2\n.\nThe\nPCM1804\nneeds\nRST\n=\nlow\nwhen\nlogic\nlevels\non\nthe\nOSR2,\nOSR1,\nand\nOSR0\npins\nare\nchanged.\n18\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nTable\n1.\nOversampling\nRatio\nin\nMaster\nMode\nOSR2\nOSR1\nOSR0\nOVERSAMPLING\nRATIO\nSYSTEM\nCLOCK\nRATE\nLow\nLow\nLow\nSingle\nrate\n(\n×\n128\nf\nS\n)\n768\nf\nS\nLow\nLow\nHigh\nSingle\nrate\n(\n×\n128\nf\nS\n)\n512\nf\nS\nLow\nHigh\nLow\nSingle\nrate\n(\n×\n128\nf\nS\n)\n384\nf\nS\nLow\nHigh\nHigh\nSingle\nrate\n(\n×\n128\nf\nS\n)\n256\nf\nS\nHigh\nLow\nLow\nDual\nrate\n(\n×\n64\nf\nS\n)\n384\nf\nS\nHigh\nLow\nHigh\nDual\nrate\n(\n×\n64\nf\nS\n)\n256\nf\nS\nHigh\nHigh\nLow\nQuad\nrate\n(\n×\n32\nf\nS\n)\n192\nf\nS\nHigh\nHigh\nHigh\nQuad\nrate\n(\n×\n32\nf\nS\n)\n128\nf\nS\nHigh\nLow\nLow\nDSD\nmode\n(\n×\n64\nf\nS\n)\n384\nf\nS\nHigh\nLow\nHigh\nDSD\nmode\n(\n×\n64\nf\nS\n)\n256\nf\nS\nTable\n2.\nOversampling\nRatio\nin\nSlave\nMode\nOSR2\nOSR1\nOSR0\nOVERSAMPLING\nRATIO\nSYSTEM\nCLOCK\nRATE\nLow\nLow\nLow\nSingle\nrate\n(\n×\n128\nf\nS\n)\nAutomatically\ndetected\nLow\nLow\nHigh\nDual\nrate\n(\n×\n64\nf\nS\n)\nAutomatically\ndetected\nLow\nHigh\nLow\nQuad\nrate\n(\n×\n32\nf\nS\n)\n(1)\nAutomatically\ndetected\nLow\nHigh\nHigh\nReserved\n–\nHigh\nLow\nLow\nReserved\n–\nHigh\nLow\nHigh\nReserved\n–\nHigh\nHigh\nLow\nReserved\n–\nHigh\nHigh\nHigh\nReserved\n–\n(1)\nOnly\nat\nthe\n128-f\nS\nsystem\nclock\nrate\nTable\n3.\nSampling\nFrequency\nand\nSystem\nClock\nFrequency\nSYSTEM\nCLOCK\nFREQUENCY\n(MHz)\nSAMPLING\nOVERSAMPLING\nRATIO\nFREQUENCY\n(kHz)\n128\nf\nS\n192\nf\nS\n(1)\n256\nf\nS\n384\nf\nS\n512\nf\nS\n768\nf\nS\n32\n–\n–\n8.192\n12.288\n16.384\n24.576\nSingle\nrate\n(2)\n44.1\n–\n–\n11.2896\n16.9344\n22.5792\n33.8688\n48\n–\n–\n12.288\n18.432\n24.576\n36.864\n88.2\n–\n–\n22.5792\n33.8688\n–\n–\nDual\nrate\n(3)\n96\n–\n–\n24.576\n36.864\n–\n–\n176.4\n22.5792\n33.8688\n–\n–\n–\n–\nQuad\nrate\n(4)\n192\n24.576\n36.864\n–\n–\n–\n–\nDSD\nmode\n(3)\n44.1\n–\n–\n11.\n2896\n16.9344\n–\n–\n(1)\nOnly\navailable\nin\nmaster\nmode\nat\nthe\nquad\nrate\n(2)\nModulator\nis\nrunning\nat\n128\nf\nS\n.\n(3)\nModulator\nis\nrunning\nat\n64\nf\nS\n.\n(4)\nModulator\nis\nrunning\nat\n32\nf\nS\n.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n19\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n1024 System Clock + 1/f S (Max)Reset Reset Removal4.4 V / 2.2 V\n4 V / 2 V\n3.6 V / 1.8 VVCC, VDD\nInternal Reset\nSystem Clock\nT0014-07 \nt(RST)\nReset Removal\n1/fS (Max)RST\nInternal Reset\nSystem ClockRST Pulse Duration (t (RST)) = 40 ns (Min)\nReset\nT0015-05 \nReady / OperationPower ON\nRST ON Reset Removal\nReset\n1116/fS\nZero DataConverted Data(2)Internal Reset\nData(1)\nT0051-01 \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nFigure\n33.\nInternal\nPower-On-Reset\nTiming\nFigure\n34.\nExternal\nReset\nTiming\n(1)\nIn\nthe\nDSD\nmode,\nDSDL\nis\nalso\ncontrolled\nlike\nDSDR.\n(2)\nThe\nHPF\ntransient\nresponse\nappears\ninitially.\nFigure\n35.\nADC\nDigital\nOutput\nfor\nPower-On\nReset\nand\nRST\nControl\n20\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com AUDIO\nDATA\nINTERFACE\nINTERFACE\nMODE\nDATA\nFORMAT\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nThe\nPCM1804\ninterfaces\nthe\naudio\nsystem\nthrough\nBCK/DSDL\n(pin\n16),\nLRCK/DSDBCK\n(pin\n17),\nand\nDATA/DSDR\n(pin\n15).\nThe\nPCM1804\nneeds\nRST\n=\nlow\nwhen\nin\nthe\ninterface\nmode\nand/or\nthe\ndata\nformat\nare\nchanged.\nThe\nPCM1804\nsupports\nmaster\nmode\nand\nslave\nmode\nas\ninterface\nmodes,\nwhich\nare\nselected\nby\nS/\nM\n(pin\n8)\nas\nshown\nin\nTable\n4\n.\nIn\nmaster\nmode,\nthe\nPCM1804\nprovides\nthe\ntiming\nof\nthe\nserial\naudio\ndata\ncommunications\nbetween\nthe\nPCM1804\nand\nthe\ndigital\naudio\nprocessor\nor\nexternal\ncircuit.\nWhile\nin\nslave\nmode,\nthe\nPCM1804\nreceives\nthe\ntiming\nfor\ndata\ntransfer\nfrom\nan\nexternal\ncontroller.\nSlave\nmode\nis\nnot\navailable\nfor\nDSD.\nTable\n4.\nInterface\nMode\nS/\nM\nMODE\nLow\nMaster\nmode\nHigh\nSlave\nmode\nThe\nPCM1804\nsupports\nfour\naudio\ndata\nformats\nin\nboth\nmaster\nand\nslave\nmodes,\nand\nthese\ndata\nformats\nare\nselected\nby\nFMT0\n(pin\n6)\nand\nFMT1\n(pin\n7)\nas\nshown\nin\nTable\n5\n.\nTable\n5.\nData\nFormat\nFMT1\nFMT0\nFORMAT\nMASTER\nSLAVE\nLow\nLow\nPCM,\nleft-justified,\n24-bit\nYes\nYes\nLow\nHigh\nPCM,\nI\n2\nS,\n24-bit\nYes\nYes\nHigh\nLow\nPCM,\nstandard,\n24-bit\nYes\nYes\nHigh\nHigh\nDSD\nYes\n–\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n21\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com INTERFACE\nTIMING\nFOR\nPCM\n12 2324 3 22L-Channel R-Channel1/fS\nLRCK\nBCK\nDATA\nL-Channel R-Channel1/fS\nLRCK\nBCK\nDATA\nL-Channel R-Channel1/fS\nLRCK\nBCK\nDATA(1) Left-Justified Data Format; L-Channel = High, R-Channel = Low\n(2) I2S Data Format; L-Channel = Low , R-Channel = High\n(3) Standard Data Format; L-Channel = High, R-Channel = Low\nT0009-031 2 3 1 2 23 2422\n1 2 3 1 2 3 1 2 23 2422 23 2422\n1 2 3 1 2 3 23 2422 23 2422 23 2422\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nFigure\n36\nthrough\nFigure\n38\nillustrate\nthe\ninterface\ntiming\nfor\nPCM.\nNOTE:\nLRCK\nand\nBCK\nwork\nas\noutputs\nin\nmaster\nmode\nand\nas\ninputs\nin\nslave\nmode.\nFigure\n36.\nAudio\nData\nFormat\nfor\nPCM\n22\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \nBCKLRCK\nDATAtw(BCKH)tw(BCKL)\nt(CKLR)t(LRCP)\nt(BCKP) t(CKDO) t(LRDO)\n0.5 VDD0.5 VDD0.5 VDD\nT0018-03 \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nPARAMETERS\nMIN\nTYP\nMAX\nUNIT\nt\n(BCKP)\nBCK\nperiod\n1/(64\nf\nS\n)\n(3)\nt\nw(BCKH)\nBCK\npulse\nduration,\nHIGH\n32\nns\nt\nw(BCKL)\nBCK\npulse\nduration,\nLOW\n32\nns\nt\n(CKLR)\nDelay\ntime,\nBCK\nfalling\nedge\nto\nLRCK\nvalid\n–\n5\n15\nns\nt\n(LRCP)\nLRCK\nperiod\n1/f\nS\nt\n(CKDO)\nDelay\ntime,\nBCK\nfalling\nedge\nto\nDATA\nvalid\n–\n5\n15\nns\nt\n(LRDO)\nDelay\ntime,\nLRCK\nedge\nto\nDATA\nvalid\n–\n5\n15\nns\nt\nr\nRising\ntime\nof\nall\nsignals\n(1)\n(2)\n10\nns\nt\nf\nFalling\ntime\nof\nall\nsignals\n(1)\n(2)\n10\nns\n(1)\nRising\nand\nfalling\ntimes\nare\nmeasured\nfrom\n10%\nto\n90%\nof\nIN/OUT\nsignal\nswing.\n(2)\nLoad\ncapacitance\nof\nall\nsignals\nis\n10\npF.\n(3)\nt\n(BCKP)\nis\nfixed\nat\n1/(64\nf\nS\n)\nin\ncase\nof\nmaster\nmode.\nFigure\n37.\nAudio\nData\nInterface\nTiming\nfor\nPCM\n(Master\nMode:\nLRCK\nand\nBCK\nWork\nas\nOutputs)\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n23\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \nBCKLRCK\nDATAtw(BCKH)tw(BCKL)\nt(LRHD)t(LRCP)\nt(LRSU)\nt(BCKP) t(CKDO) t(LRDO)1.4 V\n1.4 V\n0.5 VDD\nT0017-03 INTERFACE\nTIMING\nFOR\nDSD\nDn−3 Dn−2 Dn−1 Dn Dn+1 Dn+2 Dn+3\nDn−3 Dn−2 Dn−1 Dn Dn+1 Dn+2 Dn+3DSDBCK\nDSDL\nDSDR\nT0052−01\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nPARAMETERS\nMIN\nTYP\nMAX\nUNIT\nt\n(BCKP)\nBCK\nperiod\n1/(64\nf\nS\n)\n1/(48\nf\nS\n)\nt\nw(BCKH)\nBCK\npulse\nduration,\nHIGH\n32\nns\nt\nw(BCKL)\nBCK\npulse\nduration,\nLOW\n32\nns\nt\n(LRSU)\nLRCK\nsetup\ntime\nto\nBCK\nrising\nedge\n12\nns\nt\n(LRHD)\nLRCK\nhold\ntime\nto\nBCK\nrising\nedge\n12\nns\nt\n(LRCP)\nLRCK\nperiod\n1/f\nS\nt\n(CKDO)\nDelay\ntime,\nBCK\nfalling\nedge\nto\nDATA\nvalid\n5\n25\nns\nt\n(LRDO)\nDelay\ntime,\nLRCK\nedge\nto\nDATA\nvalid\n5\n25\nns\nt\nr\nRising\ntime\nof\nall\nsignals\n(1)\n(2)\n10\nns\nt\nf\nFalling\ntime\nof\nall\nsignals\n(1)\n(2)\n10\nns\n(1)\nRising\nand\nfalling\ntimes\nare\nmeasured\nfrom\n10%\nto\n90%\nof\nIN/OUT\nsignals\nswing.\n(2)\nLoad\ncapacitance\nof\nDATA/DSDR\nsignal\nis\n10\npF.\nFigure\n38.\nAudio\nData\nInterface\nTiming\nfor\nPCM\n(Slave\nMode:\nLRCK\nand\nBCK\nWork\nas\nInputs)\nFigure\n39\nand\nFigure\n40\nillustrate\nthe\ninterface\ntiming\nfor\nDSD.\nFigure\n39.\nAudio\nData\nFormat\n24\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \ntw(BCKH) tw(BCKL)\nt(CKDO)\nt(BCKP)0.5 VDD\n0.5 VDDDSDBCK\nDSDL\nDSDR\nT0053−01 SYNCHRONIZATION\nWITH\nDIGITAL\nAUDIO\nSYSTEM\nFOR\nPCM\nHIGH-PASS\nFILTER\n(HPF)\nBYPASS\nCONTROL\nFOR\nPCM\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nPARAMETERS\nMIN\nTYP\nMAX\nUNIT\nt\n(BCKP)\nDSDBCK\nperiod\n354\nns\nt\nw(BCKH)\nDSDBCK\npulse\nduration,\nHIGH\n177\nns\nt\nw(BCKL)\nDSDBCK\npulse\nduration,\nLOW\n177\nns\nt\n(CKDO)\nDelay\ntime\nDSDBCK\nfalling\nedge\nto\nDSDL,\nDSDR\nvalid\n–\n5\n15\nns\nt\nr\nRising\ntime\nof\nall\nsignals\n(1)\n(2)\n10\nns\nt\nf\nFalling\ntime\nof\nall\nsignals\n(1)\n(2)\n10\nns\n(1)\nRising\nand\nfalling\ntimes\nare\nmeasured\nfrom\n10%\nto\n90%\nof\nIN/OUT\nsignal\nswing.\n(2)\nLoad\ncapacitance\nof\nDSDBCK/DSDL/DSDR\nsignal\nis\n10\npF.\nFigure\n40.\nAudio\nData\nInterface\nTiming\nfor\nDSD\n(Master\nMode\nOnly)\nIn\nslave\nmode,\nthe\nPCM1804\noperates\nunder\nLRCK\nsynchronized\nwith\nthe\nsystem\nclock\nSCKI.\nThe\nPCM1804\ndoes\nnot\nneed\na\nspecific\nphase\nrelationship\nbetween\nLRCK\nand\nSCKI,\nbut\ndoes\nrequire\nthe\nsynchronization\nof\nLRCK\nand\nSCKI.\nIf\nthe\nrelationship\nbetween\nLRCK\nand\nSCKI\nchanges\nmore\nthan\n±\n6\nBCK\nduring\none\nsample\nperiod\ndue\nto\nLRCK\nor\nSCKI\njitter,\ninternal\noperation\nof\nthe\nADC\nhalts\nwithin\n1/f\nS\nand\ndigital\noutput\nis\nforced\ninto\nBPZ\ncode\nuntil\nresynchronization\nbetween\nLRCK\nand\nSCKI\nis\ncompleted.\nIn\ncase\nof\nchanges\nless\nthan\n±\n5\nBCK,\nresynchronization\ndoes\nnot\noccur\nand\nthe\npreviously\ndescribed\ndigital\noutput\ncontrol\nand\ndiscontinuity\ndo\nnot\noccur.\nFigure\n41\nillustrates\nADC\ndigital\noutput\nfor\nloss\nof\nsynchronization\nand\nresynchronization.\nDuring\nundefined\ndata,\nthe\nPCM1804\nmay\ngenerate\nsome\nnoise\nin\nthe\naudio\nsignal.\nAlso,\nthe\ntransitions\nof\nnormal\nto\nundefined\ndata\nand\nundefined\nor\nzero\ndata\nto\nnormal\ncause\na\ndiscontinuity\nof\ndata\non\nthe\ndigital\noutput.\nThis\ncan\ngenerate\nnoise\nin\nthe\naudio\nsignal.\nIn\nmaster\nmode,\nsynchronization\nloss\nnever\noccurs.\nThe\nbuilt-in\nfunction\nfor\ndc\ncomponent\nrejection\ncan\nbe\nbypassed\nby\nBYPAS\n(pin\n12)\ncontrol.\nIn\nbypass\nmode,\nthe\ndc\ncomponent\nof\nthe\ninput\nanalog\nsignal\nand\nthe\ninternal\ndc\noffset\nare\nalso\nconverted\nand\noutput\nin\nthe\ndigital\noutput\ndata.\nHPF\nBypass\nControl\nBYPAS\nPIN\nHPF\nMODE\nLow\nNormal\n(high-pass)\nmode\nHigh\nBypass\n(through)\nmode\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n25\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com OVERFLOW\nFLAG\nFOR\nPCM\n1/fS 90/fS\nConverted Data(2) Zero DataUndefined\nDataNormal DataSynchronous Asynchronous SynchronousResynchronization Synchronization Lost\nDATA(1)State of Synchronization\nT0020-06\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nThe\nPCM1804\nhas\ntwo\noverflow\nflag\npins,\nOVFR\n(pin\n20)\nand\nOVFL\n(pin\n21).\nThe\npins\ngo\nto\nhigh\nas\nsoon\nas\nthe\nanalog\ninput\ngoes\nacross\nthe\nfull-scale\nrange.\nThe\nhigh\nlevel\nis\nheld\nfor\n1.016\ns\nat\nmaximum,\nand\nreturns\nto\nlow\nif\nthe\nanalog\ninput\ndoes\nnot\ngo\nacross\nthe\nfull-scale\nrange\nfor\nthe\nperiod.\n(1)\nApplies\nonly\nfor\nslave\nmode;\nthe\nloss\nof\nsynchronization\nnever\noccurs\nin\nmaster\nmode.\n(2)\nThe\nHPF\ntransient\nresponse\nappears\ninitially.\nFigure\n41.\nADC\nDigital\nOutput\nfor\nLoss\nof\nSynchronization\nand\nResynchronization\n26\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com TYPICAL\nCIRCUIT\nCONNECTION\nDIAGRAM\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\nVREFL\nAGNDL\nVCOML\nVINL+\nVINL−\nFMT0\nFMT1\nS/M\nOSR0\nOSR1\nOSR2\nBYPAS\nDGND\nVDDVREFR\nAGNDR\nVCOMR\nVINR+\nVINR−\nAGND\nVCC\nOVFL\nOVFR\nRST\nSCKI\nLRCK/DSDBCK\nBCK/DSDL\nDATA/DSDR27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15+C1\n+C3\n+C5+\n−L-Channel In\nFormat [1:0]\nMaster/Slave\nOversampling\nRatio [2:0]\nHPF Bypass\n3.3 VC2\nC4+\n+\n+C65 V\nControl+\n−R-Channel In\nOverflow\nReset\nSystem Clock\nL/R Clock\nData Clock\nData OutAudio Data\nProcessorPCM1804\nS0058-01\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nFigure\n42\nillustrates\na\ntypical\ncircuit\nconnection\ndiagram\nin\nthe\nPCM\ndata\nformat\noperation.\nA.\nC1,\nC2,\nC5,\nand\nC6:\nBypass\ncapacitors,\n0.1-\nμ\nF\nceramic\nand\n10-\nμ\nF\ntantalum,\ndepending\non\nlayout\nand\npower\nsupply\nB.\nC3,\nC4:\nBypass\ncapacitor,\n0.1-\nμ\nF\ntantalum,\ndepending\non\nlayout\nand\npower\nsupply\nFigure\n42.\nTypical\nCircuit\nConnection\nDiagram\nfor\nPCM\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n27\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15+C1\n+C3\n+C5+\n−L-Channel In\nFormat [1:0]\nMaster/Slave\nOversampling\nRatio [2:0]\nHPF Bypass\n3.3 VC2\nC4+\n+\n+C65 V\nControl+\n−R-Channel In\nOverflow\nReset\nSystem Clock\nData Clock\nL-Channel Data OutAudio Data\nProcessorPCM1804\nR-Channel Data Out\nS0058-02VREFL\nAGNDL\nVCOML\nVINL+\nVINL−\nFMT0\nFMT1\nS/M\nOSR0\nOSR1\nOSR2\nBYPAS\nDGND\nVDDVREFR\nAGNDR\nVCOMR\nVINR+\nVINR−\nAGND\nVCC\nOVFL\nOVFR\nRST\nSCKI\nLRCK/DSDBCK\nBCK/DSDL\nDATA/DSDR \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nFigure\n43\nillustrates\na\ntypical\ncircuit\nconnection\ndiagram\nin\nthe\nDSD\ndata\nformat\noperation.\nA.\nC1,\nC2,\nC5,\nand\nC6:\nBypass\ncapacitors,\n0.1-\nμ\nF\nceramic\nand\n10-\nμ\nF\ntantalum,\ndepending\non\nlayout\nand\npower\nsupply\nB.\nC3\nand\nC4:\nBypass\ncapacitors,\n0.1-\nμ\nF\ntantalum,\ndepending\non\nlayout\nand\npower\nsupply\nFigure\n43.\nTypical\nCircuit\nConnection\nDiagram\nfor\nDSD\n28\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com APPLICATION\nINFORMATION\nBOARD\nDESIGN\nAND\nLAYOUT\nCONSIDERATIONS\nV\nCC\n,\nV\nDD\nPins\nV\nIN\nPins\nV\nREF\nX,\nV\nCOM\nX\nInputs\nDATA/DSDR,\nBCK/DSDL,\nand\nLRCK/DSDBCK\nPins\nSystem\nClock\nReset\nControl\nAPPLICATION\nCIRCUIT\nFOR\nSINGLE-ENDED\nINPUT\nPCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\nThe\ndigital\nand\nanalog\npower\nsupply\nlines\nto\nthe\nPCM1804\nshould\nbe\nbypassed\nto\nthe\ncorresponding\nground\npins\nwith\n0.1-\nμ\nF\nceramic\nand\n10-\nμ\nF\ntantalum\ncapacitors\nplaced\nas\nclose\nto\nthe\npins\nas\npossible\nto\nmaximize\nthe\ndynamic\nperformance\nof\nthe\nADC.\nAlthough\nthe\nPCM1804\nhas\ntwo\npower\nlines\nto\nmaximize\nthe\npotential\nof\ndynamic\nperformance,\nusing\none\ncommon\npower\nsupply\nis\nrecommended\nto\navoid\nunexpected\npower-supply\ntrouble\nlike\nlatch-up\nor\npower-supply\nsequence.\nUse\nof\n0.01-\nμ\nF\nfilm\ncapacitors\nbetween\nV\nIN\nL+\nand\nV\nIN\nL\n–\nand\nbetween\nV\nIN\nR+\nand\nV\nIN\nR\n–\nis\nstrongly\nrecommended\nto\nremove\nhigher-frequency\nnoise\nfrom\nthe\ndelta-sigma\ninput\nsection.\nUse\n0.1-\nμ\nF\nceramic\nand\n10-\nμ\nF\ntantalum\ncapacitors\nbetween\nV\nREF\nL,\nV\nREF\nR,\nand\ncorresponding\nAGNDx,\nto\nensure\nlow-source\nimpedance\nat\nADC\nreferences.\nUse\n0.1-\nμ\nF\ntantalum\ncapacitors\nbetween\nV\nCOM\nL,\nV\nCOM\nR\nand\ncorresponding\nAGNDx\nto\nensure\nlow\nsource\nimpedance\nof\ncommon\nvoltage.\nThese\ncapacitors\nshould\nbe\nlocated\nas\nclose\nas\npossible\nto\nthe\nV\nREF\nL,\nV\nREF\nR,\nV\nCOM\nL,\nand\nV\nCOM\nR\npins\nto\nreduce\ndynamic\nerrors\non\nreferences\nand\ncommon\nvoltage.\nThe\ndc\nvoltage\nlevel\nof\nthese\npins\nis\n2.5\nV.\nThe\nDATA/DSDR,\nBCK/DSDL,\nand\nLRCK/DSDBCK\npins\nin\nmaster\nmode\nhave\nlarge\nload\ndrive\ncapability.\nLocating\nthe\nbuffer\nnear\nthe\nPCM1804\nand\nminimizing\nthe\nload\ncapacitance,\nminimizes\nthe\ndigital-analog\ncrosstalk\nand\nmaximizes\nthe\ndynamic\nperformance\nof\nthe\nADC.\nThe\nquality\nof\nthe\nsystem\nclock\ncan\ninfluence\ndynamic\nperformance,\nas\nthe\nPCM1804\noperates\nbased\non\na\nsystem\nclock.\nTherefore,\nit\nmight\nbe\nnecessary\nto\nconsider\nthe\nsystem\nclock\nduty,\njitter,\nand\nthe\ntime\ndifference\nbetween\nsystem\nclock\ntransition\nand\nBCK/DSDL\nor\nLRCK/DSDBCK\ntransition\nin\nslave\nmode.\nIf\ncapacitors\nlarger\nthan\n10\nμ\nF\nare\nused\non\nV\nREF\nL\nand\nV\nREF\nR,\nan\nexternal\nreset\ncontrol\nwith\na\ndelay\ntime\ncorresponding\nto\nthe\nV\nREF\nL\nand\nV\nREF\nR\nresponse\nis\nrequired.\nAlso,\nit\nworks\nas\na\npower-down\ncontrol.\nAn\napplication\ndiagram\nfor\na\nsingle-ended\ninput\ncircuit\nis\nshown\nin\nFigure\n44\n.\nThe\nmaximum\nsignal\ninput\nvoltage\nand\ndifferential\ngain\nof\nthis\ncircuit\nis\ndesigned\nas\nVinmax\n=\n8.28\nVpp,\nAd\n=\n0.3.\nDifferential\ngain\n(Ad)\nis\ngiven\nby\nR3/R1(R4/R2)\nin\na\ncircuit\nconfigured\nas\na\nnormal\ninverted-gain\namplifier.\nResistor\nR5(R6)\nin\nthe\nfeedback\nloop\ngives\nlow-impedance\ndrive\noperation\nand\nnoise\nfiltering\nfor\nthe\nanalog\ninput\nof\nthe\nPCM1804.\nThe\ncircuit\ntechnique\nusing\nR5(R6)\nis\nrecommended.\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n29\nProduct\nFolder\nLink(s):\nPCM1804\n\nwww.ti.com \n_\n+4.7 kΩ\n4.7 kΩ\nOPA2134 1/2+10 µFR1 = 3.3 kΩ_\n+C(1)\nR5 = 47 ΩR3 = 1 kΩ\nVIN−\n_\n+R4 = 1 kΩ\nR6 = 47 Ω0.1 µF\n+R2 = 3.3 kΩ\nOPA2134 1/2VIN+VCOM\n0.01 µFPCM1804\nAnalog In\nOPA2134 1/2\nS0059-01C(1)\n10 µF \n_\n+\n_\n+VCOM VREFVIN+\nVIN−\nBGRΔΣ Modulator\nS0060-01 \n PCM1804\nSLES022C\n–\nDECEMBER\n2001\n–\nREVISED\nOCTOBER\n2007\n(1)\nA\ncapacitor\nvalue\nof\n1800\npF\nis\nrecommended,\nunless\nan\ninput\nsignal\ngreater\nthan\n–\n6\ndBFS\nat\n100\nkHz\nor\nhigher\nis\napplied\nin\nthe\nDSD\nmode.\nIn\nthat\ncase,\n3300\npF\nis\nrecommended.\nFigure\n44.\nApplication\nCircuit\nfor\nSingle-Ended\nInput\nCircuit\n(PCM)\nFigure\n45.\nEquivalent\nCircuit\nof\nInternal\nReference\n(V\nCOM\n,\nV\nREF\n)\n30\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2001\n–\n2007,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nPCM1804\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nPCM1804DB ACTIVE SSOP DB2847RoHS & Green Call TI | NIPDAU Level-1-260C-UNLIM -10 to 70 PCM1804Samples\nPCM1804DBG4 ACTIVE SSOP DB2847RoHS & Green Call TI Level-1-260C-UNLIM -10 to 70 PCM1804Samples\nPCM1804DBR ACTIVE SSOP DB282000RoHS & Green Call TI | NIPDAU Level-1-260C-UNLIM -10 to 70 PCM1804Samples\nPCM1804DBRG4 ACTIVE SSOP DB282000RoHS & Green Call TI Level-1-260C-UNLIM -10 to 70 PCM1804Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Oct-2022\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF PCM1804 :\n•Automotive : PCM1804-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 28-Jun-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nPCM1804DBR SSOP DB282000 330.0 16.4 8.210.52.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 28-Jun-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nPCM1804DBR SSOP DB 282000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 28-Jun-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nPCM1804DB DB SSOP 28 47 530 10.5 4000 4.1\nPCM1804DB DB SSOP 28 47 530 10.5 4000 4.1\nPCM1804DB DB SSOP 28 47 530 10.5 4000 4.1\nPCM1804DBG4 DB SSOP 28 47 530 10.5 4000 4.1\nPCM1804DBG4 DB SSOP 28 47 530 10.5 4000 4.1\nPCM1804DBG4 DB SSOP 28 47 530 10.5 4000 4.1\nPCM1804DBR DB SSOP 28 2000 530 10.5 4000 4.1\nPCM1804DBRG4 DB SSOP 28 2000 530 10.5 4000 4.1\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n26X 0.65\n2X\n8.45\n28X 0.38\n0.228.27.4 TYP\nSEATINGPLANE\n0.05 MIN0.25\nGAGE PLANE\n0-82 MAXB5.65.0\nNOTE 4A\n10.59.9\nNOTE 3\n0.950.55(0.15) TYPSSOP - 2 mm max height DB0028A\nSMALL OUTLINE PACKAGE\n4214853/B   03/20181\n14\n1528\n0.15 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-150. A  15DETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND28X (1.85)\n28X (0.45)\n26X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0028A\nSMALL OUTLINE PACKAGE\n4214853/B   03/2018\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n14 1528\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n28X (1.85)\n28X (0.45)\n26X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0028A\nSMALL OUTLINE PACKAGE\n4214853/B   03/2018\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n14 1528\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: PCM1804DBR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (VCC): 4.75V to 5.25V
  - Digital Supply Voltage (VDD): 3.0V to 3.6V

- **Current Ratings:**
  - Supply Current (I_CC): 35 mA (typical at VCC = 5V)
  - Supply Current (I_DD): 15 mA (typical at VDD = 3.3V)

- **Power Consumption:**
  - Power Dissipation: 225 mW (typical)

- **Operating Temperature Range:**
  - -10°C to 70°C

- **Package Type:**
  - 28-pin SSOP (Small Outline Package)

- **Special Features or Notes:**
  - 24-bit, 192 kHz stereo A/D converter
  - High dynamic range: 112 dB (typical)
  - High signal-to-noise ratio (SNR): 111 dB (typical)
  - Total harmonic distortion plus noise (THD+N): -102 dB (typical)
  - Supports multiple audio data formats: PCM, I2S, left-justified, and DSD
  - Dual power supplies: 5V for analog and 3.3V for digital
  - High-pass filter (HPF) with bypass capability
  - Moisture Sensitive Level (MSL): Level 1 (according to JEDEC J-STD-020E)

### Description of the Component:
The **PCM1804** is a high-performance, single-chip stereo analog-to-digital converter (ADC) designed for audio applications. It features a fully differential analog input and utilizes a precision delta-sigma modulator. The device includes a linear phase antialias digital filter and a high-pass filter that effectively removes DC offset from the input signal. The PCM1804 is fabricated using advanced CMOS technology, ensuring high performance and reliability.

### Typical Applications:
The PCM1804 is suitable for a wide range of consumer and professional audio applications, including:
- **Digital Audio Recorders:** For high-fidelity audio capture.
- **Digital Mixers:** To convert analog signals into digital format for processing.
- **MD Players:** For high-quality audio playback.
- **Digital VTRs (Video Tape Recorders):** To ensure high-quality audio in video applications.
- **AV Amplifiers:** For audio signal processing in home theater systems.

This component is ideal for applications requiring high dynamic range and low distortion, making it a preferred choice for high-grade audio systems.