// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module TopPL_send2AIE_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        send_fifo_0_dout,
        send_fifo_0_num_data_valid,
        send_fifo_0_fifo_cap,
        send_fifo_0_empty_n,
        send_fifo_0_read,
        norm_tx0_TDATA,
        norm_tx0_TVALID,
        norm_tx0_TREADY,
        norm_tx0_TKEEP,
        norm_tx0_TSTRB,
        norm_tx0_TLAST
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] send_fifo_0_dout;
input  [9:0] send_fifo_0_num_data_valid;
input  [9:0] send_fifo_0_fifo_cap;
input   send_fifo_0_empty_n;
output   send_fifo_0_read;
output  [127:0] norm_tx0_TDATA;
output   norm_tx0_TVALID;
input   norm_tx0_TREADY;
output  [15:0] norm_tx0_TKEEP;
output  [15:0] norm_tx0_TSTRB;
output  [0:0] norm_tx0_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg send_fifo_0_read;
reg[127:0] norm_tx0_TDATA;
reg norm_tx0_TVALID;
reg[15:0] norm_tx0_TKEEP;
reg[15:0] norm_tx0_TSTRB;
reg[0:0] norm_tx0_TLAST;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    send_fifo_0_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln102_fu_189_p2;
reg    norm_tx0_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state8;
reg   [3:0] i_1_reg_320;
reg   [127:0] send_fifo_0_read_reg_331;
wire   [95:0] trunc_ln108_fu_197_p1;
reg   [95:0] trunc_ln108_reg_337;
reg   [31:0] tmp_s_reg_342;
wire    ap_CS_fsm_state7;
reg   [0:0] data_temp_address0;
reg    data_temp_ce0;
reg    data_temp_we0;
reg   [127:0] data_temp_d0;
wire   [127:0] data_temp_q0;
reg    data_temp_ce1;
wire   [127:0] data_temp_q1;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_done;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_idle;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_ready;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_send_fifo_0_read;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TREADY;
wire   [0:0] grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_address0;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_ce0;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_we0;
wire   [127:0] grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_d0;
wire   [0:0] grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_address1;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_ce1;
wire   [127:0] grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TDATA;
wire    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TVALID;
wire   [15:0] grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TKEEP;
wire   [15:0] grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TSTRB;
wire   [0:0] grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TLAST;
reg    grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [3:0] i_fu_90;
wire   [3:0] i_2_fu_183_p2;
reg    ap_block_state2;
wire   [127:0] tmp_data_fu_261_p5;
wire   [127:0] zext_ln98_fu_293_p1;
wire    ap_CS_fsm_state6;
wire   [2:0] header_fu_213_p1;
wire   [0:0] tmp_fu_223_p3;
wire   [0:0] trunc_ln7_1_fu_220_p1;
wire   [0:0] tmp_1_fu_230_p3;
wire   [0:0] xor_ln15_1_fu_243_p2;
wire   [0:0] xor_ln15_fu_237_p2;
wire   [0:0] xor_ln15_2_fu_249_p2;
wire   [4:0] zext_ln14_fu_216_p1;
wire   [32:0] tmp_data_1_fu_286_p3;
wire    ap_CS_fsm_state9;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg = 1'b0;
#0 i_fu_90 = 4'd0;
end

TopPL_send2AIE_data_temp_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_temp_address0),
    .ce0(data_temp_ce0),
    .we0(data_temp_we0),
    .d0(data_temp_d0),
    .q0(data_temp_q0),
    .address1(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_address1),
    .ce1(data_temp_ce1),
    .q1(data_temp_q1)
);

TopPL_send2AIE_3_Pipeline_VITIS_LOOP_112_2 grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start),
    .ap_done(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_done),
    .ap_idle(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_idle),
    .ap_ready(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_ready),
    .send_fifo_0_dout(send_fifo_0_dout),
    .send_fifo_0_num_data_valid(10'd0),
    .send_fifo_0_fifo_cap(10'd0),
    .send_fifo_0_empty_n(send_fifo_0_empty_n),
    .send_fifo_0_read(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_send_fifo_0_read),
    .norm_tx0_TREADY(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TREADY),
    .data_temp_address0(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_address0),
    .data_temp_ce0(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_ce0),
    .data_temp_we0(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_we0),
    .data_temp_d0(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_d0),
    .data_temp_address1(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_address1),
    .data_temp_ce1(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_ce1),
    .data_temp_q1(data_temp_q1),
    .norm_tx0_TDATA(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TDATA),
    .norm_tx0_TVALID(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TVALID),
    .norm_tx0_TKEEP(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TKEEP),
    .norm_tx0_TSTRB(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TSTRB),
    .norm_tx0_TLAST(grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TLAST)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg <= 1'b1;
        end else if ((grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_ready == 1'b1)) begin
            grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_90 <= 4'd0;
    end else if (((icmp_ln102_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        i_fu_90 <= i_2_fu_183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_320 <= i_fu_90;
        send_fifo_0_read_reg_331 <= send_fifo_0_dout;
        trunc_ln108_reg_337 <= trunc_ln108_fu_197_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_s_reg_342 <= {{data_temp_q0[127:96]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((norm_tx0_TREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((norm_tx0_TREADY == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        data_temp_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_temp_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_temp_address0 = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_address0;
    end else begin
        data_temp_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        data_temp_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_temp_ce0 = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_ce0;
    end else begin
        data_temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        data_temp_ce1 = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_ce1;
    end else begin
        data_temp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_temp_d0 = send_fifo_0_read_reg_331;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_temp_d0 = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_d0;
    end else begin
        data_temp_d0 = 'bx;
    end
end

always @ (*) begin
    if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_temp_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_temp_we0 = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_data_temp_we0;
    end else begin
        data_temp_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        norm_tx0_TDATA = zext_ln98_fu_293_p1;
    end else if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        norm_tx0_TDATA = tmp_data_fu_261_p5;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TVALID == 1'b1))) begin
        norm_tx0_TDATA = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TDATA;
    end else begin
        norm_tx0_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state3))) begin
        norm_tx0_TDATA_blk_n = norm_tx0_TREADY;
    end else begin
        norm_tx0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        norm_tx0_TKEEP = 16'd255;
    end else if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        norm_tx0_TKEEP = 16'd65535;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TVALID == 1'b1))) begin
        norm_tx0_TKEEP = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TKEEP;
    end else begin
        norm_tx0_TKEEP = 'bx;
    end
end

always @ (*) begin
    if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        norm_tx0_TLAST = 1'd1;
    end else if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        norm_tx0_TLAST = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TVALID == 1'b1))) begin
        norm_tx0_TLAST = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TLAST;
    end else begin
        norm_tx0_TLAST = 'bx;
    end
end

always @ (*) begin
    if ((((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        norm_tx0_TSTRB = 'bx;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TVALID == 1'b1))) begin
        norm_tx0_TSTRB = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TSTRB;
    end else begin
        norm_tx0_TSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        norm_tx0_TVALID = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        norm_tx0_TVALID = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TVALID;
    end else begin
        norm_tx0_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        send_fifo_0_blk_n = send_fifo_0_empty_n;
    end else begin
        send_fifo_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        send_fifo_0_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        send_fifo_0_read = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_send_fifo_0_read;
    end else begin
        send_fifo_0_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln102_fu_189_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((icmp_ln102_fu_189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((norm_tx0_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2 = ((icmp_ln102_fu_189_p2 == 1'd0) & (send_fifo_0_empty_n == 1'b0));
end

assign grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start = grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg;

assign grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146_norm_tx0_TREADY = (norm_tx0_TREADY & ap_CS_fsm_state5);

assign header_fu_213_p1 = i_1_reg_320[2:0];

assign i_2_fu_183_p2 = (i_fu_90 + 4'd1);

assign icmp_ln102_fu_189_p2 = ((i_fu_90 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_1_fu_230_p3 = i_1_reg_320[32'd2];

assign tmp_data_1_fu_286_p3 = {{1'd0}, {tmp_s_reg_342}};

assign tmp_data_fu_261_p5 = {{{{trunc_ln108_reg_337}, {xor_ln15_2_fu_249_p2}}, {26'd8386560}}, {zext_ln14_fu_216_p1}};

assign tmp_fu_223_p3 = i_1_reg_320[32'd1];

assign trunc_ln108_fu_197_p1 = send_fifo_0_dout[95:0];

assign trunc_ln7_1_fu_220_p1 = i_1_reg_320[0:0];

assign xor_ln15_1_fu_243_p2 = (trunc_ln7_1_fu_220_p1 ^ tmp_1_fu_230_p3);

assign xor_ln15_2_fu_249_p2 = (xor_ln15_fu_237_p2 ^ xor_ln15_1_fu_243_p2);

assign xor_ln15_fu_237_p2 = (tmp_fu_223_p3 ^ 1'd1);

assign zext_ln14_fu_216_p1 = header_fu_213_p1;

assign zext_ln98_fu_293_p1 = tmp_data_1_fu_286_p3;

endmodule //TopPL_send2AIE_3
