
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -287.11

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3495.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.88    1.54    1.98 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.98   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.53    2.53   library removal time
                                  2.53   data required time
-----------------------------------------------------------------------------
                                  2.53   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.56   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.19    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3495.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.88    1.54    1.98 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.98   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.04    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.78    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.57    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   40.38    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.61    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   31.50    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   52.46    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18268_/A (BUF_X1)
    10   40.99    0.09    0.12    0.42 ^ _18268_/Z (BUF_X1)
                                         _12385_ (net)
                  0.09    0.01    0.43 ^ _19405_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.49 v _19405_/Z (MUX2_X1)
                                         _13464_ (net)
                  0.01    0.00    0.49 v _19407_/A (MUX2_X1)
     1    1.75    0.01    0.06    0.55 v _19407_/Z (MUX2_X1)
                                         _13466_ (net)
                  0.01    0.00    0.55 v _19411_/A (MUX2_X1)
     1    0.95    0.01    0.06    0.60 v _19411_/Z (MUX2_X1)
                                         _13470_ (net)
                  0.01    0.00    0.60 v _19420_/A (MUX2_X1)
     1    7.36    0.02    0.07    0.67 v _19420_/Z (MUX2_X1)
                                         _13479_ (net)
                  0.02    0.00    0.68 v _19421_/B1 (AOI21_X1)
     8   29.75    0.15    0.17    0.84 ^ _19421_/ZN (AOI21_X1)
                                         _13480_ (net)
                  0.15    0.00    0.85 ^ _20506_/B (MUX2_X1)
     7   21.43    0.05    0.10    0.95 ^ _20506_/Z (MUX2_X1)
                                         _03858_ (net)
                  0.05    0.00    0.95 ^ _20981_/A (BUF_X1)
    10   21.47    0.05    0.08    1.03 ^ _20981_/Z (BUF_X1)
                                         _04139_ (net)
                  0.05    0.00    1.03 ^ _21119_/A1 (NAND2_X1)
     1    2.83    0.02    0.02    1.06 v _21119_/ZN (NAND2_X1)
                                         _14888_ (net)
                  0.02    0.00    1.06 v _30167_/CI (FA_X1)
     1    3.97    0.02    0.12    1.17 ^ _30167_/S (FA_X1)
                                         _14890_ (net)
                  0.02    0.00    1.17 ^ _30168_/A (FA_X1)
     1    1.93    0.02    0.09    1.26 v _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.02    0.00    1.26 v _21493_/A (INV_X1)
     1    3.00    0.01    0.02    1.28 ^ _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 ^ _30169_/CI (FA_X1)
     1    3.87    0.02    0.09    1.38 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.38 v _30174_/A (FA_X1)
     1    1.85    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    3.84    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    3.94    0.02    0.12    1.62 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.62 ^ _30179_/A (FA_X1)
     1    1.69    0.01    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.70 v _21495_/A (INV_X1)
     1    3.35    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.22    0.03    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    4.80    0.01    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.01    0.00    1.81 v _23570_/A (AOI21_X1)
     3    4.99    0.04    0.06    1.87 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.87 ^ _23655_/A4 (AND4_X1)
     2    4.00    0.02    0.07    1.94 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.94 ^ _23717_/A1 (NOR2_X1)
     1    1.69    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3   10.40    0.06    0.08    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.55    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    8.12    0.05    0.07    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    1.67    0.02    0.01    2.13 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.02    0.00    2.13 v _23722_/A3 (NOR3_X1)
     2    7.95    0.07    0.10    2.24 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.24 ^ _23724_/B1 (OAI22_X1)
     1    1.62    0.02    0.03    2.27 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.27 v _23725_/B2 (AOI21_X1)
     4   17.80    0.09    0.11    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   26.85    0.06    0.09    2.48 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24506_/B2 (OAI21_X1)
     1    1.47    0.02    0.02    2.50 v _24506_/ZN (OAI21_X1)
                                         _01549_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3495.81    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.88    1.54    1.98 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.98   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.04    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.78    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.57    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   40.38    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.61    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   31.50    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   52.46    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18268_/A (BUF_X1)
    10   40.99    0.09    0.12    0.42 ^ _18268_/Z (BUF_X1)
                                         _12385_ (net)
                  0.09    0.01    0.43 ^ _19405_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.49 v _19405_/Z (MUX2_X1)
                                         _13464_ (net)
                  0.01    0.00    0.49 v _19407_/A (MUX2_X1)
     1    1.75    0.01    0.06    0.55 v _19407_/Z (MUX2_X1)
                                         _13466_ (net)
                  0.01    0.00    0.55 v _19411_/A (MUX2_X1)
     1    0.95    0.01    0.06    0.60 v _19411_/Z (MUX2_X1)
                                         _13470_ (net)
                  0.01    0.00    0.60 v _19420_/A (MUX2_X1)
     1    7.36    0.02    0.07    0.67 v _19420_/Z (MUX2_X1)
                                         _13479_ (net)
                  0.02    0.00    0.68 v _19421_/B1 (AOI21_X1)
     8   29.75    0.15    0.17    0.84 ^ _19421_/ZN (AOI21_X1)
                                         _13480_ (net)
                  0.15    0.00    0.85 ^ _20506_/B (MUX2_X1)
     7   21.43    0.05    0.10    0.95 ^ _20506_/Z (MUX2_X1)
                                         _03858_ (net)
                  0.05    0.00    0.95 ^ _20981_/A (BUF_X1)
    10   21.47    0.05    0.08    1.03 ^ _20981_/Z (BUF_X1)
                                         _04139_ (net)
                  0.05    0.00    1.03 ^ _21119_/A1 (NAND2_X1)
     1    2.83    0.02    0.02    1.06 v _21119_/ZN (NAND2_X1)
                                         _14888_ (net)
                  0.02    0.00    1.06 v _30167_/CI (FA_X1)
     1    3.97    0.02    0.12    1.17 ^ _30167_/S (FA_X1)
                                         _14890_ (net)
                  0.02    0.00    1.17 ^ _30168_/A (FA_X1)
     1    1.93    0.02    0.09    1.26 v _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.02    0.00    1.26 v _21493_/A (INV_X1)
     1    3.00    0.01    0.02    1.28 ^ _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 ^ _30169_/CI (FA_X1)
     1    3.87    0.02    0.09    1.38 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.38 v _30174_/A (FA_X1)
     1    1.85    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    3.84    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    3.94    0.02    0.12    1.62 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.62 ^ _30179_/A (FA_X1)
     1    1.69    0.01    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.70 v _21495_/A (INV_X1)
     1    3.35    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.22    0.03    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    4.80    0.01    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.01    0.00    1.81 v _23570_/A (AOI21_X1)
     3    4.99    0.04    0.06    1.87 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.87 ^ _23655_/A4 (AND4_X1)
     2    4.00    0.02    0.07    1.94 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.94 ^ _23717_/A1 (NOR2_X1)
     1    1.69    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3   10.40    0.06    0.08    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.55    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    8.12    0.05    0.07    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    1.67    0.02    0.01    2.13 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.02    0.00    2.13 v _23722_/A3 (NOR3_X1)
     2    7.95    0.07    0.10    2.24 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.24 ^ _23724_/B1 (OAI22_X1)
     1    1.62    0.02    0.03    2.27 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.27 v _23725_/B2 (AOI21_X1)
     4   17.80    0.09    0.11    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   26.85    0.06    0.09    2.48 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24506_/B2 (OAI21_X1)
     1    1.47    0.02    0.02    2.50 v _24506_/ZN (OAI21_X1)
                                         _01549_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_24776_/ZN                              0.20    0.22   -0.03 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)
_20440_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   44.22  -18.89 (VIOLATED)
_22344_/ZN                             23.23   39.28  -16.05 (VIOLATED)
_24776_/ZN                             16.02   31.18  -15.15 (VIOLATED)
_27512_/ZN                             23.23   36.33  -13.10 (VIOLATED)
_22176_/ZN                             23.23   36.32  -13.09 (VIOLATED)
_18429_/ZN                             26.02   38.10  -12.08 (VIOLATED)
_22217_/ZN                             23.23   34.99  -11.76 (VIOLATED)
_19924_/ZN                             25.33   37.01  -11.68 (VIOLATED)
_20328_/ZN                             16.02   27.57  -11.55 (VIOLATED)
_18977_/ZN                             26.02   36.97  -10.95 (VIOLATED)
_20319_/Z                              25.33   36.26  -10.93 (VIOLATED)
_27504_/ZN                             23.23   34.11  -10.87 (VIOLATED)
_19731_/ZN                             26.02   36.13  -10.12 (VIOLATED)
_19370_/ZN                             26.02   35.83   -9.81 (VIOLATED)
_27522_/ZN                             23.23   32.98   -9.75 (VIOLATED)
_19553_/ZN                             26.02   35.43   -9.42 (VIOLATED)
_22133_/ZN                             23.23   32.45   -9.22 (VIOLATED)
_18225_/ZN                             26.02   35.08   -9.06 (VIOLATED)
_22284_/ZN                             23.23   32.24   -9.01 (VIOLATED)
_20440_/ZN                             10.47   19.23   -8.76 (VIOLATED)
_22089_/ZN                             23.23   31.91   -8.68 (VIOLATED)
_22073_/ZN                             23.23   31.91   -8.68 (VIOLATED)
_22052_/ZN                             23.23   31.57   -8.34 (VIOLATED)
_22911_/ZN                             10.47   18.79   -8.32 (VIOLATED)
_20890_/ZN                             16.02   23.76   -7.74 (VIOLATED)
_19183_/ZN                             26.70   34.36   -7.66 (VIOLATED)
_18055_/ZN                             28.99   36.18   -7.18 (VIOLATED)
_18615_/ZN                             28.99   36.09   -7.09 (VIOLATED)
_18028_/ZN                             26.02   33.08   -7.06 (VIOLATED)
_18417_/ZN                             26.02   32.91   -6.89 (VIOLATED)
_20147_/ZN                             10.47   17.05   -6.58 (VIOLATED)
_25831_/ZN                             10.47   16.85   -6.38 (VIOLATED)
_18358_/ZN                             25.33   31.67   -6.34 (VIOLATED)
_18303_/ZN                             25.33   31.45   -6.12 (VIOLATED)
_18471_/ZN                             25.33   31.37   -6.04 (VIOLATED)
_18603_/ZN                             26.02   32.02   -6.00 (VIOLATED)
_18215_/ZN                             26.02   30.82   -4.81 (VIOLATED)
_19863_/ZN                             25.33   30.08   -4.75 (VIOLATED)
_20318_/Z                              25.33   29.98   -4.65 (VIOLATED)
_19421_/ZN                             25.33   29.75   -4.42 (VIOLATED)
_20352_/ZN                             16.02   19.94   -3.92 (VIOLATED)
_23513_/ZN                             13.81   17.47   -3.66 (VIOLATED)
_19965_/ZN                             25.33   28.88   -3.55 (VIOLATED)
_22301_/ZN                             10.47   13.37   -2.90 (VIOLATED)
_19781_/ZN                             25.33   28.13   -2.80 (VIOLATED)
_27740_/ZN                             10.47   13.22   -2.75 (VIOLATED)
_22360_/ZN                             10.47   13.08   -2.60 (VIOLATED)
_23322_/ZN                             10.47   13.01   -2.53 (VIOLATED)
_19681_/ZN                             25.33   27.86   -2.53 (VIOLATED)
_21836_/ZN                             10.47   12.62   -2.15 (VIOLATED)
_20148_/ZN                             10.47   12.23   -1.75 (VIOLATED)
_22363_/ZN                             26.05   27.77   -1.72 (VIOLATED)
_17534_/ZN                             13.81   15.47   -1.67 (VIOLATED)
_22868_/ZN                             10.47   11.83   -1.36 (VIOLATED)
_20174_/ZN                             11.48   12.53   -1.05 (VIOLATED)
_23367_/ZN                             16.02   17.05   -1.03 (VIOLATED)
_17917_/ZN                             25.33   26.21   -0.88 (VIOLATED)
_22831_/ZN                             10.47   11.35   -0.88 (VIOLATED)
_21844_/ZN                             10.47   11.26   -0.79 (VIOLATED)
_22195_/ZN                             16.02   16.71   -0.69 (VIOLATED)
_17229_/ZN                             16.02   16.61   -0.59 (VIOLATED)
_24996_/ZN                             26.70   27.27   -0.57 (VIOLATED)
_20150_/ZN                             11.48   11.97   -0.49 (VIOLATED)
_27230_/ZN                             25.33   25.73   -0.40 (VIOLATED)
_19384_/ZN                             26.70   27.04   -0.33 (VIOLATED)
_17872_/ZN                             25.33   25.44   -0.11 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.026427652686834335

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1331

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.88727569580078

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7457

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 66

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1633

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.12    0.42 ^ _18268_/Z (BUF_X1)
   0.07    0.49 v _19405_/Z (MUX2_X1)
   0.06    0.55 v _19407_/Z (MUX2_X1)
   0.06    0.60 v _19411_/Z (MUX2_X1)
   0.07    0.67 v _19420_/Z (MUX2_X1)
   0.17    0.84 ^ _19421_/ZN (AOI21_X1)
   0.11    0.95 ^ _20506_/Z (MUX2_X1)
   0.08    1.03 ^ _20981_/Z (BUF_X1)
   0.02    1.06 v _21119_/ZN (NAND2_X1)
   0.12    1.17 ^ _30167_/S (FA_X1)
   0.09    1.26 v _30168_/S (FA_X1)
   0.02    1.28 ^ _21493_/ZN (INV_X1)
   0.09    1.38 v _30169_/S (FA_X1)
   0.12    1.49 ^ _30174_/S (FA_X1)
   0.01    1.50 v _21168_/ZN (INV_X1)
   0.12    1.62 ^ _30178_/S (FA_X1)
   0.09    1.70 v _30179_/S (FA_X1)
   0.02    1.72 ^ _21495_/ZN (INV_X1)
   0.06    1.78 ^ _30534_/S (HA_X1)
   0.03    1.81 v _23568_/ZN (AOI21_X1)
   0.06    1.87 ^ _23570_/ZN (AOI21_X1)
   0.07    1.94 ^ _23655_/ZN (AND4_X1)
   0.01    1.95 v _23717_/ZN (NOR2_X1)
   0.08    2.03 ^ _23718_/ZN (AOI21_X1)
   0.02    2.05 v _23719_/ZN (AOI21_X1)
   0.07    2.12 ^ _23720_/Z (XOR2_X1)
   0.02    2.13 v _23721_/ZN (NOR2_X1)
   0.10    2.24 ^ _23722_/ZN (NOR3_X1)
   0.03    2.27 v _23724_/ZN (OAI22_X1)
   0.11    2.38 ^ _23725_/ZN (AOI21_X1)
   0.10    2.48 ^ _23726_/Z (BUF_X1)
   0.03    2.50 v _24506_/ZN (OAI21_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5024

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3469

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.862692

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.45e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.99e-02   3.48e-02   4.29e-04   6.51e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.66e-02   5.85e-04   7.84e-02 100.0%
                          52.5%      46.7%       0.7%
