// Seed: 2685165644
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  tri   id_3
);
  assign id_2 = id_1;
  tri id_5 = id_1;
  supply1 id_6;
  assign id_6 = id_1;
  id_7(
      .id_0(1),
      .id_1(id_0),
      .id_2('b0),
      .id_3(id_5),
      .id_4(1),
      .id_5(id_6),
      .id_6(id_5),
      .id_7(~1),
      .id_8(id_5)
  );
  logic [7:0] id_8;
  wire id_9;
  wire id_10;
  assign id_5 = 1;
  wire id_11;
  wire id_12;
  assign id_8[1] = id_8;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input logic id_1
    , id_6,
    output logic id_2,
    output supply1 id_3,
    input tri0 id_4
);
  assign id_2 = id_1;
  always @(posedge 1'h0 or id_1) id_2 <= 1;
  module_0(
      id_4, id_4, id_0, id_4
  );
endmodule
