Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@94:104@HdlStmAssign
wire       good_cnt_limit_reached_s;
wire       goto_next_state_s;

assign cgs_reset = cgs_rst;
assign ifs_reset = ifs_rst;
assign sync = sync_n;
assign phy_en_char_align = en_align;

assign status_state = state;

always @(posedge clk) begin

Diff Content:
- 99 assign sync = sync_n;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@93:103
wire [7:0] good_cnt_limit_s;
wire       good_cnt_limit_reached_s;
wire       goto_next_state_s;

assign cgs_reset = cgs_rst;
assign ifs_reset = ifs_rst;
assign sync = sync_n;
assign phy_en_char_align = en_align;

assign status_state = state;


Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@92:102

wire [7:0] good_cnt_limit_s;
wire       good_cnt_limit_reached_s;
wire       goto_next_state_s;

assign cgs_reset = cgs_rst;
assign ifs_reset = ifs_rst;
assign sync = sync_n;
assign phy_en_char_align = en_align;

assign status_state = state;

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@95:105
wire       goto_next_state_s;

assign cgs_reset = cgs_rst;
assign ifs_reset = ifs_rst;
assign sync = sync_n;
assign phy_en_char_align = en_align;

assign status_state = state;

always @(posedge clk) begin
  case (state)

