Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 10:43:17 2020
| Host         : DESKTOP-SLHV2VN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/hardware_accelerator_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (41)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.170        0.000                      0                  375        0.124        0.000                      0                  375        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.170        0.000                      0                  375        0.124        0.000                      0                  375        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.820ns (20.407%)  route 3.198ns (79.593%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          1.025     4.250    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ack_out
    SLICE_X92Y71         LUT4 (Prop_lut4_I1_O)        0.116     4.366 r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ireg[4]_i_1/O
                         net (fo=5, routed)           0.625     4.991    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/SR[0]
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ap_clk
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y71         FDRE (Setup_fdre_C_R)       -0.728    10.161    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/odata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ap_clk
    SLICE_X97Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg_reg[13]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg_reg_n_1_[13]
    SLICE_X96Y71         LUT3 (Prop_lut3_I0_O)        0.048     0.686 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/odata_int[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.686    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/D[13]
    SLICE_X96Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/odata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/ap_clk
    SLICE_X96Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/odata_int_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X96Y71         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/odata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X99Y70  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X99Y70  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X99Y70  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C



