head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.20
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.18
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.16
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.14
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.12
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.10
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.8
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.6
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.4
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.2
	binutils-2_19-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2007.08.29.19.42.36;	author hjl;	state Exp;
branches;
next	;


desc
@@


1.1
log
@2007-08-29  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/i386.exp: Run x86-64-reg and x86-64-reg-intel.

	* gas/i386/x86-64-reg.s: New. Add tests for instructions
	with one register operand.
	* gas/i386/x86-64-reg-intel.d: Likewise.
	* gas/i386/x86-64-reg.d: Likewise.
@
text
@#source: x86-64-reg.s
#as: -J
#objdump: -dw -Mintel
#name: x86-64 reg (Intel mode)

.*: +file format .*

Disassembly of section .text:

0+ <_start>:
[ 	]*[a-f0-9]+:	0f 71 d6 02          	psrlw  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 71 d2 02    	psrlw  xmm10,0x2
[ 	]*[a-f0-9]+:	0f 71 e6 02          	psraw  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 71 e2 02    	psraw  xmm10,0x2
[ 	]*[a-f0-9]+:	0f 71 f6 02          	psllw  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 71 f2 02    	psllw  xmm10,0x2
[ 	]*[a-f0-9]+:	0f 72 d6 02          	psrld  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 72 d2 02    	psrld  xmm10,0x2
[ 	]*[a-f0-9]+:	0f 72 e6 02          	psrad  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 72 e2 02    	psrad  xmm10,0x2
[ 	]*[a-f0-9]+:	0f 72 f6 02          	pslld  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 72 f2 02    	pslld  xmm10,0x2
[ 	]*[a-f0-9]+:	0f 73 d6 02          	psrlq  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 73 d2 02    	psrlq  xmm10,0x2
[ 	]*[a-f0-9]+:	66 41 0f 73 da 02    	psrldq xmm10,0x2
[ 	]*[a-f0-9]+:	0f 73 f6 02          	psllq  mm6,0x2
[ 	]*[a-f0-9]+:	66 41 0f 73 f2 02    	psllq  xmm10,0x2
[ 	]*[a-f0-9]+:	66 41 0f 73 fa 02    	pslldq xmm10,0x2
[ 	]*[a-f0-9]+:	0f 71 d6 02          	psrlw  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 71 d2 02       	psrlw  xmm2,0x2
[ 	]*[a-f0-9]+:	0f 71 e6 02          	psraw  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 71 e2 02       	psraw  xmm2,0x2
[ 	]*[a-f0-9]+:	0f 71 f6 02          	psllw  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 71 f2 02       	psllw  xmm2,0x2
[ 	]*[a-f0-9]+:	0f 72 d6 02          	psrld  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 72 d2 02       	psrld  xmm2,0x2
[ 	]*[a-f0-9]+:	0f 72 e6 02          	psrad  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 72 e2 02       	psrad  xmm2,0x2
[ 	]*[a-f0-9]+:	0f 72 f6 02          	pslld  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 72 f2 02       	pslld  xmm2,0x2
[ 	]*[a-f0-9]+:	0f 73 d6 02          	psrlq  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 73 d2 02       	psrlq  xmm2,0x2
[ 	]*[a-f0-9]+:	66 0f 73 da 02       	psrldq xmm2,0x2
[ 	]*[a-f0-9]+:	0f 73 f6 02          	psllq  mm6,0x2
[ 	]*[a-f0-9]+:	66 0f 73 f2 02       	psllq  xmm2,0x2
[ 	]*[a-f0-9]+:	66 0f 73 fa 02       	pslldq xmm2,0x2
#pass
@
