0.7
2020.2
Nov  8 2024
22:36:55
/home/lukas/fpga_vivado/projects/binary_to_bcd/binary_to_bcd.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/lukas/fpga_vivado/projects/binary_to_bcd/binary_to_bcd.srcs/sim_1/new/tb_binary_to_bcd.v,1740844952,verilog,,,,tb_bin2bcd,,,,,,,,
/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v,1740847101,verilog,,/home/lukas/fpga_vivado/projects/binary_to_bcd/binary_to_bcd.srcs/sim_1/new/tb_binary_to_bcd.v,,bin2bcd,,,,,,,,
