<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>procesors - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=16148" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=12">The Heap</a> &raquo; <a href="../?id=16148">procesors</a></p>
   <div class="post" id="post-125202">
    <div class="subject"><a href="#post-125202">procesors</a></div>
    <div class="body">0x10 0x20 means 0x1020 or 0x2010 ?<br /><br />how it is for motorola 68000 and intel .....<br />does a motorola networking byte order?<br /><br /><br />BTW :there are 6502 threads on the main topic just now ;)</div>
    <div class="meta">Posted on 2003-11-23 11:05:41 by HarryTuttle</div>
   </div>
   <div class="post" id="post-125219">
    <div class="subject"><a href="#post-125219">procesors</a></div>
    <div class="body">The question of &quot;endian-ness&quot;!<br /><br />Intel is little endian, this means the least significant byte is first in memory.<br />0xAABBCCDD = 0xDD, 0xCC, 0xBB, 0xAA.<br /><br />68k processors are big endian, meaning the most significant byte is written first.<br />0xAABBCCDD = 0xAA, 0xBB, 0xCC, 0xDD.<br /><br />To swap the byte order on a 32 bit number on x86 use BSWAP (.486 processor and above).<br />To swap 16 bit numbers use &quot;rol reg, 8&quot;.<br /><br />Mirno</div>
    <div class="meta">Posted on 2003-11-23 13:36:29 by Mirno</div>
   </div>
   <div class="post" id="post-125303">
    <div class="subject"><a href="#post-125303">procesors</a></div>
    <div class="body">:) nice answer! I was going to ask you about how to swap ....</div>
    <div class="meta">Posted on 2003-11-24 09:38:02 by HarryTuttle</div>
   </div>
   <div class="post" id="post-125853">
    <div class="subject"><a href="#post-125853">procesors</a></div>
    <div class="body">Hi Harry,<br /><br />The 6502 was little endian also, IIRC ;) .  JSR F800   20 00 F8<br /><br />Charles</div>
    <div class="meta">Posted on 2003-11-28 16:21:17 by cdquarles</div>
   </div>
   <div class="post" id="post-125856">
    <div class="subject"><a href="#post-125856">procesors</a></div>
    <div class="body">the Intel way has one advantage: you can access the same memory address to read different data sizes:<br />if your memory contains 0xAABBCCDD<br /><br />you can access one byte and get 0xDD<br />if you access one word you get 0xCCDD<br />and dword 0xAABBCCDD<br /><br />I have currently no example in mind, but sometimes this is useful...<br /><br />Disadvantage: you cannot read dwords in hexdump the right way: &quot;RIFF&quot; will become &quot;FFIR&quot; after reading into eax :)<br /><br />What I ask myself is, will QWORDs be stored also Intel like? Least significant DWORD first, higher last?</div>
    <div class="meta">Posted on 2003-11-28 16:50:55 by beaster</div>
   </div>
   <div class="post" id="post-125887">
    <div class="subject"><a href="#post-125887">procesors</a></div>
    <div class="body">i'd say... sure<br />you could have asked the same question when going from 16bits to 32bits - Least significant <strong>word</strong> first, higher last? - the answer was yes. i'm quite sure they'll keep the system as it was, it wouldn't make much sense if they didn't.</div>
    <div class="meta">Posted on 2003-11-29 05:15:44 by hartyl</div>
   </div>
  </div>
 </body>
</html>