library verilog;
use verilog.vl_types.all;
entity DecoderRegisterFile is
    port(
        WriteRegister   : in     vl_logic_vector(4 downto 0);
        SelectRegister  : out    vl_logic_vector(31 downto 0)
    );
end DecoderRegisterFile;
