FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2021 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */
#include "priv.h"
/* bench 1862.1.0 edfa172e191f */
/* bench 1862.1.1 92fd11027a4f */
/* bench 1862.1.2 3b61557da993 */
/* bench 1862.1.3 4f39cb897247 */
/* bench 1862.1.4 c71e38888d0b */
/* bench 1862.1.5 274c5917b181 */
/* bench 1862.1.6 e4e83fe79f94 */
/* bench 1862.1.7 c860aedffa64 */
/* bench 1862.1.8 713d11e8b5e7 */
ga100_mc_intr_unarm(struct nvkm_mc *mc)
{
	nvkm_wr32(mc->subdev.device, 0xb81610, 0x00000004);
}

static void
ga100_mc_intr_rearm(struct nvkm_mc *mc)
{
	nvkm_wr32(mc->subdev.device, 0xb81608, 0x00000004);
}

static void
ga100_mc_intr_mask(struct nvkm_mc *mc, u32 mask, u32 intr)
{
/* bench 23650.0.0 d0eba68a7132 */
/* bench 23650.0.1 1f40ad7d0e6a */
/* bench 23650.0.2 3f1e8b834c72 */
/* bench 23650.0.3 95112600431b */
/* bench 23650.0.4 15dde56f3943 */
/* bench 23650.0.5 76197f77f66d */
/* bench 23650.0.6 d7d45af98003 */
	nvkm_wr32(mc->subdev.device, 0xb81210,          mask & intr );
	nvkm_wr32(mc->subdev.device, 0xb81410, mask & ~(mask & intr));
}

static u32
ga100_mc_intr_stat(struct nvkm_mc *mc)
{
	u32 intr_top = nvkm_rd32(mc->subdev.device, 0xb81600), intr = 0x00000000;
	if (intr_top & 0x00000004)
		intr = nvkm_mask(mc->subdev.device, 0xb81010, 0x00000000, 0x00000000);
	return intr;
}

static void
ga100_mc_init(struct nvkm_mc *mc)
{
	nv50_mc_init(mc);
	nvkm_wr32(mc->subdev.device, 0xb81210, 0xffffffff);
}

static const struct nvkm_mc_func
ga100_mc = {
	.init = ga100_mc_init,
	.intr = gp100_mc_intr,
	.intr_unarm = ga100_mc_intr_unarm,
	.intr_rearm = ga100_mc_intr_rearm,
	.intr_mask = ga100_mc_intr_mask,
	.intr_stat = ga100_mc_intr_stat,
	.reset = gk104_mc_reset,
};

int
ga100_mc_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_mc **pmc)
{
	return nvkm_mc_new_(&ga100_mc, device, type, inst, pmc);
}
