# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/exp_8.v" \
"../../../../project_1.ip_user_files/bd/bram1/ip/bram1_blk_mem_gen_0_0/sim/bram1_blk_mem_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/bram1/ip/bram1_control_input_0_0/sim/bram1_control_input_0_0.v" \
"../../../../project_1.ip_user_files/bd/bram1/ip/bram1_CONV128_0_0/sim/bram1_CONV128_0_0.v" \
"../../../../project_1.ip_user_files/bd/bram1/ip/bram1_output_control_0_0/sim/bram1_output_control_0_0.v" \
"../../../../project_1.ip_user_files/bd/bram1/ip/bram1_blk_mem_gen_1_0/sim/bram1_blk_mem_gen_1_0.v" \
"../../../../project_1.ip_user_files/bd/bram1/sim/bram1.v" \
"../../../../project_1.srcs/sources_1/new/TOP.v" \
"../../../../project_1.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
