Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  4 10:29:30 2024
| Host         : TABLET-LEUQMGK6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               48          
TIMING-18  Warning           Missing input or output delay                       4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.798     -727.835                     48                  669        0.143        0.000                      0                  669        3.000        0.000                       0                   256  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk                      {0.000 5.000}      10.000          100.000         
clk_wizard/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_24_clk_wiz_0       {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                          -15.798     -727.835                     48                  500        0.143        0.000                      0                  500        4.500        0.000                       0                   192  
clk_wizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_24_clk_wiz_0            32.299        0.000                      0                  121        0.188        0.000                      0                  121       20.333        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.585        0.000                      0                   48        0.492        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk                                     
(none)              clk_24_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk                 
(none)                                  clk_24_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           48  Failing Endpoints,  Worst Slack      -15.798ns,  Total Violation     -727.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.798ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.629ns  (logic 14.638ns (57.115%)  route 10.991ns (42.885%))
  Logic Levels:           39  (CARRY4=26 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.199 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.199    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.316 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.639 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.289    30.928    processor_inst/tremolo_effect_inst/result_left1[22]
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.306    31.234 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_1/O
                         net (fo=1, routed)           0.000    31.234    processor_inst/tremolo_effect_inst/result_left[22]
    SLICE_X25Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.563    15.046    processor_inst/tremolo_effect_inst/clk
    SLICE_X25Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]/C
                         clock pessimism              0.394    15.440    
                         clock uncertainty           -0.035    15.405    
    SLICE_X25Y15         FDCE (Setup_fdce_C_D)        0.031    15.436    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                         -31.234    
  -------------------------------------------------------------------
                         slack                                -15.798    

Slack (VIOLATED) :        -15.718ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.549ns  (logic 14.397ns (56.351%)  route 11.152ns (43.649%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.397 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.450    30.847    processor_inst/tremolo_effect_inst/result_left1[16]
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.307    31.154 r  processor_inst/tremolo_effect_inst/audio_left_out[16]_i_1/O
                         net (fo=1, routed)           0.000    31.154    processor_inst/tremolo_effect_inst/result_left[16]
    SLICE_X28Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.563    15.046    processor_inst/tremolo_effect_inst/clk
    SLICE_X28Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]/C
                         clock pessimism              0.394    15.440    
                         clock uncertainty           -0.035    15.405    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)        0.031    15.436    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                         -31.154    
  -------------------------------------------------------------------
                         slack                                -15.718    

Slack (VIOLATED) :        -15.714ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.546ns  (logic 14.548ns (56.949%)  route 10.998ns (43.051%))
  Logic Levels:           39  (CARRY4=26 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.199 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.199    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.316 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.545 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[23]_i_3/CO[2]
                         net (fo=1, routed)           0.296    30.840    processor_inst/tremolo_effect_inst/audio_left_out_reg[23]_i_3_n_1
    SLICE_X27Y15         LUT3 (Prop_lut3_I0_O)        0.310    31.150 r  processor_inst/tremolo_effect_inst/audio_left_out[23]_i_2/O
                         net (fo=1, routed)           0.000    31.150    processor_inst/tremolo_effect_inst/result_left[23]
    SLICE_X27Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.563    15.046    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[23]/C
                         clock pessimism              0.394    15.440    
                         clock uncertainty           -0.035    15.405    
    SLICE_X27Y15         FDCE (Setup_fdce_C_D)        0.031    15.436    processor_inst/tremolo_effect_inst/audio_left_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                         -31.150    
  -------------------------------------------------------------------
                         slack                                -15.714    

Slack (VIOLATED) :        -15.690ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.523ns  (logic 14.521ns (56.894%)  route 11.002ns (43.106%))
  Logic Levels:           38  (CARRY4=25 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.199 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.199    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.522 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.300    30.822    processor_inst/tremolo_effect_inst/result_left1[18]
    SLICE_X27Y14         LUT6 (Prop_lut6_I0_O)        0.306    31.128 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_1/O
                         net (fo=1, routed)           0.000    31.128    processor_inst/tremolo_effect_inst/result_left[18]
    SLICE_X27Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X27Y14         FDCE (Setup_fdce_C_D)        0.032    15.438    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.438    
                         arrival time                         -31.128    
  -------------------------------------------------------------------
                         slack                                -15.690    

Slack (VIOLATED) :        -15.687ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.518ns  (logic 14.523ns (56.914%)  route 10.995ns (43.086%))
  Logic Levels:           39  (CARRY4=26 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.199 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.199    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.316 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.535 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.293    30.827    processor_inst/tremolo_effect_inst/result_left1[21]
    SLICE_X27Y16         LUT6 (Prop_lut6_I0_O)        0.295    31.122 r  processor_inst/tremolo_effect_inst/audio_left_out[21]_i_1/O
                         net (fo=1, routed)           0.000    31.122    processor_inst/tremolo_effect_inst/result_left[21]
    SLICE_X27Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.562    15.045    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[21]/C
                         clock pessimism              0.394    15.439    
                         clock uncertainty           -0.035    15.404    
    SLICE_X27Y16         FDCE (Setup_fdce_C_D)        0.031    15.435    processor_inst/tremolo_effect_inst/audio_left_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -31.122    
  -------------------------------------------------------------------
                         slack                                -15.687    

Slack (VIOLATED) :        -15.683ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.560ns  (logic 14.406ns (56.362%)  route 11.154ns (43.638%))
  Logic Levels:           38  (CARRY4=25 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.199 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.199    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.418 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.452    30.870    processor_inst/tremolo_effect_inst/result_left1[17]
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.295    31.165 r  processor_inst/tremolo_effect_inst/audio_left_out[17]_i_1/O
                         net (fo=1, routed)           0.000    31.165    processor_inst/tremolo_effect_inst/result_left[17]
    SLICE_X30Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.561    15.044    processor_inst/tremolo_effect_inst/clk
    SLICE_X30Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[17]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y16         FDCE (Setup_fdce_C_D)        0.079    15.482    processor_inst/tremolo_effect_inst/audio_left_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                -15.683    

Slack (VIOLATED) :        -15.680ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.511ns  (logic 14.514ns (56.894%)  route 10.997ns (43.106%))
  Logic Levels:           38  (CARRY4=25 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.199 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.199    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.514 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.295    30.809    processor_inst/tremolo_effect_inst/result_left1[20]
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.307    31.116 r  processor_inst/tremolo_effect_inst/audio_left_out[20]_i_1/O
                         net (fo=1, routed)           0.000    31.116    processor_inst/tremolo_effect_inst/result_left[20]
    SLICE_X27Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.563    15.046    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]/C
                         clock pessimism              0.394    15.440    
                         clock uncertainty           -0.035    15.405    
    SLICE_X27Y15         FDCE (Setup_fdce_C_D)        0.031    15.436    processor_inst/tremolo_effect_inst/audio_left_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                         -31.116    
  -------------------------------------------------------------------
                         slack                                -15.680    

Slack (VIOLATED) :        -15.613ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.445ns  (logic 14.432ns (56.719%)  route 11.013ns (43.280%))
  Logic Levels:           38  (CARRY4=25 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.199 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.199    processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.438 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.311    30.748    processor_inst/tremolo_effect_inst/result_left1[19]
    SLICE_X28Y14         LUT6 (Prop_lut6_I0_O)        0.301    31.049 r  processor_inst/tremolo_effect_inst/audio_left_out[19]_i_1/O
                         net (fo=1, routed)           0.000    31.049    processor_inst/tremolo_effect_inst/result_left[19]
    SLICE_X28Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.563    15.046    processor_inst/tremolo_effect_inst/clk
    SLICE_X28Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[19]/C
                         clock pessimism              0.394    15.440    
                         clock uncertainty           -0.035    15.405    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)        0.031    15.436    processor_inst/tremolo_effect_inst/audio_left_out_reg[19]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                         -31.049    
  -------------------------------------------------------------------
                         slack                                -15.613    

Slack (VIOLATED) :        -15.612ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.491ns  (logic 14.289ns (56.055%)  route 11.202ns (43.945%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.965 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.965    processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.082 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.082    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.301 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.500    30.801    processor_inst/tremolo_effect_inst/result_left1[13]
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.295    31.096 r  processor_inst/tremolo_effect_inst/audio_left_out[13]_i_1/O
                         net (fo=1, routed)           0.000    31.096    processor_inst/tremolo_effect_inst/result_left[13]
    SLICE_X30Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.561    15.044    processor_inst/tremolo_effect_inst/clk
    SLICE_X30Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[13]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y16         FDCE (Setup_fdce_C_D)        0.081    15.484    processor_inst/tremolo_effect_inst/audio_left_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                         -31.096    
  -------------------------------------------------------------------
                         slack                                -15.612    

Slack (VIOLATED) :        -15.598ns  (required time - arrival time)
  Source:                 processor_inst/tremolo_effect_inst/result_left2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        25.431ns  (logic 14.170ns (55.718%)  route 11.261ns (44.282%))
  Logic Levels:           35  (CARRY4=22 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.843     5.605    processor_inst/tremolo_effect_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_left2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.614 f  processor_inst/tremolo_effect_inst/result_left2/P[0]
                         net (fo=37, routed)          0.558    10.172    processor_inst/tremolo_effect_inst/result_left2_n_105
    SLICE_X20Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.296 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190/O
                         net (fo=1, routed)           0.190    10.487    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_190_n_0
    SLICE_X21Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.067 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.067    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_127_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.181 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.181    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_52_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.295 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.295    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_52_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.409 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.409    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.523    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_111_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.857 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_78/O[1]
                         net (fo=14, routed)          0.642    12.498    processor_inst/tremolo_effect_inst/result_left3[22]
    SLICE_X21Y8          LUT3 (Prop_lut3_I0_O)        0.303    12.801 r  processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47/O
                         net (fo=26, routed)          0.965    13.767    processor_inst/tremolo_effect_inst/audio_left_out[18]_i_47_n_0
    SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182/O
                         net (fo=1, routed)           0.536    14.426    processor_inst/tremolo_effect_inst/audio_left_out[2]_i_182_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.811 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.811    processor_inst/tremolo_effect_inst/audio_left_out_reg[2]_i_126_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    14.925    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]_i_51_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.039    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]_i_51_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.310 f  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106/CO[0]
                         net (fo=34, routed)          0.887    16.197    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_106_n_3
    SLICE_X21Y10         LUT5 (Prop_lut5_I4_O)        0.373    16.570 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36/O
                         net (fo=1, routed)           0.807    17.378    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_36_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.763 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.763    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_16_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.097 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16/O[1]
                         net (fo=5, routed)           0.731    18.828    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_16_n_6
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.296    19.124 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15/O
                         net (fo=1, routed)           0.601    19.725    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_15_n_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.346    20.071 r  processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10/O
                         net (fo=1, routed)           0.000    20.071    processor_inst/tremolo_effect_inst/audio_left_out[14]_i_10_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.584 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.584    processor_inst/tremolo_effect_inst/audio_left_out_reg[14]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.907 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2/O[1]
                         net (fo=17, routed)          0.627    21.534    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]_i_2_n_6
    SLICE_X19Y13         LUT2 (Prop_lut2_I1_O)        0.306    21.840 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197/O
                         net (fo=1, routed)           0.000    21.840    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_197_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.446 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161/O[3]
                         net (fo=3, routed)           0.508    22.953    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_161_n_4
    SLICE_X23Y14         LUT3 (Prop_lut3_I0_O)        0.306    23.259 f  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163/O
                         net (fo=3, routed)           0.430    23.690    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.814 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118/O
                         net (fo=1, routed)           0.925    24.739    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.137 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.137    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_83_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.471 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30/O[1]
                         net (fo=3, routed)           0.524    25.995    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_30_n_6
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.303    26.298 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133/O
                         net (fo=1, routed)           0.472    26.770    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_133_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.155 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96/CO[3]
                         net (fo=1, routed)           0.000    27.155    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_96_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.269 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.269    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_38_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.540 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14/CO[0]
                         net (fo=2, routed)           0.460    28.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_14_n_3
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.373    28.374 r  processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3/O
                         net (fo=45, routed)          0.837    29.211    processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.124    29.335 r  processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7/O
                         net (fo=1, routed)           0.000    29.335    processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.848 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.848    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.171 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.560    30.730    processor_inst/tremolo_effect_inst/result_left1[6]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.306    31.036 r  processor_inst/tremolo_effect_inst/audio_left_out[6]_i_1/O
                         net (fo=1, routed)           0.000    31.036    processor_inst/tremolo_effect_inst/result_left[6]
    SLICE_X25Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X25Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[6]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X25Y14         FDCE (Setup_fdce_C_D)        0.032    15.438    processor_inst/tremolo_effect_inst/audio_left_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.438    
                         arrival time                         -31.036    
  -------------------------------------------------------------------
                         slack                                -15.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 receiver_inst/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_inst/bit_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.540    receiver_inst/clk
    SLICE_X17Y3          FDRE                                         r  receiver_inst/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  receiver_inst/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.098     1.779    receiver_inst/bit_counter_reg_n_0_[3]
    SLICE_X16Y3          LUT5 (Prop_lut5_I1_O)        0.048     1.827 r  receiver_inst/bit_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.827    receiver_inst/bit_counter[4]_i_2_n_0
    SLICE_X16Y3          FDRE                                         r  receiver_inst/bit_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     2.057    receiver_inst/clk
    SLICE_X16Y3          FDRE                                         r  receiver_inst/bit_counter_reg[4]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X16Y3          FDRE (Hold_fdre_C_D)         0.131     1.684    receiver_inst/bit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 processor_inst/audio_left_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.536    processor_inst/clk
    SLICE_X19Y15         FDRE                                         r  processor_inst/audio_left_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  processor_inst/audio_left_out_reg[3]/Q
                         net (fo=1, routed)           0.100     1.777    transmitter_inst/shift_register_reg[23]_0[2]
    SLICE_X16Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  transmitter_inst/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    transmitter_inst/shift_register[3]
    SLICE_X16Y15         FDRE                                         r  transmitter_inst/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     2.051    transmitter_inst/clk
    SLICE_X16Y15         FDRE                                         r  transmitter_inst/shift_register_reg[3]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X16Y15         FDRE (Hold_fdre_C_D)         0.120     1.670    transmitter_inst/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 processor_inst/tremolo_effect_inst/audio_left_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/audio_left_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.532    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[15]/Q
                         net (fo=1, routed)           0.099     1.772    processor_inst/tremolo_left_out[15]
    SLICE_X25Y16         FDRE                                         r  processor_inst/audio_left_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.850     2.044    processor_inst/clk
    SLICE_X25Y16         FDRE                                         r  processor_inst/audio_left_out_reg[15]/C
                         clock pessimism             -0.499     1.545    
    SLICE_X25Y16         FDRE (Hold_fdre_C_D)         0.070     1.615    processor_inst/audio_left_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 processor_inst/tremolo_effect_inst/audio_left_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/audio_left_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.532    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y13         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]/Q
                         net (fo=1, routed)           0.107     1.780    processor_inst/tremolo_left_out[12]
    SLICE_X24Y13         FDRE                                         r  processor_inst/audio_left_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.852     2.046    processor_inst/clk
    SLICE_X24Y13         FDRE                                         r  processor_inst/audio_left_out_reg[12]/C
                         clock pessimism             -0.499     1.547    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.070     1.617    processor_inst/audio_left_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 transmitter_inst/shift_register_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst/sd_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    transmitter_inst/clk
    SLICE_X19Y18         FDRE                                         r  transmitter_inst/shift_register_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  transmitter_inst/shift_register_reg[23]/Q
                         net (fo=1, routed)           0.113     1.787    transmitter_inst/shift_register_reg_n_0_[23]
    SLICE_X19Y18         FDRE                                         r  transmitter_inst/sd_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.854     2.048    transmitter_inst/clk
    SLICE_X19Y18         FDRE                                         r  transmitter_inst/sd_out_reg/C
                         clock pessimism             -0.515     1.533    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.075     1.608    transmitter_inst/sd_out_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 transmitter_inst/shift_register_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst/shift_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.588     1.535    transmitter_inst/clk
    SLICE_X17Y16         FDRE                                         r  transmitter_inst/shift_register_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  transmitter_inst/shift_register_reg[9]/Q
                         net (fo=1, routed)           0.135     1.811    transmitter_inst/data1[10]
    SLICE_X18Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  transmitter_inst/shift_register[10]_i_1/O
                         net (fo=1, routed)           0.000     1.856    transmitter_inst/shift_register[10]
    SLICE_X18Y16         FDRE                                         r  transmitter_inst/shift_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.050    transmitter_inst/clk
    SLICE_X18Y16         FDRE                                         r  transmitter_inst/shift_register_reg[10]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X18Y16         FDRE (Hold_fdre_C_D)         0.121     1.670    transmitter_inst/shift_register_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 receiver_inst/shift_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/result_right2/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.207%)  route 0.238ns (62.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     1.542    receiver_inst/clk
    SLICE_X13Y0          FDRE                                         r  receiver_inst/shift_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  receiver_inst/shift_register_reg[1]/Q
                         net (fo=3, routed)           0.238     1.921    processor_inst/tremolo_effect_inst/result_right2_0[1]
    DSP48_X0Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_right2/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.954     2.148    processor_inst/tremolo_effect_inst/clk
    DSP48_X0Y0           DSP48E1                                      r  processor_inst/tremolo_effect_inst/result_right2/CLK
                         clock pessimism             -0.480     1.667    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.733    processor_inst/tremolo_effect_inst/result_right2
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 receiver_inst/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_inst/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     1.542    receiver_inst/clk
    SLICE_X13Y1          FDRE                                         r  receiver_inst/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  receiver_inst/shift_register_reg[4]/Q
                         net (fo=3, routed)           0.141     1.823    receiver_inst/Q[4]
    SLICE_X13Y0          FDRE                                         r  receiver_inst/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     2.058    receiver_inst/clk
    SLICE_X13Y0          FDRE                                         r  receiver_inst/shift_register_reg[3]/C
                         clock pessimism             -0.500     1.558    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.076     1.634    receiver_inst/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 processor_inst/audio_left_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.536    processor_inst/clk
    SLICE_X19Y15         FDRE                                         r  processor_inst/audio_left_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  processor_inst/audio_left_out_reg[2]/Q
                         net (fo=1, routed)           0.139     1.816    transmitter_inst/shift_register_reg[23]_0[1]
    SLICE_X18Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  transmitter_inst/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    transmitter_inst/shift_register[2]
    SLICE_X18Y15         FDRE                                         r  transmitter_inst/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     2.051    transmitter_inst/clk
    SLICE_X18Y15         FDRE                                         r  transmitter_inst/shift_register_reg[2]/C
                         clock pessimism             -0.502     1.549    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.121     1.670    transmitter_inst/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 processor_inst/audio_right_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst/shift_register_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.228%)  route 0.111ns (34.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.536    processor_inst/clk
    SLICE_X14Y16         FDRE                                         r  processor_inst/audio_right_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  processor_inst/audio_right_out_reg[16]/Q
                         net (fo=1, routed)           0.111     1.811    transmitter_inst/Q[15]
    SLICE_X19Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  transmitter_inst/shift_register[16]_i_1/O
                         net (fo=1, routed)           0.000     1.856    transmitter_inst/shift_register[16]
    SLICE_X19Y16         FDRE                                         r  transmitter_inst/shift_register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.050    transmitter_inst/clk
    SLICE_X19Y16         FDRE                                         r  transmitter_inst/shift_register_reg[16]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.091     1.661    transmitter_inst/shift_register_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y0     processor_inst/tremolo_effect_inst/result_left2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y0     processor_inst/tremolo_effect_inst/result_right2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y18   reset_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y15   processor_inst/audio_left_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y16   processor_inst/audio_left_out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y12   processor_inst/audio_left_out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X24Y13   processor_inst/audio_left_out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y18   processor_inst/audio_left_out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y18   processor_inst/audio_left_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y18   reset_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y18   reset_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X19Y15   processor_inst/audio_left_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X19Y15   processor_inst/audio_left_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y16   processor_inst/audio_left_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y16   processor_inst/audio_left_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y12   processor_inst/audio_left_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y12   processor_inst/audio_left_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X24Y13   processor_inst/audio_left_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X24Y13   processor_inst/audio_left_out_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y18   reset_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y18   reset_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X19Y15   processor_inst/audio_left_out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X19Y15   processor_inst/audio_left_out_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y16   processor_inst/audio_left_out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y16   processor_inst/audio_left_out_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y12   processor_inst/audio_left_out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y12   processor_inst/audio_left_out_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X24Y13   processor_inst/audio_left_out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X24Y13   processor_inst/audio_left_out_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard/inst/clk_in1
  To Clock:  clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24_clk_wiz_0
  To Clock:  clk_24_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.299ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 2.826ns (30.970%)  route 6.299ns (69.030%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.994    10.920    i2c_master_inst/Inst_adau1761_configuration_data/pwropt
    SLICE_X4Y2           FDCE                                         r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    SLICE_X4Y2           FDCE                                         r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X4Y2           FDCE (Setup_fdce_C_D)       -0.054    43.220    i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         43.220    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 32.299    

Slack (MET) :             32.735ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 2.826ns (32.960%)  route 5.748ns (67.040%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.444    10.370    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X0Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.169    43.105    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 32.735    

Slack (MET) :             32.735ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 2.826ns (32.960%)  route 5.748ns (67.040%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.444    10.370    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X0Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.169    43.105    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 32.735    

Slack (MET) :             32.735ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 2.826ns (32.960%)  route 5.748ns (67.040%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.444    10.370    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X0Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X0Y5           FDRE (Setup_fdre_C_CE)      -0.169    43.105    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 32.735    

Slack (MET) :             32.882ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 2.826ns (33.677%)  route 5.566ns (66.323%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.261    10.187    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y5           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X1Y5           FDRE (Setup_fdre_C_CE)      -0.205    43.069    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]
  -------------------------------------------------------------------
                         required time                         43.069    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                 32.882    

Slack (MET) :             32.941ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.826ns (33.772%)  route 5.542ns (66.228%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.238    10.163    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X2Y3           FDRE (Setup_fdre_C_CE)      -0.169    43.105    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 32.941    

Slack (MET) :             32.941ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.826ns (33.772%)  route 5.542ns (66.228%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.238    10.163    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X2Y3           FDRE (Setup_fdre_C_CE)      -0.169    43.105    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 32.941    

Slack (MET) :             32.941ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.826ns (33.772%)  route 5.542ns (66.228%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.238    10.163    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[2]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X2Y3           FDRE (Setup_fdre_C_CE)      -0.169    43.105    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 32.941    

Slack (MET) :             32.941ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.826ns (33.772%)  route 5.542ns (66.228%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.238    10.163    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y3           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X2Y3           FDRE (Setup_fdre_C_CE)      -0.169    43.105    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         43.105    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 32.941    

Slack (MET) :             33.031ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24_clk_wiz_0 rise@41.667ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 2.826ns (34.288%)  route 5.416ns (65.712%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 43.323 - 41.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.795     1.795    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.249 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.821     7.071    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     7.195 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.818     8.013    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.137 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.665     8.802    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          1.111    10.037    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.656    43.323    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y4           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[4]/C
                         clock pessimism              0.115    43.438    
                         clock uncertainty           -0.164    43.274    
    SLICE_X1Y4           FDRE (Setup_fdre_C_CE)      -0.205    43.069    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         43.069    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                 33.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X3Y21          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.754 r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/Q
                         net (fo=11, routed)          0.135     0.888    i2c_master_inst/Inst_I2C_Controller/bitcount[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  i2c_master_inst/Inst_I2C_Controller/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.933    i2c_master_inst/Inst_I2C_Controller/bitcount[4]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.881     0.881    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y21          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/C
                         clock pessimism             -0.255     0.626    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.120     0.746    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.616     0.616    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X3Y18          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.757 r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/Q
                         net (fo=32, routed)          0.145     0.901    i2c_master_inst/Inst_I2C_Controller/state_reg[3]_0[1]
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.048     0.949 r  i2c_master_inst/Inst_I2C_Controller/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000     0.949    i2c_master_inst/Inst_I2C_Controller/i2c_bits_left[2]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.884     0.884    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y18          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[2]/C
                         clock pessimism             -0.255     0.629    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.131     0.760    i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.615     0.615    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.756 f  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.144     0.900    i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[7]_0[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.945 r  i2c_master_inst/Inst_I2C_Controller/ack_flag_i_1/O
                         net (fo=1, routed)           0.000     0.945    i2c_master_inst/Inst_I2C_Controller/ack_flag_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.883     0.883    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
                         clock pessimism             -0.254     0.629    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.120     0.749    i2c_master_inst/Inst_I2C_Controller/ack_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.616     0.616    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X3Y18          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.757 r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/Q
                         net (fo=32, routed)          0.145     0.901    i2c_master_inst/Inst_I2C_Controller/state_reg[3]_0[1]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.946 r  i2c_master_inst/Inst_I2C_Controller/i2c_bits_left[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    i2c_master_inst/Inst_I2C_Controller/i2c_bits_left[1]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.884     0.884    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y18          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[1]/C
                         clock pessimism             -0.255     0.629    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     0.749    i2c_master_inst/Inst_I2C_Controller/i2c_bits_left_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y21          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.754 r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/Q
                         net (fo=7, routed)           0.133     0.886    i2c_master_inst/Inst_I2C_Controller/bitcount[6]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.931 r  i2c_master_inst/Inst_I2C_Controller/bitcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.931    i2c_master_inst/Inst_I2C_Controller/bitcount[6]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.881     0.881    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y21          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/C
                         clock pessimism             -0.268     0.613    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.092     0.705    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.541%)  route 0.336ns (70.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.623     0.623    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y4           FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.764 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/Q
                         net (fo=3, routed)           0.336     1.100    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[5]
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.905     0.905    i2c_master_inst/Inst_adau1761_configuration_data/clk_24
    RAMB18_X0Y0          RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.233     0.672    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.855    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.615     0.615    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X4Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164     0.779 r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[1]/Q
                         net (fo=1, routed)           0.163     0.942    i2c_master_inst/Inst_adau1761_configuration_data/i2c_data_reg[8][1]
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.045     0.987 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.987    i2c_master_inst/Inst_I2C_Controller/D[1]
    SLICE_X4Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.882     0.882    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X4Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[2]/C
                         clock pessimism             -0.267     0.615    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.121     0.736    i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.614     0.614    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X4Y20          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164     0.778 r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[3]/Q
                         net (fo=1, routed)           0.163     0.941    i2c_master_inst/Inst_adau1761_configuration_data/i2c_data_reg[8][3]
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.986    i2c_master_inst/Inst_I2C_Controller/D[3]
    SLICE_X4Y20          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.881     0.881    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X4Y20          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[4]/C
                         clock pessimism             -0.267     0.614    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121     0.735    i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.231ns (55.872%)  route 0.182ns (44.128%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.615     0.615    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.756 r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/Q
                         net (fo=2, routed)           0.127     0.882    i2c_master_inst/Inst_adau1761_configuration_data/i2c_data_reg[8][0]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_data[1]_i_2/O
                         net (fo=1, routed)           0.056     0.983    i2c_master_inst/Inst_adau1761_configuration_data/i2c_data[1]_i_2_n_0
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.028 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.028    i2c_master_inst/Inst_I2C_Controller/D[0]
    SLICE_X4Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.882     0.882    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X4Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[1]/C
                         clock pessimism             -0.233     0.649    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.120     0.769    i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24_clk_wiz_0 rise@0.000ns - clk_24_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.620     0.620    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y12          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.784 f  i2c_master_inst/Inst_I2C_Controller/delay_reg[0]/Q
                         net (fo=3, routed)           0.175     0.959    i2c_master_inst/Inst_adau1761_configuration_data/Q[0]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.004 r  i2c_master_inst/Inst_adau1761_configuration_data/delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    i2c_master_inst/Inst_I2C_Controller/delay_reg[15]_0[0]
    SLICE_X2Y12          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.889     0.889    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X2Y12          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/delay_reg[0]/C
                         clock pessimism             -0.269     0.620    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120     0.740    i2c_master_inst/Inst_I2C_Controller/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.667      39.091     RAMB18_X0Y0      i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X2Y19      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X2Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X2Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y19      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y19      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y19      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y19      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X1Y21      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.518ns (13.242%)  route 3.394ns (86.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.394     9.416    processor_inst/tremolo_effect_inst/reset
    SLICE_X27Y13         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y13         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[12]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X27Y13         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.518ns (13.242%)  route 3.394ns (86.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.394     9.416    processor_inst/tremolo_effect_inst/reset
    SLICE_X27Y13         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y13         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[5]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X27Y13         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.518ns (13.737%)  route 3.253ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.253     9.275    processor_inst/tremolo_effect_inst/reset
    SLICE_X27Y14         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[10]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.518ns (13.737%)  route 3.253ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.253     9.275    processor_inst/tremolo_effect_inst/reset
    SLICE_X27Y14         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[18]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.518ns (13.737%)  route 3.253ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.253     9.275    processor_inst/tremolo_effect_inst/reset
    SLICE_X27Y14         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X27Y14         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[9]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.518ns (14.464%)  route 3.063ns (85.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.063     9.086    processor_inst/tremolo_effect_inst/reset
    SLICE_X31Y12         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[11]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.518ns (14.464%)  route 3.063ns (85.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.063     9.086    processor_inst/tremolo_effect_inst/reset
    SLICE_X31Y12         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[3]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.518ns (14.464%)  route 3.063ns (85.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.063     9.086    processor_inst/tremolo_effect_inst/reset
    SLICE_X31Y12         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.518ns (14.464%)  route 3.063ns (85.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.063     9.086    processor_inst/tremolo_effect_inst/reset
    SLICE_X31Y12         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564    15.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[7]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405    15.001    processor_inst/tremolo_effect_inst/audio_left_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.518ns (14.410%)  route 3.077ns (85.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     6.022 f  reset_reg/Q
                         net (fo=102, routed)         3.077     9.099    processor_inst/tremolo_effect_inst/reset
    SLICE_X30Y16         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_left_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.561    15.044    processor_inst/tremolo_effect_inst/clk
    SLICE_X30Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[13]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.319    15.084    processor_inst/tremolo_effect_inst/audio_left_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.508%)  route 0.298ns (64.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.298     1.995    processor_inst/tremolo_effect_inst/reset
    SLICE_X12Y16         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.050    processor_inst/tremolo_effect_inst/clk
    SLICE_X12Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[13]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.503    processor_inst/tremolo_effect_inst/audio_right_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.877%)  route 0.385ns (70.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.385     2.082    processor_inst/tremolo_effect_inst/reset
    SLICE_X10Y17         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    processor_inst/tremolo_effect_inst/clk
    SLICE_X10Y17         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[0]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.502    processor_inst/tremolo_effect_inst/audio_right_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.877%)  route 0.385ns (70.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.385     2.082    processor_inst/tremolo_effect_inst/reset
    SLICE_X10Y17         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    processor_inst/tremolo_effect_inst/clk
    SLICE_X10Y17         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[18]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.502    processor_inst/tremolo_effect_inst/audio_right_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.877%)  route 0.385ns (70.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.385     2.082    processor_inst/tremolo_effect_inst/reset
    SLICE_X10Y17         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    processor_inst/tremolo_effect_inst/clk
    SLICE_X10Y17         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[19]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.502    processor_inst/tremolo_effect_inst/audio_right_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.742%)  route 0.449ns (73.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.449     2.146    processor_inst/tremolo_effect_inst/reset
    SLICE_X10Y16         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.050    processor_inst/tremolo_effect_inst/clk
    SLICE_X10Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[14]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X10Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.503    processor_inst/tremolo_effect_inst/audio_right_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.742%)  route 0.449ns (73.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.449     2.146    processor_inst/tremolo_effect_inst/reset
    SLICE_X10Y16         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.050    processor_inst/tremolo_effect_inst/clk
    SLICE_X10Y16         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[15]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X10Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.503    processor_inst/tremolo_effect_inst/audio_right_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.371%)  route 0.435ns (72.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.435     2.132    processor_inst/tremolo_effect_inst/reset
    SLICE_X11Y19         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.853     2.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X11Y19         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[21]/C
                         clock pessimism             -0.480     1.567    
    SLICE_X11Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.475    processor_inst/tremolo_effect_inst/audio_right_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.164ns (25.920%)  route 0.469ns (74.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.469     2.166    processor_inst/tremolo_effect_inst/reset
    SLICE_X12Y15         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     2.051    processor_inst/tremolo_effect_inst/clk
    SLICE_X12Y15         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[6]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X12Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.504    processor_inst/tremolo_effect_inst/audio_right_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.475%)  route 0.506ns (75.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.506     2.203    processor_inst/tremolo_effect_inst/reset
    SLICE_X10Y18         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.854     2.048    processor_inst/tremolo_effect_inst/clk
    SLICE_X10Y18         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[20]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    processor_inst/tremolo_effect_inst/audio_right_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_inst/tremolo_effect_inst/audio_right_out_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.475%)  route 0.506ns (75.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  reset_reg/Q
                         net (fo=102, routed)         0.506     2.203    processor_inst/tremolo_effect_inst/reset
    SLICE_X10Y18         FDCE                                         f  processor_inst/tremolo_effect_inst/audio_right_out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.854     2.048    processor_inst/tremolo_effect_inst/clk
    SLICE_X10Y18         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_right_out_reg[23]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.501    processor_inst/tremolo_effect_inst/audio_right_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.702    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter_inst/sd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AC_GPIO0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 4.147ns (62.195%)  route 2.521ns (37.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.742     5.504    transmitter_inst/clk
    SLICE_X19Y18         FDRE                                         r  transmitter_inst/sd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419     5.923 r  transmitter_inst/sd_out_reg/Q
                         net (fo=1, routed)           2.521     8.444    AC_GPIO0_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         3.728    12.172 r  AC_GPIO0_OBUF_inst/O
                         net (fo=0)                   0.000    12.172    AC_GPIO0
    Y8                                                                r  AC_GPIO0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter_inst/sd_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AC_GPIO0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.436ns (66.238%)  route 0.732ns (33.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.533    transmitter_inst/clk
    SLICE_X19Y18         FDRE                                         r  transmitter_inst/sd_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  transmitter_inst/sd_out_reg/Q
                         net (fo=1, routed)           0.732     2.393    AC_GPIO0_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         1.308     3.701 r  AC_GPIO0_OBUF_inst/O
                         net (fo=0)                   0.000     3.701    AC_GPIO0
    Y8                                                                r  AC_GPIO0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_24_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_24_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 3.660ns (42.188%)  route 5.015ns (57.812%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.833 f  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803    22.636    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    18.843 f  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    20.732    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.833 f  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          3.126    23.959    AC_MCLK_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         3.559    27.518 f  AC_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    27.518    AC_MCLK
    AB2                                                               f  AC_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 4.007ns (69.329%)  route 1.773ns (30.671%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.822     1.822    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X3Y20          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     2.278 f  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/Q
                         net (fo=1, routed)           1.773     4.051    i_i2s_sda_obuf/T
    AB5                  OBUFT (TriStatE_obuft_T_O)
                                                      3.551     7.601 r  i_i2s_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     7.601    AC_SDA
    AB5                                                               r  AC_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 3.992ns (69.822%)  route 1.726ns (30.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.822     1.822    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y20          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     2.278 r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/Q
                         net (fo=1, routed)           1.726     4.004    AC_SCK_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         3.536     7.540 r  AC_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.540    AC_SCK
    AB4                                                               r  AC_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_24_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.285ns (49.765%)  route 1.297ns (50.235%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.768     0.768    AC_MCLK_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         1.259     2.028 r  AC_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.028    AC_MCLK
    AB2                                                               r  AC_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.602ns  (logic 0.965ns (60.253%)  route 0.637ns (39.747%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.614     0.614    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X3Y20          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.755 r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/Q
                         net (fo=1, routed)           0.637     1.391    i_i2s_sda_obuf/T
    AB5                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.215 r  i_i2s_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.215    AC_SDA
    AB5                                                               r  AC_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.378ns (79.631%)  route 0.353ns (20.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.614     0.614    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y20          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.755 r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/Q
                         net (fo=1, routed)           0.353     1.107    AC_SCK_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         1.237     2.344 r  AC_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     2.344    AC_SCK
    AB4                                                               r  AC_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.803    26.803    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    23.010 f  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    24.899    clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    25.000 f  clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    26.803    clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.595     0.595    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC_GPIO3
                            (input port)
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 1.608ns (27.488%)  route 4.243ns (72.512%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  AC_GPIO3 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO3
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  AC_GPIO3_IBUF_inst/O
                         net (fo=7, routed)           2.058     3.543    processor_inst/tremolo_effect_inst/AC_GPIO3_IBUF
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1/O
                         net (fo=48, routed)          2.185     5.852    processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1_n_0
    SLICE_X31Y11         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.565     5.048    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y11         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[2]/C

Slack:                    inf
  Source:                 AC_GPIO3
                            (input port)
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.608ns (28.166%)  route 4.102ns (71.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  AC_GPIO3 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO3
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  AC_GPIO3_IBUF_inst/O
                         net (fo=7, routed)           2.058     3.543    processor_inst/tremolo_effect_inst/AC_GPIO3_IBUF
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1/O
                         net (fo=48, routed)          2.044     5.711    processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1_n_0
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564     5.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[11]/C

Slack:                    inf
  Source:                 AC_GPIO3
                            (input port)
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.608ns (28.166%)  route 4.102ns (71.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  AC_GPIO3 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO3
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  AC_GPIO3_IBUF_inst/O
                         net (fo=7, routed)           2.058     3.543    processor_inst/tremolo_effect_inst/AC_GPIO3_IBUF
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1/O
                         net (fo=48, routed)          2.044     5.711    processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1_n_0
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564     5.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[3]/C

Slack:                    inf
  Source:                 AC_GPIO3
                            (input port)
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.608ns (28.166%)  route 4.102ns (71.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  AC_GPIO3 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO3
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  AC_GPIO3_IBUF_inst/O
                         net (fo=7, routed)           2.058     3.543    processor_inst/tremolo_effect_inst/AC_GPIO3_IBUF
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1/O
                         net (fo=48, routed)          2.044     5.711    processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1_n_0
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564     5.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[4]/C

Slack:                    inf
  Source:                 AC_GPIO3
                            (input port)
  Destination:            processor_inst/tremolo_effect_inst/audio_left_out_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.608ns (28.166%)  route 4.102ns (71.834%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 f  AC_GPIO3 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO3
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  AC_GPIO3_IBUF_inst/O
                         net (fo=7, routed)           2.058     3.543    processor_inst/tremolo_effect_inst/AC_GPIO3_IBUF
    SLICE_X15Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.667 r  processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1/O
                         net (fo=48, routed)          2.044     5.711    processor_inst/tremolo_effect_inst/audio_left_out[23]_i_1_n_0
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.564     5.047    processor_inst/tremolo_effect_inst/clk
    SLICE_X31Y12         FDCE                                         r  processor_inst/tremolo_effect_inst/audio_left_out_reg[7]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.611ns (29.210%)  route 3.904ns (70.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          1.931     3.425    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y13         LUT3 (Prop_lut3_I1_O)        0.116     3.541 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=33, routed)          1.973     5.515    receiver_inst/SR[0]
    SLICE_X13Y1          FDRE                                         r  receiver_inst/shift_register_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.578     5.061    receiver_inst/clk
    SLICE_X13Y1          FDRE                                         r  receiver_inst/shift_register_reg[4]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.611ns (29.210%)  route 3.904ns (70.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          1.931     3.425    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y13         LUT3 (Prop_lut3_I1_O)        0.116     3.541 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=33, routed)          1.973     5.515    receiver_inst/SR[0]
    SLICE_X13Y1          FDRE                                         r  receiver_inst/shift_register_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.578     5.061    receiver_inst/clk
    SLICE_X13Y1          FDRE                                         r  receiver_inst/shift_register_reg[5]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.611ns (29.210%)  route 3.904ns (70.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          1.931     3.425    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y13         LUT3 (Prop_lut3_I1_O)        0.116     3.541 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=33, routed)          1.973     5.515    receiver_inst/SR[0]
    SLICE_X13Y1          FDRE                                         r  receiver_inst/shift_register_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.578     5.061    receiver_inst/clk
    SLICE_X13Y1          FDRE                                         r  receiver_inst/shift_register_reg[6]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.611ns (29.866%)  route 3.783ns (70.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          1.931     3.425    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y13         LUT3 (Prop_lut3_I1_O)        0.116     3.541 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=33, routed)          1.852     5.393    receiver_inst/SR[0]
    SLICE_X17Y4          FDRE                                         r  receiver_inst/shift_register_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     5.060    receiver_inst/clk
    SLICE_X17Y4          FDRE                                         r  receiver_inst/shift_register_reg[15]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 1.611ns (29.866%)  route 3.783ns (70.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          1.931     3.425    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y13         LUT3 (Prop_lut3_I1_O)        0.116     3.541 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=33, routed)          1.852     5.393    receiver_inst/SR[0]
    SLICE_X16Y4          FDRE                                         r  receiver_inst/shift_register_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     5.060    receiver_inst/clk
    SLICE_X16Y4          FDRE                                         r  receiver_inst/shift_register_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/sck_del_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.262ns (26.320%)  route 0.735ns (73.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.735     0.997    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y14         FDRE                                         r  receiver_inst/sck_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.858     2.052    receiver_inst/clk
    SLICE_X16Y14         FDRE                                         r  receiver_inst/sck_del_reg/C

Slack:                    inf
  Source:                 AC_GPIO3
                            (input port)
  Destination:            processor_inst/tremolo_effect_inst/ws_del_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.252ns (24.688%)  route 0.770ns (75.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  AC_GPIO3 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO3
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  AC_GPIO3_IBUF_inst/O
                         net (fo=7, routed)           0.770     1.022    processor_inst/tremolo_effect_inst/AC_GPIO3_IBUF
    SLICE_X15Y16         FDRE                                         r  processor_inst/tremolo_effect_inst/ws_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.856     2.050    processor_inst/tremolo_effect_inst/clk
    SLICE_X15Y16         FDRE                                         r  processor_inst/tremolo_effect_inst/ws_del_reg/C

Slack:                    inf
  Source:                 AC_GPIO1
                            (input port)
  Destination:            receiver_inst/sd_in_del_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.269ns (25.583%)  route 0.783ns (74.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 r  AC_GPIO1 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO1
    AA7                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  AC_GPIO1_IBUF_inst/O
                         net (fo=1, routed)           0.783     1.053    receiver_inst/AC_GPIO1_IBUF
    SLICE_X3Y0           FDRE                                         r  receiver_inst/sd_in_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.894     2.088    receiver_inst/clk
    SLICE_X3Y0           FDRE                                         r  receiver_inst/sd_in_del_reg/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.307ns (25.363%)  route 0.905ns (74.637%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.765     1.028    transmitter_inst/AC_GPIO2_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.073 r  transmitter_inst/bit_counter[0]_i_1/O
                         net (fo=30, routed)          0.139     1.212    transmitter_inst/bit_counter[0]_i_1_n_0
    SLICE_X19Y17         FDRE                                         r  transmitter_inst/shift_register_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    transmitter_inst/clk
    SLICE_X19Y17         FDRE                                         r  transmitter_inst/shift_register_reg[18]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.307ns (25.363%)  route 0.905ns (74.637%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.765     1.028    transmitter_inst/AC_GPIO2_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.073 r  transmitter_inst/bit_counter[0]_i_1/O
                         net (fo=30, routed)          0.139     1.212    transmitter_inst/bit_counter[0]_i_1_n_0
    SLICE_X19Y17         FDRE                                         r  transmitter_inst/shift_register_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    transmitter_inst/clk
    SLICE_X19Y17         FDRE                                         r  transmitter_inst/shift_register_reg[19]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.307ns (25.363%)  route 0.905ns (74.637%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.765     1.028    transmitter_inst/AC_GPIO2_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.073 r  transmitter_inst/bit_counter[0]_i_1/O
                         net (fo=30, routed)          0.139     1.212    transmitter_inst/bit_counter[0]_i_1_n_0
    SLICE_X19Y17         FDRE                                         r  transmitter_inst/shift_register_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    transmitter_inst/clk
    SLICE_X19Y17         FDRE                                         r  transmitter_inst/shift_register_reg[20]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.307ns (25.279%)  route 0.909ns (74.721%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.909     1.171    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.216 r  receiver_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.216    receiver_inst/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X16Y12         FDRE                                         r  receiver_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.053    receiver_inst/clk
    SLICE_X16Y12         FDRE                                         r  receiver_inst/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.307ns (25.197%)  route 0.913ns (74.803%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.913     1.175    receiver_inst/AC_GPIO2_IBUF
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.220 r  receiver_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.220    receiver_inst/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X16Y12         FDRE                                         r  receiver_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.053    receiver_inst/clk
    SLICE_X16Y12         FDRE                                         r  receiver_inst/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.307ns (24.979%)  route 0.923ns (75.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.923     1.186    transmitter_inst/AC_GPIO2_IBUF
    SLICE_X16Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.231 r  transmitter_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.231    transmitter_inst/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X16Y17         FDRE                                         r  transmitter_inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    transmitter_inst/clk
    SLICE_X16Y17         FDRE                                         r  transmitter_inst/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.307ns (24.878%)  route 0.928ns (75.122%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AC_GPIO2_IBUF_inst/O
                         net (fo=10, routed)          0.928     1.191    transmitter_inst/AC_GPIO2_IBUF
    SLICE_X16Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.236 r  transmitter_inst/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.236    transmitter_inst/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X16Y17         FDRE                                         r  transmitter_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.855     2.049    transmitter_inst/clk
    SLICE_X16Y17         FDRE                                         r  transmitter_inst/FSM_sequential_current_state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_24_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC_SDA
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 1.605ns (62.373%)  route 0.968ns (37.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  AC_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_i2s_sda_obuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_i2s_sda_obuf/IBUF/O
                         net (fo=1, routed)           0.968     2.449    i2c_master_inst/Inst_I2C_Controller/i2c_sda_i
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.573 r  i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.573    i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.609     1.609    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.645     1.645    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC_SDA
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.294ns (44.915%)  route 0.360ns (55.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  AC_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_i2s_sda_obuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_i2s_sda_obuf/IBUF/O
                         net (fo=1, routed)           0.360     0.609    i2c_master_inst/Inst_I2C_Controller/i2c_sda_i
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.654    i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_24_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.883     0.883    i2c_master_inst/Inst_I2C_Controller/clk_24
    SLICE_X1Y19          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C





