# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 516 \
    name noiseSS_0_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_0_re \
    op interface \
    ports { noiseSS_0_re_address0 { O 7 vector } noiseSS_0_re_ce0 { O 1 bit } noiseSS_0_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_0_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 517 \
    name noiseSS_1_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_1_re \
    op interface \
    ports { noiseSS_1_re_address0 { O 7 vector } noiseSS_1_re_ce0 { O 1 bit } noiseSS_1_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_1_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 518 \
    name noiseSS_2_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_2_re \
    op interface \
    ports { noiseSS_2_re_address0 { O 7 vector } noiseSS_2_re_ce0 { O 1 bit } noiseSS_2_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_2_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 519 \
    name noiseSS_3_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_3_re \
    op interface \
    ports { noiseSS_3_re_address0 { O 7 vector } noiseSS_3_re_ce0 { O 1 bit } noiseSS_3_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_3_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 520 \
    name noiseSS_4_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_4_re \
    op interface \
    ports { noiseSS_4_re_address0 { O 7 vector } noiseSS_4_re_ce0 { O 1 bit } noiseSS_4_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_4_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 521 \
    name noiseSS_5_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_5_re \
    op interface \
    ports { noiseSS_5_re_address0 { O 7 vector } noiseSS_5_re_ce0 { O 1 bit } noiseSS_5_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_5_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 522 \
    name noiseSS_6_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_6_re \
    op interface \
    ports { noiseSS_6_re_address0 { O 7 vector } noiseSS_6_re_ce0 { O 1 bit } noiseSS_6_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_6_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 523 \
    name noiseSS_7_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_7_re \
    op interface \
    ports { noiseSS_7_re_address0 { O 7 vector } noiseSS_7_re_ce0 { O 1 bit } noiseSS_7_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_7_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 524 \
    name noiseSS_8_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_8_re \
    op interface \
    ports { noiseSS_8_re_address0 { O 7 vector } noiseSS_8_re_ce0 { O 1 bit } noiseSS_8_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_8_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 525 \
    name noiseSS_9_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_9_re \
    op interface \
    ports { noiseSS_9_re_address0 { O 7 vector } noiseSS_9_re_ce0 { O 1 bit } noiseSS_9_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_9_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 526 \
    name noiseSS_10_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_10_re \
    op interface \
    ports { noiseSS_10_re_address0 { O 7 vector } noiseSS_10_re_ce0 { O 1 bit } noiseSS_10_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_10_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 527 \
    name noiseSS_11_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_11_re \
    op interface \
    ports { noiseSS_11_re_address0 { O 7 vector } noiseSS_11_re_ce0 { O 1 bit } noiseSS_11_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_11_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 528 \
    name noiseSS_12_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_12_re \
    op interface \
    ports { noiseSS_12_re_address0 { O 7 vector } noiseSS_12_re_ce0 { O 1 bit } noiseSS_12_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_12_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 529 \
    name noiseSS_13_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_13_re \
    op interface \
    ports { noiseSS_13_re_address0 { O 7 vector } noiseSS_13_re_ce0 { O 1 bit } noiseSS_13_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_13_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 530 \
    name noiseSS_14_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_14_re \
    op interface \
    ports { noiseSS_14_re_address0 { O 7 vector } noiseSS_14_re_ce0 { O 1 bit } noiseSS_14_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_14_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 531 \
    name noiseSS_15_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_15_re \
    op interface \
    ports { noiseSS_15_re_address0 { O 7 vector } noiseSS_15_re_ce0 { O 1 bit } noiseSS_15_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_15_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 532 \
    name noiseSS_16_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_16_re \
    op interface \
    ports { noiseSS_16_re_address0 { O 7 vector } noiseSS_16_re_ce0 { O 1 bit } noiseSS_16_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_16_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 533 \
    name noiseSS_17_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_17_re \
    op interface \
    ports { noiseSS_17_re_address0 { O 7 vector } noiseSS_17_re_ce0 { O 1 bit } noiseSS_17_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_17_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 534 \
    name noiseSS_18_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_18_re \
    op interface \
    ports { noiseSS_18_re_address0 { O 7 vector } noiseSS_18_re_ce0 { O 1 bit } noiseSS_18_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_18_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 535 \
    name noiseSS_19_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_19_re \
    op interface \
    ports { noiseSS_19_re_address0 { O 7 vector } noiseSS_19_re_ce0 { O 1 bit } noiseSS_19_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_19_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 536 \
    name noiseSS_20_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_20_re \
    op interface \
    ports { noiseSS_20_re_address0 { O 7 vector } noiseSS_20_re_ce0 { O 1 bit } noiseSS_20_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_20_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 537 \
    name noiseSS_21_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_21_re \
    op interface \
    ports { noiseSS_21_re_address0 { O 7 vector } noiseSS_21_re_ce0 { O 1 bit } noiseSS_21_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_21_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 538 \
    name noiseSS_22_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_22_re \
    op interface \
    ports { noiseSS_22_re_address0 { O 7 vector } noiseSS_22_re_ce0 { O 1 bit } noiseSS_22_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_22_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 539 \
    name noiseSS_23_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_23_re \
    op interface \
    ports { noiseSS_23_re_address0 { O 7 vector } noiseSS_23_re_ce0 { O 1 bit } noiseSS_23_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_23_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 540 \
    name noiseSS_24_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_24_re \
    op interface \
    ports { noiseSS_24_re_address0 { O 7 vector } noiseSS_24_re_ce0 { O 1 bit } noiseSS_24_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_24_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 541 \
    name noiseSS_25_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_25_re \
    op interface \
    ports { noiseSS_25_re_address0 { O 7 vector } noiseSS_25_re_ce0 { O 1 bit } noiseSS_25_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_25_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 542 \
    name noiseSS_26_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_26_re \
    op interface \
    ports { noiseSS_26_re_address0 { O 7 vector } noiseSS_26_re_ce0 { O 1 bit } noiseSS_26_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_26_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 543 \
    name noiseSS_27_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_27_re \
    op interface \
    ports { noiseSS_27_re_address0 { O 7 vector } noiseSS_27_re_ce0 { O 1 bit } noiseSS_27_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_27_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 544 \
    name noiseSS_28_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_28_re \
    op interface \
    ports { noiseSS_28_re_address0 { O 7 vector } noiseSS_28_re_ce0 { O 1 bit } noiseSS_28_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_28_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 545 \
    name noiseSS_29_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_29_re \
    op interface \
    ports { noiseSS_29_re_address0 { O 7 vector } noiseSS_29_re_ce0 { O 1 bit } noiseSS_29_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_29_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 546 \
    name noiseSS_30_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_30_re \
    op interface \
    ports { noiseSS_30_re_address0 { O 7 vector } noiseSS_30_re_ce0 { O 1 bit } noiseSS_30_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_30_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 547 \
    name noiseSS_31_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_31_re \
    op interface \
    ports { noiseSS_31_re_address0 { O 7 vector } noiseSS_31_re_ce0 { O 1 bit } noiseSS_31_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_31_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 548 \
    name noiseSS_32_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_32_re \
    op interface \
    ports { noiseSS_32_re_address0 { O 7 vector } noiseSS_32_re_ce0 { O 1 bit } noiseSS_32_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_32_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 549 \
    name noiseSS_33_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_33_re \
    op interface \
    ports { noiseSS_33_re_address0 { O 7 vector } noiseSS_33_re_ce0 { O 1 bit } noiseSS_33_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_33_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 550 \
    name noiseSS_34_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_34_re \
    op interface \
    ports { noiseSS_34_re_address0 { O 7 vector } noiseSS_34_re_ce0 { O 1 bit } noiseSS_34_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_34_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 551 \
    name noiseSS_35_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_35_re \
    op interface \
    ports { noiseSS_35_re_address0 { O 7 vector } noiseSS_35_re_ce0 { O 1 bit } noiseSS_35_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_35_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 552 \
    name noiseSS_36_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_36_re \
    op interface \
    ports { noiseSS_36_re_address0 { O 7 vector } noiseSS_36_re_ce0 { O 1 bit } noiseSS_36_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_36_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 553 \
    name noiseSS_37_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_37_re \
    op interface \
    ports { noiseSS_37_re_address0 { O 7 vector } noiseSS_37_re_ce0 { O 1 bit } noiseSS_37_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_37_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 554 \
    name noiseSS_38_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_38_re \
    op interface \
    ports { noiseSS_38_re_address0 { O 7 vector } noiseSS_38_re_ce0 { O 1 bit } noiseSS_38_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_38_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 555 \
    name noiseSS_39_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_39_re \
    op interface \
    ports { noiseSS_39_re_address0 { O 7 vector } noiseSS_39_re_ce0 { O 1 bit } noiseSS_39_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_39_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 556 \
    name noiseSS_40_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_40_re \
    op interface \
    ports { noiseSS_40_re_address0 { O 7 vector } noiseSS_40_re_ce0 { O 1 bit } noiseSS_40_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_40_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 557 \
    name noiseSS_41_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_41_re \
    op interface \
    ports { noiseSS_41_re_address0 { O 7 vector } noiseSS_41_re_ce0 { O 1 bit } noiseSS_41_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_41_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 558 \
    name noiseSS_42_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_42_re \
    op interface \
    ports { noiseSS_42_re_address0 { O 7 vector } noiseSS_42_re_ce0 { O 1 bit } noiseSS_42_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_42_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 559 \
    name noiseSS_43_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_43_re \
    op interface \
    ports { noiseSS_43_re_address0 { O 7 vector } noiseSS_43_re_ce0 { O 1 bit } noiseSS_43_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_43_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 560 \
    name noiseSS_44_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_44_re \
    op interface \
    ports { noiseSS_44_re_address0 { O 7 vector } noiseSS_44_re_ce0 { O 1 bit } noiseSS_44_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_44_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 561 \
    name noiseSS_45_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_45_re \
    op interface \
    ports { noiseSS_45_re_address0 { O 7 vector } noiseSS_45_re_ce0 { O 1 bit } noiseSS_45_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_45_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 562 \
    name noiseSS_46_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_46_re \
    op interface \
    ports { noiseSS_46_re_address0 { O 7 vector } noiseSS_46_re_ce0 { O 1 bit } noiseSS_46_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_46_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 563 \
    name noiseSS_47_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_47_re \
    op interface \
    ports { noiseSS_47_re_address0 { O 7 vector } noiseSS_47_re_ce0 { O 1 bit } noiseSS_47_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_47_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 564 \
    name noiseSS_48_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_48_re \
    op interface \
    ports { noiseSS_48_re_address0 { O 7 vector } noiseSS_48_re_ce0 { O 1 bit } noiseSS_48_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_48_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 565 \
    name noiseSS_49_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_49_re \
    op interface \
    ports { noiseSS_49_re_address0 { O 7 vector } noiseSS_49_re_ce0 { O 1 bit } noiseSS_49_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_49_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 566 \
    name noiseSS_50_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_50_re \
    op interface \
    ports { noiseSS_50_re_address0 { O 7 vector } noiseSS_50_re_ce0 { O 1 bit } noiseSS_50_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_50_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 567 \
    name noiseSS_51_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_51_re \
    op interface \
    ports { noiseSS_51_re_address0 { O 7 vector } noiseSS_51_re_ce0 { O 1 bit } noiseSS_51_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_51_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 568 \
    name noiseSS_52_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_52_re \
    op interface \
    ports { noiseSS_52_re_address0 { O 7 vector } noiseSS_52_re_ce0 { O 1 bit } noiseSS_52_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_52_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 569 \
    name noiseSS_53_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_53_re \
    op interface \
    ports { noiseSS_53_re_address0 { O 7 vector } noiseSS_53_re_ce0 { O 1 bit } noiseSS_53_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_53_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 570 \
    name noiseSS_54_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_54_re \
    op interface \
    ports { noiseSS_54_re_address0 { O 7 vector } noiseSS_54_re_ce0 { O 1 bit } noiseSS_54_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_54_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 571 \
    name noiseSS_55_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_55_re \
    op interface \
    ports { noiseSS_55_re_address0 { O 7 vector } noiseSS_55_re_ce0 { O 1 bit } noiseSS_55_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_55_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 572 \
    name noiseSS_56_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_56_re \
    op interface \
    ports { noiseSS_56_re_address0 { O 7 vector } noiseSS_56_re_ce0 { O 1 bit } noiseSS_56_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_56_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 573 \
    name noiseSS_57_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_57_re \
    op interface \
    ports { noiseSS_57_re_address0 { O 7 vector } noiseSS_57_re_ce0 { O 1 bit } noiseSS_57_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_57_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 574 \
    name noiseSS_58_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_58_re \
    op interface \
    ports { noiseSS_58_re_address0 { O 7 vector } noiseSS_58_re_ce0 { O 1 bit } noiseSS_58_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_58_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 575 \
    name noiseSS_59_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_59_re \
    op interface \
    ports { noiseSS_59_re_address0 { O 7 vector } noiseSS_59_re_ce0 { O 1 bit } noiseSS_59_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_59_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 576 \
    name noiseSS_60_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_60_re \
    op interface \
    ports { noiseSS_60_re_address0 { O 7 vector } noiseSS_60_re_ce0 { O 1 bit } noiseSS_60_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_60_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 577 \
    name noiseSS_61_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_61_re \
    op interface \
    ports { noiseSS_61_re_address0 { O 7 vector } noiseSS_61_re_ce0 { O 1 bit } noiseSS_61_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_61_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 578 \
    name noiseSS_62_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_62_re \
    op interface \
    ports { noiseSS_62_re_address0 { O 7 vector } noiseSS_62_re_ce0 { O 1 bit } noiseSS_62_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_62_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 579 \
    name noiseSS_63_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_63_re \
    op interface \
    ports { noiseSS_63_re_address0 { O 7 vector } noiseSS_63_re_ce0 { O 1 bit } noiseSS_63_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_63_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 580 \
    name noiseSS_64_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_64_re \
    op interface \
    ports { noiseSS_64_re_address0 { O 7 vector } noiseSS_64_re_ce0 { O 1 bit } noiseSS_64_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_64_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 581 \
    name noiseSS_65_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_65_re \
    op interface \
    ports { noiseSS_65_re_address0 { O 7 vector } noiseSS_65_re_ce0 { O 1 bit } noiseSS_65_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_65_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 582 \
    name noiseSS_66_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_66_re \
    op interface \
    ports { noiseSS_66_re_address0 { O 7 vector } noiseSS_66_re_ce0 { O 1 bit } noiseSS_66_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_66_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 583 \
    name noiseSS_67_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_67_re \
    op interface \
    ports { noiseSS_67_re_address0 { O 7 vector } noiseSS_67_re_ce0 { O 1 bit } noiseSS_67_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_67_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 584 \
    name noiseSS_68_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_68_re \
    op interface \
    ports { noiseSS_68_re_address0 { O 7 vector } noiseSS_68_re_ce0 { O 1 bit } noiseSS_68_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_68_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 585 \
    name noiseSS_69_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_69_re \
    op interface \
    ports { noiseSS_69_re_address0 { O 7 vector } noiseSS_69_re_ce0 { O 1 bit } noiseSS_69_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_69_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 586 \
    name noiseSS_70_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_70_re \
    op interface \
    ports { noiseSS_70_re_address0 { O 7 vector } noiseSS_70_re_ce0 { O 1 bit } noiseSS_70_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_70_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 587 \
    name noiseSS_71_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_71_re \
    op interface \
    ports { noiseSS_71_re_address0 { O 7 vector } noiseSS_71_re_ce0 { O 1 bit } noiseSS_71_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_71_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 588 \
    name noiseSS_72_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_72_re \
    op interface \
    ports { noiseSS_72_re_address0 { O 7 vector } noiseSS_72_re_ce0 { O 1 bit } noiseSS_72_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_72_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 589 \
    name noiseSS_73_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_73_re \
    op interface \
    ports { noiseSS_73_re_address0 { O 7 vector } noiseSS_73_re_ce0 { O 1 bit } noiseSS_73_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_73_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 590 \
    name noiseSS_74_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_74_re \
    op interface \
    ports { noiseSS_74_re_address0 { O 7 vector } noiseSS_74_re_ce0 { O 1 bit } noiseSS_74_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_74_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 591 \
    name noiseSS_75_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_75_re \
    op interface \
    ports { noiseSS_75_re_address0 { O 7 vector } noiseSS_75_re_ce0 { O 1 bit } noiseSS_75_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_75_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 592 \
    name noiseSS_76_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_76_re \
    op interface \
    ports { noiseSS_76_re_address0 { O 7 vector } noiseSS_76_re_ce0 { O 1 bit } noiseSS_76_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_76_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 593 \
    name noiseSS_77_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_77_re \
    op interface \
    ports { noiseSS_77_re_address0 { O 7 vector } noiseSS_77_re_ce0 { O 1 bit } noiseSS_77_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_77_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 594 \
    name noiseSS_78_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_78_re \
    op interface \
    ports { noiseSS_78_re_address0 { O 7 vector } noiseSS_78_re_ce0 { O 1 bit } noiseSS_78_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_78_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 595 \
    name noiseSS_79_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_79_re \
    op interface \
    ports { noiseSS_79_re_address0 { O 7 vector } noiseSS_79_re_ce0 { O 1 bit } noiseSS_79_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_79_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 596 \
    name noiseSS_80_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_80_re \
    op interface \
    ports { noiseSS_80_re_address0 { O 7 vector } noiseSS_80_re_ce0 { O 1 bit } noiseSS_80_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_80_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 597 \
    name noiseSS_81_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_81_re \
    op interface \
    ports { noiseSS_81_re_address0 { O 7 vector } noiseSS_81_re_ce0 { O 1 bit } noiseSS_81_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_81_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 598 \
    name noiseSS_82_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_82_re \
    op interface \
    ports { noiseSS_82_re_address0 { O 7 vector } noiseSS_82_re_ce0 { O 1 bit } noiseSS_82_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_82_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 599 \
    name noiseSS_83_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_83_re \
    op interface \
    ports { noiseSS_83_re_address0 { O 7 vector } noiseSS_83_re_ce0 { O 1 bit } noiseSS_83_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_83_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 600 \
    name noiseSS_84_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_84_re \
    op interface \
    ports { noiseSS_84_re_address0 { O 7 vector } noiseSS_84_re_ce0 { O 1 bit } noiseSS_84_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_84_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 601 \
    name noiseSS_85_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_85_re \
    op interface \
    ports { noiseSS_85_re_address0 { O 7 vector } noiseSS_85_re_ce0 { O 1 bit } noiseSS_85_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_85_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 602 \
    name noiseSS_86_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_86_re \
    op interface \
    ports { noiseSS_86_re_address0 { O 7 vector } noiseSS_86_re_ce0 { O 1 bit } noiseSS_86_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_86_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 603 \
    name noiseSS_87_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_87_re \
    op interface \
    ports { noiseSS_87_re_address0 { O 7 vector } noiseSS_87_re_ce0 { O 1 bit } noiseSS_87_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_87_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 604 \
    name noiseSS_88_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_88_re \
    op interface \
    ports { noiseSS_88_re_address0 { O 7 vector } noiseSS_88_re_ce0 { O 1 bit } noiseSS_88_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_88_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 605 \
    name noiseSS_89_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_89_re \
    op interface \
    ports { noiseSS_89_re_address0 { O 7 vector } noiseSS_89_re_ce0 { O 1 bit } noiseSS_89_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_89_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 606 \
    name noiseSS_90_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_90_re \
    op interface \
    ports { noiseSS_90_re_address0 { O 7 vector } noiseSS_90_re_ce0 { O 1 bit } noiseSS_90_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_90_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 607 \
    name noiseSS_91_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_91_re \
    op interface \
    ports { noiseSS_91_re_address0 { O 7 vector } noiseSS_91_re_ce0 { O 1 bit } noiseSS_91_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_91_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 608 \
    name noiseSS_92_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_92_re \
    op interface \
    ports { noiseSS_92_re_address0 { O 7 vector } noiseSS_92_re_ce0 { O 1 bit } noiseSS_92_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_92_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 609 \
    name noiseSS_93_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_93_re \
    op interface \
    ports { noiseSS_93_re_address0 { O 7 vector } noiseSS_93_re_ce0 { O 1 bit } noiseSS_93_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_93_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 610 \
    name noiseSS_94_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_94_re \
    op interface \
    ports { noiseSS_94_re_address0 { O 7 vector } noiseSS_94_re_ce0 { O 1 bit } noiseSS_94_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_94_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 611 \
    name noiseSS_95_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_95_re \
    op interface \
    ports { noiseSS_95_re_address0 { O 7 vector } noiseSS_95_re_ce0 { O 1 bit } noiseSS_95_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_95_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 612 \
    name noiseSS_96_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_96_re \
    op interface \
    ports { noiseSS_96_re_address0 { O 7 vector } noiseSS_96_re_ce0 { O 1 bit } noiseSS_96_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_96_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 613 \
    name noiseSS_97_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_97_re \
    op interface \
    ports { noiseSS_97_re_address0 { O 7 vector } noiseSS_97_re_ce0 { O 1 bit } noiseSS_97_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_97_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 614 \
    name noiseSS_98_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_98_re \
    op interface \
    ports { noiseSS_98_re_address0 { O 7 vector } noiseSS_98_re_ce0 { O 1 bit } noiseSS_98_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_98_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 615 \
    name noiseSS_99_re \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_99_re \
    op interface \
    ports { noiseSS_99_re_address0 { O 7 vector } noiseSS_99_re_ce0 { O 1 bit } noiseSS_99_re_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_99_re'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 616 \
    name noiseSS_0_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_0_im \
    op interface \
    ports { noiseSS_0_im_address0 { O 7 vector } noiseSS_0_im_ce0 { O 1 bit } noiseSS_0_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_0_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 617 \
    name noiseSS_1_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_1_im \
    op interface \
    ports { noiseSS_1_im_address0 { O 7 vector } noiseSS_1_im_ce0 { O 1 bit } noiseSS_1_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_1_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 618 \
    name noiseSS_2_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_2_im \
    op interface \
    ports { noiseSS_2_im_address0 { O 7 vector } noiseSS_2_im_ce0 { O 1 bit } noiseSS_2_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_2_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 619 \
    name noiseSS_3_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_3_im \
    op interface \
    ports { noiseSS_3_im_address0 { O 7 vector } noiseSS_3_im_ce0 { O 1 bit } noiseSS_3_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_3_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 620 \
    name noiseSS_4_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_4_im \
    op interface \
    ports { noiseSS_4_im_address0 { O 7 vector } noiseSS_4_im_ce0 { O 1 bit } noiseSS_4_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_4_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 621 \
    name noiseSS_5_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_5_im \
    op interface \
    ports { noiseSS_5_im_address0 { O 7 vector } noiseSS_5_im_ce0 { O 1 bit } noiseSS_5_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_5_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 622 \
    name noiseSS_6_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_6_im \
    op interface \
    ports { noiseSS_6_im_address0 { O 7 vector } noiseSS_6_im_ce0 { O 1 bit } noiseSS_6_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_6_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 623 \
    name noiseSS_7_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_7_im \
    op interface \
    ports { noiseSS_7_im_address0 { O 7 vector } noiseSS_7_im_ce0 { O 1 bit } noiseSS_7_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_7_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 624 \
    name noiseSS_8_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_8_im \
    op interface \
    ports { noiseSS_8_im_address0 { O 7 vector } noiseSS_8_im_ce0 { O 1 bit } noiseSS_8_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_8_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 625 \
    name noiseSS_9_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_9_im \
    op interface \
    ports { noiseSS_9_im_address0 { O 7 vector } noiseSS_9_im_ce0 { O 1 bit } noiseSS_9_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_9_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 626 \
    name noiseSS_10_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_10_im \
    op interface \
    ports { noiseSS_10_im_address0 { O 7 vector } noiseSS_10_im_ce0 { O 1 bit } noiseSS_10_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_10_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 627 \
    name noiseSS_11_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_11_im \
    op interface \
    ports { noiseSS_11_im_address0 { O 7 vector } noiseSS_11_im_ce0 { O 1 bit } noiseSS_11_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_11_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 628 \
    name noiseSS_12_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_12_im \
    op interface \
    ports { noiseSS_12_im_address0 { O 7 vector } noiseSS_12_im_ce0 { O 1 bit } noiseSS_12_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_12_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 629 \
    name noiseSS_13_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_13_im \
    op interface \
    ports { noiseSS_13_im_address0 { O 7 vector } noiseSS_13_im_ce0 { O 1 bit } noiseSS_13_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_13_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 630 \
    name noiseSS_14_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_14_im \
    op interface \
    ports { noiseSS_14_im_address0 { O 7 vector } noiseSS_14_im_ce0 { O 1 bit } noiseSS_14_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_14_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 631 \
    name noiseSS_15_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_15_im \
    op interface \
    ports { noiseSS_15_im_address0 { O 7 vector } noiseSS_15_im_ce0 { O 1 bit } noiseSS_15_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_15_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 632 \
    name noiseSS_16_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_16_im \
    op interface \
    ports { noiseSS_16_im_address0 { O 7 vector } noiseSS_16_im_ce0 { O 1 bit } noiseSS_16_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_16_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 633 \
    name noiseSS_17_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_17_im \
    op interface \
    ports { noiseSS_17_im_address0 { O 7 vector } noiseSS_17_im_ce0 { O 1 bit } noiseSS_17_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_17_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 634 \
    name noiseSS_18_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_18_im \
    op interface \
    ports { noiseSS_18_im_address0 { O 7 vector } noiseSS_18_im_ce0 { O 1 bit } noiseSS_18_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_18_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 635 \
    name noiseSS_19_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_19_im \
    op interface \
    ports { noiseSS_19_im_address0 { O 7 vector } noiseSS_19_im_ce0 { O 1 bit } noiseSS_19_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_19_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 636 \
    name noiseSS_20_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_20_im \
    op interface \
    ports { noiseSS_20_im_address0 { O 7 vector } noiseSS_20_im_ce0 { O 1 bit } noiseSS_20_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_20_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 637 \
    name noiseSS_21_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_21_im \
    op interface \
    ports { noiseSS_21_im_address0 { O 7 vector } noiseSS_21_im_ce0 { O 1 bit } noiseSS_21_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_21_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 638 \
    name noiseSS_22_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_22_im \
    op interface \
    ports { noiseSS_22_im_address0 { O 7 vector } noiseSS_22_im_ce0 { O 1 bit } noiseSS_22_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_22_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 639 \
    name noiseSS_23_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_23_im \
    op interface \
    ports { noiseSS_23_im_address0 { O 7 vector } noiseSS_23_im_ce0 { O 1 bit } noiseSS_23_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_23_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 640 \
    name noiseSS_24_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_24_im \
    op interface \
    ports { noiseSS_24_im_address0 { O 7 vector } noiseSS_24_im_ce0 { O 1 bit } noiseSS_24_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_24_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 641 \
    name noiseSS_25_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_25_im \
    op interface \
    ports { noiseSS_25_im_address0 { O 7 vector } noiseSS_25_im_ce0 { O 1 bit } noiseSS_25_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_25_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 642 \
    name noiseSS_26_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_26_im \
    op interface \
    ports { noiseSS_26_im_address0 { O 7 vector } noiseSS_26_im_ce0 { O 1 bit } noiseSS_26_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_26_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 643 \
    name noiseSS_27_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_27_im \
    op interface \
    ports { noiseSS_27_im_address0 { O 7 vector } noiseSS_27_im_ce0 { O 1 bit } noiseSS_27_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_27_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 644 \
    name noiseSS_28_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_28_im \
    op interface \
    ports { noiseSS_28_im_address0 { O 7 vector } noiseSS_28_im_ce0 { O 1 bit } noiseSS_28_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_28_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 645 \
    name noiseSS_29_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_29_im \
    op interface \
    ports { noiseSS_29_im_address0 { O 7 vector } noiseSS_29_im_ce0 { O 1 bit } noiseSS_29_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_29_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 646 \
    name noiseSS_30_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_30_im \
    op interface \
    ports { noiseSS_30_im_address0 { O 7 vector } noiseSS_30_im_ce0 { O 1 bit } noiseSS_30_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_30_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 647 \
    name noiseSS_31_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_31_im \
    op interface \
    ports { noiseSS_31_im_address0 { O 7 vector } noiseSS_31_im_ce0 { O 1 bit } noiseSS_31_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_31_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 648 \
    name noiseSS_32_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_32_im \
    op interface \
    ports { noiseSS_32_im_address0 { O 7 vector } noiseSS_32_im_ce0 { O 1 bit } noiseSS_32_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_32_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 649 \
    name noiseSS_33_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_33_im \
    op interface \
    ports { noiseSS_33_im_address0 { O 7 vector } noiseSS_33_im_ce0 { O 1 bit } noiseSS_33_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_33_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 650 \
    name noiseSS_34_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_34_im \
    op interface \
    ports { noiseSS_34_im_address0 { O 7 vector } noiseSS_34_im_ce0 { O 1 bit } noiseSS_34_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_34_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 651 \
    name noiseSS_35_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_35_im \
    op interface \
    ports { noiseSS_35_im_address0 { O 7 vector } noiseSS_35_im_ce0 { O 1 bit } noiseSS_35_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_35_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 652 \
    name noiseSS_36_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_36_im \
    op interface \
    ports { noiseSS_36_im_address0 { O 7 vector } noiseSS_36_im_ce0 { O 1 bit } noiseSS_36_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_36_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 653 \
    name noiseSS_37_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_37_im \
    op interface \
    ports { noiseSS_37_im_address0 { O 7 vector } noiseSS_37_im_ce0 { O 1 bit } noiseSS_37_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_37_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 654 \
    name noiseSS_38_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_38_im \
    op interface \
    ports { noiseSS_38_im_address0 { O 7 vector } noiseSS_38_im_ce0 { O 1 bit } noiseSS_38_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_38_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 655 \
    name noiseSS_39_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_39_im \
    op interface \
    ports { noiseSS_39_im_address0 { O 7 vector } noiseSS_39_im_ce0 { O 1 bit } noiseSS_39_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_39_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 656 \
    name noiseSS_40_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_40_im \
    op interface \
    ports { noiseSS_40_im_address0 { O 7 vector } noiseSS_40_im_ce0 { O 1 bit } noiseSS_40_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_40_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 657 \
    name noiseSS_41_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_41_im \
    op interface \
    ports { noiseSS_41_im_address0 { O 7 vector } noiseSS_41_im_ce0 { O 1 bit } noiseSS_41_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_41_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 658 \
    name noiseSS_42_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_42_im \
    op interface \
    ports { noiseSS_42_im_address0 { O 7 vector } noiseSS_42_im_ce0 { O 1 bit } noiseSS_42_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_42_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 659 \
    name noiseSS_43_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_43_im \
    op interface \
    ports { noiseSS_43_im_address0 { O 7 vector } noiseSS_43_im_ce0 { O 1 bit } noiseSS_43_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_43_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 660 \
    name noiseSS_44_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_44_im \
    op interface \
    ports { noiseSS_44_im_address0 { O 7 vector } noiseSS_44_im_ce0 { O 1 bit } noiseSS_44_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_44_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 661 \
    name noiseSS_45_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_45_im \
    op interface \
    ports { noiseSS_45_im_address0 { O 7 vector } noiseSS_45_im_ce0 { O 1 bit } noiseSS_45_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_45_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 662 \
    name noiseSS_46_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_46_im \
    op interface \
    ports { noiseSS_46_im_address0 { O 7 vector } noiseSS_46_im_ce0 { O 1 bit } noiseSS_46_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_46_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 663 \
    name noiseSS_47_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_47_im \
    op interface \
    ports { noiseSS_47_im_address0 { O 7 vector } noiseSS_47_im_ce0 { O 1 bit } noiseSS_47_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_47_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 664 \
    name noiseSS_48_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_48_im \
    op interface \
    ports { noiseSS_48_im_address0 { O 7 vector } noiseSS_48_im_ce0 { O 1 bit } noiseSS_48_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_48_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 665 \
    name noiseSS_49_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_49_im \
    op interface \
    ports { noiseSS_49_im_address0 { O 7 vector } noiseSS_49_im_ce0 { O 1 bit } noiseSS_49_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_49_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 666 \
    name noiseSS_50_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_50_im \
    op interface \
    ports { noiseSS_50_im_address0 { O 7 vector } noiseSS_50_im_ce0 { O 1 bit } noiseSS_50_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_50_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 667 \
    name noiseSS_51_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_51_im \
    op interface \
    ports { noiseSS_51_im_address0 { O 7 vector } noiseSS_51_im_ce0 { O 1 bit } noiseSS_51_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_51_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 668 \
    name noiseSS_52_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_52_im \
    op interface \
    ports { noiseSS_52_im_address0 { O 7 vector } noiseSS_52_im_ce0 { O 1 bit } noiseSS_52_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_52_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 669 \
    name noiseSS_53_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_53_im \
    op interface \
    ports { noiseSS_53_im_address0 { O 7 vector } noiseSS_53_im_ce0 { O 1 bit } noiseSS_53_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_53_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 670 \
    name noiseSS_54_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_54_im \
    op interface \
    ports { noiseSS_54_im_address0 { O 7 vector } noiseSS_54_im_ce0 { O 1 bit } noiseSS_54_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_54_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 671 \
    name noiseSS_55_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_55_im \
    op interface \
    ports { noiseSS_55_im_address0 { O 7 vector } noiseSS_55_im_ce0 { O 1 bit } noiseSS_55_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_55_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 672 \
    name noiseSS_56_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_56_im \
    op interface \
    ports { noiseSS_56_im_address0 { O 7 vector } noiseSS_56_im_ce0 { O 1 bit } noiseSS_56_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_56_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 673 \
    name noiseSS_57_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_57_im \
    op interface \
    ports { noiseSS_57_im_address0 { O 7 vector } noiseSS_57_im_ce0 { O 1 bit } noiseSS_57_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_57_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 674 \
    name noiseSS_58_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_58_im \
    op interface \
    ports { noiseSS_58_im_address0 { O 7 vector } noiseSS_58_im_ce0 { O 1 bit } noiseSS_58_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_58_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 675 \
    name noiseSS_59_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_59_im \
    op interface \
    ports { noiseSS_59_im_address0 { O 7 vector } noiseSS_59_im_ce0 { O 1 bit } noiseSS_59_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_59_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 676 \
    name noiseSS_60_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_60_im \
    op interface \
    ports { noiseSS_60_im_address0 { O 7 vector } noiseSS_60_im_ce0 { O 1 bit } noiseSS_60_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_60_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 677 \
    name noiseSS_61_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_61_im \
    op interface \
    ports { noiseSS_61_im_address0 { O 7 vector } noiseSS_61_im_ce0 { O 1 bit } noiseSS_61_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_61_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 678 \
    name noiseSS_62_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_62_im \
    op interface \
    ports { noiseSS_62_im_address0 { O 7 vector } noiseSS_62_im_ce0 { O 1 bit } noiseSS_62_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_62_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 679 \
    name noiseSS_63_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_63_im \
    op interface \
    ports { noiseSS_63_im_address0 { O 7 vector } noiseSS_63_im_ce0 { O 1 bit } noiseSS_63_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_63_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 680 \
    name noiseSS_64_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_64_im \
    op interface \
    ports { noiseSS_64_im_address0 { O 7 vector } noiseSS_64_im_ce0 { O 1 bit } noiseSS_64_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_64_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 681 \
    name noiseSS_65_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_65_im \
    op interface \
    ports { noiseSS_65_im_address0 { O 7 vector } noiseSS_65_im_ce0 { O 1 bit } noiseSS_65_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_65_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 682 \
    name noiseSS_66_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_66_im \
    op interface \
    ports { noiseSS_66_im_address0 { O 7 vector } noiseSS_66_im_ce0 { O 1 bit } noiseSS_66_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_66_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 683 \
    name noiseSS_67_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_67_im \
    op interface \
    ports { noiseSS_67_im_address0 { O 7 vector } noiseSS_67_im_ce0 { O 1 bit } noiseSS_67_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_67_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 684 \
    name noiseSS_68_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_68_im \
    op interface \
    ports { noiseSS_68_im_address0 { O 7 vector } noiseSS_68_im_ce0 { O 1 bit } noiseSS_68_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_68_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 685 \
    name noiseSS_69_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_69_im \
    op interface \
    ports { noiseSS_69_im_address0 { O 7 vector } noiseSS_69_im_ce0 { O 1 bit } noiseSS_69_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_69_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 686 \
    name noiseSS_70_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_70_im \
    op interface \
    ports { noiseSS_70_im_address0 { O 7 vector } noiseSS_70_im_ce0 { O 1 bit } noiseSS_70_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_70_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 687 \
    name noiseSS_71_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_71_im \
    op interface \
    ports { noiseSS_71_im_address0 { O 7 vector } noiseSS_71_im_ce0 { O 1 bit } noiseSS_71_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_71_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 688 \
    name noiseSS_72_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_72_im \
    op interface \
    ports { noiseSS_72_im_address0 { O 7 vector } noiseSS_72_im_ce0 { O 1 bit } noiseSS_72_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_72_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 689 \
    name noiseSS_73_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_73_im \
    op interface \
    ports { noiseSS_73_im_address0 { O 7 vector } noiseSS_73_im_ce0 { O 1 bit } noiseSS_73_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_73_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 690 \
    name noiseSS_74_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_74_im \
    op interface \
    ports { noiseSS_74_im_address0 { O 7 vector } noiseSS_74_im_ce0 { O 1 bit } noiseSS_74_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_74_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 691 \
    name noiseSS_75_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_75_im \
    op interface \
    ports { noiseSS_75_im_address0 { O 7 vector } noiseSS_75_im_ce0 { O 1 bit } noiseSS_75_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_75_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 692 \
    name noiseSS_76_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_76_im \
    op interface \
    ports { noiseSS_76_im_address0 { O 7 vector } noiseSS_76_im_ce0 { O 1 bit } noiseSS_76_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_76_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 693 \
    name noiseSS_77_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_77_im \
    op interface \
    ports { noiseSS_77_im_address0 { O 7 vector } noiseSS_77_im_ce0 { O 1 bit } noiseSS_77_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_77_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 694 \
    name noiseSS_78_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_78_im \
    op interface \
    ports { noiseSS_78_im_address0 { O 7 vector } noiseSS_78_im_ce0 { O 1 bit } noiseSS_78_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_78_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 695 \
    name noiseSS_79_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_79_im \
    op interface \
    ports { noiseSS_79_im_address0 { O 7 vector } noiseSS_79_im_ce0 { O 1 bit } noiseSS_79_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_79_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 696 \
    name noiseSS_80_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_80_im \
    op interface \
    ports { noiseSS_80_im_address0 { O 7 vector } noiseSS_80_im_ce0 { O 1 bit } noiseSS_80_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_80_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 697 \
    name noiseSS_81_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_81_im \
    op interface \
    ports { noiseSS_81_im_address0 { O 7 vector } noiseSS_81_im_ce0 { O 1 bit } noiseSS_81_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_81_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 698 \
    name noiseSS_82_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_82_im \
    op interface \
    ports { noiseSS_82_im_address0 { O 7 vector } noiseSS_82_im_ce0 { O 1 bit } noiseSS_82_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_82_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 699 \
    name noiseSS_83_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_83_im \
    op interface \
    ports { noiseSS_83_im_address0 { O 7 vector } noiseSS_83_im_ce0 { O 1 bit } noiseSS_83_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_83_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 700 \
    name noiseSS_84_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_84_im \
    op interface \
    ports { noiseSS_84_im_address0 { O 7 vector } noiseSS_84_im_ce0 { O 1 bit } noiseSS_84_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_84_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 701 \
    name noiseSS_85_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_85_im \
    op interface \
    ports { noiseSS_85_im_address0 { O 7 vector } noiseSS_85_im_ce0 { O 1 bit } noiseSS_85_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_85_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 702 \
    name noiseSS_86_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_86_im \
    op interface \
    ports { noiseSS_86_im_address0 { O 7 vector } noiseSS_86_im_ce0 { O 1 bit } noiseSS_86_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_86_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 703 \
    name noiseSS_87_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_87_im \
    op interface \
    ports { noiseSS_87_im_address0 { O 7 vector } noiseSS_87_im_ce0 { O 1 bit } noiseSS_87_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_87_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 704 \
    name noiseSS_88_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_88_im \
    op interface \
    ports { noiseSS_88_im_address0 { O 7 vector } noiseSS_88_im_ce0 { O 1 bit } noiseSS_88_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_88_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 705 \
    name noiseSS_89_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_89_im \
    op interface \
    ports { noiseSS_89_im_address0 { O 7 vector } noiseSS_89_im_ce0 { O 1 bit } noiseSS_89_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_89_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 706 \
    name noiseSS_90_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_90_im \
    op interface \
    ports { noiseSS_90_im_address0 { O 7 vector } noiseSS_90_im_ce0 { O 1 bit } noiseSS_90_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_90_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 707 \
    name noiseSS_91_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_91_im \
    op interface \
    ports { noiseSS_91_im_address0 { O 7 vector } noiseSS_91_im_ce0 { O 1 bit } noiseSS_91_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_91_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 708 \
    name noiseSS_92_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_92_im \
    op interface \
    ports { noiseSS_92_im_address0 { O 7 vector } noiseSS_92_im_ce0 { O 1 bit } noiseSS_92_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_92_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 709 \
    name noiseSS_93_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_93_im \
    op interface \
    ports { noiseSS_93_im_address0 { O 7 vector } noiseSS_93_im_ce0 { O 1 bit } noiseSS_93_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_93_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 710 \
    name noiseSS_94_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_94_im \
    op interface \
    ports { noiseSS_94_im_address0 { O 7 vector } noiseSS_94_im_ce0 { O 1 bit } noiseSS_94_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_94_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 711 \
    name noiseSS_95_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_95_im \
    op interface \
    ports { noiseSS_95_im_address0 { O 7 vector } noiseSS_95_im_ce0 { O 1 bit } noiseSS_95_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_95_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 712 \
    name noiseSS_96_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_96_im \
    op interface \
    ports { noiseSS_96_im_address0 { O 7 vector } noiseSS_96_im_ce0 { O 1 bit } noiseSS_96_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_96_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 713 \
    name noiseSS_97_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_97_im \
    op interface \
    ports { noiseSS_97_im_address0 { O 7 vector } noiseSS_97_im_ce0 { O 1 bit } noiseSS_97_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_97_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 714 \
    name noiseSS_98_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_98_im \
    op interface \
    ports { noiseSS_98_im_address0 { O 7 vector } noiseSS_98_im_ce0 { O 1 bit } noiseSS_98_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_98_im'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 715 \
    name noiseSS_99_im \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename noiseSS_99_im \
    op interface \
    ports { noiseSS_99_im_address0 { O 7 vector } noiseSS_99_im_ce0 { O 1 bit } noiseSS_99_im_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'noiseSS_99_im'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name pseudo_sig_0_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_0_re_rea \
    op interface \
    ports { pseudo_sig_0_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name pseudo_sig_1_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_1_re_rea \
    op interface \
    ports { pseudo_sig_1_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name pseudo_sig_2_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_2_re_rea \
    op interface \
    ports { pseudo_sig_2_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name pseudo_sig_3_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_3_re_rea \
    op interface \
    ports { pseudo_sig_3_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name pseudo_sig_4_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_4_re_rea \
    op interface \
    ports { pseudo_sig_4_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name pseudo_sig_5_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_5_re_rea \
    op interface \
    ports { pseudo_sig_5_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name pseudo_sig_6_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_6_re_rea \
    op interface \
    ports { pseudo_sig_6_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name pseudo_sig_7_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_7_re_rea \
    op interface \
    ports { pseudo_sig_7_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name pseudo_sig_8_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_8_re_rea \
    op interface \
    ports { pseudo_sig_8_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name pseudo_sig_9_re_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_9_re_rea \
    op interface \
    ports { pseudo_sig_9_re_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name pseudo_sig_10_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_10_re_re \
    op interface \
    ports { pseudo_sig_10_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name pseudo_sig_11_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_11_re_re \
    op interface \
    ports { pseudo_sig_11_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name pseudo_sig_12_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_12_re_re \
    op interface \
    ports { pseudo_sig_12_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name pseudo_sig_13_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_13_re_re \
    op interface \
    ports { pseudo_sig_13_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name pseudo_sig_14_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_14_re_re \
    op interface \
    ports { pseudo_sig_14_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name pseudo_sig_15_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_15_re_re \
    op interface \
    ports { pseudo_sig_15_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name pseudo_sig_16_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_16_re_re \
    op interface \
    ports { pseudo_sig_16_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name pseudo_sig_17_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_17_re_re \
    op interface \
    ports { pseudo_sig_17_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name pseudo_sig_18_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_18_re_re \
    op interface \
    ports { pseudo_sig_18_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name pseudo_sig_19_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_19_re_re \
    op interface \
    ports { pseudo_sig_19_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name pseudo_sig_20_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_20_re_re \
    op interface \
    ports { pseudo_sig_20_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name pseudo_sig_21_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_21_re_re \
    op interface \
    ports { pseudo_sig_21_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name pseudo_sig_22_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_22_re_re \
    op interface \
    ports { pseudo_sig_22_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name pseudo_sig_23_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_23_re_re \
    op interface \
    ports { pseudo_sig_23_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name pseudo_sig_24_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_24_re_re \
    op interface \
    ports { pseudo_sig_24_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name pseudo_sig_25_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_25_re_re \
    op interface \
    ports { pseudo_sig_25_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name pseudo_sig_26_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_26_re_re \
    op interface \
    ports { pseudo_sig_26_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name pseudo_sig_27_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_27_re_re \
    op interface \
    ports { pseudo_sig_27_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name pseudo_sig_28_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_28_re_re \
    op interface \
    ports { pseudo_sig_28_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name pseudo_sig_29_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_29_re_re \
    op interface \
    ports { pseudo_sig_29_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name pseudo_sig_30_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_30_re_re \
    op interface \
    ports { pseudo_sig_30_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name pseudo_sig_31_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_31_re_re \
    op interface \
    ports { pseudo_sig_31_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name pseudo_sig_32_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_32_re_re \
    op interface \
    ports { pseudo_sig_32_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name pseudo_sig_33_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_33_re_re \
    op interface \
    ports { pseudo_sig_33_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name pseudo_sig_34_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_34_re_re \
    op interface \
    ports { pseudo_sig_34_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name pseudo_sig_35_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_35_re_re \
    op interface \
    ports { pseudo_sig_35_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name pseudo_sig_36_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_36_re_re \
    op interface \
    ports { pseudo_sig_36_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name pseudo_sig_37_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_37_re_re \
    op interface \
    ports { pseudo_sig_37_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name pseudo_sig_38_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_38_re_re \
    op interface \
    ports { pseudo_sig_38_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name pseudo_sig_39_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_39_re_re \
    op interface \
    ports { pseudo_sig_39_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name pseudo_sig_40_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_40_re_re \
    op interface \
    ports { pseudo_sig_40_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name pseudo_sig_41_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_41_re_re \
    op interface \
    ports { pseudo_sig_41_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name pseudo_sig_42_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_42_re_re \
    op interface \
    ports { pseudo_sig_42_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name pseudo_sig_43_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_43_re_re \
    op interface \
    ports { pseudo_sig_43_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name pseudo_sig_44_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_44_re_re \
    op interface \
    ports { pseudo_sig_44_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name pseudo_sig_45_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_45_re_re \
    op interface \
    ports { pseudo_sig_45_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name pseudo_sig_46_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_46_re_re \
    op interface \
    ports { pseudo_sig_46_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name pseudo_sig_47_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_47_re_re \
    op interface \
    ports { pseudo_sig_47_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name pseudo_sig_48_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_48_re_re \
    op interface \
    ports { pseudo_sig_48_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name pseudo_sig_49_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_49_re_re \
    op interface \
    ports { pseudo_sig_49_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name pseudo_sig_50_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_50_re_re \
    op interface \
    ports { pseudo_sig_50_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name pseudo_sig_51_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_51_re_re \
    op interface \
    ports { pseudo_sig_51_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name pseudo_sig_52_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_52_re_re \
    op interface \
    ports { pseudo_sig_52_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name pseudo_sig_53_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_53_re_re \
    op interface \
    ports { pseudo_sig_53_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name pseudo_sig_54_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_54_re_re \
    op interface \
    ports { pseudo_sig_54_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name pseudo_sig_55_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_55_re_re \
    op interface \
    ports { pseudo_sig_55_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name pseudo_sig_56_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_56_re_re \
    op interface \
    ports { pseudo_sig_56_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name pseudo_sig_57_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_57_re_re \
    op interface \
    ports { pseudo_sig_57_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name pseudo_sig_58_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_58_re_re \
    op interface \
    ports { pseudo_sig_58_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name pseudo_sig_59_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_59_re_re \
    op interface \
    ports { pseudo_sig_59_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name pseudo_sig_60_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_60_re_re \
    op interface \
    ports { pseudo_sig_60_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name pseudo_sig_61_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_61_re_re \
    op interface \
    ports { pseudo_sig_61_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name pseudo_sig_62_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_62_re_re \
    op interface \
    ports { pseudo_sig_62_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name pseudo_sig_63_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_63_re_re \
    op interface \
    ports { pseudo_sig_63_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name pseudo_sig_64_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_64_re_re \
    op interface \
    ports { pseudo_sig_64_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name pseudo_sig_65_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_65_re_re \
    op interface \
    ports { pseudo_sig_65_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name pseudo_sig_66_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_66_re_re \
    op interface \
    ports { pseudo_sig_66_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name pseudo_sig_67_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_67_re_re \
    op interface \
    ports { pseudo_sig_67_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name pseudo_sig_68_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_68_re_re \
    op interface \
    ports { pseudo_sig_68_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name pseudo_sig_69_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_69_re_re \
    op interface \
    ports { pseudo_sig_69_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name pseudo_sig_70_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_70_re_re \
    op interface \
    ports { pseudo_sig_70_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name pseudo_sig_71_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_71_re_re \
    op interface \
    ports { pseudo_sig_71_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name pseudo_sig_72_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_72_re_re \
    op interface \
    ports { pseudo_sig_72_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name pseudo_sig_73_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_73_re_re \
    op interface \
    ports { pseudo_sig_73_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name pseudo_sig_74_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_74_re_re \
    op interface \
    ports { pseudo_sig_74_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name pseudo_sig_75_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_75_re_re \
    op interface \
    ports { pseudo_sig_75_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name pseudo_sig_76_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_76_re_re \
    op interface \
    ports { pseudo_sig_76_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name pseudo_sig_77_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_77_re_re \
    op interface \
    ports { pseudo_sig_77_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name pseudo_sig_78_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_78_re_re \
    op interface \
    ports { pseudo_sig_78_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name pseudo_sig_79_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_79_re_re \
    op interface \
    ports { pseudo_sig_79_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name pseudo_sig_80_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_80_re_re \
    op interface \
    ports { pseudo_sig_80_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name pseudo_sig_81_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_81_re_re \
    op interface \
    ports { pseudo_sig_81_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name pseudo_sig_82_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_82_re_re \
    op interface \
    ports { pseudo_sig_82_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name pseudo_sig_83_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_83_re_re \
    op interface \
    ports { pseudo_sig_83_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name pseudo_sig_84_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_84_re_re \
    op interface \
    ports { pseudo_sig_84_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name pseudo_sig_85_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_85_re_re \
    op interface \
    ports { pseudo_sig_85_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name pseudo_sig_86_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_86_re_re \
    op interface \
    ports { pseudo_sig_86_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name pseudo_sig_87_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_87_re_re \
    op interface \
    ports { pseudo_sig_87_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name pseudo_sig_88_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_88_re_re \
    op interface \
    ports { pseudo_sig_88_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name pseudo_sig_89_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_89_re_re \
    op interface \
    ports { pseudo_sig_89_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name pseudo_sig_90_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_90_re_re \
    op interface \
    ports { pseudo_sig_90_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name pseudo_sig_91_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_91_re_re \
    op interface \
    ports { pseudo_sig_91_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name pseudo_sig_92_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_92_re_re \
    op interface \
    ports { pseudo_sig_92_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name pseudo_sig_93_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_93_re_re \
    op interface \
    ports { pseudo_sig_93_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name pseudo_sig_94_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_94_re_re \
    op interface \
    ports { pseudo_sig_94_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name pseudo_sig_95_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_95_re_re \
    op interface \
    ports { pseudo_sig_95_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name pseudo_sig_96_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_96_re_re \
    op interface \
    ports { pseudo_sig_96_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name pseudo_sig_97_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_97_re_re \
    op interface \
    ports { pseudo_sig_97_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name pseudo_sig_98_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_98_re_re \
    op interface \
    ports { pseudo_sig_98_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name pseudo_sig_99_re_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_99_re_re \
    op interface \
    ports { pseudo_sig_99_re_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name pseudo_sig_0_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_0_im_rea \
    op interface \
    ports { pseudo_sig_0_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name pseudo_sig_1_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_1_im_rea \
    op interface \
    ports { pseudo_sig_1_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name pseudo_sig_2_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_2_im_rea \
    op interface \
    ports { pseudo_sig_2_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name pseudo_sig_3_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_3_im_rea \
    op interface \
    ports { pseudo_sig_3_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name pseudo_sig_4_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_4_im_rea \
    op interface \
    ports { pseudo_sig_4_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name pseudo_sig_5_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_5_im_rea \
    op interface \
    ports { pseudo_sig_5_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name pseudo_sig_6_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_6_im_rea \
    op interface \
    ports { pseudo_sig_6_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name pseudo_sig_7_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_7_im_rea \
    op interface \
    ports { pseudo_sig_7_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name pseudo_sig_8_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_8_im_rea \
    op interface \
    ports { pseudo_sig_8_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name pseudo_sig_9_im_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_9_im_rea \
    op interface \
    ports { pseudo_sig_9_im_rea { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name pseudo_sig_10_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_10_im_re \
    op interface \
    ports { pseudo_sig_10_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name pseudo_sig_11_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_11_im_re \
    op interface \
    ports { pseudo_sig_11_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name pseudo_sig_12_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_12_im_re \
    op interface \
    ports { pseudo_sig_12_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name pseudo_sig_13_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_13_im_re \
    op interface \
    ports { pseudo_sig_13_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name pseudo_sig_14_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_14_im_re \
    op interface \
    ports { pseudo_sig_14_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name pseudo_sig_15_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_15_im_re \
    op interface \
    ports { pseudo_sig_15_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name pseudo_sig_16_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_16_im_re \
    op interface \
    ports { pseudo_sig_16_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name pseudo_sig_17_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_17_im_re \
    op interface \
    ports { pseudo_sig_17_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name pseudo_sig_18_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_18_im_re \
    op interface \
    ports { pseudo_sig_18_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name pseudo_sig_19_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_19_im_re \
    op interface \
    ports { pseudo_sig_19_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name pseudo_sig_20_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_20_im_re \
    op interface \
    ports { pseudo_sig_20_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name pseudo_sig_21_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_21_im_re \
    op interface \
    ports { pseudo_sig_21_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name pseudo_sig_22_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_22_im_re \
    op interface \
    ports { pseudo_sig_22_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name pseudo_sig_23_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_23_im_re \
    op interface \
    ports { pseudo_sig_23_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name pseudo_sig_24_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_24_im_re \
    op interface \
    ports { pseudo_sig_24_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name pseudo_sig_25_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_25_im_re \
    op interface \
    ports { pseudo_sig_25_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name pseudo_sig_26_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_26_im_re \
    op interface \
    ports { pseudo_sig_26_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name pseudo_sig_27_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_27_im_re \
    op interface \
    ports { pseudo_sig_27_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name pseudo_sig_28_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_28_im_re \
    op interface \
    ports { pseudo_sig_28_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name pseudo_sig_29_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_29_im_re \
    op interface \
    ports { pseudo_sig_29_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name pseudo_sig_30_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_30_im_re \
    op interface \
    ports { pseudo_sig_30_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name pseudo_sig_31_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_31_im_re \
    op interface \
    ports { pseudo_sig_31_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name pseudo_sig_32_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_32_im_re \
    op interface \
    ports { pseudo_sig_32_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name pseudo_sig_33_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_33_im_re \
    op interface \
    ports { pseudo_sig_33_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name pseudo_sig_34_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_34_im_re \
    op interface \
    ports { pseudo_sig_34_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name pseudo_sig_35_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_35_im_re \
    op interface \
    ports { pseudo_sig_35_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name pseudo_sig_36_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_36_im_re \
    op interface \
    ports { pseudo_sig_36_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name pseudo_sig_37_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_37_im_re \
    op interface \
    ports { pseudo_sig_37_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name pseudo_sig_38_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_38_im_re \
    op interface \
    ports { pseudo_sig_38_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name pseudo_sig_39_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_39_im_re \
    op interface \
    ports { pseudo_sig_39_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name pseudo_sig_40_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_40_im_re \
    op interface \
    ports { pseudo_sig_40_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name pseudo_sig_41_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_41_im_re \
    op interface \
    ports { pseudo_sig_41_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name pseudo_sig_42_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_42_im_re \
    op interface \
    ports { pseudo_sig_42_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name pseudo_sig_43_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_43_im_re \
    op interface \
    ports { pseudo_sig_43_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name pseudo_sig_44_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_44_im_re \
    op interface \
    ports { pseudo_sig_44_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name pseudo_sig_45_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_45_im_re \
    op interface \
    ports { pseudo_sig_45_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name pseudo_sig_46_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_46_im_re \
    op interface \
    ports { pseudo_sig_46_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name pseudo_sig_47_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_47_im_re \
    op interface \
    ports { pseudo_sig_47_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name pseudo_sig_48_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_48_im_re \
    op interface \
    ports { pseudo_sig_48_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name pseudo_sig_49_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_49_im_re \
    op interface \
    ports { pseudo_sig_49_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name pseudo_sig_50_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_50_im_re \
    op interface \
    ports { pseudo_sig_50_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name pseudo_sig_51_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_51_im_re \
    op interface \
    ports { pseudo_sig_51_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name pseudo_sig_52_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_52_im_re \
    op interface \
    ports { pseudo_sig_52_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name pseudo_sig_53_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_53_im_re \
    op interface \
    ports { pseudo_sig_53_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name pseudo_sig_54_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_54_im_re \
    op interface \
    ports { pseudo_sig_54_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name pseudo_sig_55_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_55_im_re \
    op interface \
    ports { pseudo_sig_55_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name pseudo_sig_56_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_56_im_re \
    op interface \
    ports { pseudo_sig_56_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name pseudo_sig_57_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_57_im_re \
    op interface \
    ports { pseudo_sig_57_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name pseudo_sig_58_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_58_im_re \
    op interface \
    ports { pseudo_sig_58_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name pseudo_sig_59_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_59_im_re \
    op interface \
    ports { pseudo_sig_59_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name pseudo_sig_60_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_60_im_re \
    op interface \
    ports { pseudo_sig_60_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name pseudo_sig_61_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_61_im_re \
    op interface \
    ports { pseudo_sig_61_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name pseudo_sig_62_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_62_im_re \
    op interface \
    ports { pseudo_sig_62_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name pseudo_sig_63_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_63_im_re \
    op interface \
    ports { pseudo_sig_63_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name pseudo_sig_64_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_64_im_re \
    op interface \
    ports { pseudo_sig_64_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name pseudo_sig_65_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_65_im_re \
    op interface \
    ports { pseudo_sig_65_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name pseudo_sig_66_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_66_im_re \
    op interface \
    ports { pseudo_sig_66_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name pseudo_sig_67_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_67_im_re \
    op interface \
    ports { pseudo_sig_67_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name pseudo_sig_68_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_68_im_re \
    op interface \
    ports { pseudo_sig_68_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name pseudo_sig_69_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_69_im_re \
    op interface \
    ports { pseudo_sig_69_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name pseudo_sig_70_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_70_im_re \
    op interface \
    ports { pseudo_sig_70_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name pseudo_sig_71_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_71_im_re \
    op interface \
    ports { pseudo_sig_71_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name pseudo_sig_72_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_72_im_re \
    op interface \
    ports { pseudo_sig_72_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name pseudo_sig_73_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_73_im_re \
    op interface \
    ports { pseudo_sig_73_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name pseudo_sig_74_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_74_im_re \
    op interface \
    ports { pseudo_sig_74_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name pseudo_sig_75_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_75_im_re \
    op interface \
    ports { pseudo_sig_75_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name pseudo_sig_76_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_76_im_re \
    op interface \
    ports { pseudo_sig_76_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name pseudo_sig_77_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_77_im_re \
    op interface \
    ports { pseudo_sig_77_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name pseudo_sig_78_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_78_im_re \
    op interface \
    ports { pseudo_sig_78_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name pseudo_sig_79_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_79_im_re \
    op interface \
    ports { pseudo_sig_79_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name pseudo_sig_80_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_80_im_re \
    op interface \
    ports { pseudo_sig_80_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name pseudo_sig_81_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_81_im_re \
    op interface \
    ports { pseudo_sig_81_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name pseudo_sig_82_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_82_im_re \
    op interface \
    ports { pseudo_sig_82_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name pseudo_sig_83_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_83_im_re \
    op interface \
    ports { pseudo_sig_83_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name pseudo_sig_84_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_84_im_re \
    op interface \
    ports { pseudo_sig_84_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name pseudo_sig_85_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_85_im_re \
    op interface \
    ports { pseudo_sig_85_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name pseudo_sig_86_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_86_im_re \
    op interface \
    ports { pseudo_sig_86_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name pseudo_sig_87_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_87_im_re \
    op interface \
    ports { pseudo_sig_87_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name pseudo_sig_88_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_88_im_re \
    op interface \
    ports { pseudo_sig_88_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name pseudo_sig_89_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_89_im_re \
    op interface \
    ports { pseudo_sig_89_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name pseudo_sig_90_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_90_im_re \
    op interface \
    ports { pseudo_sig_90_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name pseudo_sig_91_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_91_im_re \
    op interface \
    ports { pseudo_sig_91_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name pseudo_sig_92_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_92_im_re \
    op interface \
    ports { pseudo_sig_92_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name pseudo_sig_93_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_93_im_re \
    op interface \
    ports { pseudo_sig_93_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name pseudo_sig_94_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_94_im_re \
    op interface \
    ports { pseudo_sig_94_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name pseudo_sig_95_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_95_im_re \
    op interface \
    ports { pseudo_sig_95_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name pseudo_sig_96_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_96_im_re \
    op interface \
    ports { pseudo_sig_96_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name pseudo_sig_97_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_97_im_re \
    op interface \
    ports { pseudo_sig_97_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name pseudo_sig_98_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_98_im_re \
    op interface \
    ports { pseudo_sig_98_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name pseudo_sig_99_im_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_pseudo_sig_99_im_re \
    op interface \
    ports { pseudo_sig_99_im_re { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 32 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


