 
****************************************
Report : clock_gating
        -style
Design : conv
Version: K-2015.06
Date   : Sat Nov 23 09:00:14 2024
****************************************


--------------------------------------------------------------------------------
                             Clock Gating Style Report
--------------------------------------------------------------------------------

 Clock Gating Style 1 : (5 clock gates)
-----------------------

     STYLE :
         sequential_cell latch
         minimum_bitwidth 4
         enhanced_min_bitwidth 8
         positive_edge_logic integrated:LVT_CLKLANQVHSV2
         negative_edge_logic integrated:LVT_CLKLAHQVHSV2
         control_point before
         control_signal test_mode
         observation_point false
         max_fanout 64

     CLOCK GATES :
         clk_gate_weight_addr_reg_7_
         clk_gate_k00_reg
         clk_gate_k02_reg
         clk_gate_sum_valid_reg
         clk_gate_cnt2_reg_9_
--------------------------------------------------------------------------------


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        5         |
          |                                       |                  |
          |    Number of Gated registers          |    61 (4.48%)    |
          |                                       |                  |
          |    Number of Ungated registers        |  1300 (95.52%)   |
          |                                       |                  |
          |    Total number of registers          |     1361         |
          ------------------------------------------------------------



1
