 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : pipelined_mips
Version: I-2013.12
Date   : Tue Apr 18 16:56:15 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: enclosed

  Startpoint: id_exe_aluOpB_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: inst_addr_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipelined_mips     140000                saed90nm_typ
  alu_DW01_add_0     8000                  saed90nm_typ
  alu                8000                  saed90nm_typ

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  id_exe_aluOpB_reg[1]/CLK (DFFARX1)       0.00 #     0.00 r
  id_exe_aluOpB_reg[1]/Q (DFFARX1)         0.19       0.19 r
  A1/opB[1] (alu)                          0.00       0.19 r
  A1/add_435/B[1] (alu_DW01_add_0)         0.00       0.19 r
  A1/add_435/U1_1/CO (FADDX1)              2.81       3.00 r
  A1/add_435/U1_2/CO (FADDX1)              0.27       3.27 r
  A1/add_435/U1_3/CO (FADDX1)              0.27       3.54 r
  A1/add_435/U1_4/CO (FADDX1)              0.27       3.81 r
  A1/add_435/U1_5/CO (FADDX1)              0.27       4.08 r
  A1/add_435/U1_6/CO (FADDX1)              0.27       4.35 r
  A1/add_435/U1_7/CO (FADDX1)              0.27       4.62 r
  A1/add_435/U1_8/CO (FADDX1)              0.27       4.88 r
  A1/add_435/U1_9/CO (FADDX1)              0.27       5.15 r
  A1/add_435/U1_10/CO (FADDX1)             0.27       5.42 r
  A1/add_435/U1_11/CO (FADDX1)             0.27       5.69 r
  A1/add_435/U1_12/CO (FADDX1)             0.27       5.96 r
  A1/add_435/U1_13/CO (FADDX1)             0.27       6.23 r
  A1/add_435/U1_14/CO (FADDX1)             0.27       6.50 r
  A1/add_435/U1_15/CO (FADDX1)             0.27       6.77 r
  A1/add_435/U1_16/CO (FADDX1)             0.27       7.04 r
  A1/add_435/U1_17/CO (FADDX1)             0.27       7.31 r
  A1/add_435/U1_18/CO (FADDX1)             0.27       7.58 r
  A1/add_435/U1_19/CO (FADDX1)             0.27       7.85 r
  A1/add_435/U1_20/CO (FADDX1)             0.27       8.12 r
  A1/add_435/U1_21/CO (FADDX1)             0.27       8.39 r
  A1/add_435/U1_22/CO (FADDX1)             0.27       8.66 r
  A1/add_435/U1_23/CO (FADDX1)             0.27       8.93 r
  A1/add_435/U1_24/CO (FADDX1)             0.27       9.20 r
  A1/add_435/U1_25/CO (FADDX1)             0.27       9.47 r
  A1/add_435/U1_26/CO (FADDX1)             0.27       9.74 r
  A1/add_435/U1_27/CO (FADDX1)             0.27      10.01 r
  A1/add_435/U1_28/CO (FADDX1)             0.27      10.27 r
  A1/add_435/U1_29/CO (FADDX1)             0.27      10.54 r
  A1/add_435/U1_30/CO (FADDX1)             0.26      10.80 r
  A1/add_435/U1_31/Q (XOR3X1)              0.14      10.94 r
  A1/add_435/SUM[31] (alu_DW01_add_0)      0.00      10.94 r
  A1/U23/Q (AO22X1)                        0.10      11.04 r
  A1/res_temp_reg[31]/Q (LATCHX1)          0.13      11.17 r
  A1/U14/QN (NOR4X0)                       0.78      11.95 f
  A1/U12/QN (NAND4X0)                      0.10      12.05 r
  A1/U55/QN (NOR2X0)                       0.11      12.16 f
  A1/z (alu)                               0.00      12.16 f
  U323/ZN (INVX0)                          0.57      12.73 r
  U226/Q (OA22X1)                          0.58      13.31 r
  U324/QN (NAND2X0)                        0.48      13.80 f
  U322/ZN (INVX0)                          0.68      14.48 r
  U215/Q (AO22X1)                          0.53      15.01 r
  U233/Z (NBUFFX2)                         1.12      16.13 r
  U170/Q (AO22X1)                          1.27      17.40 r
  U169/Q (AO221X1)                         0.60      18.01 r
  inst_addr_reg[23]/D (DFFARX1)            0.30      18.31 r
  data arrival time                                  18.31

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -1.50      18.50
  inst_addr_reg[23]/CLK (DFFARX1)          0.00      18.50 r
  library setup time                      -0.09      18.41
  data required time                                 18.41
  -----------------------------------------------------------
  data required time                                 18.41
  data arrival time                                 -18.31
  -----------------------------------------------------------
  slack (MET)                                         0.10


1
