Source Block: hdl/projects/daq3/zc706/system_top.v@324:378@HdlStmProcess
        dac_ddata_1 <= 64'd0;
      end
    endcase
  end

  always @(posedge adc_clk) begin
    case ({adc_enable_1, adc_enable_0})
      2'b11: begin
        adc_dsync <= 1'b1;
        adc_dwr <= adc_valid_1 & adc_valid_0;
        adc_ddata[127:112] <= adc_data_1[63:48];
        adc_ddata[111: 96] <= adc_data_0[63:48];
        adc_ddata[ 95: 80] <= adc_data_1[47:32];
        adc_ddata[ 79: 64] <= adc_data_0[47:32];
        adc_ddata[ 63: 48] <= adc_data_1[31:16];
        adc_ddata[ 47: 32] <= adc_data_0[31:16];
        adc_ddata[ 31: 16] <= adc_data_1[15: 0];
        adc_ddata[ 15:  0] <= adc_data_0[15: 0];
      end
      2'b10: begin
        adc_dsync <= 1'b1;
        adc_dwr <= adc_valid_1 & ~adc_dwr;
        adc_ddata[127:112] <= adc_data_1[63:48];
        adc_ddata[111: 96] <= adc_data_1[47:32];
        adc_ddata[ 95: 80] <= adc_data_1[31:16];
        adc_ddata[ 79: 64] <= adc_data_1[15: 0];
        adc_ddata[ 63: 48] <= adc_ddata[127:112];
        adc_ddata[ 47: 32] <= adc_ddata[111: 96];
        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];
        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];
      end
      2'b01: begin
        adc_dsync <= 1'b1;
        adc_dwr <= adc_valid_0 & ~adc_dwr;
        adc_ddata[127:112] <= adc_data_0[63:48];
        adc_ddata[111: 96] <= adc_data_0[47:32];
        adc_ddata[ 95: 80] <= adc_data_0[31:16];
        adc_ddata[ 79: 64] <= adc_data_0[15: 0];
        adc_ddata[ 63: 48] <= adc_ddata[127:112];
        adc_ddata[ 47: 32] <= adc_ddata[111: 96];
        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];
        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];
      end
      default: begin
        adc_dsync <= 1'b0;
        adc_dwr <= 1'b0;
        adc_ddata <= 128'd0;
      end
    endcase
  end

  // spi

  assign spi_csn_adc = spi0_csn[2];
  assign spi_csn_dac = spi0_csn[1];

Diff Content:
- 329   always @(posedge adc_clk) begin
- 330     case ({adc_enable_1, adc_enable_0})
- 331       2'b11: begin
- 332         adc_dsync <= 1'b1;
- 333         adc_dwr <= adc_valid_1 & adc_valid_0;
- 334         adc_ddata[127:112] <= adc_data_1[63:48];
- 335         adc_ddata[111: 96] <= adc_data_0[63:48];
- 336         adc_ddata[ 95: 80] <= adc_data_1[47:32];
- 337         adc_ddata[ 79: 64] <= adc_data_0[47:32];
- 338         adc_ddata[ 63: 48] <= adc_data_1[31:16];
- 339         adc_ddata[ 47: 32] <= adc_data_0[31:16];
- 340         adc_ddata[ 31: 16] <= adc_data_1[15: 0];
- 341         adc_ddata[ 15:  0] <= adc_data_0[15: 0];
- 342       end
- 343       2'b10: begin
- 344         adc_dsync <= 1'b1;
- 345         adc_dwr <= adc_valid_1 & ~adc_dwr;
- 346         adc_ddata[127:112] <= adc_data_1[63:48];
- 347         adc_ddata[111: 96] <= adc_data_1[47:32];
- 348         adc_ddata[ 95: 80] <= adc_data_1[31:16];
- 349         adc_ddata[ 79: 64] <= adc_data_1[15: 0];
- 350         adc_ddata[ 63: 48] <= adc_ddata[127:112];
- 351         adc_ddata[ 47: 32] <= adc_ddata[111: 96];
- 352         adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];
- 353         adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];
- 354       end
- 355       2'b01: begin
- 356         adc_dsync <= 1'b1;
- 357         adc_dwr <= adc_valid_0 & ~adc_dwr;
- 358         adc_ddata[127:112] <= adc_data_0[63:48];
- 359         adc_ddata[111: 96] <= adc_data_0[47:32];
- 360         adc_ddata[ 95: 80] <= adc_data_0[31:16];
- 361         adc_ddata[ 79: 64] <= adc_data_0[15: 0];
- 362         adc_ddata[ 63: 48] <= adc_ddata[127:112];
- 363         adc_ddata[ 47: 32] <= adc_ddata[111: 96];
- 364         adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];
- 365         adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];
- 366       end
- 367       default: begin
- 368         adc_dsync <= 1'b0;
- 369         adc_dwr <= 1'b0;
- 370         adc_ddata <= 128'd0;
- 371       end
- 372     endcase
- 373   end

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcomms7/zc706/system_top.v@408:462
        dac_ddata_3 <= 64'd0;
      end
    endcase
  end

  always @(posedge adc_clk) begin
    case ({adc_enable_1, adc_enable_0})
      2'b11: begin
        adc_dsync <= 1'b1;
        adc_dwr <= adc_valid_1 & adc_valid_0;
        adc_ddata[127:112] <= adc_data_1[63:48];
        adc_ddata[111: 96] <= adc_data_0[63:48];
        adc_ddata[ 95: 80] <= adc_data_1[47:32];
        adc_ddata[ 79: 64] <= adc_data_0[47:32];
        adc_ddata[ 63: 48] <= adc_data_1[31:16];
        adc_ddata[ 47: 32] <= adc_data_0[31:16];
        adc_ddata[ 31: 16] <= adc_data_1[15: 0];
        adc_ddata[ 15:  0] <= adc_data_0[15: 0];
      end
      2'b10: begin
        adc_dsync <= 1'b1;
        adc_dwr <= adc_valid_1 & ~adc_dwr;
        adc_ddata[127:112] <= adc_data_1[63:48];
        adc_ddata[111: 96] <= adc_data_1[47:32];
        adc_ddata[ 95: 80] <= adc_data_1[31:16];
        adc_ddata[ 79: 64] <= adc_data_1[15: 0];
        adc_ddata[ 63: 48] <= adc_ddata[127:112];
        adc_ddata[ 47: 32] <= adc_ddata[111: 96];
        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];
        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];
      end
      2'b01: begin
        adc_dsync <= 1'b1;
        adc_dwr <= adc_valid_0 & ~adc_dwr;
        adc_ddata[127:112] <= adc_data_0[63:48];
        adc_ddata[111: 96] <= adc_data_0[47:32];
        adc_ddata[ 95: 80] <= adc_data_0[31:16];
        adc_ddata[ 79: 64] <= adc_data_0[15: 0];
        adc_ddata[ 63: 48] <= adc_ddata[127:112];
        adc_ddata[ 47: 32] <= adc_ddata[111: 96];
        adc_ddata[ 31: 16] <= adc_ddata[ 95: 80];
        adc_ddata[ 15:  0] <= adc_ddata[ 79: 64];
      end
      default: begin
        adc_dsync <= 1'b0;
        adc_dwr <= 1'b0;
        adc_ddata <= 128'd0;
      end
    endcase
  end

  // spi

  assign spi_csn_adc = spi0_csn[2];
  assign spi_csn_dac = spi0_csn[1];

