// Seed: 2007145291
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout uwire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_7;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4
);
  id_6 :
  assert property (@(negedge 1) !id_2 ? id_6 : -1'b0 ? 1 : id_2 ? id_2 : id_0 ? 1 : -1)
  else $clog2(66);
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  parameter id_7 = 1;
  logic id_8;
endmodule
