{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711900564947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711900564963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 09:56:04 2024 " "Processing started: Sun Mar 31 09:56:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711900564963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900564963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2S2 -c I2S2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2S2 -c I2S2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900564963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711900565644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711900565644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S2-behavior " "Found design unit 1: I2S2-behavior" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711900575766 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S2 " "Found entity 1: I2S2" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711900575766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711900575766 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711900575766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S2_TB-behavior " "Found design unit 1: I2S2_TB-behavior" {  } { { "I2S2_TB.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711900575782 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S2_TB " "Found entity 1: I2S2_TB" {  } { { "I2S2_TB.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711900575782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2S2 " "Elaborating entity \"I2S2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711900575824 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR I2S2.vhd(14) " "VHDL Signal Declaration warning at I2S2.vhd(14): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711900575824 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n I2S2.vhd(73) " "VHDL Process Statement warning at I2S2.vhd(73): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575824 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n I2S2.vhd(101) " "VHDL Process Statement warning at I2S2.vhd(101): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575824 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(103) " "VHDL Process Statement warning at I2S2.vhd(103): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575824 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_clk I2S2.vhd(103) " "VHDL Process Statement warning at I2S2.vhd(103): signal \"lr_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(104) " "VHDL Process Statement warning at I2S2.vhd(104): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state I2S2.vhd(106) " "VHDL Process Statement warning at I2S2.vhd(106): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(108) " "VHDL Process Statement warning at I2S2.vhd(108): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(111) " "VHDL Process Statement warning at I2S2.vhd(111): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(118) " "VHDL Process Statement warning at I2S2.vhd(118): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(124) " "VHDL Process Statement warning at I2S2.vhd(124): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(124) " "VHDL Process Statement warning at I2S2.vhd(124): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO I2S2.vhd(125) " "VHDL Process Statement warning at I2S2.vhd(125): signal \"GPIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(125) " "VHDL Process Statement warning at I2S2.vhd(125): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_out_l I2S2.vhd(126) " "VHDL Process Statement warning at I2S2.vhd(126): signal \"line_out_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(126) " "VHDL Process Statement warning at I2S2.vhd(126): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(127) " "VHDL Process Statement warning at I2S2.vhd(127): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(128) " "VHDL Process Statement warning at I2S2.vhd(128): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_in_l I2S2.vhd(129) " "VHDL Process Statement warning at I2S2.vhd(129): signal \"line_in_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(134) " "VHDL Process Statement warning at I2S2.vhd(134): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_patt I2S2.vhd(140) " "VHDL Process Statement warning at I2S2.vhd(140): signal \"bit_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(140) " "VHDL Process Statement warning at I2S2.vhd(140): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO I2S2.vhd(141) " "VHDL Process Statement warning at I2S2.vhd(141): signal \"GPIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(141) " "VHDL Process Statement warning at I2S2.vhd(141): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_out_r I2S2.vhd(142) " "VHDL Process Statement warning at I2S2.vhd(142): signal \"line_out_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(142) " "VHDL Process Statement warning at I2S2.vhd(142): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count I2S2.vhd(143) " "VHDL Process Statement warning at I2S2.vhd(143): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lr_patt I2S2.vhd(144) " "VHDL Process Statement warning at I2S2.vhd(144): signal \"lr_patt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_in_r I2S2.vhd(145) " "VHDL Process Statement warning at I2S2.vhd(145): signal \"line_in_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lr_patt I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"lr_patt\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_patt I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"bit_patt\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_in_l I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"line_in_l\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GPIO I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"GPIO\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_out_l I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"line_out_l\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_in_r I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"line_in_r\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_out_r I2S2.vhd(100) " "VHDL Process Statement warning at I2S2.vhd(100): inferring latch(es) for signal or variable \"line_out_r\", which holds its previous value in one or more paths through the process" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[0\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[0\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[1\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[1\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[2\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[2\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[3\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[3\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[4\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[4\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[5\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[5\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[6\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[6\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[7\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[7\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[8\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[8\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[9\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[9\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[10\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[10\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[11\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[11\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[12\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[12\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[13\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[13\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[14\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[14\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[15\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[15\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[16\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[16\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[17\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[17\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[18\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[18\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[19\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[19\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[20\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[20\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[21\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[21\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[22\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[22\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_r\[23\] I2S2.vhd(100) " "Inferred latch for \"line_out_r\[23\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[0\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[0\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[1\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[1\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[2\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[2\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[3\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[3\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[4\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[4\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[5\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[5\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[6\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[6\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[7\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[7\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[8\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[8\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[9\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[9\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[10\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[10\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[11\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[11\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[12\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[12\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[13\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[13\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[14\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[14\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[15\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[15\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[16\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[16\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[17\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[17\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[18\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[18\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[19\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[19\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[20\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[20\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[21\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[21\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[22\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[22\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_r\[23\] I2S2.vhd(100) " "Inferred latch for \"line_in_r\[23\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[0\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[0\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[1\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[1\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[2\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[2\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[3\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[3\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[4\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[4\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[5\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[5\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[6\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[6\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[7\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[7\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[8\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[8\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[9\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[9\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[10\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[10\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[11\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[11\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[12\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[12\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[13\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[13\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[14\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[14\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[15\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[15\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[16\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[16\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[17\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[17\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[18\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[18\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[19\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[19\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[20\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[20\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[21\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[21\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[22\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[22\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_out_l\[23\] I2S2.vhd(100) " "Inferred latch for \"line_out_l\[23\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPIO\[3\] I2S2.vhd(100) " "Inferred latch for \"GPIO\[3\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[0\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[0\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[1\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[1\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[2\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[2\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[3\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[3\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[4\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[4\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[5\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[5\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[6\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[6\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[7\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[7\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[8\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[8\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[9\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[9\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[10\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[10\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[11\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[11\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[12\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[12\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[13\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[13\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[14\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[14\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[15\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[15\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[16\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[16\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[17\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[17\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[18\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[18\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[19\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[19\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[20\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[20\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[21\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[21\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[22\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[22\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_in_l\[23\] I2S2.vhd(100) " "Inferred latch for \"line_in_l\[23\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] I2S2.vhd(100) " "Inferred latch for \"count\[0\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] I2S2.vhd(100) " "Inferred latch for \"count\[1\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] I2S2.vhd(100) " "Inferred latch for \"count\[2\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] I2S2.vhd(100) " "Inferred latch for \"count\[3\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] I2S2.vhd(100) " "Inferred latch for \"count\[4\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] I2S2.vhd(100) " "Inferred latch for \"count\[5\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] I2S2.vhd(100) " "Inferred latch for \"count\[6\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] I2S2.vhd(100) " "Inferred latch for \"count\[7\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] I2S2.vhd(100) " "Inferred latch for \"count\[8\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] I2S2.vhd(100) " "Inferred latch for \"count\[9\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] I2S2.vhd(100) " "Inferred latch for \"count\[10\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] I2S2.vhd(100) " "Inferred latch for \"count\[11\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] I2S2.vhd(100) " "Inferred latch for \"count\[12\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] I2S2.vhd(100) " "Inferred latch for \"count\[13\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] I2S2.vhd(100) " "Inferred latch for \"count\[14\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] I2S2.vhd(100) " "Inferred latch for \"count\[15\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] I2S2.vhd(100) " "Inferred latch for \"count\[16\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] I2S2.vhd(100) " "Inferred latch for \"count\[17\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] I2S2.vhd(100) " "Inferred latch for \"count\[18\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] I2S2.vhd(100) " "Inferred latch for \"count\[19\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] I2S2.vhd(100) " "Inferred latch for \"count\[20\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] I2S2.vhd(100) " "Inferred latch for \"count\[21\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] I2S2.vhd(100) " "Inferred latch for \"count\[22\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] I2S2.vhd(100) " "Inferred latch for \"count\[23\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] I2S2.vhd(100) " "Inferred latch for \"count\[24\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] I2S2.vhd(100) " "Inferred latch for \"count\[25\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] I2S2.vhd(100) " "Inferred latch for \"count\[26\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] I2S2.vhd(100) " "Inferred latch for \"count\[27\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] I2S2.vhd(100) " "Inferred latch for \"count\[28\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] I2S2.vhd(100) " "Inferred latch for \"count\[29\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] I2S2.vhd(100) " "Inferred latch for \"count\[30\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] I2S2.vhd(100) " "Inferred latch for \"count\[31\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RIGHT_DAT I2S2.vhd(100) " "Inferred latch for \"state.RIGHT_DAT\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RIGHT_WAIT I2S2.vhd(100) " "Inferred latch for \"state.RIGHT_WAIT\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.LEFT_DAT I2S2.vhd(100) " "Inferred latch for \"state.LEFT_DAT\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575829 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.LEFT_WAIT I2S2.vhd(100) " "Inferred latch for \"state.LEFT_WAIT\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575845 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.INITIAL I2S2.vhd(100) " "Inferred latch for \"state.INITIAL\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575845 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_patt\[0\] I2S2.vhd(100) " "Inferred latch for \"bit_patt\[0\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575845 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_patt\[1\] I2S2.vhd(100) " "Inferred latch for \"bit_patt\[1\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575845 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lr_patt\[0\] I2S2.vhd(100) " "Inferred latch for \"lr_patt\[0\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575845 "|I2S2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lr_patt\[1\] I2S2.vhd(100) " "Inferred latch for \"lr_patt\[1\]\" at I2S2.vhd(100)" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575845 "|I2S2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "I2S2.vhd" "pll_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711900575876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711900575924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711900575924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 22579 " "Parameter \"clk0_multiply_by\" = \"22579\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711900575924 ""}  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711900575924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711900575987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900575987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711900575987 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711900576524 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1711900576524 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711900576524 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1711900576524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.LEFT_DAT_3009 " "Latch state.LEFT_DAT_3009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.RIGHT_DAT_2963 " "Ports D and ENA on the latch are fed by the same signal state.RIGHT_DAT_2963" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711900576540 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711900576540 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900576572 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900576572 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900576572 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900576572 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900576572 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900576572 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900576572 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711900576572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711900576572 "|I2S2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711900576572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711900576730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711900577302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711900577302 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900577350 "|I2S2|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900577350 "|I2S2|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900577350 "|I2S2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711900577350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711900577350 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711900577350 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1711900577350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "352 " "Implemented 352 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711900577350 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711900577350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711900577350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711900577384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 09:56:17 2024 " "Processing ended: Sun Mar 31 09:56:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711900577384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711900577384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711900577384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711900577384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711900578810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711900578832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 09:56:18 2024 " "Processing started: Sun Mar 31 09:56:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711900578832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711900578832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2S2 -c I2S2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2S2 -c I2S2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711900578832 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711900578986 ""}
{ "Info" "0" "" "Project  = I2S2" {  } {  } 0 0 "Project  = I2S2" 0 0 "Fitter" 0 0 1711900578986 ""}
{ "Info" "0" "" "Revision = I2S2" {  } {  } 0 0 "Revision = I2S2" 0 0 "Fitter" 0 0 1711900578986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711900579073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711900579076 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2S2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"I2S2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711900579079 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1711900579127 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1711900579127 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 79 175 0 0 " "Implementing clock multiplication of 79, clock division of 175, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711900579201 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711900579201 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711900579332 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711900579348 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711900579601 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711900579601 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711900579601 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711900579601 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711900579601 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711900579601 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711900579601 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711900579601 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711900579601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711900580311 ""}
{ "Info" "ISTA_SDC_FOUND" "I2S2.SDC " "Reading SDC File: 'I2S2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711900580311 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 175 -multiply_by 79 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 175 -multiply_by 79 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711900580311 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1711900580311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1711900580311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "state.RIGHT_DAT_2963~0\|combout " "Node \"state.RIGHT_DAT_2963~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900580311 ""} { "Warning" "WSTA_SCC_NODE" "state.RIGHT_DAT_2963~0\|dataa " "Node \"state.RIGHT_DAT_2963~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900580311 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711900580311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|combout " "Node \"count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900580324 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|datac " "Node \"count\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900580324 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711900580324 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch line_in_l\[21\] KEY\[0\] " "Latch line_in_l\[21\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711900580324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711900580324 "|I2S2|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1711900580325 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711900580340 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711900580340 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711900580340 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711900580340 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711900580340 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711900580340 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  44.303 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  44.303 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711900580340 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711900580340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711900580356 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711900580356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO\[3\]~72  " "Automatically promoted node GPIO\[3\]~72 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\]~0 " "Destination node count\[0\]~0" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_l\[21\]~0 " "Destination node line_in_l\[21\]~0" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_l\[22\]~1 " "Destination node line_in_l\[22\]~1" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_l\[20\]~2 " "Destination node line_in_l\[20\]~2" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_l\[23\]~3 " "Destination node line_in_l\[23\]~3" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_r\[18\]~0 " "Destination node line_in_r\[18\]~0" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_r\[17\]~1 " "Destination node line_in_r\[17\]~1" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_r\[16\]~2 " "Destination node line_in_r\[16\]~2" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_r\[19\]~3 " "Destination node line_in_r\[19\]~3" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line_in_l\[18\]~4 " "Destination node line_in_l\[18\]~4" {  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711900580356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711900580356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711900580356 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711900580356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "line_out_l\[0\]~1  " "Automatically promoted node line_out_l\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711900580356 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711900580356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "line_out_r\[12\]~0  " "Automatically promoted node line_out_r\[12\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711900580356 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711900580356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711900580734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711900580734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711900580734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711900580734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711900580734 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711900580750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711900580750 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711900580750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711900580761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711900580761 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711900580761 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] GPIO\[6\]~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO\[6\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 67 0 0 } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1711900580803 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] GPIO\[0\]~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/pll.vhd" 133 0 0 } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 67 0 0 } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1711900580803 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711900580828 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711900580828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711900580828 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711900580846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711900581864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711900581948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711900581970 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711900582378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711900582378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711900582895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711900583916 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711900583916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711900584027 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1711900584027 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711900584027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711900584027 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711900584184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711900584200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711900584530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711900584530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711900585081 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711900585726 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711900585931 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "57 MAX 10 " "57 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711900585946 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711900585946 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711900585946 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1711900585946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.fit.smsg " "Generated suppressed messages file C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711900586013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6600 " "Peak virtual memory: 6600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711900586387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 09:56:26 2024 " "Processing ended: Sun Mar 31 09:56:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711900586387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711900586387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711900586387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711900586387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711900587571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711900587587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 09:56:27 2024 " "Processing started: Sun Mar 31 09:56:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711900587587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711900587587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I2S2 -c I2S2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off I2S2 -c I2S2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711900587587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711900587949 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711900589409 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711900589520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711900590243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 09:56:30 2024 " "Processing ended: Sun Mar 31 09:56:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711900590243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711900590243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711900590243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711900590243 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711900590892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711900591538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711900591554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 09:56:31 2024 " "Processing started: Sun Mar 31 09:56:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711900591554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711900591554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta I2S2 -c I2S2 " "Command: quartus_sta I2S2 -c I2S2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711900591554 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711900591710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711900591978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711900591978 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711900592025 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711900592025 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711900592214 ""}
{ "Info" "ISTA_SDC_FOUND" "I2S2.SDC " "Reading SDC File: 'I2S2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711900592245 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 175 -multiply_by 79 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 175 -multiply_by 79 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711900592245 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711900592245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1711900592245 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "state.RIGHT_DAT_2963~0\|combout " "Node \"state.RIGHT_DAT_2963~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900592245 ""} { "Warning" "WSTA_SCC_NODE" "state.RIGHT_DAT_2963~0\|datac " "Node \"state.RIGHT_DAT_2963~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900592245 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711900592245 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|combout " "Node \"count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900592245 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|datad " "Node \"count\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711900592245 ""}  } { { "I2S2.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/I2S2/I2S2.vhd" 100 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711900592245 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch line_in_l\[21\] KEY\[0\] " "Latch line_in_l\[21\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711900592245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711900592245 "|I2S2|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711900592245 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711900592245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711900592261 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1711900592261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.501 " "Worst-case setup slack is 36.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.501               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.501               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900592277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900592277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711900592277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711900592277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.801 " "Worst-case minimum pulse width slack is 9.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.801               0.000 MAX10_CLK1_50  " "    9.801               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.869               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   21.869               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900592277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711900592292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711900592308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711900592874 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch line_in_l\[21\] KEY\[0\] " "Latch line_in_l\[21\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711900592937 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711900592937 "|I2S2|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711900592937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.094 " "Worst-case setup slack is 37.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.094               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.094               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900592954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.307               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900592954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711900592960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711900592963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.736 " "Worst-case minimum pulse width slack is 9.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 MAX10_CLK1_50  " "    9.736               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.863               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   21.863               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900592965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900592965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711900592972 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch line_in_l\[21\] KEY\[0\] " "Latch line_in_l\[21\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711900593095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711900593095 "|I2S2|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711900593095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.712 " "Worst-case setup slack is 40.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.712               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   40.712               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900593110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900593113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711900593115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711900593117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.523 " "Worst-case minimum pulse width slack is 9.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.523               0.000 MAX10_CLK1_50  " "    9.523               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.929               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   21.929               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711900593117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711900593117 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711900593899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711900593899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711900593962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 09:56:33 2024 " "Processing ended: Sun Mar 31 09:56:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711900593962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711900593962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711900593962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711900593962 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711900594674 ""}
