multiline_comment|/*&n; *&t;linux/arch/alpha/kernel/sys_sable.c&n; *&n; *&t;Copyright (C) 1995 David A Rusling&n; *&t;Copyright (C) 1996 Jay A Estabrook&n; *&t;Copyright (C) 1998, 1999 Richard Henderson&n; *&n; * Code supporting the Sable, Sable-Gamma, and Lynx systems.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mmu_context.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/core_t2.h&gt;
macro_line|#include &lt;asm/tlbflush.h&gt;
macro_line|#include &quot;proto.h&quot;
macro_line|#include &quot;irq_impl.h&quot;
macro_line|#include &quot;pci_impl.h&quot;
macro_line|#include &quot;machvec_impl.h&quot;
DECL|variable|sable_lynx_irq_lock
id|spinlock_t
id|sable_lynx_irq_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
DECL|struct|irq_swizzle_struct
r_typedef
r_struct
id|irq_swizzle_struct
(brace
DECL|member|irq_to_mask
r_char
id|irq_to_mask
(braket
l_int|64
)braket
suffix:semicolon
DECL|member|mask_to_irq
r_char
id|mask_to_irq
(braket
l_int|64
)braket
suffix:semicolon
multiline_comment|/* Note mask bit is true for DISABLED irqs.  */
DECL|member|shadow_mask
r_int
r_int
id|shadow_mask
suffix:semicolon
DECL|member|update_irq_hw
r_void
(paren
op_star
id|update_irq_hw
)paren
(paren
r_int
r_int
id|bit
comma
r_int
r_int
id|mask
)paren
suffix:semicolon
DECL|member|ack_irq_hw
r_void
(paren
op_star
id|ack_irq_hw
)paren
(paren
r_int
r_int
id|bit
)paren
suffix:semicolon
DECL|typedef|irq_swizzle_t
)brace
id|irq_swizzle_t
suffix:semicolon
DECL|variable|sable_lynx_irq_swizzle
r_static
id|irq_swizzle_t
op_star
id|sable_lynx_irq_swizzle
suffix:semicolon
r_static
r_void
id|sable_lynx_init_irq
c_func
(paren
r_int
id|nr_irqs
)paren
suffix:semicolon
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE)
multiline_comment|/***********************************************************************/
multiline_comment|/*&n; *   For SABLE, which is really baroque, we manage 40 IRQ&squot;s, but the&n; *   hardware really only supports 24, not via normal ISA PIC,&n; *   but cascaded custom 8259&squot;s, etc.&n; *&t; 0-7  (char at 536)&n; *&t; 8-15 (char at 53a)&n; *&t;16-23 (char at 53c)&n; *&n; * Summary Registers (536/53a/53c):&n; *&n; * Bit      Meaning               Kernel IRQ&n; *------------------------------------------&n; * 0        PCI slot 0&t;&t;&t;34&n; * 1        NCR810 (builtin)&t;&t;33&n; * 2        TULIP (builtin)&t;&t;32&n; * 3        mouse&t;&t;&t;12&n; * 4        PCI slot 1&t;&t;&t;35&n; * 5        PCI slot 2&t;&t;&t;36&n; * 6        keyboard&t;&t;&t;1&n; * 7        floppy&t;&t;&t;6&n; * 8        COM2&t;&t;&t;3&n; * 9        parallel port&t;&t;7&n; *10        EISA irq 3&t;&t;&t;-&n; *11        EISA irq 4&t;&t;&t;-&n; *12        EISA irq 5&t;&t;&t;5&n; *13        EISA irq 6&t;&t;&t;-&n; *14        EISA irq 7&t;&t;&t;-&n; *15        COM1&t;&t;&t;4&n; *16        EISA irq 9&t;&t;&t;9&n; *17        EISA irq 10&t;&t;&t;10&n; *18        EISA irq 11&t;&t;&t;11&n; *19        EISA irq 12&t;&t;&t;-&n; *20        EISA irq 13&t;&t;&t;-&n; *21        EISA irq 14&t;&t;&t;14&n; *22        NC&t;&t;&t;&t;15&n; *23        IIC&t;&t;&t;&t;-&n; */
r_static
r_void
DECL|function|sable_update_irq_hw
id|sable_update_irq_hw
c_func
(paren
r_int
r_int
id|bit
comma
r_int
r_int
id|mask
)paren
(brace
r_int
id|port
op_assign
l_int|0x537
suffix:semicolon
r_if
c_cond
(paren
id|bit
op_ge
l_int|16
)paren
(brace
id|port
op_assign
l_int|0x53d
suffix:semicolon
id|mask
op_rshift_assign
l_int|16
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|bit
op_ge
l_int|8
)paren
(brace
id|port
op_assign
l_int|0x53b
suffix:semicolon
id|mask
op_rshift_assign
l_int|8
suffix:semicolon
)brace
id|outb
c_func
(paren
id|mask
comma
id|port
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|sable_ack_irq_hw
id|sable_ack_irq_hw
c_func
(paren
r_int
r_int
id|bit
)paren
(brace
r_int
id|port
comma
id|val1
comma
id|val2
suffix:semicolon
r_if
c_cond
(paren
id|bit
op_ge
l_int|16
)paren
(brace
id|port
op_assign
l_int|0x53c
suffix:semicolon
id|val1
op_assign
l_int|0xE0
op_or
(paren
id|bit
op_minus
l_int|16
)paren
suffix:semicolon
id|val2
op_assign
l_int|0xE0
op_or
l_int|4
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|bit
op_ge
l_int|8
)paren
(brace
id|port
op_assign
l_int|0x53a
suffix:semicolon
id|val1
op_assign
l_int|0xE0
op_or
(paren
id|bit
op_minus
l_int|8
)paren
suffix:semicolon
id|val2
op_assign
l_int|0xE0
op_or
l_int|3
suffix:semicolon
)brace
r_else
(brace
id|port
op_assign
l_int|0x536
suffix:semicolon
id|val1
op_assign
l_int|0xE0
op_or
(paren
id|bit
op_minus
l_int|0
)paren
suffix:semicolon
id|val2
op_assign
l_int|0xE0
op_or
l_int|1
suffix:semicolon
)brace
id|outb
c_func
(paren
id|val1
comma
id|port
)paren
suffix:semicolon
multiline_comment|/* ack the slave */
id|outb
c_func
(paren
id|val2
comma
l_int|0x534
)paren
suffix:semicolon
multiline_comment|/* ack the master */
)brace
DECL|variable|sable_irq_swizzle
r_static
id|irq_swizzle_t
id|sable_irq_swizzle
op_assign
(brace
(brace
op_minus
l_int|1
comma
l_int|6
comma
op_minus
l_int|1
comma
l_int|8
comma
l_int|15
comma
l_int|12
comma
l_int|7
comma
l_int|9
comma
multiline_comment|/* pseudo PIC  0-7  */
op_minus
l_int|1
comma
l_int|16
comma
l_int|17
comma
l_int|18
comma
l_int|3
comma
op_minus
l_int|1
comma
l_int|21
comma
l_int|22
comma
multiline_comment|/* pseudo PIC  8-15 */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo EISA 0-7  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo EISA 8-15  */
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|4
comma
l_int|5
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo PCI */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/*  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/*  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
multiline_comment|/*  */
)brace
comma
(brace
l_int|34
comma
l_int|33
comma
l_int|32
comma
l_int|12
comma
l_int|35
comma
l_int|36
comma
l_int|1
comma
l_int|6
comma
multiline_comment|/* mask 0-7  */
l_int|3
comma
l_int|7
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|5
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|4
comma
multiline_comment|/* mask 8-15  */
l_int|9
comma
l_int|10
comma
l_int|11
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|14
comma
l_int|15
comma
op_minus
l_int|1
comma
multiline_comment|/* mask 16-23  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/*  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/*  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/*  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/*  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
multiline_comment|/*  */
)brace
comma
op_minus
l_int|1
comma
id|sable_update_irq_hw
comma
id|sable_ack_irq_hw
)brace
suffix:semicolon
r_static
r_void
id|__init
DECL|function|sable_init_irq
id|sable_init_irq
c_func
(paren
r_void
)paren
(brace
id|outb
c_func
(paren
op_minus
l_int|1
comma
l_int|0x537
)paren
suffix:semicolon
multiline_comment|/* slave 0 */
id|outb
c_func
(paren
op_minus
l_int|1
comma
l_int|0x53b
)paren
suffix:semicolon
multiline_comment|/* slave 1 */
id|outb
c_func
(paren
op_minus
l_int|1
comma
l_int|0x53d
)paren
suffix:semicolon
multiline_comment|/* slave 2 */
id|outb
c_func
(paren
l_int|0x44
comma
l_int|0x535
)paren
suffix:semicolon
multiline_comment|/* enable cascades in master */
id|sable_lynx_irq_swizzle
op_assign
op_amp
id|sable_irq_swizzle
suffix:semicolon
id|sable_lynx_init_irq
c_func
(paren
l_int|40
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * PCI Fixup configuration for ALPHA SABLE (2100).&n; *&n; * The device to slot mapping looks like:&n; *&n; * Slot     Device&n; *  0       TULIP&n; *  1       SCSI&n; *  2       PCI-EISA bridge&n; *  3       none&n; *  4       none&n; *  5       none&n; *  6       PCI on board slot 0&n; *  7       PCI on board slot 1&n; *  8       PCI on board slot 2&n; *   &n; *&n; * This two layered interrupt approach means that we allocate IRQ 16 and &n; * above for PCI interrupts.  The IRQ relates to which bit the interrupt&n; * comes in on.  This makes interrupt processing much easier.&n; */
multiline_comment|/*&n; * NOTE: the IRQ assignments below are arbitrary, but need to be consistent&n; * with the values in the irq swizzling tables above.&n; */
r_static
r_int
id|__init
DECL|function|sable_map_irq
id|sable_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
id|slot
comma
id|u8
id|pin
)paren
(brace
r_static
r_char
id|irq_tab
(braket
l_int|9
)braket
(braket
l_int|5
)braket
id|__initdata
op_assign
(brace
multiline_comment|/*INT    INTA   INTB   INTC   INTD */
(brace
l_int|32
op_plus
l_int|0
comma
l_int|32
op_plus
l_int|0
comma
l_int|32
op_plus
l_int|0
comma
l_int|32
op_plus
l_int|0
comma
l_int|32
op_plus
l_int|0
)brace
comma
multiline_comment|/* IdSel 0,  TULIP  */
(brace
l_int|32
op_plus
l_int|1
comma
l_int|32
op_plus
l_int|1
comma
l_int|32
op_plus
l_int|1
comma
l_int|32
op_plus
l_int|1
comma
l_int|32
op_plus
l_int|1
)brace
comma
multiline_comment|/* IdSel 1,  SCSI   */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 2,  SIO   */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 3,  none   */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 4,  none   */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 5,  none   */
(brace
l_int|32
op_plus
l_int|2
comma
l_int|32
op_plus
l_int|2
comma
l_int|32
op_plus
l_int|2
comma
l_int|32
op_plus
l_int|2
comma
l_int|32
op_plus
l_int|2
)brace
comma
multiline_comment|/* IdSel 6,  slot 0 */
(brace
l_int|32
op_plus
l_int|3
comma
l_int|32
op_plus
l_int|3
comma
l_int|32
op_plus
l_int|3
comma
l_int|32
op_plus
l_int|3
comma
l_int|32
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 7,  slot 1 */
(brace
l_int|32
op_plus
l_int|4
comma
l_int|32
op_plus
l_int|4
comma
l_int|32
op_plus
l_int|4
comma
l_int|32
op_plus
l_int|4
comma
l_int|32
op_plus
l_int|4
)brace
multiline_comment|/* IdSel 8,  slot 2 */
)brace
suffix:semicolon
r_int
id|min_idsel
op_assign
l_int|0
comma
id|max_idsel
op_assign
l_int|8
comma
id|irqs_per_slot
op_assign
l_int|5
suffix:semicolon
r_return
id|COMMON_TABLE_LOOKUP
suffix:semicolon
)brace
macro_line|#endif /* defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE) */
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX)
multiline_comment|/***********************************************************************/
multiline_comment|/* LYNX hardware specifics&n; */
multiline_comment|/*&n; *   For LYNX, which is also baroque, we manage 64 IRQs, via a custom IC.&n; *&n; * Bit      Meaning               Kernel IRQ&n; *------------------------------------------&n; * 0        &n; * 1        &n; * 2        &n; * 3        mouse&t;&t;&t;12&n; * 4        &n; * 5        &n; * 6        keyboard&t;&t;&t;1&n; * 7        floppy&t;&t;&t;6&n; * 8        COM2&t;&t;&t;3&n; * 9        parallel port&t;&t;7&n; *10        EISA irq 3&t;&t;&t;-&n; *11        EISA irq 4&t;&t;&t;-&n; *12        EISA irq 5&t;&t;&t;5&n; *13        EISA irq 6&t;&t;&t;-&n; *14        EISA irq 7&t;&t;&t;-&n; *15        COM1&t;&t;&t;4&n; *16        EISA irq 9&t;&t;&t;9&n; *17        EISA irq 10&t;&t;&t;10&n; *18        EISA irq 11&t;&t;&t;11&n; *19        EISA irq 12&t;&t;&t;-&n; *20        &n; *21        EISA irq 14&t;&t;&t;14&n; *22        EISA irq 15&t;&t;&t;15&n; *23        IIC&t;&t;&t;&t;-&n; *24        VGA (builtin)               -&n; *25&n; *26&n; *27&n; *28        NCR810 (builtin)&t;&t;28&n; *29&n; *30&n; *31&n; *32        PCI 0 slot 4 A primary bus  32&n; *33        PCI 0 slot 4 B primary bus  33&n; *34        PCI 0 slot 4 C primary bus  34&n; *35        PCI 0 slot 4 D primary bus&n; *36        PCI 0 slot 5 A primary bus&n; *37        PCI 0 slot 5 B primary bus&n; *38        PCI 0 slot 5 C primary bus&n; *39        PCI 0 slot 5 D primary bus&n; *40        PCI 0 slot 6 A primary bus&n; *41        PCI 0 slot 6 B primary bus&n; *42        PCI 0 slot 6 C primary bus&n; *43        PCI 0 slot 6 D primary bus&n; *44        PCI 0 slot 7 A primary bus&n; *45        PCI 0 slot 7 B primary bus&n; *46        PCI 0 slot 7 C primary bus&n; *47        PCI 0 slot 7 D primary bus&n; *48        PCI 0 slot 0 A secondary bus&n; *49        PCI 0 slot 0 B secondary bus&n; *50        PCI 0 slot 0 C secondary bus&n; *51        PCI 0 slot 0 D secondary bus&n; *52        PCI 0 slot 1 A secondary bus&n; *53        PCI 0 slot 1 B secondary bus&n; *54        PCI 0 slot 1 C secondary bus&n; *55        PCI 0 slot 1 D secondary bus&n; *56        PCI 0 slot 2 A secondary bus&n; *57        PCI 0 slot 2 B secondary bus&n; *58        PCI 0 slot 2 C secondary bus&n; *59        PCI 0 slot 2 D secondary bus&n; *60        PCI 0 slot 3 A secondary bus&n; *61        PCI 0 slot 3 B secondary bus&n; *62        PCI 0 slot 3 C secondary bus&n; *63        PCI 0 slot 3 D secondary bus&n; */
r_static
r_void
DECL|function|lynx_update_irq_hw
id|lynx_update_irq_hw
c_func
(paren
r_int
r_int
id|bit
comma
r_int
r_int
id|mask
)paren
(brace
multiline_comment|/*&n;&t; * Write the AIR register on the T3/T4 with the&n;&t; * address of the IC mask register (offset 0x40)&n;&t; */
op_star
(paren
id|vulp
)paren
id|T2_AIR
op_assign
l_int|0x40
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_AIR
suffix:semicolon
multiline_comment|/* re-read to force write */
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|T2_DIR
op_assign
id|mask
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|lynx_ack_irq_hw
id|lynx_ack_irq_hw
c_func
(paren
r_int
r_int
id|bit
)paren
(brace
op_star
(paren
id|vulp
)paren
id|T2_VAR
op_assign
(paren
id|u_long
)paren
id|bit
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|variable|lynx_irq_swizzle
r_static
id|irq_swizzle_t
id|lynx_irq_swizzle
op_assign
(brace
(brace
multiline_comment|/* irq_to_mask */
op_minus
l_int|1
comma
l_int|6
comma
op_minus
l_int|1
comma
l_int|8
comma
l_int|15
comma
l_int|12
comma
l_int|7
comma
l_int|9
comma
multiline_comment|/* pseudo PIC  0-7  */
op_minus
l_int|1
comma
l_int|16
comma
l_int|17
comma
l_int|18
comma
l_int|3
comma
op_minus
l_int|1
comma
l_int|21
comma
l_int|22
comma
multiline_comment|/* pseudo PIC  8-15 */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|28
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo */
l_int|32
comma
l_int|33
comma
l_int|34
comma
l_int|35
comma
l_int|36
comma
l_int|37
comma
l_int|38
comma
l_int|39
comma
multiline_comment|/* mask 32-39 */
l_int|40
comma
l_int|41
comma
l_int|42
comma
l_int|43
comma
l_int|44
comma
l_int|45
comma
l_int|46
comma
l_int|47
comma
multiline_comment|/* mask 40-47 */
l_int|48
comma
l_int|49
comma
l_int|50
comma
l_int|51
comma
l_int|52
comma
l_int|53
comma
l_int|54
comma
l_int|55
comma
multiline_comment|/* mask 48-55 */
l_int|56
comma
l_int|57
comma
l_int|58
comma
l_int|59
comma
l_int|60
comma
l_int|61
comma
l_int|62
comma
l_int|63
multiline_comment|/* mask 56-63 */
)brace
comma
(brace
multiline_comment|/* mask_to_irq */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|12
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|1
comma
l_int|6
comma
multiline_comment|/* mask 0-7   */
l_int|3
comma
l_int|7
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|5
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|4
comma
multiline_comment|/* mask 8-15  */
l_int|9
comma
l_int|10
comma
l_int|11
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|14
comma
l_int|15
comma
op_minus
l_int|1
comma
multiline_comment|/* mask 16-23 */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|28
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* mask 24-31 */
l_int|32
comma
l_int|33
comma
l_int|34
comma
l_int|35
comma
l_int|36
comma
l_int|37
comma
l_int|38
comma
l_int|39
comma
multiline_comment|/* mask 32-39 */
l_int|40
comma
l_int|41
comma
l_int|42
comma
l_int|43
comma
l_int|44
comma
l_int|45
comma
l_int|46
comma
l_int|47
comma
multiline_comment|/* mask 40-47 */
l_int|48
comma
l_int|49
comma
l_int|50
comma
l_int|51
comma
l_int|52
comma
l_int|53
comma
l_int|54
comma
l_int|55
comma
multiline_comment|/* mask 48-55 */
l_int|56
comma
l_int|57
comma
l_int|58
comma
l_int|59
comma
l_int|60
comma
l_int|61
comma
l_int|62
comma
l_int|63
multiline_comment|/* mask 56-63 */
)brace
comma
op_minus
l_int|1
comma
id|lynx_update_irq_hw
comma
id|lynx_ack_irq_hw
)brace
suffix:semicolon
r_static
r_void
id|__init
DECL|function|lynx_init_irq
id|lynx_init_irq
c_func
(paren
r_void
)paren
(brace
id|sable_lynx_irq_swizzle
op_assign
op_amp
id|lynx_irq_swizzle
suffix:semicolon
id|sable_lynx_init_irq
c_func
(paren
l_int|64
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * PCI Fixup configuration for ALPHA LYNX (2100A)&n; *&n; * The device to slot mapping looks like:&n; *&n; * Slot     Device&n; *  0       none&n; *  1       none&n; *  2       PCI-EISA bridge&n; *  3       PCI-PCI bridge&n; *  4       NCR 810 (Demi-Lynx only)&n; *  5       none&n; *  6       PCI on board slot 4&n; *  7       PCI on board slot 5&n; *  8       PCI on board slot 6&n; *  9       PCI on board slot 7&n; *&n; * And behind the PPB we have:&n; *&n; * 11       PCI on board slot 0&n; * 12       PCI on board slot 1&n; * 13       PCI on board slot 2&n; * 14       PCI on board slot 3&n; */
multiline_comment|/*&n; * NOTE: the IRQ assignments below are arbitrary, but need to be consistent&n; * with the values in the irq swizzling tables above.&n; */
r_static
r_int
id|__init
DECL|function|lynx_map_irq
id|lynx_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
id|slot
comma
id|u8
id|pin
)paren
(brace
r_static
r_char
id|irq_tab
(braket
l_int|19
)braket
(braket
l_int|5
)braket
id|__initdata
op_assign
(brace
multiline_comment|/*INT    INTA   INTB   INTC   INTD */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 13,  PCEB   */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 14,  PPB    */
(brace
l_int|28
comma
l_int|28
comma
l_int|28
comma
l_int|28
comma
l_int|28
)brace
comma
multiline_comment|/* IdSel 15,  NCR demi */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 16,  none   */
(brace
l_int|32
comma
l_int|32
comma
l_int|33
comma
l_int|34
comma
l_int|35
)brace
comma
multiline_comment|/* IdSel 17,  slot 4 */
(brace
l_int|36
comma
l_int|36
comma
l_int|37
comma
l_int|38
comma
l_int|39
)brace
comma
multiline_comment|/* IdSel 18,  slot 5 */
(brace
l_int|40
comma
l_int|40
comma
l_int|41
comma
l_int|42
comma
l_int|43
)brace
comma
multiline_comment|/* IdSel 19,  slot 6 */
(brace
l_int|44
comma
l_int|44
comma
l_int|45
comma
l_int|46
comma
l_int|47
)brace
comma
multiline_comment|/* IdSel 20,  slot 7 */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 22,  none   */
multiline_comment|/* The following are actually behind the PPB. */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 16   none */
(brace
l_int|28
comma
l_int|28
comma
l_int|28
comma
l_int|28
comma
l_int|28
)brace
comma
multiline_comment|/* IdSel 17   NCR lynx */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 18   none */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 19   none */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 20   none */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* IdSel 21   none */
(brace
l_int|48
comma
l_int|48
comma
l_int|49
comma
l_int|50
comma
l_int|51
)brace
comma
multiline_comment|/* IdSel 22   slot 0 */
(brace
l_int|52
comma
l_int|52
comma
l_int|53
comma
l_int|54
comma
l_int|55
)brace
comma
multiline_comment|/* IdSel 23   slot 1 */
(brace
l_int|56
comma
l_int|56
comma
l_int|57
comma
l_int|58
comma
l_int|59
)brace
comma
multiline_comment|/* IdSel 24   slot 2 */
(brace
l_int|60
comma
l_int|60
comma
l_int|61
comma
l_int|62
comma
l_int|63
)brace
multiline_comment|/* IdSel 25   slot 3 */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|2
comma
id|max_idsel
op_assign
l_int|20
comma
id|irqs_per_slot
op_assign
l_int|5
suffix:semicolon
r_return
id|COMMON_TABLE_LOOKUP
suffix:semicolon
)brace
r_static
id|u8
id|__init
DECL|function|lynx_swizzle
id|lynx_swizzle
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
op_star
id|pinp
)paren
(brace
r_int
id|slot
comma
id|pin
op_assign
op_star
id|pinp
suffix:semicolon
r_if
c_cond
(paren
id|dev-&gt;bus-&gt;number
op_eq
l_int|0
)paren
(brace
id|slot
op_assign
id|PCI_SLOT
c_func
(paren
id|dev-&gt;devfn
)paren
suffix:semicolon
)brace
multiline_comment|/* Check for the built-in bridge */
r_else
r_if
c_cond
(paren
id|PCI_SLOT
c_func
(paren
id|dev-&gt;bus-&gt;self-&gt;devfn
)paren
op_eq
l_int|3
)paren
(brace
id|slot
op_assign
id|PCI_SLOT
c_func
(paren
id|dev-&gt;devfn
)paren
op_plus
l_int|11
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Must be a card-based bridge.  */
r_do
(brace
r_if
c_cond
(paren
id|PCI_SLOT
c_func
(paren
id|dev-&gt;bus-&gt;self-&gt;devfn
)paren
op_eq
l_int|3
)paren
(brace
id|slot
op_assign
id|PCI_SLOT
c_func
(paren
id|dev-&gt;devfn
)paren
op_plus
l_int|11
suffix:semicolon
r_break
suffix:semicolon
)brace
id|pin
op_assign
id|bridge_swizzle
c_func
(paren
id|pin
comma
id|PCI_SLOT
c_func
(paren
id|dev-&gt;devfn
)paren
)paren
suffix:semicolon
multiline_comment|/* Move up the chain of bridges.  */
id|dev
op_assign
id|dev-&gt;bus-&gt;self
suffix:semicolon
multiline_comment|/* Slot of the next bridge.  */
id|slot
op_assign
id|PCI_SLOT
c_func
(paren
id|dev-&gt;devfn
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|dev-&gt;bus-&gt;self
)paren
suffix:semicolon
)brace
op_star
id|pinp
op_assign
id|pin
suffix:semicolon
r_return
id|slot
suffix:semicolon
)brace
macro_line|#endif /* defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX) */
multiline_comment|/***********************************************************************/
multiline_comment|/* GENERIC irq routines */
r_static
r_inline
r_void
DECL|function|sable_lynx_enable_irq
id|sable_lynx_enable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|bit
comma
id|mask
suffix:semicolon
id|bit
op_assign
id|sable_lynx_irq_swizzle-&gt;irq_to_mask
(braket
id|irq
)braket
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|sable_lynx_irq_lock
)paren
suffix:semicolon
id|mask
op_assign
id|sable_lynx_irq_swizzle-&gt;shadow_mask
op_and_assign
op_complement
(paren
l_int|1UL
op_lshift
id|bit
)paren
suffix:semicolon
id|sable_lynx_irq_swizzle
op_member_access_from_pointer
id|update_irq_hw
c_func
(paren
id|bit
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|sable_lynx_irq_lock
)paren
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;%s: mask 0x%lx bit 0x%x irq 0x%x&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|mask
comma
id|bit
comma
id|irq
)paren
suffix:semicolon
macro_line|#endif
)brace
r_static
r_void
DECL|function|sable_lynx_disable_irq
id|sable_lynx_disable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|bit
comma
id|mask
suffix:semicolon
id|bit
op_assign
id|sable_lynx_irq_swizzle-&gt;irq_to_mask
(braket
id|irq
)braket
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|sable_lynx_irq_lock
)paren
suffix:semicolon
id|mask
op_assign
id|sable_lynx_irq_swizzle-&gt;shadow_mask
op_or_assign
l_int|1UL
op_lshift
id|bit
suffix:semicolon
id|sable_lynx_irq_swizzle
op_member_access_from_pointer
id|update_irq_hw
c_func
(paren
id|bit
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|sable_lynx_irq_lock
)paren
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;%s: mask 0x%lx bit 0x%x irq 0x%x&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|mask
comma
id|bit
comma
id|irq
)paren
suffix:semicolon
macro_line|#endif
)brace
r_static
r_int
r_int
DECL|function|sable_lynx_startup_irq
id|sable_lynx_startup_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|sable_lynx_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_void
DECL|function|sable_lynx_end_irq
id|sable_lynx_end_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|sable_lynx_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|sable_lynx_mask_and_ack_irq
id|sable_lynx_mask_and_ack_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|bit
comma
id|mask
suffix:semicolon
id|bit
op_assign
id|sable_lynx_irq_swizzle-&gt;irq_to_mask
(braket
id|irq
)braket
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|sable_lynx_irq_lock
)paren
suffix:semicolon
id|mask
op_assign
id|sable_lynx_irq_swizzle-&gt;shadow_mask
op_or_assign
l_int|1UL
op_lshift
id|bit
suffix:semicolon
id|sable_lynx_irq_swizzle
op_member_access_from_pointer
id|update_irq_hw
c_func
(paren
id|bit
comma
id|mask
)paren
suffix:semicolon
id|sable_lynx_irq_swizzle
op_member_access_from_pointer
id|ack_irq_hw
c_func
(paren
id|bit
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|sable_lynx_irq_lock
)paren
suffix:semicolon
)brace
DECL|variable|sable_lynx_irq_type
r_static
r_struct
id|hw_interrupt_type
id|sable_lynx_irq_type
op_assign
(brace
dot
r_typename
op_assign
l_string|&quot;SABLE/LYNX&quot;
comma
dot
id|startup
op_assign
id|sable_lynx_startup_irq
comma
dot
id|shutdown
op_assign
id|sable_lynx_disable_irq
comma
dot
id|enable
op_assign
id|sable_lynx_enable_irq
comma
dot
id|disable
op_assign
id|sable_lynx_disable_irq
comma
dot
id|ack
op_assign
id|sable_lynx_mask_and_ack_irq
comma
dot
id|end
op_assign
id|sable_lynx_end_irq
comma
)brace
suffix:semicolon
r_static
r_void
DECL|function|sable_lynx_srm_device_interrupt
id|sable_lynx_srm_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
multiline_comment|/* Note that the vector reported by the SRM PALcode corresponds&n;&t;   to the interrupt mask bits, but we have to manage via the&n;&t;   so-called legacy IRQs for many common devices.  */
r_int
id|bit
comma
id|irq
suffix:semicolon
id|bit
op_assign
(paren
id|vector
op_minus
l_int|0x800
)paren
op_rshift
l_int|4
suffix:semicolon
id|irq
op_assign
id|sable_lynx_irq_swizzle-&gt;mask_to_irq
(braket
id|bit
)braket
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;%s: vector 0x%lx bit 0x%x irq 0x%x&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|vector
comma
id|bit
comma
id|irq
)paren
suffix:semicolon
macro_line|#endif
id|handle_irq
c_func
(paren
id|irq
comma
id|regs
)paren
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|sable_lynx_init_irq
id|sable_lynx_init_irq
c_func
(paren
r_int
id|nr_irqs
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|nr_irqs
suffix:semicolon
op_increment
id|i
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
op_or
id|IRQ_LEVEL
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|sable_lynx_irq_type
suffix:semicolon
)brace
id|common_init_isa_dma
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|sable_lynx_init_pci
id|sable_lynx_init_pci
c_func
(paren
r_void
)paren
(brace
id|common_init_pci
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*****************************************************************/
multiline_comment|/*&n; * The System Vectors&n; *&n; * In order that T2_HAE_ADDRESS should be a constant, we play&n; * these games with GAMMA_BIAS.&n; */
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || &bslash;&n;    (defined(CONFIG_ALPHA_SABLE) &amp;&amp; !defined(CONFIG_ALPHA_GAMMA))
DECL|macro|GAMMA_BIAS
macro_line|#undef GAMMA_BIAS
DECL|macro|GAMMA_BIAS
mdefine_line|#define GAMMA_BIAS 0
DECL|variable|__initmv
r_struct
id|alpha_machine_vector
id|sable_mv
id|__initmv
op_assign
(brace
dot
id|vector_name
op_assign
l_string|&quot;Sable&quot;
comma
id|DO_EV4_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_T2_IO
comma
dot
id|machine_check
op_assign
id|t2_machine_check
comma
dot
id|max_isa_dma_address
op_assign
id|ALPHA_SABLE_MAX_ISA_DMA_ADDRESS
comma
dot
id|min_io_address
op_assign
id|EISA_DEFAULT_IO_BASE
comma
dot
id|min_mem_address
op_assign
id|T2_DEFAULT_MEM_BASE
comma
dot
id|nr_irqs
op_assign
l_int|40
comma
dot
id|device_interrupt
op_assign
id|sable_lynx_srm_device_interrupt
comma
dot
id|init_arch
op_assign
id|t2_init_arch
comma
dot
id|init_irq
op_assign
id|sable_init_irq
comma
dot
id|init_rtc
op_assign
id|common_init_rtc
comma
dot
id|init_pci
op_assign
id|sable_lynx_init_pci
comma
dot
id|kill_arch
op_assign
id|t2_kill_arch
comma
dot
id|pci_map_irq
op_assign
id|sable_map_irq
comma
dot
id|pci_swizzle
op_assign
id|common_swizzle
comma
dot
id|sys
op_assign
(brace
dot
id|t2
op_assign
(brace
dot
id|gamma_bias
op_assign
l_int|0
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|sable
)paren
macro_line|#endif /* GENERIC || (SABLE &amp;&amp; !GAMMA) */
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || &bslash;&n;    (defined(CONFIG_ALPHA_SABLE) &amp;&amp; defined(CONFIG_ALPHA_GAMMA))
DECL|macro|GAMMA_BIAS
macro_line|#undef GAMMA_BIAS
DECL|macro|GAMMA_BIAS
mdefine_line|#define GAMMA_BIAS _GAMMA_BIAS
r_struct
id|alpha_machine_vector
id|sable_gamma_mv
id|__initmv
op_assign
(brace
dot
id|vector_name
op_assign
l_string|&quot;Sable-Gamma&quot;
comma
id|DO_EV5_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_T2_IO
comma
dot
id|machine_check
op_assign
id|t2_machine_check
comma
dot
id|max_isa_dma_address
op_assign
id|ALPHA_SABLE_MAX_ISA_DMA_ADDRESS
comma
dot
id|min_io_address
op_assign
id|EISA_DEFAULT_IO_BASE
comma
dot
id|min_mem_address
op_assign
id|T2_DEFAULT_MEM_BASE
comma
dot
id|nr_irqs
op_assign
l_int|40
comma
dot
id|device_interrupt
op_assign
id|sable_lynx_srm_device_interrupt
comma
dot
id|init_arch
op_assign
id|t2_init_arch
comma
dot
id|init_irq
op_assign
id|sable_init_irq
comma
dot
id|init_rtc
op_assign
id|common_init_rtc
comma
dot
id|init_pci
op_assign
id|sable_lynx_init_pci
comma
dot
id|kill_arch
op_assign
id|t2_kill_arch
comma
dot
id|pci_map_irq
op_assign
id|sable_map_irq
comma
dot
id|pci_swizzle
op_assign
id|common_swizzle
comma
dot
id|sys
op_assign
(brace
dot
id|t2
op_assign
(brace
dot
id|gamma_bias
op_assign
id|_GAMMA_BIAS
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|sable_gamma
)paren
macro_line|#endif /* GENERIC || (SABLE &amp;&amp; GAMMA) */
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX)
DECL|macro|GAMMA_BIAS
macro_line|#undef GAMMA_BIAS
DECL|macro|GAMMA_BIAS
mdefine_line|#define GAMMA_BIAS _GAMMA_BIAS
r_struct
id|alpha_machine_vector
id|lynx_mv
id|__initmv
op_assign
(brace
dot
id|vector_name
op_assign
l_string|&quot;Lynx&quot;
comma
id|DO_EV4_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_T2_IO
comma
dot
id|machine_check
op_assign
id|t2_machine_check
comma
dot
id|max_isa_dma_address
op_assign
id|ALPHA_SABLE_MAX_ISA_DMA_ADDRESS
comma
dot
id|min_io_address
op_assign
id|EISA_DEFAULT_IO_BASE
comma
dot
id|min_mem_address
op_assign
id|T2_DEFAULT_MEM_BASE
comma
dot
id|nr_irqs
op_assign
l_int|64
comma
dot
id|device_interrupt
op_assign
id|sable_lynx_srm_device_interrupt
comma
dot
id|init_arch
op_assign
id|t2_init_arch
comma
dot
id|init_irq
op_assign
id|lynx_init_irq
comma
dot
id|init_rtc
op_assign
id|common_init_rtc
comma
dot
id|init_pci
op_assign
id|sable_lynx_init_pci
comma
dot
id|kill_arch
op_assign
id|t2_kill_arch
comma
dot
id|pci_map_irq
op_assign
id|lynx_map_irq
comma
dot
id|pci_swizzle
op_assign
id|lynx_swizzle
comma
dot
id|sys
op_assign
(brace
dot
id|t2
op_assign
(brace
dot
id|gamma_bias
op_assign
id|_GAMMA_BIAS
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|lynx
)paren
macro_line|#endif /* GENERIC || LYNX */
eof
