Net ddrWires_a<12> LOC=M24;
Net ddrWires_a<12> IOSTANDARD = SSTL2_II;
Net ddrWires_a<11> LOC=F30;
Net ddrWires_a<11> IOSTANDARD = SSTL2_II;
Net ddrWires_a<10> LOC=F28;
Net ddrWires_a<10> IOSTANDARD = SSTL2_II;
Net ddrWires_a<9> LOC=K24;
Net ddrWires_a<9> IOSTANDARD = SSTL2_II;
Net ddrWires_a<8> LOC=J24;
Net ddrWires_a<8> IOSTANDARD = SSTL2_II;
Net ddrWires_a<7> LOC=D26;
Net ddrWires_a<7> IOSTANDARD = SSTL2_II;
Net ddrWires_a<6> LOC=G26;
Net ddrWires_a<6> IOSTANDARD = SSTL2_II;
Net ddrWires_a<5> LOC=G25;
Net ddrWires_a<5> IOSTANDARD = SSTL2_II;
Net ddrWires_a<4> LOC=K30;
Net ddrWires_a<4> IOSTANDARD = SSTL2_II;
Net ddrWires_a<3> LOC=M29;
Net ddrWires_a<3> IOSTANDARD = SSTL2_II;
Net ddrWires_a<2> LOC=L26;
Net ddrWires_a<2> IOSTANDARD = SSTL2_II;
Net ddrWires_a<1> LOC=N25;
Net ddrWires_a<1> IOSTANDARD = SSTL2_II;
Net ddrWires_a<0> LOC=M25;
Net ddrWires_a<0> IOSTANDARD = SSTL2_II;
Net ddrWires_ba<1> LOC=K26;
Net ddrWires_ba<1> IOSTANDARD = SSTL2_II;
Net ddrWires_ba<0> LOC=M26;
Net ddrWires_ba<0> IOSTANDARD = SSTL2_II;
Net ddrWires_cas_n LOC=L27;
Net ddrWires_cas_n IOSTANDARD = SSTL2_II;
Net ddrWires_ce LOC=R26;
Net ddrWires_ce IOSTANDARD = SSTL2_II;
Net ddrWires_cs_n LOC=R24;
Net ddrWires_cs_n IOSTANDARD = SSTL2_II;
Net ddrWires_ras_n LOC=N29;
Net ddrWires_ras_n IOSTANDARD = SSTL2_II;
Net ddrWires_we_n LOC=N26;
Net ddrWires_we_n IOSTANDARD = SSTL2_II;
Net ddrWires_dm<7> LOC=W25;
Net ddrWires_dm<7> IOSTANDARD = SSTL2_II;
Net ddrWires_dm<6> LOC=W26;
Net ddrWires_dm<6> IOSTANDARD = SSTL2_II;
Net ddrWires_dm<5> LOC=W27;
Net ddrWires_dm<5> IOSTANDARD = SSTL2_II;
Net ddrWires_dm<4> LOC=W28;
Net ddrWires_dm<4> IOSTANDARD = SSTL2_II;
Net ddrWires_dm<3> LOC=T22;
Net ddrWires_dm<3> IOSTANDARD = SSTL2_II;
Net ddrWires_dm<2> LOC=W29;
Net ddrWires_dm<2> IOSTANDARD = SSTL2_II;
Net ddrWires_dm<1> LOC=V29;
Net ddrWires_dm<1> IOSTANDARD = SSTL2_II;
Net ddrWires_dm<0> LOC=U26;
Net ddrWires_dm<0> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<7> LOC=AH26;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<7> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<6> LOC=AC25;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<6> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<5> LOC=AA25;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<5> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<4> LOC=V23;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<4> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<3> LOC=P29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<3> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<2> LOC=M30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<2> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<1> LOC=J29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<1> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<0> LOC=E30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQS<0> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<63> LOC=AH29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<63> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<62> LOC=AH27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<62> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<61> LOC=AG28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<61> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<60> LOC=AD25;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<60> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<59> LOC=AD26;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<59> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<58> LOC=AG29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<58> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<57> LOC=AG30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<57> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<56> LOC=AF25;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<56> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<55> LOC=AF29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<55> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<54> LOC=AF30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<54> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<53> LOC=AD27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<53> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<52> LOC=AD28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<52> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<51> LOC=AA23;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<51> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<50> LOC=AA24;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<50> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<49> LOC=AE29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<49> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<48> LOC=AB25;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<48> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<47> LOC=AC29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<47> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<46> LOC=AB27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<46> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<45> LOC=AB28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<45> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<44> LOC=W23;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<44> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<43> LOC=W24;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<43> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<42> LOC=AA27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<42> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<41> LOC=AA28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<41> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<40> LOC=Y26;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<40> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<39> LOC=AA29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<39> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<38> LOC=Y29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<38> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<37> LOC=V25;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<37> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<36> LOC=V26;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<36> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<35> LOC=U23;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<35> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<34> LOC=U24;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<34> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<33> LOC=Y30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<33> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<32> LOC=V27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<32> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<31> LOC=N28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<31> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<30> LOC=N27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<30> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<29> LOC=P24;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<29> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<28> LOC=P23;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<28> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<27> LOC=P30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<27> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<26> LOC=M28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<26> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<25> LOC=M27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<25> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<24> LOC=R22;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<24> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<23> LOC=K28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<23> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<22> LOC=K27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<22> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<21> LOC=N24;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<21> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<20> LOC=N23;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<20> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<19> LOC=L29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<19> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<18> LOC=K29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<18> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<17> LOC=J28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<17> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<16> LOC=J27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<16> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<15> LOC=H28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<15> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<14> LOC=H27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<14> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<13> LOC=L24;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<13> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<12> LOC=L23;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<12> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<11> LOC=G30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<11> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<10> LOC=G28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<10> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<9> LOC=G27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<9> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<8> LOC=J26;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<8> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<7> LOC=E28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<7> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<6> LOC=E27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<6> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<5> LOC=H26;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<5> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<4> LOC=H25;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<4> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<3> LOC=D30;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<3> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<2> LOC=D29;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<2> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<1> LOC=D28;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<1> IOSTANDARD = SSTL2_II;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<0> LOC=C27;
Net m_vp_llpi_phys_plat_ddr_controller_fpga_0_DDR_SDRAM_DDR_DQ<0> IOSTANDARD = SSTL2_II;
Net ddrWires_ck_p<0> LOC=AC27;
Net ddrWires_ck_p<0> IOSTANDARD = SSTL2_II;
Net ddrWires_ck_p<1> LOC=AD29;
Net ddrWires_ck_p<1> IOSTANDARD = SSTL2_II;
Net ddrWires_ck_p<2> LOC=AB23;
Net ddrWires_ck_p<2> IOSTANDARD = SSTL2_II;
Net ddrWires_ck_n<0> LOC=AC28;
Net ddrWires_ck_n<0> IOSTANDARD = SSTL2_II;
Net ddrWires_ck_n<1> LOC=AD30;
Net ddrWires_ck_n<1> IOSTANDARD = SSTL2_II;
Net ddrWires_ck_n<2> LOC=AB24;
Net ddrWires_ck_n<2> IOSTANDARD = SSTL2_II;

# DRAM specific constraints

Net */DDR_SDRAM/*rd_data_rise_in* MAXDELAY = 1000 ps;
Net */DDR_SDRAM/*rd_data_fall_in* MAXDELAY = 1000 ps;


