// Seed: 1449596684
`define pp_0 0
module module_0 ();
  reg id_1 = {id_1{1}};
  always @(posedge 1) begin
    id_1 <= id_1;
  end
endmodule
