// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
// Date        : Sat May 11 15:49:07 2024
// Host        : lab817_01 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/zedboard_adrv9002_project/src_HDL/IP_802_11p/edit_IP_802_11p_v1_0.gen/sources_1/bd/block_design_0/ip/block_design_0_constellation_tracker_0_0/block_design_0_constellation_tracker_0_0_sim_netlist.v
// Design      : block_design_0_constellation_tracker_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "block_design_0_constellation_tracker_0_0,constellation_tracker,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "constellation_tracker,Vivado 2023.2.2" *) 
(* NotValidForBitStream *)
module block_design_0_constellation_tracker_0_0
   (RESET,
    CLOCK,
    FFT_IDATA_IN,
    FFT_QDATA_IN,
    FFT_DATA_IN_VALID,
    FFT_DATA_IN_LAST,
    FFT_DATA_IN_FIRST_SYMBOL_MARKER,
    CONSTELLATION_IDATA_OUT,
    CONSTELLATION_QDATA_OUT,
    CONSTELLATION_DATA_OUT_VALID,
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER,
    CONSTELLATION_BPSK_AMPLITUDE_REFERENCE,
    ATAN_CONSTELLATION_IN_STROBE,
    ATAN_CONSTELLATION_IN_I,
    ATAN_CONSTELLATION_IN_Q,
    ATAN_CONSTELLATION_IN_CNTR,
    ATAN_CONSTELLATION_PHASE_OUT_STROBE,
    ATAN_CONSTELLATION_PHASE_OUT,
    ATAN_CONSTELLATION_AMPLITUDE_OUT,
    ATAN_CONSTELLATION_PHASE_OUT_CNTR,
    ROTATION_CONSTELLATION_DATA_IN_STROBE,
    ROTATION_CONSTELLATION_IDATA_IN,
    ROTATION_CONSTELLATION_QDATA_IN,
    ROTATION_CONSTELLATION_PHASE_IN,
    ROTATION_CONSTELLATION_CNTR_IN,
    ROTATION_CONSTELLATION_DATA_OUT_STROBE,
    ROTATION_CONSTELLATION_IDATA_OUT,
    ROTATION_CONSTELLATION_QDATA_OUT,
    ROTATION_CONSTELLATION_DATA_OUT_CNTR);
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input RESET;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLOCK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLOCK, ASSOCIATED_RESET RESET, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_0_CLOCK, INSERT_VIP 0" *) input CLOCK;
  (* x_interface_ignore = "TRUE" *) input [23:0]FFT_IDATA_IN;
  (* x_interface_ignore = "TRUE" *) input [23:0]FFT_QDATA_IN;
  (* x_interface_ignore = "TRUE" *) input FFT_DATA_IN_VALID;
  (* x_interface_ignore = "TRUE" *) input FFT_DATA_IN_LAST;
  (* x_interface_ignore = "TRUE" *) input FFT_DATA_IN_FIRST_SYMBOL_MARKER;
  output [23:0]CONSTELLATION_IDATA_OUT;
  output [23:0]CONSTELLATION_QDATA_OUT;
  output CONSTELLATION_DATA_OUT_VALID;
  output CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER;
  output [23:0]CONSTELLATION_BPSK_AMPLITUDE_REFERENCE;
  output ATAN_CONSTELLATION_IN_STROBE;
  output [23:0]ATAN_CONSTELLATION_IN_I;
  output [23:0]ATAN_CONSTELLATION_IN_Q;
  output [5:0]ATAN_CONSTELLATION_IN_CNTR;
  input ATAN_CONSTELLATION_PHASE_OUT_STROBE;
  input [23:0]ATAN_CONSTELLATION_PHASE_OUT;
  input [23:0]ATAN_CONSTELLATION_AMPLITUDE_OUT;
  input [5:0]ATAN_CONSTELLATION_PHASE_OUT_CNTR;
  output ROTATION_CONSTELLATION_DATA_IN_STROBE;
  output [23:0]ROTATION_CONSTELLATION_IDATA_IN;
  output [23:0]ROTATION_CONSTELLATION_QDATA_IN;
  output [23:0]ROTATION_CONSTELLATION_PHASE_IN;
  output [5:0]ROTATION_CONSTELLATION_CNTR_IN;
  (* x_interface_ignore = "TRUE" *) input ROTATION_CONSTELLATION_DATA_OUT_STROBE;
  (* x_interface_ignore = "TRUE" *) input [23:0]ROTATION_CONSTELLATION_IDATA_OUT;
  (* x_interface_ignore = "TRUE" *) input [23:0]ROTATION_CONSTELLATION_QDATA_OUT;
  (* x_interface_ignore = "TRUE" *) input [5:0]ROTATION_CONSTELLATION_DATA_OUT_CNTR;

  wire [23:0]ATAN_CONSTELLATION_AMPLITUDE_OUT;
  wire [5:0]ATAN_CONSTELLATION_IN_CNTR;
  wire [23:0]ATAN_CONSTELLATION_IN_I;
  wire [23:0]ATAN_CONSTELLATION_IN_Q;
  wire ATAN_CONSTELLATION_IN_STROBE;
  wire [23:0]ATAN_CONSTELLATION_PHASE_OUT;
  wire [5:0]ATAN_CONSTELLATION_PHASE_OUT_CNTR;
  wire ATAN_CONSTELLATION_PHASE_OUT_STROBE;
  wire CLOCK;
  wire [23:0]CONSTELLATION_BPSK_AMPLITUDE_REFERENCE;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER;
  wire CONSTELLATION_DATA_OUT_VALID;
  wire [23:0]CONSTELLATION_IDATA_OUT;
  wire [23:0]CONSTELLATION_QDATA_OUT;
  wire FFT_DATA_IN_FIRST_SYMBOL_MARKER;
  wire FFT_DATA_IN_VALID;
  wire [23:0]FFT_IDATA_IN;
  wire [23:0]FFT_QDATA_IN;
  wire RESET;
  wire [5:0]ROTATION_CONSTELLATION_CNTR_IN;
  wire ROTATION_CONSTELLATION_DATA_IN_STROBE;
  wire [5:0]ROTATION_CONSTELLATION_DATA_OUT_CNTR;
  wire ROTATION_CONSTELLATION_DATA_OUT_STROBE;
  wire [23:0]ROTATION_CONSTELLATION_IDATA_IN;
  wire [23:0]ROTATION_CONSTELLATION_IDATA_OUT;
  wire [23:0]ROTATION_CONSTELLATION_PHASE_IN;
  wire [23:0]ROTATION_CONSTELLATION_QDATA_IN;
  wire [23:0]ROTATION_CONSTELLATION_QDATA_OUT;

  block_design_0_constellation_tracker_0_0_constellation_tracker U0
       (.ATAN_CONSTELLATION_AMPLITUDE_OUT(ATAN_CONSTELLATION_AMPLITUDE_OUT),
        .ATAN_CONSTELLATION_IN_CNTR(ATAN_CONSTELLATION_IN_CNTR),
        .ATAN_CONSTELLATION_IN_I(ATAN_CONSTELLATION_IN_I),
        .ATAN_CONSTELLATION_IN_Q(ATAN_CONSTELLATION_IN_Q),
        .ATAN_CONSTELLATION_IN_STROBE(ATAN_CONSTELLATION_IN_STROBE),
        .ATAN_CONSTELLATION_PHASE_OUT(ATAN_CONSTELLATION_PHASE_OUT),
        .ATAN_CONSTELLATION_PHASE_OUT_CNTR(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ATAN_CONSTELLATION_PHASE_OUT_STROBE(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .CLOCK(CLOCK),
        .CONSTELLATION_BPSK_AMPLITUDE_REFERENCE(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE),
        .CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER),
        .CONSTELLATION_DATA_OUT_VALID(CONSTELLATION_DATA_OUT_VALID),
        .CONSTELLATION_IDATA_OUT(CONSTELLATION_IDATA_OUT),
        .CONSTELLATION_QDATA_OUT(CONSTELLATION_QDATA_OUT),
        .FFT_DATA_IN_FIRST_SYMBOL_MARKER(FFT_DATA_IN_FIRST_SYMBOL_MARKER),
        .FFT_DATA_IN_VALID(FFT_DATA_IN_VALID),
        .FFT_IDATA_IN(FFT_IDATA_IN),
        .FFT_QDATA_IN(FFT_QDATA_IN),
        .RESET(RESET),
        .ROTATION_CONSTELLATION_CNTR_IN(ROTATION_CONSTELLATION_CNTR_IN),
        .ROTATION_CONSTELLATION_DATA_IN_STROBE(ROTATION_CONSTELLATION_DATA_IN_STROBE),
        .ROTATION_CONSTELLATION_DATA_OUT_CNTR(ROTATION_CONSTELLATION_DATA_OUT_CNTR),
        .ROTATION_CONSTELLATION_DATA_OUT_STROBE(ROTATION_CONSTELLATION_DATA_OUT_STROBE),
        .ROTATION_CONSTELLATION_IDATA_IN(ROTATION_CONSTELLATION_IDATA_IN),
        .ROTATION_CONSTELLATION_IDATA_OUT(ROTATION_CONSTELLATION_IDATA_OUT),
        .ROTATION_CONSTELLATION_PHASE_IN(ROTATION_CONSTELLATION_PHASE_IN),
        .ROTATION_CONSTELLATION_QDATA_IN(ROTATION_CONSTELLATION_QDATA_IN),
        .ROTATION_CONSTELLATION_QDATA_OUT(ROTATION_CONSTELLATION_QDATA_OUT));
endmodule

(* ORIG_REF_NAME = "constellation_tracker" *) 
module block_design_0_constellation_tracker_0_0_constellation_tracker
   (CONSTELLATION_IDATA_OUT,
    CONSTELLATION_QDATA_OUT,
    CONSTELLATION_BPSK_AMPLITUDE_REFERENCE,
    ATAN_CONSTELLATION_IN_I,
    ATAN_CONSTELLATION_IN_Q,
    ATAN_CONSTELLATION_IN_CNTR,
    ROTATION_CONSTELLATION_IDATA_IN,
    ROTATION_CONSTELLATION_QDATA_IN,
    ROTATION_CONSTELLATION_PHASE_IN,
    ROTATION_CONSTELLATION_CNTR_IN,
    CONSTELLATION_DATA_OUT_VALID,
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER,
    ATAN_CONSTELLATION_IN_STROBE,
    ROTATION_CONSTELLATION_DATA_IN_STROBE,
    FFT_DATA_IN_VALID,
    RESET,
    ATAN_CONSTELLATION_PHASE_OUT_STROBE,
    ROTATION_CONSTELLATION_DATA_OUT_STROBE,
    ROTATION_CONSTELLATION_DATA_OUT_CNTR,
    ATAN_CONSTELLATION_PHASE_OUT,
    ROTATION_CONSTELLATION_IDATA_OUT,
    ROTATION_CONSTELLATION_QDATA_OUT,
    CLOCK,
    FFT_DATA_IN_FIRST_SYMBOL_MARKER,
    ATAN_CONSTELLATION_AMPLITUDE_OUT,
    ATAN_CONSTELLATION_PHASE_OUT_CNTR,
    FFT_IDATA_IN,
    FFT_QDATA_IN);
  output [23:0]CONSTELLATION_IDATA_OUT;
  output [23:0]CONSTELLATION_QDATA_OUT;
  output [23:0]CONSTELLATION_BPSK_AMPLITUDE_REFERENCE;
  output [23:0]ATAN_CONSTELLATION_IN_I;
  output [23:0]ATAN_CONSTELLATION_IN_Q;
  output [5:0]ATAN_CONSTELLATION_IN_CNTR;
  output [23:0]ROTATION_CONSTELLATION_IDATA_IN;
  output [23:0]ROTATION_CONSTELLATION_QDATA_IN;
  output [23:0]ROTATION_CONSTELLATION_PHASE_IN;
  output [5:0]ROTATION_CONSTELLATION_CNTR_IN;
  output CONSTELLATION_DATA_OUT_VALID;
  output CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER;
  output ATAN_CONSTELLATION_IN_STROBE;
  output ROTATION_CONSTELLATION_DATA_IN_STROBE;
  input FFT_DATA_IN_VALID;
  input RESET;
  input ATAN_CONSTELLATION_PHASE_OUT_STROBE;
  input ROTATION_CONSTELLATION_DATA_OUT_STROBE;
  input [5:0]ROTATION_CONSTELLATION_DATA_OUT_CNTR;
  input [23:0]ATAN_CONSTELLATION_PHASE_OUT;
  input [23:0]ROTATION_CONSTELLATION_IDATA_OUT;
  input [23:0]ROTATION_CONSTELLATION_QDATA_OUT;
  input CLOCK;
  input FFT_DATA_IN_FIRST_SYMBOL_MARKER;
  input [23:0]ATAN_CONSTELLATION_AMPLITUDE_OUT;
  input [5:0]ATAN_CONSTELLATION_PHASE_OUT_CNTR;
  input [23:0]FFT_IDATA_IN;
  input [23:0]FFT_QDATA_IN;

  wire [23:0]ATAN_CONSTELLATION_AMPLITUDE_OUT;
  wire [5:0]ATAN_CONSTELLATION_IN_CNTR;
  wire \ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ;
  wire [23:0]ATAN_CONSTELLATION_IN_I;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_1_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_2_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_3_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_4_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__0_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_1_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_2_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_3_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_4_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__1_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_1_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_2_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_3_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_4_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__2_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_1_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_2_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_3_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_4_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__3_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_1_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_2_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_3_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_4_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry__4_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_19_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_1_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_20_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_7;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_22_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_23_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_24_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_25_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_2_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_3_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_4_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_0;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_1;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_2;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_3;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_4;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_5;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_6;
  wire ATAN_CONSTELLATION_IN_I0__21_carry_n_7;
  wire [23:0]ATAN_CONSTELLATION_IN_I0_in;
  wire \ATAN_CONSTELLATION_IN_I[0]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[10]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[11]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[12]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[13]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[14]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[15]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[16]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[17]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[18]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[19]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[1]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[20]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[21]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[22]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[23]_i_3_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[23]_i_5_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[2]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[3]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[4]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[5]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[6]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[7]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[8]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_I[9]_i_2_n_0 ;
  wire [23:0]ATAN_CONSTELLATION_IN_Q;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_4_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_11_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_12_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_13_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_14_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_15_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_16_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_17_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_18_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_19_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_21_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_22_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_23_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_24_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_5_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_6_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_7_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_8_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_7;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_0;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_1;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_2;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_3;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_4;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_5;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_6;
  wire ATAN_CONSTELLATION_IN_Q0__21_carry_n_7;
  wire \ATAN_CONSTELLATION_IN_Q[0]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[0]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[10]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[10]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[11]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[11]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[12]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[12]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[13]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[13]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[14]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[14]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[15]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[15]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[16]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[16]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[17]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[17]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[18]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[18]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[19]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[19]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[1]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[1]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[20]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[20]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[21]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[21]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[22]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[22]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[23]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[2]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[2]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[3]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[3]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[4]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[4]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[5]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[5]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[6]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[6]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[7]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[7]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[8]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[8]_i_2_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[9]_i_1_n_0 ;
  wire \ATAN_CONSTELLATION_IN_Q[9]_i_2_n_0 ;
  wire ATAN_CONSTELLATION_IN_STROBE;
  wire ATAN_CONSTELLATION_IN_STROBE_i_1_n_0;
  wire ATAN_CONSTELLATION_IN_STROBE_i_2_n_0;
  wire [23:0]ATAN_CONSTELLATION_PHASE_OUT;
  wire [5:0]ATAN_CONSTELLATION_PHASE_OUT_CNTR;
  wire ATAN_CONSTELLATION_PHASE_OUT_STROBE;
  wire CHANNEL_RESPONSE_AMPLITUDE;
  wire CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0;
  wire CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0;
  wire CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0;
  wire CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__0_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__10_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__11_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__12_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__13_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__14_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__15_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__16_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__17_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__18_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__19_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__20_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__21_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__22_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__23_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__24_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__25_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__26_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__27_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__28_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__29_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__30_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__31_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__32_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__33_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__34_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__35_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__36_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__37_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__38_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__39_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__40_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__41_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__42_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__43_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__44_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__45_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__46_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__8_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0__9_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_15_0_0_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_1;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_2;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_4;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_5;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_8_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_9_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__0_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__10_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__11_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_1;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_2;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_4;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_5;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__12_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__13_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__14_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__15_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_1;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_2;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_4;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_5;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__16_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__17_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__18_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__19_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_2;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_5;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__20_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_1;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_2;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_5;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_8_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__21_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__22_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_1;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_2;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_4;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_5;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_1;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_2;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_3;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_4;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_5;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_6;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_7;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_4_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_5_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_6_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_7_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__8_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0__9_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0_i_1_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0_i_3_n_0;
  wire CHANNEL_RESPONSE_I_reg_0_31_0_0_n_0;
  wire CHANNEL_RESPONSE_PHASE0_out;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[0]_i_1_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_1_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_3_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[2]_i_1_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[3]_i_1_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_1_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_2_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_2_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_3_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[5] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_1_n_0 ;
  wire \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_2_n_0 ;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_11_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_12_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_13_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_4_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_6_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_4_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_6_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_4_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_6_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_4_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_6_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_4_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_6_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_4_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_6_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_4_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_6_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_2;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_0;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_1;
  wire CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__0_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__10_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__11_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__12_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__13_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__14_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__15_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__16_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__17_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__18_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__19_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__20_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__21_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__22_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__23_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__24_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__25_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__26_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__27_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__28_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__29_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__30_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__31_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__32_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__33_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__34_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__35_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__36_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__37_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__38_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__39_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__40_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__41_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__42_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__43_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__44_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__45_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__46_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__8_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0__9_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_15_0_0_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_1;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_4;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_5;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_8_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_1;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_4;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_5;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_1;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_4;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_5;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_5;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_1;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_5;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_8_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_1;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_4;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_5;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_1;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_2;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_3;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_4;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_5;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_6;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_7;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_4_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_5_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_6_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_7_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_1_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_2_n_0;
  wire CHANNEL_RESPONSE_Q_reg_0_31_0_0_n_0;
  wire CLOCK;
  wire [23:0]CONSTELLATION_BPSK_AMPLITUDE_REFERENCE;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[0]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[10]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[11]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[12]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[13]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[14]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[15]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[16]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[17]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[18]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[19]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[1]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[20]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[21]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[22]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[23]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[2]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[3]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[4]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[5]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[6]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[7]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[8]_i_1_n_0 ;
  wire \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[9]_i_1_n_0 ;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_1_n_0;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_2_n_0;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_3_n_0;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_4_n_0;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_5_n_0;
  wire CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_6_n_0;
  wire CONSTELLATION_DATA_OUT_VALID;
  wire CONSTELLATION_DATA_OUT_VALID_i_1_n_0;
  wire CONSTELLATION_IDATA_LAST_HALF_BUFFER;
  wire CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0;
  wire CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0;
  wire CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0;
  wire CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0;
  wire CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0;
  wire CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_6_n_0;
  wire [23:0]CONSTELLATION_IDATA_OUT;
  wire \CONSTELLATION_IDATA_OUT[0]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[10]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[11]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[12]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[13]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[14]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[15]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[16]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[17]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[18]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[19]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[1]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[20]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[21]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[22]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[23]_i_2_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[23]_i_3_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[23]_i_4_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[2]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[3]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[4]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[5]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[6]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[7]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[8]_i_1_n_0 ;
  wire \CONSTELLATION_IDATA_OUT[9]_i_1_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_2_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[1]_i_1_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[2]_i_1_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_1_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_2_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_1_n_0 ;
  wire \CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_2_n_0 ;
  wire [4:0]CONSTELLATION_OUT_LAST_HALF_CNTR__1;
  wire [23:0]CONSTELLATION_QDATA_OUT;
  wire \CONSTELLATION_QDATA_OUT[0]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[10]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[11]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[12]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[13]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[14]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[15]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[16]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[17]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[18]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[19]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[1]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[20]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[21]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[22]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[23]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[2]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[3]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[4]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[5]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[6]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[7]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[8]_i_1_n_0 ;
  wire \CONSTELLATION_QDATA_OUT[9]_i_1_n_0 ;
  wire FFT_DATA_IN_FIRST_SYMBOL_MARKER;
  wire FFT_DATA_IN_VALID;
  wire FFT_DATA_IN_VALID_BUFFER;
  wire [23:0]FFT_IDATA_IN;
  wire [23:0]FFT_QDATA_IN;
  wire \FSM_onehot_STATE[0]_i_1_n_0 ;
  wire \FSM_onehot_STATE[1]_i_1_n_0 ;
  wire \FSM_onehot_STATE[3]_i_1_n_0 ;
  wire \FSM_onehot_STATE[3]_i_2_n_0 ;
  wire \FSM_onehot_STATE_reg_n_0_[0] ;
  wire \FSM_onehot_STATE_reg_n_0_[1] ;
  wire [23:0]IDATA_BUFFER;
  wire \IDATA_BUFFER[23]_i_1_n_0 ;
  wire [5:0]INPUT_DATA_CNTR;
  wire INPUT_DATA_CNTR1;
  wire \INPUT_DATA_CNTR[0]_i_1_n_0 ;
  wire \INPUT_DATA_CNTR[1]_i_1_n_0 ;
  wire \INPUT_DATA_CNTR[2]_i_1_n_0 ;
  wire \INPUT_DATA_CNTR[3]_i_1_n_0 ;
  wire \INPUT_DATA_CNTR[4]_i_1_n_0 ;
  wire \INPUT_DATA_CNTR[5]_i_1_n_0 ;
  wire \INPUT_DATA_CNTR[5]_i_2_n_0 ;
  wire \INPUT_DATA_CNTR[5]_i_4_n_0 ;
  wire \INPUT_DATA_CNTR[5]_i_5_n_0 ;
  wire \INPUT_DATA_CNTR[5]_i_6_n_0 ;
  wire \INPUT_DATA_CNTR[5]_i_7_n_0 ;
  wire INPUT_DATA_VALID;
  wire INPUT_DATA_VALID_i_1_n_0;
  wire \INPUT_FFT_CNTR[0]_i_1_n_0 ;
  wire \INPUT_FFT_CNTR[1]_i_1_n_0 ;
  wire \INPUT_FFT_CNTR[2]_i_1_n_0 ;
  wire \INPUT_FFT_CNTR[3]_i_1_n_0 ;
  wire \INPUT_FFT_CNTR[4]_i_1_n_0 ;
  wire \INPUT_FFT_CNTR[5]_i_1_n_0 ;
  wire \INPUT_FFT_CNTR[5]_i_2_n_0 ;
  wire \INPUT_FFT_CNTR[6]_inv_i_1_n_0 ;
  wire \INPUT_FFT_CNTR_reg_n_0_[0] ;
  wire \INPUT_FFT_CNTR_reg_n_0_[1] ;
  wire \INPUT_FFT_CNTR_reg_n_0_[2] ;
  wire \INPUT_FFT_CNTR_reg_n_0_[3] ;
  wire \INPUT_FFT_CNTR_reg_n_0_[4] ;
  wire \INPUT_FFT_CNTR_reg_n_0_[5] ;
  wire \OFDM_SYMBOL_CNTR[0]_i_1_n_0 ;
  wire \OFDM_SYMBOL_CNTR[0]_i_4_n_0 ;
  wire [12:0]OFDM_SYMBOL_CNTR_reg;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_0 ;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_1 ;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_2 ;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_3 ;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_4 ;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_5 ;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_6 ;
  wire \OFDM_SYMBOL_CNTR_reg[0]_i_3_n_7 ;
  wire \OFDM_SYMBOL_CNTR_reg[12]_i_1_n_7 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_0 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_1 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_2 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_3 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_4 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_5 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_6 ;
  wire \OFDM_SYMBOL_CNTR_reg[4]_i_1_n_7 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_0 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_1 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_2 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_3 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_4 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_5 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_6 ;
  wire \OFDM_SYMBOL_CNTR_reg[8]_i_1_n_7 ;
  wire [25:0]PILOT_I_ACCUMULATOR;
  wire \PILOT_I_ACCUMULATOR[11]_i_10_n_0 ;
  wire \PILOT_I_ACCUMULATOR[11]_i_11_n_0 ;
  wire \PILOT_I_ACCUMULATOR[11]_i_4_n_0 ;
  wire \PILOT_I_ACCUMULATOR[11]_i_5_n_0 ;
  wire \PILOT_I_ACCUMULATOR[11]_i_6_n_0 ;
  wire \PILOT_I_ACCUMULATOR[11]_i_7_n_0 ;
  wire \PILOT_I_ACCUMULATOR[11]_i_8_n_0 ;
  wire \PILOT_I_ACCUMULATOR[11]_i_9_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_10_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_11_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_4_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_5_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_6_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_7_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_8_n_0 ;
  wire \PILOT_I_ACCUMULATOR[15]_i_9_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_10_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_11_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_4_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_5_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_6_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_7_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_8_n_0 ;
  wire \PILOT_I_ACCUMULATOR[19]_i_9_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_10_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_11_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_4_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_5_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_6_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_7_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_8_n_0 ;
  wire \PILOT_I_ACCUMULATOR[23]_i_9_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_10_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_11_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_1_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_3_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_4_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_7_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_8_n_0 ;
  wire \PILOT_I_ACCUMULATOR[25]_i_9_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_10_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_11_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_4_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_5_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_6_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_7_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_8_n_0 ;
  wire \PILOT_I_ACCUMULATOR[3]_i_9_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_10_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_11_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_4_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_5_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_6_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_7_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_8_n_0 ;
  wire \PILOT_I_ACCUMULATOR[7]_i_9_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_2_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[11]_i_3_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_2_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[15]_i_3_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_2_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[19]_i_3_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_2_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[23]_i_3_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[25]_i_5_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[25]_i_5_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[25]_i_5_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[25]_i_6_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[25]_i_6_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[25]_i_6_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_2_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[3]_i_3_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_2_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_0 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_1 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_2 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_3 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_4 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_5 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_6 ;
  wire \PILOT_I_ACCUMULATOR_reg[7]_i_3_n_7 ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[0] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[10] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[11] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[12] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[13] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[14] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[15] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[16] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[17] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[18] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[19] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[1] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[20] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[21] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[22] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[23] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[24] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[25] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[2] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[3] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[4] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[5] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[6] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[7] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[8] ;
  wire \PILOT_I_ACCUMULATOR_reg_n_0_[9] ;
  wire \PILOT_PHASE[23]_i_1_n_0 ;
  wire [23:0]PILOT_PHASE__0;
  wire \PILOT_POLARITY_CNTR[0]_i_1_n_0 ;
  wire \PILOT_POLARITY_CNTR[1]_i_1_n_0 ;
  wire \PILOT_POLARITY_CNTR[2]_i_1_n_0 ;
  wire \PILOT_POLARITY_CNTR[2]_i_2_n_0 ;
  wire \PILOT_POLARITY_CNTR[3]_i_1_n_0 ;
  wire \PILOT_POLARITY_CNTR[3]_i_2_n_0 ;
  wire \PILOT_POLARITY_CNTR[4]_i_1_n_0 ;
  wire \PILOT_POLARITY_CNTR[4]_i_2_n_0 ;
  wire \PILOT_POLARITY_CNTR[5]_i_1_n_0 ;
  wire \PILOT_POLARITY_CNTR[5]_i_2_n_0 ;
  wire \PILOT_POLARITY_CNTR[5]_i_3_n_0 ;
  wire \PILOT_POLARITY_CNTR[6]_i_1_n_0 ;
  wire \PILOT_POLARITY_CNTR[6]_i_2_n_0 ;
  wire \PILOT_POLARITY_CNTR[6]_i_3_n_0 ;
  wire \PILOT_POLARITY_CNTR[6]_i_4_n_0 ;
  wire \PILOT_POLARITY_CNTR[6]_i_5_n_0 ;
  wire \PILOT_POLARITY_CNTR_reg_n_0_[0] ;
  wire \PILOT_POLARITY_CNTR_reg_n_0_[1] ;
  wire \PILOT_POLARITY_CNTR_reg_n_0_[2] ;
  wire \PILOT_POLARITY_CNTR_reg_n_0_[3] ;
  wire \PILOT_POLARITY_CNTR_reg_n_0_[4] ;
  wire \PILOT_POLARITY_CNTR_reg_n_0_[5] ;
  wire \PILOT_POLARITY_CNTR_reg_n_0_[6] ;
  wire PILOT_POLARITY__0;
  wire PILOT_POLARITY_i_1_n_0;
  wire PILOT_POLARITY_i_2_n_0;
  wire PILOT_POLARITY_i_3_n_0;
  wire PILOT_POLARITY_i_4_n_0;
  wire PILOT_POLARITY_i_5_n_0;
  wire [25:0]PILOT_Q_ACCUMULATOR;
  wire \PILOT_Q_ACCUMULATOR[11]_i_10_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[11]_i_11_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[11]_i_4_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[11]_i_5_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[11]_i_6_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[11]_i_7_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[11]_i_8_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[11]_i_9_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_10_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_11_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_4_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_5_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_6_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_7_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_8_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[15]_i_9_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_10_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_11_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_4_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_5_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_6_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_7_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_8_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[19]_i_9_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_10_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_11_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_4_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_5_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_6_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_7_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_8_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[23]_i_9_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[25]_i_4_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[25]_i_5_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[25]_i_6_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[25]_i_7_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[25]_i_8_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_10_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_11_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_4_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_5_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_6_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_7_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_8_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[3]_i_9_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_10_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_11_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_4_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_5_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_6_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_7_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_8_n_0 ;
  wire \PILOT_Q_ACCUMULATOR[7]_i_9_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_0 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_1 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_2 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_3 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_4 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_5 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_6 ;
  wire \PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_7 ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[0] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[10] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[11] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[12] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[13] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[14] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[15] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[16] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[17] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[18] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[19] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[1] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[20] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[21] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[22] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[23] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[24] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[25] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[2] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[3] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[4] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[5] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[6] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[7] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[8] ;
  wire \PILOT_Q_ACCUMULATOR_reg_n_0_[9] ;
  wire [23:0]QDATA_BUFFER;
  wire RESET;
  wire [5:0]ROTATION_CONSTELLATION_CNTR_IN;
  wire ROTATION_CONSTELLATION_DATA_IN_STROBE;
  wire ROTATION_CONSTELLATION_DATA_IN_STROBE_i_1_n_0;
  wire [5:0]ROTATION_CONSTELLATION_DATA_OUT_CNTR;
  wire ROTATION_CONSTELLATION_DATA_OUT_STROBE;
  wire [23:0]ROTATION_CONSTELLATION_IDATA_IN;
  wire \ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ;
  wire [23:0]ROTATION_CONSTELLATION_IDATA_OUT;
  wire [23:0]ROTATION_CONSTELLATION_PHASE_IN;
  wire \ROTATION_CONSTELLATION_PHASE_IN[11]_i_2_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[11]_i_3_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[11]_i_4_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[11]_i_5_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[15]_i_2_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[15]_i_3_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[15]_i_4_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[15]_i_5_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[19]_i_2_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[19]_i_3_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[19]_i_4_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[19]_i_5_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[23]_i_2_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[23]_i_3_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[23]_i_4_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[23]_i_5_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[3]_i_2_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[3]_i_3_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[3]_i_4_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[7]_i_2_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[7]_i_3_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[7]_i_4_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN[7]_i_5_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_1 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_2 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_3 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_4 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_5 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_6 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_7 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_1 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_2 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_3 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_4 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_5 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_6 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_7 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_1 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_2 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_3 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_4 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_5 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_6 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_7 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_1 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_2 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_3 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_4 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_5 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_6 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_7 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_1 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_2 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_3 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_4 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_5 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_6 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_7 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_0 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_1 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_2 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_3 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_4 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_5 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_6 ;
  wire \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_7 ;
  wire [23:0]ROTATION_CONSTELLATION_QDATA_IN;
  wire [23:0]ROTATION_CONSTELLATION_QDATA_OUT;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__0_n_1;
  wire i__carry__0_i_5__0_n_2;
  wire i__carry__0_i_5__0_n_3;
  wire i__carry__0_i_5__0_n_4;
  wire i__carry__0_i_5__0_n_5;
  wire i__carry__0_i_5__0_n_6;
  wire i__carry__0_i_5__0_n_7;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry__0_i_5__1_n_1;
  wire i__carry__0_i_5__1_n_2;
  wire i__carry__0_i_5__1_n_3;
  wire i__carry__0_i_5__1_n_4;
  wire i__carry__0_i_5__1_n_5;
  wire i__carry__0_i_5__1_n_6;
  wire i__carry__0_i_5__1_n_7;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_5_n_1;
  wire i__carry__0_i_5_n_2;
  wire i__carry__0_i_5_n_3;
  wire i__carry__0_i_5_n_4;
  wire i__carry__0_i_5_n_5;
  wire i__carry__0_i_5_n_6;
  wire i__carry__0_i_5_n_7;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6__1_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__0_i_7__1_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8__0_n_0;
  wire i__carry__0_i_8__1_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9__0_n_0;
  wire i__carry__0_i_9__1_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5__0_n_1;
  wire i__carry__1_i_5__0_n_2;
  wire i__carry__1_i_5__0_n_3;
  wire i__carry__1_i_5__0_n_4;
  wire i__carry__1_i_5__0_n_5;
  wire i__carry__1_i_5__0_n_6;
  wire i__carry__1_i_5__0_n_7;
  wire i__carry__1_i_5__1_n_0;
  wire i__carry__1_i_5__1_n_1;
  wire i__carry__1_i_5__1_n_2;
  wire i__carry__1_i_5__1_n_3;
  wire i__carry__1_i_5__1_n_4;
  wire i__carry__1_i_5__1_n_5;
  wire i__carry__1_i_5__1_n_6;
  wire i__carry__1_i_5__1_n_7;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_5_n_1;
  wire i__carry__1_i_5_n_2;
  wire i__carry__1_i_5_n_3;
  wire i__carry__1_i_5_n_4;
  wire i__carry__1_i_5_n_5;
  wire i__carry__1_i_5_n_6;
  wire i__carry__1_i_5_n_7;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_6__1_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7__0_n_0;
  wire i__carry__1_i_7__1_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8__0_n_0;
  wire i__carry__1_i_8__1_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__1_i_9__0_n_0;
  wire i__carry__1_i_9__1_n_0;
  wire i__carry__1_i_9_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5__0_n_0;
  wire i__carry__2_i_5__0_n_1;
  wire i__carry__2_i_5__0_n_2;
  wire i__carry__2_i_5__0_n_3;
  wire i__carry__2_i_5__0_n_4;
  wire i__carry__2_i_5__0_n_5;
  wire i__carry__2_i_5__0_n_6;
  wire i__carry__2_i_5__0_n_7;
  wire i__carry__2_i_5__1_n_0;
  wire i__carry__2_i_5__1_n_1;
  wire i__carry__2_i_5__1_n_2;
  wire i__carry__2_i_5__1_n_3;
  wire i__carry__2_i_5__1_n_4;
  wire i__carry__2_i_5__1_n_5;
  wire i__carry__2_i_5__1_n_6;
  wire i__carry__2_i_5__1_n_7;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_5_n_1;
  wire i__carry__2_i_5_n_2;
  wire i__carry__2_i_5_n_3;
  wire i__carry__2_i_5_n_4;
  wire i__carry__2_i_5_n_5;
  wire i__carry__2_i_5_n_6;
  wire i__carry__2_i_5_n_7;
  wire i__carry__2_i_6__0_n_0;
  wire i__carry__2_i_6__1_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7__0_n_0;
  wire i__carry__2_i_7__1_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8__0_n_0;
  wire i__carry__2_i_8__1_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__2_i_9__0_n_0;
  wire i__carry__2_i_9__1_n_0;
  wire i__carry__2_i_9_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_1__1_n_0;
  wire i__carry__3_i_1__2_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_2__1_n_0;
  wire i__carry__3_i_2__2_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3__0_n_0;
  wire i__carry__3_i_3__1_n_0;
  wire i__carry__3_i_3__2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4__0_n_0;
  wire i__carry__3_i_4__1_n_0;
  wire i__carry__3_i_4__2_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__3_i_5__0_n_0;
  wire i__carry__3_i_5__0_n_1;
  wire i__carry__3_i_5__0_n_2;
  wire i__carry__3_i_5__0_n_3;
  wire i__carry__3_i_5__0_n_4;
  wire i__carry__3_i_5__0_n_5;
  wire i__carry__3_i_5__0_n_6;
  wire i__carry__3_i_5__0_n_7;
  wire i__carry__3_i_5__1_n_2;
  wire i__carry__3_i_5__1_n_3;
  wire i__carry__3_i_5__1_n_5;
  wire i__carry__3_i_5__1_n_6;
  wire i__carry__3_i_5__1_n_7;
  wire i__carry__3_i_5_n_0;
  wire i__carry__3_i_5_n_1;
  wire i__carry__3_i_5_n_2;
  wire i__carry__3_i_5_n_3;
  wire i__carry__3_i_5_n_4;
  wire i__carry__3_i_5_n_5;
  wire i__carry__3_i_5_n_6;
  wire i__carry__3_i_5_n_7;
  wire i__carry__3_i_6__0_n_0;
  wire i__carry__3_i_6__1_n_0;
  wire i__carry__3_i_6_n_0;
  wire i__carry__3_i_7__0_n_0;
  wire i__carry__3_i_7__1_n_0;
  wire i__carry__3_i_7_n_0;
  wire i__carry__3_i_8__0_n_0;
  wire i__carry__3_i_8__1_n_0;
  wire i__carry__3_i_8_n_0;
  wire i__carry__3_i_9__0_n_0;
  wire i__carry__3_i_9_n_0;
  wire i__carry__4_i_1__0_n_0;
  wire i__carry__4_i_1__1_n_0;
  wire i__carry__4_i_1__2_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2__0_n_0;
  wire i__carry__4_i_2__1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3__0_n_0;
  wire i__carry__4_i_3__1_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4__0_n_7;
  wire i__carry__4_i_4__1_n_0;
  wire i__carry__4_i_4_n_7;
  wire i__carry__4_i_5__0_n_0;
  wire i__carry__4_i_5__1_n_0;
  wire i__carry__4_i_5_n_0;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_10__1_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11__0_n_0;
  wire i__carry_i_11__1_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12__0_n_0;
  wire i__carry_i_12__1_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_13__0_n_0;
  wire i__carry_i_13__1_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14__0_n_0;
  wire i__carry_i_14__1_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15__0_n_0;
  wire i__carry_i_15__1_n_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_16__0_n_0;
  wire i__carry_i_16__1_n_0;
  wire i__carry_i_16_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__0_n_1;
  wire i__carry_i_6__0_n_2;
  wire i__carry_i_6__0_n_3;
  wire i__carry_i_6__0_n_4;
  wire i__carry_i_6__0_n_5;
  wire i__carry_i_6__0_n_6;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__1_n_1;
  wire i__carry_i_6__1_n_2;
  wire i__carry_i_6__1_n_3;
  wire i__carry_i_6__1_n_4;
  wire i__carry_i_6__1_n_5;
  wire i__carry_i_6__1_n_6;
  wire i__carry_i_6_n_0;
  wire i__carry_i_6_n_1;
  wire i__carry_i_6_n_2;
  wire i__carry_i_6_n_3;
  wire i__carry_i_6_n_4;
  wire i__carry_i_6_n_5;
  wire i__carry_i_6_n_6;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__0_n_1;
  wire i__carry_i_7__0_n_2;
  wire i__carry_i_7__0_n_3;
  wire i__carry_i_7__0_n_4;
  wire i__carry_i_7__0_n_5;
  wire i__carry_i_7__0_n_6;
  wire i__carry_i_7__0_n_7;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__1_n_1;
  wire i__carry_i_7__1_n_2;
  wire i__carry_i_7__1_n_3;
  wire i__carry_i_7__1_n_4;
  wire i__carry_i_7__1_n_5;
  wire i__carry_i_7__1_n_6;
  wire i__carry_i_7__1_n_7;
  wire i__carry_i_7_n_0;
  wire i__carry_i_7_n_1;
  wire i__carry_i_7_n_2;
  wire i__carry_i_7_n_3;
  wire i__carry_i_7_n_4;
  wire i__carry_i_7_n_5;
  wire i__carry_i_7_n_6;
  wire i__carry_i_7_n_7;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9__1_n_0;
  wire i__carry_i_9_n_0;
  wire in;
  wire [23:0]in30;
  wire p_0_in8_out;
  wire p_0_in__1;
  wire p_1_in;
  wire p_1_in_0;
  wire [23:0]p_1_out;
  wire [23:0]p_1_out_1;
  wire \p_1_out_inferred__10/i__carry__0_n_0 ;
  wire \p_1_out_inferred__10/i__carry__0_n_1 ;
  wire \p_1_out_inferred__10/i__carry__0_n_2 ;
  wire \p_1_out_inferred__10/i__carry__0_n_3 ;
  wire \p_1_out_inferred__10/i__carry__0_n_4 ;
  wire \p_1_out_inferred__10/i__carry__0_n_5 ;
  wire \p_1_out_inferred__10/i__carry__0_n_6 ;
  wire \p_1_out_inferred__10/i__carry__0_n_7 ;
  wire \p_1_out_inferred__10/i__carry__1_n_0 ;
  wire \p_1_out_inferred__10/i__carry__1_n_1 ;
  wire \p_1_out_inferred__10/i__carry__1_n_2 ;
  wire \p_1_out_inferred__10/i__carry__1_n_3 ;
  wire \p_1_out_inferred__10/i__carry__1_n_4 ;
  wire \p_1_out_inferred__10/i__carry__1_n_5 ;
  wire \p_1_out_inferred__10/i__carry__1_n_6 ;
  wire \p_1_out_inferred__10/i__carry__1_n_7 ;
  wire \p_1_out_inferred__10/i__carry__2_n_0 ;
  wire \p_1_out_inferred__10/i__carry__2_n_1 ;
  wire \p_1_out_inferred__10/i__carry__2_n_2 ;
  wire \p_1_out_inferred__10/i__carry__2_n_3 ;
  wire \p_1_out_inferred__10/i__carry__2_n_4 ;
  wire \p_1_out_inferred__10/i__carry__2_n_5 ;
  wire \p_1_out_inferred__10/i__carry__2_n_6 ;
  wire \p_1_out_inferred__10/i__carry__2_n_7 ;
  wire \p_1_out_inferred__10/i__carry__3_n_0 ;
  wire \p_1_out_inferred__10/i__carry__3_n_1 ;
  wire \p_1_out_inferred__10/i__carry__3_n_2 ;
  wire \p_1_out_inferred__10/i__carry__3_n_3 ;
  wire \p_1_out_inferred__10/i__carry__3_n_4 ;
  wire \p_1_out_inferred__10/i__carry__3_n_5 ;
  wire \p_1_out_inferred__10/i__carry__3_n_6 ;
  wire \p_1_out_inferred__10/i__carry__3_n_7 ;
  wire \p_1_out_inferred__10/i__carry__4_n_1 ;
  wire \p_1_out_inferred__10/i__carry__4_n_2 ;
  wire \p_1_out_inferred__10/i__carry__4_n_3 ;
  wire \p_1_out_inferred__10/i__carry__4_n_6 ;
  wire \p_1_out_inferred__10/i__carry__4_n_7 ;
  wire \p_1_out_inferred__10/i__carry_n_0 ;
  wire \p_1_out_inferred__10/i__carry_n_1 ;
  wire \p_1_out_inferred__10/i__carry_n_2 ;
  wire \p_1_out_inferred__10/i__carry_n_3 ;
  wire \p_1_out_inferred__10/i__carry_n_4 ;
  wire \p_1_out_inferred__10/i__carry_n_5 ;
  wire \p_1_out_inferred__10/i__carry_n_6 ;
  wire \p_1_out_inferred__10/i__carry_n_7 ;
  wire \p_1_out_inferred__17/i__carry__0_n_0 ;
  wire \p_1_out_inferred__17/i__carry__0_n_1 ;
  wire \p_1_out_inferred__17/i__carry__0_n_2 ;
  wire \p_1_out_inferred__17/i__carry__0_n_3 ;
  wire \p_1_out_inferred__17/i__carry__0_n_4 ;
  wire \p_1_out_inferred__17/i__carry__0_n_5 ;
  wire \p_1_out_inferred__17/i__carry__0_n_6 ;
  wire \p_1_out_inferred__17/i__carry__0_n_7 ;
  wire \p_1_out_inferred__17/i__carry__1_n_0 ;
  wire \p_1_out_inferred__17/i__carry__1_n_1 ;
  wire \p_1_out_inferred__17/i__carry__1_n_2 ;
  wire \p_1_out_inferred__17/i__carry__1_n_3 ;
  wire \p_1_out_inferred__17/i__carry__1_n_4 ;
  wire \p_1_out_inferred__17/i__carry__1_n_5 ;
  wire \p_1_out_inferred__17/i__carry__1_n_6 ;
  wire \p_1_out_inferred__17/i__carry__1_n_7 ;
  wire \p_1_out_inferred__17/i__carry__2_n_0 ;
  wire \p_1_out_inferred__17/i__carry__2_n_1 ;
  wire \p_1_out_inferred__17/i__carry__2_n_2 ;
  wire \p_1_out_inferred__17/i__carry__2_n_3 ;
  wire \p_1_out_inferred__17/i__carry__2_n_4 ;
  wire \p_1_out_inferred__17/i__carry__2_n_5 ;
  wire \p_1_out_inferred__17/i__carry__2_n_6 ;
  wire \p_1_out_inferred__17/i__carry__2_n_7 ;
  wire \p_1_out_inferred__17/i__carry__3_n_0 ;
  wire \p_1_out_inferred__17/i__carry__3_n_1 ;
  wire \p_1_out_inferred__17/i__carry__3_n_2 ;
  wire \p_1_out_inferred__17/i__carry__3_n_3 ;
  wire \p_1_out_inferred__17/i__carry__3_n_4 ;
  wire \p_1_out_inferred__17/i__carry__3_n_5 ;
  wire \p_1_out_inferred__17/i__carry__3_n_6 ;
  wire \p_1_out_inferred__17/i__carry__3_n_7 ;
  wire \p_1_out_inferred__17/i__carry__4_n_2 ;
  wire \p_1_out_inferred__17/i__carry__4_n_7 ;
  wire \p_1_out_inferred__17/i__carry_n_0 ;
  wire \p_1_out_inferred__17/i__carry_n_1 ;
  wire \p_1_out_inferred__17/i__carry_n_2 ;
  wire \p_1_out_inferred__17/i__carry_n_3 ;
  wire \p_1_out_inferred__17/i__carry_n_4 ;
  wire \p_1_out_inferred__17/i__carry_n_5 ;
  wire \p_1_out_inferred__17/i__carry_n_6 ;
  wire \p_1_out_inferred__17/i__carry_n_7 ;
  wire \p_1_out_inferred__18/i__carry__0_n_0 ;
  wire \p_1_out_inferred__18/i__carry__0_n_1 ;
  wire \p_1_out_inferred__18/i__carry__0_n_2 ;
  wire \p_1_out_inferred__18/i__carry__0_n_3 ;
  wire \p_1_out_inferred__18/i__carry__1_n_0 ;
  wire \p_1_out_inferred__18/i__carry__1_n_1 ;
  wire \p_1_out_inferred__18/i__carry__1_n_2 ;
  wire \p_1_out_inferred__18/i__carry__1_n_3 ;
  wire \p_1_out_inferred__18/i__carry__2_n_0 ;
  wire \p_1_out_inferred__18/i__carry__2_n_1 ;
  wire \p_1_out_inferred__18/i__carry__2_n_2 ;
  wire \p_1_out_inferred__18/i__carry__2_n_3 ;
  wire \p_1_out_inferred__18/i__carry__3_n_0 ;
  wire \p_1_out_inferred__18/i__carry__3_n_1 ;
  wire \p_1_out_inferred__18/i__carry__3_n_2 ;
  wire \p_1_out_inferred__18/i__carry__3_n_3 ;
  wire \p_1_out_inferred__18/i__carry__4_n_1 ;
  wire \p_1_out_inferred__18/i__carry__4_n_2 ;
  wire \p_1_out_inferred__18/i__carry__4_n_3 ;
  wire \p_1_out_inferred__18/i__carry_n_0 ;
  wire \p_1_out_inferred__18/i__carry_n_1 ;
  wire \p_1_out_inferred__18/i__carry_n_2 ;
  wire \p_1_out_inferred__18/i__carry_n_3 ;
  wire \p_1_out_inferred__3/i__carry__0_n_0 ;
  wire \p_1_out_inferred__3/i__carry__0_n_1 ;
  wire \p_1_out_inferred__3/i__carry__0_n_2 ;
  wire \p_1_out_inferred__3/i__carry__0_n_3 ;
  wire \p_1_out_inferred__3/i__carry__0_n_4 ;
  wire \p_1_out_inferred__3/i__carry__0_n_5 ;
  wire \p_1_out_inferred__3/i__carry__0_n_6 ;
  wire \p_1_out_inferred__3/i__carry__0_n_7 ;
  wire \p_1_out_inferred__3/i__carry__1_n_0 ;
  wire \p_1_out_inferred__3/i__carry__1_n_1 ;
  wire \p_1_out_inferred__3/i__carry__1_n_2 ;
  wire \p_1_out_inferred__3/i__carry__1_n_3 ;
  wire \p_1_out_inferred__3/i__carry__1_n_4 ;
  wire \p_1_out_inferred__3/i__carry__1_n_5 ;
  wire \p_1_out_inferred__3/i__carry__1_n_6 ;
  wire \p_1_out_inferred__3/i__carry__1_n_7 ;
  wire \p_1_out_inferred__3/i__carry__2_n_0 ;
  wire \p_1_out_inferred__3/i__carry__2_n_1 ;
  wire \p_1_out_inferred__3/i__carry__2_n_2 ;
  wire \p_1_out_inferred__3/i__carry__2_n_3 ;
  wire \p_1_out_inferred__3/i__carry__2_n_4 ;
  wire \p_1_out_inferred__3/i__carry__2_n_5 ;
  wire \p_1_out_inferred__3/i__carry__2_n_6 ;
  wire \p_1_out_inferred__3/i__carry__2_n_7 ;
  wire \p_1_out_inferred__3/i__carry__3_n_0 ;
  wire \p_1_out_inferred__3/i__carry__3_n_1 ;
  wire \p_1_out_inferred__3/i__carry__3_n_2 ;
  wire \p_1_out_inferred__3/i__carry__3_n_3 ;
  wire \p_1_out_inferred__3/i__carry__3_n_4 ;
  wire \p_1_out_inferred__3/i__carry__3_n_5 ;
  wire \p_1_out_inferred__3/i__carry__3_n_6 ;
  wire \p_1_out_inferred__3/i__carry__3_n_7 ;
  wire \p_1_out_inferred__3/i__carry__4_n_1 ;
  wire \p_1_out_inferred__3/i__carry__4_n_2 ;
  wire \p_1_out_inferred__3/i__carry__4_n_3 ;
  wire \p_1_out_inferred__3/i__carry__4_n_6 ;
  wire \p_1_out_inferred__3/i__carry__4_n_7 ;
  wire \p_1_out_inferred__3/i__carry_n_0 ;
  wire \p_1_out_inferred__3/i__carry_n_1 ;
  wire \p_1_out_inferred__3/i__carry_n_2 ;
  wire \p_1_out_inferred__3/i__carry_n_3 ;
  wire \p_1_out_inferred__3/i__carry_n_4 ;
  wire \p_1_out_inferred__3/i__carry_n_5 ;
  wire \p_1_out_inferred__3/i__carry_n_6 ;
  wire \p_1_out_inferred__3/i__carry_n_7 ;
  wire [23:0]p_2_out;
  wire [23:0]p_2_out__0;
  wire [5:0]p_3_in;
  wire [23:0]p_3_out;
  wire [23:0]p_4_in;
  wire [23:0]p_5_out;
  wire [3:3]NLW_ATAN_CONSTELLATION_IN_I0__21_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_ATAN_CONSTELLATION_IN_Q0__21_carry__4_CO_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire [3:2]NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_O_UNCONNECTED;
  wire [3:1]NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_O_UNCONNECTED;
  wire [3:2]NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_O_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_9_11_DOD_UNCONNECTED;
  wire [3:2]NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_O_UNCONNECTED;
  wire [3:1]NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_O_UNCONNECTED;
  wire [3:2]NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_O_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [3:0]\NLW_OFDM_SYMBOL_CNTR_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_OFDM_SYMBOL_CNTR_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_i__carry__3_i_5__1_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry__3_i_5__1_O_UNCONNECTED;
  wire [3:0]NLW_i__carry__4_i_4_CO_UNCONNECTED;
  wire [3:1]NLW_i__carry__4_i_4_O_UNCONNECTED;
  wire [3:0]NLW_i__carry__4_i_4__0_CO_UNCONNECTED;
  wire [3:1]NLW_i__carry__4_i_4__0_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_6_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_6__0_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_6__1_O_UNCONNECTED;
  wire [3:3]\NLW_p_1_out_inferred__10/i__carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_1_out_inferred__10/i__carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__17/i__carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_1_out_inferred__17/i__carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_p_1_out_inferred__18/i__carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_1_out_inferred__3/i__carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_1_out_inferred__3/i__carry__4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h20)) 
    \ATAN_CONSTELLATION_IN_CNTR[5]_i_1 
       (.I0(INPUT_DATA_VALID),
        .I1(RESET),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_CNTR_reg[0] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[0]),
        .Q(ATAN_CONSTELLATION_IN_CNTR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_CNTR_reg[1] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[1]),
        .Q(ATAN_CONSTELLATION_IN_CNTR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_CNTR_reg[2] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[2]),
        .Q(ATAN_CONSTELLATION_IN_CNTR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_CNTR_reg[3] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[3]),
        .Q(ATAN_CONSTELLATION_IN_CNTR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_CNTR_reg[4] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[4]),
        .Q(ATAN_CONSTELLATION_IN_CNTR[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_CNTR_reg[5] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_CNTR[5]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[5]),
        .Q(ATAN_CONSTELLATION_IN_CNTR[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry
       (.CI(1'b0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_n_1,ATAN_CONSTELLATION_IN_I0__21_carry_n_2,ATAN_CONSTELLATION_IN_I0__21_carry_n_3}),
        .CYINIT(ATAN_CONSTELLATION_IN_I0__21_carry_i_1_n_0),
        .DI({ATAN_CONSTELLATION_IN_I0__21_carry_i_2_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_3_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_4_n_0,p_1_in}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry_n_4,ATAN_CONSTELLATION_IN_I0__21_carry_n_5,ATAN_CONSTELLATION_IN_I0__21_carry_n_6,ATAN_CONSTELLATION_IN_I0__21_carry_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry_i_6_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_7_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_8_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__0
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__0_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__0_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_1_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_2_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_3_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_4_n_0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__0_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__0_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__0_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__0_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_5_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_6_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_7_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_1
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__14_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__13_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_10
       (.I0(IDATA_BUFFER[9]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_7),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_11
       (.I0(IDATA_BUFFER[8]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_4),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_12
       (.I0(IDATA_BUFFER[7]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_5),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_13
       (.I0(IDATA_BUFFER[6]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_6),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_15_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_16_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_17_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_15
       (.I0(IDATA_BUFFER[12]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_16
       (.I0(IDATA_BUFFER[11]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_17
       (.I0(IDATA_BUFFER[10]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_18
       (.I0(IDATA_BUFFER[9]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_18_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_2
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__12_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__11_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_3
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__10_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__9_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_4
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__8_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__7_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_5
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[8]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_1_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_6
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[7]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_2_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_7
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[6]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_3_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__0_i_8
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[5]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_4_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_8_n_0));
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__0_i_10_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_11_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_12_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__0_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__1
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__0_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__1_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__1_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_1_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_2_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_3_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_4_n_0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__1_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__1_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__1_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__1_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_5_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_6_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_7_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_1
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__22_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__21_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_10
       (.I0(IDATA_BUFFER[13]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_7),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_11
       (.I0(IDATA_BUFFER[12]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_4),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_12
       (.I0(IDATA_BUFFER[11]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_5),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_13
       (.I0(IDATA_BUFFER[10]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_6),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_14_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_15_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_16_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_17_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_15
       (.I0(IDATA_BUFFER[16]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_16
       (.I0(IDATA_BUFFER[15]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_17
       (.I0(IDATA_BUFFER[14]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_18
       (.I0(IDATA_BUFFER[13]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_18_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_2
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__20_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__19_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_3
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__18_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__17_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_4
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__16_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__15_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_5
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[12]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_1_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_6
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[11]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_2_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_7
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[10]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_3_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__1_i_8
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[9]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_4_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_8_n_0));
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__1_i_10_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_11_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_12_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__1_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__2
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__1_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__2_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__2_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_1_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_2_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_3_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_4_n_0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__2_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__2_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__2_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__2_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_5_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_6_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_7_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_1
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__30_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__29_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_10
       (.I0(IDATA_BUFFER[17]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_7),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_11
       (.I0(IDATA_BUFFER[16]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_4),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_12
       (.I0(IDATA_BUFFER[15]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_5),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_13
       (.I0(IDATA_BUFFER[14]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_6),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_14_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_15_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_16_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_17_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_15
       (.I0(IDATA_BUFFER[20]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_16
       (.I0(IDATA_BUFFER[19]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_17
       (.I0(IDATA_BUFFER[18]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_18
       (.I0(IDATA_BUFFER[17]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_18_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_2
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__28_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__27_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_3
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__26_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__25_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_4
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__24_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__23_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_5
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[16]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_1_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_6
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[15]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_2_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_7
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[14]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_3_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__2_i_8
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[13]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_4_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_8_n_0));
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__2_i_10_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_11_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_12_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__2_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__3
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__2_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__3_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__3_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({ATAN_CONSTELLATION_IN_I0__21_carry__3_i_1_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_2_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_3_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_4_n_0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__3_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__3_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__3_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__3_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__3_i_5_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_6_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_7_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_1
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__38_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__37_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_10
       (.I0(IDATA_BUFFER[21]),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_7),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_11
       (.I0(IDATA_BUFFER[20]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_4),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_12
       (.I0(IDATA_BUFFER[19]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_5),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_13
       (.I0(IDATA_BUFFER[18]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_6),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_13_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_2
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__36_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__35_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_3
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__34_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__33_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_4
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__32_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__31_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_4_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_5
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[20]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_1_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_6
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[19]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_2_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_7
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[18]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_3_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__3_i_8
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[17]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_4_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_8_n_0));
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__3_i_10_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_11_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_12_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__3_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry__4
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__3_n_0),
        .CO({NLW_ATAN_CONSTELLATION_IN_I0__21_carry__4_CO_UNCONNECTED[3],ATAN_CONSTELLATION_IN_I0__21_carry__4_n_1,ATAN_CONSTELLATION_IN_I0__21_carry__4_n_2,ATAN_CONSTELLATION_IN_I0__21_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ATAN_CONSTELLATION_IN_I0__21_carry__4_i_1_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__4_i_2_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__4_i_3_n_0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry__4_n_4,ATAN_CONSTELLATION_IN_I0__21_carry__4_n_5,ATAN_CONSTELLATION_IN_I0__21_carry__4_n_6,ATAN_CONSTELLATION_IN_I0__21_carry__4_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry__4_i_4_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__4_i_5_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__4_i_6_n_0,ATAN_CONSTELLATION_IN_I0__21_carry__4_i_7_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_1
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__44_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__43_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_2
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__42_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__41_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_3
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__40_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__39_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hA659)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_4
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_8_n_0),
        .I1(IDATA_BUFFER[23]),
        .I2(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_1),
        .I3(in),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h7887)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_5
       (.I0(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(in),
        .I3(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_1_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_6
       (.I0(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[22]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_2_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_7
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[21]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_3_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_7_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry__4_i_8
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__46_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__45_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry__4_i_8_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_1
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_1_n_0));
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry_i_10
       (.CI(1'b0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_1,ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_2,ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_3}),
        .CYINIT(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_5_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_4,ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_5,ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_6,ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry_i_12_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_13_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_14_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry_i_11
       (.CI(1'b0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_1,ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_2,ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_3}),
        .CYINIT(ATAN_CONSTELLATION_IN_I0__21_carry_i_16_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_4,ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_5,ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_6,ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry_i_17_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_18_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_19_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_20_n_0}));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_12
       (.I0(IDATA_BUFFER[5]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_7),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_13
       (.I0(IDATA_BUFFER[4]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_4),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_14
       (.I0(IDATA_BUFFER[3]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_5),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_14_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_15
       (.I0(IDATA_BUFFER[2]),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_6),
        .I2(IDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_16
       (.I0(IDATA_BUFFER[0]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_17
       (.I0(IDATA_BUFFER[4]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_18
       (.I0(IDATA_BUFFER[3]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_19
       (.I0(IDATA_BUFFER[2]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_19_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_2
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__6_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__5_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_20
       (.I0(IDATA_BUFFER[1]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_20_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ATAN_CONSTELLATION_IN_I0__21_carry_i_21
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_0),
        .CO({ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_1,ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_2,ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_4,ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_5,ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_6,ATAN_CONSTELLATION_IN_I0__21_carry_i_21_n_7}),
        .S({ATAN_CONSTELLATION_IN_I0__21_carry_i_22_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_23_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_24_n_0,ATAN_CONSTELLATION_IN_I0__21_carry_i_25_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_22
       (.I0(IDATA_BUFFER[8]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_23
       (.I0(IDATA_BUFFER[7]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_24
       (.I0(IDATA_BUFFER[6]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_25
       (.I0(IDATA_BUFFER[5]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_25_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_3
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__4_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__3_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_4
       (.I0(CHANNEL_RESPONSE_I_reg_0_15_0_0__2_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_I_reg_0_15_0_0__1_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCC0AFCA9289841C)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_5
       (.I0(INPUT_DATA_CNTR[0]),
        .I1(INPUT_DATA_CNTR[1]),
        .I2(INPUT_DATA_CNTR[3]),
        .I3(INPUT_DATA_CNTR[2]),
        .I4(INPUT_DATA_CNTR[4]),
        .I5(INPUT_DATA_CNTR[5]),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_6
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[4]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry_i_2_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_7
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[3]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry_i_3_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_8
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[2]),
        .I3(in),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry_i_4_n_0),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ATAN_CONSTELLATION_IN_I0__21_carry_i_9
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[1]),
        .O(ATAN_CONSTELLATION_IN_I0__21_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \ATAN_CONSTELLATION_IN_I[0]_i_1 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(\ATAN_CONSTELLATION_IN_I[0]_i_2_n_0 ),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .I3(ATAN_CONSTELLATION_IN_I0__21_carry_n_7),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ATAN_CONSTELLATION_IN_I[0]_i_2 
       (.I0(i__carry_i_6_n_6),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[2] ),
        .O(\ATAN_CONSTELLATION_IN_I[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_I[10]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__3/i__carry__1_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg_n_0_[12] ),
        .I4(\ATAN_CONSTELLATION_IN_I[10]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_I[10]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_I[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[11]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[13] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[11]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__1_n_5 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[11]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_n_4),
        .O(\ATAN_CONSTELLATION_IN_I[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_I[12]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__3/i__carry__1_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg_n_0_[14] ),
        .I4(\ATAN_CONSTELLATION_IN_I[12]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_I[12]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_n_7),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_I[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[13]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[15] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[13]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__2_n_7 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[13]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_n_6),
        .O(\ATAN_CONSTELLATION_IN_I[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[14]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[16] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[14]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__2_n_6 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[14]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_n_5),
        .O(\ATAN_CONSTELLATION_IN_I[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF0FFF8FFF0)) 
    \ATAN_CONSTELLATION_IN_I[15]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\p_1_out_inferred__3/i__carry__2_n_5 ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[15]_i_2_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\PILOT_I_ACCUMULATOR_reg_n_0_[17] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[15]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__2_n_4),
        .O(\ATAN_CONSTELLATION_IN_I[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF0FFF8FFF0)) 
    \ATAN_CONSTELLATION_IN_I[16]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\p_1_out_inferred__3/i__carry__2_n_4 ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[16]_i_2_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\PILOT_I_ACCUMULATOR_reg_n_0_[18] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[16]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__3_n_7),
        .O(\ATAN_CONSTELLATION_IN_I[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[17]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[19] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[17]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__3_n_7 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[17]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__3_n_6),
        .O(\ATAN_CONSTELLATION_IN_I[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_I[18]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__3/i__carry__3_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg_n_0_[20] ),
        .I4(\ATAN_CONSTELLATION_IN_I[18]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_I[18]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__3_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_I[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[19]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[21] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[19]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__3_n_5 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[19]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__3_n_4),
        .O(\ATAN_CONSTELLATION_IN_I[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[1]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[3] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[1]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry_n_7 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[1]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_n_6),
        .O(\ATAN_CONSTELLATION_IN_I[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF0FFF8FFF0)) 
    \ATAN_CONSTELLATION_IN_I[20]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\p_1_out_inferred__3/i__carry__3_n_4 ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[20]_i_2_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\PILOT_I_ACCUMULATOR_reg_n_0_[22] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[20]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__4_n_7),
        .O(\ATAN_CONSTELLATION_IN_I[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF0FFF8FFF0)) 
    \ATAN_CONSTELLATION_IN_I[21]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\p_1_out_inferred__3/i__carry__4_n_7 ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[21]_i_2_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\PILOT_I_ACCUMULATOR_reg_n_0_[23] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[21]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__4_n_6),
        .O(\ATAN_CONSTELLATION_IN_I[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88A0)) 
    \ATAN_CONSTELLATION_IN_I[22]_i_1 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(\p_1_out_inferred__3/i__carry__4_n_6 ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .I3(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I4(\ATAN_CONSTELLATION_IN_I[22]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_I[22]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__4_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_I[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4055)) 
    \ATAN_CONSTELLATION_IN_I[23]_i_1 
       (.I0(RESET),
        .I1(CHANNEL_RESPONSE_AMPLITUDE),
        .I2(INPUT_DATA_VALID),
        .I3(\ATAN_CONSTELLATION_IN_I[23]_i_3_n_0 ),
        .O(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080808)) 
    \ATAN_CONSTELLATION_IN_I[23]_i_2 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__3/i__carry__4_n_1 ),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .I4(ATAN_CONSTELLATION_IN_I0__21_carry__4_n_4),
        .I5(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .O(ATAN_CONSTELLATION_IN_I0_in[23]));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \ATAN_CONSTELLATION_IN_I[23]_i_3 
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_STROBE),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]),
        .I4(\ATAN_CONSTELLATION_IN_I[23]_i_5_n_0 ),
        .O(\ATAN_CONSTELLATION_IN_I[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ATAN_CONSTELLATION_IN_I[23]_i_4 
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ATAN_CONSTELLATION_IN_I[23]_i_5 
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .O(\ATAN_CONSTELLATION_IN_I[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_I[2]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__3/i__carry_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg_n_0_[4] ),
        .I4(\ATAN_CONSTELLATION_IN_I[2]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_I[2]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_I[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[3]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[5] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[3]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry_n_5 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[3]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry_n_4),
        .O(\ATAN_CONSTELLATION_IN_I[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_I[4]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__3/i__carry_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg_n_0_[6] ),
        .I4(\ATAN_CONSTELLATION_IN_I[4]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_I[4]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_n_7),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_I[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_I[5]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__3/i__carry__0_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg_n_0_[7] ),
        .I4(\ATAN_CONSTELLATION_IN_I[5]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_I[5]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_n_6),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_I[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[6]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[8] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[6]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__0_n_6 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[6]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_n_5),
        .O(\ATAN_CONSTELLATION_IN_I[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[7]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[9] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[7]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__0_n_5 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[7]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__0_n_4),
        .O(\ATAN_CONSTELLATION_IN_I[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF0FFF8FFF0)) 
    \ATAN_CONSTELLATION_IN_I[8]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\p_1_out_inferred__3/i__carry__0_n_4 ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[8]_i_2_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\PILOT_I_ACCUMULATOR_reg_n_0_[10] ),
        .O(ATAN_CONSTELLATION_IN_I0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[8]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_n_7),
        .O(\ATAN_CONSTELLATION_IN_I[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_I[9]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[11] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_I[9]_i_2_n_0 ),
        .I4(\p_1_out_inferred__3/i__carry__1_n_7 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(ATAN_CONSTELLATION_IN_I0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_I[9]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__1_n_6),
        .O(\ATAN_CONSTELLATION_IN_I[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[0] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[0]),
        .Q(ATAN_CONSTELLATION_IN_I[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[10] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[10]),
        .Q(ATAN_CONSTELLATION_IN_I[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[11] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[11]),
        .Q(ATAN_CONSTELLATION_IN_I[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[12] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[12]),
        .Q(ATAN_CONSTELLATION_IN_I[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[13] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[13]),
        .Q(ATAN_CONSTELLATION_IN_I[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[14] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[14]),
        .Q(ATAN_CONSTELLATION_IN_I[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[15] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[15]),
        .Q(ATAN_CONSTELLATION_IN_I[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[16] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[16]),
        .Q(ATAN_CONSTELLATION_IN_I[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[17] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[17]),
        .Q(ATAN_CONSTELLATION_IN_I[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[18] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[18]),
        .Q(ATAN_CONSTELLATION_IN_I[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[19] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[19]),
        .Q(ATAN_CONSTELLATION_IN_I[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[1] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[1]),
        .Q(ATAN_CONSTELLATION_IN_I[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[20] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[20]),
        .Q(ATAN_CONSTELLATION_IN_I[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[21] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[21]),
        .Q(ATAN_CONSTELLATION_IN_I[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[22] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[22]),
        .Q(ATAN_CONSTELLATION_IN_I[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[23] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[23]),
        .Q(ATAN_CONSTELLATION_IN_I[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[2] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[2]),
        .Q(ATAN_CONSTELLATION_IN_I[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[3] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[3]),
        .Q(ATAN_CONSTELLATION_IN_I[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[4] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[4]),
        .Q(ATAN_CONSTELLATION_IN_I[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[5] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[5]),
        .Q(ATAN_CONSTELLATION_IN_I[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[6] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[6]),
        .Q(ATAN_CONSTELLATION_IN_I[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[7] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[7]),
        .Q(ATAN_CONSTELLATION_IN_I[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[8] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[8]),
        .Q(ATAN_CONSTELLATION_IN_I[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_I_reg[9] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_IN_I0_in[9]),
        .Q(ATAN_CONSTELLATION_IN_I[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry
       (.CI(1'b0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry_n_3}),
        .CYINIT(p_1_out_1[0]),
        .DI({p_1_out_1[3:1],p_1_in}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry_i_5_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_6_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_7_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__0
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_out_1[7:4]),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_5_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_6_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_7_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_1
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__14_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__13_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_n_0),
        .O(p_1_out_1[7]));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_10
       (.I0(QDATA_BUFFER[9]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_7),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_11
       (.I0(QDATA_BUFFER[8]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_4),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_12
       (.I0(QDATA_BUFFER[7]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_5),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_13
       (.I0(QDATA_BUFFER[6]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_6),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_15_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_16_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_17_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_15
       (.I0(QDATA_BUFFER[12]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_16
       (.I0(QDATA_BUFFER[11]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_17
       (.I0(QDATA_BUFFER[10]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_18
       (.I0(QDATA_BUFFER[9]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_18_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_2
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__12_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__11_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_n_0),
        .O(p_1_out_1[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_3
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__10_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__9_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_n_0),
        .O(p_1_out_1[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_4
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__8_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__7_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_n_0),
        .O(p_1_out_1[4]));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_5
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[8]),
        .I3(in),
        .I4(p_1_out_1[7]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_6
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[7]),
        .I3(in),
        .I4(p_1_out_1[6]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_7
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[6]),
        .I3(in),
        .I4(p_1_out_1[5]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_8
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[5]),
        .I3(in),
        .I4(p_1_out_1[4]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_10_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_11_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_12_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__1
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_out_1[11:8]),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_5_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_6_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_7_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_1
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__22_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__21_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_n_0),
        .O(p_1_out_1[11]));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_10
       (.I0(QDATA_BUFFER[13]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_7),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_11
       (.I0(QDATA_BUFFER[12]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_4),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_12
       (.I0(QDATA_BUFFER[11]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_5),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_13
       (.I0(QDATA_BUFFER[10]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_6),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_14_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_15_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_16_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_17_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_15
       (.I0(QDATA_BUFFER[16]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_16
       (.I0(QDATA_BUFFER[15]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_17
       (.I0(QDATA_BUFFER[14]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_18
       (.I0(QDATA_BUFFER[13]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_18_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_2
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__20_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__19_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_n_0),
        .O(p_1_out_1[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_3
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__18_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__17_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_n_0),
        .O(p_1_out_1[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_4
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__16_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__15_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_n_0),
        .O(p_1_out_1[8]));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_5
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[12]),
        .I3(in),
        .I4(p_1_out_1[11]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_6
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[11]),
        .I3(in),
        .I4(p_1_out_1[10]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_7
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[10]),
        .I3(in),
        .I4(p_1_out_1[9]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_8
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[9]),
        .I3(in),
        .I4(p_1_out_1[8]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_10_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_11_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_12_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__2
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_out_1[15:12]),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_5_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_6_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_7_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_1
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__30_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__29_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_n_0),
        .O(p_1_out_1[15]));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_10
       (.I0(QDATA_BUFFER[17]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_7),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_11
       (.I0(QDATA_BUFFER[16]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_4),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_12
       (.I0(QDATA_BUFFER[15]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_5),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_13
       (.I0(QDATA_BUFFER[14]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_6),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_14_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_15_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_16_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_17_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_15
       (.I0(QDATA_BUFFER[20]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_16
       (.I0(QDATA_BUFFER[19]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_17
       (.I0(QDATA_BUFFER[18]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_18
       (.I0(QDATA_BUFFER[17]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_18_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_2
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__28_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__27_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_n_0),
        .O(p_1_out_1[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_3
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__26_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__25_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_n_0),
        .O(p_1_out_1[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_4
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__24_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__23_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_n_0),
        .O(p_1_out_1[12]));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_5
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[16]),
        .I3(in),
        .I4(p_1_out_1[15]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_6
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[15]),
        .I3(in),
        .I4(p_1_out_1[14]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_7
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[14]),
        .I3(in),
        .I4(p_1_out_1[13]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_8
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[13]),
        .I3(in),
        .I4(p_1_out_1[12]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_10_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_11_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_12_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__3
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_out_1[19:16]),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_5_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_6_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_7_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_8_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_1
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__38_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__37_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_n_0),
        .O(p_1_out_1[19]));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_10
       (.I0(QDATA_BUFFER[21]),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_7),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_10_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_11
       (.I0(QDATA_BUFFER[20]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_4),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_12
       (.I0(QDATA_BUFFER[19]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_5),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_13
       (.I0(QDATA_BUFFER[18]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_6),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_13_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_2
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__36_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__35_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_n_0),
        .O(p_1_out_1[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_3
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__34_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__33_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_n_0),
        .O(p_1_out_1[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_4
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__32_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__31_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_n_0),
        .O(p_1_out_1[16]));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_5
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[20]),
        .I3(in),
        .I4(p_1_out_1[19]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_6
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[19]),
        .I3(in),
        .I4(p_1_out_1[18]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_7
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[18]),
        .I3(in),
        .I4(p_1_out_1[17]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_7_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_8
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[17]),
        .I3(in),
        .I4(p_1_out_1[16]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_10_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_11_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_12_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry__4
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_0),
        .CO({NLW_ATAN_CONSTELLATION_IN_Q0__21_carry__4_CO_UNCONNECTED[3],ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_out_1[22:20]}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_4_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_5_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_6_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_7_n_0}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_1
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__44_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__43_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_n_0),
        .O(p_1_out_1[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_2
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__42_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__41_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_n_0),
        .O(p_1_out_1[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_3
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__40_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__39_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_n_0),
        .O(p_1_out_1[20]));
  LUT4 #(
    .INIT(16'hA659)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_4
       (.I0(p_1_out_1[23]),
        .I1(QDATA_BUFFER[23]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_1),
        .I3(in),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h7887)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_5
       (.I0(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(in),
        .I3(p_1_out_1[22]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_6
       (.I0(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[22]),
        .I3(in),
        .I4(p_1_out_1[21]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_7
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[21]),
        .I3(in),
        .I4(p_1_out_1[20]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_7_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry__4_i_8
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__46_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__45_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_n_0),
        .O(p_1_out_1[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_1
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__0_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0_n_0),
        .O(p_1_out_1[0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry_i_10
       (.CI(1'b0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_3}),
        .CYINIT(ATAN_CONSTELLATION_IN_Q0__21_carry_i_15_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry_i_16_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_17_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_18_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_19_n_0}));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_11
       (.I0(QDATA_BUFFER[5]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_7),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_11_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_12
       (.I0(QDATA_BUFFER[4]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_4),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_12_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_13
       (.I0(QDATA_BUFFER[3]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_5),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_14
       (.I0(QDATA_BUFFER[2]),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_6),
        .I2(QDATA_BUFFER[23]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_15
       (.I0(QDATA_BUFFER[0]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_16
       (.I0(QDATA_BUFFER[4]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_17
       (.I0(QDATA_BUFFER[3]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_18
       (.I0(QDATA_BUFFER[2]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_19
       (.I0(QDATA_BUFFER[1]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_19_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_2
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__6_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__5_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_n_0),
        .O(p_1_out_1[3]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry_i_20
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry_i_20_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry_i_21_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_22_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_23_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_24_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_21
       (.I0(QDATA_BUFFER[8]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_22
       (.I0(QDATA_BUFFER[7]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_23
       (.I0(QDATA_BUFFER[6]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_24
       (.I0(QDATA_BUFFER[5]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_24_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_3
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__4_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__3_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_n_0),
        .O(p_1_out_1[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_4
       (.I0(CHANNEL_RESPONSE_Q_reg_0_15_0_0__2_n_0),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_15_0_0__1_n_0),
        .I3(INPUT_DATA_CNTR[5]),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_n_0),
        .O(p_1_out_1[1]));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_5
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[4]),
        .I3(in),
        .I4(p_1_out_1[3]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_6
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[3]),
        .I3(in),
        .I4(p_1_out_1[2]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h47B8B847)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_7
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[2]),
        .I3(in),
        .I4(p_1_out_1[1]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ATAN_CONSTELLATION_IN_Q0__21_carry_i_8
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[1]),
        .O(ATAN_CONSTELLATION_IN_Q0__21_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ATAN_CONSTELLATION_IN_Q0__21_carry_i_9
       (.CI(1'b0),
        .CO({ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_1,ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_2,ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_3}),
        .CYINIT(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_4_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_4,ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_5,ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_6,ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_7}),
        .S({ATAN_CONSTELLATION_IN_Q0__21_carry_i_11_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_12_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_13_n_0,ATAN_CONSTELLATION_IN_Q0__21_carry_i_14_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \ATAN_CONSTELLATION_IN_Q[0]_i_1 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(\ATAN_CONSTELLATION_IN_Q[0]_i_2_n_0 ),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .I3(ATAN_CONSTELLATION_IN_Q0__21_carry_n_7),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(\ATAN_CONSTELLATION_IN_Q[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ATAN_CONSTELLATION_IN_Q[0]_i_2 
       (.I0(i__carry_i_6__0_n_6),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ),
        .O(\ATAN_CONSTELLATION_IN_Q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[10]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__1_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[12] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[10]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[10]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[11]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__1_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[11]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[11]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_4),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF0FFF8FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[12]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\p_1_out_inferred__10/i__carry__1_n_4 ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[12]_i_2_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ),
        .O(\ATAN_CONSTELLATION_IN_Q[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[12]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_7),
        .O(\ATAN_CONSTELLATION_IN_Q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[13]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[13]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[13]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_6),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[14]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[16] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[14]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[14]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[15]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__2_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[15]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[15]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__2_n_4),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[16]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[16]_i_2_n_0 ),
        .I4(\p_1_out_inferred__10/i__carry__2_n_4 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ATAN_CONSTELLATION_IN_Q[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[16]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_7),
        .O(\ATAN_CONSTELLATION_IN_Q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[17]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[17]_i_2_n_0 ),
        .I4(\p_1_out_inferred__10/i__carry__3_n_7 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ATAN_CONSTELLATION_IN_Q[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[17]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_6),
        .O(\ATAN_CONSTELLATION_IN_Q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFF0FFF8FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[18]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\p_1_out_inferred__10/i__carry__3_n_6 ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[18]_i_2_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\PILOT_Q_ACCUMULATOR_reg_n_0_[20] ),
        .O(\ATAN_CONSTELLATION_IN_Q[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[18]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_5),
        .O(\ATAN_CONSTELLATION_IN_Q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[19]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[19]_i_2_n_0 ),
        .I4(\p_1_out_inferred__10/i__carry__3_n_5 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ATAN_CONSTELLATION_IN_Q[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[19]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__3_n_4),
        .O(\ATAN_CONSTELLATION_IN_Q[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[1]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[1]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[1]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_n_6),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[20]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[20]_i_2_n_0 ),
        .I4(\p_1_out_inferred__10/i__carry__3_n_4 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ATAN_CONSTELLATION_IN_Q[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[20]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_7),
        .O(\ATAN_CONSTELLATION_IN_Q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[21]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[23] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[21]_i_2_n_0 ),
        .I4(\p_1_out_inferred__10/i__carry__4_n_7 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ATAN_CONSTELLATION_IN_Q[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[21]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_6),
        .O(\ATAN_CONSTELLATION_IN_Q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88A0)) 
    \ATAN_CONSTELLATION_IN_Q[22]_i_1 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(\p_1_out_inferred__10/i__carry__4_n_6 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[22]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[22]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080808)) 
    \ATAN_CONSTELLATION_IN_Q[23]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__4_n_1 ),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .I4(ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_4),
        .I5(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .O(\ATAN_CONSTELLATION_IN_Q[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[2]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[4] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[2]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[2]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[3]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[3]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[3]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry_n_4),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[4]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry_n_4 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[4]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[4]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_7),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[5]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[5]_i_2_n_0 ),
        .I4(\p_1_out_inferred__10/i__carry__0_n_7 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ATAN_CONSTELLATION_IN_Q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[5]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_6),
        .O(\ATAN_CONSTELLATION_IN_Q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[6]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__0_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[8] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[6]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[6]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_5),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[7]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__0_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[7]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[7]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__0_n_4),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFF4FFF0FFF0)) 
    \ATAN_CONSTELLATION_IN_Q[8]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ),
        .I2(\ATAN_CONSTELLATION_IN_I[23]_i_4_n_0 ),
        .I3(\ATAN_CONSTELLATION_IN_Q[8]_i_2_n_0 ),
        .I4(\p_1_out_inferred__10/i__carry__0_n_4 ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ATAN_CONSTELLATION_IN_Q[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ATAN_CONSTELLATION_IN_Q[8]_i_2 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_7),
        .O(\ATAN_CONSTELLATION_IN_Q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC480)) 
    \ATAN_CONSTELLATION_IN_Q[9]_i_1 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\p_1_out_inferred__10/i__carry__1_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ),
        .I4(\ATAN_CONSTELLATION_IN_Q[9]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\ATAN_CONSTELLATION_IN_Q[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ATAN_CONSTELLATION_IN_Q[9]_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__1_n_6),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\ATAN_CONSTELLATION_IN_Q[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[0] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[0]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[10] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[10]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[11] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[11]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[12] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[12]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[13] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[13]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[14] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[14]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[15] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[15]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[16] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[16]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[17] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[17]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[18] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[18]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[19] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[19]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[1] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[1]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[20] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[20]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[21] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[21]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[22] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[22]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[23] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[23]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[2] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[2]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[3] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[3]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[4] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[4]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[5] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[5]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[6] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[6]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[7] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[7]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[8] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[8]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ATAN_CONSTELLATION_IN_Q_reg[9] 
       (.C(CLOCK),
        .CE(\ATAN_CONSTELLATION_IN_I[23]_i_1_n_0 ),
        .D(\ATAN_CONSTELLATION_IN_Q[9]_i_1_n_0 ),
        .Q(ATAN_CONSTELLATION_IN_Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEFEFFFEFEFEF00)) 
    ATAN_CONSTELLATION_IN_STROBE_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I2(ATAN_CONSTELLATION_IN_STROBE_i_2_n_0),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(ATAN_CONSTELLATION_IN_STROBE),
        .O(ATAN_CONSTELLATION_IN_STROBE_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ATAN_CONSTELLATION_IN_STROBE_i_2
       (.I0(\ATAN_CONSTELLATION_IN_I[23]_i_3_n_0 ),
        .I1(INPUT_DATA_VALID),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(ATAN_CONSTELLATION_IN_STROBE_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ATAN_CONSTELLATION_IN_STROBE_reg
       (.C(CLOCK),
        .CE(1'b1),
        .D(ATAN_CONSTELLATION_IN_STROBE_i_1_n_0),
        .Q(ATAN_CONSTELLATION_IN_STROBE),
        .R(RESET));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_0_2
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[0]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[1]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[2]),
        .DID(1'b0),
        .DOA(p_1_out[0]),
        .DOB(p_1_out[1]),
        .DOC(p_1_out[2]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  LUT3 #(
    .INIT(8'h20)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_0_2_i_1
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I1(RESET),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_12_14
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[12]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[13]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[14]),
        .DID(1'b0),
        .DOA(p_1_out[12]),
        .DOB(p_1_out[13]),
        .DOC(p_1_out[14]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_15_17
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[15]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[16]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[17]),
        .DID(1'b0),
        .DOA(p_1_out[15]),
        .DOB(p_1_out[16]),
        .DOC(p_1_out[17]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_18_20
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[18]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[19]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[20]),
        .DID(1'b0),
        .DOA(p_1_out[18]),
        .DOB(p_1_out[19]),
        .DOC(p_1_out[20]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_21_23
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[21]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[22]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[23]),
        .DID(1'b0),
        .DOA(p_1_out[21]),
        .DOB(p_1_out[22]),
        .DOC(p_1_out[23]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_3_5
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[3]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[4]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[5]),
        .DID(1'b0),
        .DOA(p_1_out[3]),
        .DOB(p_1_out[4]),
        .DOC(p_1_out[5]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_6_8
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[6]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[7]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[8]),
        .DID(1'b0),
        .DOA(p_1_out[6]),
        .DOB(p_1_out[7]),
        .DOC(p_1_out[8]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_9_11
       (.ADDRA({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRB({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRC({1'b0,CONSTELLATION_OUT_LAST_HALF_CNTR__1}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[9]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[10]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[11]),
        .DID(1'b0),
        .DOA(p_1_out[9]),
        .DOB(p_1_out[10]),
        .DOC(p_1_out[11]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[0]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[1]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[2]),
        .DID(1'b0),
        .DOA(p_3_out[0]),
        .DOB(p_3_out[1]),
        .DOC(p_3_out[2]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  LUT5 #(
    .INIT(32'h55555666)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I4(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .O(CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'hAA95)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .O(CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .O(CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .O(CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_12_14
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[12]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[13]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[14]),
        .DID(1'b0),
        .DOA(p_3_out[12]),
        .DOB(p_3_out[13]),
        .DOC(p_3_out[14]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_15_17
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[15]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[16]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[17]),
        .DID(1'b0),
        .DOA(p_3_out[15]),
        .DOB(p_3_out[16]),
        .DOC(p_3_out[17]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_18_20
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[18]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[19]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[20]),
        .DID(1'b0),
        .DOA(p_3_out[18]),
        .DOB(p_3_out[19]),
        .DOC(p_3_out[20]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_21_23
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[21]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[22]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[23]),
        .DID(1'b0),
        .DOA(p_3_out[21]),
        .DOB(p_3_out[22]),
        .DOC(p_3_out[23]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_3_5
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[3]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[4]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[5]),
        .DID(1'b0),
        .DOA(p_3_out[3]),
        .DOB(p_3_out[4]),
        .DOC(p_3_out[5]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_6_8
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[6]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[7]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[8]),
        .DID(1'b0),
        .DOA(p_3_out[6]),
        .DOB(p_3_out[7]),
        .DOC(p_3_out[8]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_9_11
       (.ADDRA({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRB({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRC({CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_1_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_2_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_3_n_0,CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_0_2_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .ADDRD(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .DIA(ATAN_CONSTELLATION_AMPLITUDE_OUT[9]),
        .DIB(ATAN_CONSTELLATION_AMPLITUDE_OUT[10]),
        .DIC(ATAN_CONSTELLATION_AMPLITUDE_OUT[11]),
        .DID(1'b0),
        .DOA(p_3_out[9]),
        .DOB(p_3_out[10]),
        .DOC(p_3_out[11]),
        .DOD(NLW_CHANNEL_RESPONSE_AMPLITUDE_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h5400000000000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1
       (.I0(RESET),
        .I1(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .I3(INPUT_DATA_VALID),
        .I4(INPUT_DATA_CNTR[4]),
        .I5(INPUT_DATA_CNTR[5]),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__1
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__1_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__10
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__10_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__11
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__11_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__12
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__12_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__13
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__13_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__14
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__14_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__15
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__15_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__16
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__16_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__17
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__17_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__18
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__18_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__19
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__19_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__2
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__2_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__20
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__20_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__21
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__21_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__22
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__22_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__23
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__23_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__24
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__24_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__25
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__25_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__26
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__26_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__27
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__27_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__28
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__28_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__29
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__29_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__3
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__3_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__30
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__30_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__31
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__31_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__32
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__32_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__33
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__33_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__34
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__34_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__35
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__35_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__36
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__36_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__37
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__37_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__38
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__38_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__39
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__39_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__4
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__4_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__40
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__40_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__41
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__41_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__42
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__42_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__43
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__43_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__44
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__44_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__45
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__45_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__46
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__46_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__5
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__5_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__6
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__6_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__7
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__7_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__8
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__8_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0__9
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0__9_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040404000)) 
    CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1
       (.I0(INPUT_DATA_CNTR[4]),
        .I1(INPUT_DATA_CNTR[5]),
        .I2(INPUT_DATA_VALID),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(RESET),
        .O(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_7),
        .I4(\ATAN_CONSTELLATION_IN_I[1]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[2]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0158DF9D754EBEDB)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_3
       (.I0(INPUT_DATA_CNTR[5]),
        .I1(INPUT_DATA_CNTR[4]),
        .I2(INPUT_DATA_CNTR[2]),
        .I3(INPUT_DATA_CNTR[3]),
        .I4(INPUT_DATA_CNTR[1]),
        .I5(INPUT_DATA_CNTR[0]),
        .O(in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4
       (.CI(1'b0),
        .CO({CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_1,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_2,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_3}),
        .CYINIT(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_5_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_4,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_5,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_7}),
        .S({CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_6_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_7_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_8_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_9_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_5
       (.I0(IDATA_BUFFER[1]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_7),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_6
       (.I0(IDATA_BUFFER[5]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_4),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_7
       (.I0(IDATA_BUFFER[4]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_5),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_8
       (.I0(IDATA_BUFFER[3]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_6),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_9
       (.I0(IDATA_BUFFER[2]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_7),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_9_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__1
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__10
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_I[11]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[12]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__10_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__11
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_I[12]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[13]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__11_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__12
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_I[13]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[14]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3
       (.CI(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_0),
        .CO({CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_1,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_2,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_4,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_5,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_7}),
        .S({CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_4_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_5_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_6_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_4
       (.I0(IDATA_BUFFER[17]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_4),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_5
       (.I0(IDATA_BUFFER[16]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_5),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_6
       (.I0(IDATA_BUFFER[15]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_6),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_7
       (.I0(IDATA_BUFFER[14]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_7),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__13
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_I[14]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[15]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__13_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__14
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_I[15]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[16]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__14_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__15
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_I[16]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[17]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__15_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__16
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_I[17]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[18]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3
       (.CI(CHANNEL_RESPONSE_I_reg_0_31_0_0__12_i_3_n_0),
        .CO({CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_1,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_2,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_4,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_5,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_7}),
        .S({CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_4_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_5_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_6_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_4
       (.I0(IDATA_BUFFER[21]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_4),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_5
       (.I0(IDATA_BUFFER[20]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_5),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_6
       (.I0(IDATA_BUFFER[19]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_6),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_7
       (.I0(IDATA_BUFFER[18]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_7),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__17
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_I[18]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[19]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__17_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__18
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_I[19]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[20]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__18_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__19
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_I[20]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[21]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__19_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_6),
        .I4(\ATAN_CONSTELLATION_IN_I[2]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[3]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__1_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__2
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__20
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_I[21]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_2
       (.I0(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[22]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3
       (.CI(CHANNEL_RESPONSE_I_reg_0_31_0_0__16_i_3_n_0),
        .CO({NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_CO_UNCONNECTED[3:2],CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_2,CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_O_UNCONNECTED[3],CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_5,CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_7}),
        .S({1'b0,CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_4_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_5_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_4
       (.I0(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_1),
        .I1(IDATA_BUFFER[23]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_5
       (.I0(IDATA_BUFFER[23]),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_6),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_6
       (.I0(IDATA_BUFFER[22]),
        .I1(IDATA_BUFFER[23]),
        .I2(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_7),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_6_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__21
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80F08000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_1
       (.I0(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(in),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_6),
        .I5(\ATAN_CONSTELLATION_IN_I[22]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_1_n_0));
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__3_i_9_n_0),
        .CO({NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_CO_UNCONNECTED[3],CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_1,NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_CO_UNCONNECTED[1],CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_O_UNCONNECTED[3:2],CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_7}),
        .S({1'b0,1'b1,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_3_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_4_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_3
       (.I0(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_5),
        .I1(IDATA_BUFFER[23]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_3_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_4
       (.I0(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[22]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5
       (.CI(ATAN_CONSTELLATION_IN_I0__21_carry__2_i_14_n_0),
        .CO({NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_CO_UNCONNECTED[3:2],CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_2,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_O_UNCONNECTED[3],CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_5,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_5_n_7}),
        .S({1'b0,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_6_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_7_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_6
       (.I0(IDATA_BUFFER[23]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_7
       (.I0(IDATA_BUFFER[22]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_8
       (.I0(IDATA_BUFFER[21]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_8_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__22
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__20_i_3_n_5),
        .I4(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_3_n_0),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_2
       (.I0(IDATA_BUFFER[23]),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__21_i_2_n_1),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_3
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_I0__21_carry__4_n_4),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__22_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_5),
        .I4(\ATAN_CONSTELLATION_IN_I[3]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[4]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__2_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__3
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_4),
        .I4(\ATAN_CONSTELLATION_IN_I[4]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_10_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[5]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__3_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__4
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_I[5]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[6]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3
       (.CI(CHANNEL_RESPONSE_I_reg_0_31_0_0__0_i_4_n_0),
        .CO({CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_1,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_2,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_4,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_5,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_7}),
        .S({CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_4_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_5_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_6_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_4
       (.I0(IDATA_BUFFER[9]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_4),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_5
       (.I0(IDATA_BUFFER[8]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_5),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_6
       (.I0(IDATA_BUFFER[7]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_6),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_7
       (.I0(IDATA_BUFFER[6]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_7),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__5
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_I[6]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[7]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__5_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__6
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_I[7]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_5),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[8]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__6_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__7
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_I[8]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__0_i_9_n_4),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[9]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__7_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__8
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_I[9]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[10]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3
       (.CI(CHANNEL_RESPONSE_I_reg_0_31_0_0__4_i_3_n_0),
        .CO({CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_1,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_2,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_4,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_5,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_6,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_7}),
        .S({CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_4_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_5_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_6_n_0,CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_4
       (.I0(IDATA_BUFFER[13]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_4),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_5
       (.I0(IDATA_BUFFER[12]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_5),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_6
       (.I0(IDATA_BUFFER[11]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_6),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_7
       (.I0(IDATA_BUFFER[10]),
        .I1(IDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_7),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_I_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__9
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_1_n_0),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_I_reg_0_31_0_0__8_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_I[10]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_2
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry__1_i_9_n_6),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[11]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0__9_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_3_n_0),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .I3(ATAN_CONSTELLATION_IN_I0__21_carry_n_7),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_1_n_0));
  LUT5 #(
    .INIT(32'h00005400)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2
       (.I0(RESET),
        .I1(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .I3(INPUT_DATA_VALID),
        .I4(INPUT_DATA_CNTR[5]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_I_reg_0_31_0_0_i_3
       (.I0(ATAN_CONSTELLATION_IN_I0__21_carry_i_11_n_7),
        .I1(IDATA_BUFFER[23]),
        .I2(IDATA_BUFFER[1]),
        .O(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[0]_i_1 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h32002222)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_1 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(RESET),
        .I2(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F0D00)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(RESET),
        .I3(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I4(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_3 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[5] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[2]_i_1 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .I4(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FFFF80000000)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[3]_i_1 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_2_n_0 ),
        .I4(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .I5(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_1 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_2_n_0 ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .I4(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .I5(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h2A2A2AAA)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_2 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[5] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I4(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(RESET),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10F010F00000F000)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_2 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ),
        .I4(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_3_n_0 ),
        .I5(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[5] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_3 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg[0] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[0]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .R(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg[1] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_3_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .R(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg[2] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[2]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .S(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg[3] 
       (.C(CLOCK),
        .CE(1'b1),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[3]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg[4] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ),
        .S(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg[5] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_2_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[5] ),
        .S(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep[0] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[0]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] ),
        .R(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep[1] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_3_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ),
        .R(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep[2] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[2]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ),
        .S(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep[3] 
       (.C(CLOCK),
        .CE(1'b1),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep[4] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[4]_i_1_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ),
        .S(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep[5] 
       (.C(CLOCK),
        .CE(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .D(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_2_n_0 ),
        .Q(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ),
        .S(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_1 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_2_n_0 ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_2_n_0 ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F800000)) 
    \CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_2 
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .O(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_rep[3]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[0]),
        .DIB(p_4_in[1]),
        .DIC(p_4_in[2]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_11_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[0]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_10
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_CNTR[0]),
        .I1(CHANNEL_RESPONSE_AMPLITUDE),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[0] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_3_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_11
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[0]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_12
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[1]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_13
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[2]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_12_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[1]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_13_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[2]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[2]));
  LUT3 #(
    .INIT(8'h32)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_4
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(RESET),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(CHANNEL_RESPONSE_PHASE0_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_5
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_CNTR[5]),
        .I1(CHANNEL_RESPONSE_AMPLITUDE),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[5] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_3_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_6
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_CNTR[4]),
        .I1(CHANNEL_RESPONSE_AMPLITUDE),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_3_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_7
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_CNTR[3]),
        .I1(CHANNEL_RESPONSE_AMPLITUDE),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_3_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_8
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_CNTR[2]),
        .I1(CHANNEL_RESPONSE_AMPLITUDE),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_3_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_0_2_i_9
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_CNTR[1]),
        .I1(CHANNEL_RESPONSE_AMPLITUDE),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_3_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[12]),
        .DIB(p_4_in[13]),
        .DIC(p_4_in[14]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_4_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[12]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_5_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[13]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_6_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[14]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_4
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[12]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_5
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[13]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_6
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[14]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_12_14_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[15]),
        .DIB(p_4_in[16]),
        .DIC(p_4_in[17]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_4_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[15]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_5_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[16]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_6_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[17]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_4
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[15]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_5
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[16]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_6
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[17]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_15_17_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[18]),
        .DIB(p_4_in[19]),
        .DIC(p_4_in[20]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_4_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[18]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_5_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[19]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_6_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[20]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_4
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[18]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_5
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[19]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_6
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[20]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_18_20_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[21]),
        .DIB(p_4_in[22]),
        .DIC(p_4_in[23]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_4_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[21]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_5_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[22]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_6_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[23]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_4
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[21]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_5
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[22]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_6
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[23]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_21_23_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[3]),
        .DIB(p_4_in[4]),
        .DIC(p_4_in[5]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_4_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[3]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_5_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[4]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_6_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[5]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_4
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[3]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_5
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[4]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_6
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[5]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_3_5_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[6]),
        .DIB(p_4_in[7]),
        .DIC(p_4_in[8]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_4_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[6]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_5_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[7]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_6_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[8]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_4
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[6]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_5
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[7]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_6
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[8]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_6_8_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11
       (.ADDRA(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRB(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRC(ATAN_CONSTELLATION_PHASE_OUT_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[9]),
        .DIB(p_4_in[10]),
        .DIC(p_4_in[11]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_4_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[9]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_2
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_5_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[10]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_3
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_6_n_0),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(in30[11]),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(p_4_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_4
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_0),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[9]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_5
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_1),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[10]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_6
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_n_2),
        .I1(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I2(ATAN_CONSTELLATION_PHASE_OUT[11]),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .O(CHANNEL_RESPONSE_PHASE_reg_r1_0_63_9_11_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[0]),
        .DIB(p_4_in[1]),
        .DIC(p_4_in[2]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[12]),
        .DIB(p_4_in[13]),
        .DIC(p_4_in[14]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[15]),
        .DIB(p_4_in[16]),
        .DIC(p_4_in[17]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[18]),
        .DIB(p_4_in[19]),
        .DIC(p_4_in[20]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[21]),
        .DIB(p_4_in[22]),
        .DIC(p_4_in[23]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[3]),
        .DIB(p_4_in[4]),
        .DIC(p_4_in[5]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[6]),
        .DIB(p_4_in[7]),
        .DIC(p_4_in[8]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11
       (.ADDRA({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRB({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRC({\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[5] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[4] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[3] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[2] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[1] ,\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_rep_n_0_[0] }),
        .ADDRD(p_3_in),
        .DIA(p_4_in[9]),
        .DIB(p_4_in[10]),
        .DIC(p_4_in[11]),
        .DID(1'b0),
        .DOA(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_0),
        .DOB(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_1),
        .DOC(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_2),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_0_2
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[0]),
        .DIB(p_4_in[1]),
        .DIC(p_4_in[2]),
        .DID(1'b0),
        .DOA(p_5_out[0]),
        .DOB(p_5_out[1]),
        .DOC(p_5_out[2]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_12_14
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[12]),
        .DIB(p_4_in[13]),
        .DIC(p_4_in[14]),
        .DID(1'b0),
        .DOA(p_5_out[12]),
        .DOB(p_5_out[13]),
        .DOC(p_5_out[14]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_15_17
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[15]),
        .DIB(p_4_in[16]),
        .DIC(p_4_in[17]),
        .DID(1'b0),
        .DOA(p_5_out[15]),
        .DOB(p_5_out[16]),
        .DOC(p_5_out[17]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_18_20
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[18]),
        .DIB(p_4_in[19]),
        .DIC(p_4_in[20]),
        .DID(1'b0),
        .DOA(p_5_out[18]),
        .DOB(p_5_out[19]),
        .DOC(p_5_out[20]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_21_23
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[21]),
        .DIB(p_4_in[22]),
        .DIC(p_4_in[23]),
        .DID(1'b0),
        .DOA(p_5_out[21]),
        .DOB(p_5_out[22]),
        .DOC(p_5_out[23]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_3_5
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[3]),
        .DIB(p_4_in[4]),
        .DIC(p_4_in[5]),
        .DID(1'b0),
        .DOA(p_5_out[3]),
        .DOB(p_5_out[4]),
        .DOC(p_5_out[5]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_6_8
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[6]),
        .DIB(p_4_in[7]),
        .DIC(p_4_in[8]),
        .DID(1'b0),
        .DOA(p_5_out[6]),
        .DOB(p_5_out[7]),
        .DOC(p_5_out[8]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_PHASE_reg_r3_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CHANNEL_RESPONSE_PHASE_reg_r3_0_63_9_11
       (.ADDRA(INPUT_DATA_CNTR),
        .ADDRB(INPUT_DATA_CNTR),
        .ADDRC(INPUT_DATA_CNTR),
        .ADDRD(p_3_in),
        .DIA(p_4_in[9]),
        .DIB(p_4_in[10]),
        .DIC(p_4_in[11]),
        .DID(1'b0),
        .DOA(p_5_out[9]),
        .DOB(p_5_out[10]),
        .DOC(p_5_out[11]),
        .DOD(NLW_CHANNEL_RESPONSE_PHASE_reg_r3_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_PHASE0_out));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__1
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__1_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__10
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__10_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__11
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__11_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__12
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__12_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__13
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__13_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__14
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__14_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__15
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__15_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__16
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__16_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__17
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__17_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__18
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__18_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__19
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__19_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__2
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__2_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__20
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__20_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__21
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__21_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__22
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__22_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__23
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__23_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__24
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__24_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__25
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__25_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__26
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__26_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__27
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__27_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__28
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__28_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__29
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__29_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__3
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__3_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__30
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__30_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__31
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__31_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__32
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__32_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__33
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__33_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__34
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__34_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__35
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__35_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__36
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__36_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__37
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__37_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__38
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__38_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__39
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__39_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__4
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__4_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__40
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__40_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__41
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__41_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__42
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__42_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__43
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__43_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__44
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__44_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__45
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__45_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__46
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__46_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__5
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__5_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__6
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__6_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__7
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__7_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "48" *) 
  (* ram_addr_end = "51" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__8
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__8_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0__0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "47" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_15_0_0__9
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(1'b0),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_15_0_0__9_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_15_0_0_i_1_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_Q[1]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[2]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3
       (.CI(1'b0),
        .CO({CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_1,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_2,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_3}),
        .CYINIT(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_4_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_4,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_5,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_7}),
        .S({CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_5_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_6_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_7_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_4
       (.I0(QDATA_BUFFER[1]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_7),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_5
       (.I0(QDATA_BUFFER[5]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_4),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_6
       (.I0(QDATA_BUFFER[4]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_5),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_7
       (.I0(QDATA_BUFFER[3]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_6),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_8
       (.I0(QDATA_BUFFER[2]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_7),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_8_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__1
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__10
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_Q[11]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[12]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__10_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__11
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_Q[12]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[13]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__11_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__12
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_Q[13]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[14]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3
       (.CI(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_0),
        .CO({CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_1,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_2,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_4,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_5,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_7}),
        .S({CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_4_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_5_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_6_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_4
       (.I0(QDATA_BUFFER[17]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_4),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_5
       (.I0(QDATA_BUFFER[16]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_5),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_6
       (.I0(QDATA_BUFFER[15]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_6),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_7
       (.I0(QDATA_BUFFER[14]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_7),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__13
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_Q[14]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[15]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__13_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__14
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_Q[15]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[16]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__14_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__15
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_Q[16]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[17]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__15_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__16
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_Q[17]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[18]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3
       (.CI(CHANNEL_RESPONSE_Q_reg_0_31_0_0__12_i_3_n_0),
        .CO({CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_1,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_2,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_4,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_5,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_7}),
        .S({CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_4_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_5_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_6_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_4
       (.I0(QDATA_BUFFER[21]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_4),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_5
       (.I0(QDATA_BUFFER[20]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_5),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_6
       (.I0(QDATA_BUFFER[19]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_6),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_7
       (.I0(QDATA_BUFFER[18]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_7),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__17
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_Q[18]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[19]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__17_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__18
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_Q[19]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[20]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__18_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__19
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_Q[20]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[21]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__19_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_Q[2]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[3]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__1_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__2
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__20
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_Q[21]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_2
       (.I0(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[22]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3
       (.CI(CHANNEL_RESPONSE_Q_reg_0_31_0_0__16_i_3_n_0),
        .CO({NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_CO_UNCONNECTED[3:2],CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_2,CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_O_UNCONNECTED[3],CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_5,CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_7}),
        .S({1'b0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_4_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_5_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_4
       (.I0(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_1),
        .I1(QDATA_BUFFER[23]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_5
       (.I0(QDATA_BUFFER[23]),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_6),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_6
       (.I0(QDATA_BUFFER[22]),
        .I1(QDATA_BUFFER[23]),
        .I2(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_7),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_6_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__21
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80F08000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_1
       (.I0(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(in),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_6),
        .I5(\ATAN_CONSTELLATION_IN_Q[22]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__3_i_9_n_0),
        .CO({NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_CO_UNCONNECTED[3],CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_1,NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_CO_UNCONNECTED[1],CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_O_UNCONNECTED[3:2],CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_7}),
        .S({1'b0,1'b1,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_3_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_4_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_3
       (.I0(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_5),
        .I1(QDATA_BUFFER[23]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_3_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_4
       (.I0(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[22]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5
       (.CI(ATAN_CONSTELLATION_IN_Q0__21_carry__2_i_14_n_0),
        .CO({NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_CO_UNCONNECTED[3:2],CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_2,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_O_UNCONNECTED[3],CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_5,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_5_n_7}),
        .S({1'b0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_6_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_7_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_6
       (.I0(QDATA_BUFFER[23]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_7
       (.I0(QDATA_BUFFER[22]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_8
       (.I0(QDATA_BUFFER[21]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_8_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__22
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__20_i_3_n_5),
        .I4(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_3_n_0),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_2
       (.I0(QDATA_BUFFER[23]),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__21_i_2_n_1),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_3
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ATAN_CONSTELLATION_IN_Q0__21_carry__4_n_4),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__22_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_Q[3]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[4]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__2_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__3
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_Q[4]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[5]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__3_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__4
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_Q[5]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[6]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3
       (.CI(CHANNEL_RESPONSE_Q_reg_0_31_0_0__0_i_3_n_0),
        .CO({CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_1,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_2,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_4,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_5,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_7}),
        .S({CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_4_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_5_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_6_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_4
       (.I0(QDATA_BUFFER[9]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_4),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_5
       (.I0(QDATA_BUFFER[8]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_5),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_6
       (.I0(QDATA_BUFFER[7]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_6),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_7
       (.I0(QDATA_BUFFER[6]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_7),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__5
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_Q[6]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[7]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__5_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__6
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_5),
        .I4(\ATAN_CONSTELLATION_IN_Q[7]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_5),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[8]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__6_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__7
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_4),
        .I4(\ATAN_CONSTELLATION_IN_Q[8]_i_2_n_0 ),
        .I5(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__0_i_9_n_4),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[9]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__7_i_2_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__8
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_7),
        .I4(\ATAN_CONSTELLATION_IN_Q[9]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[10]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3
       (.CI(CHANNEL_RESPONSE_Q_reg_0_31_0_0__4_i_3_n_0),
        .CO({CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_1,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_2,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_4,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_5,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_6,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_7}),
        .S({CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_4_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_5_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_6_n_0,CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_4
       (.I0(QDATA_BUFFER[13]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_4),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_5
       (.I0(QDATA_BUFFER[12]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_5),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_6
       (.I0(QDATA_BUFFER[11]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_6),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_7
       (.I0(QDATA_BUFFER[10]),
        .I1(QDATA_BUFFER[23]),
        .I2(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_7),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_7_n_0));
  (* RTL_RAM_BITS = "1248" *) 
  (* RTL_RAM_NAME = "U0/CHANNEL_RESPONSE_Q_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__9
       (.A0(INPUT_DATA_CNTR[0]),
        .A1(INPUT_DATA_CNTR[1]),
        .A2(INPUT_DATA_CNTR[2]),
        .A3(INPUT_DATA_CNTR[3]),
        .A4(INPUT_DATA_CNTR[4]),
        .D(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_1_n_0),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_n_0),
        .WCLK(CLOCK),
        .WE(CHANNEL_RESPONSE_I_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_2_n_0),
        .I2(in),
        .I3(CHANNEL_RESPONSE_Q_reg_0_31_0_0__8_i_3_n_6),
        .I4(\ATAN_CONSTELLATION_IN_Q[10]_i_2_n_0 ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry__1_i_9_n_6),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[11]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0__9_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I1(CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_2_n_0),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .I3(ATAN_CONSTELLATION_IN_Q0__21_carry_n_7),
        .I4(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_2
       (.I0(ATAN_CONSTELLATION_IN_Q0__21_carry_i_10_n_7),
        .I1(QDATA_BUFFER[23]),
        .I2(QDATA_BUFFER[1]),
        .O(CHANNEL_RESPONSE_Q_reg_0_31_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[0]_i_1 
       (.I0(p_3_out[0]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[0]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[10]_i_1 
       (.I0(p_3_out[10]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[10]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[11]_i_1 
       (.I0(p_3_out[11]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[11]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[12]_i_1 
       (.I0(p_3_out[12]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[12]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[13]_i_1 
       (.I0(p_3_out[13]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[13]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[14]_i_1 
       (.I0(p_3_out[14]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[14]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[15]_i_1 
       (.I0(p_3_out[15]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[15]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[16]_i_1 
       (.I0(p_3_out[16]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[16]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[17]_i_1 
       (.I0(p_3_out[17]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[17]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[18]_i_1 
       (.I0(p_3_out[18]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[18]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[19]_i_1 
       (.I0(p_3_out[19]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[19]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[1]_i_1 
       (.I0(p_3_out[1]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[1]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[20]_i_1 
       (.I0(p_3_out[20]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[20]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[21]_i_1 
       (.I0(p_3_out[21]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[21]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[22]_i_1 
       (.I0(p_3_out[22]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[22]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[23]_i_1 
       (.I0(p_3_out[23]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[23]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[2]_i_1 
       (.I0(p_3_out[2]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[2]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[3]_i_1 
       (.I0(p_3_out[3]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[3]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[4]_i_1 
       (.I0(p_3_out[4]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[4]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[5]_i_1 
       (.I0(p_3_out[5]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[5]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[6]_i_1 
       (.I0(p_3_out[6]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[6]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[7]_i_1 
       (.I0(p_3_out[7]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[7]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[8]_i_1 
       (.I0(p_3_out[8]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[8]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[9]_i_1 
       (.I0(p_3_out[9]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_1_out[9]),
        .O(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[0] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[0]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[10] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[10]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[11] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[11]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[12] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[12]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[13] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[13]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[14] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[14]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[15] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[15]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[16] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[16]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[17] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[17]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[18] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[18]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[19] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[19]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[1] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[1]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[20] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[20]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[21] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[21]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[22] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[22]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[23] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[23]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[2] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[2]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[3] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[3]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[4] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[4]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[5] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[5]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[6] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[6]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[7] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[7]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[8] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[8]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_BPSK_AMPLITUDE_REFERENCE_reg[9] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[9]_i_1_n_0 ),
        .Q(CONSTELLATION_BPSK_AMPLITUDE_REFERENCE[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_1
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]),
        .I1(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_2_n_0),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I3(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_3_n_0),
        .I4(\CONSTELLATION_IDATA_OUT[23]_i_3_n_0 ),
        .I5(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER),
        .O(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_2
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .O(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_3
       (.I0(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_4_n_0),
        .I1(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_5_n_0),
        .I2(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_6_n_0),
        .I3(OFDM_SYMBOL_CNTR_reg[3]),
        .I4(OFDM_SYMBOL_CNTR_reg[6]),
        .I5(OFDM_SYMBOL_CNTR_reg[5]),
        .O(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_4
       (.I0(OFDM_SYMBOL_CNTR_reg[11]),
        .I1(OFDM_SYMBOL_CNTR_reg[9]),
        .I2(OFDM_SYMBOL_CNTR_reg[1]),
        .I3(OFDM_SYMBOL_CNTR_reg[8]),
        .O(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_5
       (.I0(OFDM_SYMBOL_CNTR_reg[12]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .I2(OFDM_SYMBOL_CNTR_reg[10]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .O(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_6
       (.I0(OFDM_SYMBOL_CNTR_reg[4]),
        .I1(OFDM_SYMBOL_CNTR_reg[0]),
        .I2(OFDM_SYMBOL_CNTR_reg[7]),
        .I3(OFDM_SYMBOL_CNTR_reg[2]),
        .O(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_6_n_0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_reg
       (.C(CLOCK),
        .CE(1'b1),
        .D(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_1_n_0),
        .Q(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER),
        .R(RESET));
  LUT5 #(
    .INIT(32'hCDDD8888)) 
    CONSTELLATION_DATA_OUT_VALID_i_1
       (.I0(\CONSTELLATION_IDATA_OUT[23]_i_3_n_0 ),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_STROBE),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CONSTELLATION_IDATA_OUT[23]_i_4_n_0 ),
        .I4(CONSTELLATION_DATA_OUT_VALID),
        .O(CONSTELLATION_DATA_OUT_VALID_i_1_n_0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    CONSTELLATION_DATA_OUT_VALID_reg
       (.C(CLOCK),
        .CE(1'b1),
        .D(CONSTELLATION_DATA_OUT_VALID_i_1_n_0),
        .Q(CONSTELLATION_DATA_OUT_VALID),
        .R(RESET));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_IDATA_OUT[1:0]),
        .DIB(ROTATION_CONSTELLATION_IDATA_OUT[3:2]),
        .DIC(ROTATION_CONSTELLATION_IDATA_OUT[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[1:0]),
        .DOB(p_2_out[3:2]),
        .DOC(p_2_out[5:4]),
        .DOD(NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF888000000000)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I4(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_6_n_0),
        .O(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT4 #(
    .INIT(16'h666A)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .O(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0));
  LUT3 #(
    .INIT(8'h56)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .O(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .O(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .O(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h20)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_6
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_STROBE),
        .I1(RESET),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_12_17
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_IDATA_OUT[13:12]),
        .DIB(ROTATION_CONSTELLATION_IDATA_OUT[15:14]),
        .DIC(ROTATION_CONSTELLATION_IDATA_OUT[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[13:12]),
        .DOB(p_2_out[15:14]),
        .DOC(p_2_out[17:16]),
        .DOD(NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_18_23
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_IDATA_OUT[19:18]),
        .DIB(ROTATION_CONSTELLATION_IDATA_OUT[21:20]),
        .DIC(ROTATION_CONSTELLATION_IDATA_OUT[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[19:18]),
        .DOB(p_2_out[21:20]),
        .DOC(p_2_out[23:22]),
        .DOD(NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_6_11
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_IDATA_OUT[7:6]),
        .DIB(ROTATION_CONSTELLATION_IDATA_OUT[9:8]),
        .DIC(ROTATION_CONSTELLATION_IDATA_OUT[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[7:6]),
        .DOB(p_2_out[9:8]),
        .DOC(p_2_out[11:10]),
        .DOD(NLW_CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[0]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[0]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[0]),
        .O(\CONSTELLATION_IDATA_OUT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[10]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[10]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[10]),
        .O(\CONSTELLATION_IDATA_OUT[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[11]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[11]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[11]),
        .O(\CONSTELLATION_IDATA_OUT[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[12]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[12]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[12]),
        .O(\CONSTELLATION_IDATA_OUT[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[13]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[13]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[13]),
        .O(\CONSTELLATION_IDATA_OUT[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[14]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[14]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[14]),
        .O(\CONSTELLATION_IDATA_OUT[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[15]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[15]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[15]),
        .O(\CONSTELLATION_IDATA_OUT[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[16]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[16]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[16]),
        .O(\CONSTELLATION_IDATA_OUT[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[17]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[17]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[17]),
        .O(\CONSTELLATION_IDATA_OUT[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[18]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[18]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[18]),
        .O(\CONSTELLATION_IDATA_OUT[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[19]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[19]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[19]),
        .O(\CONSTELLATION_IDATA_OUT[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[1]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[1]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[1]),
        .O(\CONSTELLATION_IDATA_OUT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[20]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[20]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[20]),
        .O(\CONSTELLATION_IDATA_OUT[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[21]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[21]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[21]),
        .O(\CONSTELLATION_IDATA_OUT[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[22]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[22]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[22]),
        .O(\CONSTELLATION_IDATA_OUT[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4454)) 
    \CONSTELLATION_IDATA_OUT[23]_i_1 
       (.I0(RESET),
        .I1(\CONSTELLATION_IDATA_OUT[23]_i_3_n_0 ),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(\CONSTELLATION_IDATA_OUT[23]_i_4_n_0 ),
        .O(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[23]_i_2 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[23]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[23]),
        .O(\CONSTELLATION_IDATA_OUT[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \CONSTELLATION_IDATA_OUT[23]_i_3 
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_STROBE),
        .I3(CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER_i_2_n_0),
        .I4(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I5(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .O(\CONSTELLATION_IDATA_OUT[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \CONSTELLATION_IDATA_OUT[23]_i_4 
       (.I0(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .O(\CONSTELLATION_IDATA_OUT[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[2]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[2]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[2]),
        .O(\CONSTELLATION_IDATA_OUT[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[3]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[3]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[3]),
        .O(\CONSTELLATION_IDATA_OUT[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[4]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[4]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[4]),
        .O(\CONSTELLATION_IDATA_OUT[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[5]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[5]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[5]),
        .O(\CONSTELLATION_IDATA_OUT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[6]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[6]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[6]),
        .O(\CONSTELLATION_IDATA_OUT[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[7]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[7]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[7]),
        .O(\CONSTELLATION_IDATA_OUT[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[8]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[8]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[8]),
        .O(\CONSTELLATION_IDATA_OUT[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_IDATA_OUT[9]_i_1 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[9]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out[9]),
        .O(\CONSTELLATION_IDATA_OUT[9]_i_1_n_0 ));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[0] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[0]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[0]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[10] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[10]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[10]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[11] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[11]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[11]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[12] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[12]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[12]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[13] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[13]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[13]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[14] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[14]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[14]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[15] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[15]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[15]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[16] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[16]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[16]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[17] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[17]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[17]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[18] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[18]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[18]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[19] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[19]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[19]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[1] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[1]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[1]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[20] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[20]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[20]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[21] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[21]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[21]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[22] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[22]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[22]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[23] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[23]_i_2_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[23]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[2] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[2]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[2]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[3] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[3]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[3]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[4] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[4]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[4]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[5] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[5]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[5]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[6] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[6]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[6]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[7] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[7]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[7]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[8] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[8]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[8]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_IDATA_OUT_reg[9] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_IDATA_OUT[9]_i_1_n_0 ),
        .Q(CONSTELLATION_IDATA_OUT[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h45445555)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1 
       (.I0(RESET),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(\CONSTELLATION_IDATA_OUT[23]_i_4_n_0 ),
        .I3(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I4(\ATAN_CONSTELLATION_IN_I[23]_i_3_n_0 ),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000001FFF0000)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_2 
       (.I0(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I5(CONSTELLATION_OUT_LAST_HALF_CNTR__1[0]),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABEAA)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[1]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[0]),
        .I3(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I4(\CONSTELLATION_IDATA_OUT[23]_i_4_n_0 ),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0070707070000000)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[2]_i_1 
       (.I0(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[0]),
        .I5(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFEAAAAAAAAAAA)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[0]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I5(\CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_2_n_0 ),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h2A2A2AAA)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_2 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABEAA)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I2(\CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_2_n_0 ),
        .I3(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I4(\CONSTELLATION_IDATA_OUT[23]_i_4_n_0 ),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_2 
       (.I0(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[0]),
        .O(\CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR_reg[0] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1_n_0 ),
        .D(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_2_n_0 ),
        .Q(CONSTELLATION_OUT_LAST_HALF_CNTR__1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR_reg[1] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1_n_0 ),
        .D(\CONSTELLATION_OUT_LAST_HALF_CNTR[1]_i_1_n_0 ),
        .Q(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR_reg[2] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1_n_0 ),
        .D(\CONSTELLATION_OUT_LAST_HALF_CNTR[2]_i_1_n_0 ),
        .Q(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR_reg[3] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1_n_0 ),
        .D(\CONSTELLATION_OUT_LAST_HALF_CNTR[3]_i_1_n_0 ),
        .Q(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CONSTELLATION_OUT_LAST_HALF_CNTR_reg[4] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_OUT_LAST_HALF_CNTR[0]_i_1_n_0 ),
        .D(\CONSTELLATION_OUT_LAST_HALF_CNTR[4]_i_1_n_0 ),
        .Q(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_0_5
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_QDATA_OUT[1:0]),
        .DIB(ROTATION_CONSTELLATION_QDATA_OUT[3:2]),
        .DIC(ROTATION_CONSTELLATION_QDATA_OUT[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out__0[1:0]),
        .DOB(p_2_out__0[3:2]),
        .DOC(p_2_out__0[5:4]),
        .DOD(NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_12_17
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_QDATA_OUT[13:12]),
        .DIB(ROTATION_CONSTELLATION_QDATA_OUT[15:14]),
        .DIC(ROTATION_CONSTELLATION_QDATA_OUT[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out__0[13:12]),
        .DOB(p_2_out__0[15:14]),
        .DOC(p_2_out__0[17:16]),
        .DOD(NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_18_23
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_QDATA_OUT[19:18]),
        .DIB(ROTATION_CONSTELLATION_QDATA_OUT[21:20]),
        .DIC(ROTATION_CONSTELLATION_QDATA_OUT[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out__0[19:18]),
        .DOB(p_2_out__0[21:20]),
        .DOC(p_2_out__0[23:22]),
        .DOD(NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "624" *) 
  (* RTL_RAM_NAME = "U0/CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "25" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_6_11
       (.ADDRA(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRB(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRC(CONSTELLATION_OUT_LAST_HALF_CNTR__1),
        .ADDRD({CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_2_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_3_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_4_n_0,CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_5_n_0,ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]}),
        .DIA(ROTATION_CONSTELLATION_QDATA_OUT[7:6]),
        .DIB(ROTATION_CONSTELLATION_QDATA_OUT[9:8]),
        .DIC(ROTATION_CONSTELLATION_QDATA_OUT[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out__0[7:6]),
        .DOB(p_2_out__0[9:8]),
        .DOC(p_2_out__0[11:10]),
        .DOD(NLW_CONSTELLATION_QDATA_LAST_HALF_BUFFER_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLOCK),
        .WE(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[0]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[0]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[0]),
        .O(\CONSTELLATION_QDATA_OUT[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[10]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[10]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[10]),
        .O(\CONSTELLATION_QDATA_OUT[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[11]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[11]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[11]),
        .O(\CONSTELLATION_QDATA_OUT[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[12]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[12]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[12]),
        .O(\CONSTELLATION_QDATA_OUT[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[13]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[13]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[13]),
        .O(\CONSTELLATION_QDATA_OUT[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[14]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[14]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[14]),
        .O(\CONSTELLATION_QDATA_OUT[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[15]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[15]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[15]),
        .O(\CONSTELLATION_QDATA_OUT[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[16]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[16]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[16]),
        .O(\CONSTELLATION_QDATA_OUT[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[17]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[17]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[17]),
        .O(\CONSTELLATION_QDATA_OUT[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[18]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[18]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[18]),
        .O(\CONSTELLATION_QDATA_OUT[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[19]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[19]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[19]),
        .O(\CONSTELLATION_QDATA_OUT[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[1]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[1]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[1]),
        .O(\CONSTELLATION_QDATA_OUT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[20]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[20]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[20]),
        .O(\CONSTELLATION_QDATA_OUT[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[21]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[21]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[21]),
        .O(\CONSTELLATION_QDATA_OUT[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[22]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[22]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[22]),
        .O(\CONSTELLATION_QDATA_OUT[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[23]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[23]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[23]),
        .O(\CONSTELLATION_QDATA_OUT[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[2]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[2]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[2]),
        .O(\CONSTELLATION_QDATA_OUT[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[3]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[3]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[3]),
        .O(\CONSTELLATION_QDATA_OUT[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[4]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[4]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[4]),
        .O(\CONSTELLATION_QDATA_OUT[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[5]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[5]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[5]),
        .O(\CONSTELLATION_QDATA_OUT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[6]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[6]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[6]),
        .O(\CONSTELLATION_QDATA_OUT[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[7]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[7]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[7]),
        .O(\CONSTELLATION_QDATA_OUT[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[8]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[8]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[8]),
        .O(\CONSTELLATION_QDATA_OUT[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    \CONSTELLATION_QDATA_OUT[9]_i_1 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[9]),
        .I1(CONSTELLATION_OUT_LAST_HALF_CNTR__1[2]),
        .I2(CONSTELLATION_OUT_LAST_HALF_CNTR__1[1]),
        .I3(CONSTELLATION_OUT_LAST_HALF_CNTR__1[3]),
        .I4(CONSTELLATION_OUT_LAST_HALF_CNTR__1[4]),
        .I5(p_2_out__0[9]),
        .O(\CONSTELLATION_QDATA_OUT[9]_i_1_n_0 ));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[0] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[0]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[0]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[10] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[10]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[10]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[11] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[11]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[11]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[12] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[12]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[12]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[13] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[13]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[13]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[14] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[14]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[14]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[15] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[15]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[15]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[16] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[16]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[16]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[17] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[17]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[17]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[18] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[18]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[18]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[19] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[19]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[19]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[1] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[1]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[1]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[20] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[20]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[20]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[21] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[21]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[21]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[22] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[22]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[22]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[23] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[23]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[23]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[2] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[2]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[2]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[3] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[3]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[3]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[4] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[4]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[4]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[5] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[5]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[5]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[6] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[6]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[6]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[7] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[7]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[7]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[8] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[8]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[8]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CONSTELLATION_QDATA_OUT_reg[9] 
       (.C(CLOCK),
        .CE(\CONSTELLATION_IDATA_OUT[23]_i_1_n_0 ),
        .D(\CONSTELLATION_QDATA_OUT[9]_i_1_n_0 ),
        .Q(CONSTELLATION_QDATA_OUT[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    FFT_DATA_IN_VALID_BUFFER_reg
       (.C(CLOCK),
        .CE(1'b1),
        .D(FFT_DATA_IN_VALID),
        .Q(FFT_DATA_IN_VALID_BUFFER),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_STATE[0]_i_1 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(FFT_DATA_IN_VALID_BUFFER),
        .I2(FFT_DATA_IN_VALID),
        .O(\FSM_onehot_STATE[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_STATE[1]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\FSM_onehot_STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \FSM_onehot_STATE[3]_i_1 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(FFT_DATA_IN_FIRST_SYMBOL_MARKER),
        .I3(CHANNEL_RESPONSE_AMPLITUDE),
        .I4(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I5(p_0_in8_out),
        .O(\FSM_onehot_STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_STATE[3]_i_2 
       (.I0(FFT_DATA_IN_VALID_BUFFER),
        .I1(FFT_DATA_IN_VALID),
        .I2(CHANNEL_RESPONSE_AMPLITUDE),
        .O(\FSM_onehot_STATE[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "rx_lts_first:0010,rx_lts_second:0100,idle:0001,rx_data:1000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_STATE_reg[0] 
       (.C(CLOCK),
        .CE(\FSM_onehot_STATE[3]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[0]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[0] ),
        .S(RESET));
  (* FSM_ENCODED_STATES = "rx_lts_first:0010,rx_lts_second:0100,idle:0001,rx_data:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[1] 
       (.C(CLOCK),
        .CE(\FSM_onehot_STATE[3]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[1]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[1] ),
        .R(RESET));
  (* FSM_ENCODED_STATES = "rx_lts_first:0010,rx_lts_second:0100,idle:0001,rx_data:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[2] 
       (.C(CLOCK),
        .CE(\FSM_onehot_STATE[3]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[1] ),
        .Q(CHANNEL_RESPONSE_AMPLITUDE),
        .R(RESET));
  (* FSM_ENCODED_STATES = "rx_lts_first:0010,rx_lts_second:0100,idle:0001,rx_data:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[3] 
       (.C(CLOCK),
        .CE(\FSM_onehot_STATE[3]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[3]_i_2_n_0 ),
        .Q(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .R(RESET));
  LUT1 #(
    .INIT(2'h1)) 
    \IDATA_BUFFER[23]_i_1 
       (.I0(RESET),
        .O(\IDATA_BUFFER[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[0] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[0]),
        .Q(IDATA_BUFFER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[10] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[10]),
        .Q(IDATA_BUFFER[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[11] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[11]),
        .Q(IDATA_BUFFER[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[12] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[12]),
        .Q(IDATA_BUFFER[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[13] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[13]),
        .Q(IDATA_BUFFER[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[14] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[14]),
        .Q(IDATA_BUFFER[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[15] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[15]),
        .Q(IDATA_BUFFER[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[16] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[16]),
        .Q(IDATA_BUFFER[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[17] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[17]),
        .Q(IDATA_BUFFER[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[18] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[18]),
        .Q(IDATA_BUFFER[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[19] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[19]),
        .Q(IDATA_BUFFER[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[1] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[1]),
        .Q(IDATA_BUFFER[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[20] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[20]),
        .Q(IDATA_BUFFER[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[21] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[21]),
        .Q(IDATA_BUFFER[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[22] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[22]),
        .Q(IDATA_BUFFER[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[23] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[23]),
        .Q(IDATA_BUFFER[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[2] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[2]),
        .Q(IDATA_BUFFER[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[3] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[3]),
        .Q(IDATA_BUFFER[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[4] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[4]),
        .Q(IDATA_BUFFER[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[5] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[5]),
        .Q(IDATA_BUFFER[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[6] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[6]),
        .Q(IDATA_BUFFER[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[7] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[7]),
        .Q(IDATA_BUFFER[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[8] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[8]),
        .Q(IDATA_BUFFER[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IDATA_BUFFER_reg[9] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_IDATA_IN[9]),
        .Q(IDATA_BUFFER[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \INPUT_DATA_CNTR[0]_i_1 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I1(INPUT_DATA_CNTR1),
        .O(\INPUT_DATA_CNTR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \INPUT_DATA_CNTR[1]_i_1 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I2(INPUT_DATA_CNTR1),
        .O(\INPUT_DATA_CNTR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h339C)) 
    \INPUT_DATA_CNTR[2]_i_1 
       (.I0(INPUT_DATA_CNTR1),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .O(\INPUT_DATA_CNTR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hC6C33333)) 
    \INPUT_DATA_CNTR[3]_i_1 
       (.I0(INPUT_DATA_CNTR1),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .O(\INPUT_DATA_CNTR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCC3C36333)) 
    \INPUT_DATA_CNTR[4]_i_1 
       (.I0(INPUT_DATA_CNTR1),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I5(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .O(\INPUT_DATA_CNTR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \INPUT_DATA_CNTR[5]_i_1 
       (.I0(INPUT_DATA_CNTR1),
        .I1(\INPUT_DATA_CNTR[5]_i_4_n_0 ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .I3(\INPUT_DATA_CNTR[5]_i_5_n_0 ),
        .I4(FFT_DATA_IN_VALID),
        .I5(p_1_in_0),
        .O(\INPUT_DATA_CNTR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFB000400FBFF)) 
    \INPUT_DATA_CNTR[5]_i_2 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .I1(\INPUT_DATA_CNTR[5]_i_6_n_0 ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .I3(INPUT_DATA_CNTR1),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .I5(\INPUT_DATA_CNTR[5]_i_5_n_0 ),
        .O(\INPUT_DATA_CNTR[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00006A00)) 
    \INPUT_DATA_CNTR[5]_i_3 
       (.I0(p_1_in_0),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .I2(\INPUT_DATA_CNTR[5]_i_4_n_0 ),
        .I3(FFT_DATA_IN_VALID),
        .I4(\INPUT_DATA_CNTR[5]_i_7_n_0 ),
        .O(INPUT_DATA_CNTR1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \INPUT_DATA_CNTR[5]_i_4 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .O(\INPUT_DATA_CNTR[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00001115)) 
    \INPUT_DATA_CNTR[5]_i_5 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .O(\INPUT_DATA_CNTR[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \INPUT_DATA_CNTR[5]_i_6 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .O(\INPUT_DATA_CNTR[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AEAEAEAEAEAAAAA)) 
    \INPUT_DATA_CNTR[5]_i_7 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I5(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .O(\INPUT_DATA_CNTR[5]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_DATA_CNTR_reg[0] 
       (.C(CLOCK),
        .CE(\INPUT_DATA_CNTR[5]_i_1_n_0 ),
        .D(\INPUT_DATA_CNTR[0]_i_1_n_0 ),
        .Q(INPUT_DATA_CNTR[0]),
        .R(RESET));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_DATA_CNTR_reg[1] 
       (.C(CLOCK),
        .CE(\INPUT_DATA_CNTR[5]_i_1_n_0 ),
        .D(\INPUT_DATA_CNTR[1]_i_1_n_0 ),
        .Q(INPUT_DATA_CNTR[1]),
        .R(RESET));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_DATA_CNTR_reg[2] 
       (.C(CLOCK),
        .CE(\INPUT_DATA_CNTR[5]_i_1_n_0 ),
        .D(\INPUT_DATA_CNTR[2]_i_1_n_0 ),
        .Q(INPUT_DATA_CNTR[2]),
        .R(RESET));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_DATA_CNTR_reg[3] 
       (.C(CLOCK),
        .CE(\INPUT_DATA_CNTR[5]_i_1_n_0 ),
        .D(\INPUT_DATA_CNTR[3]_i_1_n_0 ),
        .Q(INPUT_DATA_CNTR[3]),
        .R(RESET));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_DATA_CNTR_reg[4] 
       (.C(CLOCK),
        .CE(\INPUT_DATA_CNTR[5]_i_1_n_0 ),
        .D(\INPUT_DATA_CNTR[4]_i_1_n_0 ),
        .Q(INPUT_DATA_CNTR[4]),
        .R(RESET));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_DATA_CNTR_reg[5] 
       (.C(CLOCK),
        .CE(\INPUT_DATA_CNTR[5]_i_1_n_0 ),
        .D(\INPUT_DATA_CNTR[5]_i_2_n_0 ),
        .Q(INPUT_DATA_CNTR[5]),
        .R(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    INPUT_DATA_VALID_i_1
       (.I0(\INPUT_DATA_CNTR[5]_i_4_n_0 ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .I2(\INPUT_DATA_CNTR[5]_i_5_n_0 ),
        .I3(FFT_DATA_IN_VALID),
        .I4(p_1_in_0),
        .I5(INPUT_DATA_CNTR1),
        .O(INPUT_DATA_VALID_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_DATA_VALID_reg
       (.C(CLOCK),
        .CE(1'b1),
        .D(INPUT_DATA_VALID_i_1_n_0),
        .Q(INPUT_DATA_VALID),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INPUT_FFT_CNTR[0]_i_1 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .O(\INPUT_FFT_CNTR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_FFT_CNTR[1]_i_1 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .O(\INPUT_FFT_CNTR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INPUT_FFT_CNTR[2]_i_1 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .O(\INPUT_FFT_CNTR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INPUT_FFT_CNTR[3]_i_1 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .O(\INPUT_FFT_CNTR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \INPUT_FFT_CNTR[4]_i_1 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .O(\INPUT_FFT_CNTR[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \INPUT_FFT_CNTR[5]_i_1 
       (.I0(FFT_DATA_IN_VALID_BUFFER),
        .I1(FFT_DATA_IN_VALID),
        .I2(RESET),
        .I3(FFT_DATA_IN_FIRST_SYMBOL_MARKER),
        .O(\INPUT_FFT_CNTR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \INPUT_FFT_CNTR[5]_i_2 
       (.I0(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .I2(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .I3(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .I4(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .I5(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .O(\INPUT_FFT_CNTR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF77F7FFFF00F0)) 
    \INPUT_FFT_CNTR[6]_inv_i_1 
       (.I0(\INPUT_DATA_CNTR[5]_i_4_n_0 ),
        .I1(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .I2(FFT_DATA_IN_VALID),
        .I3(FFT_DATA_IN_VALID_BUFFER),
        .I4(FFT_DATA_IN_FIRST_SYMBOL_MARKER),
        .I5(p_1_in_0),
        .O(\INPUT_FFT_CNTR[6]_inv_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_FFT_CNTR_reg[0] 
       (.C(CLOCK),
        .CE(p_1_in_0),
        .D(\INPUT_FFT_CNTR[0]_i_1_n_0 ),
        .Q(\INPUT_FFT_CNTR_reg_n_0_[0] ),
        .R(\INPUT_FFT_CNTR[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_FFT_CNTR_reg[1] 
       (.C(CLOCK),
        .CE(p_1_in_0),
        .D(\INPUT_FFT_CNTR[1]_i_1_n_0 ),
        .Q(\INPUT_FFT_CNTR_reg_n_0_[1] ),
        .R(\INPUT_FFT_CNTR[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_FFT_CNTR_reg[2] 
       (.C(CLOCK),
        .CE(p_1_in_0),
        .D(\INPUT_FFT_CNTR[2]_i_1_n_0 ),
        .Q(\INPUT_FFT_CNTR_reg_n_0_[2] ),
        .R(\INPUT_FFT_CNTR[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_FFT_CNTR_reg[3] 
       (.C(CLOCK),
        .CE(p_1_in_0),
        .D(\INPUT_FFT_CNTR[3]_i_1_n_0 ),
        .Q(\INPUT_FFT_CNTR_reg_n_0_[3] ),
        .R(\INPUT_FFT_CNTR[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_FFT_CNTR_reg[4] 
       (.C(CLOCK),
        .CE(p_1_in_0),
        .D(\INPUT_FFT_CNTR[4]_i_1_n_0 ),
        .Q(\INPUT_FFT_CNTR_reg_n_0_[4] ),
        .R(\INPUT_FFT_CNTR[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_FFT_CNTR_reg[5] 
       (.C(CLOCK),
        .CE(p_1_in_0),
        .D(\INPUT_FFT_CNTR[5]_i_2_n_0 ),
        .Q(\INPUT_FFT_CNTR_reg_n_0_[5] ),
        .R(\INPUT_FFT_CNTR[5]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \INPUT_FFT_CNTR_reg[6]_inv 
       (.C(CLOCK),
        .CE(1'b1),
        .D(\INPUT_FFT_CNTR[6]_inv_i_1_n_0 ),
        .Q(p_1_in_0),
        .R(RESET));
  LUT2 #(
    .INIT(4'hE)) 
    \OFDM_SYMBOL_CNTR[0]_i_1 
       (.I0(FFT_DATA_IN_FIRST_SYMBOL_MARKER),
        .I1(RESET),
        .O(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \OFDM_SYMBOL_CNTR[0]_i_2 
       (.I0(FFT_DATA_IN_VALID),
        .I1(FFT_DATA_IN_VALID_BUFFER),
        .O(p_0_in8_out));
  LUT1 #(
    .INIT(2'h1)) 
    \OFDM_SYMBOL_CNTR[0]_i_4 
       (.I0(OFDM_SYMBOL_CNTR_reg[0]),
        .O(\OFDM_SYMBOL_CNTR[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[0] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_7 ),
        .Q(OFDM_SYMBOL_CNTR_reg[0]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \OFDM_SYMBOL_CNTR_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_0 ,\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_1 ,\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_2 ,\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_4 ,\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_5 ,\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_6 ,\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_7 }),
        .S({OFDM_SYMBOL_CNTR_reg[3:1],\OFDM_SYMBOL_CNTR[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[10] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_5 ),
        .Q(OFDM_SYMBOL_CNTR_reg[10]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[11] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_4 ),
        .Q(OFDM_SYMBOL_CNTR_reg[11]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[12] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[12]_i_1_n_7 ),
        .Q(OFDM_SYMBOL_CNTR_reg[12]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \OFDM_SYMBOL_CNTR_reg[12]_i_1 
       (.CI(\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_0 ),
        .CO(\NLW_OFDM_SYMBOL_CNTR_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_OFDM_SYMBOL_CNTR_reg[12]_i_1_O_UNCONNECTED [3:1],\OFDM_SYMBOL_CNTR_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,OFDM_SYMBOL_CNTR_reg[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[1] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_6 ),
        .Q(OFDM_SYMBOL_CNTR_reg[1]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[2] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_5 ),
        .Q(OFDM_SYMBOL_CNTR_reg[2]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[3] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_4 ),
        .Q(OFDM_SYMBOL_CNTR_reg[3]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[4] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_7 ),
        .Q(OFDM_SYMBOL_CNTR_reg[4]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \OFDM_SYMBOL_CNTR_reg[4]_i_1 
       (.CI(\OFDM_SYMBOL_CNTR_reg[0]_i_3_n_0 ),
        .CO({\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_0 ,\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_1 ,\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_2 ,\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_4 ,\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_5 ,\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_6 ,\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_7 }),
        .S(OFDM_SYMBOL_CNTR_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[5] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_6 ),
        .Q(OFDM_SYMBOL_CNTR_reg[5]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[6] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_5 ),
        .Q(OFDM_SYMBOL_CNTR_reg[6]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[7] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_4 ),
        .Q(OFDM_SYMBOL_CNTR_reg[7]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[8] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_7 ),
        .Q(OFDM_SYMBOL_CNTR_reg[8]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \OFDM_SYMBOL_CNTR_reg[8]_i_1 
       (.CI(\OFDM_SYMBOL_CNTR_reg[4]_i_1_n_0 ),
        .CO({\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_0 ,\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_1 ,\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_2 ,\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_4 ,\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_5 ,\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_6 ,\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_7 }),
        .S(OFDM_SYMBOL_CNTR_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \OFDM_SYMBOL_CNTR_reg[9] 
       (.C(CLOCK),
        .CE(p_0_in8_out),
        .D(\OFDM_SYMBOL_CNTR_reg[8]_i_1_n_6 ),
        .Q(OFDM_SYMBOL_CNTR_reg[9]),
        .R(\OFDM_SYMBOL_CNTR[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[0]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[0]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[10]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_5 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[10]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[11]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[11]_i_10 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[9] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[9]),
        .O(\PILOT_I_ACCUMULATOR[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[11]_i_11 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[8] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[8]),
        .O(\PILOT_I_ACCUMULATOR[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[11]_i_4 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[11]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[11] ),
        .O(\PILOT_I_ACCUMULATOR[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[11]_i_5 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[10]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[10] ),
        .O(\PILOT_I_ACCUMULATOR[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[11]_i_6 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[9]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[9] ),
        .O(\PILOT_I_ACCUMULATOR[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[11]_i_7 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[8]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[8] ),
        .O(\PILOT_I_ACCUMULATOR[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[11]_i_8 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[11] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[11]),
        .O(\PILOT_I_ACCUMULATOR[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[11]_i_9 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[10] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[10]),
        .O(\PILOT_I_ACCUMULATOR[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[12]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[12]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[13]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[14]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_5 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[14]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[15]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[15]_i_10 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[13] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[13]),
        .O(\PILOT_I_ACCUMULATOR[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[15]_i_11 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[12] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[12]),
        .O(\PILOT_I_ACCUMULATOR[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[15]_i_4 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[15]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[15] ),
        .O(\PILOT_I_ACCUMULATOR[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[15]_i_5 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[14]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[14] ),
        .O(\PILOT_I_ACCUMULATOR[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[15]_i_6 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[13]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[13] ),
        .O(\PILOT_I_ACCUMULATOR[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[15]_i_7 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[12]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[12] ),
        .O(\PILOT_I_ACCUMULATOR[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[15]_i_8 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[15] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[15]),
        .O(\PILOT_I_ACCUMULATOR[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[15]_i_9 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[14] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[14]),
        .O(\PILOT_I_ACCUMULATOR[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[16]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[16]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[17]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[18]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_5 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[18]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[19]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[19]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[19]_i_10 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[17] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[17]),
        .O(\PILOT_I_ACCUMULATOR[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[19]_i_11 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[16] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[16]),
        .O(\PILOT_I_ACCUMULATOR[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[19]_i_4 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[19]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[19] ),
        .O(\PILOT_I_ACCUMULATOR[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[19]_i_5 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[18]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[18] ),
        .O(\PILOT_I_ACCUMULATOR[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[19]_i_6 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[17]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[17] ),
        .O(\PILOT_I_ACCUMULATOR[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[19]_i_7 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[16]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[16] ),
        .O(\PILOT_I_ACCUMULATOR[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[19]_i_8 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[19] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[19]),
        .O(\PILOT_I_ACCUMULATOR[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[19]_i_9 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[18] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[18]),
        .O(\PILOT_I_ACCUMULATOR[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[1]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[20]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[20]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[21]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[21]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[22]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_5 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[22]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[23]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[23]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[23]_i_10 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[21] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[21]),
        .O(\PILOT_I_ACCUMULATOR[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[23]_i_11 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[20] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[20]),
        .O(\PILOT_I_ACCUMULATOR[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[23]_i_4 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[23] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[23]),
        .O(\PILOT_I_ACCUMULATOR[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[23]_i_5 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[22]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[22] ),
        .O(\PILOT_I_ACCUMULATOR[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[23]_i_6 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[21]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[21] ),
        .O(\PILOT_I_ACCUMULATOR[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[23]_i_7 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[20]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[20] ),
        .O(\PILOT_I_ACCUMULATOR[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[23]_i_8 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[23]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[23] ),
        .O(\PILOT_I_ACCUMULATOR[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[23]_i_9 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[22] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[22]),
        .O(\PILOT_I_ACCUMULATOR[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[24]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[25]_i_5_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[25]_i_6_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[24]));
  LUT4 #(
    .INIT(16'h0800)) 
    \PILOT_I_ACCUMULATOR[25]_i_1 
       (.I0(\PILOT_I_ACCUMULATOR[25]_i_3_n_0 ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(RESET),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_STROBE),
        .O(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[25]_i_10 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .O(\PILOT_I_ACCUMULATOR[25]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[25]_i_11 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[23]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .O(\PILOT_I_ACCUMULATOR[25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[25]_i_2 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[25]_i_5_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[25]_i_6_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[25]));
  LUT6 #(
    .INIT(64'h0000041000810800)) 
    \PILOT_I_ACCUMULATOR[25]_i_3 
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .I4(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .I5(ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]),
        .O(\PILOT_I_ACCUMULATOR[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFBFFEF)) 
    \PILOT_I_ACCUMULATOR[25]_i_4 
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .I4(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I5(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .O(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PILOT_I_ACCUMULATOR[25]_i_7 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[23]),
        .O(\PILOT_I_ACCUMULATOR[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[25]_i_8 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .O(\PILOT_I_ACCUMULATOR[25]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[25]_i_9 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[23]),
        .O(\PILOT_I_ACCUMULATOR[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[2]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_5 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[2]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[3]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[3]_i_10 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[1] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[1]),
        .O(\PILOT_I_ACCUMULATOR[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[3]_i_11 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[0] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[0]),
        .O(\PILOT_I_ACCUMULATOR[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[3]_i_4 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[3]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[3] ),
        .O(\PILOT_I_ACCUMULATOR[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[3]_i_5 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[2]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[2] ),
        .O(\PILOT_I_ACCUMULATOR[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[3]_i_6 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[1]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[1] ),
        .O(\PILOT_I_ACCUMULATOR[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[3]_i_7 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[0]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[0] ),
        .O(\PILOT_I_ACCUMULATOR[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[3]_i_8 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[3] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[3]),
        .O(\PILOT_I_ACCUMULATOR[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[3]_i_9 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[2] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[2]),
        .O(\PILOT_I_ACCUMULATOR[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[4]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[4]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[5]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[6]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_5 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[6]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[7]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_4 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[7]_i_10 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[5] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[5]),
        .O(\PILOT_I_ACCUMULATOR[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[7]_i_11 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[4] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[4]),
        .O(\PILOT_I_ACCUMULATOR[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[7]_i_4 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[7]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[7] ),
        .O(\PILOT_I_ACCUMULATOR[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[7]_i_5 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[6]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[6] ),
        .O(\PILOT_I_ACCUMULATOR[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[7]_i_6 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[5]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[5] ),
        .O(\PILOT_I_ACCUMULATOR[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_I_ACCUMULATOR[7]_i_7 
       (.I0(ROTATION_CONSTELLATION_IDATA_OUT[4]),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[4] ),
        .O(\PILOT_I_ACCUMULATOR[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[7]_i_8 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[7] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[7]),
        .O(\PILOT_I_ACCUMULATOR[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_I_ACCUMULATOR[7]_i_9 
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[6] ),
        .I1(ROTATION_CONSTELLATION_IDATA_OUT[6]),
        .O(\PILOT_I_ACCUMULATOR[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[8]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_7 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[8]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_I_ACCUMULATOR[9]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_6 ),
        .I3(\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_I_ACCUMULATOR[9]));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[0] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[0]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[10] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[10]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[11] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[11]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[11]_i_2 
       (.CI(\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_0 ,\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_1 ,\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_2 ,\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[11] ,\PILOT_I_ACCUMULATOR_reg_n_0_[10] ,\PILOT_I_ACCUMULATOR_reg_n_0_[9] ,\PILOT_I_ACCUMULATOR_reg_n_0_[8] }),
        .O({\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_4 ,\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_5 ,\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_6 ,\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[11]_i_4_n_0 ,\PILOT_I_ACCUMULATOR[11]_i_5_n_0 ,\PILOT_I_ACCUMULATOR[11]_i_6_n_0 ,\PILOT_I_ACCUMULATOR[11]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[11]_i_3 
       (.CI(\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_0 ,\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_1 ,\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_2 ,\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[11] ,\PILOT_I_ACCUMULATOR_reg_n_0_[10] ,\PILOT_I_ACCUMULATOR_reg_n_0_[9] ,\PILOT_I_ACCUMULATOR_reg_n_0_[8] }),
        .O({\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_4 ,\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_5 ,\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_6 ,\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[11]_i_8_n_0 ,\PILOT_I_ACCUMULATOR[11]_i_9_n_0 ,\PILOT_I_ACCUMULATOR[11]_i_10_n_0 ,\PILOT_I_ACCUMULATOR[11]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[12] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[12]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[13] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[13]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[14] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[14]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[15] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[15]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[15]_i_2 
       (.CI(\PILOT_I_ACCUMULATOR_reg[11]_i_2_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_0 ,\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_1 ,\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_2 ,\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[15] ,\PILOT_I_ACCUMULATOR_reg_n_0_[14] ,\PILOT_I_ACCUMULATOR_reg_n_0_[13] ,\PILOT_I_ACCUMULATOR_reg_n_0_[12] }),
        .O({\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_4 ,\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_5 ,\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_6 ,\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[15]_i_4_n_0 ,\PILOT_I_ACCUMULATOR[15]_i_5_n_0 ,\PILOT_I_ACCUMULATOR[15]_i_6_n_0 ,\PILOT_I_ACCUMULATOR[15]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[15]_i_3 
       (.CI(\PILOT_I_ACCUMULATOR_reg[11]_i_3_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_0 ,\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_1 ,\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_2 ,\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[15] ,\PILOT_I_ACCUMULATOR_reg_n_0_[14] ,\PILOT_I_ACCUMULATOR_reg_n_0_[13] ,\PILOT_I_ACCUMULATOR_reg_n_0_[12] }),
        .O({\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_4 ,\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_5 ,\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_6 ,\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[15]_i_8_n_0 ,\PILOT_I_ACCUMULATOR[15]_i_9_n_0 ,\PILOT_I_ACCUMULATOR[15]_i_10_n_0 ,\PILOT_I_ACCUMULATOR[15]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[16] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[16]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[17] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[17]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[18] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[18]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[19] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[19]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[19]_i_2 
       (.CI(\PILOT_I_ACCUMULATOR_reg[15]_i_2_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_0 ,\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_1 ,\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_2 ,\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[19] ,\PILOT_I_ACCUMULATOR_reg_n_0_[18] ,\PILOT_I_ACCUMULATOR_reg_n_0_[17] ,\PILOT_I_ACCUMULATOR_reg_n_0_[16] }),
        .O({\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_4 ,\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_5 ,\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_6 ,\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[19]_i_4_n_0 ,\PILOT_I_ACCUMULATOR[19]_i_5_n_0 ,\PILOT_I_ACCUMULATOR[19]_i_6_n_0 ,\PILOT_I_ACCUMULATOR[19]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[19]_i_3 
       (.CI(\PILOT_I_ACCUMULATOR_reg[15]_i_3_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_0 ,\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_1 ,\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_2 ,\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[19] ,\PILOT_I_ACCUMULATOR_reg_n_0_[18] ,\PILOT_I_ACCUMULATOR_reg_n_0_[17] ,\PILOT_I_ACCUMULATOR_reg_n_0_[16] }),
        .O({\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_4 ,\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_5 ,\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_6 ,\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[19]_i_8_n_0 ,\PILOT_I_ACCUMULATOR[19]_i_9_n_0 ,\PILOT_I_ACCUMULATOR[19]_i_10_n_0 ,\PILOT_I_ACCUMULATOR[19]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[1] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[1]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[20] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[20]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[21] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[21]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[22] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[22]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[23] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[23]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[23]_i_2 
       (.CI(\PILOT_I_ACCUMULATOR_reg[19]_i_2_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_0 ,\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_1 ,\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_2 ,\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ROTATION_CONSTELLATION_IDATA_OUT[23],\PILOT_I_ACCUMULATOR_reg_n_0_[22] ,\PILOT_I_ACCUMULATOR_reg_n_0_[21] ,\PILOT_I_ACCUMULATOR_reg_n_0_[20] }),
        .O({\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_4 ,\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_5 ,\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_6 ,\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[23]_i_4_n_0 ,\PILOT_I_ACCUMULATOR[23]_i_5_n_0 ,\PILOT_I_ACCUMULATOR[23]_i_6_n_0 ,\PILOT_I_ACCUMULATOR[23]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[23]_i_3 
       (.CI(\PILOT_I_ACCUMULATOR_reg[19]_i_3_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_0 ,\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_1 ,\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_2 ,\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[23] ,\PILOT_I_ACCUMULATOR_reg_n_0_[22] ,\PILOT_I_ACCUMULATOR_reg_n_0_[21] ,\PILOT_I_ACCUMULATOR_reg_n_0_[20] }),
        .O({\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_4 ,\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_5 ,\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_6 ,\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[23]_i_8_n_0 ,\PILOT_I_ACCUMULATOR[23]_i_9_n_0 ,\PILOT_I_ACCUMULATOR[23]_i_10_n_0 ,\PILOT_I_ACCUMULATOR[23]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[24] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[24]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[25] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[25]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[25]_i_5 
       (.CI(\PILOT_I_ACCUMULATOR_reg[23]_i_2_n_0 ),
        .CO({\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_5_CO_UNCONNECTED [3:1],\PILOT_I_ACCUMULATOR_reg[25]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\PILOT_I_ACCUMULATOR[25]_i_7_n_0 }),
        .O({\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_5_O_UNCONNECTED [3:2],\PILOT_I_ACCUMULATOR_reg[25]_i_5_n_6 ,\PILOT_I_ACCUMULATOR_reg[25]_i_5_n_7 }),
        .S({1'b0,1'b0,\PILOT_I_ACCUMULATOR[25]_i_8_n_0 ,\PILOT_I_ACCUMULATOR[25]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[25]_i_6 
       (.CI(\PILOT_I_ACCUMULATOR_reg[23]_i_3_n_0 ),
        .CO({\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_6_CO_UNCONNECTED [3:1],\PILOT_I_ACCUMULATOR_reg[25]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ROTATION_CONSTELLATION_IDATA_OUT[23]}),
        .O({\NLW_PILOT_I_ACCUMULATOR_reg[25]_i_6_O_UNCONNECTED [3:2],\PILOT_I_ACCUMULATOR_reg[25]_i_6_n_6 ,\PILOT_I_ACCUMULATOR_reg[25]_i_6_n_7 }),
        .S({1'b0,1'b0,\PILOT_I_ACCUMULATOR[25]_i_10_n_0 ,\PILOT_I_ACCUMULATOR[25]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[2] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[2]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[3] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[3]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_0 ,\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_1 ,\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_2 ,\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[3] ,\PILOT_I_ACCUMULATOR_reg_n_0_[2] ,\PILOT_I_ACCUMULATOR_reg_n_0_[1] ,\PILOT_I_ACCUMULATOR_reg_n_0_[0] }),
        .O({\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_4 ,\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_5 ,\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_6 ,\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[3]_i_4_n_0 ,\PILOT_I_ACCUMULATOR[3]_i_5_n_0 ,\PILOT_I_ACCUMULATOR[3]_i_6_n_0 ,\PILOT_I_ACCUMULATOR[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_0 ,\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_1 ,\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_2 ,\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[3] ,\PILOT_I_ACCUMULATOR_reg_n_0_[2] ,\PILOT_I_ACCUMULATOR_reg_n_0_[1] ,\PILOT_I_ACCUMULATOR_reg_n_0_[0] }),
        .O({\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_4 ,\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_5 ,\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_6 ,\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[3]_i_8_n_0 ,\PILOT_I_ACCUMULATOR[3]_i_9_n_0 ,\PILOT_I_ACCUMULATOR[3]_i_10_n_0 ,\PILOT_I_ACCUMULATOR[3]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[4] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[4]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[5] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[5]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[6] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[6]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[7] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[7]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[7]_i_2 
       (.CI(\PILOT_I_ACCUMULATOR_reg[3]_i_2_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_0 ,\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_1 ,\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_2 ,\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[7] ,\PILOT_I_ACCUMULATOR_reg_n_0_[6] ,\PILOT_I_ACCUMULATOR_reg_n_0_[5] ,\PILOT_I_ACCUMULATOR_reg_n_0_[4] }),
        .O({\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_4 ,\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_5 ,\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_6 ,\PILOT_I_ACCUMULATOR_reg[7]_i_2_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[7]_i_4_n_0 ,\PILOT_I_ACCUMULATOR[7]_i_5_n_0 ,\PILOT_I_ACCUMULATOR[7]_i_6_n_0 ,\PILOT_I_ACCUMULATOR[7]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PILOT_I_ACCUMULATOR_reg[7]_i_3 
       (.CI(\PILOT_I_ACCUMULATOR_reg[3]_i_3_n_0 ),
        .CO({\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_0 ,\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_1 ,\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_2 ,\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_I_ACCUMULATOR_reg_n_0_[7] ,\PILOT_I_ACCUMULATOR_reg_n_0_[6] ,\PILOT_I_ACCUMULATOR_reg_n_0_[5] ,\PILOT_I_ACCUMULATOR_reg_n_0_[4] }),
        .O({\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_4 ,\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_5 ,\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_6 ,\PILOT_I_ACCUMULATOR_reg[7]_i_3_n_7 }),
        .S({\PILOT_I_ACCUMULATOR[7]_i_8_n_0 ,\PILOT_I_ACCUMULATOR[7]_i_9_n_0 ,\PILOT_I_ACCUMULATOR[7]_i_10_n_0 ,\PILOT_I_ACCUMULATOR[7]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[8] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[8]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_I_ACCUMULATOR_reg[9] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_I_ACCUMULATOR[9]),
        .Q(\PILOT_I_ACCUMULATOR_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \PILOT_PHASE[23]_i_1 
       (.I0(ATAN_CONSTELLATION_PHASE_OUT_STROBE),
        .I1(RESET),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\PILOT_PHASE[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[0] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[0]),
        .Q(PILOT_PHASE__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[10] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[10]),
        .Q(PILOT_PHASE__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[11] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[11]),
        .Q(PILOT_PHASE__0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[12] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[12]),
        .Q(PILOT_PHASE__0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[13] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[13]),
        .Q(PILOT_PHASE__0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[14] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[14]),
        .Q(PILOT_PHASE__0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[15] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[15]),
        .Q(PILOT_PHASE__0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[16] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[16]),
        .Q(PILOT_PHASE__0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[17] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[17]),
        .Q(PILOT_PHASE__0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[18] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[18]),
        .Q(PILOT_PHASE__0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[19] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[19]),
        .Q(PILOT_PHASE__0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[1] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[1]),
        .Q(PILOT_PHASE__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[20] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[20]),
        .Q(PILOT_PHASE__0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[21] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[21]),
        .Q(PILOT_PHASE__0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[22] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[22]),
        .Q(PILOT_PHASE__0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[23] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[23]),
        .Q(PILOT_PHASE__0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[2] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[2]),
        .Q(PILOT_PHASE__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[3] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[3]),
        .Q(PILOT_PHASE__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[4] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[4]),
        .Q(PILOT_PHASE__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[5] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[5]),
        .Q(PILOT_PHASE__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[6] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[6]),
        .Q(PILOT_PHASE__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[7] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[7]),
        .Q(PILOT_PHASE__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[8] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[8]),
        .Q(PILOT_PHASE__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_PHASE_reg[9] 
       (.C(CLOCK),
        .CE(\PILOT_PHASE[23]_i_1_n_0 ),
        .D(ATAN_CONSTELLATION_PHASE_OUT[9]),
        .Q(PILOT_PHASE__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PILOT_POLARITY_CNTR[0]_i_1 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I1(\PILOT_POLARITY_CNTR[2]_i_2_n_0 ),
        .O(\PILOT_POLARITY_CNTR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \PILOT_POLARITY_CNTR[1]_i_1 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I2(\PILOT_POLARITY_CNTR[2]_i_2_n_0 ),
        .O(\PILOT_POLARITY_CNTR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \PILOT_POLARITY_CNTR[2]_i_1 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I3(\PILOT_POLARITY_CNTR[2]_i_2_n_0 ),
        .O(\PILOT_POLARITY_CNTR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \PILOT_POLARITY_CNTR[2]_i_2 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .I1(\PILOT_POLARITY_CNTR[6]_i_4_n_0 ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[6] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I5(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\PILOT_POLARITY_CNTR[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h780078000000F000)) 
    \PILOT_POLARITY_CNTR[3]_i_1 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I3(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I4(\PILOT_POLARITY_CNTR[3]_i_2_n_0 ),
        .I5(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .O(\PILOT_POLARITY_CNTR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \PILOT_POLARITY_CNTR[3]_i_2 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[6] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .I5(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .O(\PILOT_POLARITY_CNTR[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \PILOT_POLARITY_CNTR[4]_i_1 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .I5(\PILOT_POLARITY_CNTR[4]_i_2_n_0 ),
        .O(\PILOT_POLARITY_CNTR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \PILOT_POLARITY_CNTR[4]_i_2 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I1(\PILOT_POLARITY_CNTR[3]_i_2_n_0 ),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\PILOT_POLARITY_CNTR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    \PILOT_POLARITY_CNTR[5]_i_1 
       (.I0(\PILOT_POLARITY_CNTR[5]_i_2_n_0 ),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[6] ),
        .I5(\PILOT_POLARITY_CNTR[5]_i_3_n_0 ),
        .O(\PILOT_POLARITY_CNTR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \PILOT_POLARITY_CNTR[5]_i_2 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I5(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .O(\PILOT_POLARITY_CNTR[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \PILOT_POLARITY_CNTR[5]_i_3 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .O(\PILOT_POLARITY_CNTR[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0E0A0A0A)) 
    \PILOT_POLARITY_CNTR[6]_i_1 
       (.I0(CHANNEL_RESPONSE_AMPLITUDE),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_STROBE),
        .I2(RESET),
        .I3(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA002A80AA002A00)) 
    \PILOT_POLARITY_CNTR[6]_i_2 
       (.I0(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .I2(\PILOT_POLARITY_CNTR[6]_i_4_n_0 ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[6] ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_5_n_0 ),
        .I5(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .O(\PILOT_POLARITY_CNTR[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \PILOT_POLARITY_CNTR[6]_i_3 
       (.I0(ROTATION_CONSTELLATION_DATA_OUT_CNTR[2]),
        .I1(ROTATION_CONSTELLATION_DATA_OUT_CNTR[1]),
        .I2(ROTATION_CONSTELLATION_DATA_OUT_CNTR[5]),
        .I3(ROTATION_CONSTELLATION_DATA_OUT_CNTR[3]),
        .I4(ROTATION_CONSTELLATION_DATA_OUT_CNTR[0]),
        .I5(ROTATION_CONSTELLATION_DATA_OUT_CNTR[4]),
        .O(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PILOT_POLARITY_CNTR[6]_i_4 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .O(\PILOT_POLARITY_CNTR[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PILOT_POLARITY_CNTR[6]_i_5 
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .O(\PILOT_POLARITY_CNTR[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_POLARITY_CNTR_reg[0] 
       (.C(CLOCK),
        .CE(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ),
        .D(\PILOT_POLARITY_CNTR[0]_i_1_n_0 ),
        .Q(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_POLARITY_CNTR_reg[1] 
       (.C(CLOCK),
        .CE(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ),
        .D(\PILOT_POLARITY_CNTR[1]_i_1_n_0 ),
        .Q(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_POLARITY_CNTR_reg[2] 
       (.C(CLOCK),
        .CE(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ),
        .D(\PILOT_POLARITY_CNTR[2]_i_1_n_0 ),
        .Q(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_POLARITY_CNTR_reg[3] 
       (.C(CLOCK),
        .CE(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ),
        .D(\PILOT_POLARITY_CNTR[3]_i_1_n_0 ),
        .Q(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_POLARITY_CNTR_reg[4] 
       (.C(CLOCK),
        .CE(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ),
        .D(\PILOT_POLARITY_CNTR[4]_i_1_n_0 ),
        .Q(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_POLARITY_CNTR_reg[5] 
       (.C(CLOCK),
        .CE(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ),
        .D(\PILOT_POLARITY_CNTR[5]_i_1_n_0 ),
        .Q(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_POLARITY_CNTR_reg[6] 
       (.C(CLOCK),
        .CE(\PILOT_POLARITY_CNTR[6]_i_1_n_0 ),
        .D(\PILOT_POLARITY_CNTR[6]_i_2_n_0 ),
        .Q(\PILOT_POLARITY_CNTR_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    PILOT_POLARITY_i_1
       (.I0(PILOT_POLARITY_i_2_n_0),
        .I1(PILOT_POLARITY_i_3_n_0),
        .I2(PILOT_POLARITY_i_4_n_0),
        .I3(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .I4(CONSTELLATION_IDATA_LAST_HALF_BUFFER_reg_0_31_0_5_i_6_n_0),
        .I5(PILOT_POLARITY__0),
        .O(PILOT_POLARITY_i_1_n_0));
  LUT6 #(
    .INIT(64'h0CC6BBF695E28FB7)) 
    PILOT_POLARITY_i_2
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I5(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .O(PILOT_POLARITY_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    PILOT_POLARITY_i_3
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[6] ),
        .I1(PILOT_POLARITY_i_5_n_0),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .O(PILOT_POLARITY_i_3_n_0));
  LUT6 #(
    .INIT(64'h106F242EAB991434)) 
    PILOT_POLARITY_i_4
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[5] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[3] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[4] ),
        .I3(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I4(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I5(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .O(PILOT_POLARITY_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    PILOT_POLARITY_i_5
       (.I0(\PILOT_POLARITY_CNTR_reg_n_0_[0] ),
        .I1(\PILOT_POLARITY_CNTR_reg_n_0_[2] ),
        .I2(\PILOT_POLARITY_CNTR_reg_n_0_[1] ),
        .O(PILOT_POLARITY_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PILOT_POLARITY_reg
       (.C(CLOCK),
        .CE(1'b1),
        .D(PILOT_POLARITY_i_1_n_0),
        .Q(PILOT_POLARITY__0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[0]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[0]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[10]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[10]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[11]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_4 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[11]_i_10 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[9]),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[11]_i_11 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[8] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[8]),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[11]_i_4 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[11]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[11]_i_5 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[10]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[11]_i_6 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[9]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[11]_i_7 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[8]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[8] ),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[11]_i_8 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[11]),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[11]_i_9 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[10]),
        .O(\PILOT_Q_ACCUMULATOR[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[12]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[12]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[13]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[13]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[14]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[14]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[15]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_4 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[15]_i_10 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[13]),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[15]_i_11 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[12] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[12]),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[15]_i_4 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[15]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[15]_i_5 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[14]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[15]_i_6 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[13]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[15]_i_7 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[12]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[12] ),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[15]_i_8 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[15]),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[15]_i_9 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[14]),
        .O(\PILOT_Q_ACCUMULATOR[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[16]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[16]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[17]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[17]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[18]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[18]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[19]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_4 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[19]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[19]_i_10 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[17]),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[19]_i_11 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[16] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[16]),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[19]_i_4 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[19]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[19]_i_5 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[18]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[19]_i_6 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[17]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[19]_i_7 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[16]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[16] ),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[19]_i_8 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[19]),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[19]_i_9 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[18]),
        .O(\PILOT_Q_ACCUMULATOR[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[1]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[1]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[20]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[20]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[21]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[21]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[22]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[22]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[23]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_4 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[23]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[23]_i_10 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[21]),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[23]_i_11 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[20] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[20]),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[23]_i_4 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[23] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[23]),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[23]_i_5 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[22]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[23]_i_6 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[21]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[23]_i_7 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[20]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[20] ),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[23]_i_8 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[23]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[23] ),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[23]_i_9 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[22]),
        .O(\PILOT_Q_ACCUMULATOR[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[24]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[24]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[25]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \PILOT_Q_ACCUMULATOR[25]_i_4 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[23]),
        .O(\PILOT_Q_ACCUMULATOR[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[25]_i_5 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .O(\PILOT_Q_ACCUMULATOR[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[25]_i_6 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[23]),
        .O(\PILOT_Q_ACCUMULATOR[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[25]_i_7 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .O(\PILOT_Q_ACCUMULATOR[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[25]_i_8 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[23]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .O(\PILOT_Q_ACCUMULATOR[25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[2]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[2]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[3]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_4 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[3]_i_10 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[1] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[1]),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[3]_i_11 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[0] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[0]),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[3]_i_4 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[3]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[3]_i_5 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[2]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[3]_i_6 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[1]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[1] ),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[3]_i_7 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[0]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[0] ),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[3]_i_8 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[3]),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[3]_i_9 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[2]),
        .O(\PILOT_Q_ACCUMULATOR[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[4]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[4]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[5]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[5]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[6]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_5 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_5 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[6]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[7]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_4 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_4 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[7]_i_10 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[5]),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[7]_i_11 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[4] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[4]),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[7]_i_4 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[7]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[7]_i_5 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[6]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[7]_i_6 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[5]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PILOT_Q_ACCUMULATOR[7]_i_7 
       (.I0(ROTATION_CONSTELLATION_QDATA_OUT[4]),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[4] ),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[7]_i_8 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[7]),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PILOT_Q_ACCUMULATOR[7]_i_9 
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ),
        .I1(ROTATION_CONSTELLATION_QDATA_OUT[6]),
        .O(\PILOT_Q_ACCUMULATOR[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[8]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_7 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_7 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[8]));
  LUT5 #(
    .INIT(32'h0000F690)) 
    \PILOT_Q_ACCUMULATOR[9]_i_1 
       (.I0(PILOT_POLARITY__0),
        .I1(\PILOT_I_ACCUMULATOR[25]_i_4_n_0 ),
        .I2(\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_6 ),
        .I3(\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_6 ),
        .I4(\PILOT_POLARITY_CNTR[6]_i_3_n_0 ),
        .O(PILOT_Q_ACCUMULATOR[9]));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[0] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[0]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[10] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[10]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[11] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[11]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[11]_i_2 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_0 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_1 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_2 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[8] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_4 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_5 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_6 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[11]_i_4_n_0 ,\PILOT_Q_ACCUMULATOR[11]_i_5_n_0 ,\PILOT_Q_ACCUMULATOR[11]_i_6_n_0 ,\PILOT_Q_ACCUMULATOR[11]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[11]_i_3 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_0 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_1 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_2 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[8] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_4 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_5 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_6 ,\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[11]_i_8_n_0 ,\PILOT_Q_ACCUMULATOR[11]_i_9_n_0 ,\PILOT_Q_ACCUMULATOR[11]_i_10_n_0 ,\PILOT_Q_ACCUMULATOR[11]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[12] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[12]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[13] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[13]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[14] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[14]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[15] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[15]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[15]_i_2 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[11]_i_2_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_0 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_1 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_2 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[12] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_4 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_5 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_6 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[15]_i_4_n_0 ,\PILOT_Q_ACCUMULATOR[15]_i_5_n_0 ,\PILOT_Q_ACCUMULATOR[15]_i_6_n_0 ,\PILOT_Q_ACCUMULATOR[15]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[15]_i_3 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[11]_i_3_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_0 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_1 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_2 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[12] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_4 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_5 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_6 ,\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[15]_i_8_n_0 ,\PILOT_Q_ACCUMULATOR[15]_i_9_n_0 ,\PILOT_Q_ACCUMULATOR[15]_i_10_n_0 ,\PILOT_Q_ACCUMULATOR[15]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[16] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[16]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[17] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[17]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[18] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[18]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[19] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[19]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[19]_i_2 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[15]_i_2_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_0 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_1 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_2 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[16] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_4 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_5 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_6 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[19]_i_4_n_0 ,\PILOT_Q_ACCUMULATOR[19]_i_5_n_0 ,\PILOT_Q_ACCUMULATOR[19]_i_6_n_0 ,\PILOT_Q_ACCUMULATOR[19]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[19]_i_3 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[15]_i_3_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_0 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_1 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_2 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[16] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_4 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_5 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_6 ,\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[19]_i_8_n_0 ,\PILOT_Q_ACCUMULATOR[19]_i_9_n_0 ,\PILOT_Q_ACCUMULATOR[19]_i_10_n_0 ,\PILOT_Q_ACCUMULATOR[19]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[1] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[1]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[20] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[20]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[21] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[21]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[22] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[22]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[23] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[23]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[23]_i_2 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[19]_i_2_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_0 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_1 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_2 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ROTATION_CONSTELLATION_QDATA_OUT[23],\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[20] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_4 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_5 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_6 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[23]_i_4_n_0 ,\PILOT_Q_ACCUMULATOR[23]_i_5_n_0 ,\PILOT_Q_ACCUMULATOR[23]_i_6_n_0 ,\PILOT_Q_ACCUMULATOR[23]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[23]_i_3 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[19]_i_3_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_0 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_1 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_2 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[23] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[20] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_4 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_5 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_6 ,\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[23]_i_8_n_0 ,\PILOT_Q_ACCUMULATOR[23]_i_9_n_0 ,\PILOT_Q_ACCUMULATOR[23]_i_10_n_0 ,\PILOT_Q_ACCUMULATOR[23]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[24] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[24]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[25] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[25]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[25]_i_2 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[23]_i_2_n_0 ),
        .CO({\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_2_CO_UNCONNECTED [3:1],\PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\PILOT_Q_ACCUMULATOR[25]_i_4_n_0 }),
        .O({\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_2_O_UNCONNECTED [3:2],\PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_6 ,\PILOT_Q_ACCUMULATOR_reg[25]_i_2_n_7 }),
        .S({1'b0,1'b0,\PILOT_Q_ACCUMULATOR[25]_i_5_n_0 ,\PILOT_Q_ACCUMULATOR[25]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[25]_i_3 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[23]_i_3_n_0 ),
        .CO({\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_3_CO_UNCONNECTED [3:1],\PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ROTATION_CONSTELLATION_QDATA_OUT[23]}),
        .O({\NLW_PILOT_Q_ACCUMULATOR_reg[25]_i_3_O_UNCONNECTED [3:2],\PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_6 ,\PILOT_Q_ACCUMULATOR_reg[25]_i_3_n_7 }),
        .S({1'b0,1'b0,\PILOT_Q_ACCUMULATOR[25]_i_7_n_0 ,\PILOT_Q_ACCUMULATOR[25]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[2] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[2]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[3] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[3]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_0 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_1 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_2 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[1] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[0] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_4 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_5 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_6 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[3]_i_4_n_0 ,\PILOT_Q_ACCUMULATOR[3]_i_5_n_0 ,\PILOT_Q_ACCUMULATOR[3]_i_6_n_0 ,\PILOT_Q_ACCUMULATOR[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_0 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_1 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_2 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[1] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[0] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_4 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_5 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_6 ,\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[3]_i_8_n_0 ,\PILOT_Q_ACCUMULATOR[3]_i_9_n_0 ,\PILOT_Q_ACCUMULATOR[3]_i_10_n_0 ,\PILOT_Q_ACCUMULATOR[3]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[4] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[4]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[5] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[5]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[6] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[6]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[7] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[7]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[7]_i_2 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[3]_i_2_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_0 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_1 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_2 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[4] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_4 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_5 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_6 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_2_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[7]_i_4_n_0 ,\PILOT_Q_ACCUMULATOR[7]_i_5_n_0 ,\PILOT_Q_ACCUMULATOR[7]_i_6_n_0 ,\PILOT_Q_ACCUMULATOR[7]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \PILOT_Q_ACCUMULATOR_reg[7]_i_3 
       (.CI(\PILOT_Q_ACCUMULATOR_reg[3]_i_3_n_0 ),
        .CO({\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_0 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_1 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_2 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ,\PILOT_Q_ACCUMULATOR_reg_n_0_[4] }),
        .O({\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_4 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_5 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_6 ,\PILOT_Q_ACCUMULATOR_reg[7]_i_3_n_7 }),
        .S({\PILOT_Q_ACCUMULATOR[7]_i_8_n_0 ,\PILOT_Q_ACCUMULATOR[7]_i_9_n_0 ,\PILOT_Q_ACCUMULATOR[7]_i_10_n_0 ,\PILOT_Q_ACCUMULATOR[7]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[8] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[8]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PILOT_Q_ACCUMULATOR_reg[9] 
       (.C(CLOCK),
        .CE(\PILOT_I_ACCUMULATOR[25]_i_1_n_0 ),
        .D(PILOT_Q_ACCUMULATOR[9]),
        .Q(\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[0] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[0]),
        .Q(QDATA_BUFFER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[10] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[10]),
        .Q(QDATA_BUFFER[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[11] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[11]),
        .Q(QDATA_BUFFER[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[12] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[12]),
        .Q(QDATA_BUFFER[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[13] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[13]),
        .Q(QDATA_BUFFER[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[14] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[14]),
        .Q(QDATA_BUFFER[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[15] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[15]),
        .Q(QDATA_BUFFER[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[16] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[16]),
        .Q(QDATA_BUFFER[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[17] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[17]),
        .Q(QDATA_BUFFER[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[18] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[18]),
        .Q(QDATA_BUFFER[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[19] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[19]),
        .Q(QDATA_BUFFER[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[1] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[1]),
        .Q(QDATA_BUFFER[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[20] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[20]),
        .Q(QDATA_BUFFER[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[21] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[21]),
        .Q(QDATA_BUFFER[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[22] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[22]),
        .Q(QDATA_BUFFER[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[23] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[23]),
        .Q(QDATA_BUFFER[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[2] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[2]),
        .Q(QDATA_BUFFER[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[3] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[3]),
        .Q(QDATA_BUFFER[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[4] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[4]),
        .Q(QDATA_BUFFER[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[5] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[5]),
        .Q(QDATA_BUFFER[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[6] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[6]),
        .Q(QDATA_BUFFER[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[7] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[7]),
        .Q(QDATA_BUFFER[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[8] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[8]),
        .Q(QDATA_BUFFER[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QDATA_BUFFER_reg[9] 
       (.C(CLOCK),
        .CE(\IDATA_BUFFER[23]_i_1_n_0 ),
        .D(FFT_QDATA_IN[9]),
        .Q(QDATA_BUFFER[9]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_CNTR_IN_reg[0] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[0]),
        .Q(ROTATION_CONSTELLATION_CNTR_IN[0]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_CNTR_IN_reg[1] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[1]),
        .Q(ROTATION_CONSTELLATION_CNTR_IN[1]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_CNTR_IN_reg[2] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[2]),
        .Q(ROTATION_CONSTELLATION_CNTR_IN[2]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_CNTR_IN_reg[3] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[3]),
        .Q(ROTATION_CONSTELLATION_CNTR_IN[3]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_CNTR_IN_reg[4] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[4]),
        .Q(ROTATION_CONSTELLATION_CNTR_IN[4]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_CNTR_IN_reg[5] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(INPUT_DATA_CNTR[5]),
        .Q(ROTATION_CONSTELLATION_CNTR_IN[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ROTATION_CONSTELLATION_DATA_IN_STROBE_i_1
       (.I0(INPUT_DATA_VALID),
        .I1(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .I2(ROTATION_CONSTELLATION_DATA_IN_STROBE),
        .O(ROTATION_CONSTELLATION_DATA_IN_STROBE_i_1_n_0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    ROTATION_CONSTELLATION_DATA_IN_STROBE_reg
       (.C(CLOCK),
        .CE(1'b1),
        .D(ROTATION_CONSTELLATION_DATA_IN_STROBE_i_1_n_0),
        .Q(ROTATION_CONSTELLATION_DATA_IN_STROBE),
        .R(RESET));
  LUT3 #(
    .INIT(8'h20)) 
    \ROTATION_CONSTELLATION_IDATA_IN[23]_i_1 
       (.I0(INPUT_DATA_VALID),
        .I1(RESET),
        .I2(CONSTELLATION_IDATA_LAST_HALF_BUFFER),
        .O(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[0] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[0]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[0]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[10] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[10]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[10]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[11] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[11]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[11]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[12] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[12]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[12]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[13] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[13]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[13]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[14] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[14]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[14]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[15] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[15]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[15]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[16] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[16]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[16]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[17] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[17]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[17]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[18] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[18]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[18]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[19] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[19]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[19]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[1] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[1]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[1]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[20] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[20]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[20]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[21] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[21]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[21]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[22] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[22]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[22]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[23] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[23]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[23]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[2] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[2]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[2]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[3] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[3]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[3]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[4] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[4]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[4]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[5] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[5]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[5]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[6] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[6]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[6]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[7] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[7]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[7]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[8] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[8]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[8]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_IDATA_IN_reg[9] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(IDATA_BUFFER[9]),
        .Q(ROTATION_CONSTELLATION_IDATA_IN[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[11]_i_2 
       (.I0(p_5_out[11]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[11]_i_3 
       (.I0(p_5_out[10]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[11]_i_4 
       (.I0(p_5_out[9]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[11]_i_5 
       (.I0(p_5_out[8]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[15]_i_2 
       (.I0(p_5_out[15]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[15]_i_3 
       (.I0(p_5_out[14]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[15]_i_4 
       (.I0(p_5_out[13]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[15]_i_5 
       (.I0(p_5_out[12]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[19]_i_2 
       (.I0(p_5_out[19]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[19]_i_3 
       (.I0(p_5_out[18]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[19]_i_4 
       (.I0(p_5_out[17]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[19]_i_5 
       (.I0(p_5_out[16]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[23]_i_2 
       (.I0(p_5_out[23]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[23]_i_3 
       (.I0(p_5_out[22]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[23]_i_4 
       (.I0(p_5_out[21]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[23]_i_5 
       (.I0(p_5_out[20]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[3]_i_2 
       (.I0(p_5_out[3]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[3]_i_3 
       (.I0(p_5_out[2]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[3]_i_4 
       (.I0(p_5_out[1]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[7]_i_2 
       (.I0(p_5_out[7]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[7]_i_3 
       (.I0(p_5_out[6]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[7]_i_4 
       (.I0(p_5_out[5]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROTATION_CONSTELLATION_PHASE_IN[7]_i_5 
       (.I0(p_5_out[4]),
        .O(\ROTATION_CONSTELLATION_PHASE_IN[7]_i_5_n_0 ));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[0] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_7 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[0]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[10] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_5 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[10]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[11] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_4 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1 
       (.CI(\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_0 ),
        .CO({\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_1 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_2 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_4 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_5 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_6 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_7 }),
        .S({\ROTATION_CONSTELLATION_PHASE_IN[11]_i_2_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[11]_i_3_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[11]_i_4_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[11]_i_5_n_0 }));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[12] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_7 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[12]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[13] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_6 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[13]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[14] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_5 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[14]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[15] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_4 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1 
       (.CI(\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_0 ),
        .CO({\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_1 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_2 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_4 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_5 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_6 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_7 }),
        .S({\ROTATION_CONSTELLATION_PHASE_IN[15]_i_2_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[15]_i_3_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[15]_i_4_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[15]_i_5_n_0 }));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[16] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_7 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[16]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[17] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_6 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[17]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[18] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_5 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[18]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[19] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_4 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1 
       (.CI(\ROTATION_CONSTELLATION_PHASE_IN_reg[15]_i_1_n_0 ),
        .CO({\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_1 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_2 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_4 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_5 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_6 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_7 }),
        .S({\ROTATION_CONSTELLATION_PHASE_IN[19]_i_2_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[19]_i_3_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[19]_i_4_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[19]_i_5_n_0 }));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[1] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_6 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[1]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[20] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_7 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[20]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[21] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_6 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[21]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[22] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_5 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[22]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[23] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_4 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1 
       (.CI(\ROTATION_CONSTELLATION_PHASE_IN_reg[19]_i_1_n_0 ),
        .CO({\NLW_ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_CO_UNCONNECTED [3],\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_1 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_2 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_4 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_5 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_6 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[23]_i_1_n_7 }),
        .S({\ROTATION_CONSTELLATION_PHASE_IN[23]_i_2_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[23]_i_3_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[23]_i_4_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[23]_i_5_n_0 }));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[2] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_5 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[2]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[3] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_4 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_1 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_2 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_4 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_5 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_6 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_7 }),
        .S({\ROTATION_CONSTELLATION_PHASE_IN[3]_i_2_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[3]_i_3_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[3]_i_4_n_0 ,p_5_out[0]}));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[4] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_7 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[4]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[5] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_6 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[5]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[6] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_5 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[6]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[7] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_4 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1 
       (.CI(\ROTATION_CONSTELLATION_PHASE_IN_reg[3]_i_1_n_0 ),
        .CO({\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_1 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_2 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_4 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_5 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_6 ,\ROTATION_CONSTELLATION_PHASE_IN_reg[7]_i_1_n_7 }),
        .S({\ROTATION_CONSTELLATION_PHASE_IN[7]_i_2_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[7]_i_3_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[7]_i_4_n_0 ,\ROTATION_CONSTELLATION_PHASE_IN[7]_i_5_n_0 }));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[8] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_7 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[8]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_PHASE_IN_reg[9] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(\ROTATION_CONSTELLATION_PHASE_IN_reg[11]_i_1_n_6 ),
        .Q(ROTATION_CONSTELLATION_PHASE_IN[9]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[0] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[0]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[0]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[10] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[10]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[10]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[11] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[11]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[11]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[12] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[12]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[12]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[13] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[13]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[13]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[14] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[14]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[14]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[15] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[15]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[15]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[16] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[16]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[16]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[17] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[17]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[17]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[18] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[18]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[18]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[19] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[19]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[19]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[1] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[1]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[1]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[20] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[20]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[20]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[21] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[21]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[21]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[22] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[22]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[22]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[23] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[23]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[23]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[2] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[2]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[2]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[3] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[3]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[3]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[4] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[4]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[4]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[5] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[5]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[5]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[6] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[6]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[6]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[7] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[7]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[7]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[8] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[8]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[8]),
        .R(1'b0));
  (* x_interface_ignore = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ROTATION_CONSTELLATION_QDATA_IN_reg[9] 
       (.C(CLOCK),
        .CE(\ROTATION_CONSTELLATION_IDATA_IN[23]_i_1_n_0 ),
        .D(QDATA_BUFFER[9]),
        .Q(ROTATION_CONSTELLATION_QDATA_IN[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_1
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[10] ),
        .I1(i__carry__0_i_5_n_6),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_1__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ),
        .I1(i__carry__0_i_5__0_n_6),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_1__1
       (.I0(PILOT_PHASE__0[10]),
        .I1(i__carry__0_i_5__1_n_6),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__0_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__0_i_1__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__0_n_5 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[9]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_1),
        .O(i__carry__0_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_2
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[9] ),
        .I1(i__carry__0_i_5_n_7),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__0_i_2__0
       (.I0(i__carry__0_i_5__0_n_7),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_2__1
       (.I0(PILOT_PHASE__0[9]),
        .I1(i__carry__0_i_5__1_n_7),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__0_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__0_i_2__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__0_n_6 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[8]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_0),
        .O(i__carry__0_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_3
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[8] ),
        .I1(i__carry_i_7_n_4),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__0_i_3__0
       (.I0(i__carry_i_7__0_n_4),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[8] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_3__1
       (.I0(PILOT_PHASE__0[8]),
        .I1(i__carry_i_7__1_n_4),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__0_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__0_i_3__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__0_n_7 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[7]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_2),
        .O(i__carry__0_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__0_i_4
       (.I0(i__carry_i_7_n_5),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[7] ),
        .O(i__carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_4__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ),
        .I1(i__carry_i_7__0_n_5),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_4__1
       (.I0(PILOT_PHASE__0[7]),
        .I1(i__carry_i_7__1_n_5),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__0_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__0_i_4__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry_n_4 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[6]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_1),
        .O(i__carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_5
       (.CI(i__carry_i_7_n_0),
        .CO({i__carry__0_i_5_n_0,i__carry__0_i_5_n_1,i__carry__0_i_5_n_2,i__carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__0_i_5_n_4,i__carry__0_i_5_n_5,i__carry__0_i_5_n_6,i__carry__0_i_5_n_7}),
        .S({i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0,i__carry__0_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__0_i_5__0
       (.CI(i__carry_i_7__0_n_0),
        .CO({i__carry__0_i_5__0_n_0,i__carry__0_i_5__0_n_1,i__carry__0_i_5__0_n_2,i__carry__0_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__0_i_5__0_n_4,i__carry__0_i_5__0_n_5,i__carry__0_i_5__0_n_6,i__carry__0_i_5__0_n_7}),
        .S({i__carry__0_i_6__0_n_0,i__carry__0_i_7__0_n_0,i__carry__0_i_8__0_n_0,i__carry__0_i_9__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__0_i_5__1
       (.CI(i__carry_i_7__1_n_0),
        .CO({i__carry__0_i_5__1_n_0,i__carry__0_i_5__1_n_1,i__carry__0_i_5__1_n_2,i__carry__0_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__0_i_5__1_n_4,i__carry__0_i_5__1_n_5,i__carry__0_i_5__1_n_6,i__carry__0_i_5__1_n_7}),
        .S({i__carry__0_i_6__1_n_0,i__carry__0_i_7__1_n_0,i__carry__0_i_8__1_n_0,i__carry__0_i_9__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_6
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[12] ),
        .O(i__carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_6__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[12] ),
        .O(i__carry__0_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_6__1
       (.I0(PILOT_PHASE__0[12]),
        .O(i__carry__0_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_7
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[11] ),
        .O(i__carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_7__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ),
        .O(i__carry__0_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_7__1
       (.I0(PILOT_PHASE__0[11]),
        .O(i__carry__0_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_8
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[10] ),
        .O(i__carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_8__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[10] ),
        .O(i__carry__0_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_8__1
       (.I0(PILOT_PHASE__0[10]),
        .O(i__carry__0_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_9
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[9] ),
        .O(i__carry__0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_9__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[9] ),
        .O(i__carry__0_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_9__1
       (.I0(PILOT_PHASE__0[9]),
        .O(i__carry__0_i_9__1_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__1_i_1
       (.I0(i__carry__1_i_5_n_6),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[14] ),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_1__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ),
        .I1(i__carry__1_i_5__0_n_6),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_1__1
       (.I0(PILOT_PHASE__0[14]),
        .I1(i__carry__1_i_5__1_n_6),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__1_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__1_i_1__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__1_n_5 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[13]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_2),
        .O(i__carry__1_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_2
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[13] ),
        .I1(i__carry__1_i_5_n_7),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__1_i_2__0
       (.I0(i__carry__1_i_5__0_n_7),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_2__1
       (.I0(PILOT_PHASE__0[13]),
        .I1(i__carry__1_i_5__1_n_7),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__1_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__1_i_2__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__1_n_6 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[12]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_1),
        .O(i__carry__1_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__1_i_3
       (.I0(i__carry__0_i_5_n_4),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[12] ),
        .O(i__carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__1_i_3__0
       (.I0(i__carry__0_i_5__0_n_4),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[12] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_3__1
       (.I0(PILOT_PHASE__0[12]),
        .I1(i__carry__0_i_5__1_n_4),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__1_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__1_i_3__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__1_n_7 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[11]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_0),
        .O(i__carry__1_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_4
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[11] ),
        .I1(i__carry__0_i_5_n_5),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__1_i_4__0
       (.I0(i__carry__0_i_5__0_n_5),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[11] ),
        .O(i__carry__1_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_4__1
       (.I0(PILOT_PHASE__0[11]),
        .I1(i__carry__0_i_5__1_n_5),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__1_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__1_i_4__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__0_n_4 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[10]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_2),
        .O(i__carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_5
       (.CI(i__carry__0_i_5_n_0),
        .CO({i__carry__1_i_5_n_0,i__carry__1_i_5_n_1,i__carry__1_i_5_n_2,i__carry__1_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__1_i_5_n_4,i__carry__1_i_5_n_5,i__carry__1_i_5_n_6,i__carry__1_i_5_n_7}),
        .S({i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0,i__carry__1_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__1_i_5__0
       (.CI(i__carry__0_i_5__0_n_0),
        .CO({i__carry__1_i_5__0_n_0,i__carry__1_i_5__0_n_1,i__carry__1_i_5__0_n_2,i__carry__1_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__1_i_5__0_n_4,i__carry__1_i_5__0_n_5,i__carry__1_i_5__0_n_6,i__carry__1_i_5__0_n_7}),
        .S({i__carry__1_i_6__0_n_0,i__carry__1_i_7__0_n_0,i__carry__1_i_8__0_n_0,i__carry__1_i_9__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__1_i_5__1
       (.CI(i__carry__0_i_5__1_n_0),
        .CO({i__carry__1_i_5__1_n_0,i__carry__1_i_5__1_n_1,i__carry__1_i_5__1_n_2,i__carry__1_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__1_i_5__1_n_4,i__carry__1_i_5__1_n_5,i__carry__1_i_5__1_n_6,i__carry__1_i_5__1_n_7}),
        .S({i__carry__1_i_6__1_n_0,i__carry__1_i_7__1_n_0,i__carry__1_i_8__1_n_0,i__carry__1_i_9__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_6
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[16] ),
        .O(i__carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_6__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[16] ),
        .O(i__carry__1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_6__1
       (.I0(PILOT_PHASE__0[16]),
        .O(i__carry__1_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_7
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[15] ),
        .O(i__carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_7__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ),
        .O(i__carry__1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_7__1
       (.I0(PILOT_PHASE__0[15]),
        .O(i__carry__1_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_8
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[14] ),
        .O(i__carry__1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_8__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[14] ),
        .O(i__carry__1_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_8__1
       (.I0(PILOT_PHASE__0[14]),
        .O(i__carry__1_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_9
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[13] ),
        .O(i__carry__1_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_9__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[13] ),
        .O(i__carry__1_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_9__1
       (.I0(PILOT_PHASE__0[13]),
        .O(i__carry__1_i_9__1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_1
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[18] ),
        .I1(i__carry__2_i_5_n_6),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_1__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ),
        .I1(i__carry__2_i_5__0_n_6),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_1__1
       (.I0(PILOT_PHASE__0[18]),
        .I1(i__carry__2_i_5__1_n_6),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__2_i_1__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__2_n_5 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[17]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_0),
        .O(i__carry__2_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_2
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[17] ),
        .I1(i__carry__2_i_5_n_7),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__2_i_2__0
       (.I0(i__carry__2_i_5__0_n_7),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ),
        .O(i__carry__2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_2__1
       (.I0(PILOT_PHASE__0[17]),
        .I1(i__carry__2_i_5__1_n_7),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__2_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__2_i_2__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__2_n_6 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[16]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_2),
        .O(i__carry__2_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_3
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[16] ),
        .I1(i__carry__1_i_5_n_4),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__2_i_3__0
       (.I0(i__carry__1_i_5__0_n_4),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[16] ),
        .O(i__carry__2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_3__1
       (.I0(PILOT_PHASE__0[16]),
        .I1(i__carry__1_i_5__1_n_4),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__2_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__2_i_3__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__2_n_7 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[15]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_1),
        .O(i__carry__2_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_4
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[15] ),
        .I1(i__carry__1_i_5_n_5),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__2_i_4__0
       (.I0(i__carry__1_i_5__0_n_5),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[15] ),
        .O(i__carry__2_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_4__1
       (.I0(PILOT_PHASE__0[15]),
        .I1(i__carry__1_i_5__1_n_5),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__2_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__2_i_4__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__1_n_4 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[14]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_0),
        .O(i__carry__2_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_5
       (.CI(i__carry__1_i_5_n_0),
        .CO({i__carry__2_i_5_n_0,i__carry__2_i_5_n_1,i__carry__2_i_5_n_2,i__carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__2_i_5_n_4,i__carry__2_i_5_n_5,i__carry__2_i_5_n_6,i__carry__2_i_5_n_7}),
        .S({i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0,i__carry__2_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__2_i_5__0
       (.CI(i__carry__1_i_5__0_n_0),
        .CO({i__carry__2_i_5__0_n_0,i__carry__2_i_5__0_n_1,i__carry__2_i_5__0_n_2,i__carry__2_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__2_i_5__0_n_4,i__carry__2_i_5__0_n_5,i__carry__2_i_5__0_n_6,i__carry__2_i_5__0_n_7}),
        .S({i__carry__2_i_6__0_n_0,i__carry__2_i_7__0_n_0,i__carry__2_i_8__0_n_0,i__carry__2_i_9__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__2_i_5__1
       (.CI(i__carry__1_i_5__1_n_0),
        .CO({i__carry__2_i_5__1_n_0,i__carry__2_i_5__1_n_1,i__carry__2_i_5__1_n_2,i__carry__2_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__2_i_5__1_n_4,i__carry__2_i_5__1_n_5,i__carry__2_i_5__1_n_6,i__carry__2_i_5__1_n_7}),
        .S({i__carry__2_i_6__1_n_0,i__carry__2_i_7__1_n_0,i__carry__2_i_8__1_n_0,i__carry__2_i_9__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_6
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[20] ),
        .O(i__carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_6__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[20] ),
        .O(i__carry__2_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_6__1
       (.I0(PILOT_PHASE__0[20]),
        .O(i__carry__2_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_7
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[19] ),
        .O(i__carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_7__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ),
        .O(i__carry__2_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_7__1
       (.I0(PILOT_PHASE__0[19]),
        .O(i__carry__2_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_8
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[18] ),
        .O(i__carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_8__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[18] ),
        .O(i__carry__2_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_8__1
       (.I0(PILOT_PHASE__0[18]),
        .O(i__carry__2_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_9
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[17] ),
        .O(i__carry__2_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_9__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[17] ),
        .O(i__carry__2_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_9__1
       (.I0(PILOT_PHASE__0[17]),
        .O(i__carry__2_i_9__1_n_0));
  LUT3 #(
    .INIT(8'h53)) 
    i__carry__3_i_1
       (.I0(i__carry__3_i_5__1_n_6),
        .I1(PILOT_PHASE__0[22]),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_1__0
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[22] ),
        .I1(i__carry__3_i_5_n_6),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__3_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_1__1
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ),
        .I1(i__carry__3_i_5__0_n_6),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__3_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__3_i_1__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__3_n_5 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[21]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_1),
        .O(i__carry__3_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_2
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[21] ),
        .I1(i__carry__3_i_5_n_7),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_2__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ),
        .I1(i__carry__3_i_5__0_n_7),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__3_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_2__1
       (.I0(PILOT_PHASE__0[21]),
        .I1(i__carry__3_i_5__1_n_7),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__3_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__3_i_2__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__3_n_6 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[20]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_0),
        .O(i__carry__3_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry__3_i_3
       (.I0(i__carry__2_i_5_n_4),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[20] ),
        .O(i__carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_3__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[20] ),
        .I1(i__carry__2_i_5__0_n_4),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__3_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_3__1
       (.I0(PILOT_PHASE__0[20]),
        .I1(i__carry__2_i_5__1_n_4),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__3_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__3_i_3__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__3_n_7 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[19]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_2),
        .O(i__carry__3_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_4
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[19] ),
        .I1(i__carry__2_i_5_n_5),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__3_i_4_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_4__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[19] ),
        .I1(i__carry__2_i_5__0_n_5),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__3_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__3_i_4__1
       (.I0(PILOT_PHASE__0[19]),
        .I1(i__carry__2_i_5__1_n_5),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry__3_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry__3_i_4__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__2_n_4 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[18]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_1),
        .O(i__carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__3_i_5
       (.CI(i__carry__2_i_5_n_0),
        .CO({i__carry__3_i_5_n_0,i__carry__3_i_5_n_1,i__carry__3_i_5_n_2,i__carry__3_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__3_i_5_n_4,i__carry__3_i_5_n_5,i__carry__3_i_5_n_6,i__carry__3_i_5_n_7}),
        .S({i__carry__3_i_6_n_0,i__carry__3_i_7_n_0,i__carry__3_i_8_n_0,i__carry__3_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__3_i_5__0
       (.CI(i__carry__2_i_5__0_n_0),
        .CO({i__carry__3_i_5__0_n_0,i__carry__3_i_5__0_n_1,i__carry__3_i_5__0_n_2,i__carry__3_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__3_i_5__0_n_4,i__carry__3_i_5__0_n_5,i__carry__3_i_5__0_n_6,i__carry__3_i_5__0_n_7}),
        .S({i__carry__3_i_6__0_n_0,i__carry__3_i_7__0_n_0,i__carry__3_i_8__0_n_0,i__carry__3_i_9__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__3_i_5__1
       (.CI(i__carry__2_i_5__1_n_0),
        .CO({NLW_i__carry__3_i_5__1_CO_UNCONNECTED[3:2],i__carry__3_i_5__1_n_2,i__carry__3_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__3_i_5__1_O_UNCONNECTED[3],i__carry__3_i_5__1_n_5,i__carry__3_i_5__1_n_6,i__carry__3_i_5__1_n_7}),
        .S({1'b0,i__carry__3_i_6__1_n_0,i__carry__3_i_7__1_n_0,i__carry__3_i_8__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_6
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .O(i__carry__3_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_6__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .O(i__carry__3_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_6__1
       (.I0(PILOT_PHASE__0[23]),
        .O(i__carry__3_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_7
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[23] ),
        .O(i__carry__3_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_7__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[23] ),
        .O(i__carry__3_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_7__1
       (.I0(PILOT_PHASE__0[22]),
        .O(i__carry__3_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_8
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[22] ),
        .O(i__carry__3_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_8__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[22] ),
        .O(i__carry__3_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_8__1
       (.I0(PILOT_PHASE__0[21]),
        .O(i__carry__3_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_9
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[21] ),
        .O(i__carry__3_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_9__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[21] ),
        .O(i__carry__3_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__4_i_1
       (.I0(i__carry__4_i_4_n_7),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__4_i_1__0
       (.I0(i__carry__4_i_4__0_n_7),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__4_i_1__1
       (.I0(i__carry__3_i_5__1_n_5),
        .I1(PILOT_PHASE__0[23]),
        .O(i__carry__4_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0222022202222222)) 
    i__carry__4_i_1__2
       (.I0(PILOT_PHASE__0[23]),
        .I1(\p_1_out_inferred__17/i__carry__4_n_2 ),
        .I2(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[4] ),
        .I3(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[5] ),
        .I4(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[2] ),
        .I5(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX_reg_n_0_[3] ),
        .O(i__carry__4_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h53)) 
    i__carry__4_i_2
       (.I0(i__carry__3_i_5_n_4),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[24] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h53)) 
    i__carry__4_i_2__0
       (.I0(i__carry__3_i_5__0_n_4),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[24] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    i__carry__4_i_2__1
       (.I0(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_2),
        .I1(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(\p_1_out_inferred__17/i__carry__4_n_2 ),
        .O(i__carry__4_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__4_i_3
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[23] ),
        .I1(i__carry__3_i_5_n_5),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__4_i_3__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[23] ),
        .I1(i__carry__3_i_5__0_n_5),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFB04)) 
    i__carry__4_i_3__1
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(PILOT_PHASE__0[23]),
        .I2(\p_1_out_inferred__17/i__carry__4_n_2 ),
        .I3(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_1),
        .O(i__carry__4_i_3__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__4_i_4
       (.CI(i__carry__3_i_5_n_0),
        .CO(NLW_i__carry__4_i_4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__4_i_4_O_UNCONNECTED[3:1],i__carry__4_i_4_n_7}),
        .S({1'b0,1'b0,1'b0,i__carry__4_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry__4_i_4__0
       (.CI(i__carry__3_i_5__0_n_0),
        .CO(NLW_i__carry__4_i_4__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__4_i_4__0_O_UNCONNECTED[3:1],i__carry__4_i_4__0_n_7}),
        .S({1'b0,1'b0,1'b0,i__carry__4_i_5__0_n_0}));
  LUT4 #(
    .INIT(16'hBF40)) 
    i__carry__4_i_4__1
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__4_n_7 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_0),
        .O(i__carry__4_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_5__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry__4_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hBBAF4450)) 
    i__carry__4_i_5__1
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry__3_n_4 ),
        .I2(PILOT_PHASE__0[22]),
        .I3(PILOT_PHASE__0[23]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_2),
        .O(i__carry__4_i_5__1_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i__carry_i_1
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[2] ),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(i__carry_i_6_n_6),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_10
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[3] ),
        .O(i__carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_10__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ),
        .O(i__carry_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_10__1
       (.I0(PILOT_PHASE__0[3]),
        .O(i__carry_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_11
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[2] ),
        .O(i__carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_11__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ),
        .O(i__carry_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_11__1
       (.I0(PILOT_PHASE__0[2]),
        .O(i__carry_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_12
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[1] ),
        .O(i__carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_12__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[1] ),
        .O(i__carry_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_12__1
       (.I0(PILOT_PHASE__0[1]),
        .O(i__carry_i_12__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_13
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[8] ),
        .O(i__carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_13__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[8] ),
        .O(i__carry_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_13__1
       (.I0(PILOT_PHASE__0[8]),
        .O(i__carry_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_14
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[7] ),
        .O(i__carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_14__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[7] ),
        .O(i__carry_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_14__1
       (.I0(PILOT_PHASE__0[7]),
        .O(i__carry_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_15
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[6] ),
        .O(i__carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_15__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ),
        .O(i__carry_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_15__1
       (.I0(PILOT_PHASE__0[6]),
        .O(i__carry_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_16
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[5] ),
        .O(i__carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_16__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ),
        .O(i__carry_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_16__1
       (.I0(PILOT_PHASE__0[5]),
        .O(i__carry_i_16__1_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i__carry_i_1__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[2] ),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(i__carry_i_6__0_n_6),
        .O(i__carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i__carry_i_1__1
       (.I0(PILOT_PHASE__0[2]),
        .I1(PILOT_PHASE__0[23]),
        .I2(i__carry_i_6__1_n_6),
        .O(i__carry_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry_i_1__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry_n_5 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[5]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_0),
        .O(i__carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry_i_2
       (.I0(i__carry_i_7_n_6),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[6] ),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry_i_2__0
       (.I0(i__carry_i_7__0_n_6),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[6] ),
        .O(i__carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_2__1
       (.I0(PILOT_PHASE__0[6]),
        .I1(i__carry_i_7__1_n_6),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry_i_2__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry_n_6 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[4]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_2),
        .O(i__carry_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_3
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[5] ),
        .I1(i__carry_i_7_n_7),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry_i_3__0
       (.I0(i__carry_i_7__0_n_7),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[5] ),
        .O(i__carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_3__1
       (.I0(PILOT_PHASE__0[5]),
        .I1(i__carry_i_7__1_n_7),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry_i_3__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(\p_1_out_inferred__17/i__carry_n_7 ),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[3]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_1),
        .O(i__carry_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry_i_4
       (.I0(i__carry_i_6_n_4),
        .I1(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[4] ),
        .O(i__carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry_i_4__0
       (.I0(i__carry_i_6__0_n_4),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[4] ),
        .O(i__carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_4__1
       (.I0(PILOT_PHASE__0[4]),
        .I1(i__carry_i_6__1_n_4),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    i__carry_i_4__2
       (.I0(\CHANNEL_RESPONSE_PHASE_UPDATE_INDEX[1]_i_4_n_0 ),
        .I1(i__carry_i_6__1_n_6),
        .I2(PILOT_PHASE__0[23]),
        .I3(PILOT_PHASE__0[2]),
        .I4(CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_0),
        .O(i__carry_i_4__2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_5
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[3] ),
        .I1(i__carry_i_6_n_5),
        .I2(\PILOT_I_ACCUMULATOR_reg_n_0_[25] ),
        .O(i__carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    i__carry_i_5__0
       (.I0(i__carry_i_6__0_n_5),
        .I1(\PILOT_Q_ACCUMULATOR_reg_n_0_[25] ),
        .I2(\PILOT_Q_ACCUMULATOR_reg_n_0_[3] ),
        .O(i__carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_5__1
       (.I0(PILOT_PHASE__0[3]),
        .I1(i__carry_i_6__1_n_5),
        .I2(PILOT_PHASE__0[23]),
        .O(i__carry_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_6
       (.CI(1'b0),
        .CO({i__carry_i_6_n_0,i__carry_i_6_n_1,i__carry_i_6_n_2,i__carry_i_6_n_3}),
        .CYINIT(i__carry_i_8_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_6_n_4,i__carry_i_6_n_5,i__carry_i_6_n_6,NLW_i__carry_i_6_O_UNCONNECTED[0]}),
        .S({i__carry_i_9_n_0,i__carry_i_10_n_0,i__carry_i_11_n_0,i__carry_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry_i_6__0
       (.CI(1'b0),
        .CO({i__carry_i_6__0_n_0,i__carry_i_6__0_n_1,i__carry_i_6__0_n_2,i__carry_i_6__0_n_3}),
        .CYINIT(i__carry_i_8__0_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_6__0_n_4,i__carry_i_6__0_n_5,i__carry_i_6__0_n_6,NLW_i__carry_i_6__0_O_UNCONNECTED[0]}),
        .S({i__carry_i_9__0_n_0,i__carry_i_10__0_n_0,i__carry_i_11__0_n_0,i__carry_i_12__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry_i_6__1
       (.CI(1'b0),
        .CO({i__carry_i_6__1_n_0,i__carry_i_6__1_n_1,i__carry_i_6__1_n_2,i__carry_i_6__1_n_3}),
        .CYINIT(i__carry_i_8__1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_6__1_n_4,i__carry_i_6__1_n_5,i__carry_i_6__1_n_6,NLW_i__carry_i_6__1_O_UNCONNECTED[0]}),
        .S({i__carry_i_9__1_n_0,i__carry_i_10__1_n_0,i__carry_i_11__1_n_0,i__carry_i_12__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_7
       (.CI(i__carry_i_6_n_0),
        .CO({i__carry_i_7_n_0,i__carry_i_7_n_1,i__carry_i_7_n_2,i__carry_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_7_n_4,i__carry_i_7_n_5,i__carry_i_7_n_6,i__carry_i_7_n_7}),
        .S({i__carry_i_13_n_0,i__carry_i_14_n_0,i__carry_i_15_n_0,i__carry_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry_i_7__0
       (.CI(i__carry_i_6__0_n_0),
        .CO({i__carry_i_7__0_n_0,i__carry_i_7__0_n_1,i__carry_i_7__0_n_2,i__carry_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_7__0_n_4,i__carry_i_7__0_n_5,i__carry_i_7__0_n_6,i__carry_i_7__0_n_7}),
        .S({i__carry_i_13__0_n_0,i__carry_i_14__0_n_0,i__carry_i_15__0_n_0,i__carry_i_16__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__carry_i_7__1
       (.CI(i__carry_i_6__1_n_0),
        .CO({i__carry_i_7__1_n_0,i__carry_i_7__1_n_1,i__carry_i_7__1_n_2,i__carry_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_7__1_n_4,i__carry_i_7__1_n_5,i__carry_i_7__1_n_6,i__carry_i_7__1_n_7}),
        .S({i__carry_i_13__1_n_0,i__carry_i_14__1_n_0,i__carry_i_15__1_n_0,i__carry_i_16__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_8
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[0] ),
        .O(i__carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_8__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[0] ),
        .O(i__carry_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_8__1
       (.I0(PILOT_PHASE__0[0]),
        .O(i__carry_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_9
       (.I0(\PILOT_I_ACCUMULATOR_reg_n_0_[4] ),
        .O(i__carry_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_9__0
       (.I0(\PILOT_Q_ACCUMULATOR_reg_n_0_[4] ),
        .O(i__carry_i_9__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_9__1
       (.I0(PILOT_PHASE__0[4]),
        .O(i__carry_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__10/i__carry 
       (.CI(1'b0),
        .CO({\p_1_out_inferred__10/i__carry_n_0 ,\p_1_out_inferred__10/i__carry_n_1 ,\p_1_out_inferred__10/i__carry_n_2 ,\p_1_out_inferred__10/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__0_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__10/i__carry_n_4 ,\p_1_out_inferred__10/i__carry_n_5 ,\p_1_out_inferred__10/i__carry_n_6 ,\p_1_out_inferred__10/i__carry_n_7 }),
        .S({i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0,i__carry_i_5__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__10/i__carry__0 
       (.CI(\p_1_out_inferred__10/i__carry_n_0 ),
        .CO({\p_1_out_inferred__10/i__carry__0_n_0 ,\p_1_out_inferred__10/i__carry__0_n_1 ,\p_1_out_inferred__10/i__carry__0_n_2 ,\p_1_out_inferred__10/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__10/i__carry__0_n_4 ,\p_1_out_inferred__10/i__carry__0_n_5 ,\p_1_out_inferred__10/i__carry__0_n_6 ,\p_1_out_inferred__10/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__10/i__carry__1 
       (.CI(\p_1_out_inferred__10/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__10/i__carry__1_n_0 ,\p_1_out_inferred__10/i__carry__1_n_1 ,\p_1_out_inferred__10/i__carry__1_n_2 ,\p_1_out_inferred__10/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__10/i__carry__1_n_4 ,\p_1_out_inferred__10/i__carry__1_n_5 ,\p_1_out_inferred__10/i__carry__1_n_6 ,\p_1_out_inferred__10/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__10/i__carry__2 
       (.CI(\p_1_out_inferred__10/i__carry__1_n_0 ),
        .CO({\p_1_out_inferred__10/i__carry__2_n_0 ,\p_1_out_inferred__10/i__carry__2_n_1 ,\p_1_out_inferred__10/i__carry__2_n_2 ,\p_1_out_inferred__10/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__10/i__carry__2_n_4 ,\p_1_out_inferred__10/i__carry__2_n_5 ,\p_1_out_inferred__10/i__carry__2_n_6 ,\p_1_out_inferred__10/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__10/i__carry__3 
       (.CI(\p_1_out_inferred__10/i__carry__2_n_0 ),
        .CO({\p_1_out_inferred__10/i__carry__3_n_0 ,\p_1_out_inferred__10/i__carry__3_n_1 ,\p_1_out_inferred__10/i__carry__3_n_2 ,\p_1_out_inferred__10/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__10/i__carry__3_n_4 ,\p_1_out_inferred__10/i__carry__3_n_5 ,\p_1_out_inferred__10/i__carry__3_n_6 ,\p_1_out_inferred__10/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__1_n_0,i__carry__3_i_2__0_n_0,i__carry__3_i_3__0_n_0,i__carry__3_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__10/i__carry__4 
       (.CI(\p_1_out_inferred__10/i__carry__3_n_0 ),
        .CO({\NLW_p_1_out_inferred__10/i__carry__4_CO_UNCONNECTED [3],\p_1_out_inferred__10/i__carry__4_n_1 ,\p_1_out_inferred__10/i__carry__4_n_2 ,\p_1_out_inferred__10/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_1_out_inferred__10/i__carry__4_O_UNCONNECTED [3:2],\p_1_out_inferred__10/i__carry__4_n_6 ,\p_1_out_inferred__10/i__carry__4_n_7 }),
        .S({1'b0,i__carry__4_i_1__0_n_0,i__carry__4_i_2__0_n_0,i__carry__4_i_3__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__17/i__carry 
       (.CI(1'b0),
        .CO({\p_1_out_inferred__17/i__carry_n_0 ,\p_1_out_inferred__17/i__carry_n_1 ,\p_1_out_inferred__17/i__carry_n_2 ,\p_1_out_inferred__17/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__17/i__carry_n_4 ,\p_1_out_inferred__17/i__carry_n_5 ,\p_1_out_inferred__17/i__carry_n_6 ,\p_1_out_inferred__17/i__carry_n_7 }),
        .S({i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0,i__carry_i_5__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__17/i__carry__0 
       (.CI(\p_1_out_inferred__17/i__carry_n_0 ),
        .CO({\p_1_out_inferred__17/i__carry__0_n_0 ,\p_1_out_inferred__17/i__carry__0_n_1 ,\p_1_out_inferred__17/i__carry__0_n_2 ,\p_1_out_inferred__17/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__17/i__carry__0_n_4 ,\p_1_out_inferred__17/i__carry__0_n_5 ,\p_1_out_inferred__17/i__carry__0_n_6 ,\p_1_out_inferred__17/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__17/i__carry__1 
       (.CI(\p_1_out_inferred__17/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__17/i__carry__1_n_0 ,\p_1_out_inferred__17/i__carry__1_n_1 ,\p_1_out_inferred__17/i__carry__1_n_2 ,\p_1_out_inferred__17/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__17/i__carry__1_n_4 ,\p_1_out_inferred__17/i__carry__1_n_5 ,\p_1_out_inferred__17/i__carry__1_n_6 ,\p_1_out_inferred__17/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__17/i__carry__2 
       (.CI(\p_1_out_inferred__17/i__carry__1_n_0 ),
        .CO({\p_1_out_inferred__17/i__carry__2_n_0 ,\p_1_out_inferred__17/i__carry__2_n_1 ,\p_1_out_inferred__17/i__carry__2_n_2 ,\p_1_out_inferred__17/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__17/i__carry__2_n_4 ,\p_1_out_inferred__17/i__carry__2_n_5 ,\p_1_out_inferred__17/i__carry__2_n_6 ,\p_1_out_inferred__17/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__17/i__carry__3 
       (.CI(\p_1_out_inferred__17/i__carry__2_n_0 ),
        .CO({\p_1_out_inferred__17/i__carry__3_n_0 ,\p_1_out_inferred__17/i__carry__3_n_1 ,\p_1_out_inferred__17/i__carry__3_n_2 ,\p_1_out_inferred__17/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__17/i__carry__3_n_4 ,\p_1_out_inferred__17/i__carry__3_n_5 ,\p_1_out_inferred__17/i__carry__3_n_6 ,\p_1_out_inferred__17/i__carry__3_n_7 }),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2__1_n_0,i__carry__3_i_3__1_n_0,i__carry__3_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__17/i__carry__4 
       (.CI(\p_1_out_inferred__17/i__carry__3_n_0 ),
        .CO({\NLW_p_1_out_inferred__17/i__carry__4_CO_UNCONNECTED [3:2],\p_1_out_inferred__17/i__carry__4_n_2 ,\NLW_p_1_out_inferred__17/i__carry__4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_1_out_inferred__17/i__carry__4_O_UNCONNECTED [3:1],\p_1_out_inferred__17/i__carry__4_n_7 }),
        .S({1'b0,1'b0,1'b1,i__carry__4_i_1__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__18/i__carry 
       (.CI(1'b0),
        .CO({\p_1_out_inferred__18/i__carry_n_0 ,\p_1_out_inferred__18/i__carry_n_1 ,\p_1_out_inferred__18/i__carry_n_2 ,\p_1_out_inferred__18/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_0,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_2,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_1,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_0_2_n_0}),
        .O(in30[3:0]),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__18/i__carry__0 
       (.CI(\p_1_out_inferred__18/i__carry_n_0 ),
        .CO({\p_1_out_inferred__18/i__carry__0_n_0 ,\p_1_out_inferred__18/i__carry__0_n_1 ,\p_1_out_inferred__18/i__carry__0_n_2 ,\p_1_out_inferred__18/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_1,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_0,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_2,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_3_5_n_1}),
        .O(in30[7:4]),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__18/i__carry__1 
       (.CI(\p_1_out_inferred__18/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__18/i__carry__1_n_0 ,\p_1_out_inferred__18/i__carry__1_n_1 ,\p_1_out_inferred__18/i__carry__1_n_2 ,\p_1_out_inferred__18/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_2,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_1,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_9_11_n_0,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_6_8_n_2}),
        .O(in30[11:8]),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__18/i__carry__2 
       (.CI(\p_1_out_inferred__18/i__carry__1_n_0 ),
        .CO({\p_1_out_inferred__18/i__carry__2_n_0 ,\p_1_out_inferred__18/i__carry__2_n_1 ,\p_1_out_inferred__18/i__carry__2_n_2 ,\p_1_out_inferred__18/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_0,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_2,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_1,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_12_14_n_0}),
        .O(in30[15:12]),
        .S({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__18/i__carry__3 
       (.CI(\p_1_out_inferred__18/i__carry__2_n_0 ),
        .CO({\p_1_out_inferred__18/i__carry__3_n_0 ,\p_1_out_inferred__18/i__carry__3_n_1 ,\p_1_out_inferred__18/i__carry__3_n_2 ,\p_1_out_inferred__18/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_1,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_0,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_2,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_15_17_n_1}),
        .O(in30[19:16]),
        .S({i__carry__3_i_1__2_n_0,i__carry__3_i_2__2_n_0,i__carry__3_i_3__2_n_0,i__carry__3_i_4__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \p_1_out_inferred__18/i__carry__4 
       (.CI(\p_1_out_inferred__18/i__carry__3_n_0 ),
        .CO({\NLW_p_1_out_inferred__18/i__carry__4_CO_UNCONNECTED [3],\p_1_out_inferred__18/i__carry__4_n_1 ,\p_1_out_inferred__18/i__carry__4_n_2 ,\p_1_out_inferred__18/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__4_i_1__2_n_0,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_21_23_n_0,CHANNEL_RESPONSE_PHASE_reg_r2_0_63_18_20_n_2}),
        .O(in30[23:20]),
        .S({i__carry__4_i_2__1_n_0,i__carry__4_i_3__1_n_0,i__carry__4_i_4__1_n_0,i__carry__4_i_5__1_n_0}));
  CARRY4 \p_1_out_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\p_1_out_inferred__3/i__carry_n_0 ,\p_1_out_inferred__3/i__carry_n_1 ,\p_1_out_inferred__3/i__carry_n_2 ,\p_1_out_inferred__3/i__carry_n_3 }),
        .CYINIT(i__carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__3/i__carry_n_4 ,\p_1_out_inferred__3/i__carry_n_5 ,\p_1_out_inferred__3/i__carry_n_6 ,\p_1_out_inferred__3/i__carry_n_7 }),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0}));
  CARRY4 \p_1_out_inferred__3/i__carry__0 
       (.CI(\p_1_out_inferred__3/i__carry_n_0 ),
        .CO({\p_1_out_inferred__3/i__carry__0_n_0 ,\p_1_out_inferred__3/i__carry__0_n_1 ,\p_1_out_inferred__3/i__carry__0_n_2 ,\p_1_out_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__3/i__carry__0_n_4 ,\p_1_out_inferred__3/i__carry__0_n_5 ,\p_1_out_inferred__3/i__carry__0_n_6 ,\p_1_out_inferred__3/i__carry__0_n_7 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \p_1_out_inferred__3/i__carry__1 
       (.CI(\p_1_out_inferred__3/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__3/i__carry__1_n_0 ,\p_1_out_inferred__3/i__carry__1_n_1 ,\p_1_out_inferred__3/i__carry__1_n_2 ,\p_1_out_inferred__3/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__3/i__carry__1_n_4 ,\p_1_out_inferred__3/i__carry__1_n_5 ,\p_1_out_inferred__3/i__carry__1_n_6 ,\p_1_out_inferred__3/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \p_1_out_inferred__3/i__carry__2 
       (.CI(\p_1_out_inferred__3/i__carry__1_n_0 ),
        .CO({\p_1_out_inferred__3/i__carry__2_n_0 ,\p_1_out_inferred__3/i__carry__2_n_1 ,\p_1_out_inferred__3/i__carry__2_n_2 ,\p_1_out_inferred__3/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__3/i__carry__2_n_4 ,\p_1_out_inferred__3/i__carry__2_n_5 ,\p_1_out_inferred__3/i__carry__2_n_6 ,\p_1_out_inferred__3/i__carry__2_n_7 }),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  CARRY4 \p_1_out_inferred__3/i__carry__3 
       (.CI(\p_1_out_inferred__3/i__carry__2_n_0 ),
        .CO({\p_1_out_inferred__3/i__carry__3_n_0 ,\p_1_out_inferred__3/i__carry__3_n_1 ,\p_1_out_inferred__3/i__carry__3_n_2 ,\p_1_out_inferred__3/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_1_out_inferred__3/i__carry__3_n_4 ,\p_1_out_inferred__3/i__carry__3_n_5 ,\p_1_out_inferred__3/i__carry__3_n_6 ,\p_1_out_inferred__3/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__0_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \p_1_out_inferred__3/i__carry__4 
       (.CI(\p_1_out_inferred__3/i__carry__3_n_0 ),
        .CO({\NLW_p_1_out_inferred__3/i__carry__4_CO_UNCONNECTED [3],\p_1_out_inferred__3/i__carry__4_n_1 ,\p_1_out_inferred__3/i__carry__4_n_2 ,\p_1_out_inferred__3/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_1_out_inferred__3/i__carry__4_O_UNCONNECTED [3:2],\p_1_out_inferred__3/i__carry__4_n_6 ,\p_1_out_inferred__3/i__carry__4_n_7 }),
        .S({1'b0,i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
