INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/integration_tests/tb_pc_and_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pc_and_bram'
