LIBRARY ieee; 
USE ieee.std_logic_1164.ALL; 

ENTITY BINTOGRAY_TB IS 
END BINTOGRAY_TB; 
  
ARCHITECTURE behavior OF BINTOGRAY_TB IS  
    -- Component Declaration for the Unit Under Test (UUT) 
    COMPONENT binary_2_gray 
    PORT( 
         bin : IN  std_logic_vector(3 downto 0); 
         G : OUT  std_logic_vector(3 downto 0) 
        ); 
    END COMPONENT; 
     
   --Inputs 
   signal bin : std_logic_vector(3 downto 0) := (others => '0'); 
 
   --Outputs 
   signal G : std_logic_vector(3 downto 0); 
  
BEGIN  
   -- Instantiate the Unit Under Test (UUT) 
   uut: binary_2_gray PORT MAP ( 
          bin => bin, 
          G => G 
        ); 
  
   -- Stimulus process 
   stim_proc: process 
   begin    
      -- Hold reset state for 100 ns.
      wait for 100 ns;   
  
      -- Apply test vectors.
      bin <= "0000";  
      wait for 100 ns;  
  
      bin <= "0001";  
      wait for 100 ns;  
  
      bin <= "0011";  
      wait for 100 ns;  
  
      bin <= "0100";  
      wait for 100 ns;  
    
      wait; 
   end process; 
  
END behavior;
