I 000045 55 1758          1526496166238 behv
(_unit VHDL (ir 0 14 (behv 0 22 ))
  (_version v35)
  (_time 1526496166239 2018.05.16 21:42:46)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166062)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal IRin ~std_logic_vector{15~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal IRld ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dir_addr ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal IRout ~std_logic_vector{15~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . behv 1 -1
  )
)
I 000045 55 10565         1526496166356 behv
(_unit VHDL (memory 0 26 (behv 0 38 ))
  (_version v35)
  (_time 1526496166356 2018.05.16 21:42:46)
  (_source (\./compile/memory.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166316)
    (_use )
  )
  (_object
    (_port (_internal Mre ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{15~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{15~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ram_type 0 42 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal tmp_ram ram_type 0 48 (_architecture (_uni ))))
    (_process
      (read(_architecture 0 0 54 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(4))(_read(0)(7)))))
      (write(_architecture 1 0 67 (_process (_simple)(_target(7))(_sensitivity(0)(3)(2)(4)(5))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 3 3 2 2 3 2 2 2 3 3 2 3 2 2 2 2 3 3 2 2 3 3 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 3 2 3 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 2439          1526496166467 behv
(_unit VHDL (alu 0 26 (behv 0 37 ))
  (_version v35)
  (_time 1526496166466 2018.05.16 21:42:46)
  (_source (\./compile/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166399)
    (_use )
  )
  (_object
    (_port (_internal jpsign ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs ~std_logic_vector{1~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_A ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_B ~std_logic_vector{15~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal ALUz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ALUout ~std_logic_vector{15~downto~0}~124 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal alu_tmp ~std_logic_vector{15~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(6))(_sensitivity(1)(3)(2)))))
      (line__62(_architecture 1 0 62 (_process (_simple)(_target(4))(_sensitivity(0)(6)))))
      (line__74(_architecture 2 0 74 (_assignment (_simple)(_alias((ALUout)(alu_tmp)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 3 -1
  )
)
V 000045 55 2435          1526496166542 behv
(_unit VHDL (alu 0 15 (behv 0 25 ))
  (_version v35)
  (_time 1526496166542 2018.05.16 21:42:46)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166505)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_A ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_B ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_in ))))
    (_port (_internal jpsign ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs ~std_logic_vector{1~downto~0}~12 0 19 (_entity (_in ))))
    (_port (_internal ALUz ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ALUout ~std_logic_vector{15~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal alu_tmp ~std_logic_vector{15~downto~0}~13 0 27 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(6))(_sensitivity(3)(1)(0)))))
      (line__42(_architecture 1 0 42 (_process (_simple)(_target(4))(_sensitivity(2)(6)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ALUout)(alu_tmp)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 3 -1
  )
)
I 000044 55 6348          1526496166687 fsm
(_unit VHDL (controller 0 16 (fsm 0 39 ))
  (_version v35)
  (_time 1526496166688 2018.05.16 21:42:46)
  (_source (\./src/controller.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166605)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal IR_word ~std_logic_vector{15~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal RFs_ctrl ~std_logic_vector{1~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa_ctrl ~std_logic_vector{3~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a_ctrl ~std_logic_vector{3~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a_ctrl ~std_logic_vector{3~downto~0}~124 0 23 (_entity (_out ))))
    (_port (_internal RFwe_ctrl ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal RFr1e_ctrl ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal RFr2e_ctrl ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs_ctrl ~std_logic_vector{1~downto~0}~126 0 27 (_entity (_out ))))
    (_port (_internal jmpen_ctrl ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_port (_internal PCinc_ctrl ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal PCclr_ctrl ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal IRld_ctrl ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Ms_ctrl ~std_logic_vector{1~downto~0}~128 0 32 (_entity (_out ))))
    (_port (_internal Mre_ctrl ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Mwe_ctrl ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal oe_ctrl ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal state_type 0 41 (_enum s0 s1 s1a s1b s2 s3 s3a s3b s4 s4a s4b s5 s5a s5b s6 s6a s7 s7a s7b s8 s8a s8b s9 s9a s9b s10 s11 s11a s12 s12a (_to (i 0)(i 29)))))
    (_signal (_internal state state_type 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal OPCODE ~std_logic_vector{3~downto~0}~13 0 49 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~139 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1310 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1311 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1312 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1313 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1314 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1315 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1318 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1319 0 192 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(16)(15)(17)(18)(14)(13)(12)(10)(11)(19)(3)(4)(5)(9)(8)(7)(6))(_sensitivity(2)(1)(0))(_read(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
    (2 2 )
    (3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 )
    (2 3 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . fsm 1 -1
  )
)
I 000047 55 12445         1526496166811 struct
(_unit VHDL (ctrl_unit 0 15 (struct 0 38 ))
  (_version v35)
  (_time 1526496166810 2018.05.16 21:42:46)
  (_source (\./src/ctrl_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166762)
    (_use )
  )
  (_component
    (controller
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal IR_word ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal RFs_ctrl ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
        (_port (_internal RFwa_ctrl ~std_logic_vector{3~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal RFr1a_ctrl ~std_logic_vector{3~downto~0}~1314 0 46 (_entity (_out ))))
        (_port (_internal RFr2a_ctrl ~std_logic_vector{3~downto~0}~1316 0 47 (_entity (_out ))))
        (_port (_internal RFwe_ctrl ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal RFr1e_ctrl ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RFr2e_ctrl ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal ALUs_ctrl ~std_logic_vector{1~downto~0}~1318 0 51 (_entity (_out ))))
        (_port (_internal jmpen_ctrl ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal PCinc_ctrl ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal PCclr_ctrl ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal IRld_ctrl ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Ms_ctrl ~std_logic_vector{1~downto~0}~1320 0 56 (_entity (_out ))))
        (_port (_internal Mre_ctrl ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal Mwe_ctrl ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal oe_ctrl ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal PCld ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal PCinc ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PCclr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal PCin ~std_logic_vector{15~downto~0}~1328 0 75 (_entity (_in ))))
        (_port (_internal PCout ~std_logic_vector{15~downto~0}~1330 0 76 (_entity (_out ))))
      )
    )
    (IR
      (_object
        (_port (_internal IRin ~std_logic_vector{15~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal IRld ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal dir_addr ~std_logic_vector{15~downto~0}~1324 0 66 (_entity (_out ))))
        (_port (_internal IRout ~std_logic_vector{15~downto~0}~1326 0 67 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal Ia ~std_logic_vector{15~downto~0}~1332 0 81 (_entity (_in ))))
        (_port (_internal Ib ~std_logic_vector{15~downto~0}~1334 0 82 (_entity (_in ))))
        (_port (_internal Ic ~std_logic_vector{15~downto~0}~1336 0 83 (_entity (_in ))))
        (_port (_internal Id ~std_logic_vector{15~downto~0}~1338 0 84 (_entity (_in ))))
        (_port (_internal Option ~std_logic_vector{1~downto~0}~1340 0 85 (_entity (_in ))))
        (_port (_internal Muxout ~std_logic_vector{15~downto~0}~1342 0 86 (_entity (_out ))))
      )
    )
  )
  (_instantiation U0 0 102 (_component controller )
    (_port
      ((clock)(clock_cu))
      ((rst)(rst_cu))
      ((IR_word)(IR_sig))
      ((RFs_ctrl)(RFs_cu))
      ((RFwa_ctrl)(RFwa_cu))
      ((RFr1a_ctrl)(RFr1a_cu))
      ((RFr2a_ctrl)(RFr2a_cu))
      ((RFwe_ctrl)(RFwe_cu))
      ((RFr1e_ctrl)(RFr1e_cu))
      ((RFr2e_ctrl)(RFr2e_cu))
      ((ALUs_ctrl)(ALUs_cu))
      ((jmpen_ctrl)(jpen_cu))
      ((PCinc_ctrl)(PCinc_sig))
      ((PCclr_ctrl)(PCclr_sig))
      ((IRld_ctrl)(IRld_sig))
      ((Ms_ctrl)(Ms_sig))
      ((Mre_ctrl)(Mre_cu))
      ((Mwe_ctrl)(Mwe_cu))
      ((oe_ctrl)(oe_cu))
    )
    (_use (_entity . controller)
    )
  )
  (_instantiation U1 0 106 (_component PC )
    (_port
      ((PCld)(PCld_cu))
      ((PCinc)(PCinc_sig))
      ((PCclr)(PCclr_sig))
      ((PCin)(IR2mux_a))
      ((PCout)(PC2mux))
    )
  )
  (_instantiation U2 0 107 (_component IR )
    (_port
      ((IRin)(mdata_out))
      ((IRld)(IRld_sig))
      ((dir_addr)(IR2mux_a))
      ((IRout)(IR_sig))
    )
    (_use (_entity . ir)
    )
  )
  (_instantiation U3 0 108 (_component mux )
    (_port
      ((Ia)(dpdata_out))
      ((Ib)(IR2mux_a))
      ((Ic)(PC2mux))
      ((Id)(IR2mux_b))
      ((Option)(Ms_sig))
      ((Muxout)(maddr_in))
    )
  )
  (_object
    (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~122 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immdata ~std_logic_vector{15~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~12 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~12 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~128 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~1210 0 26 (_entity (_out ))))
    (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~1212 0 31 (_entity (_out ))))
    (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal IR_sig ~std_logic_vector{15~downto~0}~1344 0 90 (_architecture (_uni ))))
    (_signal (_internal PCinc_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal PCclr_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal IRld_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ms_sig ~std_logic_vector{1~downto~0}~1346 0 92 (_architecture (_uni ))))
    (_signal (_internal PC2mux ~std_logic_vector{15~downto~0}~1344 0 93 (_architecture (_uni ))))
    (_signal (_internal IR2mux_a ~std_logic_vector{15~downto~0}~1344 0 94 (_architecture (_uni ))))
    (_signal (_internal IR2mux_b ~std_logic_vector{15~downto~0}~1344 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(25))(_sensitivity(19(d_7_0))))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(26))(_sensitivity(19(d_11_8))))))
      (line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((immdata)(IR2mux_a)))(_target(6))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . struct 3 -1
  )
)
V 000045 55 10561         1526496166895 behv
(_unit VHDL (memory 0 15 (behv 0 26 ))
  (_version v35)
  (_time 1526496166894 2018.05.16 21:42:46)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166854)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal Mre ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{15~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{15~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ram_type 0 28 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal tmp_ram ram_type 0 30 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 36 (_process (_simple)(_target(7))(_sensitivity(0)(2)(1)(4)(5))(_read(3)))))
      (read(_architecture 1 0 90 (_process (_simple)(_target(6))(_sensitivity(0)(3)(1)(4))(_read(7)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (7)
  )
  (_static
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 3 3 2 2 3 2 2 2 3 3 2 3 2 2 2 2 3 3 2 2 3 3 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 3 2 3 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 2 -1
  )
)
I 000050 55 13691         1526496166970 structure
(_unit VHDL (microprocessor 0 26 (structure 0 34 ))
  (_version v35)
  (_time 1526496166970 2018.05.16 21:42:46)
  (_source (\./compile/microprocessor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166935)
    (_use )
  )
  (_component
    (ctrl_unit
      (_object
        (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~132 0 43 (_entity (_in ))))
        (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
        (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~134 0 50 (_entity (_out ))))
        (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~136 0 52 (_entity (_out ))))
        (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~138 0 53 (_entity (_out ))))
        (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal immdata ~std_logic_vector{15~downto~0}~1310 0 55 (_entity (_out ))))
        (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~1312 0 57 (_entity (_out ))))
        (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (datapath
      (_object
        (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~1320 0 68 (_entity (_in ))))
        (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~1322 0 69 (_entity (_in ))))
        (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal imm_data ~std_logic_vector{15~downto~0}~1324 0 72 (_entity (_in ))))
        (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal mem_data ~std_logic_vector{15~downto~0}~1326 0 74 (_entity (_in ))))
        (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1328 0 77 (_entity (_out ))))
        (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1330 0 79 (_entity (_out ))))
        (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (memory
      (_object
        (_port (_internal Mre ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 87 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{15~downto~0}~1334 0 89 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{15~downto~0}~1336 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit0 0 127 (_component ctrl_unit )
    (_port
      ((PCld_cu)(PCld_s))
      ((clock_cu)(cpu_clk))
      ((dpdata_out)(rfout_bus))
      ((mdata_out)(mdout_bus))
      ((rst_cu)(cpu_rst))
      ((ALUs_cu)(ALUs_s))
      ((Mre_cu)(Mre_s))
      ((Mwe_cu)(Mwe_s))
      ((RFr1a_cu)(RFr1a_s))
      ((RFr1e_cu)(RFr1e_s))
      ((RFr2a_cu)(RFr2a_s))
      ((RFr2e_cu)(RFr2e_s))
      ((RFs_cu)(RFs_s))
      ((RFwa_cu)(RFwa_s))
      ((RFwe_cu)(RFwe_s))
      ((immdata)(immd_bus))
      ((jpen_cu)(jpz_s))
      ((maddr_in)(addr_bus))
      ((oe_cu)(oe_s))
    )
    (_use (_entity . ctrl_unit)
      (_port
        ((clock_cu)(clock_cu))
        ((rst_cu)(rst_cu))
        ((PCld_cu)(PCld_cu))
        ((mdata_out)(mdata_out))
        ((dpdata_out)(dpdata_out))
        ((maddr_in)(maddr_in))
        ((immdata)(immdata))
        ((RFs_cu)(RFs_cu))
        ((RFwa_cu)(RFwa_cu))
        ((RFr1a_cu)(RFr1a_cu))
        ((RFr2a_cu)(RFr2a_cu))
        ((RFwe_cu)(RFwe_cu))
        ((RFr1e_cu)(RFr1e_cu))
        ((RFr2e_cu)(RFr2e_cu))
        ((jpen_cu)(jpen_cu))
        ((ALUs_cu)(ALUs_cu))
        ((Mre_cu)(Mre_cu))
        ((Mwe_cu)(Mwe_cu))
        ((oe_cu)(oe_cu))
      )
    )
  )
  (_instantiation Unit1 0 150 (_component datapath )
    (_port
      ((ALUs_dp)(ALUs_s))
      ((RFr1a_dp)(RFr1a_s))
      ((RFr1e_dp)(RFr1e_s))
      ((RFr2a_dp)(RFr2a_s))
      ((RFr2e_dp)(RFr2e_s))
      ((RFs_dp)(RFs_s))
      ((RFwa_dp)(RFwa_s))
      ((RFwe_dp)(RFwe_s))
      ((clock_dp)(cpu_clk))
      ((imm_data)(immd_bus))
      ((jp_en)(jpz_s))
      ((mem_data)(mdout_bus))
      ((oe_dp)(oe_s))
      ((rst_dp)(cpu_rst))
      ((ALUout_dp)(mdin_bus))
      ((ALUz_dp)(PCld_s))
      ((RF1out_dp)(rfout_bus))
      ((bufout_dp)(cpu_output))
    )
  )
  (_instantiation Unit2 0 172 (_component memory )
    (_port
      ((Mre)(Mre_s))
      ((Mwe)(Mwe_s))
      ((address)(mem_addr))
      ((clock)(cpu_clk))
      ((data_in)(mdin_bus))
      ((rst)(cpu_rst))
      ((data_out)(mdout_bus))
    )
    (_use (_entity . memory)
      (_port
        ((clock)(clock))
        ((rst)(rst))
        ((Mre)(Mre))
        ((Mwe)(Mwe))
        ((address)(address))
        ((data_in)(data_in))
        ((data_out)(data_out))
      )
    )
  )
  (_object
    (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal IRld_s ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal jpz_s ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal Mre_s ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Mwe_s ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal oe_s ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal PCclr_s ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal PCinc_s ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal PCld_s ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal RFr1e_s ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RFr2e_s ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal RFwe_s ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal addr_bus ~std_logic_vector{15~downto~0}~1338 0 108 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ALUs_s ~std_logic_vector{1~downto~0}~1340 0 109 (_architecture (_uni ))))
    (_signal (_internal immd_bus ~std_logic_vector{15~downto~0}~1338 0 110 (_architecture (_uni ))))
    (_signal (_internal mdin_bus ~std_logic_vector{15~downto~0}~1338 0 111 (_architecture (_uni ))))
    (_signal (_internal mdout_bus ~std_logic_vector{15~downto~0}~1338 0 112 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal mem_addr ~std_logic_vector{7~downto~0}~1342 0 113 (_architecture (_uni ))))
    (_signal (_internal rfout_bus ~std_logic_vector{15~downto~0}~1338 0 114 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RFr1a_s ~std_logic_vector{3~downto~0}~1344 0 115 (_architecture (_uni ))))
    (_signal (_internal RFr2a_s ~std_logic_vector{3~downto~0}~1344 0 116 (_architecture (_uni ))))
    (_signal (_internal RFs_s ~std_logic_vector{1~downto~0}~1340 0 117 (_architecture (_uni ))))
    (_signal (_internal RFwa_s ~std_logic_vector{3~downto~0}~1344 0 118 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__123(_architecture 0 0 123 (_assignment (_simple)(_alias((mem_addr)(addr_bus(d_7_0))))(_target(19))(_sensitivity(14(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 1 -1
  )
)
I 000050 55 12879         1526496167078 structure
(_unit VHDL (microprocessor 1 26 (structure 0 23 ))
  (_version v35)
  (_time 1526496167078 2018.05.16 21:42:47)
  (_source (\./compile/microprocessor.vhd\(\./src/microprocessor.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166935)
    (_use )
  )
  (_component
    (ctrl_unit
      (_object
        (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 1 48 (_entity (_in ))))
        (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 1 49 (_entity (_in ))))
        (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 1 50 (_entity (_in ))))
        (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~1316 1 51 (_entity (_in ))))
        (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~1318 1 52 (_entity (_in ))))
        (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~1320 1 53 (_entity (_out ))))
        (_port (_internal immdata ~std_logic_vector{15~downto~0}~1322 1 54 (_entity (_out ))))
        (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~1324 1 55 (_entity (_out ))))
        (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~1326 1 56 (_entity (_out ))))
        (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~1328 1 57 (_entity (_out ))))
        (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~1330 1 58 (_entity (_out ))))
        (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 1 59 (_entity (_out ))))
        (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 1 60 (_entity (_out ))))
        (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 1 61 (_entity (_out ))))
        (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 1 62 (_entity (_out ))))
        (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~1332 1 63 (_entity (_out ))))
        (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 1 64 (_entity (_out ))))
        (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 1 65 (_entity (_out ))))
        (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 1 66 (_entity (_out ))))
      )
    )
    (datapath
      (_object
        (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 1 26 (_entity (_in ))))
        (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 1 27 (_entity (_in ))))
        (_port (_internal imm_data ~std_logic_vector{15~downto~0}~13 1 28 (_entity (_in ))))
        (_port (_internal mem_data ~std_logic_vector{15~downto~0}~132 1 29 (_entity (_in ))))
        (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~13 1 30 (_entity (_in ))))
        (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~13 1 31 (_entity (_in ))))
        (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~134 1 32 (_entity (_in ))))
        (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~136 1 33 (_entity (_in ))))
        (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 1 34 (_entity (_in ))))
        (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 1 37 (_entity (_in ))))
        (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~138 1 38 (_entity (_in ))))
        (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 1 39 (_entity (_in ))))
        (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 1 40 (_entity (_out ))))
        (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1310 1 41 (_entity (_out ))))
        (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1312 1 42 (_entity (_out ))))
        (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1314 1 43 (_entity (_out ))))
      )
    )
    (memory
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 71 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 1 72 (_entity (_in ))))
        (_port (_internal Mre ~extieee.std_logic_1164.std_logic 1 73 (_entity (_in ))))
        (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 1 74 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 1 75 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{15~downto~0}~1334 1 76 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{15~downto~0}~1336 1 77 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit0 1 93 (_component ctrl_unit )
    (_port
      ((clock_cu)(cpu_clk))
      ((rst_cu)(cpu_rst))
      ((PCld_cu)(PCld_s))
      ((mdata_out)(mdout_bus))
      ((dpdata_out)(rfout_bus))
      ((maddr_in)(addr_bus))
      ((immdata)(immd_bus))
      ((RFs_cu)(RFs_s))
      ((RFwa_cu)(RFwa_s))
      ((RFr1a_cu)(RFr1a_s))
      ((RFr2a_cu)(RFr2a_s))
      ((RFwe_cu)(RFwe_s))
      ((RFr1e_cu)(RFr1e_s))
      ((RFr2e_cu)(RFr2e_s))
      ((jpen_cu)(jpz_s))
      ((ALUs_cu)(ALUs_s))
      ((Mre_cu)(Mre_s))
      ((Mwe_cu)(Mwe_s))
      ((oe_cu)(oe_s))
    )
    (_use (_entity . ctrl_unit)
    )
  )
  (_instantiation Unit1 1 96 (_component datapath )
    (_port
      ((clock_dp)(cpu_clk))
      ((rst_dp)(cpu_rst))
      ((imm_data)(immd_bus))
      ((mem_data)(mdout_bus))
      ((RFs_dp)(RFs_s))
      ((RFwa_dp)(RFwa_s))
      ((RFr1a_dp)(RFr1a_s))
      ((RFr2a_dp)(RFr2a_s))
      ((RFwe_dp)(RFwe_s))
      ((RFr1e_dp)(RFr1e_s))
      ((RFr2e_dp)(RFr2e_s))
      ((jp_en)(jpz_s))
      ((ALUs_dp)(ALUs_s))
      ((oe_dp)(oe_s))
      ((ALUz_dp)(PCld_s))
      ((RF1out_dp)(rfout_bus))
      ((ALUout_dp)(mdin_bus))
      ((bufout_dp)(cpu_output))
    )
  )
  (_instantiation Unit2 1 100 (_component memory )
    (_port
      ((clock)(cpu_clk))
      ((rst)(cpu_rst))
      ((Mre)(Mre_s))
      ((Mwe)(Mwe_s))
      ((address)(mem_addr))
      ((data_in)(mdin_bus))
      ((data_out)(mdout_bus))
    )
    (_use (_entity . memory)
    )
  )
  (_object
    (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 1 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 1 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 1 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 1 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 1 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 1 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 1 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 1 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 1 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 1 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 1 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal addr_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal mdin_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal mdout_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal immd_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal rfout_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 1 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal mem_addr ~std_logic_vector{7~downto~0}~1340 1 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 1 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RFwa_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFr1a_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFr2a_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFwe_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_signal (_internal RFr1e_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_signal (_internal RFr2e_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 1 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ALUs_s ~std_logic_vector{1~downto~0}~1344 1 85 (_architecture (_uni ))))
    (_signal (_internal RFs_s ~std_logic_vector{1~downto~0}~1344 1 85 (_architecture (_uni ))))
    (_signal (_internal IRld_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCld_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCinc_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCclr_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal Mre_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal Mwe_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal jpz_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal oe_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 1 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__91(_architecture 0 1 91 (_assignment (_simple)(_alias((mem_addr)(addr_bus(d_7_0))))(_target(8))(_sensitivity(3(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 1 -1
  )
)
I 000045 55 2165          1526496167193 behv
(_unit VHDL (mux 0 13 (behv 0 23 ))
  (_version v35)
  (_time 1526496167193 2018.05.16 21:42:47)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167138)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Ia ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Ib ~std_logic_vector{15~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Ic ~std_logic_vector{15~downto~0}~124 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Id ~std_logic_vector{15~downto~0}~126 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Option ~std_logic_vector{1~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Muxout ~std_logic_vector{15~downto~0}~128 0 19 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . behv 1 -1
  )
)
I 000045 55 1399          1526496167311 behv
(_unit VHDL (obuf 0 14 (behv 0 21 ))
  (_version v35)
  (_time 1526496167311 2018.05.16 21:42:47)
  (_source (\./src/obuf.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167256)
    (_use )
  )
  (_object
    (_port (_internal O_en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal obuf_in ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal obuf_out ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . behv 1 -1
  )
)
I 000045 55 1967          1526496167444 behv
(_unit VHDL (pc 0 14 (behv 0 23 ))
  (_version v35)
  (_time 1526496167444 2018.05.16 21:42:47)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167375)
    (_use )
  )
  (_object
    (_port (_internal PCld ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in )(_event))))
    (_port (_internal PCinc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_port (_internal PCclr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{15~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal tmp_PC ~std_logic_vector{15~downto~0}~13 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1)(3))(_read(5)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((PCout)(tmp_PC)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 3753          1526496167560 behv
(_unit VHDL (reg_file 0 16 (behv 0 31 ))
  (_version v35)
  (_time 1526496167560 2018.05.16 21:42:47)
  (_source (\./src/reg_file.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167510)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RFwe ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal RFr1e ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RFr2e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a ~std_logic_vector{3~downto~0}~122 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a ~std_logic_vector{3~downto~0}~124 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RFw ~std_logic_vector{15~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RFr1 ~std_logic_vector{15~downto~0}~126 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RFr2 ~std_logic_vector{15~downto~0}~128 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal rf_type 0 33 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal tmp_rf rf_type 0 35 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 39 (_process (_simple)(_target(11))(_sensitivity(8)(5)(0)(2)(1)))))
      (read1(_architecture 1 0 52 (_process (_simple)(_target(9))(_sensitivity(0)(3)(1)(6))(_read(11)))))
      (read2(_architecture 2 0 65 (_process (_simple)(_target(10))(_sensitivity(7)(0)(1)(4))(_read(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (11)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 3 -1
  )
)
I 000045 55 1939          1526496167654 behv
(_unit VHDL (smallmux 0 24 (behv 0 34 ))
  (_version v35)
  (_time 1526496167653 2018.05.16 21:42:47)
  (_source (\./compile/smallmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167613)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Sel ~std_logic_vector{1~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~126 0 30 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . behv 1 -1
  )
)
V 000045 55 1961          1526496167785 behv
(_unit VHDL (smallmux 0 24 (behv 1 21 ))
  (_version v35)
  (_time 1526496167785 2018.05.16 21:42:47)
  (_source (\./compile/smallmux.vhd\(\./src/smallmux.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167613)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Sel ~std_logic_vector{1~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~126 0 30 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 1 24 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . behv 1 -1
  )
)
I 000045 55 2029          1526496168074 behv
(_unit VHDL (tb_mp 0 26 (behv 0 29 ))
  (_version v35)
  (_time 1526496168074 2018.05.16 21:42:48)
  (_source (\./compile/tb_mp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167839)
    (_use )
  )
  (_component
    (microprocessor
      (_object
        (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit 0 69 (_component microprocessor )
    (_port
      ((cpu_clk)(TB_clk))
      ((cpu_rst)(TB_rst))
      ((cpu_output)(TB_output))
    )
    (_use (_entity . microprocessor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_clk ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TB_rst ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_output ~std_logic_vector{15~downto~0}~132 0 45 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
      (line__59(_architecture 1 0 59 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behv 2 -1
  )
)
V 000045 55 2048          1526496168208 behv
(_unit VHDL (tb_mp 0 26 (behv 0 16 ))
  (_version v35)
  (_time 1526496168208 2018.05.16 21:42:48)
  (_source (\./compile/tb_mp.vhd\(\./src/TB_mp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167839)
    (_use )
  )
  (_component
    (microprocessor
      (_object
        (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 1 19 (_entity (_in ))))
        (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 1 20 (_entity (_in ))))
        (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~13 1 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit 1 31 (_component microprocessor )
    (_port
      ((cpu_clk)(TB_clk))
      ((cpu_rst)(TB_rst))
      ((cpu_output)(TB_output))
    )
    (_use (_entity . microprocessor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_clk ~extieee.std_logic_1164.std_logic 1 25 (_architecture (_uni ))))
    (_signal (_internal TB_rst ~extieee.std_logic_1164.std_logic 1 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_output ~std_logic_vector{15~downto~0}~132 1 27 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 1 33 (_process (_wait_for)(_target(0)))))
      (line__41(_architecture 1 1 41 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behv 2 -1
  )
)
I 000028 55 293 0 cfg_tb_mp
(_configuration VHDL (cfg_tb_mp 0 52 (TB_MP))
  (_version v35)
  (_time 1526496168269 2018.05.16 21:42:48)
  (_source (\./src/TB_mp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture behv
  )
)
I 000047 55 10275         1526496168383 struct
(_unit VHDL (datapath 0 15 (struct 0 37 ))
  (_version v35)
  (_time 1526496168383 2018.05.16 21:42:48)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496168280)
    (_use )
  )
  (_component
    (smallmux
      (_object
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal Sel ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 44 (_entity (_out ))))
      )
    )
    (reg_file
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal RFwe ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RFr1e ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RFr2e ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal RFwa ~std_logic_vector{3~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal RFr1a ~std_logic_vector{3~downto~0}~1322 0 55 (_entity (_in ))))
        (_port (_internal RFr2a ~std_logic_vector{3~downto~0}~1324 0 56 (_entity (_in ))))
        (_port (_internal RFw ~std_logic_vector{15~downto~0}~1326 0 57 (_entity (_in ))))
        (_port (_internal RFr1 ~std_logic_vector{15~downto~0}~1328 0 58 (_entity (_out ))))
        (_port (_internal RFr2 ~std_logic_vector{15~downto~0}~1330 0 59 (_entity (_out ))))
      )
    )
    (alu
      (_object
        (_port (_internal num_A ~std_logic_vector{15~downto~0}~1332 0 64 (_entity (_in ))))
        (_port (_internal num_B ~std_logic_vector{15~downto~0}~1334 0 65 (_entity (_in ))))
        (_port (_internal jpsign ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ALUs ~std_logic_vector{1~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal ALUz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal ALUout ~std_logic_vector{15~downto~0}~1338 0 69 (_entity (_out ))))
      )
    )
    (obuf
      (_object
        (_port (_internal O_en ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal obuf_in ~std_logic_vector{15~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal obuf_out ~std_logic_vector{15~downto~0}~1342 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 85 (_component smallmux )
    (_port
      ((I0)(alu2memmux))
      ((I1)(mem_data))
      ((I2)(imm_data))
      ((Sel)(RFs_dp))
      ((O)(mux2rf))
    )
    (_use (_entity . smallmux)
    )
  )
  (_instantiation U2 0 87 (_component reg_file )
    (_port
      ((clock)(clock_dp))
      ((rst)(rst_dp))
      ((RFwe)(RFwe_dp))
      ((RFr1e)(RFr1e_dp))
      ((RFr2e)(RFr2e_dp))
      ((RFwa)(RFwa_dp))
      ((RFr1a)(RFr1a_dp))
      ((RFr2a)(RFr2a_dp))
      ((RFw)(mux2rf))
      ((RFr1)(rf2alu1))
      ((RFr2)(rf2alu2))
    )
    (_use (_entity . reg_file)
    )
  )
  (_instantiation U3 0 91 (_component alu )
    (_port
      ((num_A)(rf2alu1))
      ((num_B)(rf2alu2))
      ((jpsign)(jp_en))
      ((ALUs)(ALUs_dp))
      ((ALUz)(ALUz_dp))
      ((ALUout)(alu2memmux))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U4 0 93 (_component obuf )
    (_port
      ((O_en)(oe_dp))
      ((obuf_in)(mem_data))
      ((obuf_out)(bufout_dp))
    )
    (_use (_entity . obuf)
    )
  )
  (_object
    (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal imm_data ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal mem_data ~std_logic_vector{15~downto~0}~122 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~124 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~126 0 23 (_entity (_in ))))
    (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
    (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~128 0 28 (_entity (_in ))))
    (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1210 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1212 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1214 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal mux2rf ~std_logic_vector{15~downto~0}~1344 0 80 (_architecture (_uni ))))
    (_signal (_internal rf2alu1 ~std_logic_vector{15~downto~0}~1344 0 80 (_architecture (_uni ))))
    (_signal (_internal rf2alu2 ~std_logic_vector{15~downto~0}~1344 0 81 (_architecture (_uni ))))
    (_signal (_internal alu2memmux ~std_logic_vector{15~downto~0}~1344 0 81 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_assignment (_simple)(_alias((ALUout_dp)(alu2memmux)))(_target(16))(_sensitivity(21)))))
      (line__96(_architecture 1 0 96 (_assignment (_simple)(_alias((RF1out_dp)(rf2alu1)))(_target(15))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . struct 2 -1
  )
)
I 000050 55 14307         1526496168588 structure
(_unit VHDL (microprocessor 0 26 (structure 0 34 ))
  (_version v35)
  (_time 1526496168588 2018.05.16 21:42:48)
  (_source (\./compile/microprocessor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166935)
    (_use )
  )
  (_component
    (ctrl_unit
      (_object
        (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~132 0 43 (_entity (_in ))))
        (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
        (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~134 0 50 (_entity (_out ))))
        (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~136 0 52 (_entity (_out ))))
        (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~138 0 53 (_entity (_out ))))
        (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal immdata ~std_logic_vector{15~downto~0}~1310 0 55 (_entity (_out ))))
        (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~1312 0 57 (_entity (_out ))))
        (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (datapath
      (_object
        (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~1320 0 68 (_entity (_in ))))
        (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~1322 0 69 (_entity (_in ))))
        (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal imm_data ~std_logic_vector{15~downto~0}~1324 0 72 (_entity (_in ))))
        (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal mem_data ~std_logic_vector{15~downto~0}~1326 0 74 (_entity (_in ))))
        (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1328 0 77 (_entity (_out ))))
        (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1330 0 79 (_entity (_out ))))
        (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (memory
      (_object
        (_port (_internal Mre ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 87 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{15~downto~0}~1334 0 89 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{15~downto~0}~1336 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit0 0 127 (_component ctrl_unit )
    (_port
      ((PCld_cu)(PCld_s))
      ((clock_cu)(cpu_clk))
      ((dpdata_out)(rfout_bus))
      ((mdata_out)(mdout_bus))
      ((rst_cu)(cpu_rst))
      ((ALUs_cu)(ALUs_s))
      ((Mre_cu)(Mre_s))
      ((Mwe_cu)(Mwe_s))
      ((RFr1a_cu)(RFr1a_s))
      ((RFr1e_cu)(RFr1e_s))
      ((RFr2a_cu)(RFr2a_s))
      ((RFr2e_cu)(RFr2e_s))
      ((RFs_cu)(RFs_s))
      ((RFwa_cu)(RFwa_s))
      ((RFwe_cu)(RFwe_s))
      ((immdata)(immd_bus))
      ((jpen_cu)(jpz_s))
      ((maddr_in)(addr_bus))
      ((oe_cu)(oe_s))
    )
    (_use (_entity . ctrl_unit)
      (_port
        ((clock_cu)(clock_cu))
        ((rst_cu)(rst_cu))
        ((PCld_cu)(PCld_cu))
        ((mdata_out)(mdata_out))
        ((dpdata_out)(dpdata_out))
        ((maddr_in)(maddr_in))
        ((immdata)(immdata))
        ((RFs_cu)(RFs_cu))
        ((RFwa_cu)(RFwa_cu))
        ((RFr1a_cu)(RFr1a_cu))
        ((RFr2a_cu)(RFr2a_cu))
        ((RFwe_cu)(RFwe_cu))
        ((RFr1e_cu)(RFr1e_cu))
        ((RFr2e_cu)(RFr2e_cu))
        ((jpen_cu)(jpen_cu))
        ((ALUs_cu)(ALUs_cu))
        ((Mre_cu)(Mre_cu))
        ((Mwe_cu)(Mwe_cu))
        ((oe_cu)(oe_cu))
      )
    )
  )
  (_instantiation Unit1 0 150 (_component datapath )
    (_port
      ((ALUs_dp)(ALUs_s))
      ((RFr1a_dp)(RFr1a_s))
      ((RFr1e_dp)(RFr1e_s))
      ((RFr2a_dp)(RFr2a_s))
      ((RFr2e_dp)(RFr2e_s))
      ((RFs_dp)(RFs_s))
      ((RFwa_dp)(RFwa_s))
      ((RFwe_dp)(RFwe_s))
      ((clock_dp)(cpu_clk))
      ((imm_data)(immd_bus))
      ((jp_en)(jpz_s))
      ((mem_data)(mdout_bus))
      ((oe_dp)(oe_s))
      ((rst_dp)(cpu_rst))
      ((ALUout_dp)(mdin_bus))
      ((ALUz_dp)(PCld_s))
      ((RF1out_dp)(rfout_bus))
      ((bufout_dp)(cpu_output))
    )
    (_use (_entity . datapath)
      (_port
        ((clock_dp)(clock_dp))
        ((rst_dp)(rst_dp))
        ((imm_data)(imm_data))
        ((mem_data)(mem_data))
        ((RFs_dp)(RFs_dp))
        ((RFwa_dp)(RFwa_dp))
        ((RFr1a_dp)(RFr1a_dp))
        ((RFr2a_dp)(RFr2a_dp))
        ((RFwe_dp)(RFwe_dp))
        ((RFr1e_dp)(RFr1e_dp))
        ((RFr2e_dp)(RFr2e_dp))
        ((jp_en)(jp_en))
        ((ALUs_dp)(ALUs_dp))
        ((oe_dp)(oe_dp))
        ((ALUz_dp)(ALUz_dp))
        ((RF1out_dp)(RF1out_dp))
        ((ALUout_dp)(ALUout_dp))
        ((bufout_dp)(bufout_dp))
      )
    )
  )
  (_instantiation Unit2 0 172 (_component memory )
    (_port
      ((Mre)(Mre_s))
      ((Mwe)(Mwe_s))
      ((address)(mem_addr))
      ((clock)(cpu_clk))
      ((data_in)(mdin_bus))
      ((rst)(cpu_rst))
      ((data_out)(mdout_bus))
    )
    (_use (_entity . memory)
      (_port
        ((clock)(clock))
        ((rst)(rst))
        ((Mre)(Mre))
        ((Mwe)(Mwe))
        ((address)(address))
        ((data_in)(data_in))
        ((data_out)(data_out))
      )
    )
  )
  (_object
    (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal IRld_s ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal jpz_s ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal Mre_s ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Mwe_s ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal oe_s ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal PCclr_s ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal PCinc_s ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal PCld_s ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal RFr1e_s ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RFr2e_s ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal RFwe_s ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal addr_bus ~std_logic_vector{15~downto~0}~1338 0 108 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ALUs_s ~std_logic_vector{1~downto~0}~1340 0 109 (_architecture (_uni ))))
    (_signal (_internal immd_bus ~std_logic_vector{15~downto~0}~1338 0 110 (_architecture (_uni ))))
    (_signal (_internal mdin_bus ~std_logic_vector{15~downto~0}~1338 0 111 (_architecture (_uni ))))
    (_signal (_internal mdout_bus ~std_logic_vector{15~downto~0}~1338 0 112 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal mem_addr ~std_logic_vector{7~downto~0}~1342 0 113 (_architecture (_uni ))))
    (_signal (_internal rfout_bus ~std_logic_vector{15~downto~0}~1338 0 114 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RFr1a_s ~std_logic_vector{3~downto~0}~1344 0 115 (_architecture (_uni ))))
    (_signal (_internal RFr2a_s ~std_logic_vector{3~downto~0}~1344 0 116 (_architecture (_uni ))))
    (_signal (_internal RFs_s ~std_logic_vector{1~downto~0}~1340 0 117 (_architecture (_uni ))))
    (_signal (_internal RFwa_s ~std_logic_vector{3~downto~0}~1344 0 118 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__123(_architecture 0 0 123 (_assignment (_simple)(_alias((mem_addr)(addr_bus(d_7_0))))(_target(19))(_sensitivity(14(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 1 -1
  )
)
V 000050 55 12918         1526496168685 structure
(_unit VHDL (microprocessor 1 26 (structure 1 23 ))
  (_version v35)
  (_time 1526496168685 2018.05.16 21:42:48)
  (_source (\./compile/microprocessor.vhd\(\./src/microprocessor.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166935)
    (_use )
  )
  (_component
    (ctrl_unit
      (_object
        (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 1 48 (_entity (_in ))))
        (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 1 49 (_entity (_in ))))
        (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 1 50 (_entity (_in ))))
        (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~1316 1 51 (_entity (_in ))))
        (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~1318 1 52 (_entity (_in ))))
        (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~1320 1 53 (_entity (_out ))))
        (_port (_internal immdata ~std_logic_vector{15~downto~0}~1322 1 54 (_entity (_out ))))
        (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~1324 1 55 (_entity (_out ))))
        (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~1326 1 56 (_entity (_out ))))
        (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~1328 1 57 (_entity (_out ))))
        (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~1330 1 58 (_entity (_out ))))
        (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 1 59 (_entity (_out ))))
        (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 1 60 (_entity (_out ))))
        (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 1 61 (_entity (_out ))))
        (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 1 62 (_entity (_out ))))
        (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~1332 1 63 (_entity (_out ))))
        (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 1 64 (_entity (_out ))))
        (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 1 65 (_entity (_out ))))
        (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 1 66 (_entity (_out ))))
      )
    )
    (datapath
      (_object
        (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 1 26 (_entity (_in ))))
        (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 1 27 (_entity (_in ))))
        (_port (_internal imm_data ~std_logic_vector{15~downto~0}~13 1 28 (_entity (_in ))))
        (_port (_internal mem_data ~std_logic_vector{15~downto~0}~132 1 29 (_entity (_in ))))
        (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~13 1 30 (_entity (_in ))))
        (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~13 1 31 (_entity (_in ))))
        (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~134 1 32 (_entity (_in ))))
        (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~136 1 33 (_entity (_in ))))
        (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 1 34 (_entity (_in ))))
        (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 1 37 (_entity (_in ))))
        (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~138 1 38 (_entity (_in ))))
        (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 1 39 (_entity (_in ))))
        (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 1 40 (_entity (_out ))))
        (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1310 1 41 (_entity (_out ))))
        (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1312 1 42 (_entity (_out ))))
        (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1314 1 43 (_entity (_out ))))
      )
    )
    (memory
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 71 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 1 72 (_entity (_in ))))
        (_port (_internal Mre ~extieee.std_logic_1164.std_logic 1 73 (_entity (_in ))))
        (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 1 74 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 1 75 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{15~downto~0}~1334 1 76 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{15~downto~0}~1336 1 77 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit0 1 93 (_component ctrl_unit )
    (_port
      ((clock_cu)(cpu_clk))
      ((rst_cu)(cpu_rst))
      ((PCld_cu)(PCld_s))
      ((mdata_out)(mdout_bus))
      ((dpdata_out)(rfout_bus))
      ((maddr_in)(addr_bus))
      ((immdata)(immd_bus))
      ((RFs_cu)(RFs_s))
      ((RFwa_cu)(RFwa_s))
      ((RFr1a_cu)(RFr1a_s))
      ((RFr2a_cu)(RFr2a_s))
      ((RFwe_cu)(RFwe_s))
      ((RFr1e_cu)(RFr1e_s))
      ((RFr2e_cu)(RFr2e_s))
      ((jpen_cu)(jpz_s))
      ((ALUs_cu)(ALUs_s))
      ((Mre_cu)(Mre_s))
      ((Mwe_cu)(Mwe_s))
      ((oe_cu)(oe_s))
    )
    (_use (_entity . ctrl_unit)
    )
  )
  (_instantiation Unit1 1 96 (_component datapath )
    (_port
      ((clock_dp)(cpu_clk))
      ((rst_dp)(cpu_rst))
      ((imm_data)(immd_bus))
      ((mem_data)(mdout_bus))
      ((RFs_dp)(RFs_s))
      ((RFwa_dp)(RFwa_s))
      ((RFr1a_dp)(RFr1a_s))
      ((RFr2a_dp)(RFr2a_s))
      ((RFwe_dp)(RFwe_s))
      ((RFr1e_dp)(RFr1e_s))
      ((RFr2e_dp)(RFr2e_s))
      ((jp_en)(jpz_s))
      ((ALUs_dp)(ALUs_s))
      ((oe_dp)(oe_s))
      ((ALUz_dp)(PCld_s))
      ((RF1out_dp)(rfout_bus))
      ((ALUout_dp)(mdin_bus))
      ((bufout_dp)(cpu_output))
    )
    (_use (_entity . datapath)
    )
  )
  (_instantiation Unit2 1 100 (_component memory )
    (_port
      ((clock)(cpu_clk))
      ((rst)(cpu_rst))
      ((Mre)(Mre_s))
      ((Mwe)(Mwe_s))
      ((address)(mem_addr))
      ((data_in)(mdin_bus))
      ((data_out)(mdout_bus))
    )
    (_use (_entity . memory)
    )
  )
  (_object
    (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 1 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 1 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 1 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 1 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 1 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 1 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 1 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 1 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 1 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 1 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 1 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal addr_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal mdin_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal mdout_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal immd_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal rfout_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 1 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal mem_addr ~std_logic_vector{7~downto~0}~1340 1 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 1 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RFwa_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFr1a_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFr2a_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFwe_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_signal (_internal RFr1e_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_signal (_internal RFr2e_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 1 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ALUs_s ~std_logic_vector{1~downto~0}~1344 1 85 (_architecture (_uni ))))
    (_signal (_internal RFs_s ~std_logic_vector{1~downto~0}~1344 1 85 (_architecture (_uni ))))
    (_signal (_internal IRld_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCld_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCinc_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCclr_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal Mre_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal Mwe_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal jpz_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal oe_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 1 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__91(_architecture 0 1 91 (_assignment (_simple)(_alias((mem_addr)(addr_bus(d_7_0))))(_target(8))(_sensitivity(3(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 1 -1
  )
)
I 000047 55 12512         1526496168820 struct
(_unit VHDL (ctrl_unit 0 15 (struct 0 38 ))
  (_version v35)
  (_time 1526496168820 2018.05.16 21:42:48)
  (_source (\./src/ctrl_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166762)
    (_use )
  )
  (_component
    (controller
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal IR_word ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal RFs_ctrl ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
        (_port (_internal RFwa_ctrl ~std_logic_vector{3~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal RFr1a_ctrl ~std_logic_vector{3~downto~0}~1314 0 46 (_entity (_out ))))
        (_port (_internal RFr2a_ctrl ~std_logic_vector{3~downto~0}~1316 0 47 (_entity (_out ))))
        (_port (_internal RFwe_ctrl ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal RFr1e_ctrl ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RFr2e_ctrl ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal ALUs_ctrl ~std_logic_vector{1~downto~0}~1318 0 51 (_entity (_out ))))
        (_port (_internal jmpen_ctrl ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal PCinc_ctrl ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal PCclr_ctrl ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal IRld_ctrl ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Ms_ctrl ~std_logic_vector{1~downto~0}~1320 0 56 (_entity (_out ))))
        (_port (_internal Mre_ctrl ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal Mwe_ctrl ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal oe_ctrl ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal PCld ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal PCinc ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PCclr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal PCin ~std_logic_vector{15~downto~0}~1328 0 75 (_entity (_in ))))
        (_port (_internal PCout ~std_logic_vector{15~downto~0}~1330 0 76 (_entity (_out ))))
      )
    )
    (IR
      (_object
        (_port (_internal IRin ~std_logic_vector{15~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal IRld ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal dir_addr ~std_logic_vector{15~downto~0}~1324 0 66 (_entity (_out ))))
        (_port (_internal IRout ~std_logic_vector{15~downto~0}~1326 0 67 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal Ia ~std_logic_vector{15~downto~0}~1332 0 81 (_entity (_in ))))
        (_port (_internal Ib ~std_logic_vector{15~downto~0}~1334 0 82 (_entity (_in ))))
        (_port (_internal Ic ~std_logic_vector{15~downto~0}~1336 0 83 (_entity (_in ))))
        (_port (_internal Id ~std_logic_vector{15~downto~0}~1338 0 84 (_entity (_in ))))
        (_port (_internal Option ~std_logic_vector{1~downto~0}~1340 0 85 (_entity (_in ))))
        (_port (_internal Muxout ~std_logic_vector{15~downto~0}~1342 0 86 (_entity (_out ))))
      )
    )
  )
  (_instantiation U0 0 102 (_component controller )
    (_port
      ((clock)(clock_cu))
      ((rst)(rst_cu))
      ((IR_word)(IR_sig))
      ((RFs_ctrl)(RFs_cu))
      ((RFwa_ctrl)(RFwa_cu))
      ((RFr1a_ctrl)(RFr1a_cu))
      ((RFr2a_ctrl)(RFr2a_cu))
      ((RFwe_ctrl)(RFwe_cu))
      ((RFr1e_ctrl)(RFr1e_cu))
      ((RFr2e_ctrl)(RFr2e_cu))
      ((ALUs_ctrl)(ALUs_cu))
      ((jmpen_ctrl)(jpen_cu))
      ((PCinc_ctrl)(PCinc_sig))
      ((PCclr_ctrl)(PCclr_sig))
      ((IRld_ctrl)(IRld_sig))
      ((Ms_ctrl)(Ms_sig))
      ((Mre_ctrl)(Mre_cu))
      ((Mwe_ctrl)(Mwe_cu))
      ((oe_ctrl)(oe_cu))
    )
    (_use (_entity . controller)
    )
  )
  (_instantiation U1 0 106 (_component PC )
    (_port
      ((PCld)(PCld_cu))
      ((PCinc)(PCinc_sig))
      ((PCclr)(PCclr_sig))
      ((PCin)(IR2mux_a))
      ((PCout)(PC2mux))
    )
    (_use (_entity . pc)
    )
  )
  (_instantiation U2 0 107 (_component IR )
    (_port
      ((IRin)(mdata_out))
      ((IRld)(IRld_sig))
      ((dir_addr)(IR2mux_a))
      ((IRout)(IR_sig))
    )
    (_use (_entity . ir)
    )
  )
  (_instantiation U3 0 108 (_component mux )
    (_port
      ((Ia)(dpdata_out))
      ((Ib)(IR2mux_a))
      ((Ic)(PC2mux))
      ((Id)(IR2mux_b))
      ((Option)(Ms_sig))
      ((Muxout)(maddr_in))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~122 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immdata ~std_logic_vector{15~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~12 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~12 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~128 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~1210 0 26 (_entity (_out ))))
    (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~1212 0 31 (_entity (_out ))))
    (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal IR_sig ~std_logic_vector{15~downto~0}~1344 0 90 (_architecture (_uni ))))
    (_signal (_internal PCinc_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal PCclr_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal IRld_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ms_sig ~std_logic_vector{1~downto~0}~1346 0 92 (_architecture (_uni ))))
    (_signal (_internal PC2mux ~std_logic_vector{15~downto~0}~1344 0 93 (_architecture (_uni ))))
    (_signal (_internal IR2mux_a ~std_logic_vector{15~downto~0}~1344 0 94 (_architecture (_uni ))))
    (_signal (_internal IR2mux_b ~std_logic_vector{15~downto~0}~1344 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(25))(_sensitivity(19(d_7_0))))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(26))(_sensitivity(19(d_11_8))))))
      (line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((immdata)(IR2mux_a)))(_target(6))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . struct 3 -1
  )
)
V 000045 55 1758          1526496461714 behv
(_unit VHDL (ir 0 14 (behv 0 22 ))
  (_version v35)
  (_time 1526496461714 2018.05.16 21:47:41)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166062)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal IRin ~std_logic_vector{15~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal IRld ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dir_addr ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal IRout ~std_logic_vector{15~downto~0}~124 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . behv 1 -1
  )
)
I 000045 55 10565         1526496461827 behv
(_unit VHDL (memory 0 26 (behv 0 38 ))
  (_version v35)
  (_time 1526496461827 2018.05.16 21:47:41)
  (_source (\./compile/memory.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496461769)
    (_use )
  )
  (_object
    (_port (_internal Mre ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{15~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{15~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ram_type 0 42 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal tmp_ram ram_type 0 48 (_architecture (_uni ))))
    (_process
      (read(_architecture 0 0 54 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(4))(_read(0)(7)))))
      (write(_architecture 1 0 67 (_process (_simple)(_target(7))(_sensitivity(0)(3)(2)(4)(5))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 3 3 2 2 3 2 2 2 3 3 2 3 2 2 2 2 3 3 2 2 3 3 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 3 2 3 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 2439          1526496462170 behv
(_unit VHDL (alu 0 26 (behv 0 37 ))
  (_version v35)
  (_time 1526496462170 2018.05.16 21:47:42)
  (_source (\./compile/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496461876)
    (_use )
  )
  (_object
    (_port (_internal jpsign ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs ~std_logic_vector{1~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_A ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_B ~std_logic_vector{15~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal ALUz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ALUout ~std_logic_vector{15~downto~0}~124 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal alu_tmp ~std_logic_vector{15~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(6))(_sensitivity(1)(2)(3)))))
      (line__62(_architecture 1 0 62 (_process (_simple)(_target(4))(_sensitivity(0)(6)))))
      (line__74(_architecture 2 0 74 (_assignment (_simple)(_alias((ALUout)(alu_tmp)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 3 -1
  )
)
V 000045 55 2435          1526496462246 behv
(_unit VHDL (alu 0 15 (behv 0 25 ))
  (_version v35)
  (_time 1526496462246 2018.05.16 21:47:42)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496462211)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_A ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal num_B ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_in ))))
    (_port (_internal jpsign ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs ~std_logic_vector{1~downto~0}~12 0 19 (_entity (_in ))))
    (_port (_internal ALUz ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ALUout ~std_logic_vector{15~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal alu_tmp ~std_logic_vector{15~downto~0}~13 0 27 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(6))(_sensitivity(3)(1)(0)))))
      (line__42(_architecture 1 0 42 (_process (_simple)(_target(4))(_sensitivity(6)(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((ALUout)(alu_tmp)))(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 3 -1
  )
)
V 000044 55 6348          1526496462363 fsm
(_unit VHDL (controller 0 16 (fsm 0 39 ))
  (_version v35)
  (_time 1526496462363 2018.05.16 21:47:42)
  (_source (\./src/controller.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166605)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal IR_word ~std_logic_vector{15~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal RFs_ctrl ~std_logic_vector{1~downto~0}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa_ctrl ~std_logic_vector{3~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a_ctrl ~std_logic_vector{3~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a_ctrl ~std_logic_vector{3~downto~0}~124 0 23 (_entity (_out ))))
    (_port (_internal RFwe_ctrl ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal RFr1e_ctrl ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal RFr2e_ctrl ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs_ctrl ~std_logic_vector{1~downto~0}~126 0 27 (_entity (_out ))))
    (_port (_internal jmpen_ctrl ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_port (_internal PCinc_ctrl ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal PCclr_ctrl ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal IRld_ctrl ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Ms_ctrl ~std_logic_vector{1~downto~0}~128 0 32 (_entity (_out ))))
    (_port (_internal Mre_ctrl ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Mwe_ctrl ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal oe_ctrl ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal state_type 0 41 (_enum s0 s1 s1a s1b s2 s3 s3a s3b s4 s4a s4b s5 s5a s5b s6 s6a s7 s7a s7b s8 s8a s8b s9 s9a s9b s10 s11 s11a s12 s12a (_to (i 0)(i 29)))))
    (_signal (_internal state state_type 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal OPCODE ~std_logic_vector{3~downto~0}~13 0 49 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{15~downto~12}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~139 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1310 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1311 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1312 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1313 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1314 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1315 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{7~downto~4}~1316 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1317 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1318 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~1319 0 192 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(19)(3)(4)(5)(9)(8)(7)(6)(16)(15)(17)(18)(14)(13)(12)(10)(11))(_sensitivity(2)(1)(0))(_read(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
    (2 2 )
    (3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 )
    (2 3 )
    (2 3 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 2 )
    (3 2 )
    (2 2 )
    (3 3 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . fsm 1 -1
  )
)
V 000047 55 12512         1526496462481 struct
(_unit VHDL (ctrl_unit 0 15 (struct 0 38 ))
  (_version v35)
  (_time 1526496462480 2018.05.16 21:47:42)
  (_source (\./src/ctrl_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166762)
    (_use )
  )
  (_component
    (controller
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal IR_word ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal RFs_ctrl ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
        (_port (_internal RFwa_ctrl ~std_logic_vector{3~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal RFr1a_ctrl ~std_logic_vector{3~downto~0}~1314 0 46 (_entity (_out ))))
        (_port (_internal RFr2a_ctrl ~std_logic_vector{3~downto~0}~1316 0 47 (_entity (_out ))))
        (_port (_internal RFwe_ctrl ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal RFr1e_ctrl ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RFr2e_ctrl ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal ALUs_ctrl ~std_logic_vector{1~downto~0}~1318 0 51 (_entity (_out ))))
        (_port (_internal jmpen_ctrl ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal PCinc_ctrl ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal PCclr_ctrl ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal IRld_ctrl ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Ms_ctrl ~std_logic_vector{1~downto~0}~1320 0 56 (_entity (_out ))))
        (_port (_internal Mre_ctrl ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal Mwe_ctrl ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal oe_ctrl ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal PCld ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal PCinc ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PCclr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal PCin ~std_logic_vector{15~downto~0}~1328 0 75 (_entity (_in ))))
        (_port (_internal PCout ~std_logic_vector{15~downto~0}~1330 0 76 (_entity (_out ))))
      )
    )
    (IR
      (_object
        (_port (_internal IRin ~std_logic_vector{15~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal IRld ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal dir_addr ~std_logic_vector{15~downto~0}~1324 0 66 (_entity (_out ))))
        (_port (_internal IRout ~std_logic_vector{15~downto~0}~1326 0 67 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal Ia ~std_logic_vector{15~downto~0}~1332 0 81 (_entity (_in ))))
        (_port (_internal Ib ~std_logic_vector{15~downto~0}~1334 0 82 (_entity (_in ))))
        (_port (_internal Ic ~std_logic_vector{15~downto~0}~1336 0 83 (_entity (_in ))))
        (_port (_internal Id ~std_logic_vector{15~downto~0}~1338 0 84 (_entity (_in ))))
        (_port (_internal Option ~std_logic_vector{1~downto~0}~1340 0 85 (_entity (_in ))))
        (_port (_internal Muxout ~std_logic_vector{15~downto~0}~1342 0 86 (_entity (_out ))))
      )
    )
  )
  (_instantiation U0 0 102 (_component controller )
    (_port
      ((clock)(clock_cu))
      ((rst)(rst_cu))
      ((IR_word)(IR_sig))
      ((RFs_ctrl)(RFs_cu))
      ((RFwa_ctrl)(RFwa_cu))
      ((RFr1a_ctrl)(RFr1a_cu))
      ((RFr2a_ctrl)(RFr2a_cu))
      ((RFwe_ctrl)(RFwe_cu))
      ((RFr1e_ctrl)(RFr1e_cu))
      ((RFr2e_ctrl)(RFr2e_cu))
      ((ALUs_ctrl)(ALUs_cu))
      ((jmpen_ctrl)(jpen_cu))
      ((PCinc_ctrl)(PCinc_sig))
      ((PCclr_ctrl)(PCclr_sig))
      ((IRld_ctrl)(IRld_sig))
      ((Ms_ctrl)(Ms_sig))
      ((Mre_ctrl)(Mre_cu))
      ((Mwe_ctrl)(Mwe_cu))
      ((oe_ctrl)(oe_cu))
    )
    (_use (_entity . controller)
    )
  )
  (_instantiation U1 0 106 (_component PC )
    (_port
      ((PCld)(PCld_cu))
      ((PCinc)(PCinc_sig))
      ((PCclr)(PCclr_sig))
      ((PCin)(IR2mux_a))
      ((PCout)(PC2mux))
    )
    (_use (_entity . pc)
    )
  )
  (_instantiation U2 0 107 (_component IR )
    (_port
      ((IRin)(mdata_out))
      ((IRld)(IRld_sig))
      ((dir_addr)(IR2mux_a))
      ((IRout)(IR_sig))
    )
    (_use (_entity . ir)
    )
  )
  (_instantiation U3 0 108 (_component mux )
    (_port
      ((Ia)(dpdata_out))
      ((Ib)(IR2mux_a))
      ((Ic)(PC2mux))
      ((Id)(IR2mux_b))
      ((Option)(Ms_sig))
      ((Muxout)(maddr_in))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~12 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~122 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immdata ~std_logic_vector{15~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~12 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~12 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~128 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~1210 0 26 (_entity (_out ))))
    (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~1212 0 31 (_entity (_out ))))
    (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal IR_sig ~std_logic_vector{15~downto~0}~1344 0 90 (_architecture (_uni ))))
    (_signal (_internal PCinc_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal PCclr_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal IRld_sig ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Ms_sig ~std_logic_vector{1~downto~0}~1346 0 92 (_architecture (_uni ))))
    (_signal (_internal PC2mux ~std_logic_vector{15~downto~0}~1344 0 93 (_architecture (_uni ))))
    (_signal (_internal IR2mux_a ~std_logic_vector{15~downto~0}~1344 0 94 (_architecture (_uni ))))
    (_signal (_internal IR2mux_b ~std_logic_vector{15~downto~0}~1344 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15{11~downto~8}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_assignment (_simple)(_target(25))(_sensitivity(19(d_7_0))))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(26))(_sensitivity(19(d_11_8))))))
      (line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((immdata)(IR2mux_a)))(_target(6))(_sensitivity(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . struct 3 -1
  )
)
V 000045 55 10561         1526496462578 behv
(_unit VHDL (memory 0 15 (behv 0 26 ))
  (_version v35)
  (_time 1526496462578 2018.05.16 21:47:42)
  (_source (\./src/memory.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496462516)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal Mre ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{15~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{15~downto~0}~122 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ram_type 0 28 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 255))))))
    (_signal (_internal tmp_ram ram_type 0 30 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 36 (_process (_simple)(_target(7))(_sensitivity(5)(1)(2)(0)(4))(_read(3)))))
      (read(_architecture 1 0 90 (_process (_simple)(_target(6))(_sensitivity(3)(1)(0)(4))(_read(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (7)
  )
  (_static
    (2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 3 3 2 2 3 2 2 2 3 3 2 3 2 2 2 2 3 3 2 2 3 3 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 3 3 2 2 3 3 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 2 2 3 2 2 2 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 3 2 3 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 2 3 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 2 3 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 2 2 3 3 3 2 2 2 2 2 2 3 3 2 3 3 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 2 3 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 2 2 3 3 3 2 2 2 2 2 2 3 3 3 2 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 2 -1
  )
)
I 000050 55 14307         1526496462706 structure
(_unit VHDL (microprocessor 0 26 (structure 0 34 ))
  (_version v35)
  (_time 1526496462706 2018.05.16 21:47:42)
  (_source (\./compile/microprocessor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166935)
    (_use )
  )
  (_component
    (ctrl_unit
      (_object
        (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~132 0 43 (_entity (_in ))))
        (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
        (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~134 0 50 (_entity (_out ))))
        (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~136 0 52 (_entity (_out ))))
        (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~138 0 53 (_entity (_out ))))
        (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal immdata ~std_logic_vector{15~downto~0}~1310 0 55 (_entity (_out ))))
        (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~1312 0 57 (_entity (_out ))))
        (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
    (datapath
      (_object
        (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~1318 0 66 (_entity (_in ))))
        (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~1320 0 68 (_entity (_in ))))
        (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~1322 0 69 (_entity (_in ))))
        (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal imm_data ~std_logic_vector{15~downto~0}~1324 0 72 (_entity (_in ))))
        (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal mem_data ~std_logic_vector{15~downto~0}~1326 0 74 (_entity (_in ))))
        (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1328 0 77 (_entity (_out ))))
        (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
        (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1330 0 79 (_entity (_out ))))
        (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (memory
      (_object
        (_port (_internal Mre ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 87 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{15~downto~0}~1334 0 89 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{15~downto~0}~1336 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit0 0 127 (_component ctrl_unit )
    (_port
      ((PCld_cu)(PCld_s))
      ((clock_cu)(cpu_clk))
      ((dpdata_out)(rfout_bus))
      ((mdata_out)(mdout_bus))
      ((rst_cu)(cpu_rst))
      ((ALUs_cu)(ALUs_s))
      ((Mre_cu)(Mre_s))
      ((Mwe_cu)(Mwe_s))
      ((RFr1a_cu)(RFr1a_s))
      ((RFr1e_cu)(RFr1e_s))
      ((RFr2a_cu)(RFr2a_s))
      ((RFr2e_cu)(RFr2e_s))
      ((RFs_cu)(RFs_s))
      ((RFwa_cu)(RFwa_s))
      ((RFwe_cu)(RFwe_s))
      ((immdata)(immd_bus))
      ((jpen_cu)(jpz_s))
      ((maddr_in)(addr_bus))
      ((oe_cu)(oe_s))
    )
    (_use (_entity . ctrl_unit)
      (_port
        ((clock_cu)(clock_cu))
        ((rst_cu)(rst_cu))
        ((PCld_cu)(PCld_cu))
        ((mdata_out)(mdata_out))
        ((dpdata_out)(dpdata_out))
        ((maddr_in)(maddr_in))
        ((immdata)(immdata))
        ((RFs_cu)(RFs_cu))
        ((RFwa_cu)(RFwa_cu))
        ((RFr1a_cu)(RFr1a_cu))
        ((RFr2a_cu)(RFr2a_cu))
        ((RFwe_cu)(RFwe_cu))
        ((RFr1e_cu)(RFr1e_cu))
        ((RFr2e_cu)(RFr2e_cu))
        ((jpen_cu)(jpen_cu))
        ((ALUs_cu)(ALUs_cu))
        ((Mre_cu)(Mre_cu))
        ((Mwe_cu)(Mwe_cu))
        ((oe_cu)(oe_cu))
      )
    )
  )
  (_instantiation Unit1 0 150 (_component datapath )
    (_port
      ((ALUs_dp)(ALUs_s))
      ((RFr1a_dp)(RFr1a_s))
      ((RFr1e_dp)(RFr1e_s))
      ((RFr2a_dp)(RFr2a_s))
      ((RFr2e_dp)(RFr2e_s))
      ((RFs_dp)(RFs_s))
      ((RFwa_dp)(RFwa_s))
      ((RFwe_dp)(RFwe_s))
      ((clock_dp)(cpu_clk))
      ((imm_data)(immd_bus))
      ((jp_en)(jpz_s))
      ((mem_data)(mdout_bus))
      ((oe_dp)(oe_s))
      ((rst_dp)(cpu_rst))
      ((ALUout_dp)(mdin_bus))
      ((ALUz_dp)(PCld_s))
      ((RF1out_dp)(rfout_bus))
      ((bufout_dp)(cpu_output))
    )
    (_use (_entity . datapath)
      (_port
        ((clock_dp)(clock_dp))
        ((rst_dp)(rst_dp))
        ((imm_data)(imm_data))
        ((mem_data)(mem_data))
        ((RFs_dp)(RFs_dp))
        ((RFwa_dp)(RFwa_dp))
        ((RFr1a_dp)(RFr1a_dp))
        ((RFr2a_dp)(RFr2a_dp))
        ((RFwe_dp)(RFwe_dp))
        ((RFr1e_dp)(RFr1e_dp))
        ((RFr2e_dp)(RFr2e_dp))
        ((jp_en)(jp_en))
        ((ALUs_dp)(ALUs_dp))
        ((oe_dp)(oe_dp))
        ((ALUz_dp)(ALUz_dp))
        ((RF1out_dp)(RF1out_dp))
        ((ALUout_dp)(ALUout_dp))
        ((bufout_dp)(bufout_dp))
      )
    )
  )
  (_instantiation Unit2 0 172 (_component memory )
    (_port
      ((Mre)(Mre_s))
      ((Mwe)(Mwe_s))
      ((address)(mem_addr))
      ((clock)(cpu_clk))
      ((data_in)(mdin_bus))
      ((rst)(cpu_rst))
      ((data_out)(mdout_bus))
    )
    (_use (_entity . memory)
      (_port
        ((clock)(clock))
        ((rst)(rst))
        ((Mre)(Mre))
        ((Mwe)(Mwe))
        ((address)(address))
        ((data_in)(data_in))
        ((data_out)(data_out))
      )
    )
  )
  (_object
    (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal IRld_s ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal jpz_s ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal Mre_s ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Mwe_s ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal oe_s ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal PCclr_s ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal PCinc_s ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal PCld_s ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal RFr1e_s ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal RFr2e_s ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal RFwe_s ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal addr_bus ~std_logic_vector{15~downto~0}~1338 0 108 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ALUs_s ~std_logic_vector{1~downto~0}~1340 0 109 (_architecture (_uni ))))
    (_signal (_internal immd_bus ~std_logic_vector{15~downto~0}~1338 0 110 (_architecture (_uni ))))
    (_signal (_internal mdin_bus ~std_logic_vector{15~downto~0}~1338 0 111 (_architecture (_uni ))))
    (_signal (_internal mdout_bus ~std_logic_vector{15~downto~0}~1338 0 112 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal mem_addr ~std_logic_vector{7~downto~0}~1342 0 113 (_architecture (_uni ))))
    (_signal (_internal rfout_bus ~std_logic_vector{15~downto~0}~1338 0 114 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RFr1a_s ~std_logic_vector{3~downto~0}~1344 0 115 (_architecture (_uni ))))
    (_signal (_internal RFr2a_s ~std_logic_vector{3~downto~0}~1344 0 116 (_architecture (_uni ))))
    (_signal (_internal RFs_s ~std_logic_vector{1~downto~0}~1340 0 117 (_architecture (_uni ))))
    (_signal (_internal RFwa_s ~std_logic_vector{3~downto~0}~1344 0 118 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__123(_architecture 0 0 123 (_assignment (_simple)(_alias((mem_addr)(addr_bus(d_7_0))))(_target(19))(_sensitivity(14(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 1 -1
  )
)
V 000050 55 12918         1526496462823 structure
(_unit VHDL (microprocessor 1 26 (structure 1 23 ))
  (_version v35)
  (_time 1526496462823 2018.05.16 21:47:42)
  (_source (\./compile/microprocessor.vhd\(\./src/microprocessor.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496166935)
    (_use )
  )
  (_component
    (ctrl_unit
      (_object
        (_port (_internal clock_cu ~extieee.std_logic_1164.std_logic 1 48 (_entity (_in ))))
        (_port (_internal rst_cu ~extieee.std_logic_1164.std_logic 1 49 (_entity (_in ))))
        (_port (_internal PCld_cu ~extieee.std_logic_1164.std_logic 1 50 (_entity (_in ))))
        (_port (_internal mdata_out ~std_logic_vector{15~downto~0}~1316 1 51 (_entity (_in ))))
        (_port (_internal dpdata_out ~std_logic_vector{15~downto~0}~1318 1 52 (_entity (_in ))))
        (_port (_internal maddr_in ~std_logic_vector{15~downto~0}~1320 1 53 (_entity (_out ))))
        (_port (_internal immdata ~std_logic_vector{15~downto~0}~1322 1 54 (_entity (_out ))))
        (_port (_internal RFs_cu ~std_logic_vector{1~downto~0}~1324 1 55 (_entity (_out ))))
        (_port (_internal RFwa_cu ~std_logic_vector{3~downto~0}~1326 1 56 (_entity (_out ))))
        (_port (_internal RFr1a_cu ~std_logic_vector{3~downto~0}~1328 1 57 (_entity (_out ))))
        (_port (_internal RFr2a_cu ~std_logic_vector{3~downto~0}~1330 1 58 (_entity (_out ))))
        (_port (_internal RFwe_cu ~extieee.std_logic_1164.std_logic 1 59 (_entity (_out ))))
        (_port (_internal RFr1e_cu ~extieee.std_logic_1164.std_logic 1 60 (_entity (_out ))))
        (_port (_internal RFr2e_cu ~extieee.std_logic_1164.std_logic 1 61 (_entity (_out ))))
        (_port (_internal jpen_cu ~extieee.std_logic_1164.std_logic 1 62 (_entity (_out ))))
        (_port (_internal ALUs_cu ~std_logic_vector{1~downto~0}~1332 1 63 (_entity (_out ))))
        (_port (_internal Mre_cu ~extieee.std_logic_1164.std_logic 1 64 (_entity (_out ))))
        (_port (_internal Mwe_cu ~extieee.std_logic_1164.std_logic 1 65 (_entity (_out ))))
        (_port (_internal oe_cu ~extieee.std_logic_1164.std_logic 1 66 (_entity (_out ))))
      )
    )
    (datapath
      (_object
        (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 1 26 (_entity (_in ))))
        (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 1 27 (_entity (_in ))))
        (_port (_internal imm_data ~std_logic_vector{15~downto~0}~13 1 28 (_entity (_in ))))
        (_port (_internal mem_data ~std_logic_vector{15~downto~0}~132 1 29 (_entity (_in ))))
        (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~13 1 30 (_entity (_in ))))
        (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~13 1 31 (_entity (_in ))))
        (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~134 1 32 (_entity (_in ))))
        (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~136 1 33 (_entity (_in ))))
        (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 1 34 (_entity (_in ))))
        (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 1 37 (_entity (_in ))))
        (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~138 1 38 (_entity (_in ))))
        (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 1 39 (_entity (_in ))))
        (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 1 40 (_entity (_out ))))
        (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1310 1 41 (_entity (_out ))))
        (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1312 1 42 (_entity (_out ))))
        (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1314 1 43 (_entity (_out ))))
      )
    )
    (memory
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 71 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 1 72 (_entity (_in ))))
        (_port (_internal Mre ~extieee.std_logic_1164.std_logic 1 73 (_entity (_in ))))
        (_port (_internal Mwe ~extieee.std_logic_1164.std_logic 1 74 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 1 75 (_entity (_in ))))
        (_port (_internal data_in ~std_logic_vector{15~downto~0}~1334 1 76 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{15~downto~0}~1336 1 77 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit0 1 93 (_component ctrl_unit )
    (_port
      ((clock_cu)(cpu_clk))
      ((rst_cu)(cpu_rst))
      ((PCld_cu)(PCld_s))
      ((mdata_out)(mdout_bus))
      ((dpdata_out)(rfout_bus))
      ((maddr_in)(addr_bus))
      ((immdata)(immd_bus))
      ((RFs_cu)(RFs_s))
      ((RFwa_cu)(RFwa_s))
      ((RFr1a_cu)(RFr1a_s))
      ((RFr2a_cu)(RFr2a_s))
      ((RFwe_cu)(RFwe_s))
      ((RFr1e_cu)(RFr1e_s))
      ((RFr2e_cu)(RFr2e_s))
      ((jpen_cu)(jpz_s))
      ((ALUs_cu)(ALUs_s))
      ((Mre_cu)(Mre_s))
      ((Mwe_cu)(Mwe_s))
      ((oe_cu)(oe_s))
    )
    (_use (_entity . ctrl_unit)
    )
  )
  (_instantiation Unit1 1 96 (_component datapath )
    (_port
      ((clock_dp)(cpu_clk))
      ((rst_dp)(cpu_rst))
      ((imm_data)(immd_bus))
      ((mem_data)(mdout_bus))
      ((RFs_dp)(RFs_s))
      ((RFwa_dp)(RFwa_s))
      ((RFr1a_dp)(RFr1a_s))
      ((RFr2a_dp)(RFr2a_s))
      ((RFwe_dp)(RFwe_s))
      ((RFr1e_dp)(RFr1e_s))
      ((RFr2e_dp)(RFr2e_s))
      ((jp_en)(jpz_s))
      ((ALUs_dp)(ALUs_s))
      ((oe_dp)(oe_s))
      ((ALUz_dp)(PCld_s))
      ((RF1out_dp)(rfout_bus))
      ((ALUout_dp)(mdin_bus))
      ((bufout_dp)(cpu_output))
    )
    (_use (_entity . datapath)
    )
  )
  (_instantiation Unit2 1 100 (_component memory )
    (_port
      ((clock)(cpu_clk))
      ((rst)(cpu_rst))
      ((Mre)(Mre_s))
      ((Mwe)(Mwe_s))
      ((address)(mem_addr))
      ((data_in)(mdin_bus))
      ((data_out)(mdout_bus))
    )
    (_use (_entity . memory)
    )
  )
  (_object
    (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 1 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 1 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 1 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1324 1 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 1 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 1 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 1 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1332 1 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 1 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 1 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 1 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal addr_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal mdin_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal mdout_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal immd_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_signal (_internal rfout_bus ~std_logic_vector{15~downto~0}~1338 1 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 1 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal mem_addr ~std_logic_vector{7~downto~0}~1340 1 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 1 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal RFwa_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFr1a_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFr2a_s ~std_logic_vector{3~downto~0}~1342 1 83 (_architecture (_uni ))))
    (_signal (_internal RFwe_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_signal (_internal RFr1e_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_signal (_internal RFr2e_s ~extieee.std_logic_1164.std_logic 1 84 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 1 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ALUs_s ~std_logic_vector{1~downto~0}~1344 1 85 (_architecture (_uni ))))
    (_signal (_internal RFs_s ~std_logic_vector{1~downto~0}~1344 1 85 (_architecture (_uni ))))
    (_signal (_internal IRld_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCld_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCinc_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal PCclr_s ~extieee.std_logic_1164.std_logic 1 86 (_architecture (_uni ))))
    (_signal (_internal Mre_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal Mwe_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal jpz_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_signal (_internal oe_s ~extieee.std_logic_1164.std_logic 1 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 1 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__91(_architecture 0 1 91 (_assignment (_simple)(_alias((mem_addr)(addr_bus(d_7_0))))(_target(8))(_sensitivity(3(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structure 1 -1
  )
)
V 000045 55 2165          1526496462912 behv
(_unit VHDL (mux 0 13 (behv 0 23 ))
  (_version v35)
  (_time 1526496462912 2018.05.16 21:47:42)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167138)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Ia ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Ib ~std_logic_vector{15~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Ic ~std_logic_vector{15~downto~0}~124 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Id ~std_logic_vector{15~downto~0}~126 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Option ~std_logic_vector{1~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Muxout ~std_logic_vector{15~downto~0}~128 0 19 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(5))(_sensitivity(4)(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . behv 1 -1
  )
)
V 000045 55 1399          1526496463002 behv
(_unit VHDL (obuf 0 14 (behv 0 21 ))
  (_version v35)
  (_time 1526496463001 2018.05.16 21:47:43)
  (_source (\./src/obuf.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167256)
    (_use )
  )
  (_object
    (_port (_internal O_en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal obuf_in ~std_logic_vector{15~downto~0}~12 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal obuf_out ~std_logic_vector{15~downto~0}~122 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . behv 1 -1
  )
)
V 000045 55 1967          1526496463103 behv
(_unit VHDL (pc 0 14 (behv 0 23 ))
  (_version v35)
  (_time 1526496463102 2018.05.16 21:47:43)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167375)
    (_use )
  )
  (_object
    (_port (_internal PCld ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in )(_event))))
    (_port (_internal PCinc ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in )(_event))))
    (_port (_internal PCclr ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{15~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal tmp_PC ~std_logic_vector{15~downto~0}~13 0 25 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(3)(1)(2)(0))(_read(5)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((PCout)(tmp_PC)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 2 -1
  )
)
V 000045 55 3753          1526496463180 behv
(_unit VHDL (reg_file 0 16 (behv 0 31 ))
  (_version v35)
  (_time 1526496463180 2018.05.16 21:47:43)
  (_source (\./src/reg_file.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167510)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in )(_event))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal RFwe ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal RFr1e ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_port (_internal RFr2e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa ~std_logic_vector{3~downto~0}~12 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a ~std_logic_vector{3~downto~0}~122 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a ~std_logic_vector{3~downto~0}~124 0 24 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RFw ~std_logic_vector{15~downto~0}~12 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RFr1 ~std_logic_vector{15~downto~0}~126 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RFr2 ~std_logic_vector{15~downto~0}~128 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal rf_type 0 33 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal tmp_rf rf_type 0 35 (_architecture (_uni ))))
    (_process
      (write(_architecture 0 0 39 (_process (_simple)(_target(11))(_sensitivity(0)(2)(5)(1)(8)))))
      (read1(_architecture 1 0 52 (_process (_simple)(_target(9))(_sensitivity(6)(0)(3)(1))(_read(11)))))
      (read2(_architecture 2 0 65 (_process (_simple)(_target(10))(_sensitivity(7)(0)(4)(1))(_read(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (11)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behv 3 -1
  )
)
I 000045 55 1939          1526496463284 behv
(_unit VHDL (smallmux 0 24 (behv 0 34 ))
  (_version v35)
  (_time 1526496463284 2018.05.16 21:47:43)
  (_source (\./compile/smallmux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167613)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Sel ~std_logic_vector{1~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~126 0 30 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . behv 1 -1
  )
)
V 000045 55 1961          1526496463380 behv
(_unit VHDL (smallmux 0 24 (behv 1 21 ))
  (_version v35)
  (_time 1526496463380 2018.05.16 21:47:43)
  (_source (\./compile/smallmux.vhd\(\./src/smallmux.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167613)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Sel ~std_logic_vector{1~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~126 0 30 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 1 24 (_process (_simple)(_target(4))(_sensitivity(3)(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . behv 1 -1
  )
)
I 000045 55 2029          1526496463446 behv
(_unit VHDL (tb_mp 0 26 (behv 0 29 ))
  (_version v35)
  (_time 1526496463445 2018.05.16 21:47:43)
  (_source (\./compile/tb_mp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167839)
    (_use )
  )
  (_component
    (microprocessor
      (_object
        (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit 0 69 (_component microprocessor )
    (_port
      ((cpu_clk)(TB_clk))
      ((cpu_rst)(TB_rst))
      ((cpu_output)(TB_output))
    )
    (_use (_entity . microprocessor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_clk ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal TB_rst ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_output ~std_logic_vector{15~downto~0}~132 0 45 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
      (line__59(_architecture 1 0 59 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behv 2 -1
  )
)
V 000045 55 2048          1526496463511 behv
(_unit VHDL (tb_mp 0 26 (behv 1 16 ))
  (_version v35)
  (_time 1526496463511 2018.05.16 21:47:43)
  (_source (\./compile/tb_mp.vhd\(\./src/TB_mp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496167839)
    (_use )
  )
  (_component
    (microprocessor
      (_object
        (_port (_internal cpu_clk ~extieee.std_logic_1164.std_logic 1 19 (_entity (_in ))))
        (_port (_internal cpu_rst ~extieee.std_logic_1164.std_logic 1 20 (_entity (_in ))))
        (_port (_internal cpu_output ~std_logic_vector{15~downto~0}~13 1 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation Unit 1 31 (_component microprocessor )
    (_port
      ((cpu_clk)(TB_clk))
      ((cpu_rst)(TB_rst))
      ((cpu_output)(TB_output))
    )
    (_use (_entity . microprocessor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_clk ~extieee.std_logic_1164.std_logic 1 25 (_architecture (_uni ))))
    (_signal (_internal TB_rst ~extieee.std_logic_1164.std_logic 1 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal TB_output ~std_logic_vector{15~downto~0}~132 1 27 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 1 33 (_process (_wait_for)(_target(0)))))
      (line__41(_architecture 1 1 41 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behv 2 -1
  )
)
V 000028 55 293 0 cfg_tb_mp
(_configuration VHDL (cfg_tb_mp 0 52 (TB_MP))
  (_version v35)
  (_time 1526496463571 2018.05.16 21:47:43)
  (_source (\./src/TB_mp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture behv
  )
)
V 000047 55 10275         1526496463617 struct
(_unit VHDL (datapath 0 15 (struct 0 37 ))
  (_version v35)
  (_time 1526496463616 2018.05.16 21:47:43)
  (_source (\./src/datapath.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526496168280)
    (_use )
  )
  (_component
    (smallmux
      (_object
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1316 0 41 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1318 0 42 (_entity (_in ))))
        (_port (_internal Sel ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 44 (_entity (_out ))))
      )
    )
    (reg_file
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal RFwe ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RFr1e ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RFr2e ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal RFwa ~std_logic_vector{3~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal RFr1a ~std_logic_vector{3~downto~0}~1322 0 55 (_entity (_in ))))
        (_port (_internal RFr2a ~std_logic_vector{3~downto~0}~1324 0 56 (_entity (_in ))))
        (_port (_internal RFw ~std_logic_vector{15~downto~0}~1326 0 57 (_entity (_in ))))
        (_port (_internal RFr1 ~std_logic_vector{15~downto~0}~1328 0 58 (_entity (_out ))))
        (_port (_internal RFr2 ~std_logic_vector{15~downto~0}~1330 0 59 (_entity (_out ))))
      )
    )
    (alu
      (_object
        (_port (_internal num_A ~std_logic_vector{15~downto~0}~1332 0 64 (_entity (_in ))))
        (_port (_internal num_B ~std_logic_vector{15~downto~0}~1334 0 65 (_entity (_in ))))
        (_port (_internal jpsign ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal ALUs ~std_logic_vector{1~downto~0}~1336 0 67 (_entity (_in ))))
        (_port (_internal ALUz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal ALUout ~std_logic_vector{15~downto~0}~1338 0 69 (_entity (_out ))))
      )
    )
    (obuf
      (_object
        (_port (_internal O_en ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal obuf_in ~std_logic_vector{15~downto~0}~1340 0 75 (_entity (_in ))))
        (_port (_internal obuf_out ~std_logic_vector{15~downto~0}~1342 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 85 (_component smallmux )
    (_port
      ((I0)(alu2memmux))
      ((I1)(mem_data))
      ((I2)(imm_data))
      ((Sel)(RFs_dp))
      ((O)(mux2rf))
    )
    (_use (_entity . smallmux)
    )
  )
  (_instantiation U2 0 87 (_component reg_file )
    (_port
      ((clock)(clock_dp))
      ((rst)(rst_dp))
      ((RFwe)(RFwe_dp))
      ((RFr1e)(RFr1e_dp))
      ((RFr2e)(RFr2e_dp))
      ((RFwa)(RFwa_dp))
      ((RFr1a)(RFr1a_dp))
      ((RFr2a)(RFr2a_dp))
      ((RFw)(mux2rf))
      ((RFr1)(rf2alu1))
      ((RFr2)(rf2alu2))
    )
    (_use (_entity . reg_file)
    )
  )
  (_instantiation U3 0 91 (_component alu )
    (_port
      ((num_A)(rf2alu1))
      ((num_B)(rf2alu2))
      ((jpsign)(jp_en))
      ((ALUs)(ALUs_dp))
      ((ALUz)(ALUz_dp))
      ((ALUout)(alu2memmux))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U4 0 93 (_component obuf )
    (_port
      ((O_en)(oe_dp))
      ((obuf_in)(mem_data))
      ((obuf_out)(bufout_dp))
    )
    (_use (_entity . obuf)
    )
  )
  (_object
    (_port (_internal clock_dp ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal rst_dp ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal imm_data ~std_logic_vector{15~downto~0}~12 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal mem_data ~std_logic_vector{15~downto~0}~122 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal RFs_dp ~std_logic_vector{1~downto~0}~12 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFwa_dp ~std_logic_vector{3~downto~0}~12 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr1a_dp ~std_logic_vector{3~downto~0}~124 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal RFr2a_dp ~std_logic_vector{3~downto~0}~126 0 23 (_entity (_in ))))
    (_port (_internal RFwe_dp ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
    (_port (_internal RFr1e_dp ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal RFr2e_dp ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal jp_en ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUs_dp ~std_logic_vector{1~downto~0}~128 0 28 (_entity (_in ))))
    (_port (_internal oe_dp ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal ALUz_dp ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RF1out_dp ~std_logic_vector{15~downto~0}~1210 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal ALUout_dp ~std_logic_vector{15~downto~0}~1212 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal bufout_dp ~std_logic_vector{15~downto~0}~1214 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1336 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal mux2rf ~std_logic_vector{15~downto~0}~1344 0 80 (_architecture (_uni ))))
    (_signal (_internal rf2alu1 ~std_logic_vector{15~downto~0}~1344 0 80 (_architecture (_uni ))))
    (_signal (_internal rf2alu2 ~std_logic_vector{15~downto~0}~1344 0 81 (_architecture (_uni ))))
    (_signal (_internal alu2memmux ~std_logic_vector{15~downto~0}~1344 0 81 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_assignment (_simple)(_alias((ALUout_dp)(alu2memmux)))(_target(16))(_sensitivity(21)))))
      (line__96(_architecture 1 0 96 (_assignment (_simple)(_alias((RF1out_dp)(rf2alu1)))(_target(15))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . struct 2 -1
  )
)
