strict digraph "" {
	node [label="\N"];
	"438:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7bca94aa90>",
		clk_sens=True,
		fillcolor=gold,
		label="438:AL",
		sens="['wb_clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ma_din', 'rf_din', 'wb_addr_i']"];
	"439:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7bca9515d0>",
		fillcolor=springgreen,
		label="439:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"438:AL" -> "439:IF"	 [cond="[]",
		lineno=None];
	"440:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7bca951650>",
		fillcolor=firebrick,
		label="440:NS
wb_data_o <= ma_din;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7bca951650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"439:IF" -> "440:NS"	 [cond="['wb_addr_i']",
		label="!((!wb_addr_i[17]))",
		lineno=439];
	"439:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7bca951810>",
		fillcolor=firebrick,
		label="439:NS
wb_data_o <= rf_din;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7bca951810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"439:IF" -> "439:NS"	 [cond="['wb_addr_i']",
		label="(!wb_addr_i[17])",
		lineno=439];
	"Leaf_438:AL"	 [def_var="['wb_data_o']",
		label="Leaf_438:AL"];
	"440:NS" -> "Leaf_438:AL"	 [cond="[]",
		lineno=None];
	"439:NS" -> "Leaf_438:AL"	 [cond="[]",
		lineno=None];
}
