{"status": "active", "external_homepage": "http://educpu.sourceforge.net", "developers": [{"url": "http://sourceforge.net/u/theosib/", "username": "theosib", "name": "Timothy Miller"}], "screenshots": [], "name": "EduCPU", "preferred_support_tool": "tickets", "preferred_support_url": "", "icon_url": null, "labels": ["cpu", "verilog", "microarchitecture"], "video_url": null, "private": false, "creation_date": "2014-07-23", "url": "http://sourceforge.net/p/educpu/", "socialnetworks": [{"accounturl": "", "socialnetwork": "Twitter"}, {"accounturl": null, "socialnetwork": "Facebook"}], "short_description": "This is a simple CPU design, written in Verilog, intended for educational purposes.  The objective is to provide a simulatable processor where the source code exposes concepts in CPU microarchitecture.", "moved_to_url": "", "shortname": "educpu", "_id": "53cfc7a885540d747402eeae", "tools": [{"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "blog", "name": "blog", "label": "Blog"}, {"sourceforge_group_id": 2289356, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "code", "name": "git", "label": "Code"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}], "summary": "Simple CPU for education", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 2 - Pre-Alpha", "shortname": "prealpha", "fullname": "2 - Pre-Alpha", "id": 8}], "topic": [{"fullpath": "Topic :: System :: Hardware", "shortname": "hardware", "fullname": "Hardware", "id": 146}, {"fullpath": "Topic :: Education", "shortname": "education", "fullname": "Education", "id": 71}], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: BSD License", "shortname": "bsd", "fullname": "BSD License", "id": 187}, {"fullpath": "License :: OSI-Approved Open Source :: MIT License", "shortname": "mit", "fullname": "MIT License", "id": 188}], "database": [], "environment": [], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "shortname": "scienceresearch", "fullname": "Science/Research", "id": 367}, {"fullpath": "Intended Audience :: by Industry or Sector :: Education", "shortname": "education", "fullname": "Education", "id": 360}], "translation": [], "os": []}}
