module mux(a,b,s,y);
input a,b,s;
output reg y;
always@(*)
begin
    if(s==1'b0)
        y=a;
    else 
        y=b;
end
endmodule

//testbench
module mux_tb;
reg a,b,s;
wire y;
mux m1(
    .s(s),
    .a(a),
    .b(b),
    .y(y)
);
initial
begin
    $display("s | a b | y");
    s=1'b0;a=1'b0;b=1'b1;#10;$display("%b | %b %b | %b",s,a,b,y);
    s=1'b1;a=1'b1;b=1'b1;#10;$display("%b | %b %b | %b",s,a,b,y);
    #10;
end
endmodule
