--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf RC5.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19647689825 paths analyzed, 10697 endpoints analyzed, 5295 failing endpoints
 5295 timing errors detected. (5295 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.590ns.
--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_2_25 (SLICE_X8Y58.CX), 14163885 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_2_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.450ns (Levels of Logic = 15)
  Clock Path Skew:      -0.105ns (0.580 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X3Y46.C6       net (fanout=262)      0.729   instruction<17>
    SLICE_X3Y46.C        Tilo                  0.097   IDecodePort/Reg_array_4<3>
                                                       IDecodePort/Mmux_read_data2_1011
    SLICE_X9Y56.D4       net (fanout=1)        0.784   IDecodePort/Mmux_read_data2_1011
    SLICE_X9Y56.CMUX     Topdc                 0.408   DMemoryPort/DMem_20<1>
                                                       IDecodePort/Mmux_read_data2_411
                                                       IDecodePort/Mmux_read_data2_2_f7_10
    SLICE_X13Y56.B6      net (fanout=149)      0.549   ReadData2<1>
    SLICE_X13Y56.B       Tilo                  0.097   DMemoryPort/DMem_122<3>
                                                       ALUPort/Mmux_B_input121
    SLICE_X13Y67.A2      net (fanout=56)       1.193   ALUPort/B_input<1>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X8Y58.CX       net (fanout=31)       0.962   Write_data<25>
    SLICE_X8Y58.CLK      Tdick                 0.007   IDecodePort/Reg_array_2<26>
                                                       IDecodePort/Reg_array_2_25
    -------------------------------------------------  ---------------------------
    Total                                     15.450ns (2.114ns logic, 13.336ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_2_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.423ns (Levels of Logic = 15)
  Clock Path Skew:      -0.105ns (0.580 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X4Y44.D6       net (fanout=262)      0.597   instruction<17>
    SLICE_X4Y44.D        Tilo                  0.097   IDecodePort/Reg_array_30<3>
                                                       IDecodePort/Mmux_read_data2_834
    SLICE_X9Y56.C4       net (fanout=1)        0.882   IDecodePort/Mmux_read_data2_834
    SLICE_X9Y56.CMUX     Tilo                  0.415   DMemoryPort/DMem_20<1>
                                                       IDecodePort/Mmux_read_data2_311
                                                       IDecodePort/Mmux_read_data2_2_f7_10
    SLICE_X13Y56.B6      net (fanout=149)      0.549   ReadData2<1>
    SLICE_X13Y56.B       Tilo                  0.097   DMemoryPort/DMem_122<3>
                                                       ALUPort/Mmux_B_input121
    SLICE_X13Y67.A2      net (fanout=56)       1.193   ALUPort/B_input<1>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X8Y58.CX       net (fanout=31)       0.962   Write_data<25>
    SLICE_X8Y58.CLK      Tdick                 0.007   IDecodePort/Reg_array_2<26>
                                                       IDecodePort/Reg_array_2_25
    -------------------------------------------------  ---------------------------
    Total                                     15.423ns (2.121ns logic, 13.302ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_2_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.401ns (Levels of Logic = 15)
  Clock Path Skew:      -0.105ns (0.580 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X3Y45.C5       net (fanout=262)      0.778   instruction<17>
    SLICE_X3Y45.C        Tilo                  0.097   IDecodePort/Reg_array_29<3>
                                                       IDecodePort/Mmux_read_data2_10
    SLICE_X9Y51.D4       net (fanout=1)        0.736   IDecodePort/Mmux_read_data2_10
    SLICE_X9Y51.CMUX     Topdc                 0.408   DMemoryPort/DMem_62<0>
                                                       IDecodePort/Mmux_read_data2_4
                                                       IDecodePort/Mmux_read_data2_2_f7
    SLICE_X13Y55.A6      net (fanout=141)      0.596   ReadData2<0>
    SLICE_X13Y55.A       Tilo                  0.097   DMemoryPort/DMem_120<3>
                                                       ALUPort/Mmux_B_input110
    SLICE_X13Y67.A1      net (fanout=62)       1.096   ALUPort/B_input<0>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X8Y58.CX       net (fanout=31)       0.962   Write_data<25>
    SLICE_X8Y58.CLK      Tdick                 0.007   IDecodePort/Reg_array_2<26>
                                                       IDecodePort/Reg_array_2_25
    -------------------------------------------------  ---------------------------
    Total                                     15.401ns (2.114ns logic, 13.287ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_26_25 (SLICE_X10Y59.CX), 14163885 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_26_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.367ns (Levels of Logic = 15)
  Clock Path Skew:      -0.104ns (0.581 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_26_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X3Y46.C6       net (fanout=262)      0.729   instruction<17>
    SLICE_X3Y46.C        Tilo                  0.097   IDecodePort/Reg_array_4<3>
                                                       IDecodePort/Mmux_read_data2_1011
    SLICE_X9Y56.D4       net (fanout=1)        0.784   IDecodePort/Mmux_read_data2_1011
    SLICE_X9Y56.CMUX     Topdc                 0.408   DMemoryPort/DMem_20<1>
                                                       IDecodePort/Mmux_read_data2_411
                                                       IDecodePort/Mmux_read_data2_2_f7_10
    SLICE_X13Y56.B6      net (fanout=149)      0.549   ReadData2<1>
    SLICE_X13Y56.B       Tilo                  0.097   DMemoryPort/DMem_122<3>
                                                       ALUPort/Mmux_B_input121
    SLICE_X13Y67.A2      net (fanout=56)       1.193   ALUPort/B_input<1>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X10Y59.CX      net (fanout=31)       0.879   Write_data<25>
    SLICE_X10Y59.CLK     Tdick                 0.007   IDecodePort/Reg_array_26<26>
                                                       IDecodePort/Reg_array_26_25
    -------------------------------------------------  ---------------------------
    Total                                     15.367ns (2.114ns logic, 13.253ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_26_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.340ns (Levels of Logic = 15)
  Clock Path Skew:      -0.104ns (0.581 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_26_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X4Y44.D6       net (fanout=262)      0.597   instruction<17>
    SLICE_X4Y44.D        Tilo                  0.097   IDecodePort/Reg_array_30<3>
                                                       IDecodePort/Mmux_read_data2_834
    SLICE_X9Y56.C4       net (fanout=1)        0.882   IDecodePort/Mmux_read_data2_834
    SLICE_X9Y56.CMUX     Tilo                  0.415   DMemoryPort/DMem_20<1>
                                                       IDecodePort/Mmux_read_data2_311
                                                       IDecodePort/Mmux_read_data2_2_f7_10
    SLICE_X13Y56.B6      net (fanout=149)      0.549   ReadData2<1>
    SLICE_X13Y56.B       Tilo                  0.097   DMemoryPort/DMem_122<3>
                                                       ALUPort/Mmux_B_input121
    SLICE_X13Y67.A2      net (fanout=56)       1.193   ALUPort/B_input<1>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X10Y59.CX      net (fanout=31)       0.879   Write_data<25>
    SLICE_X10Y59.CLK     Tdick                 0.007   IDecodePort/Reg_array_26<26>
                                                       IDecodePort/Reg_array_26_25
    -------------------------------------------------  ---------------------------
    Total                                     15.340ns (2.121ns logic, 13.219ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_26_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.318ns (Levels of Logic = 15)
  Clock Path Skew:      -0.104ns (0.581 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_26_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X3Y45.C5       net (fanout=262)      0.778   instruction<17>
    SLICE_X3Y45.C        Tilo                  0.097   IDecodePort/Reg_array_29<3>
                                                       IDecodePort/Mmux_read_data2_10
    SLICE_X9Y51.D4       net (fanout=1)        0.736   IDecodePort/Mmux_read_data2_10
    SLICE_X9Y51.CMUX     Topdc                 0.408   DMemoryPort/DMem_62<0>
                                                       IDecodePort/Mmux_read_data2_4
                                                       IDecodePort/Mmux_read_data2_2_f7
    SLICE_X13Y55.A6      net (fanout=141)      0.596   ReadData2<0>
    SLICE_X13Y55.A       Tilo                  0.097   DMemoryPort/DMem_120<3>
                                                       ALUPort/Mmux_B_input110
    SLICE_X13Y67.A1      net (fanout=62)       1.096   ALUPort/B_input<0>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X10Y59.CX      net (fanout=31)       0.879   Write_data<25>
    SLICE_X10Y59.CLK     Tdick                 0.007   IDecodePort/Reg_array_26<26>
                                                       IDecodePort/Reg_array_26_25
    -------------------------------------------------  ---------------------------
    Total                                     15.318ns (2.114ns logic, 13.204ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_27_25 (SLICE_X30Y76.CX), 14163885 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_27_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.190ns (Levels of Logic = 15)
  Clock Path Skew:      -0.123ns (0.562 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_27_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X3Y46.C6       net (fanout=262)      0.729   instruction<17>
    SLICE_X3Y46.C        Tilo                  0.097   IDecodePort/Reg_array_4<3>
                                                       IDecodePort/Mmux_read_data2_1011
    SLICE_X9Y56.D4       net (fanout=1)        0.784   IDecodePort/Mmux_read_data2_1011
    SLICE_X9Y56.CMUX     Topdc                 0.408   DMemoryPort/DMem_20<1>
                                                       IDecodePort/Mmux_read_data2_411
                                                       IDecodePort/Mmux_read_data2_2_f7_10
    SLICE_X13Y56.B6      net (fanout=149)      0.549   ReadData2<1>
    SLICE_X13Y56.B       Tilo                  0.097   DMemoryPort/DMem_122<3>
                                                       ALUPort/Mmux_B_input121
    SLICE_X13Y67.A2      net (fanout=56)       1.193   ALUPort/B_input<1>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X30Y76.CX      net (fanout=31)       0.702   Write_data<25>
    SLICE_X30Y76.CLK     Tdick                 0.007   IDecodePort/Reg_array_27<26>
                                                       IDecodePort/Reg_array_27_25
    -------------------------------------------------  ---------------------------
    Total                                     15.190ns (2.114ns logic, 13.076ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_27_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.163ns (Levels of Logic = 15)
  Clock Path Skew:      -0.123ns (0.562 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_27_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X4Y44.D6       net (fanout=262)      0.597   instruction<17>
    SLICE_X4Y44.D        Tilo                  0.097   IDecodePort/Reg_array_30<3>
                                                       IDecodePort/Mmux_read_data2_834
    SLICE_X9Y56.C4       net (fanout=1)        0.882   IDecodePort/Mmux_read_data2_834
    SLICE_X9Y56.CMUX     Tilo                  0.415   DMemoryPort/DMem_20<1>
                                                       IDecodePort/Mmux_read_data2_311
                                                       IDecodePort/Mmux_read_data2_2_f7_10
    SLICE_X13Y56.B6      net (fanout=149)      0.549   ReadData2<1>
    SLICE_X13Y56.B       Tilo                  0.097   DMemoryPort/DMem_122<3>
                                                       ALUPort/Mmux_B_input121
    SLICE_X13Y67.A2      net (fanout=56)       1.193   ALUPort/B_input<1>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X30Y76.CX      net (fanout=31)       0.702   Write_data<25>
    SLICE_X30Y76.CLK     Tdick                 0.007   IDecodePort/Reg_array_27<26>
                                                       IDecodePort/Reg_array_27_25
    -------------------------------------------------  ---------------------------
    Total                                     15.163ns (2.121ns logic, 13.042ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_5 (FF)
  Destination:          IDecodePort/Reg_array_27_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.141ns (Levels of Logic = 15)
  Clock Path Skew:      -0.123ns (0.562 - 0.685)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_5 to IDecodePort/Reg_array_27_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<6>
                                                       ControlUnitPort/NextPCSignal_5
    SLICE_X7Y42.A1       net (fanout=202)      1.356   ControlUnitPort/NextPCSignal<5>
    SLICE_X7Y42.A        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       SF1_SW3
    SLICE_X7Y42.B4       net (fanout=5)        0.799   N68
    SLICE_X7Y42.B        Tilo                  0.097   IFetchPort/Mram_Instruction1591218
                                                       IFetchPort/Mram_Instruction1591219
    SLICE_X5Y42.B4       net (fanout=1)        0.515   IFetchPort/Mram_Instruction1591218
    SLICE_X5Y42.B        Tilo                  0.097   N861
                                                       IFetchPort/Mram_Instruction1591223
    SLICE_X9Y44.A3       net (fanout=1)        0.729   IFetchPort/Mram_Instruction1591222
    SLICE_X9Y44.A        Tilo                  0.097   IDecodePort/Reg_array_26<3>
                                                       IFetchPort/Mram_Instruction1591235
    SLICE_X3Y45.C5       net (fanout=262)      0.778   instruction<17>
    SLICE_X3Y45.C        Tilo                  0.097   IDecodePort/Reg_array_29<3>
                                                       IDecodePort/Mmux_read_data2_10
    SLICE_X9Y51.D4       net (fanout=1)        0.736   IDecodePort/Mmux_read_data2_10
    SLICE_X9Y51.CMUX     Topdc                 0.408   DMemoryPort/DMem_62<0>
                                                       IDecodePort/Mmux_read_data2_4
                                                       IDecodePort/Mmux_read_data2_2_f7
    SLICE_X13Y55.A6      net (fanout=141)      0.596   ReadData2<0>
    SLICE_X13Y55.A       Tilo                  0.097   DMemoryPort/DMem_120<3>
                                                       ALUPort/Mmux_B_input110
    SLICE_X13Y67.A1      net (fanout=62)       1.096   ALUPort/B_input<0>
    SLICE_X13Y67.A       Tilo                  0.097   IDecodePort/Reg_array_8<23>
                                                       ALUPort/Sh1241
    SLICE_X10Y54.B3      net (fanout=6)        0.923   ALUPort/Sh124
    SLICE_X10Y54.B       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Sh1441
    SLICE_X10Y54.A4      net (fanout=2)        0.327   ALUPort/Sh144
    SLICE_X10Y54.A       Tilo                  0.097   ALUPort/Sh144
                                                       ALUPort/Mmux_ALU_output17
    SLICE_X33Y52.A6      net (fanout=1)        0.639   ALUPort/Mmux_ALU_output15
    SLICE_X33Y52.A       Tilo                  0.097   DMemoryPort/mux28_12
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X33Y84.B5      net (fanout=1153)     1.457   ALUResult<0>
    SLICE_X33Y84.B       Tilo                  0.097   DMemoryPort/DMem_63<27>
                                                       DMemoryPort/mux17_16
    SLICE_X33Y65.B4      net (fanout=1)        1.030   DMemoryPort/mux17_16
    SLICE_X33Y65.B       Tilo                  0.097   DMemoryPort/DMem_95<27>
                                                       DMemoryPort/mux17_10
    SLICE_X33Y79.A5      net (fanout=1)        0.698   DMemoryPort/mux17_10
    SLICE_X33Y79.A       Tilo                  0.097   DMemoryPort/DMem_28<27>
                                                       DMemoryPort/mux17_4
    SLICE_X13Y76.B5      net (fanout=1)        0.646   DMemoryPort/mux17_4
    SLICE_X13Y76.B       Tilo                  0.097   IDecodePort/Reg_array_11<27>
                                                       Mmux_Write_data188
    SLICE_X30Y76.CX      net (fanout=31)       0.702   Write_data<25>
    SLICE_X30Y76.CLK     Tdick                 0.007   IDecodePort/Reg_array_27<26>
                                                       IDecodePort/Reg_array_27_25
    -------------------------------------------------  ---------------------------
    Total                                     15.141ns (2.114ns logic, 13.027ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Val_3 (SLICE_X2Y80.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_2 (FF)
  Destination:          Val_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_2 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y80.BMUX     Tshcko                0.202   Val<3>
                                                       Val_2
    SLICE_X2Y80.C5       net (fanout=14)       0.137   Val<2>
    SLICE_X2Y80.CLK      Tah         (-Th)     0.083   Val<3>
                                                       Mcount_Val_xor<3>11
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.119ns logic, 0.137ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Val_2 (SLICE_X2Y80.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_0 (FF)
  Destination:          Val_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_0 to Val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y80.AQ       Tcko                  0.164   Val<3>
                                                       Val_0
    SLICE_X2Y80.B3       net (fanout=14)       0.194   Val<0>
    SLICE_X2Y80.CLK      Tah         (-Th)     0.088   Val<3>
                                                       Mcount_Val_xor<2>11
                                                       Val_2
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.076ns logic, 0.194ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point Val_1 (SLICE_X2Y80.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_0 (FF)
  Destination:          Val_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_0 to Val_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y80.AQ       Tcko                  0.164   Val<3>
                                                       Val_0
    SLICE_X2Y80.B3       net (fanout=14)       0.194   Val<0>
    SLICE_X2Y80.CLK      Tah         (-Th)     0.076   Val<3>
                                                       Mcount_Val_xor<1>11
                                                       Val_1
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.088ns logic, 0.194ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X3Y79.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X3Y79.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   15.590|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 5295  Score: 16553133  (Setup/Max: 16553133, Hold: 0)

Constraints cover 19647689825 paths, 0 nets, and 25487 connections

Design statistics:
   Minimum period:  15.590ns{1}   (Maximum frequency:  64.144MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 14:01:35 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 666 MB



