$date
	Mon Dec 16 18:47:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Sumador1Bit_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$var wire 1 & a_ab $end
$var wire 1 ' cout_t $end
$var wire 1 ( x_ab $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1%
#20000
1(
0%
1$
#30000
1"
1'
0!
1%
#40000
0"
0'
1!
0%
0$
1#
#50000
1"
1'
0!
1%
#60000
0'
0(
1&
0%
1$
#70000
1!
1%
#80000
