--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    3.182(R)|    0.972(R)|clk               |   0.000|
flashData<0> |   -0.109(R)|    3.611(R)|clk               |   0.000|
flashData<1> |   -0.311(R)|    3.773(R)|clk               |   0.000|
flashData<2> |    0.327(R)|    3.265(R)|clk               |   0.000|
flashData<3> |    0.287(R)|    3.297(R)|clk               |   0.000|
flashData<4> |    0.355(R)|    3.241(R)|clk               |   0.000|
flashData<5> |    0.995(R)|    2.729(R)|clk               |   0.000|
flashData<6> |    0.223(R)|    3.348(R)|clk               |   0.000|
flashData<7> |   -0.022(R)|    3.542(R)|clk               |   0.000|
flashData<8> |   -0.652(R)|    4.048(R)|clk               |   0.000|
flashData<9> |    0.362(R)|    3.237(R)|clk               |   0.000|
flashData<10>|   -0.034(R)|    3.552(R)|clk               |   0.000|
flashData<11>|    0.067(R)|    3.471(R)|clk               |   0.000|
flashData<12>|    0.684(R)|    2.980(R)|clk               |   0.000|
flashData<13>|    0.647(R)|    3.009(R)|clk               |   0.000|
flashData<14>|    0.662(R)|    2.994(R)|clk               |   0.000|
flashData<15>|    0.767(R)|    2.910(R)|clk               |   0.000|
ram1Data<0>  |    1.230(R)|    2.532(R)|clk               |   0.000|
ram1Data<1>  |    0.901(R)|    2.796(R)|clk               |   0.000|
ram1Data<2>  |   -0.077(R)|    3.594(R)|clk               |   0.000|
ram1Data<3>  |   -0.149(R)|    3.658(R)|clk               |   0.000|
ram1Data<4>  |   -0.312(R)|    3.782(R)|clk               |   0.000|
ram1Data<5>  |   -0.787(R)|    4.162(R)|clk               |   0.000|
ram1Data<6>  |   -0.304(R)|    3.756(R)|clk               |   0.000|
ram1Data<7>  |   -0.428(R)|    3.874(R)|clk               |   0.000|
ram2Data<0>  |    1.166(R)|    3.874(R)|clk               |   0.000|
ram2Data<1>  |    0.856(R)|    3.478(R)|clk               |   0.000|
ram2Data<2>  |   -0.354(R)|    3.965(R)|clk               |   0.000|
ram2Data<3>  |    0.046(R)|    3.548(R)|clk               |   0.000|
ram2Data<4>  |   -0.169(R)|    4.031(R)|clk               |   0.000|
ram2Data<5>  |   -0.823(R)|    4.496(R)|clk               |   0.000|
ram2Data<6>  |    0.133(R)|    4.269(R)|clk               |   0.000|
ram2Data<7>  |   -0.030(R)|    3.908(R)|clk               |   0.000|
ram2Data<8>  |   -1.503(R)|    5.040(R)|clk               |   0.000|
ram2Data<9>  |   -1.256(R)|    4.847(R)|clk               |   0.000|
ram2Data<10> |   -1.130(R)|    4.540(R)|clk               |   0.000|
ram2Data<11> |   -0.928(R)|    4.437(R)|clk               |   0.000|
ram2Data<12> |   -1.213(R)|    5.068(R)|clk               |   0.000|
ram2Data<13> |   -1.151(R)|    4.664(R)|clk               |   0.000|
ram2Data<14> |   -0.886(R)|    4.295(R)|clk               |   0.000|
ram2Data<15> |   -1.120(R)|    4.828(R)|clk               |   0.000|
tbre         |    2.097(R)|    1.839(R)|clk               |   0.000|
tsre         |    3.236(R)|    0.927(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.777(R)|    1.611(R)|clk               |   0.000|
flashData<0> |   -1.514(R)|    4.250(R)|clk               |   0.000|
flashData<1> |   -1.716(R)|    4.412(R)|clk               |   0.000|
flashData<2> |   -1.078(R)|    3.904(R)|clk               |   0.000|
flashData<3> |   -1.118(R)|    3.936(R)|clk               |   0.000|
flashData<4> |   -1.050(R)|    3.880(R)|clk               |   0.000|
flashData<5> |   -0.410(R)|    3.368(R)|clk               |   0.000|
flashData<6> |   -1.182(R)|    3.987(R)|clk               |   0.000|
flashData<7> |   -1.427(R)|    4.181(R)|clk               |   0.000|
flashData<8> |   -2.057(R)|    4.687(R)|clk               |   0.000|
flashData<9> |   -1.043(R)|    3.876(R)|clk               |   0.000|
flashData<10>|   -1.439(R)|    4.191(R)|clk               |   0.000|
flashData<11>|   -1.338(R)|    4.110(R)|clk               |   0.000|
flashData<12>|   -0.721(R)|    3.619(R)|clk               |   0.000|
flashData<13>|   -0.758(R)|    3.648(R)|clk               |   0.000|
flashData<14>|   -0.743(R)|    3.633(R)|clk               |   0.000|
flashData<15>|   -0.638(R)|    3.549(R)|clk               |   0.000|
ram1Data<0>  |   -0.175(R)|    3.171(R)|clk               |   0.000|
ram1Data<1>  |   -0.504(R)|    3.435(R)|clk               |   0.000|
ram1Data<2>  |   -1.482(R)|    4.233(R)|clk               |   0.000|
ram1Data<3>  |   -1.554(R)|    4.297(R)|clk               |   0.000|
ram1Data<4>  |   -1.717(R)|    4.421(R)|clk               |   0.000|
ram1Data<5>  |   -2.192(R)|    4.801(R)|clk               |   0.000|
ram1Data<6>  |   -1.709(R)|    4.395(R)|clk               |   0.000|
ram1Data<7>  |   -1.833(R)|    4.513(R)|clk               |   0.000|
ram2Data<0>  |   -0.239(R)|    4.513(R)|clk               |   0.000|
ram2Data<1>  |   -0.549(R)|    4.117(R)|clk               |   0.000|
ram2Data<2>  |   -1.759(R)|    4.604(R)|clk               |   0.000|
ram2Data<3>  |   -1.359(R)|    4.187(R)|clk               |   0.000|
ram2Data<4>  |   -1.574(R)|    4.670(R)|clk               |   0.000|
ram2Data<5>  |   -2.228(R)|    5.135(R)|clk               |   0.000|
ram2Data<6>  |   -1.272(R)|    4.908(R)|clk               |   0.000|
ram2Data<7>  |   -1.435(R)|    4.547(R)|clk               |   0.000|
ram2Data<8>  |   -2.908(R)|    5.679(R)|clk               |   0.000|
ram2Data<9>  |   -2.661(R)|    5.486(R)|clk               |   0.000|
ram2Data<10> |   -2.535(R)|    5.179(R)|clk               |   0.000|
ram2Data<11> |   -2.333(R)|    5.076(R)|clk               |   0.000|
ram2Data<12> |   -2.618(R)|    5.707(R)|clk               |   0.000|
ram2Data<13> |   -2.556(R)|    5.303(R)|clk               |   0.000|
ram2Data<14> |   -2.291(R)|    4.934(R)|clk               |   0.000|
ram2Data<15> |   -2.525(R)|    5.467(R)|clk               |   0.000|
tbre         |    0.692(R)|    2.478(R)|clk               |   0.000|
tsre         |    1.831(R)|    1.566(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.777(R)|    1.611(R)|clk               |   0.000|
flashData<0> |   -1.514(R)|    4.250(R)|clk               |   0.000|
flashData<1> |   -1.716(R)|    4.412(R)|clk               |   0.000|
flashData<2> |   -1.078(R)|    3.904(R)|clk               |   0.000|
flashData<3> |   -1.118(R)|    3.936(R)|clk               |   0.000|
flashData<4> |   -1.050(R)|    3.880(R)|clk               |   0.000|
flashData<5> |   -0.410(R)|    3.368(R)|clk               |   0.000|
flashData<6> |   -1.182(R)|    3.987(R)|clk               |   0.000|
flashData<7> |   -1.427(R)|    4.181(R)|clk               |   0.000|
flashData<8> |   -2.057(R)|    4.687(R)|clk               |   0.000|
flashData<9> |   -1.043(R)|    3.876(R)|clk               |   0.000|
flashData<10>|   -1.439(R)|    4.191(R)|clk               |   0.000|
flashData<11>|   -1.338(R)|    4.110(R)|clk               |   0.000|
flashData<12>|   -0.721(R)|    3.619(R)|clk               |   0.000|
flashData<13>|   -0.758(R)|    3.648(R)|clk               |   0.000|
flashData<14>|   -0.743(R)|    3.633(R)|clk               |   0.000|
flashData<15>|   -0.638(R)|    3.549(R)|clk               |   0.000|
ram1Data<0>  |   -0.175(R)|    3.171(R)|clk               |   0.000|
ram1Data<1>  |   -0.504(R)|    3.435(R)|clk               |   0.000|
ram1Data<2>  |   -1.482(R)|    4.233(R)|clk               |   0.000|
ram1Data<3>  |   -1.554(R)|    4.297(R)|clk               |   0.000|
ram1Data<4>  |   -1.717(R)|    4.421(R)|clk               |   0.000|
ram1Data<5>  |   -2.192(R)|    4.801(R)|clk               |   0.000|
ram1Data<6>  |   -1.709(R)|    4.395(R)|clk               |   0.000|
ram1Data<7>  |   -1.833(R)|    4.513(R)|clk               |   0.000|
ram2Data<0>  |   -0.239(R)|    4.513(R)|clk               |   0.000|
ram2Data<1>  |   -0.549(R)|    4.117(R)|clk               |   0.000|
ram2Data<2>  |   -1.759(R)|    4.604(R)|clk               |   0.000|
ram2Data<3>  |   -1.359(R)|    4.187(R)|clk               |   0.000|
ram2Data<4>  |   -1.574(R)|    4.670(R)|clk               |   0.000|
ram2Data<5>  |   -2.228(R)|    5.135(R)|clk               |   0.000|
ram2Data<6>  |   -1.272(R)|    4.908(R)|clk               |   0.000|
ram2Data<7>  |   -1.435(R)|    4.547(R)|clk               |   0.000|
ram2Data<8>  |   -2.908(R)|    5.679(R)|clk               |   0.000|
ram2Data<9>  |   -2.661(R)|    5.486(R)|clk               |   0.000|
ram2Data<10> |   -2.535(R)|    5.179(R)|clk               |   0.000|
ram2Data<11> |   -2.333(R)|    5.076(R)|clk               |   0.000|
ram2Data<12> |   -2.618(R)|    5.707(R)|clk               |   0.000|
ram2Data<13> |   -2.556(R)|    5.303(R)|clk               |   0.000|
ram2Data<14> |   -2.291(R)|    4.934(R)|clk               |   0.000|
ram2Data<15> |   -2.525(R)|    5.467(R)|clk               |   0.000|
tbre         |    0.692(R)|    2.478(R)|clk               |   0.000|
tsre         |    1.831(R)|    1.566(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.082(R)|    2.480(R)|clk               |   0.000|
flashData<0> |   -2.209(R)|    5.119(R)|clk               |   0.000|
flashData<1> |   -2.411(R)|    5.281(R)|clk               |   0.000|
flashData<2> |   -1.773(R)|    4.773(R)|clk               |   0.000|
flashData<3> |   -1.813(R)|    4.805(R)|clk               |   0.000|
flashData<4> |   -1.745(R)|    4.749(R)|clk               |   0.000|
flashData<5> |   -1.105(R)|    4.237(R)|clk               |   0.000|
flashData<6> |   -1.877(R)|    4.856(R)|clk               |   0.000|
flashData<7> |   -2.122(R)|    5.050(R)|clk               |   0.000|
flashData<8> |   -2.752(R)|    5.556(R)|clk               |   0.000|
flashData<9> |   -1.738(R)|    4.745(R)|clk               |   0.000|
flashData<10>|   -2.134(R)|    5.060(R)|clk               |   0.000|
flashData<11>|   -2.033(R)|    4.979(R)|clk               |   0.000|
flashData<12>|   -1.416(R)|    4.488(R)|clk               |   0.000|
flashData<13>|   -1.453(R)|    4.517(R)|clk               |   0.000|
flashData<14>|   -1.438(R)|    4.502(R)|clk               |   0.000|
flashData<15>|   -1.333(R)|    4.418(R)|clk               |   0.000|
ram1Data<0>  |   -0.870(R)|    4.040(R)|clk               |   0.000|
ram1Data<1>  |   -1.199(R)|    4.304(R)|clk               |   0.000|
ram1Data<2>  |   -2.177(R)|    5.102(R)|clk               |   0.000|
ram1Data<3>  |   -2.249(R)|    5.166(R)|clk               |   0.000|
ram1Data<4>  |   -2.412(R)|    5.290(R)|clk               |   0.000|
ram1Data<5>  |   -2.887(R)|    5.670(R)|clk               |   0.000|
ram1Data<6>  |   -2.404(R)|    5.264(R)|clk               |   0.000|
ram1Data<7>  |   -2.528(R)|    5.382(R)|clk               |   0.000|
ram2Data<0>  |   -0.934(R)|    5.382(R)|clk               |   0.000|
ram2Data<1>  |   -1.244(R)|    4.986(R)|clk               |   0.000|
ram2Data<2>  |   -2.454(R)|    5.473(R)|clk               |   0.000|
ram2Data<3>  |   -2.054(R)|    5.056(R)|clk               |   0.000|
ram2Data<4>  |   -2.269(R)|    5.539(R)|clk               |   0.000|
ram2Data<5>  |   -2.923(R)|    6.004(R)|clk               |   0.000|
ram2Data<6>  |   -1.967(R)|    5.777(R)|clk               |   0.000|
ram2Data<7>  |   -2.130(R)|    5.416(R)|clk               |   0.000|
ram2Data<8>  |   -3.603(R)|    6.548(R)|clk               |   0.000|
ram2Data<9>  |   -3.356(R)|    6.355(R)|clk               |   0.000|
ram2Data<10> |   -3.230(R)|    6.048(R)|clk               |   0.000|
ram2Data<11> |   -3.028(R)|    5.945(R)|clk               |   0.000|
ram2Data<12> |   -3.313(R)|    6.576(R)|clk               |   0.000|
ram2Data<13> |   -3.251(R)|    6.172(R)|clk               |   0.000|
ram2Data<14> |   -2.986(R)|    5.803(R)|clk               |   0.000|
ram2Data<15> |   -3.220(R)|    6.336(R)|clk               |   0.000|
tbre         |   -0.003(R)|    3.347(R)|clk               |   0.000|
tsre         |    1.136(R)|    2.435(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.272(R)|clk               |   0.000|
digit1<1>    |   15.918(R)|clk               |   0.000|
digit1<2>    |   16.330(R)|clk               |   0.000|
digit1<3>    |   16.752(R)|clk               |   0.000|
digit1<4>    |   16.584(R)|clk               |   0.000|
digit1<5>    |   16.507(R)|clk               |   0.000|
digit1<6>    |   15.869(R)|clk               |   0.000|
digit2<0>    |   17.256(R)|clk               |   0.000|
digit2<1>    |   15.712(R)|clk               |   0.000|
digit2<2>    |   17.147(R)|clk               |   0.000|
digit2<3>    |   16.130(R)|clk               |   0.000|
digit2<4>    |   16.707(R)|clk               |   0.000|
digit2<5>    |   16.478(R)|clk               |   0.000|
digit2<6>    |   16.885(R)|clk               |   0.000|
flashAddr<1> |   13.342(R)|clk               |   0.000|
flashAddr<2> |   13.464(R)|clk               |   0.000|
flashAddr<3> |   14.548(R)|clk               |   0.000|
flashAddr<4> |   13.342(R)|clk               |   0.000|
flashAddr<5> |   13.621(R)|clk               |   0.000|
flashAddr<6> |   13.945(R)|clk               |   0.000|
flashAddr<7> |   13.211(R)|clk               |   0.000|
flashAddr<8> |   12.933(R)|clk               |   0.000|
flashAddr<9> |   13.049(R)|clk               |   0.000|
flashAddr<10>|   12.989(R)|clk               |   0.000|
flashAddr<11>|   12.482(R)|clk               |   0.000|
flashAddr<12>|   12.750(R)|clk               |   0.000|
flashAddr<13>|   13.657(R)|clk               |   0.000|
flashAddr<14>|   13.297(R)|clk               |   0.000|
flashAddr<15>|   13.340(R)|clk               |   0.000|
flashAddr<16>|   13.319(R)|clk               |   0.000|
flashCe      |   14.736(R)|clk               |   0.000|
flashData<0> |   14.097(R)|clk               |   0.000|
flashData<1> |   14.892(R)|clk               |   0.000|
flashData<2> |   15.141(R)|clk               |   0.000|
flashData<3> |   14.332(R)|clk               |   0.000|
flashData<4> |   14.881(R)|clk               |   0.000|
flashData<5> |   14.852(R)|clk               |   0.000|
flashData<6> |   14.617(R)|clk               |   0.000|
flashData<7> |   14.594(R)|clk               |   0.000|
flashData<8> |   14.346(R)|clk               |   0.000|
flashData<9> |   14.332(R)|clk               |   0.000|
flashData<10>|   15.136(R)|clk               |   0.000|
flashData<11>|   15.135(R)|clk               |   0.000|
flashData<12>|   15.388(R)|clk               |   0.000|
flashData<13>|   15.392(R)|clk               |   0.000|
flashData<14>|   15.636(R)|clk               |   0.000|
flashData<15>|   15.641(R)|clk               |   0.000|
flashOe      |   14.357(R)|clk               |   0.000|
flashWe      |   14.826(R)|clk               |   0.000|
led<9>       |   15.884(R)|clk               |   0.000|
led<10>      |   16.133(R)|clk               |   0.000|
led<11>      |   18.890(R)|clk               |   0.000|
led<12>      |   16.306(R)|clk               |   0.000|
led<13>      |   15.398(R)|clk               |   0.000|
led<14>      |   15.485(R)|clk               |   0.000|
led<15>      |   14.466(R)|clk               |   0.000|
ram1Data<0>  |   14.216(R)|clk               |   0.000|
ram1Data<1>  |   13.522(R)|clk               |   0.000|
ram1Data<2>  |   13.034(R)|clk               |   0.000|
ram1Data<3>  |   13.041(R)|clk               |   0.000|
ram1Data<4>  |   13.030(R)|clk               |   0.000|
ram1Data<5>  |   13.224(R)|clk               |   0.000|
ram1Data<6>  |   12.815(R)|clk               |   0.000|
ram1Data<7>  |   12.675(R)|clk               |   0.000|
ram2Addr<0>  |   14.266(R)|clk               |   0.000|
ram2Addr<1>  |   13.851(R)|clk               |   0.000|
ram2Addr<2>  |   13.994(R)|clk               |   0.000|
ram2Addr<3>  |   13.858(R)|clk               |   0.000|
ram2Addr<4>  |   13.928(R)|clk               |   0.000|
ram2Addr<5>  |   12.855(R)|clk               |   0.000|
ram2Addr<6>  |   14.774(R)|clk               |   0.000|
ram2Addr<7>  |   14.252(R)|clk               |   0.000|
ram2Addr<8>  |   14.055(R)|clk               |   0.000|
ram2Addr<9>  |   13.841(R)|clk               |   0.000|
ram2Addr<10> |   14.242(R)|clk               |   0.000|
ram2Addr<11> |   14.704(R)|clk               |   0.000|
ram2Addr<12> |   14.154(R)|clk               |   0.000|
ram2Addr<13> |   13.348(R)|clk               |   0.000|
ram2Addr<14> |   13.489(R)|clk               |   0.000|
ram2Addr<15> |   13.230(R)|clk               |   0.000|
ram2Data<0>  |   14.217(R)|clk               |   0.000|
ram2Data<1>  |   14.563(R)|clk               |   0.000|
ram2Data<2>  |   14.592(R)|clk               |   0.000|
ram2Data<3>  |   14.299(R)|clk               |   0.000|
ram2Data<4>  |   14.120(R)|clk               |   0.000|
ram2Data<5>  |   14.805(R)|clk               |   0.000|
ram2Data<6>  |   15.119(R)|clk               |   0.000|
ram2Data<7>  |   14.392(R)|clk               |   0.000|
ram2Data<8>  |   14.030(R)|clk               |   0.000|
ram2Data<9>  |   13.759(R)|clk               |   0.000|
ram2Data<10> |   14.550(R)|clk               |   0.000|
ram2Data<11> |   15.198(R)|clk               |   0.000|
ram2Data<12> |   13.780(R)|clk               |   0.000|
ram2Data<13> |   13.454(R)|clk               |   0.000|
ram2Data<14> |   14.773(R)|clk               |   0.000|
ram2Data<15> |   13.556(R)|clk               |   0.000|
ram2Oe       |   14.251(R)|clk               |   0.000|
ram2We       |   12.757(R)|clk               |   0.000|
rdn          |   16.477(R)|clk               |   0.000|
wrn          |   14.399(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.911(R)|clk               |   0.000|
digit1<1>    |   16.557(R)|clk               |   0.000|
digit1<2>    |   16.969(R)|clk               |   0.000|
digit1<3>    |   17.391(R)|clk               |   0.000|
digit1<4>    |   17.223(R)|clk               |   0.000|
digit1<5>    |   17.146(R)|clk               |   0.000|
digit1<6>    |   16.508(R)|clk               |   0.000|
digit2<0>    |   17.895(R)|clk               |   0.000|
digit2<1>    |   16.351(R)|clk               |   0.000|
digit2<2>    |   17.786(R)|clk               |   0.000|
digit2<3>    |   16.769(R)|clk               |   0.000|
digit2<4>    |   17.346(R)|clk               |   0.000|
digit2<5>    |   17.117(R)|clk               |   0.000|
digit2<6>    |   17.524(R)|clk               |   0.000|
flashAddr<1> |   13.981(R)|clk               |   0.000|
flashAddr<2> |   14.103(R)|clk               |   0.000|
flashAddr<3> |   15.187(R)|clk               |   0.000|
flashAddr<4> |   13.981(R)|clk               |   0.000|
flashAddr<5> |   14.260(R)|clk               |   0.000|
flashAddr<6> |   14.584(R)|clk               |   0.000|
flashAddr<7> |   13.850(R)|clk               |   0.000|
flashAddr<8> |   13.572(R)|clk               |   0.000|
flashAddr<9> |   13.688(R)|clk               |   0.000|
flashAddr<10>|   13.628(R)|clk               |   0.000|
flashAddr<11>|   13.121(R)|clk               |   0.000|
flashAddr<12>|   13.389(R)|clk               |   0.000|
flashAddr<13>|   14.296(R)|clk               |   0.000|
flashAddr<14>|   13.936(R)|clk               |   0.000|
flashAddr<15>|   13.979(R)|clk               |   0.000|
flashAddr<16>|   13.958(R)|clk               |   0.000|
flashCe      |   15.375(R)|clk               |   0.000|
flashData<0> |   14.736(R)|clk               |   0.000|
flashData<1> |   15.531(R)|clk               |   0.000|
flashData<2> |   15.780(R)|clk               |   0.000|
flashData<3> |   14.971(R)|clk               |   0.000|
flashData<4> |   15.520(R)|clk               |   0.000|
flashData<5> |   15.491(R)|clk               |   0.000|
flashData<6> |   15.256(R)|clk               |   0.000|
flashData<7> |   15.233(R)|clk               |   0.000|
flashData<8> |   14.985(R)|clk               |   0.000|
flashData<9> |   14.971(R)|clk               |   0.000|
flashData<10>|   15.775(R)|clk               |   0.000|
flashData<11>|   15.774(R)|clk               |   0.000|
flashData<12>|   16.027(R)|clk               |   0.000|
flashData<13>|   16.031(R)|clk               |   0.000|
flashData<14>|   16.275(R)|clk               |   0.000|
flashData<15>|   16.280(R)|clk               |   0.000|
flashOe      |   14.996(R)|clk               |   0.000|
flashWe      |   15.465(R)|clk               |   0.000|
led<9>       |   16.523(R)|clk               |   0.000|
led<10>      |   16.772(R)|clk               |   0.000|
led<11>      |   19.529(R)|clk               |   0.000|
led<12>      |   16.945(R)|clk               |   0.000|
led<13>      |   16.037(R)|clk               |   0.000|
led<14>      |   16.124(R)|clk               |   0.000|
led<15>      |   15.105(R)|clk               |   0.000|
ram1Data<0>  |   14.855(R)|clk               |   0.000|
ram1Data<1>  |   14.161(R)|clk               |   0.000|
ram1Data<2>  |   13.673(R)|clk               |   0.000|
ram1Data<3>  |   13.680(R)|clk               |   0.000|
ram1Data<4>  |   13.669(R)|clk               |   0.000|
ram1Data<5>  |   13.863(R)|clk               |   0.000|
ram1Data<6>  |   13.454(R)|clk               |   0.000|
ram1Data<7>  |   13.314(R)|clk               |   0.000|
ram2Addr<0>  |   14.905(R)|clk               |   0.000|
ram2Addr<1>  |   14.490(R)|clk               |   0.000|
ram2Addr<2>  |   14.633(R)|clk               |   0.000|
ram2Addr<3>  |   14.497(R)|clk               |   0.000|
ram2Addr<4>  |   14.567(R)|clk               |   0.000|
ram2Addr<5>  |   13.494(R)|clk               |   0.000|
ram2Addr<6>  |   15.413(R)|clk               |   0.000|
ram2Addr<7>  |   14.891(R)|clk               |   0.000|
ram2Addr<8>  |   14.694(R)|clk               |   0.000|
ram2Addr<9>  |   14.480(R)|clk               |   0.000|
ram2Addr<10> |   14.881(R)|clk               |   0.000|
ram2Addr<11> |   15.343(R)|clk               |   0.000|
ram2Addr<12> |   14.793(R)|clk               |   0.000|
ram2Addr<13> |   13.987(R)|clk               |   0.000|
ram2Addr<14> |   14.128(R)|clk               |   0.000|
ram2Addr<15> |   13.869(R)|clk               |   0.000|
ram2Data<0>  |   14.856(R)|clk               |   0.000|
ram2Data<1>  |   15.202(R)|clk               |   0.000|
ram2Data<2>  |   15.231(R)|clk               |   0.000|
ram2Data<3>  |   14.938(R)|clk               |   0.000|
ram2Data<4>  |   14.759(R)|clk               |   0.000|
ram2Data<5>  |   15.444(R)|clk               |   0.000|
ram2Data<6>  |   15.758(R)|clk               |   0.000|
ram2Data<7>  |   15.031(R)|clk               |   0.000|
ram2Data<8>  |   14.669(R)|clk               |   0.000|
ram2Data<9>  |   14.398(R)|clk               |   0.000|
ram2Data<10> |   15.189(R)|clk               |   0.000|
ram2Data<11> |   15.837(R)|clk               |   0.000|
ram2Data<12> |   14.419(R)|clk               |   0.000|
ram2Data<13> |   14.093(R)|clk               |   0.000|
ram2Data<14> |   15.412(R)|clk               |   0.000|
ram2Data<15> |   14.195(R)|clk               |   0.000|
ram2Oe       |   14.890(R)|clk               |   0.000|
ram2We       |   13.396(R)|clk               |   0.000|
rdn          |   17.116(R)|clk               |   0.000|
wrn          |   15.038(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.911(R)|clk               |   0.000|
digit1<1>    |   16.557(R)|clk               |   0.000|
digit1<2>    |   16.969(R)|clk               |   0.000|
digit1<3>    |   17.391(R)|clk               |   0.000|
digit1<4>    |   17.223(R)|clk               |   0.000|
digit1<5>    |   17.146(R)|clk               |   0.000|
digit1<6>    |   16.508(R)|clk               |   0.000|
digit2<0>    |   17.895(R)|clk               |   0.000|
digit2<1>    |   16.351(R)|clk               |   0.000|
digit2<2>    |   17.786(R)|clk               |   0.000|
digit2<3>    |   16.769(R)|clk               |   0.000|
digit2<4>    |   17.346(R)|clk               |   0.000|
digit2<5>    |   17.117(R)|clk               |   0.000|
digit2<6>    |   17.524(R)|clk               |   0.000|
flashAddr<1> |   13.981(R)|clk               |   0.000|
flashAddr<2> |   14.103(R)|clk               |   0.000|
flashAddr<3> |   15.187(R)|clk               |   0.000|
flashAddr<4> |   13.981(R)|clk               |   0.000|
flashAddr<5> |   14.260(R)|clk               |   0.000|
flashAddr<6> |   14.584(R)|clk               |   0.000|
flashAddr<7> |   13.850(R)|clk               |   0.000|
flashAddr<8> |   13.572(R)|clk               |   0.000|
flashAddr<9> |   13.688(R)|clk               |   0.000|
flashAddr<10>|   13.628(R)|clk               |   0.000|
flashAddr<11>|   13.121(R)|clk               |   0.000|
flashAddr<12>|   13.389(R)|clk               |   0.000|
flashAddr<13>|   14.296(R)|clk               |   0.000|
flashAddr<14>|   13.936(R)|clk               |   0.000|
flashAddr<15>|   13.979(R)|clk               |   0.000|
flashAddr<16>|   13.958(R)|clk               |   0.000|
flashCe      |   15.375(R)|clk               |   0.000|
flashData<0> |   14.736(R)|clk               |   0.000|
flashData<1> |   15.531(R)|clk               |   0.000|
flashData<2> |   15.780(R)|clk               |   0.000|
flashData<3> |   14.971(R)|clk               |   0.000|
flashData<4> |   15.520(R)|clk               |   0.000|
flashData<5> |   15.491(R)|clk               |   0.000|
flashData<6> |   15.256(R)|clk               |   0.000|
flashData<7> |   15.233(R)|clk               |   0.000|
flashData<8> |   14.985(R)|clk               |   0.000|
flashData<9> |   14.971(R)|clk               |   0.000|
flashData<10>|   15.775(R)|clk               |   0.000|
flashData<11>|   15.774(R)|clk               |   0.000|
flashData<12>|   16.027(R)|clk               |   0.000|
flashData<13>|   16.031(R)|clk               |   0.000|
flashData<14>|   16.275(R)|clk               |   0.000|
flashData<15>|   16.280(R)|clk               |   0.000|
flashOe      |   14.996(R)|clk               |   0.000|
flashWe      |   15.465(R)|clk               |   0.000|
led<9>       |   16.523(R)|clk               |   0.000|
led<10>      |   16.772(R)|clk               |   0.000|
led<11>      |   19.529(R)|clk               |   0.000|
led<12>      |   16.945(R)|clk               |   0.000|
led<13>      |   16.037(R)|clk               |   0.000|
led<14>      |   16.124(R)|clk               |   0.000|
led<15>      |   15.105(R)|clk               |   0.000|
ram1Data<0>  |   14.855(R)|clk               |   0.000|
ram1Data<1>  |   14.161(R)|clk               |   0.000|
ram1Data<2>  |   13.673(R)|clk               |   0.000|
ram1Data<3>  |   13.680(R)|clk               |   0.000|
ram1Data<4>  |   13.669(R)|clk               |   0.000|
ram1Data<5>  |   13.863(R)|clk               |   0.000|
ram1Data<6>  |   13.454(R)|clk               |   0.000|
ram1Data<7>  |   13.314(R)|clk               |   0.000|
ram2Addr<0>  |   14.905(R)|clk               |   0.000|
ram2Addr<1>  |   14.490(R)|clk               |   0.000|
ram2Addr<2>  |   14.633(R)|clk               |   0.000|
ram2Addr<3>  |   14.497(R)|clk               |   0.000|
ram2Addr<4>  |   14.567(R)|clk               |   0.000|
ram2Addr<5>  |   13.494(R)|clk               |   0.000|
ram2Addr<6>  |   15.413(R)|clk               |   0.000|
ram2Addr<7>  |   14.891(R)|clk               |   0.000|
ram2Addr<8>  |   14.694(R)|clk               |   0.000|
ram2Addr<9>  |   14.480(R)|clk               |   0.000|
ram2Addr<10> |   14.881(R)|clk               |   0.000|
ram2Addr<11> |   15.343(R)|clk               |   0.000|
ram2Addr<12> |   14.793(R)|clk               |   0.000|
ram2Addr<13> |   13.987(R)|clk               |   0.000|
ram2Addr<14> |   14.128(R)|clk               |   0.000|
ram2Addr<15> |   13.869(R)|clk               |   0.000|
ram2Data<0>  |   14.856(R)|clk               |   0.000|
ram2Data<1>  |   15.202(R)|clk               |   0.000|
ram2Data<2>  |   15.231(R)|clk               |   0.000|
ram2Data<3>  |   14.938(R)|clk               |   0.000|
ram2Data<4>  |   14.759(R)|clk               |   0.000|
ram2Data<5>  |   15.444(R)|clk               |   0.000|
ram2Data<6>  |   15.758(R)|clk               |   0.000|
ram2Data<7>  |   15.031(R)|clk               |   0.000|
ram2Data<8>  |   14.669(R)|clk               |   0.000|
ram2Data<9>  |   14.398(R)|clk               |   0.000|
ram2Data<10> |   15.189(R)|clk               |   0.000|
ram2Data<11> |   15.837(R)|clk               |   0.000|
ram2Data<12> |   14.419(R)|clk               |   0.000|
ram2Data<13> |   14.093(R)|clk               |   0.000|
ram2Data<14> |   15.412(R)|clk               |   0.000|
ram2Data<15> |   14.195(R)|clk               |   0.000|
ram2Oe       |   14.890(R)|clk               |   0.000|
ram2We       |   13.396(R)|clk               |   0.000|
rdn          |   17.116(R)|clk               |   0.000|
wrn          |   15.038(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.780(R)|clk               |   0.000|
digit1<1>    |   17.426(R)|clk               |   0.000|
digit1<2>    |   17.838(R)|clk               |   0.000|
digit1<3>    |   18.260(R)|clk               |   0.000|
digit1<4>    |   18.092(R)|clk               |   0.000|
digit1<5>    |   18.015(R)|clk               |   0.000|
digit1<6>    |   17.377(R)|clk               |   0.000|
digit2<0>    |   18.764(R)|clk               |   0.000|
digit2<1>    |   17.220(R)|clk               |   0.000|
digit2<2>    |   18.655(R)|clk               |   0.000|
digit2<3>    |   17.638(R)|clk               |   0.000|
digit2<4>    |   18.215(R)|clk               |   0.000|
digit2<5>    |   17.986(R)|clk               |   0.000|
digit2<6>    |   18.393(R)|clk               |   0.000|
flashAddr<1> |   14.850(R)|clk               |   0.000|
flashAddr<2> |   14.972(R)|clk               |   0.000|
flashAddr<3> |   16.056(R)|clk               |   0.000|
flashAddr<4> |   14.850(R)|clk               |   0.000|
flashAddr<5> |   15.129(R)|clk               |   0.000|
flashAddr<6> |   15.453(R)|clk               |   0.000|
flashAddr<7> |   14.719(R)|clk               |   0.000|
flashAddr<8> |   14.441(R)|clk               |   0.000|
flashAddr<9> |   14.557(R)|clk               |   0.000|
flashAddr<10>|   14.497(R)|clk               |   0.000|
flashAddr<11>|   13.990(R)|clk               |   0.000|
flashAddr<12>|   14.258(R)|clk               |   0.000|
flashAddr<13>|   15.165(R)|clk               |   0.000|
flashAddr<14>|   14.805(R)|clk               |   0.000|
flashAddr<15>|   14.848(R)|clk               |   0.000|
flashAddr<16>|   14.827(R)|clk               |   0.000|
flashCe      |   16.244(R)|clk               |   0.000|
flashData<0> |   15.605(R)|clk               |   0.000|
flashData<1> |   16.400(R)|clk               |   0.000|
flashData<2> |   16.649(R)|clk               |   0.000|
flashData<3> |   15.840(R)|clk               |   0.000|
flashData<4> |   16.389(R)|clk               |   0.000|
flashData<5> |   16.360(R)|clk               |   0.000|
flashData<6> |   16.125(R)|clk               |   0.000|
flashData<7> |   16.102(R)|clk               |   0.000|
flashData<8> |   15.854(R)|clk               |   0.000|
flashData<9> |   15.840(R)|clk               |   0.000|
flashData<10>|   16.644(R)|clk               |   0.000|
flashData<11>|   16.643(R)|clk               |   0.000|
flashData<12>|   16.896(R)|clk               |   0.000|
flashData<13>|   16.900(R)|clk               |   0.000|
flashData<14>|   17.144(R)|clk               |   0.000|
flashData<15>|   17.149(R)|clk               |   0.000|
flashOe      |   15.865(R)|clk               |   0.000|
flashWe      |   16.334(R)|clk               |   0.000|
led<9>       |   17.392(R)|clk               |   0.000|
led<10>      |   17.641(R)|clk               |   0.000|
led<11>      |   20.398(R)|clk               |   0.000|
led<12>      |   17.814(R)|clk               |   0.000|
led<13>      |   16.906(R)|clk               |   0.000|
led<14>      |   16.993(R)|clk               |   0.000|
led<15>      |   15.974(R)|clk               |   0.000|
ram1Data<0>  |   15.724(R)|clk               |   0.000|
ram1Data<1>  |   15.030(R)|clk               |   0.000|
ram1Data<2>  |   14.542(R)|clk               |   0.000|
ram1Data<3>  |   14.549(R)|clk               |   0.000|
ram1Data<4>  |   14.538(R)|clk               |   0.000|
ram1Data<5>  |   14.732(R)|clk               |   0.000|
ram1Data<6>  |   14.323(R)|clk               |   0.000|
ram1Data<7>  |   14.183(R)|clk               |   0.000|
ram2Addr<0>  |   15.774(R)|clk               |   0.000|
ram2Addr<1>  |   15.359(R)|clk               |   0.000|
ram2Addr<2>  |   15.502(R)|clk               |   0.000|
ram2Addr<3>  |   15.366(R)|clk               |   0.000|
ram2Addr<4>  |   15.436(R)|clk               |   0.000|
ram2Addr<5>  |   14.363(R)|clk               |   0.000|
ram2Addr<6>  |   16.282(R)|clk               |   0.000|
ram2Addr<7>  |   15.760(R)|clk               |   0.000|
ram2Addr<8>  |   15.563(R)|clk               |   0.000|
ram2Addr<9>  |   15.349(R)|clk               |   0.000|
ram2Addr<10> |   15.750(R)|clk               |   0.000|
ram2Addr<11> |   16.212(R)|clk               |   0.000|
ram2Addr<12> |   15.662(R)|clk               |   0.000|
ram2Addr<13> |   14.856(R)|clk               |   0.000|
ram2Addr<14> |   14.997(R)|clk               |   0.000|
ram2Addr<15> |   14.738(R)|clk               |   0.000|
ram2Data<0>  |   15.725(R)|clk               |   0.000|
ram2Data<1>  |   16.071(R)|clk               |   0.000|
ram2Data<2>  |   16.100(R)|clk               |   0.000|
ram2Data<3>  |   15.807(R)|clk               |   0.000|
ram2Data<4>  |   15.628(R)|clk               |   0.000|
ram2Data<5>  |   16.313(R)|clk               |   0.000|
ram2Data<6>  |   16.627(R)|clk               |   0.000|
ram2Data<7>  |   15.900(R)|clk               |   0.000|
ram2Data<8>  |   15.538(R)|clk               |   0.000|
ram2Data<9>  |   15.267(R)|clk               |   0.000|
ram2Data<10> |   16.058(R)|clk               |   0.000|
ram2Data<11> |   16.706(R)|clk               |   0.000|
ram2Data<12> |   15.288(R)|clk               |   0.000|
ram2Data<13> |   14.962(R)|clk               |   0.000|
ram2Data<14> |   16.281(R)|clk               |   0.000|
ram2Data<15> |   15.064(R)|clk               |   0.000|
ram2Oe       |   15.759(R)|clk               |   0.000|
ram2We       |   14.265(R)|clk               |   0.000|
rdn          |   17.985(R)|clk               |   0.000|
wrn          |   15.907(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.984|         |         |         |
clk_hand       |    6.984|         |         |         |
opt            |    6.984|         |         |         |
rst            |    6.984|   11.886|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.984|         |         |         |
clk_hand       |    6.984|         |         |         |
opt            |    6.984|         |         |         |
rst            |    6.984|   11.886|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.984|         |         |         |
clk_hand       |    6.984|         |         |         |
opt            |    6.984|         |         |         |
rst            |    6.984|   11.886|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.984|         |         |         |
clk_hand       |    6.984|         |         |         |
opt            |    6.984|         |         |         |
rst            |    6.984|   11.886|   -1.356|   -1.356|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 06 03:38:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



