[1] S. Skorobogatov, “Low Temperature Data Remanence in
Static RAM,” University of Cambridge Computer Laborary
Technical Report, vol. 536, 2002.

[2] R. J. Anderson, Security Engineering: A Guide to Building
Dependable Distributed Systems, 2nd ed. Wiley Publishing,
2008.

[3] J. A. Halderman, S. D. Schoen, N. Heninger, W. Clarkson,
W. Paul, J. A. Calandrino, A. J. Feldman, J. Appelbaum,
and E. W. Felten, “Lest We Remember: Cold-Boot Attacks
on Encryption Keys,” Communications of the ACM, vol. 52,
no. 5, 2009.

[4] T. Miiller and M. Spreitzenbarth, “FROST: Forensic Recovery
of Scrambled Telephones,” in Proceedings of the 11th International Conference on Applied Cryptography and Network
Security, 2013.

[5] P. Mosalikanti, C. Mozak, and N. Kurd, “High Performance
DDR architecture in Intel® Core™ Processors Using 32nm
CMOS High-K Metal-Gate Process,’ in Proceedings of the
IEEE International Symposium on VLSI Design, Automation
and Test (VLSI-DAT), 2011.

[6] Intel Corporation, 6th Generation Intel® Processor
Datasheet for S-Platforms, 2015.

[7] M. Gruhn and T. Muller, “On the Practicability of Cold Boot
Attacks,” in Proceedings of the Eighth IEEE International
Conference on Availability, Reliability and Security (ARES),
2013.

[8] I. Skochinsky. Secrets of Intel Management Engine.
Accessed: 2016-02-17. [Online]. Available: http://www.
slideshare.net/codeblue_jp/igor-skochinsky-enpub

[9] J. Bauer, M. Gruhn, and F. C. Freiling, “Lest We Forget:
Cold-Boot Attacks on Scrambled DDR3 Memory,” Digital
Investigation, vol. 16, 2016.

[10] S. Lindenlauf, H. Hofken, and M. Schuba, “Cold Boot
Attacks on DDR2 and DDR3 SDRAM,” in Proceedings
of the 10th IEEE International Conference on Availability,
Reliability and Security (ARES), 2015.

[11] M. E. Russinovich, D. A. Solomon, and A. Ionescu, Windows
Internals. Pearson Education, 2012.

[12] P. Simmons, “Security Through Amnesia: A Software-Based
Solution to the Cold Boot Attack on Disk Encryption,” in Proceedings of the 27th Annual Computer Security Applications
Conference (ACSAC), 2011.

[13] T. Miiller, F. C. Freiling, and A. Dewald, “TRESOR Runs
Encryption Securely Outside RAM,” in Proceedings of the
20th USENIX Conference on Security, 2011.

[14] M. Henson and S. Taylor, “Memory Encryption: A Survey
of Existing Techniques,’ ACM Computing Surveys (CSUR),
2013.

[15] J. Yang, L. Gao, and Y. Zhang, “Improving Memory Encryption Performance in Secure Processors,’ [EEE Transactions
on Computers, 2005.

[16] S. Arnautov, B. Trach, F Gregor, T. Knauth, A. Martin,
C. Priebe, J. Lind, D. Muthukumaran, D. OKeeffe, M. L.
Stillwell et al., “SCONE: Secure Linux Containers with Intel
SGX,” in 12th USENIX Symposium on Operating Systems
Design and Implementation (OSDI), 2016.

[17] D. Kaplan, J. Powell, and T. Woller, “AMD Memory Encryption Whitepaper.”

[18] Intel Corporation, Intel® Atom Processor 81200 Product
Family for Microserver, 2012.

[19] JEDEC Solid State Technology Association and others,
“DDR4 SDRAM SO-DIMM Design Specification,” JEDEC
Standard No. 21C, 2016.

[20] M. Maas, E. Love, E. Stefanov, M. Tiwari, E. Shi,
K. Asanovic, J. Kubiatowicz, and D. Song, “Phantom: Practical Oblivious Computation in a Secure Processor,” in Proceedings of the 2013 ACM SIGSAC Conference on Computer
& Communications Security (CCS), 2013.

[21] E. Stefanov, M. Van Dijk, E. Shi, C. Fletcher, L. Ren, X. Yu,
and S. Devadas, “Path ORAM: An Extremely Simple Oblivious RAM Protocol,” in Proceedings of the 2013 ACM SIGSAC
Conference on Computer & Communications Security (CCS),
2013.

[22] R. Elbaz, D. Champagne, R. B. Lee, L. Torres, G. Sassatelli,
and P. Guillemin, ‘“Tec-Tree: A Low-Cost, Parallelizable
Tree for Efficient Defense Against Memory Replay Attacks,”
in International Workshop on Cryptographic Hardware and
Embedded Systems. Springer, 2007.

[23] D. J. Bernstein, “ChaCha, A Variant of Salsa20,” in Workshop
Record of SASC, vol. 8, 2008.

[24] E. Bursztein. Speeding up and Strengthening HTTPS
Connections for Chrome on Android. Accessed: 2016-0217. [Online]. Available: https://googleonlinesecurity.blogspot.
com/2014/04/speeding-up-and-strengthening- https. htm]

[25] S. Gueron, “Intel’s SGX Memory Encryption Engine,” Proceedings of the Real World Cryptography Conference, 2016.
I. Anati, S. Gueron, S. Johnson, and V. Scarlata, “Innovative
Technology for CPU Based Attestation and Sealing,’ in
Proceedings of the 2nd International Workshop on Hardware
and Architectural Support for Security and Privacy (WASP),
vol. 13, 2013.

[26] V. Young, P. J. Nair, and M. K. Qureshi, “DEUCE: WriteEfficient Encryption for Non-Volatile Memories,” in Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating
Systems (ASPLOS), 2015.

[27] G. E. Suh, D. Clarke, B. Gassend, M. v. Dijk, and S. Devadas, “Efficient Memory Integrity Verification and Encryption for Secure Processors,” in Proceedings of the 36th annual
IEEE/ACM International Symposium on Microarchitecture
(Micro), 2003.

[28] C. Yan, D. Englender, M. Prvulovic, B. Rogers, and Y. Solihin, “Improving Cost, Performance, and Security of Memory
Encryption and Authentication,” in ACM SIGARCH Computer
Architecture News, vol. 34, no. 2, 2006.

[29] L. Ren, X. Yu, C. W. Fletcher, M. van Dijk, and S. Devadas,
“Design Space Exploration and Optimization of Path Oblivious RAM in Secure Processors,” in Proceedings of the 40th
Annual International Symposium on Computer Architecture
(ISCA), 2013.

[30] B. Rogers, S. Chhabra, M. Prvulovic, and Y. Solihin, “Using
Address Independent Seed Encryption and Bonsai Merkle
Trees to Make Secure Processors OS and Performance
Friendly,” in Proceedings of the 40th Annual IEEE/ACM
International Symposium on Microarchitecture (Micro), 2007.
JEDEC Solid State Technology Association and others,
“JEDEC Standard: DDR4 SDRAM,” JESD79-4, 2012.

[31] A. Sodani, “Intel Xeon Phi Processor “Knights Landing”
Architectural Overview.”

[32] H. Hsing. (2013) AES Core. Accessed: 2016-02-17. [Online].
Available: http://opencores.org/project,tiny_aes

[33] M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee,
D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and
B. Falsafi, “Clearing the Clouds: A Study of Emerging Scaleout Workloads on Modern Hardware,’ in Proceedings of
the Seventeenth International Conference on Architectural
Support for Programming Languages and Operating Systems
(ASPLOS), 2012.