vhdtdtfi -lib work C:/Users/blakesim/Documents/final_project/final_project/reg2.v -lang verilog -prj final_project -o reg2.spl -module reg2 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 reg2.spl C:/Users/blakesim/Documents/final_project/final_project/reg2.sym 
vhdtdtfi -lib work C:/Users/blakesim/Documents/final_project/final_project/reg2.v -lang verilog -prj final_project -o reg2.spl -module reg2 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 reg2.spl C:/Users/blakesim/Documents/final_project/final_project/reg2.sym 
