;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -121, 100
	CMP @-127, 100
	ADD #10, @130
	DAT #-207, <-20
	SUB -207, <-120
	SUB 800, @101
	SUB -10, 200
	SUB -10, 200
	CMP -207, <-120
	CMP -207, <-120
	MOV -11, <-20
	SUB 800, @101
	SUB #126, 100
	CMP 12, @10
	SUB -207, <-120
	ADD #10, @130
	JMP -11, @-20
	DAT #-207, <-20
	SUB @-127, 100
	SUB 12, @10
	SLT 101, 0
	SLT 101, 0
	SLT 12, @10
	CMP -207, <-120
	CMP @-127, 100
	SLT 108, -10
	JMZ 103, -804
	CMP -207, <-120
	SLT 108, -10
	SUB 8, -201
	SUB @-127, 100
	SPL 0, <332
	CMP -207, <-120
	CMP #-100, <-0
	CMP #-100, <-0
	ADD 210, 60
	SPL 0, <332
	SUB @-127, 100
	CMP -207, <-120
	SUB 1, -1
	MOV -7, <-20
	SPL 0, <332
	JMZ -601, @-20
	MOV -1, <-20
	SPL 0, <332
