# compile vhdl design source files
vhdl xil_defaultlib  "../../../final_project.srcs/sources_1/new/new_BCD_divider.vhd"

# Do not sort compile order
nosort
