Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 13:22:20 2025
| Host         : DESKTOP-HOAF42Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.476        0.000                      0                  441        0.115        0.000                      0                  441        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.911        0.000                      0                  289        0.115        0.000                      0                  289        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.476        0.000                      0                  152        0.828        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.890ns (19.760%)  route 3.614ns (80.240%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.845     9.652    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.508    14.849    u_sw/u_div/CLK
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    u_sw/u_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.890ns (19.760%)  route 3.614ns (80.240%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.845     9.652    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.508    14.849    u_sw/u_div/CLK
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    u_sw/u_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.890ns (19.760%)  route 3.614ns (80.240%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.845     9.652    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.508    14.849    u_sw/u_div/CLK
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    u_sw/u_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.890ns (19.760%)  route 3.614ns (80.240%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.845     9.652    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.508    14.849    u_sw/u_div/CLK
    SLICE_X64Y20         FDRE                                         r  u_sw/u_div/counter_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    u_sw/u_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.890ns (19.774%)  route 3.611ns (80.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.842     9.649    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.507    14.848    u_sw/u_div/CLK
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    u_sw/u_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.890ns (19.774%)  route 3.611ns (80.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.842     9.649    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.507    14.848    u_sw/u_div/CLK
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    u_sw/u_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.890ns (19.774%)  route 3.611ns (80.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.842     9.649    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.507    14.848    u_sw/u_div/CLK
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    u_sw/u_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.890ns (19.774%)  route 3.611ns (80.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.842     9.649    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.507    14.848    u_sw/u_div/CLK
    SLICE_X64Y21         FDRE                                         r  u_sw/u_div/counter_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    u_sw/u_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.210%)  route 3.514ns (79.790%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.745     9.552    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  u_sw/u_div/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.508    14.849    u_sw/u_div/CLK
    SLICE_X64Y19         FDRE                                         r  u_sw/u_div/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.564    u_sw/u_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 u_sw/u_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_div/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.210%)  route 3.514ns (79.790%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    u_sw/u_div/CLK
    SLICE_X64Y18         FDRE                                         r  u_sw/u_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_sw/u_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.843     6.510    u_sw/u_div/counter_reg[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.634 f  u_sw/u_div/counter[0]_i_7/O
                         net (fo=1, routed)           0.797     7.431    u_sw/u_div/counter[0]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.555 r  u_sw/u_div/counter[0]_i_3/O
                         net (fo=2, routed)           1.129     8.683    u_sw/u_div/counter[0]_i_3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u_sw/u_div/counter[0]_i_1/O
                         net (fo=24, routed)          0.745     9.552    u_sw/u_div/counter[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  u_sw/u_div/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.508    14.849    u_sw/u_div/CLK
    SLICE_X64Y19         FDRE                                         r  u_sw/u_div/counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDRE (Setup_fdre_C_R)       -0.524    14.564    u_sw/u_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_btn_start/debounced_delayed_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_ctrl/running_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.556     1.439    u_btn_start/CLK
    SLICE_X57Y26         FDCE                                         r  u_btn_start/debounced_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_btn_start/debounced_delayed_reg/Q
                         net (fo=2, routed)           0.063     1.643    u_btn_stop/debounced_delayed
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.688 r  u_btn_stop/running_i_1/O
                         net (fo=1, routed)           0.000     1.688    u_sw/u_ctrl/running_reg_0
    SLICE_X56Y26         FDCE                                         r  u_sw/u_ctrl/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.949    u_sw/u_ctrl/CLK
    SLICE_X56Y26         FDCE                                         r  u_sw/u_ctrl/running_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.121     1.573    u_sw/u_ctrl/running_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_btn_start/debounced_delayed_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_ctrl/direction_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.556     1.439    u_btn_start/CLK
    SLICE_X57Y26         FDCE                                         r  u_btn_start/debounced_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_btn_start/debounced_delayed_reg/Q
                         net (fo=2, routed)           0.065     1.645    u_sw/u_ctrl/debounced_delayed
    SLICE_X56Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.690 r  u_sw/u_ctrl/direction_i_1/O
                         net (fo=1, routed)           0.000     1.690    u_sw/u_ctrl/direction_i_1_n_0
    SLICE_X56Y26         FDPE                                         r  u_sw/u_ctrl/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.949    u_sw/u_ctrl/CLK
    SLICE_X56Y26         FDPE                                         r  u_sw/u_ctrl/direction_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         FDPE (Hold_fdpe_C_D)         0.121     1.573    u_sw/u_ctrl/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_btn_cd/debounced_delayed_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_ctrl/mode_down_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.556     1.439    u_btn_cd/CLK
    SLICE_X57Y26         FDCE                                         r  u_btn_cd/debounced_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_btn_cd/debounced_delayed_reg/Q
                         net (fo=1, routed)           0.087     1.667    u_btn_cd/debounced_delayed
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.048     1.715 r  u_btn_cd/mode_down_i_1/O
                         net (fo=1, routed)           0.000     1.715    u_sw/u_ctrl/mode_down_reg_1
    SLICE_X56Y26         FDCE                                         r  u_sw/u_ctrl/mode_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.949    u_sw/u_ctrl/CLK
    SLICE_X56Y26         FDCE                                         r  u_sw/u_ctrl/mode_down_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.133     1.585    u_sw/u_ctrl/mode_down_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_power_on_reset/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_on_reset/reset_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.654%)  route 0.077ns (29.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X62Y25         FDRE                                         r  u_power_on_reset/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/count_reg[18]/Q
                         net (fo=3, routed)           0.077     1.683    u_power_on_reset/count_reg[18]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.728 r  u_power_on_reset/reset_n_i_1/O
                         net (fo=1, routed)           0.000     1.728    u_power_on_reset/reset_n_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.091     1.569    u_power_on_reset/reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_btn_stop/sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_stop/sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.980%)  route 0.129ns (44.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.553     1.436    u_btn_stop/CLK
    SLICE_X52Y24         FDCE                                         r  u_btn_stop/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  u_btn_stop/sync_reg[1]/Q
                         net (fo=1, routed)           0.129     1.729    u_btn_stop/sync_reg_n_0_[1]
    SLICE_X50Y25         FDCE                                         r  u_btn_stop/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.821     1.948    u_btn_stop/CLK
    SLICE_X50Y25         FDCE                                         r  u_btn_stop/sync_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y25         FDCE (Hold_fdce_C_D)         0.052     1.522    u_btn_stop/sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_btn_cd/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_cd/debounced_delayed_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.556     1.439    u_btn_cd/CLK
    SLICE_X56Y26         FDCE                                         r  u_btn_cd/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  u_btn_cd/debounced_reg/Q
                         net (fo=4, routed)           0.138     1.742    u_btn_cd/debounced_reg_n_0
    SLICE_X57Y26         FDCE                                         r  u_btn_cd/debounced_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.949    u_btn_cd/CLK
    SLICE_X57Y26         FDCE                                         r  u_btn_cd/debounced_delayed_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.070     1.522    u_btn_cd/debounced_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_sw/u_st/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_st/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.586     1.469    u_sw/u_st/CLK
    SLICE_X63Y29         FDRE                                         r  u_sw/u_st/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_sw/u_st/count_reg[0]/Q
                         net (fo=14, routed)          0.144     1.755    u_sw/u_st/d_st[0]
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  u_sw/u_st/count[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.800    u_sw/u_st/count[2]_i_1__4_n_0
    SLICE_X62Y29         FDRE                                         r  u_sw/u_st/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.982    u_sw/u_st/CLK
    SLICE_X62Y29         FDRE                                         r  u_sw/u_st/count_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.091     1.573    u_sw/u_st/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_sw/u_su/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sw/u_su/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.586     1.469    u_sw/u_su/CLK
    SLICE_X60Y30         FDRE                                         r  u_sw/u_su/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  u_sw/u_su/count_reg[0]/Q
                         net (fo=13, routed)          0.129     1.762    u_sw/u_su/d_su[0]
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  u_sw/u_su/count[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.807    u_sw/u_su/count[3]_i_1__5_n_0
    SLICE_X61Y30         FDRE                                         r  u_sw/u_su/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.854     1.981    u_sw/u_su/CLK
    SLICE_X61Y30         FDRE                                         r  u_sw/u_su/count_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091     1.573    u_sw/u_su/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/blink_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.143%)  route 0.139ns (42.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.584     1.467    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.139     1.748    u_flashgen/blink
    SLICE_X61Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  u_flashgen/blink_i_1/O
                         net (fo=1, routed)           0.000     1.793    u_flashgen/blink_i_1_n_0
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.851     1.978    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDPE (Hold_fdpe_C_D)         0.091     1.558    u_flashgen/blink_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_btn_start/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/debounced_delayed_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.218%)  route 0.210ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.554     1.437    u_btn_start/CLK
    SLICE_X53Y26         FDCE                                         r  u_btn_start/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_btn_start/debounced_reg/Q
                         net (fo=5, routed)           0.210     1.788    u_btn_start/debounced_reg_0
    SLICE_X57Y26         FDCE                                         r  u_btn_start/debounced_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.822     1.949    u_btn_start/CLK
    SLICE_X57Y26         FDCE                                         r  u_btn_start/debounced_delayed_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.066     1.537    u_btn_start/debounced_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   u_btn_cd/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   u_btn_cd/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   u_btn_cd/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   u_btn_cd/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   u_btn_cd/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   u_btn_cd/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   u_btn_cd/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   u_btn_cd/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   u_btn_cd/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_cd/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_cd/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   u_btn_cd/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   u_btn_cd/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   u_btn_cd/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   u_btn_cd/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_cd/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_cd/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   u_btn_cd/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   u_btn_cd/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   u_btn_cd/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   u_btn_cd/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   u_btn_cd/count_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.610ns (12.768%)  route 4.168ns (87.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.299     9.917    u_btn_start/sync_reg[2]_0
    SLICE_X53Y25         FDCE                                         f  u_btn_start/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y25         FDCE                                         r  u_btn_start/count_reg[13]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.610ns (12.768%)  route 4.168ns (87.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.299     9.917    u_btn_start/sync_reg[2]_0
    SLICE_X53Y25         FDCE                                         f  u_btn_start/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y25         FDCE                                         r  u_btn_start/count_reg[14]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.610ns (12.768%)  route 4.168ns (87.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.299     9.917    u_btn_start/sync_reg[2]_0
    SLICE_X53Y25         FDCE                                         f  u_btn_start/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y25         FDCE                                         r  u_btn_start/count_reg[15]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 0.610ns (12.768%)  route 4.168ns (87.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.299     9.917    u_btn_start/sync_reg[2]_0
    SLICE_X53Y25         FDCE                                         f  u_btn_start/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y25         FDCE                                         r  u_btn_start/count_reg[16]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.610ns (13.227%)  route 4.002ns (86.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.133     9.751    u_btn_start/sync_reg[2]_0
    SLICE_X53Y24         FDCE                                         f  u_btn_start/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y24         FDCE                                         r  u_btn_start/count_reg[10]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.610ns (13.227%)  route 4.002ns (86.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.133     9.751    u_btn_start/sync_reg[2]_0
    SLICE_X53Y24         FDCE                                         f  u_btn_start/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y24         FDCE                                         r  u_btn_start/count_reg[11]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.610ns (13.227%)  route 4.002ns (86.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.133     9.751    u_btn_start/sync_reg[2]_0
    SLICE_X53Y24         FDCE                                         f  u_btn_start/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y24         FDCE                                         r  u_btn_start/count_reg[12]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.610ns (13.227%)  route 4.002ns (86.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.133     9.751    u_btn_start/sync_reg[2]_0
    SLICE_X53Y24         FDCE                                         f  u_btn_start/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    u_btn_start/CLK
    SLICE_X53Y24         FDCE                                         r  u_btn_start/count_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.608    14.393    u_btn_start/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.610ns (13.298%)  route 3.977ns (86.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.109     9.726    u_btn_start/sync_reg[2]_0
    SLICE_X53Y22         FDCE                                         f  u_btn_start/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.438    14.779    u_btn_start/CLK
    SLICE_X53Y22         FDCE                                         r  u_btn_start/count_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.608    14.396    u_btn_start/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_start/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.610ns (13.298%)  route 3.977ns (86.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.618     5.139    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.869     6.464    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.618 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         3.109     9.726    u_btn_start/sync_reg[2]_0
    SLICE_X53Y22         FDCE                                         f  u_btn_start/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.438    14.779    u_btn_start/CLK
    SLICE_X53Y22         FDCE                                         r  u_btn_start/count_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.608    14.396    u_btn_start/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/debounced_delayed_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.184ns (25.259%)  route 0.544ns (74.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.241     2.194    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y25         FDCE                                         f  u_btn_clear/debounced_delayed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.848     1.975    u_btn_clear/CLK
    SLICE_X60Y25         FDCE                                         r  u_btn_clear/debounced_delayed_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         FDCE (Remov_fdce_C_CLR)     -0.132     1.365    u_btn_clear/debounced_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_clear/debounced_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.184ns (25.259%)  route 0.544ns (74.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.241     2.194    u_btn_clear/sync_reg[2]_0
    SLICE_X60Y25         FDCE                                         f  u_btn_clear/debounced_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.848     1.975    u_btn_clear/CLK
    SLICE_X60Y25         FDCE                                         r  u_btn_clear/debounced_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         FDCE (Remov_fdce_C_CLR)     -0.132     1.365    u_btn_clear/debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.184ns (22.602%)  route 0.630ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.326     2.279    u_flashgen/divider_reg[24]_0
    SLICE_X60Y26         FDCE                                         f  u_flashgen/divider_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X60Y26         FDCE                                         r  u_flashgen/divider_reg[10]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    u_flashgen/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.184ns (22.602%)  route 0.630ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.326     2.279    u_flashgen/divider_reg[24]_0
    SLICE_X60Y26         FDCE                                         f  u_flashgen/divider_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X60Y26         FDCE                                         r  u_flashgen/divider_reg[12]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    u_flashgen/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.184ns (22.602%)  route 0.630ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.326     2.279    u_flashgen/divider_reg[24]_0
    SLICE_X60Y26         FDCE                                         f  u_flashgen/divider_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X60Y26         FDCE                                         r  u_flashgen/divider_reg[2]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    u_flashgen/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.184ns (22.602%)  route 0.630ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.326     2.279    u_flashgen/divider_reg[24]_0
    SLICE_X60Y26         FDCE                                         f  u_flashgen/divider_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X60Y26         FDCE                                         r  u_flashgen/divider_reg[4]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    u_flashgen/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.184ns (22.602%)  route 0.630ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.326     2.279    u_flashgen/divider_reg[24]_0
    SLICE_X60Y26         FDCE                                         f  u_flashgen/divider_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X60Y26         FDCE                                         r  u_flashgen/divider_reg[6]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    u_flashgen/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.184ns (22.602%)  route 0.630ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.326     2.279    u_flashgen/divider_reg[24]_0
    SLICE_X60Y26         FDCE                                         f  u_flashgen/divider_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X60Y26         FDCE                                         r  u_flashgen/divider_reg[8]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    u_flashgen/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.184ns (23.251%)  route 0.607ns (76.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.304     2.257    u_flashgen/divider_reg[24]_0
    SLICE_X58Y26         FDCE                                         f  u_flashgen/divider_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X58Y26         FDCE                                         r  u_flashgen/divider_reg[11]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X58Y26         FDCE (Remov_fdce_C_CLR)     -0.157     1.341    u_flashgen/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 u_power_on_reset/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_flashgen/divider_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.184ns (23.251%)  route 0.607ns (76.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.582     1.465    u_power_on_reset/CLK
    SLICE_X63Y25         FDRE                                         r  u_power_on_reset/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_power_on_reset/reset_n_reg/Q
                         net (fo=4, routed)           0.304     1.910    u_power_on_reset/power_on_reset_reset_n
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.043     1.953 f  u_power_on_reset/sync[2]_i_1/O
                         net (fo=152, routed)         0.304     2.257    u_flashgen/divider_reg[24]_0
    SLICE_X58Y26         FDCE                                         f  u_flashgen/divider_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    u_flashgen/CLK
    SLICE_X58Y26         FDCE                                         r  u_flashgen/divider_reg[1]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X58Y26         FDCE (Remov_fdce_C_CLR)     -0.157     1.341    u_flashgen/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.915    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mux/index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.495ns  (logic 4.501ns (47.404%)  route 4.994ns (52.596%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  u_mux/index_reg[1]/Q
                         net (fo=27, routed)          1.537     7.098    u_sw/u_su/index[1]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.299     7.397 r  u_sw/u_su/SEG_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.594     7.991    u_sw/u_min/SEG_OBUF[2]_inst_i_1
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.115 r  u_sw/u_min/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.953     9.068    u_sw/u_st/SEG[2]
    SLICE_X64Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  u_sw/u_st/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.911    11.102    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.637 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.637    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.323ns  (logic 4.359ns (46.760%)  route 4.964ns (53.240%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  u_mux/index_reg[0]/Q
                         net (fo=30, routed)          1.559     7.157    u_mux/index[0]
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.281 r  u_mux/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.263     7.544    u_sw/u_su/SEG_OBUF[6]_inst_i_1
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.668 r  u_sw/u_su/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.818     8.485    u_sw/u_st/SEG[6]_1
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  u_sw/u_st/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.325    10.934    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.465 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.465    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.208ns  (logic 4.477ns (48.617%)  route 4.731ns (51.383%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  u_mux/index_reg[1]/Q
                         net (fo=27, routed)          1.536     7.097    u_sw/u_su/index[1]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.299     7.396 r  u_sw/u_su/SEG_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.745     8.141    u_sw/u_tenths/SEG_OBUF[0]_inst_i_1_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.265 r  u_sw/u_tenths/SEG_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.573     8.838    u_sw/u_tenths/SEG_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.962 r  u_sw/u_tenths/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878    10.840    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.350 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.350    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 4.208ns (47.005%)  route 4.745ns (52.995%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  u_mux/index_reg[0]/Q
                         net (fo=30, routed)          1.543     7.141    u_sw/u_su/index[0]
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.265 r  u_sw/u_su/SEG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.111     8.376    u_sw/u_tenths/SEG[5]
    SLICE_X64Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.500 r  u_sw/u_tenths/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.091    10.591    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.095 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.095    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 4.224ns (49.227%)  route 4.356ns (50.773%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_mux/index_reg[0]/Q
                         net (fo=30, routed)          1.321     6.919    u_sw/u_su/index[0]
    SLICE_X63Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.043 r  u_sw/u_su/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.955     7.998    u_sw/u_min/SEG[4]_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.122 r  u_sw/u_min/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.081    10.203    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.723 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.723    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.732ns (56.403%)  route 3.657ns (43.597%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  u_mux/index_reg[1]/Q
                         net (fo=27, routed)          0.996     6.557    u_mux/index[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.325     6.882 r  u_mux/SEG_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.470     7.352    u_sw/u_min/SEG_OBUF[6]_inst_i_1_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.328     7.680 r  u_sw/u_min/SEG_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.154     7.834    u_sw/u_su/SEG[3]_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  u_sw/u_su/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.037     9.996    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.531 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.531    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_st/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 4.495ns (54.021%)  route 3.826ns (45.979%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.624     5.145    u_sw/u_st/CLK
    SLICE_X62Y28         FDRE                                         r  u_sw/u_st/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  u_sw/u_st/count_reg[3]/Q
                         net (fo=13, routed)          0.993     6.558    u_sw/u_st/Q[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.299     6.857 r  u_sw/u_st/SEG_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.653     7.510    u_sw/u_min/SEG_OBUF[1]_inst_i_1
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.634 r  u_sw/u_min/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.291     7.925    u_sw/u_tenths/SEG[1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.049 r  u_sw/u_tenths/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.888     9.937    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.466 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.466    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 4.313ns (57.297%)  route 3.214ns (42.703%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  u_mux/index_reg[0]/Q
                         net (fo=30, routed)          1.407     7.006    u_mux/index[0]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.152     7.158 r  u_mux/ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.965    ANODE_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.669 r  ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.669    ANODE[0]
    U2                                                                r  ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIMAL_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.306ns (57.489%)  route 3.184ns (42.511%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.620     5.141    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.866     6.463    u_mux/blink
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.148     6.611 r  u_mux/DECIMAL_P_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.318     8.929    DECIMAL_P_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.702    12.631 r  DECIMAL_P_OBUF_inst/O
                         net (fo=0)                   0.000    12.631    DECIMAL_P
    V7                                                                r  DECIMAL_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_mux/index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.163ns  (logic 4.079ns (56.951%)  route 3.083ns (43.049%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    u_mux/CLK
    SLICE_X62Y27         FDCE                                         r  u_mux/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_mux/index_reg[0]/Q
                         net (fo=30, routed)          1.407     7.006    u_mux/index[0]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124     7.130 r  u_mux/ANODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     8.806    ANODE_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.305 r  ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.305    ANODE[1]
    U4                                                                r  ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.410ns (70.774%)  route 0.582ns (29.226%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.584     1.467    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.251     1.859    u_mux/blink
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.904 r  u_mux/ANODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.235    ANODE_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.459 r  ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.459    ANODE[2]
    V4                                                                r  ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.386ns (68.014%)  route 0.652ns (31.986%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.584     1.467    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.325     1.933    u_mux/blink
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.978 r  u_mux/ANODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.305    ANODE_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.505 r  ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.505    ANODE[1]
    U4                                                                r  ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.456ns (70.009%)  route 0.624ns (29.991%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.584     1.467    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.251     1.859    u_mux/blink
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.042     1.901 r  u_mux/ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.274    ANODE_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.547 r  ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.547    ANODE[3]
    W4                                                                r  ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_st/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.463ns (69.957%)  route 0.628ns (30.043%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.585     1.468    u_sw/u_st/CLK
    SLICE_X62Y28         FDRE                                         r  u_sw/u_st/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u_sw/u_st/count_reg[3]/Q
                         net (fo=13, routed)          0.186     1.782    u_sw/u_st/Q[0]
    SLICE_X64Y29         LUT6 (Prop_lut6_I3_O)        0.099     1.881 r  u_sw/u_st/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.323    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.559 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.559    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.398ns (66.273%)  route 0.711ns (33.727%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.584     1.467    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.279     1.887    u_sw/u_tenths/blink
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.932 r  u_sw/u_tenths/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.364    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.576 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.455ns (66.902%)  route 0.720ns (33.098%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.584     1.467    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.325     1.933    u_mux/blink
    SLICE_X65Y29         LUT3 (Prop_lut3_I0_O)        0.048     1.981 r  u_mux/ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.376    ANODE_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.642 r  ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.642    ANODE[0]
    U2                                                                r  ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_flashgen/blink_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.407ns (63.512%)  route 0.808ns (36.488%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.584     1.467    u_flashgen/CLK
    SLICE_X61Y27         FDPE                                         r  u_flashgen/blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  u_flashgen/blink_reg/Q
                         net (fo=16, routed)          0.294     1.902    u_sw/u_min/blink
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.947 r  u_sw/u_min/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.461    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.682 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.682    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_st/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.437ns (63.851%)  route 0.813ns (36.149%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.586     1.469    u_sw/u_st/CLK
    SLICE_X62Y29         FDRE                                         r  u_sw/u_st/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_sw/u_st/count_reg[2]/Q
                         net (fo=14, routed)          0.157     1.767    u_sw/u_st/d_st[2]
    SLICE_X64Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  u_sw/u_st/SEG_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.122     1.934    u_sw/u_tenths/SEG[5]_1
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.979 r  u_sw/u_tenths/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.513    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.719 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.719    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_su/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.461ns (64.703%)  route 0.797ns (35.297%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.586     1.469    u_sw/u_su/CLK
    SLICE_X61Y30         FDRE                                         r  u_sw/u_su/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_sw/u_su/count_reg[3]/Q
                         net (fo=12, routed)          0.165     1.775    u_sw/u_su/d_su[3]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  u_sw/u_su/SEG_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.190     2.011    u_sw/u_tenths/SEG[1]_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.056 r  u_sw/u_tenths/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.497    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.727 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.727    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sw/u_min/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.467ns (64.063%)  route 0.823ns (35.937%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.585     1.468    u_sw/u_min/CLK
    SLICE_X61Y29         FDRE                                         r  u_sw/u_min/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u_sw/u_min/count_reg[1]/Q
                         net (fo=12, routed)          0.260     1.869    u_sw/u_min/d_min[1]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.914 r  u_sw/u_min/SEG_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.966    u_sw/u_su/SEG[3]_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.011 r  u_sw/u_su/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.522    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.759 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.759    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON3
                            (input port)
  Destination:            u_btn_cd/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.452ns (31.120%)  route 3.215ns (68.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BUTTON3 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON3
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  BUTTON3_IBUF_inst/O
                         net (fo=1, routed)           3.215     4.667    u_btn_cd/D[0]
    SLICE_X54Y24         FDCE                                         r  u_btn_cd/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435     4.776    u_btn_cd/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_cd/sync_reg[0]/C

Slack:                    inf
  Source:                 BUTTON1
                            (input port)
  Destination:            u_btn_stop/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.451ns (33.424%)  route 2.891ns (66.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BUTTON1 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON1
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BUTTON1_IBUF_inst/O
                         net (fo=1, routed)           2.891     4.342    u_btn_stop/D[0]
    SLICE_X52Y22         FDCE                                         r  u_btn_stop/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.438     4.779    u_btn_stop/CLK
    SLICE_X52Y22         FDCE                                         r  u_btn_stop/sync_reg[0]/C

Slack:                    inf
  Source:                 BUTTON2
                            (input port)
  Destination:            u_btn_clear/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.451ns (34.048%)  route 2.811ns (65.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BUTTON2 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON2
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BUTTON2_IBUF_inst/O
                         net (fo=1, routed)           2.811     4.262    u_btn_clear/D[0]
    SLICE_X58Y24         FDCE                                         r  u_btn_clear/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.501     4.842    u_btn_clear/CLK
    SLICE_X58Y24         FDCE                                         r  u_btn_clear/sync_reg[0]/C

Slack:                    inf
  Source:                 BUTTON0
                            (input port)
  Destination:            u_btn_start/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.454ns (34.889%)  route 2.713ns (65.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BUTTON0 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON0
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  BUTTON0_IBUF_inst/O
                         net (fo=1, routed)           2.713     4.167    u_btn_start/D[0]
    SLICE_X49Y22         FDCE                                         r  u_btn_start/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.437     4.778    u_btn_start/CLK
    SLICE_X49Y22         FDCE                                         r  u_btn_start/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON0
                            (input port)
  Destination:            u_btn_start/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.222ns (15.559%)  route 1.204ns (84.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BUTTON0 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON0
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BUTTON0_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.426    u_btn_start/D[0]
    SLICE_X49Y22         FDCE                                         r  u_btn_start/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.823     1.950    u_btn_start/CLK
    SLICE_X49Y22         FDCE                                         r  u_btn_start/sync_reg[0]/C

Slack:                    inf
  Source:                 BUTTON1
                            (input port)
  Destination:            u_btn_stop/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.219ns (14.673%)  route 1.276ns (85.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BUTTON1 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BUTTON1_IBUF_inst/O
                         net (fo=1, routed)           1.276     1.495    u_btn_stop/D[0]
    SLICE_X52Y22         FDCE                                         r  u_btn_stop/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.824     1.951    u_btn_stop/CLK
    SLICE_X52Y22         FDCE                                         r  u_btn_stop/sync_reg[0]/C

Slack:                    inf
  Source:                 BUTTON2
                            (input port)
  Destination:            u_btn_clear/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.219ns (14.054%)  route 1.341ns (85.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BUTTON2 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON2
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BUTTON2_IBUF_inst/O
                         net (fo=1, routed)           1.341     1.560    u_btn_clear/D[0]
    SLICE_X58Y24         FDCE                                         r  u_btn_clear/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.848     1.975    u_btn_clear/CLK
    SLICE_X58Y24         FDCE                                         r  u_btn_clear/sync_reg[0]/C

Slack:                    inf
  Source:                 BUTTON3
                            (input port)
  Destination:            u_btn_cd/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.221ns (13.413%)  route 1.424ns (86.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BUTTON3 (IN)
                         net (fo=0)                   0.000     0.000    BUTTON3
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BUTTON3_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.644    u_btn_cd/D[0]
    SLICE_X54Y24         FDCE                                         r  u_btn_cd/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK100MHZ_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.821     1.948    u_btn_cd/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_cd/sync_reg[0]/C





