===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		32768
L1_ASSOC:		8
L1_BLOCKSIZE:		32
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	MSI w/BusUpgr 
TRACE FILE:		canneal.04t.debug
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      2339
2 . number of read misses:                223
3 . number of writes:                     269
4 . number of write misses:               5
5 . total miss rate:                      0.087423
6 . number of writebacks:                 0
7 . number of memory transactions:        228
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              223
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             5
12. number of BusUpgrs issued:            15
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      2341
2 . number of read misses:                231
3 . number of writes:                     229
4 . number of write misses:               4
5 . total miss rate:                      0.091440
6 . number of writebacks:                 0
7 . number of memory transactions:        235
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              231
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             4
12. number of BusUpgrs issued:            23
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      2396
2 . number of read misses:                228
3 . number of writes:                     253
4 . number of write misses:               3
5 . total miss rate:                      0.087203
6 . number of writebacks:                 0
7 . number of memory transactions:        231
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              228
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             3
12. number of BusUpgrs issued:            21
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      1969
2 . number of read misses:                238
3 . number of writes:                     204
4 . number of write misses:               1
5 . total miss rate:                      0.109986
6 . number of writebacks:                 0
7 . number of memory transactions:        239
8 . number of cache-to-cache transfers:   0
9 . number of BusRds issued:              238
10. number of BusWrs issued:              0
11. number of BusRdXs issued:             1
12. number of BusUpgrs issued:            28
