<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-au1x00 › au1000_dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>au1000_dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * BRIEF MODULE DESCRIPTION</span>
<span class="cm"> *	Defines for using and allocating DMA channels on the Alchemy</span>
<span class="cm"> *      Au1x00 MIPS processors.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2000, 2008 MontaVista Software Inc.</span>
<span class="cm"> * Author: MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_AU1000_DMA_H</span>
<span class="cp">#define __ASM_AU1000_DMA_H</span>

<span class="cp">#include &lt;linux/io.h&gt;		</span><span class="cm">/* need byte IO */</span><span class="cp"></span>
<span class="cp">#include &lt;linux/spinlock.h&gt;	</span><span class="cm">/* And spinlocks */</span><span class="cp"></span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#define NUM_AU1000_DMA_CHANNELS	8</span>

<span class="cm">/* DMA Channel Register Offsets */</span>
<span class="cp">#define DMA_MODE_SET		0x00000000</span>
<span class="cp">#define DMA_MODE_READ		DMA_MODE_SET</span>
<span class="cp">#define DMA_MODE_CLEAR		0x00000004</span>
<span class="cm">/* DMA Mode register bits follow */</span>
<span class="cp">#define DMA_DAH_MASK		(0x0f &lt;&lt; 20)</span>
<span class="cp">#define DMA_DID_BIT		16</span>
<span class="cp">#define DMA_DID_MASK		(0x0f &lt;&lt; DMA_DID_BIT)</span>
<span class="cp">#define DMA_DS			(1 &lt;&lt; 15)</span>
<span class="cp">#define DMA_BE			(1 &lt;&lt; 13)</span>
<span class="cp">#define DMA_DR			(1 &lt;&lt; 12)</span>
<span class="cp">#define DMA_TS8 		(1 &lt;&lt; 11)</span>
<span class="cp">#define DMA_DW_BIT		9</span>
<span class="cp">#define DMA_DW_MASK		(0x03 &lt;&lt; DMA_DW_BIT)</span>
<span class="cp">#define DMA_DW8			(0 &lt;&lt; DMA_DW_BIT)</span>
<span class="cp">#define DMA_DW16		(1 &lt;&lt; DMA_DW_BIT)</span>
<span class="cp">#define DMA_DW32		(2 &lt;&lt; DMA_DW_BIT)</span>
<span class="cp">#define DMA_NC			(1 &lt;&lt; 8)</span>
<span class="cp">#define DMA_IE			(1 &lt;&lt; 7)</span>
<span class="cp">#define DMA_HALT		(1 &lt;&lt; 6)</span>
<span class="cp">#define DMA_GO			(1 &lt;&lt; 5)</span>
<span class="cp">#define DMA_AB			(1 &lt;&lt; 4)</span>
<span class="cp">#define DMA_D1			(1 &lt;&lt; 3)</span>
<span class="cp">#define DMA_BE1 		(1 &lt;&lt; 2)</span>
<span class="cp">#define DMA_D0			(1 &lt;&lt; 1)</span>
<span class="cp">#define DMA_BE0 		(1 &lt;&lt; 0)</span>

<span class="cp">#define DMA_PERIPHERAL_ADDR	0x00000008</span>
<span class="cp">#define DMA_BUFFER0_START	0x0000000C</span>
<span class="cp">#define DMA_BUFFER1_START	0x00000014</span>
<span class="cp">#define DMA_BUFFER0_COUNT	0x00000010</span>
<span class="cp">#define DMA_BUFFER1_COUNT	0x00000018</span>
<span class="cp">#define DMA_BAH_BIT	16</span>
<span class="cp">#define DMA_BAH_MASK	(0x0f &lt;&lt; DMA_BAH_BIT)</span>
<span class="cp">#define DMA_COUNT_BIT	0</span>
<span class="cp">#define DMA_COUNT_MASK	(0xffff &lt;&lt; DMA_COUNT_BIT)</span>

<span class="cm">/* DMA Device IDs follow */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">DMA_ID_UART0_TX</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DMA_ID_UART0_RX</span><span class="p">,</span>
	<span class="n">DMA_ID_GP04</span><span class="p">,</span>
	<span class="n">DMA_ID_GP05</span><span class="p">,</span>
	<span class="n">DMA_ID_AC97C_TX</span><span class="p">,</span>
	<span class="n">DMA_ID_AC97C_RX</span><span class="p">,</span>
	<span class="n">DMA_ID_UART3_TX</span><span class="p">,</span>
	<span class="n">DMA_ID_UART3_RX</span><span class="p">,</span>
	<span class="n">DMA_ID_USBDEV_EP0_RX</span><span class="p">,</span>
	<span class="n">DMA_ID_USBDEV_EP0_TX</span><span class="p">,</span>
	<span class="n">DMA_ID_USBDEV_EP2_TX</span><span class="p">,</span>
	<span class="n">DMA_ID_USBDEV_EP3_TX</span><span class="p">,</span>
	<span class="n">DMA_ID_USBDEV_EP4_RX</span><span class="p">,</span>
	<span class="n">DMA_ID_USBDEV_EP5_RX</span><span class="p">,</span>
	<span class="n">DMA_ID_I2S_TX</span><span class="p">,</span>
	<span class="n">DMA_ID_I2S_RX</span><span class="p">,</span>
	<span class="n">DMA_NUM_DEV</span>
<span class="p">};</span>

<span class="cm">/* DMA Device ID&#39;s for 2nd bank (AU1100) follow */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">DMA_ID_SD0_TX</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DMA_ID_SD0_RX</span><span class="p">,</span>
	<span class="n">DMA_ID_SD1_TX</span><span class="p">,</span>
	<span class="n">DMA_ID_SD1_RX</span><span class="p">,</span>
	<span class="n">DMA_NUM_DEV_BANK2</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dma_chan</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">dev_id</span><span class="p">;</span>		<span class="cm">/* this channel is allocated if &gt;= 0, */</span>
				<span class="cm">/* free otherwise */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">io</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dev_str</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">irq_dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fifo_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* These are in arch/mips/au1000/common/dma.c */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">dma_chan</span> <span class="n">au1000_dma_table</span><span class="p">[];</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">request_au1000_dma</span><span class="p">(</span><span class="kt">int</span> <span class="n">dev_id</span><span class="p">,</span>
			      <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dev_str</span><span class="p">,</span>
			      <span class="n">irq_handler_t</span> <span class="n">irqhandler</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">,</span>
			      <span class="kt">void</span> <span class="o">*</span><span class="n">irq_dev_id</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">free_au1000_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">au1000_dma_read_proc</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">char</span> <span class="o">**</span><span class="n">start</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">fpos</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">length</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">eof</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dump_au1000_dma_channel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">spinlock_t</span> <span class="n">au1000_dma_spin_lock</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="nf">get_dma_chan</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmanr</span> <span class="o">&gt;=</span> <span class="n">NUM_AU1000_DMA_CHANNELS</span> <span class="o">||</span>
	    <span class="n">au1000_dma_table</span><span class="p">[</span><span class="n">dmanr</span><span class="p">].</span><span class="n">dev_id</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">au1000_dma_table</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">claim_dma_lock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">au1000_dma_spin_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">release_dma_lock</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">au1000_dma_spin_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set the DMA buffer enable bits in the mode register.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_dma_buffer0</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">DMA_BE0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_dma_buffer1</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">DMA_BE1</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_SET</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_dma_buffers</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">DMA_BE0</span> <span class="o">|</span> <span class="n">DMA_BE1</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">start_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">DMA_GO</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define DMA_HALT_POLL 0x5000</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">halt_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">DMA_GO</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_CLEAR</span><span class="p">);</span>

	<span class="cm">/* Poll the halt bit */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DMA_HALT_POLL</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_READ</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_HALT</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">DMA_HALT_POLL</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;halt_dma: HALT poll expired!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">disable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">halt_dma</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="cm">/* Now we can disable the buffers */</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="o">~</span><span class="n">DMA_GO</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dma_halted</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_READ</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_HALT</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Initialize a DMA channel. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">init_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">disable_dma</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="cm">/* Set device FIFO address */</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">CPHYSADDR</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">fifo_addr</span><span class="p">),</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_PERIPHERAL_ADDR</span><span class="p">);</span>

	<span class="n">mode</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">|</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_id</span> <span class="o">&lt;&lt;</span> <span class="n">DMA_DID_BIT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">mode</span> <span class="o">|=</span> <span class="n">DMA_IE</span><span class="p">;</span>

	<span class="n">au_writel</span><span class="p">(</span><span class="o">~</span><span class="n">mode</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_CLEAR</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">mode</span><span class="p">,</span>  <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set mode for a specific DMA channel</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * set_dma_mode is only allowed to change endianess, direction,</span>
<span class="cm">	 * transfer size, device FIFO width, and coherency settings.</span>
<span class="cm">	 * Make sure anything else is masked off.</span>
<span class="cm">	 */</span>
	<span class="n">mode</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">DMA_BE</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="o">|</span> <span class="n">DMA_TS8</span> <span class="o">|</span> <span class="n">DMA_DW_MASK</span> <span class="o">|</span> <span class="n">DMA_NC</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DMA_BE</span> <span class="o">|</span> <span class="n">DMA_DR</span> <span class="o">|</span> <span class="n">DMA_TS8</span> <span class="o">|</span> <span class="n">DMA_DW_MASK</span> <span class="o">|</span> <span class="n">DMA_NC</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">|=</span> <span class="n">mode</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_dma_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">get_dma_active_buffer</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_READ</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_AB</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set the device FIFO address for a specific DMA channel - only</span>
<span class="cm"> * applicable to GPO4 and GPO5. All the other devices have fixed</span>
<span class="cm"> * FIFO addresses.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_fifo_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_DS</span><span class="p">)</span>	<span class="cm">/* second bank of device IDs */</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_id</span> <span class="o">!=</span> <span class="n">DMA_ID_GP04</span> <span class="o">&amp;&amp;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev_id</span> <span class="o">!=</span> <span class="n">DMA_ID_GP05</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">au_writel</span><span class="p">(</span><span class="n">CPHYSADDR</span><span class="p">(</span><span class="n">a</span><span class="p">),</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_PERIPHERAL_ADDR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Clear the DMA buffer done bits in the mode register.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clear_dma_done0</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">DMA_D0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clear_dma_done1</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">DMA_D1</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_CLEAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This does nothing - not applicable to Au1000 DMA.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">char</span> <span class="n">pagenr</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set Buffer 0 transfer address for specific DMA channel.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_addr0</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER0_START</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set Buffer 1 transfer address for specific DMA channel.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_addr1</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER1_START</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Set Buffer 0 transfer size (max 64k) for a specific DMA channel.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_count0</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">count</span> <span class="o">&amp;=</span> <span class="n">DMA_COUNT_MASK</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER0_COUNT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set Buffer 1 transfer size (max 64k) for a specific DMA channel.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_count1</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">count</span> <span class="o">&amp;=</span> <span class="n">DMA_COUNT_MASK</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER1_COUNT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set both buffer transfer sizes (max 64k) for a specific DMA channel.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dma_count</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">count</span> <span class="o">&amp;=</span> <span class="n">DMA_COUNT_MASK</span><span class="p">;</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER0_COUNT</span><span class="p">);</span>
	<span class="n">au_writel</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_BUFFER1_COUNT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Returns which buffer has its done bit set in the mode register.</span>
<span class="cm"> * Returns -1 if neither or both done bits set.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_dma_buffer_done</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_READ</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DMA_D0</span> <span class="o">|</span> <span class="n">DMA_D1</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Returns the DMA channel&#39;s Buffer Done IRQ number.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">get_dma_done_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Get DMA residue count. Returns the number of _bytes_ left to transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">get_dma_residue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">curBufCntReg</span><span class="p">,</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">get_dma_chan</span><span class="p">(</span><span class="n">dmanr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">curBufCntReg</span> <span class="o">=</span> <span class="p">(</span><span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">DMA_MODE_READ</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_AB</span><span class="p">)</span> <span class="o">?</span>
	    <span class="n">DMA_BUFFER1_COUNT</span> <span class="o">:</span> <span class="n">DMA_BUFFER0_COUNT</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">au_readl</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">io</span> <span class="o">+</span> <span class="n">curBufCntReg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_COUNT_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_DW_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">DMA_DW16</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_DW_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">DMA_DW32</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">&lt;&lt;=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_AU1000_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
