
13. CAN Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d00  08010cd8  08010cd8  00020cd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080129d8  080129d8  000229d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080129e0  080129e0  000229e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080129e4  080129e4  000229e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000000  080129e8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000301e4  2**0
                  CONTENTS
  8 .bss          000073ac  200001e4  200001e4  000301e4  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20007590  20007590  000301e4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 11 .debug_info   000618e9  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b14c  00000000  00000000  00091afd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0001f767  00000000  00000000  0009cc49  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ee8  00000000  00000000  000bc3b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002da8  00000000  00000000  000be298  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00017304  00000000  00000000  000c1040  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000a45f  00000000  00000000  000d8344  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000e27a3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006fdc  00000000  00000000  000e2820  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000084  00000000  00000000  000e97fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000117  00000000  00000000  000e9880  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010cc0 	.word	0x08010cc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08010cc0 	.word	0x08010cc0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb2:	4a0e      	ldr	r2, [pc, #56]	; (8000eec <HAL_InitTick+0x3c>)
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_InitTick+0x40>)
{
 8000eb6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	7818      	ldrb	r0, [r3, #0]
 8000eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ebe:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ec2:	6810      	ldr	r0, [r2, #0]
 8000ec4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec8:	f000 fdda 	bl	8001a80 <HAL_SYSTICK_Config>
 8000ecc:	4604      	mov	r4, r0
 8000ece:	b958      	cbnz	r0, 8000ee8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	2d0f      	cmp	r5, #15
 8000ed2:	d809      	bhi.n	8000ee8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	4629      	mov	r1, r5
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f000 fd90 	bl	8001a00 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <HAL_InitTick+0x44>)
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	601d      	str	r5, [r3, #0]
 8000ee6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ee8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000eea:	bd38      	pop	{r3, r4, r5, pc}
 8000eec:	20000010 	.word	0x20000010
 8000ef0:	20000000 	.word	0x20000000
 8000ef4:	20000004 	.word	0x20000004

08000ef8 <HAL_Init>:
{
 8000ef8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000efa:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <HAL_Init+0x30>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f02:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f0a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f12:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 fd61 	bl	80019dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f7ff ffc8 	bl	8000eb0 <HAL_InitTick>
  HAL_MspInit();
 8000f20:	f00c fd24 	bl	800d96c <HAL_MspInit>
}
 8000f24:	2000      	movs	r0, #0
 8000f26:	bd08      	pop	{r3, pc}
 8000f28:	40023c00 	.word	0x40023c00

08000f2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f2c:	4a03      	ldr	r2, [pc, #12]	; (8000f3c <HAL_IncTick+0x10>)
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <HAL_IncTick+0x14>)
 8000f30:	6811      	ldr	r1, [r2, #0]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	440b      	add	r3, r1
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	200005c8 	.word	0x200005c8
 8000f40:	20000000 	.word	0x20000000

08000f44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f44:	4b01      	ldr	r3, [pc, #4]	; (8000f4c <HAL_GetTick+0x8>)
 8000f46:	6818      	ldr	r0, [r3, #0]
}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	200005c8 	.word	0x200005c8

08000f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f50:	b538      	push	{r3, r4, r5, lr}
 8000f52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f54:	f7ff fff6 	bl	8000f44 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f58:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f5a:	bf1c      	itt	ne
 8000f5c:	4b05      	ldrne	r3, [pc, #20]	; (8000f74 <HAL_Delay+0x24>)
 8000f5e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000f60:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000f62:	bf18      	it	ne
 8000f64:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f66:	f7ff ffed 	bl	8000f44 <HAL_GetTick>
 8000f6a:	1b40      	subs	r0, r0, r5
 8000f6c:	4284      	cmp	r4, r0
 8000f6e:	d8fa      	bhi.n	8000f66 <HAL_Delay+0x16>
  {
  }
}
 8000f70:	bd38      	pop	{r3, r4, r5, pc}
 8000f72:	bf00      	nop
 8000f74:	20000000 	.word	0x20000000

08000f78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f78:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	2800      	cmp	r0, #0
 8000f7e:	f000 8099 	beq.w	80010b4 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f82:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000f84:	b923      	cbnz	r3, 8000f90 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f86:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f88:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f8c:	f00b fc48 	bl	800c820 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f92:	06db      	lsls	r3, r3, #27
 8000f94:	f100 808c 	bmi.w	80010b0 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f9e:	f023 0302 	bic.w	r3, r3, #2
 8000fa2:	f043 0302 	orr.w	r3, r3, #2
 8000fa6:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000fa8:	4b43      	ldr	r3, [pc, #268]	; (80010b8 <HAL_ADC_Init+0x140>)
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000fb0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	6861      	ldr	r1, [r4, #4]
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fba:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fbc:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000fcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000fce:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000fd0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000fd2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000fd6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000fd8:	685a      	ldr	r2, [r3, #4]
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000fde:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000fe0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000fe2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000fe6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000fe8:	689a      	ldr	r2, [r3, #8]
 8000fea:	430a      	orrs	r2, r1
 8000fec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fee:	4933      	ldr	r1, [pc, #204]	; (80010bc <HAL_ADC_Init+0x144>)
 8000ff0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000ff2:	428a      	cmp	r2, r1
 8000ff4:	d050      	beq.n	8001098 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000ff6:	6899      	ldr	r1, [r3, #8]
 8000ff8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000ffc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000ffe:	6899      	ldr	r1, [r3, #8]
 8001000:	430a      	orrs	r2, r1
 8001002:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001004:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001006:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001008:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800100c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800100e:	689a      	ldr	r2, [r3, #8]
 8001010:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001012:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001014:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001016:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001018:	f022 0202 	bic.w	r2, r2, #2
 800101c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001024:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001026:	6a22      	ldr	r2, [r4, #32]
 8001028:	2a00      	cmp	r2, #0
 800102a:	d03d      	beq.n	80010a8 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800102c:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800102e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001034:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001036:	685a      	ldr	r2, [r3, #4]
 8001038:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800103c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	3901      	subs	r1, #1
 8001042:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001046:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800104a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800104c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001050:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001054:	3901      	subs	r1, #1
 8001056:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800105a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800105c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800105e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001060:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001064:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800106c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800106e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001070:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001072:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001076:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001078:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800107a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800107c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001080:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001082:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001084:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001086:	f023 0303 	bic.w	r3, r3, #3
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001090:	2300      	movs	r3, #0
 8001092:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001096:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001098:	689a      	ldr	r2, [r3, #8]
 800109a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800109e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80010a6:	e7b4      	b.n	8001012 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010ae:	e7ca      	b.n	8001046 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 80010b0:	2001      	movs	r0, #1
 80010b2:	e7ed      	b.n	8001090 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 80010b4:	2001      	movs	r0, #1
}
 80010b6:	bd10      	pop	{r4, pc}
 80010b8:	40012300 	.word	0x40012300
 80010bc:	0f000001 	.word	0x0f000001

080010c0 <HAL_ADC_Start_DMA>:
{
 80010c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80010c2:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 80010c4:	2200      	movs	r2, #0
 80010c6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80010c8:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80010cc:	2a01      	cmp	r2, #1
{
 80010ce:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80010d0:	d065      	beq.n	800119e <HAL_ADC_Start_DMA+0xde>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010d2:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 80010d4:	2201      	movs	r2, #1
 80010d6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010da:	68aa      	ldr	r2, [r5, #8]
 80010dc:	07d2      	lsls	r2, r2, #31
 80010de:	d505      	bpl.n	80010ec <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010e0:	68aa      	ldr	r2, [r5, #8]
 80010e2:	07d0      	lsls	r0, r2, #31
 80010e4:	d415      	bmi.n	8001112 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 80010e6:	2000      	movs	r0, #0
}
 80010e8:	b003      	add	sp, #12
 80010ea:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80010ec:	68aa      	ldr	r2, [r5, #8]
 80010ee:	f042 0201 	orr.w	r2, r2, #1
 80010f2:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010f4:	4a2b      	ldr	r2, [pc, #172]	; (80011a4 <HAL_ADC_Start_DMA+0xe4>)
 80010f6:	6810      	ldr	r0, [r2, #0]
 80010f8:	4a2b      	ldr	r2, [pc, #172]	; (80011a8 <HAL_ADC_Start_DMA+0xe8>)
 80010fa:	fbb0 f0f2 	udiv	r0, r0, r2
 80010fe:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001102:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001104:	9a01      	ldr	r2, [sp, #4]
 8001106:	2a00      	cmp	r2, #0
 8001108:	d0ea      	beq.n	80010e0 <HAL_ADC_Start_DMA+0x20>
      counter--;
 800110a:	9a01      	ldr	r2, [sp, #4]
 800110c:	3a01      	subs	r2, #1
 800110e:	9201      	str	r2, [sp, #4]
 8001110:	e7f8      	b.n	8001104 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 8001112:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001114:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001118:	f020 0001 	bic.w	r0, r0, #1
 800111c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001120:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001122:	686a      	ldr	r2, [r5, #4]
 8001124:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001126:	bf41      	itttt	mi
 8001128:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 800112a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800112e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001132:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001134:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001136:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001138:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800113c:	bf1c      	itt	ne
 800113e:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8001140:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001144:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8001146:	2200      	movs	r2, #0
 8001148:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800114c:	4a17      	ldr	r2, [pc, #92]	; (80011ac <HAL_ADC_Start_DMA+0xec>)
 800114e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001150:	4a17      	ldr	r2, [pc, #92]	; (80011b0 <HAL_ADC_Start_DMA+0xf0>)
 8001152:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001154:	4a17      	ldr	r2, [pc, #92]	; (80011b4 <HAL_ADC_Start_DMA+0xf4>)
 8001156:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001158:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800115c:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800115e:	686a      	ldr	r2, [r5, #4]
 8001160:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001164:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001166:	68aa      	ldr	r2, [r5, #8]
 8001168:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800116c:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800116e:	460a      	mov	r2, r1
 8001170:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8001174:	f000 fd40 	bl	8001bf8 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001178:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <HAL_ADC_Start_DMA+0xf8>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f013 0f1f 	tst.w	r3, #31
 8001180:	6823      	ldr	r3, [r4, #0]
 8001182:	d108      	bne.n	8001196 <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001184:	6898      	ldr	r0, [r3, #8]
 8001186:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800118a:	d1ac      	bne.n	80010e6 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800118c:	689a      	ldr	r2, [r3, #8]
 800118e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	e7a8      	b.n	80010e8 <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001196:	4a09      	ldr	r2, [pc, #36]	; (80011bc <HAL_ADC_Start_DMA+0xfc>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d1a4      	bne.n	80010e6 <HAL_ADC_Start_DMA+0x26>
 800119c:	e7f2      	b.n	8001184 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 800119e:	2002      	movs	r0, #2
 80011a0:	e7a2      	b.n	80010e8 <HAL_ADC_Start_DMA+0x28>
 80011a2:	bf00      	nop
 80011a4:	20000010 	.word	0x20000010
 80011a8:	000f4240 	.word	0x000f4240
 80011ac:	080011c3 	.word	0x080011c3
 80011b0:	08001225 	.word	0x08001225
 80011b4:	08001231 	.word	0x08001231
 80011b8:	40012300 	.word	0x40012300
 80011bc:	40012000 	.word	0x40012000

080011c0 <HAL_ADC_ConvCpltCallback>:
 80011c0:	4770      	bx	lr

080011c2 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011c6:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80011ca:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011cc:	d124      	bne.n	8001218 <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011d4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	6891      	ldr	r1, [r2, #8]
 80011da:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 80011de:	d117      	bne.n	8001210 <ADC_DMAConvCplt+0x4e>
 80011e0:	6999      	ldr	r1, [r3, #24]
 80011e2:	b9a9      	cbnz	r1, 8001210 <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011e6:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 80011ea:	d002      	beq.n	80011f2 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011ec:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011ee:	0549      	lsls	r1, r1, #21
 80011f0:	d40e      	bmi.n	8001210 <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011f2:	6851      	ldr	r1, [r2, #4]
 80011f4:	f021 0120 	bic.w	r1, r1, #32
 80011f8:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001200:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001202:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001204:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001206:	bf5e      	ittt	pl
 8001208:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 800120a:	f042 0201 	orrpl.w	r2, r2, #1
 800120e:	641a      	strpl	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ffd5 	bl	80011c0 <HAL_ADC_ConvCpltCallback>
 8001216:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 800121a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800121e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001220:	4718      	bx	r3

08001222 <HAL_ADC_ConvHalfCpltCallback>:
 8001222:	4770      	bx	lr

08001224 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001224:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001226:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001228:	f7ff fffb 	bl	8001222 <HAL_ADC_ConvHalfCpltCallback>
 800122c:	bd08      	pop	{r3, pc}

0800122e <HAL_ADC_ErrorCallback>:
{
 800122e:	4770      	bx	lr

08001230 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001230:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001232:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001234:	2340      	movs	r3, #64	; 0x40
 8001236:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001238:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800123a:	f043 0304 	orr.w	r3, r3, #4
 800123e:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001240:	f7ff fff5 	bl	800122e <HAL_ADC_ErrorCallback>
 8001244:	bd08      	pop	{r3, pc}
	...

08001248 <HAL_ADC_ConfigChannel>:
{
 8001248:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800124a:	2300      	movs	r3, #0
 800124c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800124e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001252:	2b01      	cmp	r3, #1
 8001254:	f000 8083 	beq.w	800135e <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001258:	680d      	ldr	r5, [r1, #0]
 800125a:	6804      	ldr	r4, [r0, #0]
 800125c:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 800125e:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001260:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001262:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001266:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001268:	d92a      	bls.n	80012c0 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800126a:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800126e:	68e7      	ldr	r7, [r4, #12]
 8001270:	3b1e      	subs	r3, #30
 8001272:	f04f 0e07 	mov.w	lr, #7
 8001276:	fa0e fe03 	lsl.w	lr, lr, r3
 800127a:	ea27 070e 	bic.w	r7, r7, lr
 800127e:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001280:	68e7      	ldr	r7, [r4, #12]
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	433b      	orrs	r3, r7
 8001288:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800128a:	684a      	ldr	r2, [r1, #4]
 800128c:	2a06      	cmp	r2, #6
 800128e:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001292:	d825      	bhi.n	80012e0 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001294:	4413      	add	r3, r2
 8001296:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001298:	1f59      	subs	r1, r3, #5
 800129a:	231f      	movs	r3, #31
 800129c:	408b      	lsls	r3, r1
 800129e:	ea27 0303 	bic.w	r3, r7, r3
 80012a2:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80012a6:	fa06 f101 	lsl.w	r1, r6, r1
 80012aa:	4311      	orrs	r1, r2
 80012ac:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012ae:	4b2d      	ldr	r3, [pc, #180]	; (8001364 <HAL_ADC_ConfigChannel+0x11c>)
 80012b0:	429c      	cmp	r4, r3
 80012b2:	d034      	beq.n	800131e <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 80012b4:	2300      	movs	r3, #0
 80012b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80012ba:	4618      	mov	r0, r3
}
 80012bc:	b003      	add	sp, #12
 80012be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012c0:	6927      	ldr	r7, [r4, #16]
 80012c2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80012c6:	f04f 0e07 	mov.w	lr, #7
 80012ca:	fa0e fe03 	lsl.w	lr, lr, r3
 80012ce:	ea27 070e 	bic.w	r7, r7, lr
 80012d2:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012d4:	6927      	ldr	r7, [r4, #16]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	433b      	orrs	r3, r7
 80012dc:	6123      	str	r3, [r4, #16]
 80012de:	e7d4      	b.n	800128a <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 80012e0:	2a0c      	cmp	r2, #12
 80012e2:	d80e      	bhi.n	8001302 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012e4:	4413      	add	r3, r2
 80012e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80012e8:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80012ec:	231f      	movs	r3, #31
 80012ee:	4093      	lsls	r3, r2
 80012f0:	ea21 0303 	bic.w	r3, r1, r3
 80012f4:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80012f8:	fa06 f202 	lsl.w	r2, r6, r2
 80012fc:	431a      	orrs	r2, r3
 80012fe:	6322      	str	r2, [r4, #48]	; 0x30
 8001300:	e7d5      	b.n	80012ae <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001302:	4413      	add	r3, r2
 8001304:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001306:	3b41      	subs	r3, #65	; 0x41
 8001308:	221f      	movs	r2, #31
 800130a:	409a      	lsls	r2, r3
 800130c:	ea21 0202 	bic.w	r2, r1, r2
 8001310:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001312:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001314:	fa06 f103 	lsl.w	r1, r6, r3
 8001318:	4311      	orrs	r1, r2
 800131a:	62e1      	str	r1, [r4, #44]	; 0x2c
 800131c:	e7c7      	b.n	80012ae <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800131e:	2d12      	cmp	r5, #18
 8001320:	d104      	bne.n	800132c <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001322:	4a11      	ldr	r2, [pc, #68]	; (8001368 <HAL_ADC_ConfigChannel+0x120>)
 8001324:	6853      	ldr	r3, [r2, #4]
 8001326:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800132a:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800132c:	f1a5 0310 	sub.w	r3, r5, #16
 8001330:	2b01      	cmp	r3, #1
 8001332:	d8bf      	bhi.n	80012b4 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001334:	4a0c      	ldr	r2, [pc, #48]	; (8001368 <HAL_ADC_ConfigChannel+0x120>)
 8001336:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001338:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800133a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800133e:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001340:	d1b8      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001342:	4b0a      	ldr	r3, [pc, #40]	; (800136c <HAL_ADC_ConfigChannel+0x124>)
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <HAL_ADC_ConfigChannel+0x128>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	fbb3 f2f2 	udiv	r2, r3, r2
 800134c:	230a      	movs	r3, #10
 800134e:	4353      	muls	r3, r2
        counter--;
 8001350:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001352:	9b01      	ldr	r3, [sp, #4]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0ad      	beq.n	80012b4 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8001358:	9b01      	ldr	r3, [sp, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	e7f8      	b.n	8001350 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 800135e:	2002      	movs	r0, #2
 8001360:	e7ac      	b.n	80012bc <HAL_ADC_ConfigChannel+0x74>
 8001362:	bf00      	nop
 8001364:	40012000 	.word	0x40012000
 8001368:	40012300 	.word	0x40012300
 800136c:	20000010 	.word	0x20000010
 8001370:	000f4240 	.word	0x000f4240

08001374 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001374:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 8001376:	4604      	mov	r4, r0
 8001378:	2800      	cmp	r0, #0
 800137a:	d06e      	beq.n	800145a <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 800137c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001380:	b90b      	cbnz	r3, 8001386 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001382:	f00b fb19 	bl	800c9b8 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001386:	6822      	ldr	r2, [r4, #0]
 8001388:	6813      	ldr	r3, [r2, #0]
 800138a:	f023 0302 	bic.w	r3, r3, #2
 800138e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001390:	f7ff fdd8 	bl	8000f44 <HAL_GetTick>
 8001394:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8001396:	6823      	ldr	r3, [r4, #0]
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	0791      	lsls	r1, r2, #30
 800139c:	d451      	bmi.n	8001442 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	f042 0201 	orr.w	r2, r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013a6:	f7ff fdcd 	bl	8000f44 <HAL_GetTick>
 80013aa:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80013ac:	6823      	ldr	r3, [r4, #0]
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	07d2      	lsls	r2, r2, #31
 80013b2:	d554      	bpl.n	800145e <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80013b4:	7e22      	ldrb	r2, [r4, #24]
 80013b6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	bf0c      	ite	eq
 80013bc:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013c0:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80013c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80013c6:	7e62      	ldrb	r2, [r4, #25]
 80013c8:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	bf0c      	ite	eq
 80013ce:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013d2:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80013d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80013d8:	7ea2      	ldrb	r2, [r4, #26]
 80013da:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	bf0c      	ite	eq
 80013e0:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013e4:	f022 0220 	bicne.w	r2, r2, #32
 80013e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80013ea:	7ee2      	ldrb	r2, [r4, #27]
 80013ec:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	bf0c      	ite	eq
 80013f2:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80013f6:	f042 0210 	orrne.w	r2, r2, #16
 80013fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80013fc:	7f22      	ldrb	r2, [r4, #28]
 80013fe:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	bf0c      	ite	eq
 8001404:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001408:	f022 0208 	bicne.w	r2, r2, #8
 800140c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800140e:	7f62      	ldrb	r2, [r4, #29]
 8001410:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	bf0c      	ite	eq
 8001416:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800141a:	f022 0204 	bicne.w	r2, r2, #4
 800141e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001420:	68e1      	ldr	r1, [r4, #12]
 8001422:	68a2      	ldr	r2, [r4, #8]
 8001424:	430a      	orrs	r2, r1
 8001426:	6921      	ldr	r1, [r4, #16]
 8001428:	430a      	orrs	r2, r1
 800142a:	6961      	ldr	r1, [r4, #20]
 800142c:	430a      	orrs	r2, r1
 800142e:	6861      	ldr	r1, [r4, #4]
 8001430:	3901      	subs	r1, #1
 8001432:	430a      	orrs	r2, r1
 8001434:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001436:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001438:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800143a:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800143c:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8001440:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001442:	f7ff fd7f 	bl	8000f44 <HAL_GetTick>
 8001446:	1b40      	subs	r0, r0, r5
 8001448:	280a      	cmp	r0, #10
 800144a:	d9a4      	bls.n	8001396 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800144c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800144e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001452:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001454:	2305      	movs	r3, #5
 8001456:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 800145a:	2001      	movs	r0, #1
}
 800145c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800145e:	f7ff fd71 	bl	8000f44 <HAL_GetTick>
 8001462:	1b40      	subs	r0, r0, r5
 8001464:	280a      	cmp	r0, #10
 8001466:	d9a1      	bls.n	80013ac <HAL_CAN_Init+0x38>
 8001468:	e7f0      	b.n	800144c <HAL_CAN_Init+0xd8>
	...

0800146c <HAL_CAN_ConfigFilter>:
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos = 0U;
  CAN_TypeDef *can_ip = hcan->Instance;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800146c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001470:	2b01      	cmp	r3, #1
{
 8001472:	b530      	push	{r4, r5, lr}
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001474:	d003      	beq.n	800147e <HAL_CAN_ConfigFilter+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001476:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800147a:	2b02      	cmp	r3, #2
 800147c:	d177      	bne.n	800156e <HAL_CAN_ConfigFilter+0x102>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800147e:	4b3f      	ldr	r3, [pc, #252]	; (800157c <HAL_CAN_ConfigFilter+0x110>)
 8001480:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001484:	f042 0201 	orr.w	r2, r2, #1
 8001488:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800148c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001490:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8001494:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001498:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800149c:	6a48      	ldr	r0, [r1, #36]	; 0x24
 800149e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80014a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80014a6:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80014a8:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80014ac:	2401      	movs	r4, #1
 80014ae:	4084      	lsls	r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80014b0:	43e2      	mvns	r2, r4
 80014b2:	4015      	ands	r5, r2
 80014b4:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80014b8:	69cd      	ldr	r5, [r1, #28]
 80014ba:	2d00      	cmp	r5, #0
 80014bc:	d136      	bne.n	800152c <HAL_CAN_ConfigFilter+0xc0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80014be:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80014c2:	4015      	ands	r5, r2
 80014c4:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 80014c8:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80014ca:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80014cc:	888b      	ldrh	r3, [r1, #4]
 80014ce:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80014d2:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80014d6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014da:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014de:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80014e0:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014e2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014e6:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80014ea:	6988      	ldr	r0, [r1, #24]
 80014ec:	4b23      	ldr	r3, [pc, #140]	; (800157c <HAL_CAN_ConfigFilter+0x110>)
 80014ee:	2800      	cmp	r0, #0
 80014f0:	d135      	bne.n	800155e <HAL_CAN_ConfigFilter+0xf2>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80014f2:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80014f6:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80014f8:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80014fc:	6908      	ldr	r0, [r1, #16]
 80014fe:	bb90      	cbnz	r0, 8001566 <HAL_CAN_ConfigFilter+0xfa>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001500:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001504:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001506:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 800150a:	6a0b      	ldr	r3, [r1, #32]
 800150c:	4a1b      	ldr	r2, [pc, #108]	; (800157c <HAL_CAN_ConfigFilter+0x110>)
 800150e:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001510:	bf02      	ittt	eq
 8001512:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 8001516:	4323      	orreq	r3, r4
 8001518:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800151c:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8001520:	f023 0301 	bic.w	r3, r3, #1
 8001524:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001528:	2000      	movs	r0, #0
 800152a:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800152c:	2d01      	cmp	r5, #1
 800152e:	d1dc      	bne.n	80014ea <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001530:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001534:	4325      	orrs	r5, r4
 8001536:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800153a:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800153c:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800153e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001542:	00c3      	lsls	r3, r0, #3
 8001544:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001548:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800154c:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800154e:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001552:	688d      	ldr	r5, [r1, #8]
 8001554:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001558:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 800155c:	e7c5      	b.n	80014ea <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800155e:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8001562:	4320      	orrs	r0, r4
 8001564:	e7c8      	b.n	80014f8 <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001566:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800156a:	4322      	orrs	r2, r4
 800156c:	e7cb      	b.n	8001506 <HAL_CAN_ConfigFilter+0x9a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800156e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001570:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001574:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001576:	2001      	movs	r0, #1
  }
}
 8001578:	bd30      	pop	{r4, r5, pc}
 800157a:	bf00      	nop
 800157c:	40006400 	.word	0x40006400

08001580 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001580:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001582:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001586:	2b01      	cmp	r3, #1
{
 8001588:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 800158a:	d11f      	bne.n	80015cc <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800158c:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 800158e:	2302      	movs	r3, #2
 8001590:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001594:	6813      	ldr	r3, [r2, #0]
 8001596:	f023 0301 	bic.w	r3, r3, #1
 800159a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800159c:	f7ff fcd2 	bl	8000f44 <HAL_GetTick>
 80015a0:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 80015a2:	6823      	ldr	r3, [r4, #0]
 80015a4:	6858      	ldr	r0, [r3, #4]
 80015a6:	f010 0001 	ands.w	r0, r0, #1
 80015aa:	d101      	bne.n	80015b0 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015ac:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80015ae:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015b0:	f7ff fcc8 	bl	8000f44 <HAL_GetTick>
 80015b4:	1b40      	subs	r0, r0, r5
 80015b6:	280a      	cmp	r0, #10
 80015b8:	d9f3      	bls.n	80015a2 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015c0:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80015c2:	2305      	movs	r3, #5
 80015c4:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 80015c8:	2001      	movs	r0, #1
  }
}
 80015ca:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80015cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80015ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015d2:	6243      	str	r3, [r0, #36]	; 0x24
 80015d4:	e7f8      	b.n	80015c8 <HAL_CAN_Start+0x48>

080015d6 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80015d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80015d8:	f890 4020 	ldrb.w	r4, [r0, #32]
 80015dc:	2c01      	cmp	r4, #1
 80015de:	d003      	beq.n	80015e8 <HAL_CAN_AddTxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80015e0:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80015e4:	2c02      	cmp	r4, #2
 80015e6:	d141      	bne.n	800166c <HAL_CAN_AddTxMessage+0x96>
  {
    /* Check that all the Tx mailboxes are not full */
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 80015e8:	6804      	ldr	r4, [r0, #0]
 80015ea:	68a5      	ldr	r5, [r4, #8]
 80015ec:	016f      	lsls	r7, r5, #5
 80015ee:	d405      	bmi.n	80015fc <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 80015f0:	68a5      	ldr	r5, [r4, #8]
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 80015f2:	012e      	lsls	r6, r5, #4
 80015f4:	d402      	bmi.n	80015fc <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET))
 80015f6:	68a5      	ldr	r5, [r4, #8]
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 80015f8:	00ed      	lsls	r5, r5, #3
 80015fa:	d531      	bpl.n	8001660 <HAL_CAN_AddTxMessage+0x8a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80015fc:	68a0      	ldr	r0, [r4, #8]

      /* Store the Tx mailbox */
      *pTxMailbox = 1U << transmitmailbox;
 80015fe:	2501      	movs	r5, #1
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001600:	f3c0 6001 	ubfx	r0, r0, #24, #2
      *pTxMailbox = 1U << transmitmailbox;
 8001604:	4085      	lsls	r5, r0
 8001606:	601d      	str	r5, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001608:	688d      	ldr	r5, [r1, #8]
 800160a:	68cf      	ldr	r7, [r1, #12]
 800160c:	f100 0318 	add.w	r3, r0, #24
 8001610:	bb0d      	cbnz	r5, 8001656 <HAL_CAN_AddTxMessage+0x80>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001612:	680d      	ldr	r5, [r1, #0]
 8001614:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
                                                           pHeader->RTR);
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001618:	011b      	lsls	r3, r3, #4
 800161a:	0100      	lsls	r0, r0, #4
 800161c:	50e5      	str	r5, [r4, r3]
 800161e:	1823      	adds	r3, r4, r0
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001620:	690d      	ldr	r5, [r1, #16]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001622:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001624:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001628:	2901      	cmp	r1, #1
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800162a:	bf02      	ittt	eq
 800162c:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8001630:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8001634:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001638:	4404      	add	r4, r0
 800163a:	6851      	ldr	r1, [r2, #4]
 800163c:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001640:	6812      	ldr	r2, [r2, #0]
 8001642:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001646:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800164a:	f042 0201 	orr.w	r2, r2, #1
 800164e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 8001652:	2000      	movs	r0, #0
 8001654:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001656:	684e      	ldr	r6, [r1, #4]
                                                           pHeader->IDE |
 8001658:	433d      	orrs	r5, r7
 800165a:	ea45 05c6 	orr.w	r5, r5, r6, lsl #3
 800165e:	e7db      	b.n	8001618 <HAL_CAN_AddTxMessage+0x42>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001660:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001662:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001666:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001668:	2001      	movs	r0, #1
  }
}
 800166a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800166c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800166e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001672:	e7f8      	b.n	8001666 <HAL_CAN_AddTxMessage+0x90>

08001674 <HAL_CAN_GetTxMailboxesFreeLevel>:
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
  uint32_t freelevel = 0U;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001674:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d003      	beq.n	8001684 <HAL_CAN_GetTxMailboxesFreeLevel+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 800167c:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001680:	2b02      	cmp	r3, #2
 8001682:	d10c      	bne.n	800169e <HAL_CAN_GetTxMailboxesFreeLevel+0x2a>
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != RESET)
 8001684:	6803      	ldr	r3, [r0, #0]
 8001686:	6898      	ldr	r0, [r3, #8]
    {
      freelevel++;
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET)
 8001688:	689a      	ldr	r2, [r3, #8]
    {
      freelevel++;
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET)
 800168a:	689b      	ldr	r3, [r3, #8]
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET)
 800168c:	0112      	lsls	r2, r2, #4
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != RESET)
 800168e:	f3c0 6080 	ubfx	r0, r0, #26, #1
      freelevel++;
 8001692:	bf48      	it	mi
 8001694:	3001      	addmi	r0, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET)
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	d502      	bpl.n	80016a0 <HAL_CAN_GetTxMailboxesFreeLevel+0x2c>
    {
      freelevel++;
 800169a:	3001      	adds	r0, #1
 800169c:	4770      	bx	lr
  uint32_t freelevel = 0U;
 800169e:	2000      	movs	r0, #0
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
}
 80016a0:	4770      	bx	lr

080016a2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80016a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80016a4:	f890 4020 	ldrb.w	r4, [r0, #32]
 80016a8:	2c01      	cmp	r4, #1
 80016aa:	d003      	beq.n	80016b4 <HAL_CAN_GetRxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80016ac:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80016b0:	2c02      	cmp	r4, #2
 80016b2:	d170      	bne.n	8001796 <HAL_CAN_GetRxMessage+0xf4>
 80016b4:	6806      	ldr	r6, [r0, #0]
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80016b6:	b941      	cbnz	r1, 80016ca <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == RESET)
 80016b8:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 80016ba:	07a4      	lsls	r4, r4, #30
 80016bc:	d109      	bne.n	80016d2 <HAL_CAN_GetRxMessage+0x30>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016be:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80016c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016c4:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80016c6:	2001      	movs	r0, #1
 80016c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 80016ca:	2901      	cmp	r1, #1
 80016cc:	d101      	bne.n	80016d2 <HAL_CAN_GetRxMessage+0x30>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 80016ce:	6934      	ldr	r4, [r6, #16]
 80016d0:	e7f3      	b.n	80016ba <HAL_CAN_GetRxMessage+0x18>
 80016d2:	010c      	lsls	r4, r1, #4
 80016d4:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80016d6:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80016da:	f007 0704 	and.w	r7, r7, #4
 80016de:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80016e0:	2f00      	cmp	r7, #0
 80016e2:	d14b      	bne.n	800177c <HAL_CAN_GetRxMessage+0xda>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80016e4:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80016e8:	0d7f      	lsrs	r7, r7, #21
 80016ea:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80016ec:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80016f0:	f3c7 0740 	ubfx	r7, r7, #1, #1
 80016f4:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80016f6:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 80016fa:	f007 070f 	and.w	r7, r7, #15
 80016fe:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001700:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001704:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 8001708:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800170a:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800170e:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001710:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001712:	6155      	str	r5, [r2, #20]
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 8001714:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8001718:	701a      	strb	r2, [r3, #0]
    aData[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos;
 800171a:	6802      	ldr	r2, [r0, #0]
 800171c:	4422      	add	r2, r4
 800171e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001722:	0a12      	lsrs	r2, r2, #8
 8001724:	705a      	strb	r2, [r3, #1]
    aData[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos;
 8001726:	6802      	ldr	r2, [r0, #0]
 8001728:	4422      	add	r2, r4
 800172a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800172e:	0c12      	lsrs	r2, r2, #16
 8001730:	709a      	strb	r2, [r3, #2]
    aData[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos;
 8001732:	6802      	ldr	r2, [r0, #0]
 8001734:	4422      	add	r2, r4
 8001736:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800173a:	0e12      	lsrs	r2, r2, #24
 800173c:	70da      	strb	r2, [r3, #3]
    aData[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos;
 800173e:	6802      	ldr	r2, [r0, #0]
 8001740:	4422      	add	r2, r4
 8001742:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001746:	711a      	strb	r2, [r3, #4]
    aData[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos;
 8001748:	6802      	ldr	r2, [r0, #0]
 800174a:	4422      	add	r2, r4
 800174c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001750:	0a12      	lsrs	r2, r2, #8
 8001752:	715a      	strb	r2, [r3, #5]
    aData[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos;
 8001754:	6802      	ldr	r2, [r0, #0]
 8001756:	4422      	add	r2, r4
 8001758:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800175c:	0c12      	lsrs	r2, r2, #16
 800175e:	719a      	strb	r2, [r3, #6]
    aData[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos;
 8001760:	6802      	ldr	r2, [r0, #0]
 8001762:	4414      	add	r4, r2
 8001764:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001768:	0e12      	lsrs	r2, r2, #24
 800176a:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800176c:	b959      	cbnz	r1, 8001786 <HAL_CAN_GetRxMessage+0xe4>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800176e:	6802      	ldr	r2, [r0, #0]
 8001770:	68d3      	ldr	r3, [r2, #12]
 8001772:	f043 0320 	orr.w	r3, r3, #32
 8001776:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8001778:	2000      	movs	r0, #0
  }
}
 800177a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800177c:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8001780:	08ff      	lsrs	r7, r7, #3
 8001782:	6057      	str	r7, [r2, #4]
 8001784:	e7b2      	b.n	80016ec <HAL_CAN_GetRxMessage+0x4a>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 8001786:	2901      	cmp	r1, #1
 8001788:	d1f6      	bne.n	8001778 <HAL_CAN_GetRxMessage+0xd6>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800178a:	6802      	ldr	r2, [r0, #0]
 800178c:	6913      	ldr	r3, [r2, #16]
 800178e:	f043 0320 	orr.w	r3, r3, #32
 8001792:	6113      	str	r3, [r2, #16]
 8001794:	e7f0      	b.n	8001778 <HAL_CAN_GetRxMessage+0xd6>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001796:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800179c:	e792      	b.n	80016c4 <HAL_CAN_GetRxMessage+0x22>

0800179e <HAL_CAN_ActivateNotification>:
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800179e:	f890 3020 	ldrb.w	r3, [r0, #32]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d003      	beq.n	80017ae <HAL_CAN_ActivateNotification+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80017a6:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d105      	bne.n	80017ba <HAL_CAN_ActivateNotification+0x1c>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80017ae:	6802      	ldr	r2, [r0, #0]
 80017b0:	6953      	ldr	r3, [r2, #20]
 80017b2:	4319      	orrs	r1, r3
 80017b4:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 80017b6:	2000      	movs	r0, #0
 80017b8:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80017bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017c0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80017c2:	2001      	movs	r0, #1
  }
}
 80017c4:	4770      	bx	lr

080017c6 <HAL_CAN_TxMailbox0CompleteCallback>:
 80017c6:	4770      	bx	lr

080017c8 <HAL_CAN_TxMailbox1CompleteCallback>:
 80017c8:	4770      	bx	lr

080017ca <HAL_CAN_TxMailbox2CompleteCallback>:
 80017ca:	4770      	bx	lr

080017cc <HAL_CAN_TxMailbox0AbortCallback>:
 80017cc:	4770      	bx	lr

080017ce <HAL_CAN_TxMailbox1AbortCallback>:
 80017ce:	4770      	bx	lr

080017d0 <HAL_CAN_TxMailbox2AbortCallback>:
 80017d0:	4770      	bx	lr

080017d2 <HAL_CAN_RxFifo0FullCallback>:
 80017d2:	4770      	bx	lr

080017d4 <HAL_CAN_RxFifo1MsgPendingCallback>:
 80017d4:	4770      	bx	lr

080017d6 <HAL_CAN_RxFifo1FullCallback>:
 80017d6:	4770      	bx	lr

080017d8 <HAL_CAN_SleepCallback>:
 80017d8:	4770      	bx	lr

080017da <HAL_CAN_WakeUpFromRxMsgCallback>:
 80017da:	4770      	bx	lr

080017dc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80017dc:	4770      	bx	lr

080017de <HAL_CAN_IRQHandler>:
{
 80017de:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80017e2:	6803      	ldr	r3, [r0, #0]
 80017e4:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80017e6:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80017ea:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80017ec:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80017f0:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80017f4:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80017f8:	f016 0401 	ands.w	r4, r6, #1
{
 80017fc:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80017fe:	d022      	beq.n	8001846 <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 8001800:	f017 0401 	ands.w	r4, r7, #1
 8001804:	d007      	beq.n	8001816 <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001806:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8001808:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800180a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 800180c:	f140 80a3 	bpl.w	8001956 <HAL_CAN_IRQHandler+0x178>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001810:	f7ff ffd9 	bl	80017c6 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001814:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8001816:	05fb      	lsls	r3, r7, #23
 8001818:	d509      	bpl.n	800182e <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800181a:	682b      	ldr	r3, [r5, #0]
 800181c:	f44f 7280 	mov.w	r2, #256	; 0x100
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8001820:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001822:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 8001824:	f140 80a5 	bpl.w	8001972 <HAL_CAN_IRQHandler+0x194>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001828:	4628      	mov	r0, r5
 800182a:	f7ff ffcd 	bl	80017c8 <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 800182e:	03fb      	lsls	r3, r7, #15
 8001830:	d509      	bpl.n	8001846 <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001832:	682b      	ldr	r3, [r5, #0]
 8001834:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8001838:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800183a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 800183c:	f140 80a7 	bpl.w	800198e <HAL_CAN_IRQHandler+0x1b0>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001840:	4628      	mov	r0, r5
 8001842:	f7ff ffc2 	bl	80017ca <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 8001846:	0733      	lsls	r3, r6, #28
 8001848:	d507      	bpl.n	800185a <HAL_CAN_IRQHandler+0x7c>
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 800184a:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800184e:	bf1f      	itttt	ne
 8001850:	682b      	ldrne	r3, [r5, #0]
 8001852:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001854:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001858:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 800185a:	0777      	lsls	r7, r6, #29
 800185c:	d508      	bpl.n	8001870 <HAL_CAN_IRQHandler+0x92>
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 800185e:	f01b 0f08 	tst.w	fp, #8
 8001862:	d005      	beq.n	8001870 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001864:	682b      	ldr	r3, [r5, #0]
 8001866:	2208      	movs	r2, #8
 8001868:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800186a:	4628      	mov	r0, r5
 800186c:	f7ff ffb1 	bl	80017d2 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8001870:	07b0      	lsls	r0, r6, #30
 8001872:	d506      	bpl.n	8001882 <HAL_CAN_IRQHandler+0xa4>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 8001874:	682b      	ldr	r3, [r5, #0]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0799      	lsls	r1, r3, #30
 800187a:	d002      	beq.n	8001882 <HAL_CAN_IRQHandler+0xa4>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800187c:	4628      	mov	r0, r5
 800187e:	f00b fea5 	bl	800d5cc <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8001882:	0672      	lsls	r2, r6, #25
 8001884:	d507      	bpl.n	8001896 <HAL_CAN_IRQHandler+0xb8>
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 8001886:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800188a:	bf1f      	itttt	ne
 800188c:	682b      	ldrne	r3, [r5, #0]
 800188e:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001890:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001894:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8001896:	06b3      	lsls	r3, r6, #26
 8001898:	d508      	bpl.n	80018ac <HAL_CAN_IRQHandler+0xce>
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 800189a:	f01a 0f08 	tst.w	sl, #8
 800189e:	d005      	beq.n	80018ac <HAL_CAN_IRQHandler+0xce>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80018a0:	682b      	ldr	r3, [r5, #0]
 80018a2:	2208      	movs	r2, #8
 80018a4:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80018a6:	4628      	mov	r0, r5
 80018a8:	f7ff ff95 	bl	80017d6 <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 80018ac:	06f7      	lsls	r7, r6, #27
 80018ae:	d506      	bpl.n	80018be <HAL_CAN_IRQHandler+0xe0>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 80018b0:	682b      	ldr	r3, [r5, #0]
 80018b2:	691b      	ldr	r3, [r3, #16]
 80018b4:	0798      	lsls	r0, r3, #30
 80018b6:	d002      	beq.n	80018be <HAL_CAN_IRQHandler+0xe0>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80018b8:	4628      	mov	r0, r5
 80018ba:	f7ff ff8b 	bl	80017d4 <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 80018be:	03b1      	lsls	r1, r6, #14
 80018c0:	d508      	bpl.n	80018d4 <HAL_CAN_IRQHandler+0xf6>
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 80018c2:	f019 0f10 	tst.w	r9, #16
 80018c6:	d005      	beq.n	80018d4 <HAL_CAN_IRQHandler+0xf6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80018c8:	682b      	ldr	r3, [r5, #0]
 80018ca:	2210      	movs	r2, #16
 80018cc:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80018ce:	4628      	mov	r0, r5
 80018d0:	f7ff ff82 	bl	80017d8 <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 80018d4:	03f2      	lsls	r2, r6, #15
 80018d6:	d508      	bpl.n	80018ea <HAL_CAN_IRQHandler+0x10c>
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 80018d8:	f019 0f08 	tst.w	r9, #8
 80018dc:	d005      	beq.n	80018ea <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80018de:	682b      	ldr	r3, [r5, #0]
 80018e0:	2208      	movs	r2, #8
 80018e2:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80018e4:	4628      	mov	r0, r5
 80018e6:	f7ff ff78 	bl	80017da <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != RESET)
 80018ea:	0433      	lsls	r3, r6, #16
 80018ec:	d52a      	bpl.n	8001944 <HAL_CAN_IRQHandler+0x166>
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 80018ee:	f019 0f04 	tst.w	r9, #4
 80018f2:	682a      	ldr	r2, [r5, #0]
 80018f4:	d024      	beq.n	8001940 <HAL_CAN_IRQHandler+0x162>
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 80018f6:	05f7      	lsls	r7, r6, #23
 80018f8:	d504      	bpl.n	8001904 <HAL_CAN_IRQHandler+0x126>
 80018fa:	f018 0f01 	tst.w	r8, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80018fe:	bf18      	it	ne
 8001900:	f044 0401 	orrne.w	r4, r4, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8001904:	05b0      	lsls	r0, r6, #22
 8001906:	d504      	bpl.n	8001912 <HAL_CAN_IRQHandler+0x134>
 8001908:	f018 0f02 	tst.w	r8, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 800190c:	bf18      	it	ne
 800190e:	f044 0402 	orrne.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001912:	0571      	lsls	r1, r6, #21
 8001914:	d504      	bpl.n	8001920 <HAL_CAN_IRQHandler+0x142>
 8001916:	f018 0f04 	tst.w	r8, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 800191a:	bf18      	it	ne
 800191c:	f044 0404 	orrne.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001920:	0533      	lsls	r3, r6, #20
 8001922:	d50d      	bpl.n	8001940 <HAL_CAN_IRQHandler+0x162>
 8001924:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8001928:	d00a      	beq.n	8001940 <HAL_CAN_IRQHandler+0x162>
        switch (esrflags & CAN_ESR_LEC)
 800192a:	2b30      	cmp	r3, #48	; 0x30
 800192c:	d04c      	beq.n	80019c8 <HAL_CAN_IRQHandler+0x1ea>
 800192e:	d83c      	bhi.n	80019aa <HAL_CAN_IRQHandler+0x1cc>
 8001930:	2b10      	cmp	r3, #16
 8001932:	d043      	beq.n	80019bc <HAL_CAN_IRQHandler+0x1de>
 8001934:	2b20      	cmp	r3, #32
 8001936:	d044      	beq.n	80019c2 <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001938:	6993      	ldr	r3, [r2, #24]
 800193a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800193e:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001940:	2304      	movs	r3, #4
 8001942:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001944:	b12c      	cbz	r4, 8001952 <HAL_CAN_IRQHandler+0x174>
    hcan->ErrorCode |= errorcode;
 8001946:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001948:	431c      	orrs	r4, r3
 800194a:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 800194c:	4628      	mov	r0, r5
 800194e:	f7ff ff45 	bl	80017dc <HAL_CAN_ErrorCallback>
 8001952:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8001956:	077a      	lsls	r2, r7, #29
 8001958:	d405      	bmi.n	8001966 <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 800195a:	f017 0408 	ands.w	r4, r7, #8
 800195e:	d105      	bne.n	800196c <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001960:	f7ff ff34 	bl	80017cc <HAL_CAN_TxMailbox0AbortCallback>
 8001964:	e757      	b.n	8001816 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001966:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800196a:	e754      	b.n	8001816 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800196c:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8001970:	e751      	b.n	8001816 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 8001972:	0579      	lsls	r1, r7, #21
 8001974:	d502      	bpl.n	800197c <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001976:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800197a:	e758      	b.n	800182e <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 800197c:	053a      	lsls	r2, r7, #20
 800197e:	d502      	bpl.n	8001986 <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001980:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001984:	e753      	b.n	800182e <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001986:	4628      	mov	r0, r5
 8001988:	f7ff ff21 	bl	80017ce <HAL_CAN_TxMailbox1AbortCallback>
 800198c:	e74f      	b.n	800182e <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 800198e:	0379      	lsls	r1, r7, #13
 8001990:	d502      	bpl.n	8001998 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001992:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8001996:	e756      	b.n	8001846 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8001998:	033a      	lsls	r2, r7, #12
 800199a:	d502      	bpl.n	80019a2 <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800199c:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 80019a0:	e751      	b.n	8001846 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80019a2:	4628      	mov	r0, r5
 80019a4:	f7ff ff14 	bl	80017d0 <HAL_CAN_TxMailbox2AbortCallback>
 80019a8:	e74d      	b.n	8001846 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 80019aa:	2b50      	cmp	r3, #80	; 0x50
 80019ac:	d00f      	beq.n	80019ce <HAL_CAN_IRQHandler+0x1f0>
 80019ae:	2b60      	cmp	r3, #96	; 0x60
 80019b0:	d010      	beq.n	80019d4 <HAL_CAN_IRQHandler+0x1f6>
 80019b2:	2b40      	cmp	r3, #64	; 0x40
 80019b4:	d1c0      	bne.n	8001938 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 80019b6:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 80019ba:	e7bd      	b.n	8001938 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 80019bc:	f044 0408 	orr.w	r4, r4, #8
            break;
 80019c0:	e7ba      	b.n	8001938 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80019c2:	f044 0410 	orr.w	r4, r4, #16
            break;
 80019c6:	e7b7      	b.n	8001938 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80019c8:	f044 0420 	orr.w	r4, r4, #32
            break;
 80019cc:	e7b4      	b.n	8001938 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 80019ce:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 80019d2:	e7b1      	b.n	8001938 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80019d4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 80019d8:	e7ae      	b.n	8001938 <HAL_CAN_IRQHandler+0x15a>
	...

080019dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019dc:	4a07      	ldr	r2, [pc, #28]	; (80019fc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80019de:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019e4:	041b      	lsls	r3, r3, #16
 80019e6:	0c1b      	lsrs	r3, r3, #16
 80019e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80019ec:	0200      	lsls	r0, r0, #8
 80019ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80019f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80019f8:	60d3      	str	r3, [r2, #12]
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b17      	ldr	r3, [pc, #92]	; (8001a60 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a02:	b530      	push	{r4, r5, lr}
 8001a04:	68dc      	ldr	r4, [r3, #12]
 8001a06:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a0a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a10:	2b04      	cmp	r3, #4
 8001a12:	bf28      	it	cs
 8001a14:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a16:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	f04f 0501 	mov.w	r5, #1
 8001a1c:	fa05 f303 	lsl.w	r3, r5, r3
 8001a20:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a24:	bf8c      	ite	hi
 8001a26:	3c03      	subhi	r4, #3
 8001a28:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2a:	4019      	ands	r1, r3
 8001a2c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2e:	fa05 f404 	lsl.w	r4, r5, r4
 8001a32:	3c01      	subs	r4, #1
 8001a34:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001a36:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a38:	ea42 0201 	orr.w	r2, r2, r1
 8001a3c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a40:	bfaf      	iteee	ge
 8001a42:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a46:	f000 000f 	andlt.w	r0, r0, #15
 8001a4a:	4b06      	ldrlt	r3, [pc, #24]	; (8001a64 <HAL_NVIC_SetPriority+0x64>)
 8001a4c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4e:	bfa5      	ittet	ge
 8001a50:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001a54:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a56:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a58:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001a5c:	bd30      	pop	{r4, r5, pc}
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00
 8001a64:	e000ed14 	.word	0xe000ed14

08001a68 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a68:	0942      	lsrs	r2, r0, #5
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	f000 001f 	and.w	r0, r0, #31
 8001a70:	fa03 f000 	lsl.w	r0, r3, r0
 8001a74:	4b01      	ldr	r3, [pc, #4]	; (8001a7c <HAL_NVIC_EnableIRQ+0x14>)
 8001a76:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001a7a:	4770      	bx	lr
 8001a7c:	e000e100 	.word	0xe000e100

08001a80 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a80:	3801      	subs	r0, #1
 8001a82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001a86:	d20a      	bcs.n	8001a9e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8a:	4a07      	ldr	r2, [pc, #28]	; (8001aa8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a8c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8e:	21f0      	movs	r1, #240	; 0xf0
 8001a90:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a94:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a96:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001a9e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	e000e010 	.word	0xe000e010
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001aac:	4b04      	ldr	r3, [pc, #16]	; (8001ac0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001aae:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001ab0:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001ab2:	bf0c      	ite	eq
 8001ab4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001ab8:	f022 0204 	bicne.w	r2, r2, #4
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	4770      	bx	lr
 8001ac0:	e000e010 	.word	0xe000e010

08001ac4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001ac4:	4770      	bx	lr

08001ac6 <HAL_SYSTICK_IRQHandler>:
{
 8001ac6:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001ac8:	f7ff fffc 	bl	8001ac4 <HAL_SYSTICK_Callback>
 8001acc:	bd08      	pop	{r3, pc}
	...

08001ad0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ad0:	6803      	ldr	r3, [r0, #0]
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ad8:	f023 0303 	bic.w	r3, r3, #3
 8001adc:	2118      	movs	r1, #24
 8001ade:	3a10      	subs	r2, #16
 8001ae0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ae4:	4904      	ldr	r1, [pc, #16]	; (8001af8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8001ae6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ae8:	bf88      	it	hi
 8001aea:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001aec:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001aee:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001af0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8001af2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	08010cec 	.word	0x08010cec

08001afc <HAL_DMA_Init>:
{
 8001afc:	b570      	push	{r4, r5, r6, lr}
 8001afe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001b00:	f7ff fa20 	bl	8000f44 <HAL_GetTick>
 8001b04:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001b06:	2c00      	cmp	r4, #0
 8001b08:	d071      	beq.n	8001bee <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001b10:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b12:	2302      	movs	r3, #2
 8001b14:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001b18:	6813      	ldr	r3, [r2, #0]
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b20:	6821      	ldr	r1, [r4, #0]
 8001b22:	680b      	ldr	r3, [r1, #0]
 8001b24:	07d8      	lsls	r0, r3, #31
 8001b26:	d43c      	bmi.n	8001ba2 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8001b28:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b2a:	4d32      	ldr	r5, [pc, #200]	; (8001bf4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b2c:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b2e:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b30:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b32:	68a3      	ldr	r3, [r4, #8]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	68e2      	ldr	r2, [r4, #12]
 8001b38:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b3a:	6922      	ldr	r2, [r4, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	6962      	ldr	r2, [r4, #20]
 8001b40:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b42:	69e2      	ldr	r2, [r4, #28]
 8001b44:	4303      	orrs	r3, r0
 8001b46:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b48:	6a22      	ldr	r2, [r4, #32]
 8001b4a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b4c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b4e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b50:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b54:	bf01      	itttt	eq
 8001b56:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001b58:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8001b5a:	4335      	orreq	r5, r6
 8001b5c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001b5e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001b60:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b62:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b64:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001b68:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b6c:	d10b      	bne.n	8001b86 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8001b6e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b70:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001b72:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b74:	b13d      	cbz	r5, 8001b86 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b76:	b9f8      	cbnz	r0, 8001bb8 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001b78:	2a01      	cmp	r2, #1
 8001b7a:	d02d      	beq.n	8001bd8 <HAL_DMA_Init+0xdc>
 8001b7c:	d301      	bcc.n	8001b82 <HAL_DMA_Init+0x86>
 8001b7e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b80:	d101      	bne.n	8001b86 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b82:	01ea      	lsls	r2, r5, #7
 8001b84:	d42b      	bmi.n	8001bde <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001b86:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b88:	4620      	mov	r0, r4
 8001b8a:	f7ff ffa1 	bl	8001ad0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b8e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b90:	233f      	movs	r3, #63	; 0x3f
 8001b92:	4093      	lsls	r3, r2
 8001b94:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b96:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001b98:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b9a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001b9c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001ba0:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ba2:	f7ff f9cf 	bl	8000f44 <HAL_GetTick>
 8001ba6:	1b40      	subs	r0, r0, r5
 8001ba8:	2805      	cmp	r0, #5
 8001baa:	d9b9      	bls.n	8001b20 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bac:	2320      	movs	r3, #32
 8001bae:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bb0:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001bb2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001bb6:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001bb8:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001bbc:	d113      	bne.n	8001be6 <HAL_DMA_Init+0xea>
    switch (tmp)
 8001bbe:	2a03      	cmp	r2, #3
 8001bc0:	d8e1      	bhi.n	8001b86 <HAL_DMA_Init+0x8a>
 8001bc2:	a001      	add	r0, pc, #4	; (adr r0, 8001bc8 <HAL_DMA_Init+0xcc>)
 8001bc4:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001bc8:	08001bdf 	.word	0x08001bdf
 8001bcc:	08001b83 	.word	0x08001b83
 8001bd0:	08001bdf 	.word	0x08001bdf
 8001bd4:	08001bd9 	.word	0x08001bd9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001bd8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001bdc:	d1d3      	bne.n	8001b86 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bde:	2340      	movs	r3, #64	; 0x40
 8001be0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001be2:	2001      	movs	r0, #1
 8001be4:	e7e5      	b.n	8001bb2 <HAL_DMA_Init+0xb6>
    switch (tmp)
 8001be6:	2a02      	cmp	r2, #2
 8001be8:	d9f9      	bls.n	8001bde <HAL_DMA_Init+0xe2>
 8001bea:	2a03      	cmp	r2, #3
 8001bec:	e7c8      	b.n	8001b80 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8001bee:	2001      	movs	r0, #1
 8001bf0:	bd70      	pop	{r4, r5, r6, pc}
 8001bf2:	bf00      	nop
 8001bf4:	f010803f 	.word	0xf010803f

08001bf8 <HAL_DMA_Start_IT>:
{
 8001bf8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001bfa:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001bfe:	2c01      	cmp	r4, #1
 8001c00:	d036      	beq.n	8001c70 <HAL_DMA_Start_IT+0x78>
 8001c02:	2401      	movs	r4, #1
 8001c04:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c08:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c0c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c0e:	2c01      	cmp	r4, #1
 8001c10:	f04f 0500 	mov.w	r5, #0
 8001c14:	f04f 0402 	mov.w	r4, #2
 8001c18:	d128      	bne.n	8001c6c <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c1a:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001c1e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c20:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001c22:	6825      	ldr	r5, [r4, #0]
 8001c24:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001c28:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001c2a:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c2c:	6883      	ldr	r3, [r0, #8]
 8001c2e:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001c30:	bf0e      	itee	eq
 8001c32:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001c34:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001c36:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c38:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001c3a:	bf08      	it	eq
 8001c3c:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c3e:	233f      	movs	r3, #63	; 0x3f
 8001c40:	4093      	lsls	r3, r2
 8001c42:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c44:	6823      	ldr	r3, [r4, #0]
 8001c46:	f043 0316 	orr.w	r3, r3, #22
 8001c4a:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001c4c:	6963      	ldr	r3, [r4, #20]
 8001c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c52:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001c54:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001c56:	b11b      	cbz	r3, 8001c60 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	f043 0308 	orr.w	r3, r3, #8
 8001c5e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c68:	2000      	movs	r0, #0
 8001c6a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001c6c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001c70:	2002      	movs	r0, #2
}
 8001c72:	bd70      	pop	{r4, r5, r6, pc}

08001c74 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c74:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d003      	beq.n	8001c84 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c7c:	2380      	movs	r3, #128	; 0x80
 8001c7e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001c80:	2001      	movs	r0, #1
 8001c82:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001c84:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c86:	2305      	movs	r3, #5
 8001c88:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001c8c:	6813      	ldr	r3, [r2, #0]
 8001c8e:	f023 0301 	bic.w	r3, r3, #1
 8001c92:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001c94:	2000      	movs	r0, #0
}
 8001c96:	4770      	bx	lr

08001c98 <HAL_DMA_IRQHandler>:
{
 8001c98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c9e:	4b5a      	ldr	r3, [pc, #360]	; (8001e08 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ca0:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ca2:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001ca6:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca8:	2208      	movs	r2, #8
 8001caa:	409a      	lsls	r2, r3
 8001cac:	4216      	tst	r6, r2
{
 8001cae:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cb0:	d00c      	beq.n	8001ccc <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cb2:	6801      	ldr	r1, [r0, #0]
 8001cb4:	6808      	ldr	r0, [r1, #0]
 8001cb6:	0740      	lsls	r0, r0, #29
 8001cb8:	d508      	bpl.n	8001ccc <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cba:	6808      	ldr	r0, [r1, #0]
 8001cbc:	f020 0004 	bic.w	r0, r0, #4
 8001cc0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cc2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001cc4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001cc6:	f042 0201 	orr.w	r2, r2, #1
 8001cca:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	4216      	tst	r6, r2
 8001cd2:	d008      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cd4:	6821      	ldr	r1, [r4, #0]
 8001cd6:	6949      	ldr	r1, [r1, #20]
 8001cd8:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cda:	bf41      	itttt	mi
 8001cdc:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cde:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001ce0:	f042 0202 	orrmi.w	r2, r2, #2
 8001ce4:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	409a      	lsls	r2, r3
 8001cea:	4216      	tst	r6, r2
 8001cec:	d008      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001cee:	6821      	ldr	r1, [r4, #0]
 8001cf0:	6809      	ldr	r1, [r1, #0]
 8001cf2:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001cf4:	bf41      	itttt	mi
 8001cf6:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001cf8:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001cfa:	f042 0204 	orrmi.w	r2, r2, #4
 8001cfe:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d00:	2210      	movs	r2, #16
 8001d02:	409a      	lsls	r2, r3
 8001d04:	4216      	tst	r6, r2
 8001d06:	d010      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d08:	6823      	ldr	r3, [r4, #0]
 8001d0a:	6819      	ldr	r1, [r3, #0]
 8001d0c:	0709      	lsls	r1, r1, #28
 8001d0e:	d50c      	bpl.n	8001d2a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d10:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	0350      	lsls	r0, r2, #13
 8001d16:	d535      	bpl.n	8001d84 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	0319      	lsls	r1, r3, #12
 8001d1c:	d401      	bmi.n	8001d22 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001d1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d20:	e000      	b.n	8001d24 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d22:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001d24:	b10b      	cbz	r3, 8001d2a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001d26:	4620      	mov	r0, r4
 8001d28:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d2a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001d2c:	2220      	movs	r2, #32
 8001d2e:	408a      	lsls	r2, r1
 8001d30:	4216      	tst	r6, r2
 8001d32:	d038      	beq.n	8001da6 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d34:	6823      	ldr	r3, [r4, #0]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	06c6      	lsls	r6, r0, #27
 8001d3a:	d534      	bpl.n	8001da6 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d3c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d3e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001d42:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d44:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d46:	d125      	bne.n	8001d94 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d48:	f022 0216 	bic.w	r2, r2, #22
 8001d4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d4e:	695a      	ldr	r2, [r3, #20]
 8001d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d54:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d56:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001d58:	b90a      	cbnz	r2, 8001d5e <HAL_DMA_IRQHandler+0xc6>
 8001d5a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001d5c:	b11a      	cbz	r2, 8001d66 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	f022 0208 	bic.w	r2, r2, #8
 8001d64:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d66:	233f      	movs	r3, #63	; 0x3f
 8001d68:	408b      	lsls	r3, r1
 8001d6a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001d72:	2301      	movs	r3, #1
 8001d74:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001d78:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001d7a:	b10b      	cbz	r3, 8001d80 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001d7c:	4620      	mov	r0, r4
 8001d7e:	4798      	blx	r3
}
 8001d80:	b003      	add	sp, #12
 8001d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d88:	bf5e      	ittt	pl
 8001d8a:	681a      	ldrpl	r2, [r3, #0]
 8001d8c:	f022 0208 	bicpl.w	r2, r2, #8
 8001d90:	601a      	strpl	r2, [r3, #0]
 8001d92:	e7c4      	b.n	8001d1e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d94:	0350      	lsls	r0, r2, #13
 8001d96:	d528      	bpl.n	8001dea <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	0319      	lsls	r1, r3, #12
 8001d9c:	d432      	bmi.n	8001e04 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001d9e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001da0:	b10b      	cbz	r3, 8001da6 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001da2:	4620      	mov	r0, r4
 8001da4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001da6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0e9      	beq.n	8001d80 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001dae:	07da      	lsls	r2, r3, #31
 8001db0:	d519      	bpl.n	8001de6 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001db2:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001db4:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001db6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001dba:	6813      	ldr	r3, [r2, #0]
 8001dbc:	f023 0301 	bic.w	r3, r3, #1
 8001dc0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001dc2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001dc6:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001dca:	9b01      	ldr	r3, [sp, #4]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	429f      	cmp	r7, r3
 8001dd0:	9301      	str	r3, [sp, #4]
 8001dd2:	d302      	bcc.n	8001dda <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001dd4:	6813      	ldr	r3, [r2, #0]
 8001dd6:	07db      	lsls	r3, r3, #31
 8001dd8:	d4f7      	bmi.n	8001dca <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001de0:	2301      	movs	r3, #1
 8001de2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001de6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001de8:	e7c7      	b.n	8001d7a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001df0:	d108      	bne.n	8001e04 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001df2:	6819      	ldr	r1, [r3, #0]
 8001df4:	f021 0110 	bic.w	r1, r1, #16
 8001df8:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001dfa:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001dfc:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001e00:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001e04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001e06:	e7cb      	b.n	8001da0 <HAL_DMA_IRQHandler+0x108>
 8001e08:	20000010 	.word	0x20000010

08001e0c <ETH_Delay.constprop.4>:
/**
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
 8001e0c:	b082      	sub	sp, #8
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e0e:	4b07      	ldr	r3, [pc, #28]	; (8001e2c <ETH_Delay.constprop.4+0x20>)
 8001e10:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e1a:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001e1c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001e1e:	9b01      	ldr	r3, [sp, #4]
 8001e20:	1e5a      	subs	r2, r3, #1
 8001e22:	9201      	str	r2, [sp, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1f9      	bne.n	8001e1c <ETH_Delay.constprop.4+0x10>
}
 8001e28:	b002      	add	sp, #8
 8001e2a:	4770      	bx	lr
 8001e2c:	20000010 	.word	0x20000010

08001e30 <ETH_FlushTransmitFIFO>:
{
 8001e30:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t tmpreg1 = 0U;
 8001e32:	2300      	movs	r3, #0
 8001e34:	9301      	str	r3, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8001e36:	f241 0118 	movw	r1, #4120	; 0x1018
 8001e3a:	6803      	ldr	r3, [r0, #0]
 8001e3c:	585a      	ldr	r2, [r3, r1]
 8001e3e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001e42:	505a      	str	r2, [r3, r1]
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e44:	585b      	ldr	r3, [r3, r1]
 8001e46:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8001e48:	f7ff ffe0 	bl	8001e0c <ETH_Delay.constprop.4>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001e4c:	9a01      	ldr	r2, [sp, #4]
 8001e4e:	6803      	ldr	r3, [r0, #0]
 8001e50:	505a      	str	r2, [r3, r1]
}
 8001e52:	b003      	add	sp, #12
 8001e54:	f85d fb04 	ldr.w	pc, [sp], #4

08001e58 <ETH_MACDMAConfig>:
{
 8001e58:	b570      	push	{r4, r5, r6, lr}
 8001e5a:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001e5c:	b129      	cbz	r1, 8001e6a <ETH_MACDMAConfig+0x12>
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001e5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e62:	60c3      	str	r3, [r0, #12]
    (heth->Init).Speed = ETH_SPEED_100M;
 8001e64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e68:	6083      	str	r3, [r0, #8]
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001e6a:	69e3      	ldr	r3, [r4, #28]
  tmpreg1 = (heth->Instance)->MACCR;
 8001e6c:	6822      	ldr	r2, [r4, #0]
                       macinit.LoopbackMode |
 8001e6e:	68e0      	ldr	r0, [r4, #12]
  tmpreg1 = (heth->Instance)->MACCR;
 8001e70:	6815      	ldr	r5, [r2, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8001e72:	2b00      	cmp	r3, #0
                       macinit.LoopbackMode |
 8001e74:	68a3      	ldr	r3, [r4, #8]
 8001e76:	ea43 0300 	orr.w	r3, r3, r0
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001e7a:	4830      	ldr	r0, [pc, #192]	; (8001f3c <ETH_MACDMAConfig+0xe4>)
 8001e7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e80:	ea00 0005 	and.w	r0, r0, r5
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8001e84:	bf0c      	ite	eq
 8001e86:	f44f 6180 	moveq.w	r1, #1024	; 0x400
 8001e8a:	2100      	movne	r1, #0
 8001e8c:	4303      	orrs	r3, r0
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8001e8e:	430b      	orrs	r3, r1
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001e90:	6013      	str	r3, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e92:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACCR;
 8001e94:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e96:	f7ff f85b 	bl	8000f50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8001e9a:	6823      	ldr	r3, [r4, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001e9c:	2240      	movs	r2, #64	; 0x40
  (heth->Instance)->MACCR = tmpreg1; 
 8001e9e:	601d      	str	r5, [r3, #0]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ea0:	2001      	movs	r0, #1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001ea2:	605a      	str	r2, [r3, #4]
   tmpreg1 = (heth->Instance)->MACFFR;
 8001ea4:	685d      	ldr	r5, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ea6:	f7ff f853 	bl	8000f50 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8001eaa:	6823      	ldr	r3, [r4, #0]
 8001eac:	605d      	str	r5, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001eae:	2500      	movs	r5, #0
 8001eb0:	609d      	str	r5, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001eb2:	60dd      	str	r5, [r3, #12]
   tmpreg1 = (heth->Instance)->MACFCR;
 8001eb4:	699a      	ldr	r2, [r3, #24]
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001eb6:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 8001eba:	0412      	lsls	r2, r2, #16
 8001ebc:	0c12      	lsrs	r2, r2, #16
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8001ebe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001ec2:	619a      	str	r2, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ec4:	2001      	movs	r0, #1
   tmpreg1 = (heth->Instance)->MACFCR;
 8001ec6:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ec8:	f7ff f842 	bl	8000f50 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8001ecc:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ece:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg1;
 8001ed0:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8001ed2:	61dd      	str	r5, [r3, #28]
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8001ed4:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ed6:	f7ff f83b 	bl	8000f50 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8001eda:	6822      	ldr	r2, [r4, #0]
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001edc:	4b18      	ldr	r3, [pc, #96]	; (8001f40 <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg1;
 8001ede:	61d5      	str	r5, [r2, #28]
    tmpreg1 = (heth->Instance)->DMAOMR;
 8001ee0:	f241 0518 	movw	r5, #4120	; 0x1018
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ee4:	2001      	movs	r0, #1
    tmpreg1 = (heth->Instance)->DMAOMR;
 8001ee6:	5951      	ldr	r1, [r2, r5]
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001ee8:	400b      	ands	r3, r1
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001eea:	f043 7308 	orr.w	r3, r3, #35651584	; 0x2200000
 8001eee:	f043 0304 	orr.w	r3, r3, #4
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001ef2:	5153      	str	r3, [r2, r5]
    tmpreg1 = (heth->Instance)->DMAOMR;
 8001ef4:	5956      	ldr	r6, [r2, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ef6:	f7ff f82b 	bl	8000f50 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8001efa:	6823      	ldr	r3, [r4, #0]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001efc:	4a11      	ldr	r2, [pc, #68]	; (8001f44 <ETH_MACDMAConfig+0xec>)
    (heth->Instance)->DMAOMR = tmpreg1;
 8001efe:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001f00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f04:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001f06:	601a      	str	r2, [r3, #0]
     tmpreg1 = (heth->Instance)->DMABMR;
 8001f08:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f0a:	f7ff f821 	bl	8000f50 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8001f0e:	6822      	ldr	r2, [r4, #0]
 8001f10:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
 8001f14:	601d      	str	r5, [r3, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001f16:	69a3      	ldr	r3, [r4, #24]
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d107      	bne.n	8001f2c <ETH_MACDMAConfig+0xd4>
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001f1c:	f241 011c 	movw	r1, #4124	; 0x101c
 8001f20:	5853      	ldr	r3, [r2, r1]
 8001f22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f2a:	5053      	str	r3, [r2, r1]
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001f2c:	6963      	ldr	r3, [r4, #20]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001f2e:	4a06      	ldr	r2, [pc, #24]	; (8001f48 <ETH_MACDMAConfig+0xf0>)
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001f30:	8899      	ldrh	r1, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001f32:	6011      	str	r1, [r2, #0]
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001f34:	681a      	ldr	r2, [r3, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <ETH_MACDMAConfig+0xf4>)
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	bd70      	pop	{r4, r5, r6, pc}
 8001f3c:	ff20810f 	.word	0xff20810f
 8001f40:	f8de3f23 	.word	0xf8de3f23
 8001f44:	02c12080 	.word	0x02c12080
 8001f48:	40028040 	.word	0x40028040
 8001f4c:	40028044 	.word	0x40028044

08001f50 <HAL_ETH_DMATxDescListInit>:
{
 8001f50:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 8001f52:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8001f56:	2c01      	cmp	r4, #1
 8001f58:	f04f 0402 	mov.w	r4, #2
 8001f5c:	d033      	beq.n	8001fc6 <HAL_ETH_DMATxDescListInit+0x76>
 8001f5e:	2501      	movs	r5, #1
 8001f60:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8001f64:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  heth->TxDesc = DMATxDescTab;
 8001f68:	62c1      	str	r1, [r0, #44]	; 0x2c
 8001f6a:	f101 0420 	add.w	r4, r1, #32
  for(i=0U; i < TxBuffCount; i++)
 8001f6e:	2500      	movs	r5, #0
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8001f70:	f44f 1780 	mov.w	r7, #1048576	; 0x100000
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8001f74:	f240 5ef4 	movw	lr, #1524	; 0x5f4
    if(i < (TxBuffCount-1U))
 8001f78:	f103 3cff 	add.w	ip, r3, #4294967295
  for(i=0U; i < TxBuffCount; i++)
 8001f7c:	429d      	cmp	r5, r3
 8001f7e:	d10b      	bne.n	8001f98 <HAL_ETH_DMATxDescListInit+0x48>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8001f80:	6802      	ldr	r2, [r0, #0]
 8001f82:	f241 0310 	movw	r3, #4112	; 0x1010
 8001f86:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 8001f94:	4618      	mov	r0, r3
 8001f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8001f98:	fb0e 2605 	mla	r6, lr, r5, r2
 8001f9c:	f844 6c18 	str.w	r6, [r4, #-24]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001fa0:	69c6      	ldr	r6, [r0, #28]
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8001fa2:	f844 7c20 	str.w	r7, [r4, #-32]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001fa6:	b92e      	cbnz	r6, 8001fb4 <HAL_ETH_DMATxDescListInit+0x64>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8001fa8:	f854 6c20 	ldr.w	r6, [r4, #-32]
 8001fac:	f446 0640 	orr.w	r6, r6, #12582912	; 0xc00000
 8001fb0:	f844 6c20 	str.w	r6, [r4, #-32]
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8001fb4:	4565      	cmp	r5, ip
 8001fb6:	bf2c      	ite	cs
 8001fb8:	460e      	movcs	r6, r1
 8001fba:	4626      	movcc	r6, r4
 8001fbc:	f844 6c14 	str.w	r6, [r4, #-20]
  for(i=0U; i < TxBuffCount; i++)
 8001fc0:	3501      	adds	r5, #1
 8001fc2:	3420      	adds	r4, #32
 8001fc4:	e7da      	b.n	8001f7c <HAL_ETH_DMATxDescListInit+0x2c>
  __HAL_LOCK(heth);
 8001fc6:	4620      	mov	r0, r4
}
 8001fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001fca <HAL_ETH_DMARxDescListInit>:
{
 8001fca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(heth);
 8001fce:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8001fd2:	2c01      	cmp	r4, #1
 8001fd4:	f04f 0402 	mov.w	r4, #2
 8001fd8:	d030      	beq.n	800203c <HAL_ETH_DMARxDescListInit+0x72>
 8001fda:	2501      	movs	r5, #1
 8001fdc:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8001fe0:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  heth->RxDesc = DMARxDescTab; 
 8001fe4:	6281      	str	r1, [r0, #40]	; 0x28
 8001fe6:	f101 0420 	add.w	r4, r1, #32
  for(i=0U; i < RxBuffCount; i++)
 8001fea:	2500      	movs	r5, #0
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8001fec:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8001ff0:	f244 57f4 	movw	r7, #17908	; 0x45f4
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8001ff4:	f240 5ef4 	movw	lr, #1524	; 0x5f4
    if(i < (RxBuffCount-1U))
 8001ff8:	f103 3cff 	add.w	ip, r3, #4294967295
  for(i=0U; i < RxBuffCount; i++)
 8001ffc:	429d      	cmp	r5, r3
 8001ffe:	d10c      	bne.n	800201a <HAL_ETH_DMARxDescListInit+0x50>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8002000:	6802      	ldr	r2, [r0, #0]
 8002002:	f241 030c 	movw	r3, #4108	; 0x100c
 8002006:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 8002008:	2301      	movs	r3, #1
 800200a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800200e:	2300      	movs	r3, #0
 8002010:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 8002014:	4618      	mov	r0, r3
 8002016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800201a:	fb0e 2805 	mla	r8, lr, r5, r2
 800201e:	f844 8c18 	str.w	r8, [r4, #-24]
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8002022:	4565      	cmp	r5, ip
 8002024:	bf2c      	ite	cs
 8002026:	4688      	movcs	r8, r1
 8002028:	46a0      	movcc	r8, r4
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800202a:	f844 6c20 	str.w	r6, [r4, #-32]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800202e:	f844 7c1c 	str.w	r7, [r4, #-28]
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8002032:	f844 8c14 	str.w	r8, [r4, #-20]
  for(i=0U; i < RxBuffCount; i++)
 8002036:	3501      	adds	r5, #1
 8002038:	3420      	adds	r4, #32
 800203a:	e7df      	b.n	8001ffc <HAL_ETH_DMARxDescListInit+0x32>
  __HAL_LOCK(heth);
 800203c:	4620      	mov	r0, r4
}
 800203e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002044 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 8002044:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8002048:	2b01      	cmp	r3, #1
{
 800204a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800204c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(heth);
 8002050:	d068      	beq.n	8002124 <HAL_ETH_TransmitFrame+0xe0>
 8002052:	2201      	movs	r2, #1
 8002054:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8002058:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (FrameLength == 0U) 
 800205c:	b929      	cbnz	r1, 800206a <HAL_ETH_TransmitFrame+0x26>
    heth->State = HAL_ETH_STATE_READY;
 800205e:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8002062:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
    return HAL_ERROR;
 8002066:	4610      	mov	r0, r2
 8002068:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800206a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800206c:	681c      	ldr	r4, [r3, #0]
 800206e:	2c00      	cmp	r4, #0
 8002070:	da06      	bge.n	8002080 <HAL_ETH_TransmitFrame+0x3c>
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8002072:	2312      	movs	r3, #18
 8002074:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8002078:	2300      	movs	r3, #0
 800207a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 800207e:	e7f2      	b.n	8002066 <HAL_ETH_TransmitFrame+0x22>
  if (FrameLength > ETH_TX_BUF_SIZE)
 8002080:	f240 54f4 	movw	r4, #1524	; 0x5f4
 8002084:	42a1      	cmp	r1, r4
 8002086:	d92e      	bls.n	80020e6 <HAL_ETH_TransmitFrame+0xa2>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8002088:	fbb1 f2f4 	udiv	r2, r1, r4
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800208c:	fb04 1412 	mls	r4, r4, r2, r1
 8002090:	b33c      	cbz	r4, 80020e2 <HAL_ETH_TransmitFrame+0x9e>
      bufcount++;
 8002092:	3201      	adds	r2, #1
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8002094:	4c24      	ldr	r4, [pc, #144]	; (8002128 <HAL_ETH_TransmitFrame+0xe4>)
 8002096:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
 800209a:	fb04 1102 	mla	r1, r4, r2, r1
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800209e:	f3c1 010c 	ubfx	r1, r1, #0, #13
 80020a2:	2400      	movs	r4, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80020a4:	f240 56f4 	movw	r6, #1524	; 0x5f4
      if (i == (bufcount-1U))
 80020a8:	1e57      	subs	r7, r2, #1
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80020aa:	681d      	ldr	r5, [r3, #0]
 80020ac:	f025 5540 	bic.w	r5, r5, #805306368	; 0x30000000
 80020b0:	601d      	str	r5, [r3, #0]
      if (i == 0U) 
 80020b2:	b91c      	cbnz	r4, 80020bc <HAL_ETH_TransmitFrame+0x78>
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80020b4:	681d      	ldr	r5, [r3, #0]
 80020b6:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
 80020ba:	601d      	str	r5, [r3, #0]
      if (i == (bufcount-1U))
 80020bc:	42a7      	cmp	r7, r4
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80020be:	bf08      	it	eq
 80020c0:	681d      	ldreq	r5, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80020c2:	605e      	str	r6, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80020c4:	bf04      	itt	eq
 80020c6:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
 80020ca:	601d      	streq	r5, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80020cc:	681d      	ldr	r5, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80020ce:	bf08      	it	eq
 80020d0:	6059      	streq	r1, [r3, #4]
    for (i=0U; i< bufcount; i++)
 80020d2:	3401      	adds	r4, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80020d4:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
    for (i=0U; i< bufcount; i++)
 80020d8:	4294      	cmp	r4, r2
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80020da:	601d      	str	r5, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80020dc:	68db      	ldr	r3, [r3, #12]
    for (i=0U; i< bufcount; i++)
 80020de:	d1e4      	bne.n	80020aa <HAL_ETH_TransmitFrame+0x66>
 80020e0:	e00d      	b.n	80020fe <HAL_ETH_TransmitFrame+0xba>
  if (bufcount == 1U)
 80020e2:	2a01      	cmp	r2, #1
 80020e4:	d1d6      	bne.n	8002094 <HAL_ETH_TransmitFrame+0x50>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80020ec:	601a      	str	r2, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80020ee:	681a      	ldr	r2, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80020f0:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80020f4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80020f8:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80020fa:	601a      	str	r2, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002100:	f241 0214 	movw	r2, #4116	; 0x1014
 8002104:	6803      	ldr	r3, [r0, #0]
 8002106:	5899      	ldr	r1, [r3, r2]
 8002108:	0749      	lsls	r1, r1, #29
 800210a:	d505      	bpl.n	8002118 <HAL_ETH_TransmitFrame+0xd4>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800210c:	2104      	movs	r1, #4
 800210e:	5099      	str	r1, [r3, r2]
    (heth->Instance)->DMATPDR = 0U;
 8002110:	f241 0204 	movw	r2, #4100	; 0x1004
 8002114:	2100      	movs	r1, #0
 8002116:	5099      	str	r1, [r3, r2]
  heth->State = HAL_ETH_STATE_READY;
 8002118:	2301      	movs	r3, #1
 800211a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800211e:	2300      	movs	r3, #0
 8002120:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  __HAL_LOCK(heth);
 8002124:	4618      	mov	r0, r3
}
 8002126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002128:	fffffa0c 	.word	0xfffffa0c

0800212c <HAL_ETH_ReadPHYRegister>:
{
 800212c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800212e:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8002132:	2b82      	cmp	r3, #130	; 0x82
{
 8002134:	4605      	mov	r5, r0
 8002136:	4616      	mov	r6, r2
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8002138:	d030      	beq.n	800219c <HAL_ETH_ReadPHYRegister+0x70>
  tmpreg1 = heth->Instance->MACMIIAR;
 800213a:	6802      	ldr	r2, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800213c:	2382      	movs	r3, #130	; 0x82
 800213e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 8002142:	6913      	ldr	r3, [r2, #16]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8002144:	0189      	lsls	r1, r1, #6
 8002146:	f401 64f8 	and.w	r4, r1, #1984	; 0x7c0
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800214a:	f003 011c 	and.w	r1, r3, #28
 800214e:	4321      	orrs	r1, r4
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8002150:	8a04      	ldrh	r4, [r0, #16]
 8002152:	02e4      	lsls	r4, r4, #11
 8002154:	b2a4      	uxth	r4, r4
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002156:	430c      	orrs	r4, r1
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002158:	f044 0401 	orr.w	r4, r4, #1
  heth->Instance->MACMIIAR = tmpreg1;
 800215c:	6114      	str	r4, [r2, #16]
  tickstart = HAL_GetTick();
 800215e:	f7fe fef1 	bl	8000f44 <HAL_GetTick>
 8002162:	4607      	mov	r7, r0
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002164:	f014 0001 	ands.w	r0, r4, #1
 8002168:	d107      	bne.n	800217a <HAL_ETH_ReadPHYRegister+0x4e>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800216a:	682b      	ldr	r3, [r5, #0]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	b29b      	uxth	r3, r3
 8002170:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 8002172:	2301      	movs	r3, #1
 8002174:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8002178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800217a:	f7fe fee3 	bl	8000f44 <HAL_GetTick>
 800217e:	1bc0      	subs	r0, r0, r7
 8002180:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8002184:	d307      	bcc.n	8002196 <HAL_ETH_ReadPHYRegister+0x6a>
      heth->State= HAL_ETH_STATE_READY;
 8002186:	2301      	movs	r3, #1
 8002188:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800218c:	2300      	movs	r3, #0
 800218e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 8002192:	2003      	movs	r0, #3
 8002194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 8002196:	682b      	ldr	r3, [r5, #0]
 8002198:	691c      	ldr	r4, [r3, #16]
 800219a:	e7e3      	b.n	8002164 <HAL_ETH_ReadPHYRegister+0x38>
    return HAL_BUSY;
 800219c:	2002      	movs	r0, #2
}
 800219e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080021a0 <HAL_ETH_WritePHYRegister>:
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80021a0:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80021a4:	2b42      	cmp	r3, #66	; 0x42
{
 80021a6:	b570      	push	{r4, r5, r6, lr}
 80021a8:	4605      	mov	r5, r0
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80021aa:	d02e      	beq.n	800220a <HAL_ETH_WritePHYRegister+0x6a>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80021ac:	2342      	movs	r3, #66	; 0x42
 80021ae:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 80021b2:	6803      	ldr	r3, [r0, #0]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80021b4:	018c      	lsls	r4, r1, #6
  tmpreg1 = heth->Instance->MACMIIAR;
 80021b6:	6918      	ldr	r0, [r3, #16]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80021b8:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
 80021bc:	f044 0403 	orr.w	r4, r4, #3
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80021c0:	f000 001c 	and.w	r0, r0, #28
 80021c4:	4320      	orrs	r0, r4
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80021c6:	8a2c      	ldrh	r4, [r5, #16]
 80021c8:	02e4      	lsls	r4, r4, #11
 80021ca:	b2a4      	uxth	r4, r4
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80021cc:	4304      	orrs	r4, r0
 80021ce:	b292      	uxth	r2, r2
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80021d0:	615a      	str	r2, [r3, #20]
  heth->Instance->MACMIIAR = tmpreg1;
 80021d2:	611c      	str	r4, [r3, #16]
  tickstart = HAL_GetTick();
 80021d4:	f7fe feb6 	bl	8000f44 <HAL_GetTick>
 80021d8:	4606      	mov	r6, r0
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80021da:	f014 0001 	ands.w	r0, r4, #1
 80021de:	d103      	bne.n	80021e8 <HAL_ETH_WritePHYRegister+0x48>
  heth->State = HAL_ETH_STATE_READY;
 80021e0:	2301      	movs	r3, #1
 80021e2:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 80021e6:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80021e8:	f7fe feac 	bl	8000f44 <HAL_GetTick>
 80021ec:	1b80      	subs	r0, r0, r6
 80021ee:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80021f2:	d307      	bcc.n	8002204 <HAL_ETH_WritePHYRegister+0x64>
      heth->State= HAL_ETH_STATE_READY;
 80021f4:	2301      	movs	r3, #1
 80021f6:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80021fa:	2300      	movs	r3, #0
 80021fc:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 8002200:	2003      	movs	r0, #3
 8002202:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 8002204:	682b      	ldr	r3, [r5, #0]
 8002206:	691c      	ldr	r4, [r3, #16]
 8002208:	e7e7      	b.n	80021da <HAL_ETH_WritePHYRegister+0x3a>
    return HAL_BUSY;
 800220a:	2002      	movs	r0, #2
}
 800220c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002210 <HAL_ETH_Init>:
{
 8002210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8002216:	4604      	mov	r4, r0
 8002218:	2800      	cmp	r0, #0
 800221a:	f000 80de 	beq.w	80023da <HAL_ETH_Init+0x1ca>
  if(heth->State == HAL_ETH_STATE_RESET)
 800221e:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8002222:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002226:	b91b      	cbnz	r3, 8002230 <HAL_ETH_Init+0x20>
    heth->Lock = HAL_UNLOCKED;
 8002228:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 800222c:	f00a fc6c 	bl	800cb08 <HAL_ETH_MspInit>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002230:	2300      	movs	r3, #0
 8002232:	9301      	str	r3, [sp, #4]
 8002234:	4b6a      	ldr	r3, [pc, #424]	; (80023e0 <HAL_ETH_Init+0x1d0>)
 8002236:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002238:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800223c:	645a      	str	r2, [r3, #68]	; 0x44
 800223e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002248:	4b66      	ldr	r3, [pc, #408]	; (80023e4 <HAL_ETH_Init+0x1d4>)
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002250:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002252:	685a      	ldr	r2, [r3, #4]
 8002254:	6a21      	ldr	r1, [r4, #32]
 8002256:	430a      	orrs	r2, r1
 8002258:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800225a:	6823      	ldr	r3, [r4, #0]
 800225c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8002268:	f7fe fe6c 	bl	8000f44 <HAL_GetTick>
 800226c:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800226e:	6823      	ldr	r3, [r4, #0]
 8002270:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	07d0      	lsls	r0, r2, #31
 8002278:	d41d      	bmi.n	80022b6 <HAL_ETH_Init+0xa6>
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800227a:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 800227c:	f000 ff12 	bl	80030a4 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002280:	4b59      	ldr	r3, [pc, #356]	; (80023e8 <HAL_ETH_Init+0x1d8>)
 8002282:	4a5a      	ldr	r2, [pc, #360]	; (80023ec <HAL_ETH_Init+0x1dc>)
 8002284:	4403      	add	r3, r0
 8002286:	4293      	cmp	r3, r2
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002288:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800228c:	d822      	bhi.n	80022d4 <HAL_ETH_Init+0xc4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800228e:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002292:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002294:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002298:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800229a:	2100      	movs	r1, #0
 800229c:	4620      	mov	r0, r4
 800229e:	f7ff ff7f 	bl	80021a0 <HAL_ETH_WritePHYRegister>
 80022a2:	4605      	mov	r5, r0
 80022a4:	b368      	cbz	r0, 8002302 <HAL_ETH_Init+0xf2>
      ETH_MACDMAConfig(heth, err);
 80022a6:	2101      	movs	r1, #1
 80022a8:	4620      	mov	r0, r4
      heth->State = HAL_ETH_STATE_READY;
 80022aa:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 80022ac:	f7ff fdd4 	bl	8001e58 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 80022b0:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 80022b4:	e00b      	b.n	80022ce <HAL_ETH_Init+0xbe>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80022b6:	f7fe fe45 	bl	8000f44 <HAL_GetTick>
 80022ba:	1b40      	subs	r0, r0, r5
 80022bc:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 80022c0:	d9d5      	bls.n	800226e <HAL_ETH_Init+0x5e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80022c2:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 80022c4:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80022c6:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80022ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80022ce:	4628      	mov	r0, r5
 80022d0:	b003      	add	sp, #12
 80022d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80022d4:	4b46      	ldr	r3, [pc, #280]	; (80023f0 <HAL_ETH_Init+0x1e0>)
 80022d6:	4a47      	ldr	r2, [pc, #284]	; (80023f4 <HAL_ETH_Init+0x1e4>)
 80022d8:	4403      	add	r3, r0
 80022da:	4293      	cmp	r3, r2
 80022dc:	d802      	bhi.n	80022e4 <HAL_ETH_Init+0xd4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80022de:	f045 050c 	orr.w	r5, r5, #12
 80022e2:	e7d6      	b.n	8002292 <HAL_ETH_Init+0x82>
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80022e4:	4b44      	ldr	r3, [pc, #272]	; (80023f8 <HAL_ETH_Init+0x1e8>)
 80022e6:	4a45      	ldr	r2, [pc, #276]	; (80023fc <HAL_ETH_Init+0x1ec>)
 80022e8:	4403      	add	r3, r0
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d9d1      	bls.n	8002292 <HAL_ETH_Init+0x82>
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80022ee:	4b44      	ldr	r3, [pc, #272]	; (8002400 <HAL_ETH_Init+0x1f0>)
 80022f0:	4a44      	ldr	r2, [pc, #272]	; (8002404 <HAL_ETH_Init+0x1f4>)
 80022f2:	4403      	add	r3, r0
 80022f4:	4293      	cmp	r3, r2
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80022f6:	bf94      	ite	ls
 80022f8:	f045 0504 	orrls.w	r5, r5, #4
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80022fc:	f045 0510 	orrhi.w	r5, r5, #16
 8002300:	e7c7      	b.n	8002292 <HAL_ETH_Init+0x82>
  HAL_Delay(PHY_RESET_DELAY);
 8002302:	20ff      	movs	r0, #255	; 0xff
 8002304:	f7fe fe24 	bl	8000f50 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002308:	6863      	ldr	r3, [r4, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d053      	beq.n	80023b6 <HAL_ETH_Init+0x1a6>
    tickstart = HAL_GetTick();
 800230e:	f7fe fe19 	bl	8000f44 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8002312:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002316:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002318:	466a      	mov	r2, sp
 800231a:	2101      	movs	r1, #1
 800231c:	4620      	mov	r0, r4
 800231e:	f7ff ff05 	bl	800212c <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8002322:	f7fe fe0f 	bl	8000f44 <HAL_GetTick>
 8002326:	1b80      	subs	r0, r0, r6
 8002328:	42b8      	cmp	r0, r7
 800232a:	d90b      	bls.n	8002344 <HAL_ETH_Init+0x134>
        ETH_MACDMAConfig(heth, err);
 800232c:	2101      	movs	r1, #1
 800232e:	4620      	mov	r0, r4
 8002330:	f7ff fd92 	bl	8001e58 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8002334:	2301      	movs	r3, #1
 8002336:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 800233a:	2300      	movs	r3, #0
 800233c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8002340:	2503      	movs	r5, #3
 8002342:	e7c4      	b.n	80022ce <HAL_ETH_Init+0xbe>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002344:	9b00      	ldr	r3, [sp, #0]
 8002346:	0759      	lsls	r1, r3, #29
 8002348:	d5e6      	bpl.n	8002318 <HAL_ETH_Init+0x108>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800234a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800234e:	2100      	movs	r1, #0
 8002350:	4620      	mov	r0, r4
 8002352:	f7ff ff25 	bl	80021a0 <HAL_ETH_WritePHYRegister>
 8002356:	2800      	cmp	r0, #0
 8002358:	d1a5      	bne.n	80022a6 <HAL_ETH_Init+0x96>
    tickstart = HAL_GetTick();
 800235a:	f7fe fdf3 	bl	8000f44 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800235e:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002362:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002364:	466a      	mov	r2, sp
 8002366:	2101      	movs	r1, #1
 8002368:	4620      	mov	r0, r4
 800236a:	f7ff fedf 	bl	800212c <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800236e:	f7fe fde9 	bl	8000f44 <HAL_GetTick>
 8002372:	1b80      	subs	r0, r0, r6
 8002374:	42b8      	cmp	r0, r7
 8002376:	d8d9      	bhi.n	800232c <HAL_ETH_Init+0x11c>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8002378:	9b00      	ldr	r3, [sp, #0]
 800237a:	069a      	lsls	r2, r3, #26
 800237c:	d5f2      	bpl.n	8002364 <HAL_ETH_Init+0x154>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800237e:	466a      	mov	r2, sp
 8002380:	2110      	movs	r1, #16
 8002382:	4620      	mov	r0, r4
 8002384:	f7ff fed2 	bl	800212c <HAL_ETH_ReadPHYRegister>
 8002388:	2800      	cmp	r0, #0
 800238a:	d18c      	bne.n	80022a6 <HAL_ETH_Init+0x96>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800238c:	9b00      	ldr	r3, [sp, #0]
 800238e:	f013 0204 	ands.w	r2, r3, #4
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8002392:	bf18      	it	ne
 8002394:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002398:	079b      	lsls	r3, r3, #30
      (heth->Init).Speed = ETH_SPEED_10M; 
 800239a:	bf4c      	ite	mi
 800239c:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 800239e:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80023a2:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 80023a4:	60a3      	str	r3, [r4, #8]
  ETH_MACDMAConfig(heth, err);
 80023a6:	2100      	movs	r1, #0
 80023a8:	4620      	mov	r0, r4
 80023aa:	f7ff fd55 	bl	8001e58 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 80023ae:	2301      	movs	r3, #1
 80023b0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 80023b4:	e78b      	b.n	80022ce <HAL_ETH_Init+0xbe>
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80023b6:	68a3      	ldr	r3, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80023b8:	68e2      	ldr	r2, [r4, #12]
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80023ba:	085b      	lsrs	r3, r3, #1
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80023bc:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 80023c0:	b292      	uxth	r2, r2
 80023c2:	4629      	mov	r1, r5
 80023c4:	4620      	mov	r0, r4
 80023c6:	f7ff feeb 	bl	80021a0 <HAL_ETH_WritePHYRegister>
 80023ca:	2800      	cmp	r0, #0
 80023cc:	f47f af6b 	bne.w	80022a6 <HAL_ETH_Init+0x96>
    HAL_Delay(PHY_CONFIG_DELAY);
 80023d0:	f640 70ff 	movw	r0, #4095	; 0xfff
 80023d4:	f7fe fdbc 	bl	8000f50 <HAL_Delay>
 80023d8:	e7e5      	b.n	80023a6 <HAL_ETH_Init+0x196>
    return HAL_ERROR;
 80023da:	2501      	movs	r5, #1
 80023dc:	e777      	b.n	80022ce <HAL_ETH_Init+0xbe>
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40013800 	.word	0x40013800
 80023e8:	feced300 	.word	0xfeced300
 80023ec:	00e4e1bf 	.word	0x00e4e1bf
 80023f0:	fde9f140 	.word	0xfde9f140
 80023f4:	017d783f 	.word	0x017d783f
 80023f8:	fc6c7900 	.word	0xfc6c7900
 80023fc:	026259ff 	.word	0x026259ff
 8002400:	fa0a1f00 	.word	0xfa0a1f00
 8002404:	02faf07f 	.word	0x02faf07f

08002408 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 8002408:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800240c:	2b01      	cmp	r3, #1
{  
 800240e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002410:	4605      	mov	r5, r0
 8002412:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(heth);
 8002416:	d031      	beq.n	800247c <HAL_ETH_Start+0x74>
  __IO uint32_t tmpreg1 = 0U;
 8002418:	2400      	movs	r4, #0
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800241a:	682b      	ldr	r3, [r5, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 800241c:	f885 0044 	strb.w	r0, [r5, #68]	; 0x44
  __IO uint32_t tmpreg1 = 0U;
 8002420:	9401      	str	r4, [sp, #4]
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8002422:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(heth);
 8002424:	2601      	movs	r6, #1
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8002426:	f042 0208 	orr.w	r2, r2, #8
  __HAL_LOCK(heth);
 800242a:	f885 6045 	strb.w	r6, [r5, #69]	; 0x45
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800242e:	601a      	str	r2, [r3, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8002434:	f7ff fcea 	bl	8001e0c <ETH_Delay.constprop.4>
  (heth->Instance)->MACCR = tmpreg1;
 8002438:	682b      	ldr	r3, [r5, #0]
 800243a:	9a01      	ldr	r2, [sp, #4]
 800243c:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg1 = 0U;
 800243e:	9400      	str	r4, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	f042 0204 	orr.w	r2, r2, #4
 8002446:	601a      	str	r2, [r3, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	9300      	str	r3, [sp, #0]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800244c:	f7ff fcde 	bl	8001e0c <ETH_Delay.constprop.4>
  (heth->Instance)->MACCR = tmpreg1;
 8002450:	682b      	ldr	r3, [r5, #0]
 8002452:	9a00      	ldr	r2, [sp, #0]
 8002454:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8002456:	4628      	mov	r0, r5
 8002458:	f7ff fcea 	bl	8001e30 <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800245c:	682a      	ldr	r2, [r5, #0]
 800245e:	f241 0318 	movw	r3, #4120	; 0x1018
  return HAL_OK;
 8002462:	4620      	mov	r0, r4
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8002464:	58d1      	ldr	r1, [r2, r3]
 8002466:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800246a:	50d1      	str	r1, [r2, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800246c:	58d1      	ldr	r1, [r2, r3]
 800246e:	f041 0102 	orr.w	r1, r1, #2
 8002472:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 8002474:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8002478:	f885 4045 	strb.w	r4, [r5, #69]	; 0x45
}
 800247c:	b002      	add	sp, #8
 800247e:	bd70      	pop	{r4, r5, r6, pc}

08002480 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002484:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002486:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002488:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8002638 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800248c:	4a68      	ldr	r2, [pc, #416]	; (8002630 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800248e:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 800263c <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002492:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002494:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8002496:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800249a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800249c:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024a0:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80024a4:	45b6      	cmp	lr, r6
 80024a6:	f040 80ae 	bne.w	8002606 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024aa:	684c      	ldr	r4, [r1, #4]
 80024ac:	f024 0710 	bic.w	r7, r4, #16
 80024b0:	2f02      	cmp	r7, #2
 80024b2:	d116      	bne.n	80024e2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80024b4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80024b8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024bc:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80024c0:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024c4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80024c8:	f04f 0c0f 	mov.w	ip, #15
 80024cc:	fa0c fc0b 	lsl.w	ip, ip, fp
 80024d0:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024d4:	690d      	ldr	r5, [r1, #16]
 80024d6:	fa05 f50b 	lsl.w	r5, r5, fp
 80024da:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80024de:	f8ca 5020 	str.w	r5, [sl, #32]
 80024e2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024e6:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80024e8:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024ec:	fa05 f50a 	lsl.w	r5, r5, sl
 80024f0:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024f2:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024f6:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024fa:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024fe:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002500:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002504:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8002506:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800250a:	d811      	bhi.n	8002530 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 800250c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800250e:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002512:	68cf      	ldr	r7, [r1, #12]
 8002514:	fa07 fc0a 	lsl.w	ip, r7, sl
 8002518:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800251c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800251e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002520:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002524:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8002528:	409f      	lsls	r7, r3
 800252a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800252e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8002530:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002532:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002534:	688f      	ldr	r7, [r1, #8]
 8002536:	fa07 f70a 	lsl.w	r7, r7, sl
 800253a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800253c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800253e:	00e5      	lsls	r5, r4, #3
 8002540:	d561      	bpl.n	8002606 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002542:	f04f 0b00 	mov.w	fp, #0
 8002546:	f8cd b00c 	str.w	fp, [sp, #12]
 800254a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800254e:	4d39      	ldr	r5, [pc, #228]	; (8002634 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002550:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8002554:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8002558:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800255c:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8002560:	9703      	str	r7, [sp, #12]
 8002562:	9f03      	ldr	r7, [sp, #12]
 8002564:	f023 0703 	bic.w	r7, r3, #3
 8002568:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800256c:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002570:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002574:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002578:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800257c:	f04f 0e0f 	mov.w	lr, #15
 8002580:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002584:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002586:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800258a:	d043      	beq.n	8002614 <HAL_GPIO_Init+0x194>
 800258c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002590:	42a8      	cmp	r0, r5
 8002592:	d041      	beq.n	8002618 <HAL_GPIO_Init+0x198>
 8002594:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002598:	42a8      	cmp	r0, r5
 800259a:	d03f      	beq.n	800261c <HAL_GPIO_Init+0x19c>
 800259c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025a0:	42a8      	cmp	r0, r5
 80025a2:	d03d      	beq.n	8002620 <HAL_GPIO_Init+0x1a0>
 80025a4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025a8:	42a8      	cmp	r0, r5
 80025aa:	d03b      	beq.n	8002624 <HAL_GPIO_Init+0x1a4>
 80025ac:	4548      	cmp	r0, r9
 80025ae:	d03b      	beq.n	8002628 <HAL_GPIO_Init+0x1a8>
 80025b0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80025b4:	42a8      	cmp	r0, r5
 80025b6:	d039      	beq.n	800262c <HAL_GPIO_Init+0x1ac>
 80025b8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025bc:	42a8      	cmp	r0, r5
 80025be:	bf14      	ite	ne
 80025c0:	2508      	movne	r5, #8
 80025c2:	2507      	moveq	r5, #7
 80025c4:	fa05 f50c 	lsl.w	r5, r5, ip
 80025c8:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025cc:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80025ce:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80025d0:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025d2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80025d6:	bf0c      	ite	eq
 80025d8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80025da:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80025dc:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80025de:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025e0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80025e4:	bf0c      	ite	eq
 80025e6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80025e8:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80025ea:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025ec:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025ee:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80025f2:	bf0c      	ite	eq
 80025f4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80025f6:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80025f8:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80025fa:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025fc:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80025fe:	bf54      	ite	pl
 8002600:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8002602:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8002604:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002606:	3301      	adds	r3, #1
 8002608:	2b10      	cmp	r3, #16
 800260a:	f47f af44 	bne.w	8002496 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800260e:	b005      	add	sp, #20
 8002610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002614:	465d      	mov	r5, fp
 8002616:	e7d5      	b.n	80025c4 <HAL_GPIO_Init+0x144>
 8002618:	2501      	movs	r5, #1
 800261a:	e7d3      	b.n	80025c4 <HAL_GPIO_Init+0x144>
 800261c:	2502      	movs	r5, #2
 800261e:	e7d1      	b.n	80025c4 <HAL_GPIO_Init+0x144>
 8002620:	2503      	movs	r5, #3
 8002622:	e7cf      	b.n	80025c4 <HAL_GPIO_Init+0x144>
 8002624:	2504      	movs	r5, #4
 8002626:	e7cd      	b.n	80025c4 <HAL_GPIO_Init+0x144>
 8002628:	2505      	movs	r5, #5
 800262a:	e7cb      	b.n	80025c4 <HAL_GPIO_Init+0x144>
 800262c:	2506      	movs	r5, #6
 800262e:	e7c9      	b.n	80025c4 <HAL_GPIO_Init+0x144>
 8002630:	40013c00 	.word	0x40013c00
 8002634:	40020000 	.word	0x40020000
 8002638:	40023800 	.word	0x40023800
 800263c:	40021400 	.word	0x40021400

08002640 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002640:	6903      	ldr	r3, [r0, #16]
 8002642:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002644:	bf14      	ite	ne
 8002646:	2001      	movne	r0, #1
 8002648:	2000      	moveq	r0, #0
 800264a:	4770      	bx	lr

0800264c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800264c:	b10a      	cbz	r2, 8002652 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800264e:	6181      	str	r1, [r0, #24]
 8002650:	4770      	bx	lr
 8002652:	0409      	lsls	r1, r1, #16
 8002654:	e7fb      	b.n	800264e <HAL_GPIO_WritePin+0x2>
	...

08002658 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002658:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800265a:	4b04      	ldr	r3, [pc, #16]	; (800266c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800265c:	6959      	ldr	r1, [r3, #20]
 800265e:	4201      	tst	r1, r0
 8002660:	d002      	beq.n	8002668 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002662:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002664:	f00a ff92 	bl	800d58c <HAL_GPIO_EXTI_Callback>
 8002668:	bd08      	pop	{r3, pc}
 800266a:	bf00      	nop
 800266c:	40013c00 	.word	0x40013c00

08002670 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002670:	6802      	ldr	r2, [r0, #0]
 8002672:	6953      	ldr	r3, [r2, #20]
 8002674:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8002678:	d00d      	beq.n	8002696 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800267a:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800267e:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002680:	2304      	movs	r3, #4
 8002682:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8002684:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002686:	2300      	movs	r3, #0
 8002688:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800268a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 800268e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8002692:	2001      	movs	r0, #1
 8002694:	4770      	bx	lr
  }
  return HAL_OK;
 8002696:	4618      	mov	r0, r3
}
 8002698:	4770      	bx	lr

0800269a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 800269a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800269e:	4604      	mov	r4, r0
 80026a0:	4617      	mov	r7, r2
 80026a2:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026a4:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80026a8:	b28e      	uxth	r6, r1
 80026aa:	6825      	ldr	r5, [r4, #0]
 80026ac:	f1b8 0f01 	cmp.w	r8, #1
 80026b0:	bf0c      	ite	eq
 80026b2:	696b      	ldreq	r3, [r5, #20]
 80026b4:	69ab      	ldrne	r3, [r5, #24]
 80026b6:	ea36 0303 	bics.w	r3, r6, r3
 80026ba:	bf14      	ite	ne
 80026bc:	2001      	movne	r0, #1
 80026be:	2000      	moveq	r0, #0
 80026c0:	b908      	cbnz	r0, 80026c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 80026c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026c6:	696b      	ldr	r3, [r5, #20]
 80026c8:	055a      	lsls	r2, r3, #21
 80026ca:	d512      	bpl.n	80026f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80026cc:	682b      	ldr	r3, [r5, #0]
 80026ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026d2:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026d4:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80026d8:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80026da:	2304      	movs	r3, #4
 80026dc:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80026de:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80026e0:	2300      	movs	r3, #0
 80026e2:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 80026e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 80026e8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 80026ec:	2001      	movs	r0, #1
 80026ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 80026f2:	1c7b      	adds	r3, r7, #1
 80026f4:	d0d9      	beq.n	80026aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80026f6:	b94f      	cbnz	r7, 800270c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 80026f8:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80026fa:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80026fc:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80026fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8002702:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8002706:	2003      	movs	r0, #3
 8002708:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800270c:	f7fe fc1a 	bl	8000f44 <HAL_GetTick>
 8002710:	eba0 0009 	sub.w	r0, r0, r9
 8002714:	4287      	cmp	r7, r0
 8002716:	d2c8      	bcs.n	80026aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8002718:	e7ee      	b.n	80026f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

0800271a <I2C_WaitOnFlagUntilTimeout>:
{
 800271a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800271e:	9e08      	ldr	r6, [sp, #32]
 8002720:	4604      	mov	r4, r0
 8002722:	4690      	mov	r8, r2
 8002724:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002726:	f3c1 4907 	ubfx	r9, r1, #16, #8
 800272a:	b28d      	uxth	r5, r1
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	f1b9 0f01 	cmp.w	r9, #1
 8002732:	bf0c      	ite	eq
 8002734:	695b      	ldreq	r3, [r3, #20]
 8002736:	699b      	ldrne	r3, [r3, #24]
 8002738:	ea35 0303 	bics.w	r3, r5, r3
 800273c:	bf0c      	ite	eq
 800273e:	2301      	moveq	r3, #1
 8002740:	2300      	movne	r3, #0
 8002742:	4543      	cmp	r3, r8
 8002744:	d002      	beq.n	800274c <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8002746:	2000      	movs	r0, #0
}
 8002748:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 800274c:	1c7b      	adds	r3, r7, #1
 800274e:	d0ed      	beq.n	800272c <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002750:	b95f      	cbnz	r7, 800276a <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002752:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8002754:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002756:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8002758:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 800275c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8002760:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002762:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8002766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800276a:	f7fe fbeb 	bl	8000f44 <HAL_GetTick>
 800276e:	1b80      	subs	r0, r0, r6
 8002770:	4287      	cmp	r7, r0
 8002772:	d2db      	bcs.n	800272c <I2C_WaitOnFlagUntilTimeout+0x12>
 8002774:	e7ed      	b.n	8002752 <I2C_WaitOnFlagUntilTimeout+0x38>

08002776 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8002776:	b570      	push	{r4, r5, r6, lr}
 8002778:	4604      	mov	r4, r0
 800277a:	460d      	mov	r5, r1
 800277c:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800277e:	6823      	ldr	r3, [r4, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	061b      	lsls	r3, r3, #24
 8002784:	d501      	bpl.n	800278a <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8002786:	2000      	movs	r0, #0
 8002788:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800278a:	4620      	mov	r0, r4
 800278c:	f7ff ff70 	bl	8002670 <I2C_IsAcknowledgeFailed>
 8002790:	b9a8      	cbnz	r0, 80027be <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8002792:	1c6a      	adds	r2, r5, #1
 8002794:	d0f3      	beq.n	800277e <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002796:	b965      	cbnz	r5, 80027b2 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002798:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800279a:	f043 0320 	orr.w	r3, r3, #32
 800279e:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80027a0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80027a2:	2300      	movs	r3, #0
 80027a4:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80027a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80027aa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80027ae:	2003      	movs	r0, #3
 80027b0:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80027b2:	f7fe fbc7 	bl	8000f44 <HAL_GetTick>
 80027b6:	1b80      	subs	r0, r0, r6
 80027b8:	4285      	cmp	r5, r0
 80027ba:	d2e0      	bcs.n	800277e <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 80027bc:	e7ec      	b.n	8002798 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80027be:	2001      	movs	r0, #1
}
 80027c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080027c4 <I2C_RequestMemoryRead>:
{
 80027c4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80027c8:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80027ca:	6803      	ldr	r3, [r0, #0]
{
 80027cc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80027ce:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80027d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027de:	601a      	str	r2, [r3, #0]
{
 80027e0:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027e2:	9500      	str	r5, [sp, #0]
 80027e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027e6:	2200      	movs	r2, #0
 80027e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 80027ec:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027ee:	f7ff ff94 	bl	800271a <I2C_WaitOnFlagUntilTimeout>
 80027f2:	b980      	cbnz	r0, 8002816 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027f4:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027f6:	492f      	ldr	r1, [pc, #188]	; (80028b4 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027f8:	b2ff      	uxtb	r7, r7
 80027fa:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 80027fe:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002800:	4620      	mov	r0, r4
 8002802:	462b      	mov	r3, r5
 8002804:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002806:	f7ff ff48 	bl	800269a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800280a:	b140      	cbz	r0, 800281e <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800280c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800280e:	2b04      	cmp	r3, #4
 8002810:	d101      	bne.n	8002816 <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 8002812:	2001      	movs	r0, #1
 8002814:	e000      	b.n	8002818 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 8002816:	2003      	movs	r0, #3
}
 8002818:	b004      	add	sp, #16
 800281a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800281e:	6823      	ldr	r3, [r4, #0]
 8002820:	9003      	str	r0, [sp, #12]
 8002822:	695a      	ldr	r2, [r3, #20]
 8002824:	9203      	str	r2, [sp, #12]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800282a:	462a      	mov	r2, r5
 800282c:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800282e:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002830:	4620      	mov	r0, r4
 8002832:	f7ff ffa0 	bl	8002776 <I2C_WaitOnTXEFlagUntilTimeout>
 8002836:	b140      	cbz	r0, 800284a <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002838:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800283a:	2b04      	cmp	r3, #4
 800283c:	d1eb      	bne.n	8002816 <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800283e:	6822      	ldr	r2, [r4, #0]
 8002840:	6813      	ldr	r3, [r2, #0]
 8002842:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	e7e3      	b.n	8002812 <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800284a:	f1b8 0f01 	cmp.w	r8, #1
 800284e:	6823      	ldr	r3, [r4, #0]
 8002850:	d124      	bne.n	800289c <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002852:	b2f6      	uxtb	r6, r6
 8002854:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002856:	462a      	mov	r2, r5
 8002858:	990a      	ldr	r1, [sp, #40]	; 0x28
 800285a:	4620      	mov	r0, r4
 800285c:	f7ff ff8b 	bl	8002776 <I2C_WaitOnTXEFlagUntilTimeout>
 8002860:	4602      	mov	r2, r0
 8002862:	2800      	cmp	r0, #0
 8002864:	d1e8      	bne.n	8002838 <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002866:	6821      	ldr	r1, [r4, #0]
 8002868:	680b      	ldr	r3, [r1, #0]
 800286a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800286e:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002870:	4620      	mov	r0, r4
 8002872:	9500      	str	r5, [sp, #0]
 8002874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002876:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800287a:	f7ff ff4e 	bl	800271a <I2C_WaitOnFlagUntilTimeout>
 800287e:	2800      	cmp	r0, #0
 8002880:	d1c9      	bne.n	8002816 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002882:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002884:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002886:	490b      	ldr	r1, [pc, #44]	; (80028b4 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002888:	f047 0701 	orr.w	r7, r7, #1
 800288c:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800288e:	4620      	mov	r0, r4
 8002890:	462b      	mov	r3, r5
 8002892:	f7ff ff02 	bl	800269a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002896:	2800      	cmp	r0, #0
 8002898:	d1b8      	bne.n	800280c <I2C_RequestMemoryRead+0x48>
 800289a:	e7bd      	b.n	8002818 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800289c:	0a32      	lsrs	r2, r6, #8
 800289e:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80028a2:	462a      	mov	r2, r5
 80028a4:	4620      	mov	r0, r4
 80028a6:	f7ff ff66 	bl	8002776 <I2C_WaitOnTXEFlagUntilTimeout>
 80028aa:	2800      	cmp	r0, #0
 80028ac:	d1c4      	bne.n	8002838 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028ae:	6823      	ldr	r3, [r4, #0]
 80028b0:	e7cf      	b.n	8002852 <I2C_RequestMemoryRead+0x8e>
 80028b2:	bf00      	nop
 80028b4:	00010002 	.word	0x00010002

080028b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 80028b8:	b570      	push	{r4, r5, r6, lr}
 80028ba:	4604      	mov	r4, r0
 80028bc:	460d      	mov	r5, r1
 80028be:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028c0:	6820      	ldr	r0, [r4, #0]
 80028c2:	6943      	ldr	r3, [r0, #20]
 80028c4:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80028c8:	d001      	beq.n	80028ce <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 80028ca:	2000      	movs	r0, #0
}
 80028cc:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80028ce:	6942      	ldr	r2, [r0, #20]
 80028d0:	06d2      	lsls	r2, r2, #27
 80028d2:	d50b      	bpl.n	80028ec <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028d4:	f06f 0210 	mvn.w	r2, #16
 80028d8:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 80028da:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028dc:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80028de:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 80028e2:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80028e4:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 80028e6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 80028ea:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80028ec:	b95d      	cbnz	r5, 8002906 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028f0:	f043 0320 	orr.w	r3, r3, #32
 80028f4:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80028f6:	2320      	movs	r3, #32
 80028f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 80028fc:	2300      	movs	r3, #0
 80028fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8002902:	2003      	movs	r0, #3
 8002904:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002906:	f7fe fb1d 	bl	8000f44 <HAL_GetTick>
 800290a:	1b80      	subs	r0, r0, r6
 800290c:	4285      	cmp	r5, r0
 800290e:	d2d7      	bcs.n	80028c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8002910:	e7ed      	b.n	80028ee <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
	...

08002914 <HAL_I2C_Init>:
{
 8002914:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8002916:	4604      	mov	r4, r0
 8002918:	2800      	cmp	r0, #0
 800291a:	d062      	beq.n	80029e2 <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 800291c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002920:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002924:	b91b      	cbnz	r3, 800292e <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8002926:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800292a:	f00a faa1 	bl	800ce70 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 800292e:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002930:	4e2d      	ldr	r6, [pc, #180]	; (80029e8 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8002932:	4d2e      	ldr	r5, [pc, #184]	; (80029ec <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002934:	2324      	movs	r3, #36	; 0x24
 8002936:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800293a:	6813      	ldr	r3, [r2, #0]
 800293c:	f023 0301 	bic.w	r3, r3, #1
 8002940:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002942:	f000 fbb5 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002946:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8002948:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800294a:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800294e:	42b3      	cmp	r3, r6
 8002950:	bf84      	itt	hi
 8002952:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8002956:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8002958:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800295a:	bf91      	iteee	ls
 800295c:	1c69      	addls	r1, r5, #1
 800295e:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8002962:	fbb1 f1f5 	udivhi	r1, r1, r5
 8002966:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002968:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800296a:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800296c:	d821      	bhi.n	80029b2 <HAL_I2C_Init+0x9e>
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fbb0 f0f3 	udiv	r0, r0, r3
 8002974:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8002978:	2b03      	cmp	r3, #3
 800297a:	bf98      	it	ls
 800297c:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800297e:	6a21      	ldr	r1, [r4, #32]
 8002980:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002982:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002984:	430b      	orrs	r3, r1
 8002986:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002988:	68e1      	ldr	r1, [r4, #12]
 800298a:	6923      	ldr	r3, [r4, #16]
 800298c:	430b      	orrs	r3, r1
 800298e:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002990:	69a1      	ldr	r1, [r4, #24]
 8002992:	6963      	ldr	r3, [r4, #20]
 8002994:	430b      	orrs	r3, r1
 8002996:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002998:	6813      	ldr	r3, [r2, #0]
 800299a:	f043 0301 	orr.w	r3, r3, #1
 800299e:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a0:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80029a2:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a4:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029aa:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ac:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80029b0:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80029b2:	68a1      	ldr	r1, [r4, #8]
 80029b4:	b949      	cbnz	r1, 80029ca <HAL_I2C_Init+0xb6>
 80029b6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80029ba:	fbb0 f0f3 	udiv	r0, r0, r3
 80029be:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80029c2:	b163      	cbz	r3, 80029de <HAL_I2C_Init+0xca>
 80029c4:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 80029c8:	e7d9      	b.n	800297e <HAL_I2C_Init+0x6a>
 80029ca:	2119      	movs	r1, #25
 80029cc:	434b      	muls	r3, r1
 80029ce:	fbb0 f0f3 	udiv	r0, r0, r3
 80029d2:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80029d6:	b113      	cbz	r3, 80029de <HAL_I2C_Init+0xca>
 80029d8:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 80029dc:	e7cf      	b.n	800297e <HAL_I2C_Init+0x6a>
 80029de:	2001      	movs	r0, #1
 80029e0:	e7cd      	b.n	800297e <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 80029e2:	2001      	movs	r0, #1
}
 80029e4:	bd70      	pop	{r4, r5, r6, pc}
 80029e6:	bf00      	nop
 80029e8:	000186a0 	.word	0x000186a0
 80029ec:	000f4240 	.word	0x000f4240

080029f0 <HAL_I2C_Mem_Read>:
{
 80029f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029f4:	4604      	mov	r4, r0
 80029f6:	b086      	sub	sp, #24
 80029f8:	469a      	mov	sl, r3
 80029fa:	460d      	mov	r5, r1
 80029fc:	4691      	mov	r9, r2
 80029fe:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8002a00:	f7fe faa0 	bl	8000f44 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002a04:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002a08:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8002a0a:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002a0c:	d004      	beq.n	8002a18 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8002a0e:	2502      	movs	r5, #2
}
 8002a10:	4628      	mov	r0, r5
 8002a12:	b006      	add	sp, #24
 8002a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a18:	9000      	str	r0, [sp, #0]
 8002a1a:	2319      	movs	r3, #25
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	4979      	ldr	r1, [pc, #484]	; (8002c04 <HAL_I2C_Mem_Read+0x214>)
 8002a20:	4620      	mov	r0, r4
 8002a22:	f7ff fe7a 	bl	800271a <I2C_WaitOnFlagUntilTimeout>
 8002a26:	2800      	cmp	r0, #0
 8002a28:	d1f1      	bne.n	8002a0e <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8002a2a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d0ed      	beq.n	8002a0e <HAL_I2C_Mem_Read+0x1e>
 8002a32:	2301      	movs	r3, #1
 8002a34:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a38:	6823      	ldr	r3, [r4, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002a3e:	bf5e      	ittt	pl
 8002a40:	681a      	ldrpl	r2, [r3, #0]
 8002a42:	f042 0201 	orrpl.w	r2, r2, #1
 8002a46:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a4e:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a50:	2322      	movs	r3, #34	; 0x22
 8002a52:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a56:	2340      	movs	r3, #64	; 0x40
 8002a58:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8002a5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002a5e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a60:	f04f 0800 	mov.w	r8, #0
    hi2c->XferCount   = Size;
 8002a64:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a68:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002a6c:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a6e:	4b66      	ldr	r3, [pc, #408]	; (8002c08 <HAL_I2C_Mem_Read+0x218>)
 8002a70:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002a72:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002a74:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a76:	4629      	mov	r1, r5
 8002a78:	9601      	str	r6, [sp, #4]
 8002a7a:	9700      	str	r7, [sp, #0]
 8002a7c:	4653      	mov	r3, sl
 8002a7e:	464a      	mov	r2, r9
 8002a80:	4620      	mov	r0, r4
 8002a82:	f7ff fe9f 	bl	80027c4 <I2C_RequestMemoryRead>
 8002a86:	4605      	mov	r5, r0
 8002a88:	b130      	cbz	r0, 8002a98 <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002a8c:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d13a      	bne.n	8002b0a <HAL_I2C_Mem_Read+0x11a>
              return HAL_ERROR;
 8002a94:	2501      	movs	r5, #1
 8002a96:	e7bb      	b.n	8002a10 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8002a98:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002a9a:	6823      	ldr	r3, [r4, #0]
 8002a9c:	b992      	cbnz	r2, 8002ac4 <HAL_I2C_Mem_Read+0xd4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a9e:	9002      	str	r0, [sp, #8]
 8002aa0:	695a      	ldr	r2, [r3, #20]
 8002aa2:	9202      	str	r2, [sp, #8]
 8002aa4:	699a      	ldr	r2, [r3, #24]
 8002aa6:	9202      	str	r2, [sp, #8]
 8002aa8:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ab0:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002ab2:	2320      	movs	r3, #32
 8002ab4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002abe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002ac2:	e7a5      	b.n	8002a10 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 8002ac4:	2a01      	cmp	r2, #1
 8002ac6:	d122      	bne.n	8002b0e <HAL_I2C_Mem_Read+0x11e>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ace:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ad0:	9003      	str	r0, [sp, #12]
 8002ad2:	695a      	ldr	r2, [r3, #20]
 8002ad4:	9203      	str	r2, [sp, #12]
 8002ad6:	699a      	ldr	r2, [r3, #24]
 8002ad8:	9203      	str	r2, [sp, #12]
 8002ada:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ae2:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ae4:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8002c0c <HAL_I2C_Mem_Read+0x21c>
    while(hi2c->XferSize > 0U)
 8002ae8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0e1      	beq.n	8002ab2 <HAL_I2C_Mem_Read+0xc2>
      if(hi2c->XferSize <= 3U)
 8002aee:	2b03      	cmp	r3, #3
 8002af0:	d86b      	bhi.n	8002bca <HAL_I2C_Mem_Read+0x1da>
        if(hi2c->XferSize== 1U)
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d123      	bne.n	8002b3e <HAL_I2C_Mem_Read+0x14e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002af6:	4632      	mov	r2, r6
 8002af8:	4639      	mov	r1, r7
 8002afa:	4620      	mov	r0, r4
 8002afc:	f7ff fedc 	bl	80028b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b00:	2800      	cmp	r0, #0
 8002b02:	d039      	beq.n	8002b78 <HAL_I2C_Mem_Read+0x188>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002b04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	d1c4      	bne.n	8002a94 <HAL_I2C_Mem_Read+0xa4>
              return HAL_TIMEOUT;
 8002b0a:	2503      	movs	r5, #3
 8002b0c:	e780      	b.n	8002a10 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 8002b0e:	2a02      	cmp	r2, #2
 8002b10:	d10e      	bne.n	8002b30 <HAL_I2C_Mem_Read+0x140>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b18:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b20:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b22:	9004      	str	r0, [sp, #16]
 8002b24:	695a      	ldr	r2, [r3, #20]
 8002b26:	9204      	str	r2, [sp, #16]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	9304      	str	r3, [sp, #16]
 8002b2c:	9b04      	ldr	r3, [sp, #16]
 8002b2e:	e7d9      	b.n	8002ae4 <HAL_I2C_Mem_Read+0xf4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b30:	9005      	str	r0, [sp, #20]
 8002b32:	695a      	ldr	r2, [r3, #20]
 8002b34:	9205      	str	r2, [sp, #20]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	9305      	str	r3, [sp, #20]
 8002b3a:	9b05      	ldr	r3, [sp, #20]
 8002b3c:	e7d2      	b.n	8002ae4 <HAL_I2C_Mem_Read+0xf4>
        else if(hi2c->XferSize == 2U)
 8002b3e:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b40:	9600      	str	r6, [sp, #0]
 8002b42:	463b      	mov	r3, r7
 8002b44:	f04f 0200 	mov.w	r2, #0
 8002b48:	4641      	mov	r1, r8
 8002b4a:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8002b4c:	d122      	bne.n	8002b94 <HAL_I2C_Mem_Read+0x1a4>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b4e:	f7ff fde4 	bl	800271a <I2C_WaitOnFlagUntilTimeout>
 8002b52:	2800      	cmp	r0, #0
 8002b54:	d1d9      	bne.n	8002b0a <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b5e:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	1c51      	adds	r1, r2, #1
 8002b66:	6261      	str	r1, [r4, #36]	; 0x24
 8002b68:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8002b6a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002b70:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b7a:	1c5a      	adds	r2, r3, #1
 8002b7c:	6262      	str	r2, [r4, #36]	; 0x24
 8002b7e:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b80:	6912      	ldr	r2, [r2, #16]
 8002b82:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002b84:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002b86:	3b01      	subs	r3, #1
 8002b88:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002b8a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002b92:	e7a9      	b.n	8002ae8 <HAL_I2C_Mem_Read+0xf8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b94:	f7ff fdc1 	bl	800271a <I2C_WaitOnFlagUntilTimeout>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	2800      	cmp	r0, #0
 8002b9c:	d1b5      	bne.n	8002b0a <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b9e:	6823      	ldr	r3, [r4, #0]
 8002ba0:	6819      	ldr	r1, [r3, #0]
 8002ba2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002ba6:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002ba8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	1c48      	adds	r0, r1, #1
 8002bae:	6260      	str	r0, [r4, #36]	; 0x24
 8002bb0:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8002bb2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bb4:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002bba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bc2:	4641      	mov	r1, r8
 8002bc4:	463b      	mov	r3, r7
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	e7c1      	b.n	8002b4e <HAL_I2C_Mem_Read+0x15e>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bca:	4632      	mov	r2, r6
 8002bcc:	4639      	mov	r1, r7
 8002bce:	4620      	mov	r0, r4
 8002bd0:	f7ff fe72 	bl	80028b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	d195      	bne.n	8002b04 <HAL_I2C_Mem_Read+0x114>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bda:	1c5a      	adds	r2, r3, #1
 8002bdc:	6262      	str	r2, [r4, #36]	; 0x24
 8002bde:	6822      	ldr	r2, [r4, #0]
 8002be0:	6912      	ldr	r2, [r2, #16]
 8002be2:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002be4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002be6:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8002be8:	3b01      	subs	r3, #1
 8002bea:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002bec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002bf4:	6953      	ldr	r3, [r2, #20]
 8002bf6:	075b      	lsls	r3, r3, #29
 8002bf8:	f57f af76 	bpl.w	8002ae8 <HAL_I2C_Mem_Read+0xf8>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bfe:	1c59      	adds	r1, r3, #1
 8002c00:	6261      	str	r1, [r4, #36]	; 0x24
 8002c02:	e7bd      	b.n	8002b80 <HAL_I2C_Mem_Read+0x190>
 8002c04:	00100002 	.word	0x00100002
 8002c08:	ffff0000 	.word	0xffff0000
 8002c0c:	00010004 	.word	0x00010004

08002c10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c10:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c14:	4604      	mov	r4, r0
 8002c16:	b918      	cbnz	r0, 8002c20 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8002c18:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002c1a:	b002      	add	sp, #8
 8002c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c20:	6803      	ldr	r3, [r0, #0]
 8002c22:	07dd      	lsls	r5, r3, #31
 8002c24:	d410      	bmi.n	8002c48 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	0798      	lsls	r0, r3, #30
 8002c2a:	d458      	bmi.n	8002cde <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	071a      	lsls	r2, r3, #28
 8002c30:	f100 809a 	bmi.w	8002d68 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c34:	6823      	ldr	r3, [r4, #0]
 8002c36:	075b      	lsls	r3, r3, #29
 8002c38:	f100 80b8 	bmi.w	8002dac <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c3c:	69a2      	ldr	r2, [r4, #24]
 8002c3e:	2a00      	cmp	r2, #0
 8002c40:	f040 8119 	bne.w	8002e76 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8002c44:	2000      	movs	r0, #0
 8002c46:	e7e8      	b.n	8002c1a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c48:	4ba6      	ldr	r3, [pc, #664]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	f002 020c 	and.w	r2, r2, #12
 8002c50:	2a04      	cmp	r2, #4
 8002c52:	d007      	beq.n	8002c64 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c5a:	2a08      	cmp	r2, #8
 8002c5c:	d10a      	bne.n	8002c74 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	0259      	lsls	r1, r3, #9
 8002c62:	d507      	bpl.n	8002c74 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c64:	4b9f      	ldr	r3, [pc, #636]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	039a      	lsls	r2, r3, #14
 8002c6a:	d5dc      	bpl.n	8002c26 <HAL_RCC_OscConfig+0x16>
 8002c6c:	6863      	ldr	r3, [r4, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1d9      	bne.n	8002c26 <HAL_RCC_OscConfig+0x16>
 8002c72:	e7d1      	b.n	8002c18 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c74:	6863      	ldr	r3, [r4, #4]
 8002c76:	4d9b      	ldr	r5, [pc, #620]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002c78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c7c:	d111      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x92>
 8002c7e:	682b      	ldr	r3, [r5, #0]
 8002c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c84:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002c86:	f7fe f95d 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c8a:	4d96      	ldr	r5, [pc, #600]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002c8c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c8e:	682b      	ldr	r3, [r5, #0]
 8002c90:	039b      	lsls	r3, r3, #14
 8002c92:	d4c8      	bmi.n	8002c26 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c94:	f7fe f956 	bl	8000f44 <HAL_GetTick>
 8002c98:	1b80      	subs	r0, r0, r6
 8002c9a:	2864      	cmp	r0, #100	; 0x64
 8002c9c:	d9f7      	bls.n	8002c8e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8002c9e:	2003      	movs	r0, #3
 8002ca0:	e7bb      	b.n	8002c1a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ca6:	d104      	bne.n	8002cb2 <HAL_RCC_OscConfig+0xa2>
 8002ca8:	682b      	ldr	r3, [r5, #0]
 8002caa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cae:	602b      	str	r3, [r5, #0]
 8002cb0:	e7e5      	b.n	8002c7e <HAL_RCC_OscConfig+0x6e>
 8002cb2:	682a      	ldr	r2, [r5, #0]
 8002cb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002cb8:	602a      	str	r2, [r5, #0]
 8002cba:	682a      	ldr	r2, [r5, #0]
 8002cbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cc0:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1df      	bne.n	8002c86 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8002cc6:	f7fe f93d 	bl	8000f44 <HAL_GetTick>
 8002cca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ccc:	682b      	ldr	r3, [r5, #0]
 8002cce:	039f      	lsls	r7, r3, #14
 8002cd0:	d5a9      	bpl.n	8002c26 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cd2:	f7fe f937 	bl	8000f44 <HAL_GetTick>
 8002cd6:	1b80      	subs	r0, r0, r6
 8002cd8:	2864      	cmp	r0, #100	; 0x64
 8002cda:	d9f7      	bls.n	8002ccc <HAL_RCC_OscConfig+0xbc>
 8002cdc:	e7df      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cde:	4b81      	ldr	r3, [pc, #516]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002ce0:	689a      	ldr	r2, [r3, #8]
 8002ce2:	f012 0f0c 	tst.w	r2, #12
 8002ce6:	d007      	beq.n	8002cf8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ce8:	689a      	ldr	r2, [r3, #8]
 8002cea:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cee:	2a08      	cmp	r2, #8
 8002cf0:	d111      	bne.n	8002d16 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	025e      	lsls	r6, r3, #9
 8002cf6:	d40e      	bmi.n	8002d16 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cf8:	4b7a      	ldr	r3, [pc, #488]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	0795      	lsls	r5, r2, #30
 8002cfe:	d502      	bpl.n	8002d06 <HAL_RCC_OscConfig+0xf6>
 8002d00:	68e2      	ldr	r2, [r4, #12]
 8002d02:	2a01      	cmp	r2, #1
 8002d04:	d188      	bne.n	8002c18 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	6921      	ldr	r1, [r4, #16]
 8002d0a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002d0e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002d12:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d14:	e78a      	b.n	8002c2c <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d16:	68e2      	ldr	r2, [r4, #12]
 8002d18:	4b73      	ldr	r3, [pc, #460]	; (8002ee8 <HAL_RCC_OscConfig+0x2d8>)
 8002d1a:	b1b2      	cbz	r2, 8002d4a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d20:	f7fe f910 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d24:	4d6f      	ldr	r5, [pc, #444]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002d26:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d28:	682b      	ldr	r3, [r5, #0]
 8002d2a:	0798      	lsls	r0, r3, #30
 8002d2c:	d507      	bpl.n	8002d3e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d2e:	682b      	ldr	r3, [r5, #0]
 8002d30:	6922      	ldr	r2, [r4, #16]
 8002d32:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002d36:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002d3a:	602b      	str	r3, [r5, #0]
 8002d3c:	e776      	b.n	8002c2c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d3e:	f7fe f901 	bl	8000f44 <HAL_GetTick>
 8002d42:	1b80      	subs	r0, r0, r6
 8002d44:	2802      	cmp	r0, #2
 8002d46:	d9ef      	bls.n	8002d28 <HAL_RCC_OscConfig+0x118>
 8002d48:	e7a9      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8002d4a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d4c:	f7fe f8fa 	bl	8000f44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d50:	4d64      	ldr	r5, [pc, #400]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002d52:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d54:	682b      	ldr	r3, [r5, #0]
 8002d56:	0799      	lsls	r1, r3, #30
 8002d58:	f57f af68 	bpl.w	8002c2c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d5c:	f7fe f8f2 	bl	8000f44 <HAL_GetTick>
 8002d60:	1b80      	subs	r0, r0, r6
 8002d62:	2802      	cmp	r0, #2
 8002d64:	d9f6      	bls.n	8002d54 <HAL_RCC_OscConfig+0x144>
 8002d66:	e79a      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d68:	6962      	ldr	r2, [r4, #20]
 8002d6a:	4b60      	ldr	r3, [pc, #384]	; (8002eec <HAL_RCC_OscConfig+0x2dc>)
 8002d6c:	b17a      	cbz	r2, 8002d8e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8002d6e:	2201      	movs	r2, #1
 8002d70:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002d72:	f7fe f8e7 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d76:	4d5b      	ldr	r5, [pc, #364]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002d78:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d7a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002d7c:	079f      	lsls	r7, r3, #30
 8002d7e:	f53f af59 	bmi.w	8002c34 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d82:	f7fe f8df 	bl	8000f44 <HAL_GetTick>
 8002d86:	1b80      	subs	r0, r0, r6
 8002d88:	2802      	cmp	r0, #2
 8002d8a:	d9f6      	bls.n	8002d7a <HAL_RCC_OscConfig+0x16a>
 8002d8c:	e787      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8002d8e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002d90:	f7fe f8d8 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d94:	4d53      	ldr	r5, [pc, #332]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002d96:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d98:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002d9a:	0798      	lsls	r0, r3, #30
 8002d9c:	f57f af4a 	bpl.w	8002c34 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002da0:	f7fe f8d0 	bl	8000f44 <HAL_GetTick>
 8002da4:	1b80      	subs	r0, r0, r6
 8002da6:	2802      	cmp	r0, #2
 8002da8:	d9f6      	bls.n	8002d98 <HAL_RCC_OscConfig+0x188>
 8002daa:	e778      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dac:	4b4d      	ldr	r3, [pc, #308]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002dae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002db0:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002db4:	d128      	bne.n	8002e08 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002db6:	9201      	str	r2, [sp, #4]
 8002db8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002dbe:	641a      	str	r2, [r3, #64]	; 0x40
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc6:	9301      	str	r3, [sp, #4]
 8002dc8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002dca:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dcc:	4d48      	ldr	r5, [pc, #288]	; (8002ef0 <HAL_RCC_OscConfig+0x2e0>)
 8002dce:	682b      	ldr	r3, [r5, #0]
 8002dd0:	05d9      	lsls	r1, r3, #23
 8002dd2:	d51b      	bpl.n	8002e0c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dd4:	68a3      	ldr	r3, [r4, #8]
 8002dd6:	4d43      	ldr	r5, [pc, #268]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d127      	bne.n	8002e2c <HAL_RCC_OscConfig+0x21c>
 8002ddc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002dde:	f043 0301 	orr.w	r3, r3, #1
 8002de2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002de4:	f7fe f8ae 	bl	8000f44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de8:	4d3e      	ldr	r5, [pc, #248]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002dea:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dec:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002df2:	079b      	lsls	r3, r3, #30
 8002df4:	d539      	bpl.n	8002e6a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8002df6:	2e00      	cmp	r6, #0
 8002df8:	f43f af20 	beq.w	8002c3c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dfc:	4a39      	ldr	r2, [pc, #228]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002dfe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e04:	6413      	str	r3, [r2, #64]	; 0x40
 8002e06:	e719      	b.n	8002c3c <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8002e08:	2600      	movs	r6, #0
 8002e0a:	e7df      	b.n	8002dcc <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e0c:	682b      	ldr	r3, [r5, #0]
 8002e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e12:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002e14:	f7fe f896 	bl	8000f44 <HAL_GetTick>
 8002e18:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e1a:	682b      	ldr	r3, [r5, #0]
 8002e1c:	05da      	lsls	r2, r3, #23
 8002e1e:	d4d9      	bmi.n	8002dd4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e20:	f7fe f890 	bl	8000f44 <HAL_GetTick>
 8002e24:	1bc0      	subs	r0, r0, r7
 8002e26:	2802      	cmp	r0, #2
 8002e28:	d9f7      	bls.n	8002e1a <HAL_RCC_OscConfig+0x20a>
 8002e2a:	e738      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e2c:	2b05      	cmp	r3, #5
 8002e2e:	d104      	bne.n	8002e3a <HAL_RCC_OscConfig+0x22a>
 8002e30:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e32:	f043 0304 	orr.w	r3, r3, #4
 8002e36:	672b      	str	r3, [r5, #112]	; 0x70
 8002e38:	e7d0      	b.n	8002ddc <HAL_RCC_OscConfig+0x1cc>
 8002e3a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002e3c:	f022 0201 	bic.w	r2, r2, #1
 8002e40:	672a      	str	r2, [r5, #112]	; 0x70
 8002e42:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002e44:	f022 0204 	bic.w	r2, r2, #4
 8002e48:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1ca      	bne.n	8002de4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8002e4e:	f7fe f879 	bl	8000f44 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e52:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e56:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e58:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e5a:	0798      	lsls	r0, r3, #30
 8002e5c:	d5cb      	bpl.n	8002df6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e5e:	f7fe f871 	bl	8000f44 <HAL_GetTick>
 8002e62:	1bc0      	subs	r0, r0, r7
 8002e64:	4540      	cmp	r0, r8
 8002e66:	d9f7      	bls.n	8002e58 <HAL_RCC_OscConfig+0x248>
 8002e68:	e719      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e6a:	f7fe f86b 	bl	8000f44 <HAL_GetTick>
 8002e6e:	1bc0      	subs	r0, r0, r7
 8002e70:	4540      	cmp	r0, r8
 8002e72:	d9bd      	bls.n	8002df0 <HAL_RCC_OscConfig+0x1e0>
 8002e74:	e713      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e76:	4d1b      	ldr	r5, [pc, #108]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
 8002e78:	68ab      	ldr	r3, [r5, #8]
 8002e7a:	f003 030c 	and.w	r3, r3, #12
 8002e7e:	2b08      	cmp	r3, #8
 8002e80:	f43f aeca 	beq.w	8002c18 <HAL_RCC_OscConfig+0x8>
 8002e84:	4e1b      	ldr	r6, [pc, #108]	; (8002ef4 <HAL_RCC_OscConfig+0x2e4>)
 8002e86:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e88:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002e8a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e8c:	d134      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8002e8e:	f7fe f859 	bl	8000f44 <HAL_GetTick>
 8002e92:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e94:	682b      	ldr	r3, [r5, #0]
 8002e96:	0199      	lsls	r1, r3, #6
 8002e98:	d41e      	bmi.n	8002ed8 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e9a:	6a22      	ldr	r2, [r4, #32]
 8002e9c:	69e3      	ldr	r3, [r4, #28]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002ea2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002ea6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002ea8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002eac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eae:	4c0d      	ldr	r4, [pc, #52]	; (8002ee4 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002eb0:	0852      	lsrs	r2, r2, #1
 8002eb2:	3a01      	subs	r2, #1
 8002eb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002eb8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002eba:	2301      	movs	r3, #1
 8002ebc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002ebe:	f7fe f841 	bl	8000f44 <HAL_GetTick>
 8002ec2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ec4:	6823      	ldr	r3, [r4, #0]
 8002ec6:	019a      	lsls	r2, r3, #6
 8002ec8:	f53f aebc 	bmi.w	8002c44 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ecc:	f7fe f83a 	bl	8000f44 <HAL_GetTick>
 8002ed0:	1b40      	subs	r0, r0, r5
 8002ed2:	2802      	cmp	r0, #2
 8002ed4:	d9f6      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x2b4>
 8002ed6:	e6e2      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed8:	f7fe f834 	bl	8000f44 <HAL_GetTick>
 8002edc:	1bc0      	subs	r0, r0, r7
 8002ede:	2802      	cmp	r0, #2
 8002ee0:	d9d8      	bls.n	8002e94 <HAL_RCC_OscConfig+0x284>
 8002ee2:	e6dc      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	42470000 	.word	0x42470000
 8002eec:	42470e80 	.word	0x42470e80
 8002ef0:	40007000 	.word	0x40007000
 8002ef4:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002ef8:	f7fe f824 	bl	8000f44 <HAL_GetTick>
 8002efc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efe:	682b      	ldr	r3, [r5, #0]
 8002f00:	019b      	lsls	r3, r3, #6
 8002f02:	f57f ae9f 	bpl.w	8002c44 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f06:	f7fe f81d 	bl	8000f44 <HAL_GetTick>
 8002f0a:	1b00      	subs	r0, r0, r4
 8002f0c:	2802      	cmp	r0, #2
 8002f0e:	d9f6      	bls.n	8002efe <HAL_RCC_OscConfig+0x2ee>
 8002f10:	e6c5      	b.n	8002c9e <HAL_RCC_OscConfig+0x8e>
 8002f12:	bf00      	nop

08002f14 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f14:	4913      	ldr	r1, [pc, #76]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002f16:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f18:	688b      	ldr	r3, [r1, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d003      	beq.n	8002f2a <HAL_RCC_GetSysClockFreq+0x16>
 8002f22:	2b08      	cmp	r3, #8
 8002f24:	d003      	beq.n	8002f2e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f26:	4810      	ldr	r0, [pc, #64]	; (8002f68 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002f28:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002f2a:	4810      	ldr	r0, [pc, #64]	; (8002f6c <HAL_RCC_GetSysClockFreq+0x58>)
 8002f2c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f2e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f30:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f32:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f34:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f38:	bf14      	ite	ne
 8002f3a:	480c      	ldrne	r0, [pc, #48]	; (8002f6c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f3c:	480a      	ldreq	r0, [pc, #40]	; (8002f68 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f3e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002f42:	bf18      	it	ne
 8002f44:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f46:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f4a:	fba1 0100 	umull	r0, r1, r1, r0
 8002f4e:	f7fd fe27 	bl	8000ba0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f52:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x50>)
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002f5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f62:	bd08      	pop	{r3, pc}
 8002f64:	40023800 	.word	0x40023800
 8002f68:	00f42400 	.word	0x00f42400
 8002f6c:	007a1200 	.word	0x007a1200

08002f70 <HAL_RCC_ClockConfig>:
{
 8002f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f74:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002f76:	4604      	mov	r4, r0
 8002f78:	b910      	cbnz	r0, 8002f80 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002f7a:	2001      	movs	r0, #1
 8002f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f80:	4b44      	ldr	r3, [pc, #272]	; (8003094 <HAL_RCC_ClockConfig+0x124>)
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	f002 020f 	and.w	r2, r2, #15
 8002f88:	428a      	cmp	r2, r1
 8002f8a:	d328      	bcc.n	8002fde <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f8c:	6821      	ldr	r1, [r4, #0]
 8002f8e:	078f      	lsls	r7, r1, #30
 8002f90:	d42d      	bmi.n	8002fee <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f92:	07c8      	lsls	r0, r1, #31
 8002f94:	d440      	bmi.n	8003018 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f96:	4b3f      	ldr	r3, [pc, #252]	; (8003094 <HAL_RCC_ClockConfig+0x124>)
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	f002 020f 	and.w	r2, r2, #15
 8002f9e:	4295      	cmp	r5, r2
 8002fa0:	d366      	bcc.n	8003070 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa2:	6822      	ldr	r2, [r4, #0]
 8002fa4:	0751      	lsls	r1, r2, #29
 8002fa6:	d46c      	bmi.n	8003082 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa8:	0713      	lsls	r3, r2, #28
 8002faa:	d507      	bpl.n	8002fbc <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fac:	4a3a      	ldr	r2, [pc, #232]	; (8003098 <HAL_RCC_ClockConfig+0x128>)
 8002fae:	6921      	ldr	r1, [r4, #16]
 8002fb0:	6893      	ldr	r3, [r2, #8]
 8002fb2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002fb6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002fba:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fbc:	f7ff ffaa 	bl	8002f14 <HAL_RCC_GetSysClockFreq>
 8002fc0:	4b35      	ldr	r3, [pc, #212]	; (8003098 <HAL_RCC_ClockConfig+0x128>)
 8002fc2:	4a36      	ldr	r2, [pc, #216]	; (800309c <HAL_RCC_ClockConfig+0x12c>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002fca:	5cd3      	ldrb	r3, [r2, r3]
 8002fcc:	40d8      	lsrs	r0, r3
 8002fce:	4b34      	ldr	r3, [pc, #208]	; (80030a0 <HAL_RCC_ClockConfig+0x130>)
 8002fd0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	f7fd ff6c 	bl	8000eb0 <HAL_InitTick>
  return HAL_OK;
 8002fd8:	2000      	movs	r0, #0
 8002fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	b2ca      	uxtb	r2, r1
 8002fe0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 030f 	and.w	r3, r3, #15
 8002fe8:	4299      	cmp	r1, r3
 8002fea:	d1c6      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xa>
 8002fec:	e7ce      	b.n	8002f8c <HAL_RCC_ClockConfig+0x1c>
 8002fee:	4b2a      	ldr	r3, [pc, #168]	; (8003098 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ff4:	bf1e      	ittt	ne
 8002ff6:	689a      	ldrne	r2, [r3, #8]
 8002ff8:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002ffc:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ffe:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003000:	bf42      	ittt	mi
 8003002:	689a      	ldrmi	r2, [r3, #8]
 8003004:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8003008:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	68a0      	ldr	r0, [r4, #8]
 800300e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003012:	4302      	orrs	r2, r0
 8003014:	609a      	str	r2, [r3, #8]
 8003016:	e7bc      	b.n	8002f92 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003018:	6862      	ldr	r2, [r4, #4]
 800301a:	4b1f      	ldr	r3, [pc, #124]	; (8003098 <HAL_RCC_ClockConfig+0x128>)
 800301c:	2a01      	cmp	r2, #1
 800301e:	d11d      	bne.n	800305c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003026:	d0a8      	beq.n	8002f7a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003028:	4e1b      	ldr	r6, [pc, #108]	; (8003098 <HAL_RCC_ClockConfig+0x128>)
 800302a:	68b3      	ldr	r3, [r6, #8]
 800302c:	f023 0303 	bic.w	r3, r3, #3
 8003030:	4313      	orrs	r3, r2
 8003032:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003034:	f7fd ff86 	bl	8000f44 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003038:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800303c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303e:	68b3      	ldr	r3, [r6, #8]
 8003040:	6862      	ldr	r2, [r4, #4]
 8003042:	f003 030c 	and.w	r3, r3, #12
 8003046:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800304a:	d0a4      	beq.n	8002f96 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800304c:	f7fd ff7a 	bl	8000f44 <HAL_GetTick>
 8003050:	1bc0      	subs	r0, r0, r7
 8003052:	4540      	cmp	r0, r8
 8003054:	d9f3      	bls.n	800303e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8003056:	2003      	movs	r0, #3
}
 8003058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800305c:	1e91      	subs	r1, r2, #2
 800305e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003060:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003062:	d802      	bhi.n	800306a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003064:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003068:	e7dd      	b.n	8003026 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306a:	f013 0f02 	tst.w	r3, #2
 800306e:	e7da      	b.n	8003026 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003070:	b2ea      	uxtb	r2, r5
 8003072:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	429d      	cmp	r5, r3
 800307c:	f47f af7d 	bne.w	8002f7a <HAL_RCC_ClockConfig+0xa>
 8003080:	e78f      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003082:	4905      	ldr	r1, [pc, #20]	; (8003098 <HAL_RCC_ClockConfig+0x128>)
 8003084:	68e0      	ldr	r0, [r4, #12]
 8003086:	688b      	ldr	r3, [r1, #8]
 8003088:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800308c:	4303      	orrs	r3, r0
 800308e:	608b      	str	r3, [r1, #8]
 8003090:	e78a      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x38>
 8003092:	bf00      	nop
 8003094:	40023c00 	.word	0x40023c00
 8003098:	40023800 	.word	0x40023800
 800309c:	080126e7 	.word	0x080126e7
 80030a0:	20000010 	.word	0x20000010

080030a4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80030a4:	4b01      	ldr	r3, [pc, #4]	; (80030ac <HAL_RCC_GetHCLKFreq+0x8>)
 80030a6:	6818      	ldr	r0, [r3, #0]
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	20000010 	.word	0x20000010

080030b0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030b0:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80030b2:	4a05      	ldr	r2, [pc, #20]	; (80030c8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80030ba:	5cd3      	ldrb	r3, [r2, r3]
 80030bc:	4a03      	ldr	r2, [pc, #12]	; (80030cc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80030be:	6810      	ldr	r0, [r2, #0]
}
 80030c0:	40d8      	lsrs	r0, r3
 80030c2:	4770      	bx	lr
 80030c4:	40023800 	.word	0x40023800
 80030c8:	080126f7 	.word	0x080126f7
 80030cc:	20000010 	.word	0x20000010

080030d0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030d0:	4b04      	ldr	r3, [pc, #16]	; (80030e4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80030d2:	4a05      	ldr	r2, [pc, #20]	; (80030e8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80030da:	5cd3      	ldrb	r3, [r2, r3]
 80030dc:	4a03      	ldr	r2, [pc, #12]	; (80030ec <HAL_RCC_GetPCLK2Freq+0x1c>)
 80030de:	6810      	ldr	r0, [r2, #0]
}
 80030e0:	40d8      	lsrs	r0, r3
 80030e2:	4770      	bx	lr
 80030e4:	40023800 	.word	0x40023800
 80030e8:	080126f7 	.word	0x080126f7
 80030ec:	20000010 	.word	0x20000010

080030f0 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80030f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80030f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030fa:	63d3      	str	r3, [r2, #60]	; 0x3c
 80030fc:	4770      	bx	lr

080030fe <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80030fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003102:	b089      	sub	sp, #36	; 0x24
 8003104:	4605      	mov	r5, r0
 8003106:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 8003108:	f7fd ff1c 	bl	8000f44 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 800310c:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 800310e:	4681      	mov	r9, r0
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8003110:	2108      	movs	r1, #8
 8003112:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8003118:	f001 fe63 	bl	8004de2 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_OK)
 800311c:	4604      	mov	r4, r0
 800311e:	bb40      	cbnz	r0, 8003172 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8003120:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8003122:	6828      	ldr	r0, [r5, #0]
 8003124:	0409      	lsls	r1, r1, #16
 8003126:	f001 ff67 	bl	8004ff8 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_OK)
 800312a:	4604      	mov	r4, r0
 800312c:	bb08      	cbnz	r0, 8003172 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800312e:	f04f 33ff 	mov.w	r3, #4294967295
 8003132:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8003134:	2308      	movs	r3, #8
 8003136:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8003138:	2330      	movs	r3, #48	; 0x30
 800313a:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800313c:	2302      	movs	r3, #2
 800313e:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003140:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8003142:	2301      	movs	r3, #1
  SDIO_ConfigData(hsd->Instance, &config);
 8003144:	a902      	add	r1, sp, #8
 8003146:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8003148:	9307      	str	r3, [sp, #28]
  SDIO_ConfigData(hsd->Instance, &config);
 800314a:	f001 fe37 	bl	8004dbc <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800314e:	6828      	ldr	r0, [r5, #0]
 8003150:	f001 ff83 	bl	800505a <SDMMC_CmdSendSCR>
  if(errorstate != HAL_OK)
 8003154:	4604      	mov	r4, r0
 8003156:	b960      	cbnz	r0, 8003172 <SD_FindSCR+0x74>
 8003158:	4607      	mov	r7, r0
  {
    return errorstate;
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800315a:	f240 482a 	movw	r8, #1066	; 0x42a
 800315e:	6828      	ldr	r0, [r5, #0]
 8003160:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003162:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8003166:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8003168:	d007      	beq.n	800317a <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800316a:	0719      	lsls	r1, r3, #28
 800316c:	d518      	bpl.n	80031a0 <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800316e:	2408      	movs	r4, #8
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8003170:	6384      	str	r4, [r0, #56]	; 0x38
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
  }

  return HAL_SD_ERROR_NONE;
}
 8003172:	4620      	mov	r0, r4
 8003174:	b009      	add	sp, #36	; 0x24
 8003176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800317a:	029b      	lsls	r3, r3, #10
 800317c:	d507      	bpl.n	800318e <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800317e:	f001 fd5f 	bl	8004c40 <SDIO_ReadFIFO>
 8003182:	ab08      	add	r3, sp, #32
 8003184:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 8003188:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800318a:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800318e:	f7fd fed9 	bl	8000f44 <HAL_GetTick>
 8003192:	eba0 0009 	sub.w	r0, r0, r9
 8003196:	3001      	adds	r0, #1
 8003198:	d1e1      	bne.n	800315e <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 800319a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800319e:	e7e8      	b.n	8003172 <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80031a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80031a2:	079a      	lsls	r2, r3, #30
 80031a4:	d501      	bpl.n	80031aa <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80031a6:	2402      	movs	r4, #2
 80031a8:	e7e2      	b.n	8003170 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80031aa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80031ac:	069b      	lsls	r3, r3, #26
 80031ae:	d501      	bpl.n	80031b4 <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80031b0:	2420      	movs	r4, #32
 80031b2:	e7dd      	b.n	8003170 <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80031b4:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80031b8:	6383      	str	r3, [r0, #56]	; 0x38
 80031ba:	9b00      	ldr	r3, [sp, #0]
 80031bc:	ba1b      	rev	r3, r3
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80031be:	6073      	str	r3, [r6, #4]
 80031c0:	9b01      	ldr	r3, [sp, #4]
 80031c2:	ba1b      	rev	r3, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80031c4:	6033      	str	r3, [r6, #0]
  return HAL_SD_ERROR_NONE;
 80031c6:	e7d4      	b.n	8003172 <SD_FindSCR+0x74>

080031c8 <HAL_SD_ReadBlocks_DMA>:
{
 80031c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031cc:	4616      	mov	r6, r2
 80031ce:	b087      	sub	sp, #28
 80031d0:	4605      	mov	r5, r0
 80031d2:	4698      	mov	r8, r3
  if(NULL == pData)
 80031d4:	460a      	mov	r2, r1
 80031d6:	b939      	cbnz	r1, 80031e8 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80031d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80031da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80031de:	63ab      	str	r3, [r5, #56]	; 0x38
    return HAL_ERROR;
 80031e0:	2001      	movs	r0, #1
}
 80031e2:	b007      	add	sp, #28
 80031e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80031e8:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80031ec:	b2c4      	uxtb	r4, r0
 80031ee:	2c01      	cmp	r4, #1
 80031f0:	d168      	bne.n	80032c4 <HAL_SD_ReadBlocks_DMA+0xfc>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80031f2:	6def      	ldr	r7, [r5, #92]	; 0x5c
 80031f4:	eb06 0008 	add.w	r0, r6, r8
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80031f8:	2300      	movs	r3, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80031fa:	42b8      	cmp	r0, r7
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80031fc:	63ab      	str	r3, [r5, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80031fe:	d903      	bls.n	8003208 <HAL_SD_ReadBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003200:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003202:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003206:	e7ea      	b.n	80031de <HAL_SD_ReadBlocks_DMA+0x16>
    hsd->Instance->DCTRL = 0U;
 8003208:	682f      	ldr	r7, [r5, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 800320a:	2103      	movs	r1, #3
 800320c:	f885 1034 	strb.w	r1, [r5, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8003210:	62fb      	str	r3, [r7, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003212:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003214:	492c      	ldr	r1, [pc, #176]	; (80032c8 <HAL_SD_ReadBlocks_DMA+0x100>)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003216:	f440 7095 	orr.w	r0, r0, #298	; 0x12a
 800321a:	63f8      	str	r0, [r7, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800321c:	6be8      	ldr	r0, [r5, #60]	; 0x3c
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 800321e:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003222:	63c1      	str	r1, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003224:	4929      	ldr	r1, [pc, #164]	; (80032cc <HAL_SD_ReadBlocks_DMA+0x104>)
 8003226:	64c1      	str	r1, [r0, #76]	; 0x4c
    hsd->hdmarx->XferAbortCallback = NULL;
 8003228:	6503      	str	r3, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 800322a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800322e:	ea4f 0399 	mov.w	r3, r9, lsr #2
 8003232:	f7fe fce1 	bl	8001bf8 <HAL_DMA_Start_IT>
    __HAL_SD_DMA_ENABLE(hsd);
 8003236:	4b26      	ldr	r3, [pc, #152]	; (80032d0 <HAL_SD_ReadBlocks_DMA+0x108>)
    SDIO_ConfigData(hsd->Instance, &config);
 8003238:	6828      	ldr	r0, [r5, #0]
    __HAL_SD_DMA_ENABLE(hsd);
 800323a:	601c      	str	r4, [r3, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800323c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800323e:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003240:	f04f 33ff 	mov.w	r3, #4294967295
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003244:	e88d 0208 	stmia.w	sp, {r3, r9}
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003248:	f04f 0390 	mov.w	r3, #144	; 0x90
 800324c:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800324e:	f04f 0302 	mov.w	r3, #2
 8003252:	9303      	str	r3, [sp, #12]
    SDIO_ConfigData(hsd->Instance, &config);
 8003254:	4669      	mov	r1, sp
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003256:	f04f 0300 	mov.w	r3, #0
    config.DPSM          = SDIO_DPSM_ENABLE;
 800325a:	f04f 0401 	mov.w	r4, #1
      BlockAdd *= 512U;
 800325e:	bf18      	it	ne
 8003260:	0276      	lslne	r6, r6, #9
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003262:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003264:	9405      	str	r4, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 8003266:	f001 fda9 	bl	8004dbc <SDIO_ConfigData>
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800326a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800326e:	6828      	ldr	r0, [r5, #0]
 8003270:	f001 fdb7 	bl	8004de2 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003274:	b148      	cbz	r0, 800328a <HAL_SD_ReadBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003276:	682b      	ldr	r3, [r5, #0]
 8003278:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800327c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800327e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003280:	4318      	orrs	r0, r3
 8003282:	63a8      	str	r0, [r5, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003284:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
 8003288:	e7aa      	b.n	80031e0 <HAL_SD_ReadBlocks_DMA+0x18>
    if(NumberOfBlocks > 1U)
 800328a:	f1b8 0f01 	cmp.w	r8, #1
 800328e:	d912      	bls.n	80032b6 <HAL_SD_ReadBlocks_DMA+0xee>
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003290:	2382      	movs	r3, #130	; 0x82
 8003292:	632b      	str	r3, [r5, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 8003294:	4631      	mov	r1, r6
 8003296:	6828      	ldr	r0, [r5, #0]
 8003298:	f001 fdd3 	bl	8004e42 <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 800329c:	2800      	cmp	r0, #0
 800329e:	d0a0      	beq.n	80031e2 <HAL_SD_ReadBlocks_DMA+0x1a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 80032a0:	682b      	ldr	r3, [r5, #0]
 80032a2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80032a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80032a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80032aa:	4318      	orrs	r0, r3
 80032ac:	63a8      	str	r0, [r5, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032ae:	2001      	movs	r0, #1
 80032b0:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
      return HAL_ERROR;
 80032b4:	e795      	b.n	80031e2 <HAL_SD_ReadBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80032b6:	2381      	movs	r3, #129	; 0x81
 80032b8:	632b      	str	r3, [r5, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 80032ba:	4631      	mov	r1, r6
 80032bc:	6828      	ldr	r0, [r5, #0]
 80032be:	f001 fda8 	bl	8004e12 <SDMMC_CmdReadSingleBlock>
 80032c2:	e7eb      	b.n	800329c <HAL_SD_ReadBlocks_DMA+0xd4>
    return HAL_BUSY;
 80032c4:	2002      	movs	r0, #2
 80032c6:	e78c      	b.n	80031e2 <HAL_SD_ReadBlocks_DMA+0x1a>
 80032c8:	080033d7 	.word	0x080033d7
 80032cc:	08003935 	.word	0x08003935
 80032d0:	4225858c 	.word	0x4225858c

080032d4 <HAL_SD_WriteBlocks_DMA>:
{
 80032d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032d8:	4604      	mov	r4, r0
 80032da:	b086      	sub	sp, #24
 80032dc:	4615      	mov	r5, r2
 80032de:	461e      	mov	r6, r3
  if(NULL == pData)
 80032e0:	460f      	mov	r7, r1
 80032e2:	b939      	cbnz	r1, 80032f4 <HAL_SD_WriteBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80032e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80032e6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80032ea:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 80032ec:	2001      	movs	r0, #1
}
 80032ee:	b006      	add	sp, #24
 80032f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80032f4:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80032f8:	b2c0      	uxtb	r0, r0
 80032fa:	2801      	cmp	r0, #1
 80032fc:	d162      	bne.n	80033c4 <HAL_SD_WriteBlocks_DMA+0xf0>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80032fe:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003300:	18eb      	adds	r3, r5, r3
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003302:	2200      	movs	r2, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003304:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003306:	63a2      	str	r2, [r4, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003308:	d904      	bls.n	8003314 <HAL_SD_WriteBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800330a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800330c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003310:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8003312:	e7ec      	b.n	80032ee <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->Instance->DCTRL = 0U;
 8003314:	6820      	ldr	r0, [r4, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003316:	492c      	ldr	r1, [pc, #176]	; (80033c8 <HAL_SD_WriteBlocks_DMA+0xf4>)
    hsd->State = HAL_SD_STATE_BUSY;
 8003318:	2303      	movs	r3, #3
 800331a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800331e:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));    
 8003320:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003322:	f043 031a 	orr.w	r3, r3, #26
 8003326:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003328:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800332a:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800332c:	4927      	ldr	r1, [pc, #156]	; (80033cc <HAL_SD_WriteBlocks_DMA+0xf8>)
 800332e:	64d9      	str	r1, [r3, #76]	; 0x4c
    hsd->hdmatx->XferAbortCallback = NULL;
 8003330:	651a      	str	r2, [r3, #80]	; 0x50
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003332:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003334:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003338:	2b01      	cmp	r3, #1
      BlockAdd *= 512U;
 800333a:	bf18      	it	ne
 800333c:	026d      	lslne	r5, r5, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800333e:	f001 fd50 	bl	8004de2 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003342:	b150      	cbz	r0, 800335a <HAL_SD_WriteBlocks_DMA+0x86>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800334a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800334c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800334e:	4318      	orrs	r0, r3
 8003350:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003352:	2001      	movs	r0, #1
 8003354:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003358:	e7c9      	b.n	80032ee <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 800335a:	2e01      	cmp	r6, #1
 800335c:	d90f      	bls.n	800337e <HAL_SD_WriteBlocks_DMA+0xaa>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800335e:	23a0      	movs	r3, #160	; 0xa0
 8003360:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8003362:	4629      	mov	r1, r5
 8003364:	6820      	ldr	r0, [r4, #0]
 8003366:	f001 fd9c 	bl	8004ea2 <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 800336a:	4605      	mov	r5, r0
 800336c:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 800336e:	b168      	cbz	r0, 800338c <HAL_SD_WriteBlocks_DMA+0xb8>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003370:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8003374:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003376:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003378:	4305      	orrs	r5, r0
 800337a:	63a5      	str	r5, [r4, #56]	; 0x38
 800337c:	e7e9      	b.n	8003352 <HAL_SD_WriteBlocks_DMA+0x7e>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800337e:	2390      	movs	r3, #144	; 0x90
 8003380:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8003382:	4629      	mov	r1, r5
 8003384:	6820      	ldr	r0, [r4, #0]
 8003386:	f001 fd74 	bl	8004e72 <SDMMC_CmdWriteSingleBlock>
 800338a:	e7ee      	b.n	800336a <HAL_SD_WriteBlocks_DMA+0x96>
    __HAL_SD_DMA_ENABLE(hsd);
 800338c:	4b10      	ldr	r3, [pc, #64]	; (80033d0 <HAL_SD_WriteBlocks_DMA+0xfc>)
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 800338e:	6c20      	ldr	r0, [r4, #64]	; 0x40
    __HAL_SD_DMA_ENABLE(hsd);
 8003390:	f04f 0801 	mov.w	r8, #1
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003394:	0276      	lsls	r6, r6, #9
    __HAL_SD_DMA_ENABLE(hsd);
 8003396:	f8c3 8000 	str.w	r8, [r3]
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 800339a:	3280      	adds	r2, #128	; 0x80
 800339c:	08b3      	lsrs	r3, r6, #2
 800339e:	4639      	mov	r1, r7
 80033a0:	f7fe fc2a 	bl	8001bf8 <HAL_DMA_Start_IT>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80033a4:	f04f 33ff 	mov.w	r3, #4294967295
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80033a8:	e88d 0048 	stmia.w	sp, {r3, r6}
    SDIO_ConfigData(hsd->Instance, &config);
 80033ac:	4669      	mov	r1, sp
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80033ae:	2390      	movs	r3, #144	; 0x90
    SDIO_ConfigData(hsd->Instance, &config);
 80033b0:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80033b2:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80033b4:	9503      	str	r5, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80033b6:	9504      	str	r5, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80033b8:	f8cd 8014 	str.w	r8, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 80033bc:	f001 fcfe 	bl	8004dbc <SDIO_ConfigData>
    return HAL_OK;
 80033c0:	4628      	mov	r0, r5
 80033c2:	e794      	b.n	80032ee <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 80033c4:	2002      	movs	r0, #2
 80033c6:	e792      	b.n	80032ee <HAL_SD_WriteBlocks_DMA+0x1a>
 80033c8:	080030f1 	.word	0x080030f1
 80033cc:	08003935 	.word	0x08003935
 80033d0:	4225858c 	.word	0x4225858c

080033d4 <HAL_SD_ErrorCallback>:
 80033d4:	4770      	bx	lr

080033d6 <SD_DMAReceiveCplt>:
{
 80033d6:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80033d8:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80033da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80033dc:	2b82      	cmp	r3, #130	; 0x82
 80033de:	d109      	bne.n	80033f4 <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80033e0:	6820      	ldr	r0, [r4, #0]
 80033e2:	f001 fd77 	bl	8004ed4 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 80033e6:	b128      	cbz	r0, 80033f4 <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 80033e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033ea:	4318      	orrs	r0, r3
 80033ec:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7ff fff0 	bl	80033d4 <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f8:	f022 0208 	bic.w	r2, r2, #8
 80033fc:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80033fe:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003402:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8003404:	2301      	movs	r3, #1
 8003406:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_RxCpltCallback(hsd);
 800340a:	4620      	mov	r0, r4
 800340c:	f009 faa9 	bl	800c962 <HAL_SD_RxCpltCallback>
 8003410:	bd10      	pop	{r4, pc}

08003412 <HAL_SD_GetCardCSD>:
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8003412:	6e43      	ldr	r3, [r0, #100]	; 0x64
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8003414:	0f9a      	lsrs	r2, r3, #30
 8003416:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8003418:	f3c3 6283 	ubfx	r2, r3, #26, #4
 800341c:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 800341e:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8003422:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)tmp;
 8003424:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8003428:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)tmp;
 800342a:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 800342e:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)tmp;
 8003430:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8003432:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8003434:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8003436:	0e1a      	lsrs	r2, r3, #24
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8003438:	0112      	lsls	r2, r2, #4
 800343a:	80ca      	strh	r2, [r1, #6]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 800343c:	88ca      	ldrh	r2, [r1, #6]
{
 800343e:	b530      	push	{r4, r5, lr}
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8003440:	b292      	uxth	r2, r2
 8003442:	f3c3 5403 	ubfx	r4, r3, #20, #4
 8003446:	4322      	orrs	r2, r4
 8003448:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 800344a:	f3c3 4203 	ubfx	r2, r3, #16, #4
 800344e:	720a      	strb	r2, [r1, #8]
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8003450:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8003454:	09d4      	lsrs	r4, r2, #7
 8003456:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8003458:	f3c2 1480 	ubfx	r4, r2, #6, #1
 800345c:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 800345e:	f3c2 1440 	ubfx	r4, r2, #5, #1
 8003462:	72cc      	strb	r4, [r1, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8003464:	f3c2 1400 	ubfx	r4, r2, #4, #1
 8003468:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 800346a:	2400      	movs	r4, #0
 800346c:	734c      	strb	r4, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 800346e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003470:	2c00      	cmp	r4, #0
 8003472:	f040 8083 	bne.w	800357c <HAL_SD_GetCardCSD+0x16a>
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8003476:	0292      	lsls	r2, r2, #10
 8003478:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800347c:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp) << 2U;
 800347e:	690a      	ldr	r2, [r1, #16]
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8003486:	4313      	orrs	r3, r2
 8003488:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800348a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 800348c:	690b      	ldr	r3, [r1, #16]
 800348e:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8003492:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8003494:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8003498:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 800349a:	f3c2 6302 	ubfx	r3, r2, #24, #3
 800349e:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 80034a0:	f3c2 5342 	ubfx	r3, r2, #21, #3
 80034a4:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80034a6:	f3c2 4382 	ubfx	r3, r2, #18, #3
 80034aa:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80034ac:	0bd3      	lsrs	r3, r2, #15
 80034ae:	f003 0306 	and.w	r3, r3, #6
 80034b2:	760b      	strb	r3, [r1, #24]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 80034b4:	7e0c      	ldrb	r4, [r1, #24]
 80034b6:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80034ba:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 80034be:	4322      	orrs	r2, r4
 80034c0:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80034c2:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80034c4:	7e0c      	ldrb	r4, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80034c6:	3201      	adds	r2, #1
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80034c8:	3402      	adds	r4, #2
 80034ca:	40a2      	lsls	r2, r4
 80034cc:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 80034ce:	7a0d      	ldrb	r5, [r1, #8]
 80034d0:	2401      	movs	r4, #1
 80034d2:	40ac      	lsls	r4, r5
 80034d4:	6584      	str	r4, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 80034d6:	0a64      	lsrs	r4, r4, #9
 80034d8:	4362      	muls	r2, r4
 80034da:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80034dc:	f44f 7200 	mov.w	r2, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 80034e0:	6602      	str	r2, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80034e2:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	f003 037e 	and.w	r3, r3, #126	; 0x7e
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80034ec:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80034ee:	768b      	strb	r3, [r1, #26]
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 80034f0:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80034f2:	7e8a      	ldrb	r2, [r1, #26]
 80034f4:	f3c3 14c0 	ubfx	r4, r3, #7, #1
 80034f8:	4322      	orrs	r2, r4
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 80034fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80034fe:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8003500:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8003502:	6f03      	ldr	r3, [r0, #112]	; 0x70
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8003504:	0fda      	lsrs	r2, r3, #31
 8003506:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8003508:	f3c3 7241 	ubfx	r2, r3, #29, #2
 800350c:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 800350e:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8003512:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8003514:	0d9a      	lsrs	r2, r3, #22
 8003516:	f002 020c 	and.w	r2, r2, #12
 800351a:	77ca      	strb	r2, [r1, #31]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 800351c:	7fca      	ldrb	r2, [r1, #31]
 800351e:	f3c3 5081 	ubfx	r0, r3, #22, #2
 8003522:	4302      	orrs	r2, r0
 8003524:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8003526:	f3c3 5240 	ubfx	r2, r3, #21, #1
 800352a:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3           = 0U;
 800352e:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8003530:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3           = 0U;
 8003534:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8003538:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 800353c:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8003540:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 8003544:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8003548:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 800354c:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8003550:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 8003554:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8003558:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 800355c:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8003560:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8003564:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8003568:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC              = (tmp & 0x03U);
 800356c:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8003570:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8003574:	2301      	movs	r3, #1
 8003576:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 800357a:	bd30      	pop	{r4, r5, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800357c:	2c01      	cmp	r4, #1
 800357e:	d11a      	bne.n	80035b6 <HAL_SD_GetCardCSD+0x1a4>
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8003580:	041b      	lsls	r3, r3, #16
 8003582:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8003586:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8003588:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp << 8U);
 800358a:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800358c:	0e1c      	lsrs	r4, r3, #24
    pCSD->DeviceSize |= (tmp << 8U);
 800358e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8003592:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp);
 8003594:	690c      	ldr	r4, [r1, #16]
 8003596:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800359a:	4322      	orrs	r2, r4
 800359c:	610a      	str	r2, [r1, #16]
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 800359e:	690a      	ldr	r2, [r1, #16]
 80035a0:	0292      	lsls	r2, r2, #10
 80035a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035a6:	6542      	str	r2, [r0, #84]	; 0x54
 80035a8:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 80035aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035ae:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80035b2:	6582      	str	r2, [r0, #88]	; 0x58
 80035b4:	e794      	b.n	80034e0 <HAL_SD_GetCardCSD+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 80035b6:	6803      	ldr	r3, [r0, #0]
 80035b8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80035bc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80035be:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80035c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c4:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80035c6:	2301      	movs	r3, #1
 80035c8:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80035cc:	4618      	mov	r0, r3
 80035ce:	bd30      	pop	{r4, r5, pc}

080035d0 <HAL_SD_InitCard>:
{
 80035d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035d2:	b099      	sub	sp, #100	; 0x64
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80035d4:	2500      	movs	r5, #0
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80035d6:	2376      	movs	r3, #118	; 0x76
 80035d8:	930c      	str	r3, [sp, #48]	; 0x30
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80035da:	950a      	str	r5, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80035dc:	950b      	str	r5, [sp, #44]	; 0x2c
  SDIO_Init(hsd->Instance, Init);
 80035de:	ab0a      	add	r3, sp, #40	; 0x28
{
 80035e0:	4604      	mov	r4, r0
  SDIO_Init(hsd->Instance, Init);
 80035e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80035e6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  __HAL_SD_DISABLE(hsd); 
 80035ea:	4e6f      	ldr	r6, [pc, #444]	; (80037a8 <HAL_SD_InitCard+0x1d8>)
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80035ec:	9507      	str	r5, [sp, #28]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80035ee:	9508      	str	r5, [sp, #32]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80035f0:	9509      	str	r5, [sp, #36]	; 0x24
  SDIO_Init(hsd->Instance, Init);
 80035f2:	ab07      	add	r3, sp, #28
 80035f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035f6:	6820      	ldr	r0, [r4, #0]
 80035f8:	f001 fb06 	bl	8004c08 <SDIO_Init>
  __HAL_SD_ENABLE(hsd);
 80035fc:	2701      	movs	r7, #1
  __HAL_SD_DISABLE(hsd); 
 80035fe:	6035      	str	r5, [r6, #0]
  SDIO_PowerState_ON(hsd->Instance);
 8003600:	6820      	ldr	r0, [r4, #0]
 8003602:	f001 fb25 	bl	8004c50 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8003606:	6037      	str	r7, [r6, #0]
  HAL_Delay(2U);
 8003608:	2002      	movs	r0, #2
 800360a:	f7fd fca1 	bl	8000f50 <HAL_Delay>
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800360e:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8003610:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003612:	f001 fc91 	bl	8004f38 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003616:	4606      	mov	r6, r0
 8003618:	b968      	cbnz	r0, 8003636 <HAL_SD_InitCard+0x66>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800361a:	6820      	ldr	r0, [r4, #0]
 800361c:	f001 fcb4 	bl	8004f88 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003620:	b380      	cbz	r0, 8003684 <HAL_SD_InitCard+0xb4>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003622:	64a6      	str	r6, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8003624:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8003628:	9b06      	ldr	r3, [sp, #24]
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	42ab      	cmp	r3, r5
 800362e:	9206      	str	r2, [sp, #24]
 8003630:	d108      	bne.n	8003644 <HAL_SD_InitCard+0x74>
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003632:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 8003636:	2001      	movs	r0, #1
 8003638:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800363c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800363e:	430e      	orrs	r6, r1
 8003640:	63a6      	str	r6, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003642:	e081      	b.n	8003748 <HAL_SD_InitCard+0x178>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8003644:	2100      	movs	r1, #0
 8003646:	6820      	ldr	r0, [r4, #0]
 8003648:	f001 fcd6 	bl	8004ff8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800364c:	4601      	mov	r1, r0
 800364e:	b110      	cbz	r0, 8003656 <HAL_SD_InitCard+0x86>
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003650:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8003654:	e7ef      	b.n	8003636 <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8003656:	6820      	ldr	r0, [r4, #0]
 8003658:	f001 fce6 	bl	8005028 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800365c:	4601      	mov	r1, r0
 800365e:	2800      	cmp	r0, #0
 8003660:	d1f6      	bne.n	8003650 <HAL_SD_InitCard+0x80>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003662:	6820      	ldr	r0, [r4, #0]
 8003664:	f001 fb0f 	bl	8004c86 <SDIO_GetResponse>
    while(validvoltage == 0U)
 8003668:	2800      	cmp	r0, #0
 800366a:	dadd      	bge.n	8003628 <HAL_SD_InitCard+0x58>
    hsd->SdCard.CardType = CARD_SDSC;
 800366c:	2300      	movs	r3, #0
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800366e:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8003670:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 8003672:	2301      	movs	r3, #1
 8003674:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8003678:	f001 faee 	bl	8004c58 <SDIO_GetPowerState>
 800367c:	bb10      	cbnz	r0, 80036c4 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800367e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8003682:	e06b      	b.n	800375c <HAL_SD_InitCard+0x18c>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003684:	64a7      	str	r7, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8003686:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800368a:	9b06      	ldr	r3, [sp, #24]
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	42ab      	cmp	r3, r5
 8003690:	9206      	str	r2, [sp, #24]
 8003692:	d0ce      	beq.n	8003632 <HAL_SD_InitCard+0x62>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8003694:	2100      	movs	r1, #0
 8003696:	6820      	ldr	r0, [r4, #0]
 8003698:	f001 fcae 	bl	8004ff8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800369c:	4606      	mov	r6, r0
 800369e:	2800      	cmp	r0, #0
 80036a0:	d1c9      	bne.n	8003636 <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80036a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80036a6:	6820      	ldr	r0, [r4, #0]
 80036a8:	f001 fcbe 	bl	8005028 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80036ac:	4606      	mov	r6, r0
 80036ae:	2800      	cmp	r0, #0
 80036b0:	d1c1      	bne.n	8003636 <HAL_SD_InitCard+0x66>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80036b2:	4601      	mov	r1, r0
 80036b4:	6820      	ldr	r0, [r4, #0]
 80036b6:	f001 fae6 	bl	8004c86 <SDIO_GetResponse>
    while(validvoltage == 0U)
 80036ba:	0fc3      	lsrs	r3, r0, #31
 80036bc:	d0e5      	beq.n	800368a <HAL_SD_InitCard+0xba>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80036be:	0042      	lsls	r2, r0, #1
 80036c0:	d5d4      	bpl.n	800366c <HAL_SD_InitCard+0x9c>
 80036c2:	e7d4      	b.n	800366e <HAL_SD_InitCard+0x9e>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80036c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80036c6:	2b03      	cmp	r3, #3
 80036c8:	d01a      	beq.n	8003700 <HAL_SD_InitCard+0x130>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80036ca:	6820      	ldr	r0, [r4, #0]
 80036cc:	f001 fcdd 	bl	800508a <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 80036d0:	4605      	mov	r5, r0
 80036d2:	2800      	cmp	r0, #0
 80036d4:	d142      	bne.n	800375c <HAL_SD_InitCard+0x18c>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80036d6:	4601      	mov	r1, r0
 80036d8:	6820      	ldr	r0, [r4, #0]
 80036da:	f001 fad4 	bl	8004c86 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80036de:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80036e0:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80036e2:	6820      	ldr	r0, [r4, #0]
 80036e4:	f001 facf 	bl	8004c86 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80036e8:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80036ea:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80036ec:	6820      	ldr	r0, [r4, #0]
 80036ee:	f001 faca 	bl	8004c86 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80036f2:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80036f4:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80036f6:	6820      	ldr	r0, [r4, #0]
 80036f8:	f001 fac5 	bl	8004c86 <SDIO_GetResponse>
 80036fc:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003700:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003702:	2b03      	cmp	r3, #3
 8003704:	d122      	bne.n	800374c <HAL_SD_InitCard+0x17c>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003706:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003708:	2b03      	cmp	r3, #3
 800370a:	d12e      	bne.n	800376a <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800370c:	2104      	movs	r1, #4
 800370e:	6820      	ldr	r0, [r4, #0]
 8003710:	f001 fab9 	bl	8004c86 <SDIO_GetResponse>
 8003714:	0d00      	lsrs	r0, r0, #20
 8003716:	64e0      	str	r0, [r4, #76]	; 0x4c
  HAL_SD_GetCardCSD(hsd, &CSD);
 8003718:	a90d      	add	r1, sp, #52	; 0x34
 800371a:	4620      	mov	r0, r4
 800371c:	f7ff fe79 	bl	8003412 <HAL_SD_GetCardCSD>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003720:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003722:	6820      	ldr	r0, [r4, #0]
 8003724:	0412      	lsls	r2, r2, #16
 8003726:	2300      	movs	r3, #0
 8003728:	f001 fbee 	bl	8004f08 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800372c:	4605      	mov	r5, r0
 800372e:	b9a8      	cbnz	r0, 800375c <HAL_SD_InitCard+0x18c>
  SDIO_Init(hsd->Instance, hsd->Init);
 8003730:	f104 0310 	add.w	r3, r4, #16
 8003734:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003738:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800373c:	1d23      	adds	r3, r4, #4
 800373e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003740:	6820      	ldr	r0, [r4, #0]
 8003742:	f001 fa61 	bl	8004c08 <SDIO_Init>
  return HAL_OK;
 8003746:	4628      	mov	r0, r5
}
 8003748:	b019      	add	sp, #100	; 0x64
 800374a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800374c:	f10d 0116 	add.w	r1, sp, #22
 8003750:	6820      	ldr	r0, [r4, #0]
 8003752:	f001 fcc5 	bl	80050e0 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003756:	4605      	mov	r5, r0
 8003758:	2800      	cmp	r0, #0
 800375a:	d0d4      	beq.n	8003706 <HAL_SD_InitCard+0x136>
    hsd->State = HAL_SD_STATE_READY;
 800375c:	2001      	movs	r0, #1
 800375e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003762:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003764:	431d      	orrs	r5, r3
 8003766:	63a5      	str	r5, [r4, #56]	; 0x38
 8003768:	e7ee      	b.n	8003748 <HAL_SD_InitCard+0x178>
    hsd->SdCard.RelCardAdd = sd_rca;
 800376a:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800376e:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003770:	6820      	ldr	r0, [r4, #0]
 8003772:	0409      	lsls	r1, r1, #16
 8003774:	f001 fc9e 	bl	80050b4 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003778:	4605      	mov	r5, r0
 800377a:	2800      	cmp	r0, #0
 800377c:	d1ee      	bne.n	800375c <HAL_SD_InitCard+0x18c>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800377e:	4601      	mov	r1, r0
 8003780:	6820      	ldr	r0, [r4, #0]
 8003782:	f001 fa80 	bl	8004c86 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003786:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003788:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800378a:	6820      	ldr	r0, [r4, #0]
 800378c:	f001 fa7b 	bl	8004c86 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003790:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003792:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003794:	6820      	ldr	r0, [r4, #0]
 8003796:	f001 fa76 	bl	8004c86 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800379a:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800379c:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800379e:	6820      	ldr	r0, [r4, #0]
 80037a0:	f001 fa71 	bl	8004c86 <SDIO_GetResponse>
 80037a4:	6720      	str	r0, [r4, #112]	; 0x70
 80037a6:	e7b1      	b.n	800370c <HAL_SD_InitCard+0x13c>
 80037a8:	422580a0 	.word	0x422580a0

080037ac <HAL_SD_Init>:
{
 80037ac:	b510      	push	{r4, lr}
  if(hsd == NULL)
 80037ae:	4604      	mov	r4, r0
 80037b0:	b1a0      	cbz	r0, 80037dc <HAL_SD_Init+0x30>
  if(hsd->State == HAL_SD_STATE_RESET)
 80037b2:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 80037b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80037ba:	b913      	cbnz	r3, 80037c2 <HAL_SD_Init+0x16>
    hsd->Lock = HAL_UNLOCKED;
 80037bc:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 80037be:	f009 ffe5 	bl	800d78c <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 80037c2:	2303      	movs	r3, #3
 80037c4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_InitCard(hsd);
 80037c8:	4620      	mov	r0, r4
 80037ca:	f7ff ff01 	bl	80035d0 <HAL_SD_InitCard>
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ce:	2000      	movs	r0, #0
  hsd->State = HAL_SD_STATE_READY;
 80037d0:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80037d2:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 80037d4:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 80037d6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80037da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80037dc:	2001      	movs	r0, #1
}
 80037de:	bd10      	pop	{r4, pc}

080037e0 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80037e0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80037e2:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80037e4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80037e6:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80037e8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80037ea:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80037ec:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80037ee:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80037f0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80037f2:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80037f4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80037f6:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80037f8:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80037fa:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80037fc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80037fe:	61cb      	str	r3, [r1, #28]
}
 8003800:	2000      	movs	r0, #0
 8003802:	4770      	bx	lr

08003804 <HAL_SD_ConfigWideBusOperation>:
{
 8003804:	b570      	push	{r4, r5, r6, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8003806:	2303      	movs	r3, #3
 8003808:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800380c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800380e:	2b03      	cmp	r3, #3
{
 8003810:	b08a      	sub	sp, #40	; 0x28
 8003812:	4604      	mov	r4, r0
 8003814:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003816:	d002      	beq.n	800381e <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8003818:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800381c:	d103      	bne.n	8003826 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800381e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003824:	e056      	b.n	80038d4 <HAL_SD_ConfigWideBusOperation+0xd0>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8003826:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800382a:	d12d      	bne.n	8003888 <HAL_SD_ConfigWideBusOperation+0x84>
  uint32_t scr[2U] = {0U, 0U};
 800382c:	2100      	movs	r1, #0
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800382e:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8003830:	9104      	str	r1, [sp, #16]
 8003832:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003834:	f001 fa27 	bl	8004c86 <SDIO_GetResponse>
 8003838:	0180      	lsls	r0, r0, #6
 800383a:	d420      	bmi.n	800387e <HAL_SD_ConfigWideBusOperation+0x7a>
  errorstate = SD_FindSCR(hsd, scr);
 800383c:	a904      	add	r1, sp, #16
 800383e:	4620      	mov	r0, r4
 8003840:	f7ff fc5d 	bl	80030fe <SD_FindSCR>
  if(errorstate != HAL_OK)
 8003844:	b960      	cbnz	r0, 8003860 <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003846:	9b05      	ldr	r3, [sp, #20]
 8003848:	0359      	lsls	r1, r3, #13
 800384a:	d51a      	bpl.n	8003882 <HAL_SD_ConfigWideBusOperation+0x7e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800384c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800384e:	6820      	ldr	r0, [r4, #0]
 8003850:	0409      	lsls	r1, r1, #16
 8003852:	f001 fbd1 	bl	8004ff8 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 8003856:	b918      	cbnz	r0, 8003860 <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8003858:	2102      	movs	r1, #2
 800385a:	6820      	ldr	r0, [r4, #0]
 800385c:	f001 fcc4 	bl	80051e8 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8003860:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003862:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8003864:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8003866:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8003868:	2d00      	cmp	r5, #0
 800386a:	d035      	beq.n	80038d8 <HAL_SD_ConfigWideBusOperation+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	f240 52ff 	movw	r2, #1535	; 0x5ff
    hsd->State = HAL_SD_STATE_READY;
 8003872:	2001      	movs	r0, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003874:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003876:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 800387a:	b00a      	add	sp, #40	; 0x28
 800387c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800387e:	4630      	mov	r0, r6
 8003880:	e7ee      	b.n	8003860 <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003882:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003886:	e7eb      	b.n	8003860 <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8003888:	bb09      	cbnz	r1, 80038ce <HAL_SD_ConfigWideBusOperation+0xca>
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800388a:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 800388c:	9104      	str	r1, [sp, #16]
 800388e:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003890:	f001 f9f9 	bl	8004c86 <SDIO_GetResponse>
 8003894:	0182      	lsls	r2, r0, #6
 8003896:	d414      	bmi.n	80038c2 <HAL_SD_ConfigWideBusOperation+0xbe>
  errorstate = SD_FindSCR(hsd, scr);
 8003898:	a904      	add	r1, sp, #16
 800389a:	4620      	mov	r0, r4
 800389c:	f7ff fc2f 	bl	80030fe <SD_FindSCR>
  if(errorstate != HAL_OK)
 80038a0:	b960      	cbnz	r0, 80038bc <HAL_SD_ConfigWideBusOperation+0xb8>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80038a2:	9b05      	ldr	r3, [sp, #20]
 80038a4:	03db      	lsls	r3, r3, #15
 80038a6:	d50f      	bpl.n	80038c8 <HAL_SD_ConfigWideBusOperation+0xc4>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80038a8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80038aa:	6820      	ldr	r0, [r4, #0]
 80038ac:	0409      	lsls	r1, r1, #16
 80038ae:	f001 fba3 	bl	8004ff8 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 80038b2:	b918      	cbnz	r0, 80038bc <HAL_SD_ConfigWideBusOperation+0xb8>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80038b4:	4601      	mov	r1, r0
 80038b6:	6820      	ldr	r0, [r4, #0]
 80038b8:	f001 fc96 	bl	80051e8 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 80038bc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80038be:	4308      	orrs	r0, r1
 80038c0:	e7d0      	b.n	8003864 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80038c2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80038c6:	e7f9      	b.n	80038bc <HAL_SD_ConfigWideBusOperation+0xb8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80038c8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80038cc:	e7f6      	b.n	80038bc <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80038ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80038d0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80038d4:	63a3      	str	r3, [r4, #56]	; 0x38
 80038d6:	e7c6      	b.n	8003866 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80038d8:	6863      	ldr	r3, [r4, #4]
 80038da:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80038dc:	68a3      	ldr	r3, [r4, #8]
 80038de:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80038e0:	68e3      	ldr	r3, [r4, #12]
 80038e2:	9306      	str	r3, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80038e4:	6963      	ldr	r3, [r4, #20]
 80038e6:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80038e8:	69a3      	ldr	r3, [r4, #24]
 80038ea:	9309      	str	r3, [sp, #36]	; 0x24
    Init.BusWide             = WideMode;
 80038ec:	9607      	str	r6, [sp, #28]
    SDIO_Init(hsd->Instance, Init);
 80038ee:	ab0a      	add	r3, sp, #40	; 0x28
 80038f0:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80038f4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80038f8:	ab04      	add	r3, sp, #16
 80038fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038fc:	6820      	ldr	r0, [r4, #0]
 80038fe:	f001 f983 	bl	8004c08 <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8003902:	2301      	movs	r3, #1
 8003904:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8003908:	4628      	mov	r0, r5
 800390a:	e7b6      	b.n	800387a <HAL_SD_ConfigWideBusOperation+0x76>

0800390c <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800390c:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 800390e:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003910:	0409      	lsls	r1, r1, #16
{
 8003912:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003914:	6800      	ldr	r0, [r0, #0]
 8003916:	f001 fc37 	bl	8005188 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_OK)
 800391a:	4601      	mov	r1, r0
 800391c:	b928      	cbnz	r0, 800392a <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800391e:	6820      	ldr	r0, [r4, #0]
 8003920:	f001 f9b1 	bl	8004c86 <SDIO_GetResponse>
  return cardstate;
 8003924:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8003928:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 800392a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800392c:	4319      	orrs	r1, r3
 800392e:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8003930:	2000      	movs	r0, #0
 8003932:	e7f7      	b.n	8003924 <HAL_SD_GetCardState+0x18>

08003934 <SD_DMAError>:
{
 8003934:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003936:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 8003938:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800393a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800393c:	2b01      	cmp	r3, #1
 800393e:	d003      	beq.n	8003948 <SD_DMAError+0x14>
 8003940:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003944:	2b01      	cmp	r3, #1
 8003946:	d11b      	bne.n	8003980 <SD_DMAError+0x4c>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003948:	6823      	ldr	r3, [r4, #0]
 800394a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800394e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003950:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003952:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8003956:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003958:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800395a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800395e:	63a3      	str	r3, [r4, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 8003960:	4620      	mov	r0, r4
 8003962:	f7ff ffd3 	bl	800390c <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003966:	3805      	subs	r0, #5
 8003968:	b2c0      	uxtb	r0, r0
 800396a:	2801      	cmp	r0, #1
 800396c:	d805      	bhi.n	800397a <SD_DMAError+0x46>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800396e:	6820      	ldr	r0, [r4, #0]
 8003970:	f001 fab0 	bl	8004ed4 <SDMMC_CmdStopTransfer>
 8003974:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003976:	4318      	orrs	r0, r3
 8003978:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State= HAL_SD_STATE_READY;
 800397a:	2301      	movs	r3, #1
 800397c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_ErrorCallback(hsd);
 8003980:	4620      	mov	r0, r4
 8003982:	f7ff fd27 	bl	80033d4 <HAL_SD_ErrorCallback>
 8003986:	bd10      	pop	{r4, pc}

08003988 <SD_DMATxAbort>:
{
 8003988:	b538      	push	{r3, r4, r5, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800398a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->hdmatx != NULL)
 800398c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800398e:	b10b      	cbz	r3, 8003994 <SD_DMATxAbort+0xc>
    hsd->hdmatx = NULL;
 8003990:	2300      	movs	r3, #0
 8003992:	6423      	str	r3, [r4, #64]	; 0x40
  if(hsd->hdmarx == NULL)
 8003994:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8003996:	b9c5      	cbnz	r5, 80039ca <SD_DMATxAbort+0x42>
    CardState = HAL_SD_GetCardState(hsd);
 8003998:	4620      	mov	r0, r4
 800399a:	f7ff ffb7 	bl	800390c <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800399e:	3805      	subs	r0, #5
    hsd->State = HAL_SD_STATE_READY;
 80039a0:	2301      	movs	r3, #1
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80039a2:	b2c0      	uxtb	r0, r0
 80039a4:	4298      	cmp	r0, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80039a6:	63a5      	str	r5, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80039a8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80039ac:	d80d      	bhi.n	80039ca <SD_DMATxAbort+0x42>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80039ae:	6820      	ldr	r0, [r4, #0]
 80039b0:	f001 fa90 	bl	8004ed4 <SDMMC_CmdStopTransfer>
 80039b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039b6:	4318      	orrs	r0, r3
 80039b8:	63a0      	str	r0, [r4, #56]	; 0x38
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80039ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 80039bc:	4620      	mov	r0, r4
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80039be:	b113      	cbz	r3, 80039c6 <SD_DMATxAbort+0x3e>
        HAL_SD_AbortCallback(hsd);
 80039c0:	f008 ffc7 	bl	800c952 <HAL_SD_AbortCallback>
 80039c4:	bd38      	pop	{r3, r4, r5, pc}
        HAL_SD_ErrorCallback(hsd);
 80039c6:	f7ff fd05 	bl	80033d4 <HAL_SD_ErrorCallback>
 80039ca:	bd38      	pop	{r3, r4, r5, pc}

080039cc <SD_DMARxAbort>:
{
 80039cc:	b538      	push	{r3, r4, r5, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80039ce:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->hdmarx != NULL)
 80039d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80039d2:	b10b      	cbz	r3, 80039d8 <SD_DMARxAbort+0xc>
    hsd->hdmarx = NULL;
 80039d4:	2300      	movs	r3, #0
 80039d6:	63e3      	str	r3, [r4, #60]	; 0x3c
  if(hsd->hdmatx == NULL)
 80039d8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80039da:	b9c5      	cbnz	r5, 8003a0e <SD_DMARxAbort+0x42>
    CardState = HAL_SD_GetCardState(hsd);
 80039dc:	4620      	mov	r0, r4
 80039de:	f7ff ff95 	bl	800390c <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80039e2:	3805      	subs	r0, #5
    hsd->State = HAL_SD_STATE_READY;
 80039e4:	2301      	movs	r3, #1
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80039e6:	b2c0      	uxtb	r0, r0
 80039e8:	4298      	cmp	r0, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80039ea:	63a5      	str	r5, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80039ec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80039f0:	d80d      	bhi.n	8003a0e <SD_DMARxAbort+0x42>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80039f2:	6820      	ldr	r0, [r4, #0]
 80039f4:	f001 fa6e 	bl	8004ed4 <SDMMC_CmdStopTransfer>
 80039f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039fa:	4318      	orrs	r0, r3
 80039fc:	63a0      	str	r0, [r4, #56]	; 0x38
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80039fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 8003a00:	4620      	mov	r0, r4
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8003a02:	b113      	cbz	r3, 8003a0a <SD_DMARxAbort+0x3e>
        HAL_SD_AbortCallback(hsd);
 8003a04:	f008 ffa5 	bl	800c952 <HAL_SD_AbortCallback>
 8003a08:	bd38      	pop	{r3, r4, r5, pc}
        HAL_SD_ErrorCallback(hsd);
 8003a0a:	f7ff fce3 	bl	80033d4 <HAL_SD_ErrorCallback>
 8003a0e:	bd38      	pop	{r3, r4, r5, pc}

08003a10 <HAL_SD_IRQHandler>:
{
 8003a10:	b570      	push	{r4, r5, r6, lr}
 8003a12:	4604      	mov	r4, r0
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8003a14:	6800      	ldr	r0, [r0, #0]
 8003a16:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003a18:	05da      	lsls	r2, r3, #23
 8003a1a:	d54f      	bpl.n	8003abc <HAL_SD_IRQHandler+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8003a1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a20:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003a22:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003a24:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8003a28:	f023 0302 	bic.w	r3, r3, #2
 8003a2c:	63c3      	str	r3, [r0, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8003a2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a30:	f013 0f08 	tst.w	r3, #8
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8003a34:	6b23      	ldr	r3, [r4, #48]	; 0x30
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8003a36:	d01e      	beq.n	8003a76 <HAL_SD_IRQHandler+0x66>
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8003a38:	079b      	lsls	r3, r3, #30
 8003a3a:	d402      	bmi.n	8003a42 <HAL_SD_IRQHandler+0x32>
 8003a3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a3e:	069e      	lsls	r6, r3, #26
 8003a40:	d508      	bpl.n	8003a54 <HAL_SD_IRQHandler+0x44>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003a42:	f001 fa47 	bl	8004ed4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003a46:	b128      	cbz	r0, 8003a54 <HAL_SD_IRQHandler+0x44>
          hsd->ErrorCode |= errorstate;
 8003a48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a4a:	4318      	orrs	r0, r3
 8003a4c:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003a4e:	4620      	mov	r0, r4
 8003a50:	f7ff fcc0 	bl	80033d4 <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003a5a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8003a62:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a64:	07dd      	lsls	r5, r3, #31
        HAL_SD_RxCpltCallback(hsd);
 8003a66:	4620      	mov	r0, r4
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8003a68:	d402      	bmi.n	8003a70 <HAL_SD_IRQHandler+0x60>
 8003a6a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a6c:	079c      	lsls	r4, r3, #30
 8003a6e:	d522      	bpl.n	8003ab6 <HAL_SD_IRQHandler+0xa6>
        HAL_SD_RxCpltCallback(hsd);
 8003a70:	f008 ff77 	bl	800c962 <HAL_SD_RxCpltCallback>
 8003a74:	bd70      	pop	{r4, r5, r6, pc}
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8003a76:	0619      	lsls	r1, r3, #24
 8003a78:	f140 80a5 	bpl.w	8003bc6 <HAL_SD_IRQHandler+0x1b6>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 8003a7c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a7e:	069a      	lsls	r2, r3, #26
 8003a80:	d508      	bpl.n	8003a94 <HAL_SD_IRQHandler+0x84>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003a82:	f001 fa27 	bl	8004ed4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003a86:	b128      	cbz	r0, 8003a94 <HAL_SD_IRQHandler+0x84>
          hsd->ErrorCode |= errorstate;
 8003a88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a8a:	4318      	orrs	r0, r3
 8003a8c:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003a8e:	4620      	mov	r0, r4
 8003a90:	f7ff fca0 	bl	80033d4 <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 8003a94:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a96:	07db      	lsls	r3, r3, #31
 8003a98:	f100 8095 	bmi.w	8003bc6 <HAL_SD_IRQHandler+0x1b6>
 8003a9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a9e:	079e      	lsls	r6, r3, #30
 8003aa0:	f100 8091 	bmi.w	8003bc6 <HAL_SD_IRQHandler+0x1b6>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003aa4:	6822      	ldr	r2, [r4, #0]
 8003aa6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003aa8:	f023 0308 	bic.w	r3, r3, #8
 8003aac:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	f008 ff50 	bl	800c95a <HAL_SD_TxCpltCallback>
 8003aba:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8003abc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003abe:	045d      	lsls	r5, r3, #17
 8003ac0:	d510      	bpl.n	8003ae4 <HAL_SD_IRQHandler+0xd4>
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
  uint32_t count = 0U;
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8003ac2:	6a25      	ldr	r5, [r4, #32]
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 8003ac4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ac8:	6383      	str	r3, [r0, #56]	; 0x38
 8003aca:	f105 0620 	add.w	r6, r5, #32
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 8003ace:	4629      	mov	r1, r5
 8003ad0:	6820      	ldr	r0, [r4, #0]
 8003ad2:	3504      	adds	r5, #4
 8003ad4:	f001 f8b7 	bl	8004c46 <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 8003ad8:	42ae      	cmp	r6, r5
 8003ada:	d1f8      	bne.n	8003ace <HAL_SD_IRQHandler+0xbe>
  }
  
  hsd->pTxBuffPtr += 8U;
 8003adc:	6a23      	ldr	r3, [r4, #32]
 8003ade:	3320      	adds	r3, #32
 8003ae0:	6223      	str	r3, [r4, #32]
 8003ae2:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 8003ae4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003ae6:	0419      	lsls	r1, r3, #16
 8003ae8:	d510      	bpl.n	8003b0c <HAL_SD_IRQHandler+0xfc>
  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8003aea:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 8003aec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003af0:	1f2e      	subs	r6, r5, #4
 8003af2:	6383      	str	r3, [r0, #56]	; 0x38
 8003af4:	351c      	adds	r5, #28
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 8003af6:	6820      	ldr	r0, [r4, #0]
 8003af8:	f001 f8a2 	bl	8004c40 <SDIO_ReadFIFO>
 8003afc:	f846 0f04 	str.w	r0, [r6, #4]!
  for(count = 0U; count < 8U; count++)
 8003b00:	42b5      	cmp	r5, r6
 8003b02:	d1f8      	bne.n	8003af6 <HAL_SD_IRQHandler+0xe6>
  hsd->pRxBuffPtr += 8U;
 8003b04:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003b06:	3320      	adds	r3, #32
 8003b08:	62a3      	str	r3, [r4, #40]	; 0x28
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR) != RESET)
 8003b0c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003b0e:	f240 233a 	movw	r3, #570	; 0x23a
 8003b12:	421a      	tst	r2, r3
 8003b14:	d057      	beq.n	8003bc6 <HAL_SD_IRQHandler+0x1b6>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 8003b16:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b18:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 8003b1a:	bf42      	ittt	mi
 8003b1c:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8003b1e:	f043 0302 	orrmi.w	r3, r3, #2
 8003b22:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8003b24:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b26:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 8003b28:	bf42      	ittt	mi
 8003b2a:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8003b2c:	f043 0308 	orrmi.w	r3, r3, #8
 8003b30:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8003b32:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b34:	069e      	lsls	r6, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8003b36:	bf42      	ittt	mi
 8003b38:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8003b3a:	f043 0320 	orrmi.w	r3, r3, #32
 8003b3e:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 8003b40:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b42:	06dd      	lsls	r5, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8003b44:	bf42      	ittt	mi
 8003b46:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8003b48:	f043 0310 	orrmi.w	r3, r3, #16
 8003b4c:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_STBITERR) != RESET)
 8003b4e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b50:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003b52:	bf42      	ittt	mi
 8003b54:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8003b56:	f043 0308 	orrmi.w	r3, r3, #8
 8003b5a:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS | SDIO_FLAG_STBITERR);
 8003b5c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003b60:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003b62:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003b64:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8003b68:	f023 0302 	bic.w	r3, r3, #2
 8003b6c:	63c3      	str	r3, [r0, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8003b6e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003b70:	061a      	lsls	r2, r3, #24
 8003b72:	d51f      	bpl.n	8003bb4 <HAL_SD_IRQHandler+0x1a4>
      if(hsd->hdmatx != NULL)
 8003b74:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003b76:	b148      	cbz	r0, 8003b8c <HAL_SD_IRQHandler+0x17c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003b78:	4b13      	ldr	r3, [pc, #76]	; (8003bc8 <HAL_SD_IRQHandler+0x1b8>)
 8003b7a:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003b7c:	f7fe f87a 	bl	8001c74 <HAL_DMA_Abort_IT>
 8003b80:	b308      	cbz	r0, 8003bc6 <HAL_SD_IRQHandler+0x1b6>
          SD_DMATxAbort(hsd->hdmatx);
 8003b82:	6c20      	ldr	r0, [r4, #64]	; 0x40
}
 8003b84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SD_DMATxAbort(hsd->hdmatx);
 8003b88:	f7ff befe 	b.w	8003988 <SD_DMATxAbort>
      else if(hsd->hdmarx != NULL)
 8003b8c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003b8e:	b148      	cbz	r0, 8003ba4 <HAL_SD_IRQHandler+0x194>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8003b90:	4b0e      	ldr	r3, [pc, #56]	; (8003bcc <HAL_SD_IRQHandler+0x1bc>)
 8003b92:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003b94:	f7fe f86e 	bl	8001c74 <HAL_DMA_Abort_IT>
 8003b98:	b1a8      	cbz	r0, 8003bc6 <HAL_SD_IRQHandler+0x1b6>
          SD_DMARxAbort(hsd->hdmarx);
 8003b9a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
}
 8003b9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SD_DMARxAbort(hsd->hdmarx);
 8003ba0:	f7ff bf14 	b.w	80039cc <SD_DMARxAbort>
        hsd->State = HAL_SD_STATE_READY;
 8003ba4:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003ba6:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003ba8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 8003bac:	4620      	mov	r0, r4
 8003bae:	f008 fed0 	bl	800c952 <HAL_SD_AbortCallback>
 8003bb2:	bd70      	pop	{r4, r5, r6, pc}
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8003bb4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003bb6:	071b      	lsls	r3, r3, #28
 8003bb8:	d505      	bpl.n	8003bc6 <HAL_SD_IRQHandler+0x1b6>
      hsd->State = HAL_SD_STATE_READY;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 8003bc0:	4620      	mov	r0, r4
 8003bc2:	f7ff fc07 	bl	80033d4 <HAL_SD_ErrorCallback>
 8003bc6:	bd70      	pop	{r4, r5, r6, pc}
 8003bc8:	08003989 	.word	0x08003989
 8003bcc:	080039cd 	.word	0x080039cd

08003bd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bd4:	9e06      	ldr	r6, [sp, #24]
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	4688      	mov	r8, r1
 8003bda:	4617      	mov	r7, r2
 8003bdc:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8003bde:	6822      	ldr	r2, [r4, #0]
 8003be0:	6893      	ldr	r3, [r2, #8]
 8003be2:	ea38 0303 	bics.w	r3, r8, r3
 8003be6:	bf0c      	ite	eq
 8003be8:	2301      	moveq	r3, #1
 8003bea:	2300      	movne	r3, #0
 8003bec:	429f      	cmp	r7, r3
 8003bee:	d102      	bne.n	8003bf6 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003bf0:	2000      	movs	r0, #0
}
 8003bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003bf6:	1c6b      	adds	r3, r5, #1
 8003bf8:	d0f2      	beq.n	8003be0 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8003bfa:	bb55      	cbnz	r5, 8003c52 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003bfc:	6823      	ldr	r3, [r4, #0]
 8003bfe:	685a      	ldr	r2, [r3, #4]
 8003c00:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c04:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c06:	6862      	ldr	r2, [r4, #4]
 8003c08:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003c0c:	d10a      	bne.n	8003c24 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003c0e:	68a2      	ldr	r2, [r4, #8]
 8003c10:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003c14:	d002      	beq.n	8003c1c <SPI_WaitFlagStateUntilTimeout+0x4c>
 8003c16:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003c1a:	d103      	bne.n	8003c24 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c22:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c24:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003c26:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003c2a:	d109      	bne.n	8003c40 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c32:	0412      	lsls	r2, r2, #16
 8003c34:	0c12      	lsrs	r2, r2, #16
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c3e:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8003c40:	2301      	movs	r3, #1
 8003c42:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8003c46:	2300      	movs	r3, #0
 8003c48:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8003c4c:	2003      	movs	r0, #3
 8003c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8003c52:	f7fd f977 	bl	8000f44 <HAL_GetTick>
 8003c56:	1b80      	subs	r0, r0, r6
 8003c58:	4285      	cmp	r5, r0
 8003c5a:	d8c0      	bhi.n	8003bde <SPI_WaitFlagStateUntilTimeout+0xe>
 8003c5c:	e7ce      	b.n	8003bfc <SPI_WaitFlagStateUntilTimeout+0x2c>

08003c5e <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c5e:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c60:	460b      	mov	r3, r1
 8003c62:	9200      	str	r2, [sp, #0]
 8003c64:	2180      	movs	r1, #128	; 0x80
 8003c66:	2200      	movs	r2, #0
{
 8003c68:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c6a:	f7ff ffb1 	bl	8003bd0 <SPI_WaitFlagStateUntilTimeout>
 8003c6e:	b120      	cbz	r0, 8003c7a <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c72:	f043 0320 	orr.w	r3, r3, #32
 8003c76:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8003c78:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8003c7a:	b002      	add	sp, #8
 8003c7c:	bd10      	pop	{r4, pc}

08003c7e <HAL_SPI_Init>:
{
 8003c7e:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8003c80:	4604      	mov	r4, r0
 8003c82:	2800      	cmp	r0, #0
 8003c84:	d036      	beq.n	8003cf4 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c86:	2300      	movs	r3, #0
 8003c88:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8003c8a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8003c8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c92:	b91b      	cbnz	r3, 8003c9c <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8003c94:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8003c98:	f009 fe40 	bl	800d91c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8003c9c:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003c9e:	68a0      	ldr	r0, [r4, #8]
 8003ca0:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8003ca8:	680b      	ldr	r3, [r1, #0]
 8003caa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cae:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003cb0:	6863      	ldr	r3, [r4, #4]
 8003cb2:	4303      	orrs	r3, r0
 8003cb4:	68e0      	ldr	r0, [r4, #12]
 8003cb6:	4303      	orrs	r3, r0
 8003cb8:	6920      	ldr	r0, [r4, #16]
 8003cba:	4303      	orrs	r3, r0
 8003cbc:	6960      	ldr	r0, [r4, #20]
 8003cbe:	4303      	orrs	r3, r0
 8003cc0:	69e0      	ldr	r0, [r4, #28]
 8003cc2:	4303      	orrs	r3, r0
 8003cc4:	6a20      	ldr	r0, [r4, #32]
 8003cc6:	4303      	orrs	r3, r0
 8003cc8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003cca:	4303      	orrs	r3, r0
 8003ccc:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8003cd0:	4303      	orrs	r3, r0
 8003cd2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003cd4:	0c12      	lsrs	r2, r2, #16
 8003cd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cd8:	f002 0204 	and.w	r2, r2, #4
 8003cdc:	431a      	orrs	r2, r3
 8003cde:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ce0:	69cb      	ldr	r3, [r1, #28]
 8003ce2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ce6:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ce8:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8003cea:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cec:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003cee:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8003cf2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003cf4:	2001      	movs	r0, #1
}
 8003cf6:	bd10      	pop	{r4, pc}

08003cf8 <HAL_SPI_TransmitReceive>:
{
 8003cf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003cfc:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8003cfe:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8003d02:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8003d04:	2b01      	cmp	r3, #1
{
 8003d06:	4604      	mov	r4, r0
 8003d08:	460d      	mov	r5, r1
 8003d0a:	4616      	mov	r6, r2
 8003d0c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8003d0e:	f000 80ed 	beq.w	8003eec <HAL_SPI_TransmitReceive+0x1f4>
 8003d12:	2301      	movs	r3, #1
 8003d14:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8003d18:	f7fd f914 	bl	8000f44 <HAL_GetTick>
  tmp  = hspi->State;
 8003d1c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 8003d20:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 8003d22:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8003d24:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8003d26:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8003d28:	d00a      	beq.n	8003d40 <HAL_SPI_TransmitReceive+0x48>
 8003d2a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8003d2e:	f040 80db 	bne.w	8003ee8 <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8003d32:	68a2      	ldr	r2, [r4, #8]
 8003d34:	2a00      	cmp	r2, #0
 8003d36:	f040 80d7 	bne.w	8003ee8 <HAL_SPI_TransmitReceive+0x1f0>
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	f040 80d4 	bne.w	8003ee8 <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8003d40:	2d00      	cmp	r5, #0
 8003d42:	d04e      	beq.n	8003de2 <HAL_SPI_TransmitReceive+0xea>
 8003d44:	2e00      	cmp	r6, #0
 8003d46:	d04c      	beq.n	8003de2 <HAL_SPI_TransmitReceive+0xea>
 8003d48:	f1b9 0f00 	cmp.w	r9, #0
 8003d4c:	d049      	beq.n	8003de2 <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8003d4e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d52:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 8003d54:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003d56:	bf04      	itt	eq
 8003d58:	2305      	moveq	r3, #5
 8003d5a:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8003d62:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003d64:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d66:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8003d68:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8003d6c:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d70:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8003d72:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d76:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8003d78:	bf58      	it	pl
 8003d7a:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003d7c:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8003d7e:	bf58      	it	pl
 8003d80:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8003d84:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8003d88:	bf58      	it	pl
 8003d8a:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d8c:	68e2      	ldr	r2, [r4, #12]
 8003d8e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8003d92:	d15d      	bne.n	8003e50 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8003d94:	b119      	cbz	r1, 8003d9e <HAL_SPI_TransmitReceive+0xa6>
 8003d96:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8003d98:	b292      	uxth	r2, r2
 8003d9a:	2a01      	cmp	r2, #1
 8003d9c:	d106      	bne.n	8003dac <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8003d9e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8003da2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8003da4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8003dac:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003db0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	b9bb      	cbnz	r3, 8003de6 <HAL_SPI_TransmitReceive+0xee>
 8003db6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	b9a3      	cbnz	r3, 8003de6 <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8003dbc:	f8cd 8000 	str.w	r8, [sp]
 8003dc0:	463b      	mov	r3, r7
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	2102      	movs	r1, #2
 8003dc6:	4620      	mov	r0, r4
 8003dc8:	f7ff ff02 	bl	8003bd0 <SPI_WaitFlagStateUntilTimeout>
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	d135      	bne.n	8003e3c <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8003dd0:	4642      	mov	r2, r8
 8003dd2:	4639      	mov	r1, r7
 8003dd4:	4620      	mov	r0, r4
 8003dd6:	f7ff ff42 	bl	8003c5e <SPI_CheckFlag_BSY>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d079      	beq.n	8003ed2 <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dde:	2320      	movs	r3, #32
 8003de0:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003de2:	2001      	movs	r0, #1
 8003de4:	e02b      	b.n	8003e3e <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003de6:	f1b9 0f00 	cmp.w	r9, #0
 8003dea:	d00f      	beq.n	8003e0c <HAL_SPI_TransmitReceive+0x114>
 8003dec:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	b163      	cbz	r3, 8003e0c <HAL_SPI_TransmitReceive+0x114>
 8003df2:	6823      	ldr	r3, [r4, #0]
 8003df4:	689a      	ldr	r2, [r3, #8]
 8003df6:	0791      	lsls	r1, r2, #30
 8003df8:	d508      	bpl.n	8003e0c <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8003dfa:	f835 2b02 	ldrh.w	r2, [r5], #2
 8003dfe:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8003e00:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8003e08:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003e0c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	b163      	cbz	r3, 8003e2c <HAL_SPI_TransmitReceive+0x134>
 8003e12:	6823      	ldr	r3, [r4, #0]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	07d2      	lsls	r2, r2, #31
 8003e18:	d508      	bpl.n	8003e2c <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8003e20:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003e28:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8003e2c:	1c78      	adds	r0, r7, #1
 8003e2e:	d0bf      	beq.n	8003db0 <HAL_SPI_TransmitReceive+0xb8>
 8003e30:	f7fd f888 	bl	8000f44 <HAL_GetTick>
 8003e34:	eba0 0008 	sub.w	r0, r0, r8
 8003e38:	4287      	cmp	r7, r0
 8003e3a:	d8b9      	bhi.n	8003db0 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8003e3c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003e44:	2300      	movs	r3, #0
 8003e46:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003e4a:	b005      	add	sp, #20
 8003e4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8003e50:	b119      	cbz	r1, 8003e5a <HAL_SPI_TransmitReceive+0x162>
 8003e52:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8003e54:	b292      	uxth	r2, r2
 8003e56:	2a01      	cmp	r2, #1
 8003e58:	d106      	bne.n	8003e68 <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8003e5a:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003e5e:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8003e60:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e62:	3b01      	subs	r3, #1
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8003e68:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e6c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	b91b      	cbnz	r3, 8003e7a <HAL_SPI_TransmitReceive+0x182>
 8003e72:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0a0      	beq.n	8003dbc <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8003e7a:	f1b9 0f00 	cmp.w	r9, #0
 8003e7e:	d00f      	beq.n	8003ea0 <HAL_SPI_TransmitReceive+0x1a8>
 8003e80:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	b163      	cbz	r3, 8003ea0 <HAL_SPI_TransmitReceive+0x1a8>
 8003e86:	6823      	ldr	r3, [r4, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	0791      	lsls	r1, r2, #30
 8003e8c:	d508      	bpl.n	8003ea0 <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8003e8e:	782a      	ldrb	r2, [r5, #0]
 8003e90:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8003e92:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8003e9a:	3501      	adds	r5, #1
        txallowed = 0U;
 8003e9c:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8003ea0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	b163      	cbz	r3, 8003ec0 <HAL_SPI_TransmitReceive+0x1c8>
 8003ea6:	6823      	ldr	r3, [r4, #0]
 8003ea8:	689a      	ldr	r2, [r3, #8]
 8003eaa:	07d2      	lsls	r2, r2, #31
 8003eac:	d508      	bpl.n	8003ec0 <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 8003eb2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8003eba:	3601      	adds	r6, #1
        txallowed = 1U;
 8003ebc:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8003ec0:	1c7b      	adds	r3, r7, #1
 8003ec2:	d0d3      	beq.n	8003e6c <HAL_SPI_TransmitReceive+0x174>
 8003ec4:	f7fd f83e 	bl	8000f44 <HAL_GetTick>
 8003ec8:	eba0 0008 	sub.w	r0, r0, r8
 8003ecc:	4287      	cmp	r7, r0
 8003ece:	d8cd      	bhi.n	8003e6c <HAL_SPI_TransmitReceive+0x174>
 8003ed0:	e7b4      	b.n	8003e3c <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ed2:	68a3      	ldr	r3, [r4, #8]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1b2      	bne.n	8003e3e <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ed8:	6823      	ldr	r3, [r4, #0]
 8003eda:	9003      	str	r0, [sp, #12]
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	9203      	str	r2, [sp, #12]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	9303      	str	r3, [sp, #12]
 8003ee4:	9b03      	ldr	r3, [sp, #12]
 8003ee6:	e7aa      	b.n	8003e3e <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 8003ee8:	2002      	movs	r0, #2
 8003eea:	e7a8      	b.n	8003e3e <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 8003eec:	2002      	movs	r0, #2
 8003eee:	e7ac      	b.n	8003e4a <HAL_SPI_TransmitReceive+0x152>

08003ef0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ef0:	6a03      	ldr	r3, [r0, #32]
 8003ef2:	f023 0301 	bic.w	r3, r3, #1
 8003ef6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ef8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003efa:	6842      	ldr	r2, [r0, #4]
{
 8003efc:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003efe:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f00:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f02:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003f06:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f08:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003f0a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8003f0e:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003f10:	4c0c      	ldr	r4, [pc, #48]	; (8003f44 <TIM_OC1_SetConfig+0x54>)
 8003f12:	42a0      	cmp	r0, r4
 8003f14:	d009      	beq.n	8003f2a <TIM_OC1_SetConfig+0x3a>
 8003f16:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003f1a:	42a0      	cmp	r0, r4
 8003f1c:	d005      	beq.n	8003f2a <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f1e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f20:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003f22:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003f24:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003f26:	6203      	str	r3, [r0, #32]
} 
 8003f28:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8003f2a:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f2c:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f2e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003f32:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f34:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f36:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f3a:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f3c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f40:	4322      	orrs	r2, r4
 8003f42:	e7ec      	b.n	8003f1e <TIM_OC1_SetConfig+0x2e>
 8003f44:	40010000 	.word	0x40010000

08003f48 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f48:	6a03      	ldr	r3, [r0, #32]
 8003f4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f4e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f50:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003f52:	6842      	ldr	r2, [r0, #4]
{
 8003f54:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f56:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f58:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003f5a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003f5e:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f60:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003f62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f66:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003f6a:	4c0e      	ldr	r4, [pc, #56]	; (8003fa4 <TIM_OC3_SetConfig+0x5c>)
 8003f6c:	42a0      	cmp	r0, r4
 8003f6e:	d009      	beq.n	8003f84 <TIM_OC3_SetConfig+0x3c>
 8003f70:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003f74:	42a0      	cmp	r0, r4
 8003f76:	d005      	beq.n	8003f84 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f78:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f7a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003f7c:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003f7e:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f80:	6203      	str	r3, [r0, #32]
}
 8003f82:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f84:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f86:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f8c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f90:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f92:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f96:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f9c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8003fa0:	e7ea      	b.n	8003f78 <TIM_OC3_SetConfig+0x30>
 8003fa2:	bf00      	nop
 8003fa4:	40010000 	.word	0x40010000

08003fa8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fa8:	6a03      	ldr	r3, [r0, #32]
 8003faa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fae:	6203      	str	r3, [r0, #32]
{
 8003fb0:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fb2:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003fb4:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fb6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fb8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fba:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fbe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fc2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003fc4:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fc8:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003fcc:	4d09      	ldr	r5, [pc, #36]	; (8003ff4 <TIM_OC4_SetConfig+0x4c>)
 8003fce:	42a8      	cmp	r0, r5
 8003fd0:	d009      	beq.n	8003fe6 <TIM_OC4_SetConfig+0x3e>
 8003fd2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003fd6:	42a8      	cmp	r0, r5
 8003fd8:	d005      	beq.n	8003fe6 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fda:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003fdc:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003fde:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003fe0:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fe2:	6204      	str	r4, [r0, #32]
}
 8003fe4:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fe6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003fe8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fec:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003ff0:	e7f3      	b.n	8003fda <TIM_OC4_SetConfig+0x32>
 8003ff2:	bf00      	nop
 8003ff4:	40010000 	.word	0x40010000

08003ff8 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ff8:	6803      	ldr	r3, [r0, #0]
 8003ffa:	68da      	ldr	r2, [r3, #12]
 8003ffc:	f042 0201 	orr.w	r2, r2, #1
 8004000:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	f042 0201 	orr.w	r2, r2, #1
 8004008:	601a      	str	r2, [r3, #0]
}
 800400a:	2000      	movs	r0, #0
 800400c:	4770      	bx	lr

0800400e <HAL_TIM_PWM_MspInit>:
 800400e:	4770      	bx	lr

08004010 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004010:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004014:	2b01      	cmp	r3, #1
{
 8004016:	b570      	push	{r4, r5, r6, lr}
 8004018:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 800401c:	d01c      	beq.n	8004058 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800401e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 8004022:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8004024:	2201      	movs	r2, #1
 8004026:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 800402a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800402c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004030:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004034:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004036:	680a      	ldr	r2, [r1, #0]
 8004038:	2a40      	cmp	r2, #64	; 0x40
 800403a:	d079      	beq.n	8004130 <HAL_TIM_ConfigClockSource+0x120>
 800403c:	d819      	bhi.n	8004072 <HAL_TIM_ConfigClockSource+0x62>
 800403e:	2a10      	cmp	r2, #16
 8004040:	f000 8093 	beq.w	800416a <HAL_TIM_ConfigClockSource+0x15a>
 8004044:	d80a      	bhi.n	800405c <HAL_TIM_ConfigClockSource+0x4c>
 8004046:	2a00      	cmp	r2, #0
 8004048:	f000 8089 	beq.w	800415e <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800404c:	2301      	movs	r3, #1
 800404e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8004052:	2300      	movs	r3, #0
 8004054:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8004058:	4618      	mov	r0, r3
}
 800405a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800405c:	2a20      	cmp	r2, #32
 800405e:	f000 808a 	beq.w	8004176 <HAL_TIM_ConfigClockSource+0x166>
 8004062:	2a30      	cmp	r2, #48	; 0x30
 8004064:	d1f2      	bne.n	800404c <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004066:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8004068:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800406c:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8004070:	e036      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8004072:	2a70      	cmp	r2, #112	; 0x70
 8004074:	d036      	beq.n	80040e4 <HAL_TIM_ConfigClockSource+0xd4>
 8004076:	d81b      	bhi.n	80040b0 <HAL_TIM_ConfigClockSource+0xa0>
 8004078:	2a50      	cmp	r2, #80	; 0x50
 800407a:	d042      	beq.n	8004102 <HAL_TIM_ConfigClockSource+0xf2>
 800407c:	2a60      	cmp	r2, #96	; 0x60
 800407e:	d1e5      	bne.n	800404c <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004080:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8004082:	684d      	ldr	r5, [r1, #4]
 8004084:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004086:	f024 0410 	bic.w	r4, r4, #16
 800408a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800408c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800408e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004090:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004094:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004098:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800409c:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80040a0:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80040a2:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80040a4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80040a6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80040aa:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80040ae:	e017      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80040b0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80040b4:	d011      	beq.n	80040da <HAL_TIM_ConfigClockSource+0xca>
 80040b6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80040ba:	d1c7      	bne.n	800404c <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80040bc:	688a      	ldr	r2, [r1, #8]
 80040be:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80040c0:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80040c2:	68c9      	ldr	r1, [r1, #12]
 80040c4:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040c6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80040ca:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80040ce:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040d0:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040d2:	689a      	ldr	r2, [r3, #8]
 80040d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040d8:	e002      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80040e0:	609a      	str	r2, [r3, #8]
 80040e2:	e7b3      	b.n	800404c <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80040e4:	688a      	ldr	r2, [r1, #8]
 80040e6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80040e8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80040ea:	68c9      	ldr	r1, [r1, #12]
 80040ec:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040ee:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80040f2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80040f6:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80040f8:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80040fa:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040fc:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8004100:	e7ee      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004102:	684c      	ldr	r4, [r1, #4]
 8004104:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8004106:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004108:	6a1d      	ldr	r5, [r3, #32]
 800410a:	f025 0501 	bic.w	r5, r5, #1
 800410e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004110:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004112:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004116:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800411a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800411e:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8004120:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004122:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004124:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004126:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800412a:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800412e:	e7d7      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004130:	684c      	ldr	r4, [r1, #4]
 8004132:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8004134:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004136:	6a1d      	ldr	r5, [r3, #32]
 8004138:	f025 0501 	bic.w	r5, r5, #1
 800413c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800413e:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004140:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004144:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004148:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800414c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800414e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004150:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004152:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004154:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004158:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800415c:	e7c0      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800415e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004160:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004164:	f042 0207 	orr.w	r2, r2, #7
 8004168:	e7ba      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800416a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800416c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004170:	f042 0217 	orr.w	r2, r2, #23
 8004174:	e7b4      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8004176:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004178:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800417c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8004180:	e7ae      	b.n	80040e0 <HAL_TIM_ConfigClockSource+0xd0>

08004182 <HAL_TIM_OC_DelayElapsedCallback>:
 8004182:	4770      	bx	lr

08004184 <HAL_TIM_IC_CaptureCallback>:
 8004184:	4770      	bx	lr

08004186 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004186:	4770      	bx	lr

08004188 <HAL_TIM_TriggerCallback>:
 8004188:	4770      	bx	lr

0800418a <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800418a:	6803      	ldr	r3, [r0, #0]
 800418c:	691a      	ldr	r2, [r3, #16]
 800418e:	0791      	lsls	r1, r2, #30
{
 8004190:	b510      	push	{r4, lr}
 8004192:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004194:	d50e      	bpl.n	80041b4 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004196:	68da      	ldr	r2, [r3, #12]
 8004198:	0792      	lsls	r2, r2, #30
 800419a:	d50b      	bpl.n	80041b4 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800419c:	f06f 0202 	mvn.w	r2, #2
 80041a0:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041a2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041a4:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041a6:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041a8:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041aa:	d077      	beq.n	800429c <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80041ac:	f7ff ffea 	bl	8004184 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b0:	2300      	movs	r3, #0
 80041b2:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041b4:	6823      	ldr	r3, [r4, #0]
 80041b6:	691a      	ldr	r2, [r3, #16]
 80041b8:	0750      	lsls	r0, r2, #29
 80041ba:	d510      	bpl.n	80041de <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80041bc:	68da      	ldr	r2, [r3, #12]
 80041be:	0751      	lsls	r1, r2, #29
 80041c0:	d50d      	bpl.n	80041de <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041c2:	f06f 0204 	mvn.w	r2, #4
 80041c6:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041c8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041ca:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041cc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041d0:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80041d2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041d4:	d068      	beq.n	80042a8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80041d6:	f7ff ffd5 	bl	8004184 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041da:	2300      	movs	r3, #0
 80041dc:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	0712      	lsls	r2, r2, #28
 80041e4:	d50f      	bpl.n	8004206 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	0710      	lsls	r0, r2, #28
 80041ea:	d50c      	bpl.n	8004206 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041ec:	f06f 0208 	mvn.w	r2, #8
 80041f0:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041f2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041f4:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041f6:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041f8:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80041fa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041fc:	d05a      	beq.n	80042b4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80041fe:	f7ff ffc1 	bl	8004184 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004202:	2300      	movs	r3, #0
 8004204:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	691a      	ldr	r2, [r3, #16]
 800420a:	06d2      	lsls	r2, r2, #27
 800420c:	d510      	bpl.n	8004230 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	06d0      	lsls	r0, r2, #27
 8004212:	d50d      	bpl.n	8004230 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004214:	f06f 0210 	mvn.w	r2, #16
 8004218:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800421a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800421c:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800421e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004222:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8004224:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004226:	d04b      	beq.n	80042c0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8004228:	f7ff ffac 	bl	8004184 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800422c:	2300      	movs	r3, #0
 800422e:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004230:	6823      	ldr	r3, [r4, #0]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	07d1      	lsls	r1, r2, #31
 8004236:	d508      	bpl.n	800424a <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	07d2      	lsls	r2, r2, #31
 800423c:	d505      	bpl.n	800424a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800423e:	f06f 0201 	mvn.w	r2, #1
 8004242:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004244:	4620      	mov	r0, r4
 8004246:	f009 f98f 	bl	800d568 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800424a:	6823      	ldr	r3, [r4, #0]
 800424c:	691a      	ldr	r2, [r3, #16]
 800424e:	0610      	lsls	r0, r2, #24
 8004250:	d508      	bpl.n	8004264 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004252:	68da      	ldr	r2, [r3, #12]
 8004254:	0611      	lsls	r1, r2, #24
 8004256:	d505      	bpl.n	8004264 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004258:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800425c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800425e:	4620      	mov	r0, r4
 8004260:	f000 f9a9 	bl	80045b6 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004264:	6823      	ldr	r3, [r4, #0]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	0652      	lsls	r2, r2, #25
 800426a:	d508      	bpl.n	800427e <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800426c:	68da      	ldr	r2, [r3, #12]
 800426e:	0650      	lsls	r0, r2, #25
 8004270:	d505      	bpl.n	800427e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004272:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004276:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004278:	4620      	mov	r0, r4
 800427a:	f7ff ff85 	bl	8004188 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	691a      	ldr	r2, [r3, #16]
 8004282:	0691      	lsls	r1, r2, #26
 8004284:	d522      	bpl.n	80042cc <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	0692      	lsls	r2, r2, #26
 800428a:	d51f      	bpl.n	80042cc <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800428c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8004290:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004292:	611a      	str	r2, [r3, #16]
}
 8004294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8004298:	f000 b98c 	b.w	80045b4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800429c:	f7ff ff71 	bl	8004182 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a0:	4620      	mov	r0, r4
 80042a2:	f7ff ff70 	bl	8004186 <HAL_TIM_PWM_PulseFinishedCallback>
 80042a6:	e783      	b.n	80041b0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042a8:	f7ff ff6b 	bl	8004182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ac:	4620      	mov	r0, r4
 80042ae:	f7ff ff6a 	bl	8004186 <HAL_TIM_PWM_PulseFinishedCallback>
 80042b2:	e792      	b.n	80041da <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042b4:	f7ff ff65 	bl	8004182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80042b8:	4620      	mov	r0, r4
 80042ba:	f7ff ff64 	bl	8004186 <HAL_TIM_PWM_PulseFinishedCallback>
 80042be:	e7a0      	b.n	8004202 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c0:	f7ff ff5f 	bl	8004182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c4:	4620      	mov	r0, r4
 80042c6:	f7ff ff5e 	bl	8004186 <HAL_TIM_PWM_PulseFinishedCallback>
 80042ca:	e7af      	b.n	800422c <HAL_TIM_IRQHandler+0xa2>
 80042cc:	bd10      	pop	{r4, pc}
	...

080042d0 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80042d0:	4a2e      	ldr	r2, [pc, #184]	; (800438c <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80042d2:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80042d4:	4290      	cmp	r0, r2
 80042d6:	d012      	beq.n	80042fe <TIM_Base_SetConfig+0x2e>
 80042d8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80042dc:	d00f      	beq.n	80042fe <TIM_Base_SetConfig+0x2e>
 80042de:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80042e2:	4290      	cmp	r0, r2
 80042e4:	d00b      	beq.n	80042fe <TIM_Base_SetConfig+0x2e>
 80042e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80042ea:	4290      	cmp	r0, r2
 80042ec:	d007      	beq.n	80042fe <TIM_Base_SetConfig+0x2e>
 80042ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80042f2:	4290      	cmp	r0, r2
 80042f4:	d003      	beq.n	80042fe <TIM_Base_SetConfig+0x2e>
 80042f6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80042fa:	4290      	cmp	r0, r2
 80042fc:	d11d      	bne.n	800433a <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 80042fe:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004300:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004304:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004306:	4a21      	ldr	r2, [pc, #132]	; (800438c <TIM_Base_SetConfig+0xbc>)
 8004308:	4290      	cmp	r0, r2
 800430a:	d104      	bne.n	8004316 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800430c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800430e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004312:	4313      	orrs	r3, r2
 8004314:	e028      	b.n	8004368 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004316:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800431a:	d0f7      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 800431c:	4a1c      	ldr	r2, [pc, #112]	; (8004390 <TIM_Base_SetConfig+0xc0>)
 800431e:	4290      	cmp	r0, r2
 8004320:	d0f4      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 8004322:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004326:	4290      	cmp	r0, r2
 8004328:	d0f0      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 800432a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800432e:	4290      	cmp	r0, r2
 8004330:	d0ec      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 8004332:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004336:	4290      	cmp	r0, r2
 8004338:	d0e8      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 800433a:	4a16      	ldr	r2, [pc, #88]	; (8004394 <TIM_Base_SetConfig+0xc4>)
 800433c:	4290      	cmp	r0, r2
 800433e:	d0e5      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 8004340:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004344:	4290      	cmp	r0, r2
 8004346:	d0e1      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 8004348:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800434c:	4290      	cmp	r0, r2
 800434e:	d0dd      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 8004350:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8004354:	4290      	cmp	r0, r2
 8004356:	d0d9      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 8004358:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800435c:	4290      	cmp	r0, r2
 800435e:	d0d5      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
 8004360:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004364:	4290      	cmp	r0, r2
 8004366:	d0d1      	beq.n	800430c <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8004368:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800436a:	688b      	ldr	r3, [r1, #8]
 800436c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800436e:	680b      	ldr	r3, [r1, #0]
 8004370:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8004372:	4b06      	ldr	r3, [pc, #24]	; (800438c <TIM_Base_SetConfig+0xbc>)
 8004374:	4298      	cmp	r0, r3
 8004376:	d006      	beq.n	8004386 <TIM_Base_SetConfig+0xb6>
 8004378:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800437c:	4298      	cmp	r0, r3
 800437e:	d002      	beq.n	8004386 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8004380:	2301      	movs	r3, #1
 8004382:	6143      	str	r3, [r0, #20]
}
 8004384:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8004386:	690b      	ldr	r3, [r1, #16]
 8004388:	6303      	str	r3, [r0, #48]	; 0x30
 800438a:	e7f9      	b.n	8004380 <TIM_Base_SetConfig+0xb0>
 800438c:	40010000 	.word	0x40010000
 8004390:	40000400 	.word	0x40000400
 8004394:	40014000 	.word	0x40014000

08004398 <HAL_TIM_Base_Init>:
{ 
 8004398:	b510      	push	{r4, lr}
  if(htim == NULL)
 800439a:	4604      	mov	r4, r0
 800439c:	b1a0      	cbz	r0, 80043c8 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800439e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80043a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80043a6:	b91b      	cbnz	r3, 80043b0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80043a8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80043ac:	f009 fbc0 	bl	800db30 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80043b0:	2302      	movs	r3, #2
 80043b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80043b6:	6820      	ldr	r0, [r4, #0]
 80043b8:	1d21      	adds	r1, r4, #4
 80043ba:	f7ff ff89 	bl	80042d0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80043be:	2301      	movs	r3, #1
 80043c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80043c4:	2000      	movs	r0, #0
 80043c6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80043c8:	2001      	movs	r0, #1
}
 80043ca:	bd10      	pop	{r4, pc}

080043cc <HAL_TIM_PWM_Init>:
{
 80043cc:	b510      	push	{r4, lr}
  if(htim == NULL)
 80043ce:	4604      	mov	r4, r0
 80043d0:	b1a0      	cbz	r0, 80043fc <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80043d2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80043d6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80043da:	b91b      	cbnz	r3, 80043e4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80043dc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 80043e0:	f7ff fe15 	bl	800400e <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 80043e4:	2302      	movs	r3, #2
 80043e6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80043ea:	6820      	ldr	r0, [r4, #0]
 80043ec:	1d21      	adds	r1, r4, #4
 80043ee:	f7ff ff6f 	bl	80042d0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80043f2:	2301      	movs	r3, #1
 80043f4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80043f8:	2000      	movs	r0, #0
 80043fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80043fc:	2001      	movs	r0, #1
}  
 80043fe:	bd10      	pop	{r4, pc}

08004400 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004400:	6a03      	ldr	r3, [r0, #32]
 8004402:	f023 0310 	bic.w	r3, r3, #16
 8004406:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004408:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800440a:	6842      	ldr	r2, [r0, #4]
{
 800440c:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 800440e:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004410:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004412:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004416:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800441a:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800441c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004420:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004424:	4c0d      	ldr	r4, [pc, #52]	; (800445c <TIM_OC2_SetConfig+0x5c>)
 8004426:	42a0      	cmp	r0, r4
 8004428:	d009      	beq.n	800443e <TIM_OC2_SetConfig+0x3e>
 800442a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800442e:	42a0      	cmp	r0, r4
 8004430:	d005      	beq.n	800443e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8004432:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8004434:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004436:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004438:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800443a:	6203      	str	r3, [r0, #32]
}
 800443c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800443e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004440:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004442:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004446:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800444a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800444c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004450:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8004452:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004456:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800445a:	e7ea      	b.n	8004432 <TIM_OC2_SetConfig+0x32>
 800445c:	40010000 	.word	0x40010000

08004460 <HAL_TIM_PWM_ConfigChannel>:
{
 8004460:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004462:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004466:	2b01      	cmp	r3, #1
{
 8004468:	4604      	mov	r4, r0
 800446a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800446e:	d025      	beq.n	80044bc <HAL_TIM_PWM_ConfigChannel+0x5c>
 8004470:	2301      	movs	r3, #1
 8004472:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8004476:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 800447a:	2a0c      	cmp	r2, #12
 800447c:	d818      	bhi.n	80044b0 <HAL_TIM_PWM_ConfigChannel+0x50>
 800447e:	e8df f002 	tbb	[pc, r2]
 8004482:	1707      	.short	0x1707
 8004484:	171e1717 	.word	0x171e1717
 8004488:	172f1717 	.word	0x172f1717
 800448c:	1717      	.short	0x1717
 800448e:	40          	.byte	0x40
 800448f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004490:	6820      	ldr	r0, [r4, #0]
 8004492:	f7ff fd2d 	bl	8003ef0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004496:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004498:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800449a:	699a      	ldr	r2, [r3, #24]
 800449c:	f042 0208 	orr.w	r2, r2, #8
 80044a0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044a2:	699a      	ldr	r2, [r3, #24]
 80044a4:	f022 0204 	bic.w	r2, r2, #4
 80044a8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044aa:	699a      	ldr	r2, [r3, #24]
 80044ac:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044ae:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80044b0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80044b2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80044b4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80044b8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80044bc:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044be:	6820      	ldr	r0, [r4, #0]
 80044c0:	f7ff ff9e 	bl	8004400 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044c4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044c6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044c8:	699a      	ldr	r2, [r3, #24]
 80044ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044d0:	699a      	ldr	r2, [r3, #24]
 80044d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044d8:	699a      	ldr	r2, [r3, #24]
 80044da:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80044de:	e7e6      	b.n	80044ae <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044e0:	6820      	ldr	r0, [r4, #0]
 80044e2:	f7ff fd31 	bl	8003f48 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044e6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80044e8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044ea:	69da      	ldr	r2, [r3, #28]
 80044ec:	f042 0208 	orr.w	r2, r2, #8
 80044f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044f2:	69da      	ldr	r2, [r3, #28]
 80044f4:	f022 0204 	bic.w	r2, r2, #4
 80044f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80044fe:	61da      	str	r2, [r3, #28]
    break;
 8004500:	e7d6      	b.n	80044b0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004502:	6820      	ldr	r0, [r4, #0]
 8004504:	f7ff fd50 	bl	8003fa8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004508:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800450a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800450c:	69da      	ldr	r2, [r3, #28]
 800450e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004512:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004514:	69da      	ldr	r2, [r3, #28]
 8004516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800451a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800451c:	69da      	ldr	r2, [r3, #28]
 800451e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004522:	e7ec      	b.n	80044fe <HAL_TIM_PWM_ConfigChannel+0x9e>

08004524 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8004524:	6a03      	ldr	r3, [r0, #32]
{
 8004526:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8004528:	2401      	movs	r4, #1
 800452a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800452c:	ea23 0304 	bic.w	r3, r3, r4
 8004530:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004532:	6a03      	ldr	r3, [r0, #32]
 8004534:	408a      	lsls	r2, r1
 8004536:	431a      	orrs	r2, r3
 8004538:	6202      	str	r2, [r0, #32]
 800453a:	bd10      	pop	{r4, pc}

0800453c <HAL_TIM_PWM_Start>:
{
 800453c:	b510      	push	{r4, lr}
 800453e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004540:	2201      	movs	r2, #1
 8004542:	6800      	ldr	r0, [r0, #0]
 8004544:	f7ff ffee 	bl	8004524 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	4a08      	ldr	r2, [pc, #32]	; (800456c <HAL_TIM_PWM_Start+0x30>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d003      	beq.n	8004558 <HAL_TIM_PWM_Start+0x1c>
 8004550:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004554:	4293      	cmp	r3, r2
 8004556:	d103      	bne.n	8004560 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8004558:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800455a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800455e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	f042 0201 	orr.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]
} 
 8004568:	2000      	movs	r0, #0
 800456a:	bd10      	pop	{r4, pc}
 800456c:	40010000 	.word	0x40010000

08004570 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8004570:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8004574:	2b01      	cmp	r3, #1
{
 8004576:	b510      	push	{r4, lr}
 8004578:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 800457c:	d018      	beq.n	80045b0 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800457e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004582:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8004584:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004586:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8004588:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800458a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800458e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	4322      	orrs	r2, r4
 8004594:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800459c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	430a      	orrs	r2, r1
 80045a2:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80045a4:	2301      	movs	r3, #1
 80045a6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80045aa:	2300      	movs	r3, #0
 80045ac:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80045b0:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 80045b2:	bd10      	pop	{r4, pc}

080045b4 <HAL_TIMEx_CommutationCallback>:
 80045b4:	4770      	bx	lr

080045b6 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045b6:	4770      	bx	lr

080045b8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045b8:	6803      	ldr	r3, [r0, #0]
 80045ba:	68da      	ldr	r2, [r3, #12]
 80045bc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80045c0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c2:	695a      	ldr	r2, [r3, #20]
 80045c4:	f022 0201 	bic.w	r2, r2, #1
 80045c8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045ca:	2320      	movs	r3, #32
 80045cc:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80045d0:	4770      	bx	lr
	...

080045d4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80045d8:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80045da:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80045dc:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045de:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80045e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80045e4:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80045e6:	6133      	str	r3, [r6, #16]
{
 80045e8:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045ea:	6883      	ldr	r3, [r0, #8]
 80045ec:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 80045ee:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045f0:	4303      	orrs	r3, r0
 80045f2:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80045f4:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045f8:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80045fa:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045fe:	430b      	orrs	r3, r1
 8004600:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004602:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8004604:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8004606:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8004608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 800460c:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800460e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8004612:	6173      	str	r3, [r6, #20]
 8004614:	4b7a      	ldr	r3, [pc, #488]	; (8004800 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004616:	d17c      	bne.n	8004712 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004618:	429e      	cmp	r6, r3
 800461a:	d003      	beq.n	8004624 <UART_SetConfig+0x50>
 800461c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004620:	429e      	cmp	r6, r3
 8004622:	d144      	bne.n	80046ae <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004624:	f7fe fd54 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 8004628:	2519      	movs	r5, #25
 800462a:	fb05 f300 	mul.w	r3, r5, r0
 800462e:	6860      	ldr	r0, [r4, #4]
 8004630:	f04f 0964 	mov.w	r9, #100	; 0x64
 8004634:	0040      	lsls	r0, r0, #1
 8004636:	fbb3 f3f0 	udiv	r3, r3, r0
 800463a:	fbb3 f3f9 	udiv	r3, r3, r9
 800463e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004642:	f7fe fd45 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 8004646:	6863      	ldr	r3, [r4, #4]
 8004648:	4368      	muls	r0, r5
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	fbb0 f7f3 	udiv	r7, r0, r3
 8004650:	f7fe fd3e 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 8004654:	6863      	ldr	r3, [r4, #4]
 8004656:	4368      	muls	r0, r5
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	fbb0 f3f3 	udiv	r3, r0, r3
 800465e:	fbb3 f3f9 	udiv	r3, r3, r9
 8004662:	fb09 7313 	mls	r3, r9, r3, r7
 8004666:	00db      	lsls	r3, r3, #3
 8004668:	3332      	adds	r3, #50	; 0x32
 800466a:	fbb3 f3f9 	udiv	r3, r3, r9
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8004674:	f7fe fd2c 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 8004678:	6862      	ldr	r2, [r4, #4]
 800467a:	4368      	muls	r0, r5
 800467c:	0052      	lsls	r2, r2, #1
 800467e:	fbb0 faf2 	udiv	sl, r0, r2
 8004682:	f7fe fd25 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004686:	6863      	ldr	r3, [r4, #4]
 8004688:	4368      	muls	r0, r5
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004690:	fbb3 f3f9 	udiv	r3, r3, r9
 8004694:	fb09 a313 	mls	r3, r9, r3, sl
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	3332      	adds	r3, #50	; 0x32
 800469c:	fbb3 f3f9 	udiv	r3, r3, r9
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80046a6:	443b      	add	r3, r7
 80046a8:	60b3      	str	r3, [r6, #8]
 80046aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80046ae:	f7fe fcff 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80046b2:	2519      	movs	r5, #25
 80046b4:	fb05 f300 	mul.w	r3, r5, r0
 80046b8:	6860      	ldr	r0, [r4, #4]
 80046ba:	f04f 0964 	mov.w	r9, #100	; 0x64
 80046be:	0040      	lsls	r0, r0, #1
 80046c0:	fbb3 f3f0 	udiv	r3, r3, r0
 80046c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80046c8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80046cc:	f7fe fcf0 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80046d0:	6863      	ldr	r3, [r4, #4]
 80046d2:	4368      	muls	r0, r5
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	fbb0 f7f3 	udiv	r7, r0, r3
 80046da:	f7fe fce9 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80046de:	6863      	ldr	r3, [r4, #4]
 80046e0:	4368      	muls	r0, r5
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80046e8:	fbb3 f3f9 	udiv	r3, r3, r9
 80046ec:	fb09 7313 	mls	r3, r9, r3, r7
 80046f0:	00db      	lsls	r3, r3, #3
 80046f2:	3332      	adds	r3, #50	; 0x32
 80046f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80046fe:	f7fe fcd7 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 8004702:	6862      	ldr	r2, [r4, #4]
 8004704:	4368      	muls	r0, r5
 8004706:	0052      	lsls	r2, r2, #1
 8004708:	fbb0 faf2 	udiv	sl, r0, r2
 800470c:	f7fe fcd0 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 8004710:	e7b9      	b.n	8004686 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004712:	429e      	cmp	r6, r3
 8004714:	d002      	beq.n	800471c <UART_SetConfig+0x148>
 8004716:	4b3b      	ldr	r3, [pc, #236]	; (8004804 <UART_SetConfig+0x230>)
 8004718:	429e      	cmp	r6, r3
 800471a:	d140      	bne.n	800479e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800471c:	f7fe fcd8 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 8004720:	6867      	ldr	r7, [r4, #4]
 8004722:	2519      	movs	r5, #25
 8004724:	f04f 0964 	mov.w	r9, #100	; 0x64
 8004728:	fb05 f300 	mul.w	r3, r5, r0
 800472c:	00bf      	lsls	r7, r7, #2
 800472e:	fbb3 f3f7 	udiv	r3, r3, r7
 8004732:	fbb3 f3f9 	udiv	r3, r3, r9
 8004736:	011f      	lsls	r7, r3, #4
 8004738:	f7fe fcca 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 800473c:	6863      	ldr	r3, [r4, #4]
 800473e:	4368      	muls	r0, r5
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	fbb0 f8f3 	udiv	r8, r0, r3
 8004746:	f7fe fcc3 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 800474a:	6863      	ldr	r3, [r4, #4]
 800474c:	4368      	muls	r0, r5
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	fbb0 f3f3 	udiv	r3, r0, r3
 8004754:	fbb3 f3f9 	udiv	r3, r3, r9
 8004758:	fb09 8313 	mls	r3, r9, r3, r8
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	3332      	adds	r3, #50	; 0x32
 8004760:	fbb3 f3f9 	udiv	r3, r3, r9
 8004764:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8004768:	f7fe fcb2 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
 800476c:	6862      	ldr	r2, [r4, #4]
 800476e:	4368      	muls	r0, r5
 8004770:	0092      	lsls	r2, r2, #2
 8004772:	fbb0 faf2 	udiv	sl, r0, r2
 8004776:	f7fe fcab 	bl	80030d0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800477a:	6863      	ldr	r3, [r4, #4]
 800477c:	4368      	muls	r0, r5
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	fbb0 f3f3 	udiv	r3, r0, r3
 8004784:	fbb3 f3f9 	udiv	r3, r3, r9
 8004788:	fb09 a313 	mls	r3, r9, r3, sl
 800478c:	011b      	lsls	r3, r3, #4
 800478e:	3332      	adds	r3, #50	; 0x32
 8004790:	fbb3 f3f9 	udiv	r3, r3, r9
 8004794:	f003 030f 	and.w	r3, r3, #15
 8004798:	ea43 0308 	orr.w	r3, r3, r8
 800479c:	e783      	b.n	80046a6 <UART_SetConfig+0xd2>
 800479e:	f7fe fc87 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80047a2:	6867      	ldr	r7, [r4, #4]
 80047a4:	2519      	movs	r5, #25
 80047a6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80047aa:	fb05 f300 	mul.w	r3, r5, r0
 80047ae:	00bf      	lsls	r7, r7, #2
 80047b0:	fbb3 f3f7 	udiv	r3, r3, r7
 80047b4:	fbb3 f3f9 	udiv	r3, r3, r9
 80047b8:	011f      	lsls	r7, r3, #4
 80047ba:	f7fe fc79 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80047be:	6863      	ldr	r3, [r4, #4]
 80047c0:	4368      	muls	r0, r5
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	fbb0 f8f3 	udiv	r8, r0, r3
 80047c8:	f7fe fc72 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80047cc:	6863      	ldr	r3, [r4, #4]
 80047ce:	4368      	muls	r0, r5
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80047d6:	fbb3 f3f9 	udiv	r3, r3, r9
 80047da:	fb09 8313 	mls	r3, r9, r3, r8
 80047de:	011b      	lsls	r3, r3, #4
 80047e0:	3332      	adds	r3, #50	; 0x32
 80047e2:	fbb3 f3f9 	udiv	r3, r3, r9
 80047e6:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80047ea:	f7fe fc61 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80047ee:	6862      	ldr	r2, [r4, #4]
 80047f0:	4368      	muls	r0, r5
 80047f2:	0092      	lsls	r2, r2, #2
 80047f4:	fbb0 faf2 	udiv	sl, r0, r2
 80047f8:	f7fe fc5a 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 80047fc:	e7bd      	b.n	800477a <UART_SetConfig+0x1a6>
 80047fe:	bf00      	nop
 8004800:	40011000 	.word	0x40011000
 8004804:	40011400 	.word	0x40011400

08004808 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8004808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480a:	4604      	mov	r4, r0
 800480c:	460e      	mov	r6, r1
 800480e:	4617      	mov	r7, r2
 8004810:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004812:	6821      	ldr	r1, [r4, #0]
 8004814:	680b      	ldr	r3, [r1, #0]
 8004816:	ea36 0303 	bics.w	r3, r6, r3
 800481a:	d101      	bne.n	8004820 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800481c:	2000      	movs	r0, #0
}
 800481e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8004820:	1c6b      	adds	r3, r5, #1
 8004822:	d0f7      	beq.n	8004814 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004824:	b995      	cbnz	r5, 800484c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	68da      	ldr	r2, [r3, #12]
 800482a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800482e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004830:	695a      	ldr	r2, [r3, #20]
 8004832:	f022 0201 	bic.w	r2, r2, #1
 8004836:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8004838:	2320      	movs	r3, #32
 800483a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800483e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8004842:	2300      	movs	r3, #0
 8004844:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8004848:	2003      	movs	r0, #3
 800484a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800484c:	f7fc fb7a 	bl	8000f44 <HAL_GetTick>
 8004850:	1bc0      	subs	r0, r0, r7
 8004852:	4285      	cmp	r5, r0
 8004854:	d2dd      	bcs.n	8004812 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8004856:	e7e6      	b.n	8004826 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08004858 <HAL_UART_Init>:
{
 8004858:	b510      	push	{r4, lr}
  if(huart == NULL)
 800485a:	4604      	mov	r4, r0
 800485c:	b340      	cbz	r0, 80048b0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800485e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8004862:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004866:	b91b      	cbnz	r3, 8004870 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8004868:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800486c:	f009 fc5c 	bl	800e128 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8004870:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004872:	2324      	movs	r3, #36	; 0x24
 8004874:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8004878:	68d3      	ldr	r3, [r2, #12]
 800487a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800487e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8004880:	4620      	mov	r0, r4
 8004882:	f7ff fea7 	bl	80045d4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004886:	6823      	ldr	r3, [r4, #0]
 8004888:	691a      	ldr	r2, [r3, #16]
 800488a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800488e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004890:	695a      	ldr	r2, [r3, #20]
 8004892:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004896:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800489e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048a0:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80048a2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048a4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80048a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80048aa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80048ae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80048b0:	2001      	movs	r0, #1
}
 80048b2:	bd10      	pop	{r4, pc}

080048b4 <HAL_UART_Transmit>:
{
 80048b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048b8:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 80048ba:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80048be:	2b20      	cmp	r3, #32
{
 80048c0:	4604      	mov	r4, r0
 80048c2:	460d      	mov	r5, r1
 80048c4:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 80048c6:	d14f      	bne.n	8004968 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 80048c8:	2900      	cmp	r1, #0
 80048ca:	d04a      	beq.n	8004962 <HAL_UART_Transmit+0xae>
 80048cc:	2a00      	cmp	r2, #0
 80048ce:	d048      	beq.n	8004962 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80048d0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d047      	beq.n	8004968 <HAL_UART_Transmit+0xb4>
 80048d8:	2301      	movs	r3, #1
 80048da:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048de:	2300      	movs	r3, #0
 80048e0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048e2:	2321      	movs	r3, #33	; 0x21
 80048e4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80048e8:	f7fc fb2c 	bl	8000f44 <HAL_GetTick>
    huart->TxXferSize = Size;
 80048ec:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80048f0:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80048f2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80048f6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	b96b      	cbnz	r3, 8004918 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048fc:	463b      	mov	r3, r7
 80048fe:	4632      	mov	r2, r6
 8004900:	2140      	movs	r1, #64	; 0x40
 8004902:	4620      	mov	r0, r4
 8004904:	f7ff ff80 	bl	8004808 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8004908:	b9b0      	cbnz	r0, 8004938 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 800490a:	2320      	movs	r3, #32
 800490c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8004910:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8004914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8004918:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800491a:	3b01      	subs	r3, #1
 800491c:	b29b      	uxth	r3, r3
 800491e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004920:	68a3      	ldr	r3, [r4, #8]
 8004922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004926:	4632      	mov	r2, r6
 8004928:	463b      	mov	r3, r7
 800492a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800492e:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004930:	d10e      	bne.n	8004950 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004932:	f7ff ff69 	bl	8004808 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8004936:	b110      	cbz	r0, 800493e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8004938:	2003      	movs	r0, #3
 800493a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800493e:	882b      	ldrh	r3, [r5, #0]
 8004940:	6822      	ldr	r2, [r4, #0]
 8004942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004946:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004948:	6923      	ldr	r3, [r4, #16]
 800494a:	b943      	cbnz	r3, 800495e <HAL_UART_Transmit+0xaa>
          pData +=2U;
 800494c:	3502      	adds	r5, #2
 800494e:	e7d2      	b.n	80048f6 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004950:	f7ff ff5a 	bl	8004808 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8004954:	2800      	cmp	r0, #0
 8004956:	d1ef      	bne.n	8004938 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004958:	6823      	ldr	r3, [r4, #0]
 800495a:	782a      	ldrb	r2, [r5, #0]
 800495c:	605a      	str	r2, [r3, #4]
 800495e:	3501      	adds	r5, #1
 8004960:	e7c9      	b.n	80048f6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8004962:	2001      	movs	r0, #1
 8004964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8004968:	2002      	movs	r0, #2
}
 800496a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800496e <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 800496e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8004972:	2b20      	cmp	r3, #32
 8004974:	d11c      	bne.n	80049b0 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8004976:	b1c9      	cbz	r1, 80049ac <HAL_UART_Receive_IT+0x3e>
 8004978:	b1c2      	cbz	r2, 80049ac <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 800497a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800497e:	2b01      	cmp	r3, #1
 8004980:	d016      	beq.n	80049b0 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8004982:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8004984:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004986:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004988:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800498a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800498c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004990:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8004992:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004994:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8004996:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499a:	f041 0101 	orr.w	r1, r1, #1
 800499e:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80049a0:	68d1      	ldr	r1, [r2, #12]
 80049a2:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 80049a6:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80049a8:	4618      	mov	r0, r3
 80049aa:	4770      	bx	lr
      return HAL_ERROR;
 80049ac:	2001      	movs	r0, #1
 80049ae:	4770      	bx	lr
    return HAL_BUSY; 
 80049b0:	2002      	movs	r0, #2
}
 80049b2:	4770      	bx	lr

080049b4 <HAL_UART_TxCpltCallback>:
 80049b4:	4770      	bx	lr

080049b6 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80049b6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80049ba:	2b22      	cmp	r3, #34	; 0x22
{
 80049bc:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80049be:	d132      	bne.n	8004a26 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80049c0:	6883      	ldr	r3, [r0, #8]
 80049c2:	6901      	ldr	r1, [r0, #16]
 80049c4:	6802      	ldr	r2, [r0, #0]
 80049c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ca:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80049cc:	d11f      	bne.n	8004a0e <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80049ce:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80049d0:	b9c9      	cbnz	r1, 8004a06 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80049d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049d6:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80049da:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 80049dc:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80049de:	3c01      	subs	r4, #1
 80049e0:	b2a4      	uxth	r4, r4
 80049e2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80049e4:	b96c      	cbnz	r4, 8004a02 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049e6:	6803      	ldr	r3, [r0, #0]
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80049ee:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f0:	695a      	ldr	r2, [r3, #20]
 80049f2:	f022 0201 	bic.w	r2, r2, #1
 80049f6:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80049f8:	2320      	movs	r3, #32
 80049fa:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80049fe:	f008 fd99 	bl	800d534 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8004a02:	2000      	movs	r0, #0
}
 8004a04:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	f823 2b01 	strh.w	r2, [r3], #1
 8004a0c:	e7e5      	b.n	80049da <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004a0e:	b921      	cbnz	r1, 8004a1a <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a10:	1c59      	adds	r1, r3, #1
 8004a12:	6852      	ldr	r2, [r2, #4]
 8004a14:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a16:	701a      	strb	r2, [r3, #0]
 8004a18:	e7e0      	b.n	80049dc <UART_Receive_IT+0x26>
 8004a1a:	6852      	ldr	r2, [r2, #4]
 8004a1c:	1c59      	adds	r1, r3, #1
 8004a1e:	6281      	str	r1, [r0, #40]	; 0x28
 8004a20:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004a24:	e7f7      	b.n	8004a16 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8004a26:	2002      	movs	r0, #2
 8004a28:	bd10      	pop	{r4, pc}

08004a2a <HAL_UART_ErrorCallback>:
 8004a2a:	4770      	bx	lr

08004a2c <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a2c:	6803      	ldr	r3, [r0, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a30:	68d9      	ldr	r1, [r3, #12]
{
 8004a32:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8004a34:	0716      	lsls	r6, r2, #28
{
 8004a36:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a38:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8004a3a:	d107      	bne.n	8004a4c <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a3c:	0696      	lsls	r6, r2, #26
 8004a3e:	d55a      	bpl.n	8004af6 <HAL_UART_IRQHandler+0xca>
 8004a40:	068d      	lsls	r5, r1, #26
 8004a42:	d558      	bpl.n	8004af6 <HAL_UART_IRQHandler+0xca>
}
 8004a44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8004a48:	f7ff bfb5 	b.w	80049b6 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a4c:	f015 0501 	ands.w	r5, r5, #1
 8004a50:	d102      	bne.n	8004a58 <HAL_UART_IRQHandler+0x2c>
 8004a52:	f411 7f90 	tst.w	r1, #288	; 0x120
 8004a56:	d04e      	beq.n	8004af6 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a58:	07d3      	lsls	r3, r2, #31
 8004a5a:	d505      	bpl.n	8004a68 <HAL_UART_IRQHandler+0x3c>
 8004a5c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a5e:	bf42      	ittt	mi
 8004a60:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8004a62:	f043 0301 	orrmi.w	r3, r3, #1
 8004a66:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a68:	0750      	lsls	r0, r2, #29
 8004a6a:	d504      	bpl.n	8004a76 <HAL_UART_IRQHandler+0x4a>
 8004a6c:	b11d      	cbz	r5, 8004a76 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a6e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a70:	f043 0302 	orr.w	r3, r3, #2
 8004a74:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a76:	0793      	lsls	r3, r2, #30
 8004a78:	d504      	bpl.n	8004a84 <HAL_UART_IRQHandler+0x58>
 8004a7a:	b11d      	cbz	r5, 8004a84 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a7e:	f043 0304 	orr.w	r3, r3, #4
 8004a82:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a84:	0716      	lsls	r6, r2, #28
 8004a86:	d504      	bpl.n	8004a92 <HAL_UART_IRQHandler+0x66>
 8004a88:	b11d      	cbz	r5, 8004a92 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a8a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a8c:	f043 0308 	orr.w	r3, r3, #8
 8004a90:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d066      	beq.n	8004b66 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a98:	0695      	lsls	r5, r2, #26
 8004a9a:	d504      	bpl.n	8004aa6 <HAL_UART_IRQHandler+0x7a>
 8004a9c:	0688      	lsls	r0, r1, #26
 8004a9e:	d502      	bpl.n	8004aa6 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f7ff ff88 	bl	80049b6 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004aaa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004aac:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8004aae:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ab0:	d402      	bmi.n	8004ab8 <HAL_UART_IRQHandler+0x8c>
 8004ab2:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8004ab6:	d01a      	beq.n	8004aee <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8004ab8:	f7ff fd7e 	bl	80045b8 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004abc:	6823      	ldr	r3, [r4, #0]
 8004abe:	695a      	ldr	r2, [r3, #20]
 8004ac0:	0652      	lsls	r2, r2, #25
 8004ac2:	d510      	bpl.n	8004ae6 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ac4:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8004ac6:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ac8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004acc:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8004ace:	b150      	cbz	r0, 8004ae6 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ad0:	4b25      	ldr	r3, [pc, #148]	; (8004b68 <HAL_UART_IRQHandler+0x13c>)
 8004ad2:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ad4:	f7fd f8ce 	bl	8001c74 <HAL_DMA_Abort_IT>
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d044      	beq.n	8004b66 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004adc:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8004ade:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ae2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004ae4:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8004ae6:	4620      	mov	r0, r4
 8004ae8:	f7ff ff9f 	bl	8004a2a <HAL_UART_ErrorCallback>
 8004aec:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8004aee:	f7ff ff9c 	bl	8004a2a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af2:	63e5      	str	r5, [r4, #60]	; 0x3c
 8004af4:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004af6:	0616      	lsls	r6, r2, #24
 8004af8:	d527      	bpl.n	8004b4a <HAL_UART_IRQHandler+0x11e>
 8004afa:	060d      	lsls	r5, r1, #24
 8004afc:	d525      	bpl.n	8004b4a <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004afe:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8004b02:	2a21      	cmp	r2, #33	; 0x21
 8004b04:	d12f      	bne.n	8004b66 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b06:	68a2      	ldr	r2, [r4, #8]
 8004b08:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004b0c:	6a22      	ldr	r2, [r4, #32]
 8004b0e:	d117      	bne.n	8004b40 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b10:	8811      	ldrh	r1, [r2, #0]
 8004b12:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004b16:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004b18:	6921      	ldr	r1, [r4, #16]
 8004b1a:	b979      	cbnz	r1, 8004b3c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8004b1c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8004b1e:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8004b20:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8004b22:	3a01      	subs	r2, #1
 8004b24:	b292      	uxth	r2, r2
 8004b26:	84e2      	strh	r2, [r4, #38]	; 0x26
 8004b28:	b9ea      	cbnz	r2, 8004b66 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004b2a:	68da      	ldr	r2, [r3, #12]
 8004b2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b30:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b32:	68da      	ldr	r2, [r3, #12]
 8004b34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b38:	60da      	str	r2, [r3, #12]
 8004b3a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8004b3c:	3201      	adds	r2, #1
 8004b3e:	e7ee      	b.n	8004b1e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b40:	1c51      	adds	r1, r2, #1
 8004b42:	6221      	str	r1, [r4, #32]
 8004b44:	7812      	ldrb	r2, [r2, #0]
 8004b46:	605a      	str	r2, [r3, #4]
 8004b48:	e7ea      	b.n	8004b20 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b4a:	0650      	lsls	r0, r2, #25
 8004b4c:	d50b      	bpl.n	8004b66 <HAL_UART_IRQHandler+0x13a>
 8004b4e:	064a      	lsls	r2, r1, #25
 8004b50:	d509      	bpl.n	8004b66 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b52:	68da      	ldr	r2, [r3, #12]
 8004b54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b58:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8004b5a:	2320      	movs	r3, #32
 8004b5c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004b60:	4620      	mov	r0, r4
 8004b62:	f7ff ff27 	bl	80049b4 <HAL_UART_TxCpltCallback>
 8004b66:	bd70      	pop	{r4, r5, r6, pc}
 8004b68:	08004b6d 	.word	0x08004b6d

08004b6c <UART_DMAAbortOnError>:
{
 8004b6c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b6e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8004b74:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8004b76:	f7ff ff58 	bl	8004a2a <HAL_UART_ErrorCallback>
 8004b7a:	bd08      	pop	{r3, pc}

08004b7c <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004b7c:	4b11      	ldr	r3, [pc, #68]	; (8004bc4 <SDMMC_GetCmdResp2+0x48>)
 8004b7e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	fbb3 f2f2 	udiv	r2, r3, r2
 8004b88:	f241 3388 	movw	r3, #5000	; 0x1388
 8004b8c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8004b8e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004b92:	d314      	bcc.n	8004bbe <SDMMC_GetCmdResp2+0x42>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004b94:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8004b96:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004b9a:	d0f8      	beq.n	8004b8e <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004b9c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004b9e:	075b      	lsls	r3, r3, #29
 8004ba0:	d503      	bpl.n	8004baa <SDMMC_GetCmdResp2+0x2e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004ba2:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004ba4:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004baa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004bac:	f013 0301 	ands.w	r3, r3, #1
 8004bb0:	d001      	beq.n	8004bb6 <SDMMC_GetCmdResp2+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e7f6      	b.n	8004ba4 <SDMMC_GetCmdResp2+0x28>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004bb6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004bba:	6382      	str	r2, [r0, #56]	; 0x38
 8004bbc:	e7f3      	b.n	8004ba6 <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8004bbe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004bc2:	e7f0      	b.n	8004ba6 <SDMMC_GetCmdResp2+0x2a>
 8004bc4:	20000010 	.word	0x20000010

08004bc8 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004bc8:	4b0e      	ldr	r3, [pc, #56]	; (8004c04 <SDMMC_GetCmdResp3+0x3c>)
 8004bca:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	fbb3 f2f2 	udiv	r2, r3, r2
 8004bd4:	f241 3388 	movw	r3, #5000	; 0x1388
 8004bd8:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8004bda:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004bde:	d30e      	bcc.n	8004bfe <SDMMC_GetCmdResp3+0x36>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004be0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8004be2:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004be6:	d0f8      	beq.n	8004bda <SDMMC_GetCmdResp3+0x12>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004be8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004bea:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004bee:	bf15      	itete	ne
 8004bf0:	2304      	movne	r3, #4
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004bf2:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004bf6:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004bf8:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004bfe:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8004c02:	4770      	bx	lr
 8004c04:	20000010 	.word	0x20000010

08004c08 <SDIO_Init>:
{
 8004c08:	b084      	sub	sp, #16
 8004c0a:	b510      	push	{r4, lr}
 8004c0c:	ac03      	add	r4, sp, #12
 8004c0e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8004c12:	9904      	ldr	r1, [sp, #16]
 8004c14:	9b03      	ldr	r3, [sp, #12]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004c16:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8004c18:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 8004c1a:	9905      	ldr	r1, [sp, #20]
 8004c1c:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8004c1e:	9906      	ldr	r1, [sp, #24]
 8004c20:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8004c22:	9907      	ldr	r1, [sp, #28]
 8004c24:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 8004c26:	9908      	ldr	r1, [sp, #32]
}
 8004c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004c2c:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8004c30:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004c32:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8004c36:	4313      	orrs	r3, r2
 8004c38:	6043      	str	r3, [r0, #4]
}
 8004c3a:	b004      	add	sp, #16
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	4770      	bx	lr

08004c40 <SDIO_ReadFIFO>:
 8004c40:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8004c44:	4770      	bx	lr

08004c46 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8004c46:	680b      	ldr	r3, [r1, #0]
 8004c48:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	4770      	bx	lr

08004c50 <SDIO_PowerState_ON>:
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8004c50:	2303      	movs	r3, #3
 8004c52:	6003      	str	r3, [r0, #0]
}
 8004c54:	2000      	movs	r0, #0
 8004c56:	4770      	bx	lr

08004c58 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8004c58:	6800      	ldr	r0, [r0, #0]
}
 8004c5a:	f000 0003 	and.w	r0, r0, #3
 8004c5e:	4770      	bx	lr

08004c60 <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 8004c60:	680b      	ldr	r3, [r1, #0]
{
 8004c62:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8004c64:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004c66:	688c      	ldr	r4, [r1, #8]
 8004c68:	684b      	ldr	r3, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004c6a:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004c6c:	4323      	orrs	r3, r4
                       Command->Response         |\
 8004c6e:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 8004c70:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 8004c72:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004c74:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8004c78:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004c7a:	f022 020f 	bic.w	r2, r2, #15
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60c3      	str	r3, [r0, #12]
}
 8004c82:	2000      	movs	r0, #0
 8004c84:	bd10      	pop	{r4, pc}

08004c86 <SDIO_GetResponse>:
{
 8004c86:	b082      	sub	sp, #8
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8004c88:	3014      	adds	r0, #20
 8004c8a:	4401      	add	r1, r0
  __IO uint32_t tmp = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8004c90:	9101      	str	r1, [sp, #4]
  return (*(__IO uint32_t *) tmp);
 8004c92:	9b01      	ldr	r3, [sp, #4]
 8004c94:	6818      	ldr	r0, [r3, #0]
}  
 8004c96:	b002      	add	sp, #8
 8004c98:	4770      	bx	lr
	...

08004c9c <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004c9c:	4b45      	ldr	r3, [pc, #276]	; (8004db4 <SDMMC_GetCmdResp1+0x118>)
{
 8004c9e:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8004ca6:	fbb3 f3f4 	udiv	r3, r3, r4
 8004caa:	435a      	muls	r2, r3
    if (count-- == 0U)
 8004cac:	2a00      	cmp	r2, #0
 8004cae:	d04a      	beq.n	8004d46 <SDMMC_GetCmdResp1+0xaa>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004cb0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004cb2:	f013 0f45 	tst.w	r3, #69	; 0x45
 8004cb6:	f102 32ff 	add.w	r2, r2, #4294967295
 8004cba:	d0f7      	beq.n	8004cac <SDMMC_GetCmdResp1+0x10>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004cbc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004cbe:	075c      	lsls	r4, r3, #29
 8004cc0:	d503      	bpl.n	8004cca <SDMMC_GetCmdResp1+0x2e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004cc2:	2304      	movs	r3, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004cc4:	6383      	str	r3, [r0, #56]	; 0x38
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004cca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004ccc:	f013 0301 	ands.w	r3, r3, #1
 8004cd0:	d001      	beq.n	8004cd6 <SDMMC_GetCmdResp1+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e7f6      	b.n	8004cc4 <SDMMC_GetCmdResp1+0x28>
  return (uint8_t)(SDIOx->RESPCMD);
 8004cd6:	6902      	ldr	r2, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004cd8:	b2d2      	uxtb	r2, r2
 8004cda:	4291      	cmp	r1, r2
 8004cdc:	d136      	bne.n	8004d4c <SDMMC_GetCmdResp1+0xb0>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004cde:	f240 52ff 	movw	r2, #1535	; 0x5ff
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004ce2:	4619      	mov	r1, r3
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004ce4:	6382      	str	r2, [r0, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004ce6:	f7ff ffce 	bl	8004c86 <SDIO_GetResponse>
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004cea:	4b33      	ldr	r3, [pc, #204]	; (8004db8 <SDMMC_GetCmdResp1+0x11c>)
 8004cec:	4003      	ands	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d0e9      	beq.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	db2c      	blt.n	8004d50 <SDMMC_GetCmdResp1+0xb4>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004cf6:	0042      	lsls	r2, r0, #1
 8004cf8:	d42d      	bmi.n	8004d56 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004cfa:	0084      	lsls	r4, r0, #2
 8004cfc:	d42d      	bmi.n	8004d5a <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8004cfe:	00c1      	lsls	r1, r0, #3
 8004d00:	d42d      	bmi.n	8004d5e <SDMMC_GetCmdResp1+0xc2>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8004d02:	0102      	lsls	r2, r0, #4
 8004d04:	d42e      	bmi.n	8004d64 <SDMMC_GetCmdResp1+0xc8>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004d06:	0144      	lsls	r4, r0, #5
 8004d08:	d42f      	bmi.n	8004d6a <SDMMC_GetCmdResp1+0xce>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8004d0a:	01c1      	lsls	r1, r0, #7
 8004d0c:	d430      	bmi.n	8004d70 <SDMMC_GetCmdResp1+0xd4>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8004d0e:	0202      	lsls	r2, r0, #8
 8004d10:	d431      	bmi.n	8004d76 <SDMMC_GetCmdResp1+0xda>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8004d12:	0244      	lsls	r4, r0, #9
 8004d14:	d432      	bmi.n	8004d7c <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8004d16:	0281      	lsls	r1, r0, #10
 8004d18:	d433      	bmi.n	8004d82 <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004d1a:	02c2      	lsls	r2, r0, #11
 8004d1c:	d434      	bmi.n	8004d88 <SDMMC_GetCmdResp1+0xec>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8004d1e:	0344      	lsls	r4, r0, #13
 8004d20:	d435      	bmi.n	8004d8e <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8004d22:	0381      	lsls	r1, r0, #14
 8004d24:	d436      	bmi.n	8004d94 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004d26:	03c2      	lsls	r2, r0, #15
 8004d28:	d437      	bmi.n	8004d9a <SDMMC_GetCmdResp1+0xfe>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8004d2a:	0404      	lsls	r4, r0, #16
 8004d2c:	d438      	bmi.n	8004da0 <SDMMC_GetCmdResp1+0x104>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004d2e:	0441      	lsls	r1, r0, #17
 8004d30:	d439      	bmi.n	8004da6 <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004d32:	0482      	lsls	r2, r0, #18
 8004d34:	d43a      	bmi.n	8004dac <SDMMC_GetCmdResp1+0x110>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004d36:	f010 0f08 	tst.w	r0, #8
 8004d3a:	bf14      	ite	ne
 8004d3c:	f44f 0300 	movne.w	r3, #8388608	; 0x800000
 8004d40:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 8004d44:	e7bf      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8004d46:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004d4a:	e7bc      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e7ba      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004d50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d54:	e7b7      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004d56:	2340      	movs	r3, #64	; 0x40
 8004d58:	e7b5      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004d5a:	2380      	movs	r3, #128	; 0x80
 8004d5c:	e7b3      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004d5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d62:	e7b0      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d68:	e7ad      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004d6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d6e:	e7aa      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004d70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004d74:	e7a7      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004d76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d7a:	e7a4      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004d7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d80:	e7a1      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8004d82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d86:	e79e      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CC_ERR;
 8004d88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d8c:	e79b      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8004d8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d92:	e798      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8004d94:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d98:	e795      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004d9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004d9e:	e792      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004da0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004da4:	e78f      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004da6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004daa:	e78c      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_RESET;
 8004dac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004db0:	e789      	b.n	8004cc6 <SDMMC_GetCmdResp1+0x2a>
 8004db2:	bf00      	nop
 8004db4:	20000010 	.word	0x20000010
 8004db8:	fdffe008 	.word	0xfdffe008

08004dbc <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8004dbc:	680b      	ldr	r3, [r1, #0]
{
 8004dbe:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 8004dc0:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 8004dc2:	684b      	ldr	r3, [r1, #4]
 8004dc4:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004dc6:	68cc      	ldr	r4, [r1, #12]
 8004dc8:	688b      	ldr	r3, [r1, #8]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004dca:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004dcc:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8004dce:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
 8004dd0:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 8004dd2:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8004dd4:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004dd6:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8004dde:	2000      	movs	r0, #0
 8004de0:	bd10      	pop	{r4, pc}

08004de2 <SDMMC_CmdBlockLength>:
{
 8004de2:	b530      	push	{r4, r5, lr}
 8004de4:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004de6:	2340      	movs	r3, #64	; 0x40
 8004de8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004dea:	2300      	movs	r3, #0
{
 8004dec:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8004dee:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004df0:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004df2:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004df4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004df6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004dfa:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004dfc:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004dfe:	f7ff ff2f 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8004e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e06:	4621      	mov	r1, r4
 8004e08:	4628      	mov	r0, r5
 8004e0a:	f7ff ff47 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8004e0e:	b007      	add	sp, #28
 8004e10:	bd30      	pop	{r4, r5, pc}

08004e12 <SDMMC_CmdReadSingleBlock>:
{
 8004e12:	b530      	push	{r4, r5, lr}
 8004e14:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004e16:	2340      	movs	r3, #64	; 0x40
 8004e18:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e1a:	2300      	movs	r3, #0
{
 8004e1c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004e1e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004e20:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e22:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e24:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004e26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e2a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004e2c:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e2e:	f7ff ff17 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e36:	4621      	mov	r1, r4
 8004e38:	4628      	mov	r0, r5
 8004e3a:	f7ff ff2f 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8004e3e:	b007      	add	sp, #28
 8004e40:	bd30      	pop	{r4, r5, pc}

08004e42 <SDMMC_CmdReadMultiBlock>:
{
 8004e42:	b530      	push	{r4, r5, lr}
 8004e44:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004e46:	2340      	movs	r3, #64	; 0x40
 8004e48:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e4a:	2300      	movs	r3, #0
{
 8004e4c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004e4e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004e50:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e52:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e54:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e5a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004e5c:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e5e:	f7ff feff 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e66:	4621      	mov	r1, r4
 8004e68:	4628      	mov	r0, r5
 8004e6a:	f7ff ff17 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8004e6e:	b007      	add	sp, #28
 8004e70:	bd30      	pop	{r4, r5, pc}

08004e72 <SDMMC_CmdWriteSingleBlock>:
{
 8004e72:	b530      	push	{r4, r5, lr}
 8004e74:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004e76:	2340      	movs	r3, #64	; 0x40
 8004e78:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e7a:	2300      	movs	r3, #0
{
 8004e7c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004e7e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004e80:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004e82:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e84:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e8a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004e8c:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004e8e:	f7ff fee7 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e96:	4621      	mov	r1, r4
 8004e98:	4628      	mov	r0, r5
 8004e9a:	f7ff feff 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8004e9e:	b007      	add	sp, #28
 8004ea0:	bd30      	pop	{r4, r5, pc}

08004ea2 <SDMMC_CmdWriteMultiBlock>:
{
 8004ea2:	b530      	push	{r4, r5, lr}
 8004ea4:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004ea6:	2340      	movs	r3, #64	; 0x40
 8004ea8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004eaa:	2300      	movs	r3, #0
{
 8004eac:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004eae:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8004eb0:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004eb2:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004eb4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004eb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004eba:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8004ebc:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ebe:	f7ff fecf 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	4628      	mov	r0, r5
 8004eca:	f7ff fee7 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8004ece:	b007      	add	sp, #28
 8004ed0:	bd30      	pop	{r4, r5, pc}
	...

08004ed4 <SDMMC_CmdStopTransfer>:
{
 8004ed4:	b530      	push	{r4, r5, lr}
 8004ed6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 8004ed8:	2300      	movs	r3, #0
{
 8004eda:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8004edc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8004ede:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004ee0:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004ee2:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ee4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004ee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004eea:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004eec:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8004eee:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ef0:	f7ff feb6 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8004ef4:	4a03      	ldr	r2, [pc, #12]	; (8004f04 <SDMMC_CmdStopTransfer+0x30>)
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	4628      	mov	r0, r5
 8004efa:	f7ff fecf 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8004efe:	b007      	add	sp, #28
 8004f00:	bd30      	pop	{r4, r5, pc}
 8004f02:	bf00      	nop
 8004f04:	05f5e100 	.word	0x05f5e100

08004f08 <SDMMC_CmdSelDesel>:
{
 8004f08:	b530      	push	{r4, r5, lr}
 8004f0a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f0c:	2340      	movs	r3, #64	; 0x40
 8004f0e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f10:	2300      	movs	r3, #0
{
 8004f12:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004f14:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f16:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f18:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8004f1e:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f20:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004f22:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f24:	f7ff fe9c 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8004f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f2c:	4621      	mov	r1, r4
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f7ff feb4 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8004f34:	b007      	add	sp, #28
 8004f36:	bd30      	pop	{r4, r5, pc}

08004f38 <SDMMC_CmdGoIdleState>:
{
 8004f38:	b510      	push	{r4, lr}
 8004f3a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004f40:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8004f42:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f44:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f46:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004f48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f4c:	9305      	str	r3, [sp, #20]
{
 8004f4e:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f50:	f7ff fe86 	bl	8004c60 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004f54:	4b0b      	ldr	r3, [pc, #44]	; (8004f84 <SDMMC_CmdGoIdleState+0x4c>)
 8004f56:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004f60:	f241 3388 	movw	r3, #5000	; 0x1388
 8004f64:	4353      	muls	r3, r2
    if (count-- == 0U)
 8004f66:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004f6a:	d308      	bcc.n	8004f7e <SDMMC_CmdGoIdleState+0x46>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8004f6c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004f6e:	0612      	lsls	r2, r2, #24
 8004f70:	d5f9      	bpl.n	8004f66 <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004f72:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8004f76:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8004f78:	2000      	movs	r0, #0
}
 8004f7a:	b006      	add	sp, #24
 8004f7c:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8004f7e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8004f82:	e7fa      	b.n	8004f7a <SDMMC_CmdGoIdleState+0x42>
 8004f84:	20000010 	.word	0x20000010

08004f88 <SDMMC_CmdOperCond>:
{
 8004f88:	b510      	push	{r4, lr}
 8004f8a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8004f8c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8004f90:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8004f92:	2308      	movs	r3, #8
 8004f94:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004f96:	2340      	movs	r3, #64	; 0x40
 8004f98:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004f9e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004fa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fa4:	9305      	str	r3, [sp, #20]
{
 8004fa6:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004fa8:	f7ff fe5a 	bl	8004c60 <SDIO_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004fac:	4b11      	ldr	r3, [pc, #68]	; (8004ff4 <SDMMC_CmdOperCond+0x6c>)
 8004fae:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	fbb3 f2f2 	udiv	r2, r3, r2
 8004fb8:	f241 3388 	movw	r3, #5000	; 0x1388
 8004fbc:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8004fbe:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004fc2:	d314      	bcc.n	8004fee <SDMMC_CmdOperCond+0x66>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004fc4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004fc6:	f012 0f45 	tst.w	r2, #69	; 0x45
 8004fca:	d0f8      	beq.n	8004fbe <SDMMC_CmdOperCond+0x36>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004fcc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004fce:	f012 0204 	ands.w	r2, r2, #4
 8004fd2:	d004      	beq.n	8004fde <SDMMC_CmdOperCond+0x56>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004fd4:	2340      	movs	r3, #64	; 0x40
 8004fd6:	63a3      	str	r3, [r4, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004fd8:	2004      	movs	r0, #4
}
 8004fda:	b006      	add	sp, #24
 8004fdc:	bd10      	pop	{r4, pc}
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8004fde:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004fe0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8004fe4:	d0f9      	beq.n	8004fda <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004fe6:	2340      	movs	r3, #64	; 0x40
 8004fe8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004fea:	4610      	mov	r0, r2
 8004fec:	e7f5      	b.n	8004fda <SDMMC_CmdOperCond+0x52>
      return SDMMC_ERROR_TIMEOUT;
 8004fee:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004ff2:	e7f2      	b.n	8004fda <SDMMC_CmdOperCond+0x52>
 8004ff4:	20000010 	.word	0x20000010

08004ff8 <SDMMC_CmdAppCommand>:
{
 8004ff8:	b530      	push	{r4, r5, lr}
 8004ffa:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004ffc:	2340      	movs	r3, #64	; 0x40
 8004ffe:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005000:	2300      	movs	r3, #0
{
 8005002:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005004:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005006:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005008:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800500a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800500c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005010:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005012:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005014:	f7ff fe24 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8005018:	f241 3288 	movw	r2, #5000	; 0x1388
 800501c:	4621      	mov	r1, r4
 800501e:	4628      	mov	r0, r5
 8005020:	f7ff fe3c 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8005024:	b007      	add	sp, #28
 8005026:	bd30      	pop	{r4, r5, pc}

08005028 <SDMMC_CmdAppOperCommand>:
{
 8005028:	b510      	push	{r4, lr}
 800502a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800502c:	2329      	movs	r3, #41	; 0x29
 800502e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8005030:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005034:	2340      	movs	r3, #64	; 0x40
 8005036:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8005038:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800503c:	2300      	movs	r3, #0
{
 800503e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8005040:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005042:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005044:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005046:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800504a:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800504c:	f7ff fe08 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005050:	4620      	mov	r0, r4
 8005052:	f7ff fdb9 	bl	8004bc8 <SDMMC_GetCmdResp3>
}
 8005056:	b006      	add	sp, #24
 8005058:	bd10      	pop	{r4, pc}

0800505a <SDMMC_CmdSendSCR>:
{
 800505a:	b530      	push	{r4, r5, lr}
 800505c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 800505e:	2300      	movs	r3, #0
{
 8005060:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8005062:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8005064:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005066:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005068:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800506a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800506c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005070:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005072:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8005074:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005076:	f7ff fdf3 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800507a:	f241 3288 	movw	r2, #5000	; 0x1388
 800507e:	4621      	mov	r1, r4
 8005080:	4628      	mov	r0, r5
 8005082:	f7ff fe0b 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 8005086:	b007      	add	sp, #28
 8005088:	bd30      	pop	{r4, r5, pc}

0800508a <SDMMC_CmdSendCID>:
{
 800508a:	b510      	push	{r4, lr}
 800508c:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 800508e:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005090:	2202      	movs	r2, #2
{
 8005092:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8005094:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005096:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005098:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800509a:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800509c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050a0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80050a2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050a4:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050a6:	f7ff fddb 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80050aa:	4620      	mov	r0, r4
 80050ac:	f7ff fd66 	bl	8004b7c <SDMMC_GetCmdResp2>
}
 80050b0:	b006      	add	sp, #24
 80050b2:	bd10      	pop	{r4, pc}

080050b4 <SDMMC_CmdSendCSD>:
{
 80050b4:	b510      	push	{r4, lr}
 80050b6:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80050b8:	2309      	movs	r3, #9
 80050ba:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80050bc:	23c0      	movs	r3, #192	; 0xc0
 80050be:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80050c0:	2300      	movs	r3, #0
{
 80050c2:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80050c4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80050c6:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050c8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050ce:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050d0:	f7ff fdc6 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80050d4:	4620      	mov	r0, r4
 80050d6:	f7ff fd51 	bl	8004b7c <SDMMC_GetCmdResp2>
}
 80050da:	b006      	add	sp, #24
 80050dc:	bd10      	pop	{r4, pc}
	...

080050e0 <SDMMC_CmdSetRelAdd>:
{
 80050e0:	b530      	push	{r4, r5, lr}
 80050e2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 80050e4:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80050e6:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0U;
 80050e8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80050ea:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80050ec:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80050ee:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 80050f4:	460d      	mov	r5, r1
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050f6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80050f8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80050fa:	9305      	str	r3, [sp, #20]
{
 80050fc:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80050fe:	f7ff fdaf 	bl	8004c60 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005102:	4b20      	ldr	r3, [pc, #128]	; (8005184 <SDMMC_CmdSetRelAdd+0xa4>)
 8005104:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	fbb3 f2f2 	udiv	r2, r3, r2
 800510e:	f241 3388 	movw	r3, #5000	; 0x1388
 8005112:	4353      	muls	r3, r2
    if (count-- == 0U)
 8005114:	f113 33ff 	adds.w	r3, r3, #4294967295
 8005118:	d32b      	bcc.n	8005172 <SDMMC_CmdSetRelAdd+0x92>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800511a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800511c:	f012 0f45 	tst.w	r2, #69	; 0x45
 8005120:	d0f8      	beq.n	8005114 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005122:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005124:	075a      	lsls	r2, r3, #29
 8005126:	d503      	bpl.n	8005130 <SDMMC_CmdSetRelAdd+0x50>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005128:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800512a:	63a0      	str	r0, [r4, #56]	; 0x38
}
 800512c:	b007      	add	sp, #28
 800512e:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005132:	f011 0101 	ands.w	r1, r1, #1
 8005136:	d001      	beq.n	800513c <SDMMC_CmdSetRelAdd+0x5c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005138:	2001      	movs	r0, #1
 800513a:	e7f6      	b.n	800512a <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDIOx->RESPCMD);
 800513c:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b03      	cmp	r3, #3
 8005142:	d119      	bne.n	8005178 <SDMMC_CmdSetRelAdd+0x98>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8005144:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8005148:	63a3      	str	r3, [r4, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800514a:	4620      	mov	r0, r4
 800514c:	f7ff fd9b 	bl	8004c86 <SDIO_GetResponse>
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005150:	f410 4360 	ands.w	r3, r0, #57344	; 0xe000
 8005154:	d103      	bne.n	800515e <SDMMC_CmdSetRelAdd+0x7e>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005156:	0c00      	lsrs	r0, r0, #16
 8005158:	8028      	strh	r0, [r5, #0]
    return SDMMC_ERROR_NONE;
 800515a:	4618      	mov	r0, r3
 800515c:	e7e6      	b.n	800512c <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800515e:	0443      	lsls	r3, r0, #17
 8005160:	d40c      	bmi.n	800517c <SDMMC_CmdSetRelAdd+0x9c>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005162:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8005166:	bf14      	ite	ne
 8005168:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800516c:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8005170:	e7dc      	b.n	800512c <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 8005172:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8005176:	e7d9      	b.n	800512c <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005178:	2001      	movs	r0, #1
 800517a:	e7d7      	b.n	800512c <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800517c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005180:	e7d4      	b.n	800512c <SDMMC_CmdSetRelAdd+0x4c>
 8005182:	bf00      	nop
 8005184:	20000010 	.word	0x20000010

08005188 <SDMMC_CmdSendStatus>:
{
 8005188:	b530      	push	{r4, r5, lr}
 800518a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800518c:	2340      	movs	r3, #64	; 0x40
 800518e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005190:	2300      	movs	r3, #0
{
 8005192:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005194:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005196:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005198:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800519a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800519c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051a0:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80051a2:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80051a4:	f7ff fd5c 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80051a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80051ac:	4621      	mov	r1, r4
 80051ae:	4628      	mov	r0, r5
 80051b0:	f7ff fd74 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 80051b4:	b007      	add	sp, #28
 80051b6:	bd30      	pop	{r4, r5, pc}

080051b8 <SDMMC_CmdSwitch>:
{
 80051b8:	b530      	push	{r4, r5, lr}
 80051ba:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80051bc:	2340      	movs	r3, #64	; 0x40
 80051be:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80051c0:	2300      	movs	r3, #0
{
 80051c2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 80051c4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80051c6:	2406      	movs	r4, #6
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80051c8:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80051ca:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80051cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051d0:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80051d2:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80051d4:	f7ff fd44 	bl	8004c60 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SWITCH, SDIO_CMDTIMEOUT);
 80051d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80051dc:	4621      	mov	r1, r4
 80051de:	4628      	mov	r0, r5
 80051e0:	f7ff fd5c 	bl	8004c9c <SDMMC_GetCmdResp1>
}
 80051e4:	b007      	add	sp, #28
 80051e6:	bd30      	pop	{r4, r5, pc}

080051e8 <SDMMC_CmdBusWidth>:
 80051e8:	f7ff bfe6 	b.w	80051b8 <SDMMC_CmdSwitch>

080051ec <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80051ec:	4b03      	ldr	r3, [pc, #12]	; (80051fc <disk_status+0x10>)
 80051ee:	181a      	adds	r2, r3, r0
 80051f0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80051f4:	7a10      	ldrb	r0, [r2, #8]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	4718      	bx	r3
 80051fc:	20000428 	.word	0x20000428

08005200 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8005200:	4b06      	ldr	r3, [pc, #24]	; (800521c <disk_initialize+0x1c>)
 8005202:	5c1a      	ldrb	r2, [r3, r0]
 8005204:	b942      	cbnz	r2, 8005218 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8005206:	2201      	movs	r2, #1
 8005208:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800520a:	181a      	adds	r2, r3, r0
 800520c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8005210:	7a10      	ldrb	r0, [r2, #8]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4718      	bx	r3
  }
  return stat;
}
 8005218:	2000      	movs	r0, #0
 800521a:	4770      	bx	lr
 800521c:	20000428 	.word	0x20000428

08005220 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005220:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005222:	4c05      	ldr	r4, [pc, #20]	; (8005238 <disk_read+0x18>)
 8005224:	1825      	adds	r5, r4, r0
 8005226:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800522a:	6860      	ldr	r0, [r4, #4]
 800522c:	6884      	ldr	r4, [r0, #8]
 800522e:	7a28      	ldrb	r0, [r5, #8]
 8005230:	46a4      	mov	ip, r4
  return res;
}
 8005232:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005234:	4760      	bx	ip
 8005236:	bf00      	nop
 8005238:	20000428 	.word	0x20000428

0800523c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800523c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800523e:	4c05      	ldr	r4, [pc, #20]	; (8005254 <disk_write+0x18>)
 8005240:	1825      	adds	r5, r4, r0
 8005242:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8005246:	6860      	ldr	r0, [r4, #4]
 8005248:	68c4      	ldr	r4, [r0, #12]
 800524a:	7a28      	ldrb	r0, [r5, #8]
 800524c:	46a4      	mov	ip, r4
  return res;
}
 800524e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005250:	4760      	bx	ip
 8005252:	bf00      	nop
 8005254:	20000428 	.word	0x20000428

08005258 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8005258:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 800525a:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 800525c:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 800525e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8005262:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8005266:	4770      	bx	lr

08005268 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8005268:	0a0b      	lsrs	r3, r1, #8
 800526a:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800526c:	7043      	strb	r3, [r0, #1]
 800526e:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8005270:	0e09      	lsrs	r1, r1, #24
 8005272:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8005274:	70c1      	strb	r1, [r0, #3]
 8005276:	4770      	bx	lr

08005278 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005278:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 800527a:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 800527e:	4290      	cmp	r0, r2
 8005280:	d1fb      	bne.n	800527a <mem_set+0x2>
}
 8005282:	4770      	bx	lr

08005284 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005284:	4b15      	ldr	r3, [pc, #84]	; (80052dc <chk_lock+0x58>)
 8005286:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005288:	2500      	movs	r5, #0
 800528a:	462a      	mov	r2, r5
 800528c:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 800528e:	681e      	ldr	r6, [r3, #0]
 8005290:	b1a6      	cbz	r6, 80052bc <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005292:	6807      	ldr	r7, [r0, #0]
 8005294:	42be      	cmp	r6, r7
 8005296:	d112      	bne.n	80052be <chk_lock+0x3a>
 8005298:	685f      	ldr	r7, [r3, #4]
 800529a:	6886      	ldr	r6, [r0, #8]
 800529c:	42b7      	cmp	r7, r6
 800529e:	d10e      	bne.n	80052be <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 80052a0:	689f      	ldr	r7, [r3, #8]
 80052a2:	6946      	ldr	r6, [r0, #20]
 80052a4:	42b7      	cmp	r7, r6
 80052a6:	d10a      	bne.n	80052be <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80052a8:	b9b1      	cbnz	r1, 80052d8 <chk_lock+0x54>
 80052aa:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 80052ae:	8993      	ldrh	r3, [r2, #12]
 80052b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052b4:	bf14      	ite	ne
 80052b6:	2000      	movne	r0, #0
 80052b8:	2010      	moveq	r0, #16
 80052ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 80052bc:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80052be:	3201      	adds	r2, #1
 80052c0:	2a02      	cmp	r2, #2
 80052c2:	f103 0310 	add.w	r3, r3, #16
 80052c6:	d1e2      	bne.n	800528e <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80052c8:	b10d      	cbz	r5, 80052ce <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80052ca:	2000      	movs	r0, #0
 80052cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80052ce:	2902      	cmp	r1, #2
 80052d0:	bf0c      	ite	eq
 80052d2:	2000      	moveq	r0, #0
 80052d4:	2012      	movne	r0, #18
 80052d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80052d8:	2010      	movs	r0, #16
 80052da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052dc:	20000204 	.word	0x20000204

080052e0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80052e0:	4a1c      	ldr	r2, [pc, #112]	; (8005354 <inc_lock+0x74>)
 80052e2:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 80052e4:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80052e6:	2300      	movs	r3, #0
 80052e8:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 80052ea:	6814      	ldr	r4, [r2, #0]
 80052ec:	42ac      	cmp	r4, r5
 80052ee:	d107      	bne.n	8005300 <inc_lock+0x20>
 80052f0:	6857      	ldr	r7, [r2, #4]
 80052f2:	6884      	ldr	r4, [r0, #8]
 80052f4:	42a7      	cmp	r7, r4
 80052f6:	d103      	bne.n	8005300 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 80052f8:	6897      	ldr	r7, [r2, #8]
 80052fa:	6944      	ldr	r4, [r0, #20]
 80052fc:	42a7      	cmp	r7, r4
 80052fe:	d01d      	beq.n	800533c <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005300:	3301      	adds	r3, #1
 8005302:	2b02      	cmp	r3, #2
 8005304:	f102 0210 	add.w	r2, r2, #16
 8005308:	d1ef      	bne.n	80052ea <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800530a:	6833      	ldr	r3, [r6, #0]
 800530c:	b113      	cbz	r3, 8005314 <inc_lock+0x34>
 800530e:	6933      	ldr	r3, [r6, #16]
 8005310:	b9eb      	cbnz	r3, 800534e <inc_lock+0x6e>
 8005312:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 8005314:	011c      	lsls	r4, r3, #4
 8005316:	1932      	adds	r2, r6, r4
 8005318:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 800531a:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 800531c:	6940      	ldr	r0, [r0, #20]
 800531e:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 8005320:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 8005322:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 8005324:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005326:	b979      	cbnz	r1, 8005348 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005328:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 800532c:	8992      	ldrh	r2, [r2, #12]
 800532e:	3201      	adds	r2, #1
 8005330:	b292      	uxth	r2, r2
 8005332:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 8005336:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005338:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 800533a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800533c:	2900      	cmp	r1, #0
 800533e:	d0f3      	beq.n	8005328 <inc_lock+0x48>
 8005340:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8005344:	8992      	ldrh	r2, [r2, #12]
 8005346:	b912      	cbnz	r2, 800534e <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005348:	f44f 7280 	mov.w	r2, #256	; 0x100
 800534c:	e7f1      	b.n	8005332 <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800534e:	2000      	movs	r0, #0
 8005350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005352:	bf00      	nop
 8005354:	20000204 	.word	0x20000204

08005358 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005358:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 800535a:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800535c:	3b02      	subs	r3, #2
 800535e:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8005360:	bf3d      	ittte	cc
 8005362:	8943      	ldrhcc	r3, [r0, #10]
 8005364:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8005366:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800536a:	2000      	movcs	r0, #0
}
 800536c:	4770      	bx	lr

0800536e <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800536e:	4602      	mov	r2, r0
 8005370:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
 8005374:	2000      	movs	r0, #0
	UINT n = 11;

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8005376:	01c3      	lsls	r3, r0, #7
 8005378:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
 800537c:	f812 0b01 	ldrb.w	r0, [r2], #1
 8005380:	fa50 f383 	uxtab	r3, r0, r3
	} while (--n);
 8005384:	428a      	cmp	r2, r1
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8005386:	b2d8      	uxtb	r0, r3
	} while (--n);
 8005388:	d1f5      	bne.n	8005376 <sum_sfn+0x8>
	return sum;
}
 800538a:	4770      	bx	lr

0800538c <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800538c:	6802      	ldr	r2, [r0, #0]
{
 800538e:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8005390:	b152      	cbz	r2, 80053a8 <get_ldnumber+0x1c>
 8005392:	4611      	mov	r1, r2
 8005394:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005396:	f811 4b01 	ldrb.w	r4, [r1], #1
 800539a:	2c1f      	cmp	r4, #31
 800539c:	d90c      	bls.n	80053b8 <get_ldnumber+0x2c>
 800539e:	2c3a      	cmp	r4, #58	; 0x3a
 80053a0:	d1f8      	bne.n	8005394 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 80053a2:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80053a4:	428b      	cmp	r3, r1
 80053a6:	d002      	beq.n	80053ae <get_ldnumber+0x22>
	int vol = -1;
 80053a8:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 80053ac:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80053ae:	7812      	ldrb	r2, [r2, #0]
 80053b0:	2a30      	cmp	r2, #48	; 0x30
 80053b2:	d1f9      	bne.n	80053a8 <get_ldnumber+0x1c>
					*path = ++tt;
 80053b4:	3301      	adds	r3, #1
 80053b6:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 80053b8:	2000      	movs	r0, #0
 80053ba:	bd10      	pop	{r4, pc}

080053bc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80053bc:	b538      	push	{r3, r4, r5, lr}
 80053be:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80053c0:	4604      	mov	r4, r0
 80053c2:	b918      	cbnz	r0, 80053cc <validate+0x10>
		*fs = 0;
 80053c4:	2300      	movs	r3, #0
 80053c6:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 80053c8:	2009      	movs	r0, #9
 80053ca:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80053cc:	6803      	ldr	r3, [r0, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0f8      	beq.n	80053c4 <validate+0x8>
 80053d2:	781a      	ldrb	r2, [r3, #0]
 80053d4:	2a00      	cmp	r2, #0
 80053d6:	d0f5      	beq.n	80053c4 <validate+0x8>
 80053d8:	88d9      	ldrh	r1, [r3, #6]
 80053da:	8882      	ldrh	r2, [r0, #4]
 80053dc:	4291      	cmp	r1, r2
 80053de:	d1f1      	bne.n	80053c4 <validate+0x8>
 80053e0:	7858      	ldrb	r0, [r3, #1]
 80053e2:	f7ff ff03 	bl	80051ec <disk_status>
 80053e6:	f010 0001 	ands.w	r0, r0, #1
 80053ea:	d1eb      	bne.n	80053c4 <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 80053f0:	bd38      	pop	{r3, r4, r5, pc}

080053f2 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80053f2:	3801      	subs	r0, #1
 80053f4:	440a      	add	r2, r1
			*d++ = *s++;
 80053f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053fa:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 80053fe:	4291      	cmp	r1, r2
 8005400:	d1f9      	bne.n	80053f6 <mem_cpy.part.0+0x4>
}
 8005402:	4770      	bx	lr

08005404 <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 8005404:	7eca      	ldrb	r2, [r1, #27]
 8005406:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 8005408:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 800540a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 800540e:	bf01      	itttt	eq
 8005410:	7d48      	ldrbeq	r0, [r1, #21]
 8005412:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8005414:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8005418:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 800541c:	4618      	mov	r0, r3
 800541e:	4770      	bx	lr

08005420 <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 8005420:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8005424:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8005426:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8005428:	7803      	ldrb	r3, [r0, #0]
 800542a:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800542c:	bf01      	itttt	eq
 800542e:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8005430:	750a      	strbeq	r2, [r1, #20]
 8005432:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8005434:	754a      	strbeq	r2, [r1, #21]
 8005436:	4770      	bx	lr

08005438 <sync_window.part.3>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8005438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 800543a:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800543c:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8005440:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005442:	2301      	movs	r3, #1
 8005444:	462a      	mov	r2, r5
 8005446:	4639      	mov	r1, r7
 8005448:	7840      	ldrb	r0, [r0, #1]
 800544a:	f7ff fef7 	bl	800523c <disk_write>
 800544e:	b9a0      	cbnz	r0, 800547a <sync_window.part.3+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005450:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005452:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 8005454:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005456:	1aeb      	subs	r3, r5, r3
 8005458:	4293      	cmp	r3, r2
 800545a:	d301      	bcc.n	8005460 <sync_window.part.3+0x28>
	FRESULT res = FR_OK;
 800545c:	2000      	movs	r0, #0
 800545e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005460:	78a6      	ldrb	r6, [r4, #2]
 8005462:	2e01      	cmp	r6, #1
 8005464:	d9fa      	bls.n	800545c <sync_window.part.3+0x24>
					wsect += fs->fsize;
 8005466:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005468:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 800546a:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800546c:	462a      	mov	r2, r5
 800546e:	2301      	movs	r3, #1
 8005470:	4639      	mov	r1, r7
 8005472:	f7ff fee3 	bl	800523c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005476:	3e01      	subs	r6, #1
 8005478:	e7f3      	b.n	8005462 <sync_window.part.3+0x2a>
			res = FR_DISK_ERR;
 800547a:	2001      	movs	r0, #1
}
 800547c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800547e <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800547e:	78c3      	ldrb	r3, [r0, #3]
 8005480:	b10b      	cbz	r3, 8005486 <sync_window+0x8>
 8005482:	f7ff bfd9 	b.w	8005438 <sync_window.part.3>
}
 8005486:	4618      	mov	r0, r3
 8005488:	4770      	bx	lr

0800548a <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 800548a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800548c:	428b      	cmp	r3, r1
{
 800548e:	b570      	push	{r4, r5, r6, lr}
 8005490:	4606      	mov	r6, r0
 8005492:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8005494:	d012      	beq.n	80054bc <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8005496:	f7ff fff2 	bl	800547e <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 800549a:	4604      	mov	r4, r0
 800549c:	b960      	cbnz	r0, 80054b8 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800549e:	462a      	mov	r2, r5
 80054a0:	2301      	movs	r3, #1
 80054a2:	f106 0134 	add.w	r1, r6, #52	; 0x34
 80054a6:	7870      	ldrb	r0, [r6, #1]
 80054a8:	f7ff feba 	bl	8005220 <disk_read>
 80054ac:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 80054ae:	bf1c      	itt	ne
 80054b0:	f04f 35ff 	movne.w	r5, #4294967295
 80054b4:	2401      	movne	r4, #1
			fs->winsect = sector;
 80054b6:	6335      	str	r5, [r6, #48]	; 0x30
}
 80054b8:	4620      	mov	r0, r4
 80054ba:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 80054bc:	2400      	movs	r4, #0
 80054be:	e7fb      	b.n	80054b8 <move_window+0x2e>

080054c0 <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80054c0:	2300      	movs	r3, #0
{
 80054c2:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80054c4:	70c3      	strb	r3, [r0, #3]
 80054c6:	f04f 33ff 	mov.w	r3, #4294967295
 80054ca:	6303      	str	r3, [r0, #48]	; 0x30
{
 80054cc:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80054ce:	f7ff ffdc 	bl	800548a <move_window>
 80054d2:	bb30      	cbnz	r0, 8005522 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 80054d4:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 80054d8:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 80054dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80054e0:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d11e      	bne.n	8005526 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80054e8:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80054ec:	2be9      	cmp	r3, #233	; 0xe9
 80054ee:	d005      	beq.n	80054fc <check_fs+0x3c>
 80054f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054f2:	4a10      	ldr	r2, [pc, #64]	; (8005534 <check_fs+0x74>)
 80054f4:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d116      	bne.n	800552a <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80054fc:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8005500:	f7ff feaa 	bl	8005258 <ld_dword>
 8005504:	4b0c      	ldr	r3, [pc, #48]	; (8005538 <check_fs+0x78>)
 8005506:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800550a:	4298      	cmp	r0, r3
 800550c:	d00f      	beq.n	800552e <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800550e:	f104 0086 	add.w	r0, r4, #134	; 0x86
 8005512:	f7ff fea1 	bl	8005258 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8005516:	4b09      	ldr	r3, [pc, #36]	; (800553c <check_fs+0x7c>)
 8005518:	4298      	cmp	r0, r3
 800551a:	bf14      	ite	ne
 800551c:	2002      	movne	r0, #2
 800551e:	2000      	moveq	r0, #0
 8005520:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005522:	2004      	movs	r0, #4
 8005524:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005526:	2003      	movs	r0, #3
 8005528:	bd10      	pop	{r4, pc}
	return 2;
 800552a:	2002      	movs	r0, #2
 800552c:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800552e:	2000      	movs	r0, #0
}
 8005530:	bd10      	pop	{r4, pc}
 8005532:	bf00      	nop
 8005534:	009000eb 	.word	0x009000eb
 8005538:	00544146 	.word	0x00544146
 800553c:	33544146 	.word	0x33544146

08005540 <find_volume>:
{
 8005540:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*rfs = 0;
 8005544:	2300      	movs	r3, #0
{
 8005546:	b085      	sub	sp, #20
	*rfs = 0;
 8005548:	600b      	str	r3, [r1, #0]
{
 800554a:	460f      	mov	r7, r1
 800554c:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 800554e:	f7ff ff1d 	bl	800538c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005552:	1e06      	subs	r6, r0, #0
 8005554:	f2c0 8142 	blt.w	80057dc <find_volume+0x29c>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005558:	4ba4      	ldr	r3, [pc, #656]	; (80057ec <find_volume+0x2ac>)
 800555a:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800555e:	2c00      	cmp	r4, #0
 8005560:	f000 813e 	beq.w	80057e0 <find_volume+0x2a0>
	*rfs = fs;							/* Return pointer to the file system object */
 8005564:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005566:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005568:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 800556c:	b173      	cbz	r3, 800558c <find_volume+0x4c>
		stat = disk_status(fs->drv);
 800556e:	7860      	ldrb	r0, [r4, #1]
 8005570:	f7ff fe3c 	bl	80051ec <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005574:	07c1      	lsls	r1, r0, #31
 8005576:	d409      	bmi.n	800558c <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005578:	2d00      	cmp	r5, #0
 800557a:	f000 8133 	beq.w	80057e4 <find_volume+0x2a4>
 800557e:	f010 0004 	ands.w	r0, r0, #4
 8005582:	d000      	beq.n	8005586 <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8005584:	200a      	movs	r0, #10
}
 8005586:	b005      	add	sp, #20
 8005588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 800558c:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800558e:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8005590:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005592:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005594:	f7ff fe34 	bl	8005200 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005598:	07c2      	lsls	r2, r0, #31
 800559a:	f100 8125 	bmi.w	80057e8 <find_volume+0x2a8>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800559e:	b10d      	cbz	r5, 80055a4 <find_volume+0x64>
 80055a0:	0743      	lsls	r3, r0, #29
 80055a2:	d4ef      	bmi.n	8005584 <find_volume+0x44>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80055a4:	2100      	movs	r1, #0
 80055a6:	4620      	mov	r0, r4
 80055a8:	f7ff ff8a 	bl	80054c0 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80055ac:	2802      	cmp	r0, #2
 80055ae:	f040 80f9 	bne.w	80057a4 <find_volume+0x264>
 80055b2:	f504 75fd 	add.w	r5, r4, #506	; 0x1fa
 80055b6:	2100      	movs	r1, #0
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80055b8:	f815 0c04 	ldrb.w	r0, [r5, #-4]
 80055bc:	b110      	cbz	r0, 80055c4 <find_volume+0x84>
 80055be:	4628      	mov	r0, r5
 80055c0:	f7ff fe4a 	bl	8005258 <ld_dword>
 80055c4:	f84d 0021 	str.w	r0, [sp, r1, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80055c8:	3101      	adds	r1, #1
 80055ca:	2904      	cmp	r1, #4
 80055cc:	f105 0510 	add.w	r5, r5, #16
 80055d0:	d1f2      	bne.n	80055b8 <find_volume+0x78>
 80055d2:	2500      	movs	r5, #0
			bsect = br[i];
 80055d4:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80055d8:	2e00      	cmp	r6, #0
 80055da:	f000 80da 	beq.w	8005792 <find_volume+0x252>
 80055de:	4631      	mov	r1, r6
 80055e0:	4620      	mov	r0, r4
 80055e2:	f7ff ff6d 	bl	80054c0 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80055e6:	2801      	cmp	r0, #1
 80055e8:	f200 80d4 	bhi.w	8005794 <find_volume+0x254>
	rv = rv << 8 | ptr[0];
 80055ec:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80055f0:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 80055f4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80055f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055fc:	f040 80d6 	bne.w	80057ac <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 8005600:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8005604:	f894 504a 	ldrb.w	r5, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005608:	ea55 2503 	orrs.w	r5, r5, r3, lsl #8
 800560c:	d104      	bne.n	8005618 <find_volume+0xd8>
 800560e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005612:	f7ff fe21 	bl	8005258 <ld_dword>
 8005616:	4605      	mov	r5, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005618:	f894 9044 	ldrb.w	r9, [r4, #68]	; 0x44
		fs->fsize = fasize;
 800561c:	61e5      	str	r5, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800561e:	f109 33ff 	add.w	r3, r9, #4294967295
 8005622:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005624:	f884 9002 	strb.w	r9, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005628:	f200 80c0 	bhi.w	80057ac <find_volume+0x26c>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800562c:	f894 7041 	ldrb.w	r7, [r4, #65]	; 0x41
 8005630:	b2bb      	uxth	r3, r7
 8005632:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005634:	2b00      	cmp	r3, #0
 8005636:	f000 80b9 	beq.w	80057ac <find_volume+0x26c>
 800563a:	1e7b      	subs	r3, r7, #1
 800563c:	423b      	tst	r3, r7
 800563e:	f040 80b5 	bne.w	80057ac <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 8005642:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005646:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 800564a:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800564e:	f018 0f0f 	tst.w	r8, #15
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005652:	f8a4 8008 	strh.w	r8, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005656:	f040 80a9 	bne.w	80057ac <find_volume+0x26c>
	rv = rv << 8 | ptr[0];
 800565a:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 800565e:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005662:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 8005666:	d103      	bne.n	8005670 <find_volume+0x130>
 8005668:	f104 0054 	add.w	r0, r4, #84	; 0x54
 800566c:	f7ff fdf4 	bl	8005258 <ld_dword>
	rv = rv << 8 | ptr[0];
 8005670:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005674:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005678:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 800567c:	f000 8096 	beq.w	80057ac <find_volume+0x26c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005680:	fb05 f309 	mul.w	r3, r5, r9
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005684:	eb02 1e18 	add.w	lr, r2, r8, lsr #4
 8005688:	449e      	add	lr, r3
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800568a:	4570      	cmp	r0, lr
 800568c:	f0c0 808e 	bcc.w	80057ac <find_volume+0x26c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005690:	eba0 010e 	sub.w	r1, r0, lr
 8005694:	fbb1 f1f7 	udiv	r1, r1, r7
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005698:	2900      	cmp	r1, #0
 800569a:	f000 8087 	beq.w	80057ac <find_volume+0x26c>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800569e:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 80056a2:	4281      	cmp	r1, r0
 80056a4:	f200 8086 	bhi.w	80057b4 <find_volume+0x274>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80056a8:	f640 77f5 	movw	r7, #4085	; 0xff5
 80056ac:	42b9      	cmp	r1, r7
 80056ae:	bf8c      	ite	hi
 80056b0:	2702      	movhi	r7, #2
 80056b2:	2701      	movls	r7, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80056b4:	3102      	adds	r1, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80056b6:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 80056b8:	eb06 000e 	add.w	r0, r6, lr
		if (fmt == FS_FAT32) {
 80056bc:	2f03      	cmp	r7, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80056be:	61a1      	str	r1, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80056c0:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80056c2:	6262      	str	r2, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80056c4:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80056c6:	d177      	bne.n	80057b8 <find_volume+0x278>
	rv = rv << 8 | ptr[0];
 80056c8:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 80056cc:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80056d0:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 80056d4:	d16a      	bne.n	80057ac <find_volume+0x26c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80056d6:	f1b8 0f00 	cmp.w	r8, #0
 80056da:	d167      	bne.n	80057ac <find_volume+0x26c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80056dc:	f104 0060 	add.w	r0, r4, #96	; 0x60
 80056e0:	f7ff fdba 	bl	8005258 <ld_dword>
 80056e4:	62a0      	str	r0, [r4, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80056e6:	0089      	lsls	r1, r1, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80056e8:	f201 11ff 	addw	r1, r1, #511	; 0x1ff
 80056ec:	ebb5 2f51 	cmp.w	r5, r1, lsr #9
 80056f0:	d35c      	bcc.n	80057ac <find_volume+0x26c>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80056f2:	f04f 33ff 	mov.w	r3, #4294967295
 80056f6:	6163      	str	r3, [r4, #20]
 80056f8:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80056fa:	2f03      	cmp	r7, #3
		fs->fsi_flag = 0x80;
 80056fc:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005700:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8005702:	d12f      	bne.n	8005764 <find_volume+0x224>
	rv = rv << 8 | ptr[0];
 8005704:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 8005708:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 800570c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8005710:	2b01      	cmp	r3, #1
 8005712:	d127      	bne.n	8005764 <find_volume+0x224>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005714:	1c71      	adds	r1, r6, #1
 8005716:	4620      	mov	r0, r4
 8005718:	f7ff feb7 	bl	800548a <move_window>
 800571c:	bb10      	cbnz	r0, 8005764 <find_volume+0x224>
	rv = rv << 8 | ptr[0];
 800571e:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8005722:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 8005726:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8005728:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800572c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8005730:	4293      	cmp	r3, r2
 8005732:	d117      	bne.n	8005764 <find_volume+0x224>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005734:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8005738:	f7ff fd8e 	bl	8005258 <ld_dword>
 800573c:	4b2c      	ldr	r3, [pc, #176]	; (80057f0 <find_volume+0x2b0>)
 800573e:	4298      	cmp	r0, r3
 8005740:	d110      	bne.n	8005764 <find_volume+0x224>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005742:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8005746:	f7ff fd87 	bl	8005258 <ld_dword>
 800574a:	4b2a      	ldr	r3, [pc, #168]	; (80057f4 <find_volume+0x2b4>)
 800574c:	4298      	cmp	r0, r3
 800574e:	d109      	bne.n	8005764 <find_volume+0x224>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005750:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8005754:	f7ff fd80 	bl	8005258 <ld_dword>
 8005758:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800575a:	f504 7008 	add.w	r0, r4, #544	; 0x220
 800575e:	f7ff fd7b 	bl	8005258 <ld_dword>
 8005762:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8005764:	4a24      	ldr	r2, [pc, #144]	; (80057f8 <find_volume+0x2b8>)
	fs->fs_type = fmt;		/* FAT sub-type */
 8005766:	7027      	strb	r7, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005768:	8813      	ldrh	r3, [r2, #0]
 800576a:	3301      	adds	r3, #1
 800576c:	b29b      	uxth	r3, r3
 800576e:	8013      	strh	r3, [r2, #0]
 8005770:	80e3      	strh	r3, [r4, #6]
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8005772:	4b22      	ldr	r3, [pc, #136]	; (80057fc <find_volume+0x2bc>)
 8005774:	60e3      	str	r3, [r4, #12]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005776:	4b22      	ldr	r3, [pc, #136]	; (8005800 <find_volume+0x2c0>)
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	4294      	cmp	r4, r2
 800577c:	bf04      	itt	eq
 800577e:	2200      	moveq	r2, #0
 8005780:	601a      	streq	r2, [r3, #0]
 8005782:	691a      	ldr	r2, [r3, #16]
 8005784:	4294      	cmp	r4, r2
 8005786:	f04f 0000 	mov.w	r0, #0
 800578a:	f47f aefc 	bne.w	8005586 <find_volume+0x46>
 800578e:	6118      	str	r0, [r3, #16]
 8005790:	e6f9      	b.n	8005586 <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005792:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005794:	3501      	adds	r5, #1
 8005796:	2d04      	cmp	r5, #4
 8005798:	f47f af1c 	bne.w	80055d4 <find_volume+0x94>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800579c:	2804      	cmp	r0, #4
 800579e:	d105      	bne.n	80057ac <find_volume+0x26c>
 80057a0:	2001      	movs	r0, #1
 80057a2:	e6f0      	b.n	8005586 <find_volume+0x46>
 80057a4:	2804      	cmp	r0, #4
 80057a6:	d0fb      	beq.n	80057a0 <find_volume+0x260>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80057a8:	2801      	cmp	r0, #1
 80057aa:	d901      	bls.n	80057b0 <find_volume+0x270>
 80057ac:	200d      	movs	r0, #13
 80057ae:	e6ea      	b.n	8005586 <find_volume+0x46>
	bsect = 0;
 80057b0:	2600      	movs	r6, #0
 80057b2:	e71b      	b.n	80055ec <find_volume+0xac>
		fmt = FS_FAT32;
 80057b4:	2703      	movs	r7, #3
 80057b6:	e77d      	b.n	80056b4 <find_volume+0x174>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80057b8:	f1b8 0f00 	cmp.w	r8, #0
 80057bc:	d0f6      	beq.n	80057ac <find_volume+0x26c>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80057be:	2f02      	cmp	r7, #2
 80057c0:	ea4f 0041 	mov.w	r0, r1, lsl #1
 80057c4:	bf18      	it	ne
 80057c6:	1840      	addne	r0, r0, r1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80057c8:	4413      	add	r3, r2
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80057ca:	bf18      	it	ne
 80057cc:	f001 0101 	andne.w	r1, r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80057d0:	62a3      	str	r3, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80057d2:	bf0c      	ite	eq
 80057d4:	4601      	moveq	r1, r0
 80057d6:	eb01 0150 	addne.w	r1, r1, r0, lsr #1
 80057da:	e785      	b.n	80056e8 <find_volume+0x1a8>
	if (vol < 0) return FR_INVALID_DRIVE;
 80057dc:	200b      	movs	r0, #11
 80057de:	e6d2      	b.n	8005586 <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80057e0:	200c      	movs	r0, #12
 80057e2:	e6d0      	b.n	8005586 <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 80057e4:	4628      	mov	r0, r5
 80057e6:	e6ce      	b.n	8005586 <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80057e8:	2003      	movs	r0, #3
 80057ea:	e6cc      	b.n	8005586 <find_volume+0x46>
 80057ec:	20000200 	.word	0x20000200
 80057f0:	41615252 	.word	0x41615252
 80057f4:	61417272 	.word	0x61417272
 80057f8:	20000224 	.word	0x20000224
 80057fc:	20000226 	.word	0x20000226
 8005800:	20000204 	.word	0x20000204

08005804 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005804:	2901      	cmp	r1, #1
{
 8005806:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800580a:	4605      	mov	r5, r0
 800580c:	460c      	mov	r4, r1
 800580e:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005810:	d972      	bls.n	80058f8 <put_fat+0xf4>
 8005812:	6983      	ldr	r3, [r0, #24]
 8005814:	4299      	cmp	r1, r3
 8005816:	d26f      	bcs.n	80058f8 <put_fat+0xf4>
		switch (fs->fs_type) {
 8005818:	7803      	ldrb	r3, [r0, #0]
 800581a:	2b02      	cmp	r3, #2
 800581c:	d03f      	beq.n	800589e <put_fat+0x9a>
 800581e:	2b03      	cmp	r3, #3
 8005820:	d050      	beq.n	80058c4 <put_fat+0xc0>
 8005822:	2b01      	cmp	r3, #1
 8005824:	d168      	bne.n	80058f8 <put_fat+0xf4>
			bc = (UINT)clst; bc += bc / 2;
 8005826:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800582a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800582c:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8005830:	f7ff fe2b 	bl	800548a <move_window>
 8005834:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 8005836:	bb38      	cbnz	r0, 8005888 <put_fat+0x84>
			p = fs->win + bc++ % SS(fs);
 8005838:	f105 0934 	add.w	r9, r5, #52	; 0x34
 800583c:	f108 0a01 	add.w	sl, r8, #1
 8005840:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005844:	f014 0401 	ands.w	r4, r4, #1
 8005848:	bf1f      	itttt	ne
 800584a:	f819 3008 	ldrbne.w	r3, [r9, r8]
 800584e:	f003 020f 	andne.w	r2, r3, #15
 8005852:	013b      	lslne	r3, r7, #4
 8005854:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8005858:	bf14      	ite	ne
 800585a:	4313      	orrne	r3, r2
 800585c:	b2fb      	uxtbeq	r3, r7
 800585e:	f809 3008 	strb.w	r3, [r9, r8]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005862:	6a69      	ldr	r1, [r5, #36]	; 0x24
			fs->wflag = 1;
 8005864:	2301      	movs	r3, #1
 8005866:	70eb      	strb	r3, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005868:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 800586c:	4628      	mov	r0, r5
 800586e:	f7ff fe0c 	bl	800548a <move_window>
			if (res != FR_OK) break;
 8005872:	4606      	mov	r6, r0
 8005874:	b940      	cbnz	r0, 8005888 <put_fat+0x84>
			p = fs->win + bc % SS(fs);
 8005876:	f3ca 0a08 	ubfx	sl, sl, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800587a:	b144      	cbz	r4, 800588e <put_fat+0x8a>
 800587c:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8005880:	f809 700a 	strb.w	r7, [r9, sl]
			fs->wflag = 1;
 8005884:	2301      	movs	r3, #1
 8005886:	70eb      	strb	r3, [r5, #3]
}
 8005888:	4630      	mov	r0, r6
 800588a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800588e:	f819 300a 	ldrb.w	r3, [r9, sl]
 8005892:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8005896:	f023 030f 	bic.w	r3, r3, #15
 800589a:	431f      	orrs	r7, r3
 800589c:	e7f0      	b.n	8005880 <put_fat+0x7c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800589e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80058a0:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80058a4:	f7ff fdf1 	bl	800548a <move_window>
			if (res != FR_OK) break;
 80058a8:	4606      	mov	r6, r0
 80058aa:	2800      	cmp	r0, #0
 80058ac:	d1ec      	bne.n	8005888 <put_fat+0x84>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80058ae:	0064      	lsls	r4, r4, #1
 80058b0:	f105 0334 	add.w	r3, r5, #52	; 0x34
 80058b4:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 80058b8:	191a      	adds	r2, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 80058ba:	551f      	strb	r7, [r3, r4]
 80058bc:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 80058c0:	7057      	strb	r7, [r2, #1]
 80058c2:	e7df      	b.n	8005884 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80058c4:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80058c6:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 80058ca:	f7ff fdde 	bl	800548a <move_window>
			if (res != FR_OK) break;
 80058ce:	4606      	mov	r6, r0
 80058d0:	2800      	cmp	r0, #0
 80058d2:	d1d9      	bne.n	8005888 <put_fat+0x84>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80058d4:	00a4      	lsls	r4, r4, #2
 80058d6:	f105 0334 	add.w	r3, r5, #52	; 0x34
 80058da:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 80058de:	441c      	add	r4, r3
 80058e0:	4620      	mov	r0, r4
 80058e2:	f7ff fcb9 	bl	8005258 <ld_dword>
 80058e6:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 80058ea:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80058ee:	4339      	orrs	r1, r7
 80058f0:	4620      	mov	r0, r4
 80058f2:	f7ff fcb9 	bl	8005268 <st_dword>
 80058f6:	e7c5      	b.n	8005884 <put_fat+0x80>
	FRESULT res = FR_INT_ERR;
 80058f8:	2602      	movs	r6, #2
 80058fa:	e7c5      	b.n	8005888 <put_fat+0x84>

080058fc <get_fat.isra.7>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80058fc:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 80058fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005900:	4605      	mov	r5, r0
 8005902:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005904:	d952      	bls.n	80059ac <get_fat.isra.7+0xb0>
 8005906:	6983      	ldr	r3, [r0, #24]
 8005908:	4299      	cmp	r1, r3
 800590a:	d24f      	bcs.n	80059ac <get_fat.isra.7+0xb0>
		switch (fs->fs_type) {
 800590c:	7803      	ldrb	r3, [r0, #0]
 800590e:	2b02      	cmp	r3, #2
 8005910:	d029      	beq.n	8005966 <get_fat.isra.7+0x6a>
 8005912:	2b03      	cmp	r3, #3
 8005914:	d038      	beq.n	8005988 <get_fat.isra.7+0x8c>
 8005916:	2b01      	cmp	r3, #1
 8005918:	d148      	bne.n	80059ac <get_fat.isra.7+0xb0>
			bc = (UINT)clst; bc += bc / 2;
 800591a:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800591e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8005920:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 8005924:	f7ff fdb1 	bl	800548a <move_window>
 8005928:	b110      	cbz	r0, 8005930 <get_fat.isra.7+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800592a:	f04f 30ff 	mov.w	r0, #4294967295
 800592e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8005930:	1c77      	adds	r7, r6, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005932:	6a69      	ldr	r1, [r5, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 8005934:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8005938:	442e      	add	r6, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800593a:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800593e:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 8005940:	f896 6034 	ldrb.w	r6, [r6, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005944:	f7ff fda1 	bl	800548a <move_window>
 8005948:	2800      	cmp	r0, #0
 800594a:	d1ee      	bne.n	800592a <get_fat.isra.7+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 800594c:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8005950:	443d      	add	r5, r7
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005952:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8005954:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 8005958:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800595c:	bf4c      	ite	mi
 800595e:	0900      	lsrmi	r0, r0, #4
 8005960:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8005964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005966:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8005968:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800596c:	f7ff fd8d 	bl	800548a <move_window>
 8005970:	2800      	cmp	r0, #0
 8005972:	d1da      	bne.n	800592a <get_fat.isra.7+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005974:	0064      	lsls	r4, r4, #1
 8005976:	3534      	adds	r5, #52	; 0x34
 8005978:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 800597c:	192b      	adds	r3, r5, r4
	rv = rv << 8 | ptr[0];
 800597e:	5d28      	ldrb	r0, [r5, r4]
 8005980:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005982:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8005986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005988:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800598a:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800598e:	f7ff fd7c 	bl	800548a <move_window>
 8005992:	2800      	cmp	r0, #0
 8005994:	d1c9      	bne.n	800592a <get_fat.isra.7+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005996:	00a4      	lsls	r4, r4, #2
 8005998:	f105 0034 	add.w	r0, r5, #52	; 0x34
 800599c:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 80059a0:	4420      	add	r0, r4
 80059a2:	f7ff fc59 	bl	8005258 <ld_dword>
 80059a6:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 80059aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 80059ac:	2001      	movs	r0, #1
}
 80059ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080059b0 <dir_sdi>:
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80059b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
{
 80059b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b6:	4606      	mov	r6, r0
 80059b8:	460d      	mov	r5, r1
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80059ba:	d301      	bcc.n	80059c0 <dir_sdi+0x10>
		return FR_INT_ERR;
 80059bc:	2002      	movs	r0, #2
 80059be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80059c0:	06ca      	lsls	r2, r1, #27
 80059c2:	d1fb      	bne.n	80059bc <dir_sdi+0xc>
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80059c4:	6882      	ldr	r2, [r0, #8]
	FATFS *fs = dp->obj.fs;
 80059c6:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80059c8:	6171      	str	r1, [r6, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80059ca:	b9c2      	cbnz	r2, 80059fe <dir_sdi+0x4e>
 80059cc:	7823      	ldrb	r3, [r4, #0]
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d901      	bls.n	80059d6 <dir_sdi+0x26>
		clst = fs->dirbase;
 80059d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80059d4:	b9a3      	cbnz	r3, 8005a00 <dir_sdi+0x50>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80059d6:	8923      	ldrh	r3, [r4, #8]
 80059d8:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 80059dc:	d9ee      	bls.n	80059bc <dir_sdi+0xc>
		dp->sect = fs->dirbase;
 80059de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80059e0:	61f3      	str	r3, [r6, #28]
	if (!dp->sect) return FR_INT_ERR;
 80059e2:	69f3      	ldr	r3, [r6, #28]
	dp->clust = clst;					/* Current cluster# */
 80059e4:	61b2      	str	r2, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0e8      	beq.n	80059bc <dir_sdi+0xc>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80059ea:	eb03 2355 	add.w	r3, r3, r5, lsr #9
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80059ee:	3434      	adds	r4, #52	; 0x34
 80059f0:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80059f4:	442c      	add	r4, r5
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80059f6:	61f3      	str	r3, [r6, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80059f8:	6234      	str	r4, [r6, #32]
	return FR_OK;
 80059fa:	2000      	movs	r0, #0
 80059fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059fe:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005a00:	8967      	ldrh	r7, [r4, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a02:	461a      	mov	r2, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005a04:	027f      	lsls	r7, r7, #9
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a06:	42bd      	cmp	r5, r7
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005a08:	4611      	mov	r1, r2
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a0a:	d204      	bcs.n	8005a16 <dir_sdi+0x66>
		dp->sect = clust2sect(fs, clst);
 8005a0c:	4620      	mov	r0, r4
 8005a0e:	f7ff fca3 	bl	8005358 <clust2sect>
 8005a12:	61f0      	str	r0, [r6, #28]
 8005a14:	e7e5      	b.n	80059e2 <dir_sdi+0x32>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005a16:	6830      	ldr	r0, [r6, #0]
 8005a18:	f7ff ff70 	bl	80058fc <get_fat.isra.7>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005a1c:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005a1e:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005a20:	d006      	beq.n	8005a30 <dir_sdi+0x80>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005a22:	2801      	cmp	r0, #1
 8005a24:	d9ca      	bls.n	80059bc <dir_sdi+0xc>
 8005a26:	69a3      	ldr	r3, [r4, #24]
 8005a28:	4298      	cmp	r0, r3
 8005a2a:	d2c7      	bcs.n	80059bc <dir_sdi+0xc>
			ofs -= csz;
 8005a2c:	1bed      	subs	r5, r5, r7
 8005a2e:	e7ea      	b.n	8005a06 <dir_sdi+0x56>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005a30:	2001      	movs	r0, #1
}
 8005a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005a34 <create_chain>:
{
 8005a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a38:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 8005a3a:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8005a3c:	460f      	mov	r7, r1
 8005a3e:	b971      	cbnz	r1, 8005a5e <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005a40:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005a42:	b1f6      	cbz	r6, 8005a82 <create_chain+0x4e>
 8005a44:	69ab      	ldr	r3, [r5, #24]
 8005a46:	429e      	cmp	r6, r3
 8005a48:	bf28      	it	cs
 8005a4a:	2601      	movcs	r6, #1
 8005a4c:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005a4e:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 8005a50:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005a52:	429c      	cmp	r4, r3
 8005a54:	d318      	bcc.n	8005a88 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8005a56:	2e01      	cmp	r6, #1
 8005a58:	d815      	bhi.n	8005a86 <create_chain+0x52>
 8005a5a:	2400      	movs	r4, #0
 8005a5c:	e009      	b.n	8005a72 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005a5e:	4628      	mov	r0, r5
 8005a60:	f7ff ff4c 	bl	80058fc <get_fat.isra.7>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005a64:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005a66:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005a68:	d937      	bls.n	8005ada <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005a6a:	1c43      	adds	r3, r0, #1
 8005a6c:	d104      	bne.n	8005a78 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005a6e:	f04f 34ff 	mov.w	r4, #4294967295
}
 8005a72:	4620      	mov	r0, r4
 8005a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005a78:	69ab      	ldr	r3, [r5, #24]
 8005a7a:	4298      	cmp	r0, r3
 8005a7c:	d3f9      	bcc.n	8005a72 <create_chain+0x3e>
 8005a7e:	463e      	mov	r6, r7
 8005a80:	e7e4      	b.n	8005a4c <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005a82:	2601      	movs	r6, #1
 8005a84:	e7e2      	b.n	8005a4c <create_chain+0x18>
				ncl = 2;
 8005a86:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005a88:	4621      	mov	r1, r4
 8005a8a:	f8d8 0000 	ldr.w	r0, [r8]
 8005a8e:	f7ff ff35 	bl	80058fc <get_fat.isra.7>
			if (cs == 0) break;				/* Found a free cluster */
 8005a92:	b130      	cbz	r0, 8005aa2 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005a94:	2801      	cmp	r0, #1
 8005a96:	d020      	beq.n	8005ada <create_chain+0xa6>
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d0e8      	beq.n	8005a6e <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8005a9c:	42b4      	cmp	r4, r6
 8005a9e:	d1d6      	bne.n	8005a4e <create_chain+0x1a>
 8005aa0:	e7db      	b.n	8005a5a <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	4628      	mov	r0, r5
 8005aaa:	f7ff feab 	bl	8005804 <put_fat>
		if (res == FR_OK && clst != 0) {
 8005aae:	b990      	cbnz	r0, 8005ad6 <create_chain+0xa2>
 8005ab0:	b957      	cbnz	r7, 8005ac8 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005ab2:	69aa      	ldr	r2, [r5, #24]
 8005ab4:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8005ab6:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005ab8:	3a02      	subs	r2, #2
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d90f      	bls.n	8005ade <create_chain+0xaa>
		fs->fsi_flag |= 1;
 8005abe:	792b      	ldrb	r3, [r5, #4]
 8005ac0:	f043 0301 	orr.w	r3, r3, #1
 8005ac4:	712b      	strb	r3, [r5, #4]
 8005ac6:	e7d4      	b.n	8005a72 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005ac8:	4622      	mov	r2, r4
 8005aca:	4639      	mov	r1, r7
 8005acc:	4628      	mov	r0, r5
 8005ace:	f7ff fe99 	bl	8005804 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d0ed      	beq.n	8005ab2 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005ad6:	2801      	cmp	r0, #1
 8005ad8:	d0c9      	beq.n	8005a6e <create_chain+0x3a>
 8005ada:	2401      	movs	r4, #1
 8005adc:	e7c9      	b.n	8005a72 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	616b      	str	r3, [r5, #20]
 8005ae2:	e7ec      	b.n	8005abe <create_chain+0x8a>

08005ae4 <remove_chain>:
{
 8005ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae6:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005ae8:	2d01      	cmp	r5, #1
{
 8005aea:	4607      	mov	r7, r0
 8005aec:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005aee:	d801      	bhi.n	8005af4 <remove_chain+0x10>
 8005af0:	2002      	movs	r0, #2
 8005af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8005af4:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005af6:	69a3      	ldr	r3, [r4, #24]
 8005af8:	429d      	cmp	r5, r3
 8005afa:	d2f9      	bcs.n	8005af0 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005afc:	b12a      	cbz	r2, 8005b0a <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005afe:	f04f 32ff 	mov.w	r2, #4294967295
 8005b02:	4620      	mov	r0, r4
 8005b04:	f7ff fe7e 	bl	8005804 <put_fat>
		if (res != FR_OK) return res;
 8005b08:	bb08      	cbnz	r0, 8005b4e <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005b0a:	4629      	mov	r1, r5
 8005b0c:	6838      	ldr	r0, [r7, #0]
 8005b0e:	f7ff fef5 	bl	80058fc <get_fat.isra.7>
		if (nxt == 0) break;				/* Empty cluster? */
 8005b12:	4606      	mov	r6, r0
 8005b14:	b908      	cbnz	r0, 8005b1a <remove_chain+0x36>
	return FR_OK;
 8005b16:	2000      	movs	r0, #0
 8005b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005b1a:	2801      	cmp	r0, #1
 8005b1c:	d0e8      	beq.n	8005af0 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005b1e:	1c43      	adds	r3, r0, #1
 8005b20:	d014      	beq.n	8005b4c <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005b22:	2200      	movs	r2, #0
 8005b24:	4629      	mov	r1, r5
 8005b26:	4620      	mov	r0, r4
 8005b28:	f7ff fe6c 	bl	8005804 <put_fat>
			if (res != FR_OK) return res;
 8005b2c:	b978      	cbnz	r0, 8005b4e <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005b2e:	69a2      	ldr	r2, [r4, #24]
 8005b30:	6963      	ldr	r3, [r4, #20]
 8005b32:	1e91      	subs	r1, r2, #2
 8005b34:	428b      	cmp	r3, r1
 8005b36:	d205      	bcs.n	8005b44 <remove_chain+0x60>
			fs->free_clst++;
 8005b38:	3301      	adds	r3, #1
 8005b3a:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 8005b3c:	7923      	ldrb	r3, [r4, #4]
 8005b3e:	f043 0301 	orr.w	r3, r3, #1
 8005b42:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005b44:	4296      	cmp	r6, r2
 8005b46:	4635      	mov	r5, r6
 8005b48:	d3df      	bcc.n	8005b0a <remove_chain+0x26>
 8005b4a:	e7e4      	b.n	8005b16 <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005b4c:	2001      	movs	r0, #1
}
 8005b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005b50 <get_fileinfo>:
{
 8005b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	fno->fname[0] = 0;		/* Invaidate file info */
 8005b54:	2500      	movs	r5, #0
	FATFS *fs = dp->obj.fs;
 8005b56:	f8d0 8000 	ldr.w	r8, [r0]
	fno->fname[0] = 0;		/* Invaidate file info */
 8005b5a:	758d      	strb	r5, [r1, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8005b5c:	69c3      	ldr	r3, [r0, #28]
{
 8005b5e:	4606      	mov	r6, r0
 8005b60:	460c      	mov	r4, r1
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d05b      	beq.n	8005c1e <get_fileinfo+0xce>
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8005b66:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005b68:	3301      	adds	r3, #1
 8005b6a:	d00b      	beq.n	8005b84 <get_fileinfo+0x34>
 8005b6c:	f101 0716 	add.w	r7, r1, #22
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8005b70:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8005b74:	f832 0015 	ldrh.w	r0, [r2, r5, lsl #1]
 8005b78:	462b      	mov	r3, r5
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	d151      	bne.n	8005c22 <get_fileinfo+0xd2>
			fno->fname[i] = 0;	/* Terminate the LFN */
 8005b7e:	4423      	add	r3, r4
 8005b80:	2200      	movs	r2, #0
 8005b82:	759a      	strb	r2, [r3, #22]
		c = (TCHAR)dp->dir[i++];
 8005b84:	6a31      	ldr	r1, [r6, #32]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8005b86:	7da5      	ldrb	r5, [r4, #22]
	i = j = 0;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	1e4e      	subs	r6, r1, #1
 8005b8c:	4618      	mov	r0, r3
			fno->altname[j++] = '.';
 8005b8e:	272e      	movs	r7, #46	; 0x2e
		c = (TCHAR)dp->dir[i++];
 8005b90:	f816 2f01 	ldrb.w	r2, [r6, #1]!
		if (c == ' ') continue;				/* Skip padding spaces */
 8005b94:	2a20      	cmp	r2, #32
		c = (TCHAR)dp->dir[i++];
 8005b96:	f100 0001 	add.w	r0, r0, #1
		if (c == ' ') continue;				/* Skip padding spaces */
 8005b9a:	d026      	beq.n	8005bea <get_fileinfo+0x9a>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8005b9c:	2a05      	cmp	r2, #5
 8005b9e:	bf08      	it	eq
 8005ba0:	22e5      	moveq	r2, #229	; 0xe5
		if (i == 9) {						/* Insert a . if extension is exist */
 8005ba2:	2809      	cmp	r0, #9
 8005ba4:	d107      	bne.n	8005bb6 <get_fileinfo+0x66>
 8005ba6:	eb04 0e03 	add.w	lr, r4, r3
			if (!lfv) fno->fname[j] = '.';
 8005baa:	b90d      	cbnz	r5, 8005bb0 <get_fileinfo+0x60>
 8005bac:	f88e 7016 	strb.w	r7, [lr, #22]
			fno->altname[j++] = '.';
 8005bb0:	f88e 7009 	strb.w	r7, [lr, #9]
 8005bb4:	3301      	adds	r3, #1
		fno->altname[j] = c;
 8005bb6:	eb04 0e03 	add.w	lr, r4, r3
 8005bba:	f88e 2009 	strb.w	r2, [lr, #9]
		if (!lfv) {
 8005bbe:	b99d      	cbnz	r5, 8005be8 <get_fileinfo+0x98>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8005bc0:	f1a2 0c41 	sub.w	ip, r2, #65	; 0x41
 8005bc4:	f1bc 0f19 	cmp.w	ip, #25
 8005bc8:	d80c      	bhi.n	8005be4 <get_fileinfo+0x94>
 8005bca:	2808      	cmp	r0, #8
 8005bcc:	f891 800c 	ldrb.w	r8, [r1, #12]
 8005bd0:	bf8c      	ite	hi
 8005bd2:	f04f 0c10 	movhi.w	ip, #16
 8005bd6:	f04f 0c08 	movls.w	ip, #8
 8005bda:	ea18 0f0c 	tst.w	r8, ip
				c += 0x20;			/* To lower */
 8005bde:	bf1c      	itt	ne
 8005be0:	3220      	addne	r2, #32
 8005be2:	b2d2      	uxtbne	r2, r2
			fno->fname[j] = c;
 8005be4:	f88e 2016 	strb.w	r2, [lr, #22]
		j++;
 8005be8:	3301      	adds	r3, #1
	while (i < 11) {		/* Copy name body and extension */
 8005bea:	280b      	cmp	r0, #11
 8005bec:	d1d0      	bne.n	8005b90 <get_fileinfo+0x40>
	if (!lfv) {
 8005bee:	b92d      	cbnz	r5, 8005bfc <get_fileinfo+0xac>
		fno->fname[j] = 0;
 8005bf0:	18e2      	adds	r2, r4, r3
 8005bf2:	7595      	strb	r5, [r2, #22]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 8005bf4:	7b0a      	ldrb	r2, [r1, #12]
 8005bf6:	2a00      	cmp	r2, #0
 8005bf8:	bf08      	it	eq
 8005bfa:	2300      	moveq	r3, #0
	fno->altname[j] = 0;	/* Terminate the SFN */
 8005bfc:	4423      	add	r3, r4
 8005bfe:	2200      	movs	r2, #0
 8005c00:	725a      	strb	r2, [r3, #9]
	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8005c02:	7acb      	ldrb	r3, [r1, #11]
 8005c04:	7223      	strb	r3, [r4, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8005c06:	f101 001c 	add.w	r0, r1, #28
 8005c0a:	f7ff fb25 	bl	8005258 <ld_dword>
 8005c0e:	6020      	str	r0, [r4, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8005c10:	f101 0016 	add.w	r0, r1, #22
 8005c14:	f7ff fb20 	bl	8005258 <ld_dword>
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8005c18:	80e0      	strh	r0, [r4, #6]
 8005c1a:	0c00      	lsrs	r0, r0, #16
 8005c1c:	80a0      	strh	r0, [r4, #4]
 8005c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8005c22:	2100      	movs	r1, #0
 8005c24:	f000 fe0c 	bl	8006840 <ff_convert>
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8005c28:	b130      	cbz	r0, 8005c38 <get_fileinfo+0xe8>
 8005c2a:	3501      	adds	r5, #1
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8005c2c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8005c30:	d002      	beq.n	8005c38 <get_fileinfo+0xe8>
				fno->fname[i++] = (TCHAR)w;
 8005c32:	f807 0b01 	strb.w	r0, [r7], #1
 8005c36:	e79b      	b.n	8005b70 <get_fileinfo+0x20>
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8005c38:	2300      	movs	r3, #0
 8005c3a:	e7a0      	b.n	8005b7e <get_fileinfo+0x2e>

08005c3c <dir_next>:
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005c3c:	69c3      	ldr	r3, [r0, #28]
{
 8005c3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c42:	4605      	mov	r5, r0
 8005c44:	460f      	mov	r7, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005c46:	b1ab      	cbz	r3, 8005c74 <dir_next+0x38>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005c48:	6942      	ldr	r2, [r0, #20]
 8005c4a:	f102 0820 	add.w	r8, r2, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005c4e:	f5b8 1f00 	cmp.w	r8, #2097152	; 0x200000
 8005c52:	d20f      	bcs.n	8005c74 <dir_next+0x38>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005c54:	f3c8 0908 	ubfx	r9, r8, #0, #9
	FATFS *fs = dp->obj.fs;
 8005c58:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005c5a:	f1b9 0f00 	cmp.w	r9, #0
 8005c5e:	d14f      	bne.n	8005d00 <dir_next+0xc4>
		if (!dp->clust) {		/* Static table */
 8005c60:	6981      	ldr	r1, [r0, #24]
		dp->sect++;				/* Next sector */
 8005c62:	3301      	adds	r3, #1
 8005c64:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8005c66:	b941      	cbnz	r1, 8005c7a <dir_next+0x3e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005c68:	8923      	ldrh	r3, [r4, #8]
 8005c6a:	ebb3 1f58 	cmp.w	r3, r8, lsr #5
 8005c6e:	d847      	bhi.n	8005d00 <dir_next+0xc4>
				dp->sect = 0; return FR_NO_FILE;
 8005c70:	2300      	movs	r3, #0
 8005c72:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005c74:	2004      	movs	r0, #4
 8005c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005c7a:	8963      	ldrh	r3, [r4, #10]
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	ea13 2358 	ands.w	r3, r3, r8, lsr #9
 8005c82:	d13d      	bne.n	8005d00 <dir_next+0xc4>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005c84:	4620      	mov	r0, r4
 8005c86:	f7ff fe39 	bl	80058fc <get_fat.isra.7>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005c8a:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005c8c:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005c8e:	d802      	bhi.n	8005c96 <dir_next+0x5a>
 8005c90:	2002      	movs	r0, #2
 8005c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005c96:	1c42      	adds	r2, r0, #1
 8005c98:	d102      	bne.n	8005ca0 <dir_next+0x64>
 8005c9a:	2001      	movs	r0, #1
 8005c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005ca0:	69a3      	ldr	r3, [r4, #24]
 8005ca2:	4298      	cmp	r0, r3
 8005ca4:	d326      	bcc.n	8005cf4 <dir_next+0xb8>
					if (!stretch) {								/* If no stretch, report EOT */
 8005ca6:	2f00      	cmp	r7, #0
 8005ca8:	d0e2      	beq.n	8005c70 <dir_next+0x34>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005caa:	69a9      	ldr	r1, [r5, #24]
 8005cac:	4628      	mov	r0, r5
 8005cae:	f7ff fec1 	bl	8005a34 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005cb2:	4606      	mov	r6, r0
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	d037      	beq.n	8005d28 <dir_next+0xec>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005cb8:	2801      	cmp	r0, #1
 8005cba:	d0e9      	beq.n	8005c90 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005cbc:	1c43      	adds	r3, r0, #1
 8005cbe:	d0ec      	beq.n	8005c9a <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005cc0:	4620      	mov	r0, r4
 8005cc2:	f7ff fbdc 	bl	800547e <sync_window>
 8005cc6:	4607      	mov	r7, r0
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d1e6      	bne.n	8005c9a <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005ccc:	4601      	mov	r1, r0
 8005cce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cd2:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8005cd6:	f7ff facf 	bl	8005278 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005cda:	4631      	mov	r1, r6
 8005cdc:	4620      	mov	r0, r4
 8005cde:	f7ff fb3b 	bl	8005358 <clust2sect>
						fs->wflag = 1;
 8005ce2:	f04f 0a01 	mov.w	sl, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005ce6:	6320      	str	r0, [r4, #48]	; 0x30
 8005ce8:	8963      	ldrh	r3, [r4, #10]
 8005cea:	429f      	cmp	r7, r3
 8005cec:	d310      	bcc.n	8005d10 <dir_next+0xd4>
					fs->winsect -= n;							/* Restore window offset */
 8005cee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005cf0:	1bdf      	subs	r7, r3, r7
 8005cf2:	6327      	str	r7, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8005cf4:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	f7ff fb2d 	bl	8005358 <clust2sect>
 8005cfe:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005d00:	3434      	adds	r4, #52	; 0x34
 8005d02:	444c      	add	r4, r9
	dp->dptr = ofs;						/* Current entry */
 8005d04:	f8c5 8014 	str.w	r8, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005d08:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						fs->wflag = 1;
 8005d10:	f884 a003 	strb.w	sl, [r4, #3]
 8005d14:	4620      	mov	r0, r4
 8005d16:	f7ff fb8f 	bl	8005438 <sync_window.part.3>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	d1bd      	bne.n	8005c9a <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005d1e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005d20:	3301      	adds	r3, #1
 8005d22:	3701      	adds	r7, #1
 8005d24:	6323      	str	r3, [r4, #48]	; 0x30
 8005d26:	e7df      	b.n	8005ce8 <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005d28:	2007      	movs	r0, #7
}
 8005d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08005d30 <dir_find>:
{
 8005d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005d34:	2100      	movs	r1, #0
{
 8005d36:	b085      	sub	sp, #20
 8005d38:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8005d3a:	f8d0 a000 	ldr.w	sl, [r0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005d3e:	f7ff fe37 	bl	80059b0 <dir_sdi>
	if (res != FR_OK) return res;
 8005d42:	4680      	mov	r8, r0
 8005d44:	2800      	cmp	r0, #0
 8005d46:	f040 809e 	bne.w	8005e86 <dir_find+0x156>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d4e:	f04f 09ff 	mov.w	r9, #255	; 0xff
 8005d52:	632b      	str	r3, [r5, #48]	; 0x30
 8005d54:	464e      	mov	r6, r9
		res = move_window(fs, dp->sect);
 8005d56:	69e9      	ldr	r1, [r5, #28]
 8005d58:	4650      	mov	r0, sl
 8005d5a:	f7ff fb96 	bl	800548a <move_window>
		if (res != FR_OK) break;
 8005d5e:	4680      	mov	r8, r0
 8005d60:	2800      	cmp	r0, #0
 8005d62:	f040 8090 	bne.w	8005e86 <dir_find+0x156>
		c = dp->dir[DIR_Name];
 8005d66:	6a2c      	ldr	r4, [r5, #32]
 8005d68:	7827      	ldrb	r7, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005d6a:	2f00      	cmp	r7, #0
 8005d6c:	f000 8091 	beq.w	8005e92 <dir_find+0x162>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8005d70:	7ae2      	ldrb	r2, [r4, #11]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005d72:	2fe5      	cmp	r7, #229	; 0xe5
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8005d74:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 8005d78:	71ab      	strb	r3, [r5, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005d7a:	d003      	beq.n	8005d84 <dir_find+0x54>
 8005d7c:	0712      	lsls	r2, r2, #28
 8005d7e:	d505      	bpl.n	8005d8c <dir_find+0x5c>
 8005d80:	2b0f      	cmp	r3, #15
 8005d82:	d005      	beq.n	8005d90 <dir_find+0x60>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005d84:	f04f 33ff 	mov.w	r3, #4294967295
 8005d88:	632b      	str	r3, [r5, #48]	; 0x30
 8005d8a:	e057      	b.n	8005e3c <dir_find+0x10c>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005d8c:	2b0f      	cmp	r3, #15
 8005d8e:	d15e      	bne.n	8005e4e <dir_find+0x11e>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8005d90:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8005d94:	0658      	lsls	r0, r3, #25
 8005d96:	d452      	bmi.n	8005e3e <dir_find+0x10e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8005d98:	0679      	lsls	r1, r7, #25
 8005d9a:	d547      	bpl.n	8005e2c <dir_find+0xfc>
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005d9c:	696a      	ldr	r2, [r5, #20]
						sum = dp->dir[LDIR_Chksum];
 8005d9e:	7b63      	ldrb	r3, [r4, #13]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005da0:	632a      	str	r2, [r5, #48]	; 0x30
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005da2:	f007 07bf 	and.w	r7, r7, #191	; 0xbf
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005da6:	f894 900d 	ldrb.w	r9, [r4, #13]
 8005daa:	4599      	cmp	r9, r3
 8005dac:	d16f      	bne.n	8005e8e <dir_find+0x15e>
	rv = rv << 8 | ptr[0];
 8005dae:	7ee3      	ldrb	r3, [r4, #27]
 8005db0:	7ea6      	ldrb	r6, [r4, #26]
 8005db2:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005db6:	b236      	sxth	r6, r6
 8005db8:	2e00      	cmp	r6, #0
 8005dba:	d13f      	bne.n	8005e3c <dir_find+0x10c>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005dbc:	f894 8000 	ldrb.w	r8, [r4]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005dc0:	f8da b00c 	ldr.w	fp, [sl, #12]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005dc4:	f008 083f 	and.w	r8, r8, #63	; 0x3f
 8005dc8:	f108 33ff 	add.w	r3, r8, #4294967295
 8005dcc:	f04f 080d 	mov.w	r8, #13
 8005dd0:	fb08 f803 	mul.w	r8, r8, r3
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005dd4:	2101      	movs	r1, #1
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005dd6:	4b30      	ldr	r3, [pc, #192]	; (8005e98 <dir_find+0x168>)
 8005dd8:	5cf2      	ldrb	r2, [r6, r3]
 8005dda:	18a3      	adds	r3, r4, r2
	rv = rv << 8 | ptr[0];
 8005ddc:	7858      	ldrb	r0, [r3, #1]
 8005dde:	5ca3      	ldrb	r3, [r4, r2]
 8005de0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
		if (wc) {
 8005de4:	b331      	cbz	r1, 8005e34 <dir_find+0x104>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005de6:	f1b8 0ffe 	cmp.w	r8, #254	; 0xfe
 8005dea:	d827      	bhi.n	8005e3c <dir_find+0x10c>
 8005dec:	4618      	mov	r0, r3
 8005dee:	9303      	str	r3, [sp, #12]
 8005df0:	f000 fd44 	bl	800687c <ff_wtoupper>
 8005df4:	f108 0201 	add.w	r2, r8, #1
 8005df8:	9002      	str	r0, [sp, #8]
 8005dfa:	f83b 0018 	ldrh.w	r0, [fp, r8, lsl #1]
 8005dfe:	9201      	str	r2, [sp, #4]
 8005e00:	f000 fd3c 	bl	800687c <ff_wtoupper>
 8005e04:	9902      	ldr	r1, [sp, #8]
 8005e06:	4281      	cmp	r1, r0
 8005e08:	d118      	bne.n	8005e3c <dir_find+0x10c>
	rv = rv << 8 | ptr[0];
 8005e0a:	9b03      	ldr	r3, [sp, #12]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005e0c:	9a01      	ldr	r2, [sp, #4]
	rv = rv << 8 | ptr[0];
 8005e0e:	4619      	mov	r1, r3
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005e10:	4690      	mov	r8, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005e12:	3601      	adds	r6, #1
 8005e14:	2e0d      	cmp	r6, #13
 8005e16:	d1de      	bne.n	8005dd6 <dir_find+0xa6>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8005e18:	7823      	ldrb	r3, [r4, #0]
 8005e1a:	065a      	lsls	r2, r3, #25
 8005e1c:	d503      	bpl.n	8005e26 <dir_find+0xf6>
 8005e1e:	b111      	cbz	r1, 8005e26 <dir_find+0xf6>
 8005e20:	f83b 3018 	ldrh.w	r3, [fp, r8, lsl #1]
 8005e24:	b953      	cbnz	r3, 8005e3c <dir_find+0x10c>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005e26:	3f01      	subs	r7, #1
 8005e28:	b2fe      	uxtb	r6, r7
 8005e2a:	e008      	b.n	8005e3e <dir_find+0x10e>
 8005e2c:	42be      	cmp	r6, r7
 8005e2e:	d105      	bne.n	8005e3c <dir_find+0x10c>
 8005e30:	464b      	mov	r3, r9
 8005e32:	e7b8      	b.n	8005da6 <dir_find+0x76>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005e34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d0ea      	beq.n	8005e12 <dir_find+0xe2>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005e3c:	26ff      	movs	r6, #255	; 0xff
		res = dir_next(dp, 0);	/* Next entry */
 8005e3e:	2100      	movs	r1, #0
 8005e40:	4628      	mov	r0, r5
 8005e42:	f7ff fefb 	bl	8005c3c <dir_next>
	} while (res == FR_OK);
 8005e46:	4680      	mov	r8, r0
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d084      	beq.n	8005d56 <dir_find+0x26>
 8005e4c:	e01b      	b.n	8005e86 <dir_find+0x156>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005e4e:	b926      	cbnz	r6, 8005e5a <dir_find+0x12a>
 8005e50:	4620      	mov	r0, r4
 8005e52:	f7ff fa8c 	bl	800536e <sum_sfn>
 8005e56:	4581      	cmp	r9, r0
 8005e58:	d015      	beq.n	8005e86 <dir_find+0x156>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005e5a:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8005e5e:	07db      	lsls	r3, r3, #31
 8005e60:	d490      	bmi.n	8005d84 <dir_find+0x54>
 8005e62:	f104 010b 	add.w	r1, r4, #11
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005e66:	f105 0224 	add.w	r2, r5, #36	; 0x24
		r = *d++ - *s++;
 8005e6a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005e6e:	f812 0b01 	ldrb.w	r0, [r2], #1
	} while (--cnt && r == 0);
 8005e72:	428c      	cmp	r4, r1
		r = *d++ - *s++;
 8005e74:	eba3 0300 	sub.w	r3, r3, r0
	} while (--cnt && r == 0);
 8005e78:	d002      	beq.n	8005e80 <dir_find+0x150>
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0f5      	beq.n	8005e6a <dir_find+0x13a>
 8005e7e:	e781      	b.n	8005d84 <dir_find+0x54>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f47f af7f 	bne.w	8005d84 <dir_find+0x54>
}
 8005e86:	4640      	mov	r0, r8
 8005e88:	b005      	add	sp, #20
 8005e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e8e:	4699      	mov	r9, r3
 8005e90:	e7d4      	b.n	8005e3c <dir_find+0x10c>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005e92:	f04f 0804 	mov.w	r8, #4
 8005e96:	e7f6      	b.n	8005e86 <dir_find+0x156>
 8005e98:	08010d74 	.word	0x08010d74

08005e9c <dir_register>:
{
 8005e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005ea0:	f890 402f 	ldrb.w	r4, [r0, #47]	; 0x2f
 8005ea4:	f014 04a0 	ands.w	r4, r4, #160	; 0xa0
{
 8005ea8:	b089      	sub	sp, #36	; 0x24
 8005eaa:	4605      	mov	r5, r0
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005eac:	f040 8084 	bne.w	8005fb8 <dir_register+0x11c>
	FATFS *fs = dp->obj.fs;
 8005eb0:	6806      	ldr	r6, [r0, #0]
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8005eb2:	68f2      	ldr	r2, [r6, #12]
 8005eb4:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d155      	bne.n	8005f68 <dir_register+0xcc>
	mem_cpy(sn, dp->fn, 12);
 8005ebc:	f105 0724 	add.w	r7, r5, #36	; 0x24
 8005ec0:	220c      	movs	r2, #12
 8005ec2:	4639      	mov	r1, r7
 8005ec4:	a805      	add	r0, sp, #20
 8005ec6:	f7ff fa94 	bl	80053f2 <mem_cpy.part.0>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8005eca:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8005ece:	07db      	lsls	r3, r3, #31
 8005ed0:	d57b      	bpl.n	8005fca <dir_register+0x12e>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8005ed2:	2340      	movs	r3, #64	; 0x40
				if (sr & 0x10000) sr ^= 0x11021;
 8005ed4:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8006104 <dir_register+0x268>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8005ed8:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8005edc:	f04f 0901 	mov.w	r9, #1
 8005ee0:	220b      	movs	r2, #11
 8005ee2:	a905      	add	r1, sp, #20
 8005ee4:	4638      	mov	r0, r7
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8005ee6:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 8005eea:	f7ff fa82 	bl	80053f2 <mem_cpy.part.0>
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8005eee:	f1b9 0f05 	cmp.w	r9, #5
 8005ef2:	d84e      	bhi.n	8005f92 <dir_register+0xf6>
 8005ef4:	464b      	mov	r3, r9
		while (*lfn) {	/* Create a CRC */
 8005ef6:	2207      	movs	r2, #7
		c = (BYTE)((seq % 16) + '0');
 8005ef8:	f003 000f 	and.w	r0, r3, #15
 8005efc:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
 8005f00:	2939      	cmp	r1, #57	; 0x39
 8005f02:	bf88      	it	hi
 8005f04:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
 8005f08:	3a01      	subs	r2, #1
 8005f0a:	a803      	add	r0, sp, #12
 8005f0c:	4410      	add	r0, r2
	} while (seq);
 8005f0e:	091b      	lsrs	r3, r3, #4
		ns[i--] = c;
 8005f10:	7041      	strb	r1, [r0, #1]
	} while (seq);
 8005f12:	d1f1      	bne.n	8005ef8 <dir_register+0x5c>
	ns[i] = '~';
 8005f14:	a908      	add	r1, sp, #32
 8005f16:	4411      	add	r1, r2
 8005f18:	207e      	movs	r0, #126	; 0x7e
 8005f1a:	f801 0c14 	strb.w	r0, [r1, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d03d      	beq.n	8005f9e <dir_register+0x102>
 8005f22:	5cf9      	ldrb	r1, [r7, r3]
 8005f24:	2920      	cmp	r1, #32
 8005f26:	d138      	bne.n	8005f9a <dir_register+0xfe>
 8005f28:	443b      	add	r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005f2a:	2a07      	cmp	r2, #7
 8005f2c:	bf9b      	ittet	ls
 8005f2e:	a908      	addls	r1, sp, #32
 8005f30:	1889      	addls	r1, r1, r2
 8005f32:	2120      	movhi	r1, #32
 8005f34:	f811 1c14 	ldrbls.w	r1, [r1, #-20]
 8005f38:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
 8005f3c:	eba3 0107 	sub.w	r1, r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005f40:	bf98      	it	ls
 8005f42:	3201      	addls	r2, #1
	} while (j < 8);
 8005f44:	2907      	cmp	r1, #7
 8005f46:	d9f0      	bls.n	8005f2a <dir_register+0x8e>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8005f48:	4628      	mov	r0, r5
 8005f4a:	f7ff fef1 	bl	8005d30 <dir_find>
 8005f4e:	4682      	mov	sl, r0
			if (res != FR_OK) break;
 8005f50:	bba8      	cbnz	r0, 8005fbe <dir_register+0x122>
		for (n = 1; n < 100; n++) {
 8005f52:	f109 0901 	add.w	r9, r9, #1
 8005f56:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
 8005f5a:	d1c1      	bne.n	8005ee0 <dir_register+0x44>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8005f5c:	f04f 0a07 	mov.w	sl, #7
}
 8005f60:	4650      	mov	r0, sl
 8005f62:	b009      	add	sp, #36	; 0x24
 8005f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8005f68:	3401      	adds	r4, #1
 8005f6a:	e7a3      	b.n	8005eb4 <dir_register+0x18>
		while (*lfn) {	/* Create a CRC */
 8005f6c:	2010      	movs	r0, #16
				sr = (sr << 1) + (wc & 1);
 8005f6e:	f002 0e01 	and.w	lr, r2, #1
 8005f72:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
				if (sr & 0x10000) sr ^= 0x11021;
 8005f76:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005f7a:	bf18      	it	ne
 8005f7c:	ea83 0308 	eorne.w	r3, r3, r8
			for (i = 0; i < 16; i++) {
 8005f80:	3801      	subs	r0, #1
				wc >>= 1;
 8005f82:	ea4f 0252 	mov.w	r2, r2, lsr #1
			for (i = 0; i < 16; i++) {
 8005f86:	d1f2      	bne.n	8005f6e <dir_register+0xd2>
		while (*lfn) {	/* Create a CRC */
 8005f88:	f831 2f02 	ldrh.w	r2, [r1, #2]!
 8005f8c:	2a00      	cmp	r2, #0
 8005f8e:	d1ed      	bne.n	8005f6c <dir_register+0xd0>
 8005f90:	e7b1      	b.n	8005ef6 <dir_register+0x5a>
 8005f92:	f1aa 0102 	sub.w	r1, sl, #2
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8005f96:	464b      	mov	r3, r9
 8005f98:	e7f6      	b.n	8005f88 <dir_register+0xec>
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	e7bf      	b.n	8005f1e <dir_register+0x82>
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	e7c2      	b.n	8005f28 <dir_register+0x8c>
				n = 0;					/* Not a blank entry. Restart to search */
 8005fa2:	4680      	mov	r8, r0
			res = dir_next(dp, 1);
 8005fa4:	2101      	movs	r1, #1
 8005fa6:	4628      	mov	r0, r5
 8005fa8:	f7ff fe48 	bl	8005c3c <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005fac:	4682      	mov	sl, r0
 8005fae:	b310      	cbz	r0, 8005ff6 <dir_register+0x15a>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005fb0:	f1ba 0f04 	cmp.w	sl, #4
 8005fb4:	d0d2      	beq.n	8005f5c <dir_register+0xc0>
 8005fb6:	e7d3      	b.n	8005f60 <dir_register+0xc4>
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005fb8:	f04f 0a06 	mov.w	sl, #6
 8005fbc:	e7d0      	b.n	8005f60 <dir_register+0xc4>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8005fbe:	2804      	cmp	r0, #4
 8005fc0:	d1ce      	bne.n	8005f60 <dir_register+0xc4>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8005fc2:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8005fc6:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005fca:	f89d 301f 	ldrb.w	r3, [sp, #31]
	FATFS *fs = dp->obj.fs;
 8005fce:	f8d5 9000 	ldr.w	r9, [r5]
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005fd2:	079b      	lsls	r3, r3, #30
 8005fd4:	bf48      	it	mi
 8005fd6:	340c      	addmi	r4, #12
	res = dir_sdi(dp, 0);
 8005fd8:	f04f 0100 	mov.w	r1, #0
 8005fdc:	4628      	mov	r0, r5
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005fde:	bf49      	itett	mi
 8005fe0:	230d      	movmi	r3, #13
 8005fe2:	2401      	movpl	r4, #1
 8005fe4:	fbb4 f4f3 	udivmi	r4, r4, r3
 8005fe8:	3401      	addmi	r4, #1
	res = dir_sdi(dp, 0);
 8005fea:	f7ff fce1 	bl	80059b0 <dir_sdi>
	if (res == FR_OK) {
 8005fee:	4682      	mov	sl, r0
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	d1dd      	bne.n	8005fb0 <dir_register+0x114>
 8005ff4:	4680      	mov	r8, r0
			res = move_window(fs, dp->sect);
 8005ff6:	69e9      	ldr	r1, [r5, #28]
 8005ff8:	4648      	mov	r0, r9
 8005ffa:	f7ff fa46 	bl	800548a <move_window>
			if (res != FR_OK) break;
 8005ffe:	4682      	mov	sl, r0
 8006000:	2800      	cmp	r0, #0
 8006002:	d1d5      	bne.n	8005fb0 <dir_register+0x114>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006004:	6a2b      	ldr	r3, [r5, #32]
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	2be5      	cmp	r3, #229	; 0xe5
 800600a:	d001      	beq.n	8006010 <dir_register+0x174>
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1c8      	bne.n	8005fa2 <dir_register+0x106>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006010:	f108 0801 	add.w	r8, r8, #1
 8006014:	4544      	cmp	r4, r8
 8006016:	d1c5      	bne.n	8005fa4 <dir_register+0x108>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006018:	3c01      	subs	r4, #1
 800601a:	d056      	beq.n	80060ca <dir_register+0x22e>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800601c:	6969      	ldr	r1, [r5, #20]
 800601e:	4628      	mov	r0, r5
 8006020:	eba1 1144 	sub.w	r1, r1, r4, lsl #5
 8006024:	f7ff fcc4 	bl	80059b0 <dir_sdi>
		if (res == FR_OK) {
 8006028:	4682      	mov	sl, r0
 800602a:	2800      	cmp	r0, #0
 800602c:	d198      	bne.n	8005f60 <dir_register+0xc4>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800602e:	4638      	mov	r0, r7
 8006030:	f7ff f99d 	bl	800536e <sum_sfn>
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8006034:	f64f 79ff 	movw	r9, #65535	; 0xffff
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8006038:	4680      	mov	r8, r0
				res = move_window(fs, dp->sect);
 800603a:	69e9      	ldr	r1, [r5, #28]
 800603c:	4630      	mov	r0, r6
 800603e:	f7ff fa24 	bl	800548a <move_window>
 8006042:	4682      	mov	sl, r0
				if (res != FR_OK) break;
 8006044:	2800      	cmp	r0, #0
 8006046:	d18b      	bne.n	8005f60 <dir_register+0xc4>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006048:	6a2b      	ldr	r3, [r5, #32]
 800604a:	f8d6 c00c 	ldr.w	ip, [r6, #12]
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800604e:	f883 800d 	strb.w	r8, [r3, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006052:	220f      	movs	r2, #15
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006054:	b2e1      	uxtb	r1, r4
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8006056:	f04f 0e0d 	mov.w	lr, #13
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800605a:	72da      	strb	r2, [r3, #11]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800605c:	1e4a      	subs	r2, r1, #1
 800605e:	fb0e f202 	mul.w	r2, lr, r2
	dir[LDIR_Type] = 0;
 8006062:	7318      	strb	r0, [r3, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 8006064:	7698      	strb	r0, [r3, #26]
	*ptr++ = (BYTE)val;
 8006066:	76d8      	strb	r0, [r3, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8006068:	9201      	str	r2, [sp, #4]
	s = wc = 0;
 800606a:	4686      	mov	lr, r0
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800606c:	4548      	cmp	r0, r9
 800606e:	bf1f      	itttt	ne
 8006070:	9a01      	ldrne	r2, [sp, #4]
 8006072:	f83c 0012 	ldrhne.w	r0, [ip, r2, lsl #1]
 8006076:	3201      	addne	r2, #1
 8006078:	9201      	strne	r2, [sp, #4]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800607a:	4a21      	ldr	r2, [pc, #132]	; (8006100 <dir_register+0x264>)
 800607c:	f81e a002 	ldrb.w	sl, [lr, r2]
	} while (++s < 13);
 8006080:	f10e 0e01 	add.w	lr, lr, #1
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8006084:	eb03 0b0a 	add.w	fp, r3, sl
	*ptr++ = (BYTE)val; val >>= 8;
 8006088:	f803 000a 	strb.w	r0, [r3, sl]
 800608c:	ea4f 2a10 	mov.w	sl, r0, lsr #8
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006090:	2800      	cmp	r0, #0
 8006092:	bf08      	it	eq
 8006094:	4648      	moveq	r0, r9
	} while (++s < 13);
 8006096:	f1be 0f0d 	cmp.w	lr, #13
	*ptr++ = (BYTE)val;
 800609a:	f88b a001 	strb.w	sl, [fp, #1]
	} while (++s < 13);
 800609e:	d1e5      	bne.n	800606c <dir_register+0x1d0>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80060a0:	4548      	cmp	r0, r9
 80060a2:	d003      	beq.n	80060ac <dir_register+0x210>
 80060a4:	9a01      	ldr	r2, [sp, #4]
 80060a6:	f83c 2012 	ldrh.w	r2, [ip, r2, lsl #1]
 80060aa:	b90a      	cbnz	r2, 80060b0 <dir_register+0x214>
 80060ac:	f041 0140 	orr.w	r1, r1, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80060b0:	7019      	strb	r1, [r3, #0]
				fs->wflag = 1;
 80060b2:	2301      	movs	r3, #1
 80060b4:	70f3      	strb	r3, [r6, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80060b6:	2100      	movs	r1, #0
 80060b8:	4628      	mov	r0, r5
 80060ba:	f7ff fdbf 	bl	8005c3c <dir_next>
			} while (res == FR_OK && --nent);
 80060be:	4682      	mov	sl, r0
 80060c0:	2800      	cmp	r0, #0
 80060c2:	f47f af4d 	bne.w	8005f60 <dir_register+0xc4>
 80060c6:	3c01      	subs	r4, #1
 80060c8:	d1b7      	bne.n	800603a <dir_register+0x19e>
		res = move_window(fs, dp->sect);
 80060ca:	69e9      	ldr	r1, [r5, #28]
 80060cc:	4630      	mov	r0, r6
 80060ce:	f7ff f9dc 	bl	800548a <move_window>
		if (res == FR_OK) {
 80060d2:	4682      	mov	sl, r0
 80060d4:	2800      	cmp	r0, #0
 80060d6:	f47f af43 	bne.w	8005f60 <dir_register+0xc4>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80060da:	2220      	movs	r2, #32
 80060dc:	4651      	mov	r1, sl
 80060de:	6a28      	ldr	r0, [r5, #32]
 80060e0:	f7ff f8ca 	bl	8005278 <mem_set>
 80060e4:	220b      	movs	r2, #11
 80060e6:	4639      	mov	r1, r7
 80060e8:	6a28      	ldr	r0, [r5, #32]
 80060ea:	f7ff f982 	bl	80053f2 <mem_cpy.part.0>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80060ee:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 80060f2:	6a2a      	ldr	r2, [r5, #32]
 80060f4:	f003 0318 	and.w	r3, r3, #24
 80060f8:	7313      	strb	r3, [r2, #12]
			fs->wflag = 1;
 80060fa:	2301      	movs	r3, #1
 80060fc:	70f3      	strb	r3, [r6, #3]
 80060fe:	e72f      	b.n	8005f60 <dir_register+0xc4>
 8006100:	08010d74 	.word	0x08010d74
 8006104:	00011021 	.word	0x00011021

08006108 <dir_read.constprop.9>:
FRESULT dir_read (
 8006108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	BYTE ord = 0xFF, sum = 0xFF;
 800610c:	25ff      	movs	r5, #255	; 0xff
	FATFS *fs = dp->obj.fs;
 800610e:	6806      	ldr	r6, [r0, #0]
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8006110:	4f45      	ldr	r7, [pc, #276]	; (8006228 <dir_read.constprop.9+0x120>)
FRESULT dir_read (
 8006112:	4681      	mov	r9, r0
	BYTE ord = 0xFF, sum = 0xFF;
 8006114:	462c      	mov	r4, r5
	FRESULT res = FR_NO_FILE;
 8006116:	f04f 0a04 	mov.w	sl, #4
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800611a:	f64f 78ff 	movw	r8, #65535	; 0xffff
	while (dp->sect) {
 800611e:	f8d9 101c 	ldr.w	r1, [r9, #28]
 8006122:	b919      	cbnz	r1, 800612c <dir_read.constprop.9+0x24>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8006124:	f1ba 0f00 	cmp.w	sl, #0
 8006128:	d071      	beq.n	800620e <dir_read.constprop.9+0x106>
 800612a:	e064      	b.n	80061f6 <dir_read.constprop.9+0xee>
		res = move_window(fs, dp->sect);
 800612c:	4630      	mov	r0, r6
 800612e:	f7ff f9ac 	bl	800548a <move_window>
		if (res != FR_OK) break;
 8006132:	4682      	mov	sl, r0
 8006134:	2800      	cmp	r0, #0
 8006136:	d15e      	bne.n	80061f6 <dir_read.constprop.9+0xee>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8006138:	f8d9 0020 	ldr.w	r0, [r9, #32]
 800613c:	7803      	ldrb	r3, [r0, #0]
		if (c == 0) {
 800613e:	2b00      	cmp	r3, #0
 8006140:	d06f      	beq.n	8006222 <dir_read.constprop.9+0x11a>
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8006142:	7ac2      	ldrb	r2, [r0, #11]
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8006144:	2be5      	cmp	r3, #229	; 0xe5
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8006146:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800614a:	f889 2006 	strb.w	r2, [r9, #6]
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800614e:	d04a      	beq.n	80061e6 <dir_read.constprop.9+0xde>
 8006150:	2b2e      	cmp	r3, #46	; 0x2e
 8006152:	d048      	beq.n	80061e6 <dir_read.constprop.9+0xde>
 8006154:	f022 0120 	bic.w	r1, r2, #32
 8006158:	2908      	cmp	r1, #8
 800615a:	d044      	beq.n	80061e6 <dir_read.constprop.9+0xde>
				if (a == AM_LFN) {			/* An LFN entry is found */
 800615c:	2a0f      	cmp	r2, #15
 800615e:	d151      	bne.n	8006204 <dir_read.constprop.9+0xfc>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8006160:	065a      	lsls	r2, r3, #25
 8006162:	d53e      	bpl.n	80061e2 <dir_read.constprop.9+0xda>
						c &= (BYTE)~LLEF; ord = c;
 8006164:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
						dp->blk_ofs = dp->dptr;
 8006168:	f8d9 3014 	ldr.w	r3, [r9, #20]
						sum = dp->dir[LDIR_Chksum];
 800616c:	7b45      	ldrb	r5, [r0, #13]
						dp->blk_ofs = dp->dptr;
 800616e:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006172:	7b43      	ldrb	r3, [r0, #13]
 8006174:	42ab      	cmp	r3, r5
 8006176:	d136      	bne.n	80061e6 <dir_read.constprop.9+0xde>
	rv = rv << 8 | ptr[0];
 8006178:	7ec2      	ldrb	r2, [r0, #27]
 800617a:	7e83      	ldrb	r3, [r0, #26]
 800617c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8006180:	b21b      	sxth	r3, r3
 8006182:	bb83      	cbnz	r3, 80061e6 <dir_read.constprop.9+0xde>
	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8006184:	7802      	ldrb	r2, [r0, #0]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006186:	68f1      	ldr	r1, [r6, #12]
	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8006188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800618c:	3a01      	subs	r2, #1
 800618e:	f04f 0e0d 	mov.w	lr, #13
 8006192:	fb0e fe02 	mul.w	lr, lr, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006196:	f04f 0c01 	mov.w	ip, #1
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800619a:	f813 a007 	ldrb.w	sl, [r3, r7]
 800619e:	eb00 020a 	add.w	r2, r0, sl
	rv = rv << 8 | ptr[0];
 80061a2:	f892 b001 	ldrb.w	fp, [r2, #1]
 80061a6:	f810 200a 	ldrb.w	r2, [r0, sl]
 80061aa:	ea42 220b 	orr.w	r2, r2, fp, lsl #8
		if (wc) {
 80061ae:	f1bc 0f00 	cmp.w	ip, #0
 80061b2:	d024      	beq.n	80061fe <dir_read.constprop.9+0xf6>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 80061b4:	f1be 0ffe 	cmp.w	lr, #254	; 0xfe
 80061b8:	d815      	bhi.n	80061e6 <dir_read.constprop.9+0xde>
			lfnbuf[i++] = wc = uc;			/* Store it */
 80061ba:	f821 201e 	strh.w	r2, [r1, lr, lsl #1]
	rv = rv << 8 | ptr[0];
 80061be:	4694      	mov	ip, r2
			lfnbuf[i++] = wc = uc;			/* Store it */
 80061c0:	f10e 0e01 	add.w	lr, lr, #1
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80061c4:	3301      	adds	r3, #1
 80061c6:	2b0d      	cmp	r3, #13
 80061c8:	d1e7      	bne.n	800619a <dir_read.constprop.9+0x92>
	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80061ca:	7803      	ldrb	r3, [r0, #0]
 80061cc:	065b      	lsls	r3, r3, #25
 80061ce:	d505      	bpl.n	80061dc <dir_read.constprop.9+0xd4>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80061d0:	f1be 0ffe 	cmp.w	lr, #254	; 0xfe
 80061d4:	d807      	bhi.n	80061e6 <dir_read.constprop.9+0xde>
		lfnbuf[i] = 0;
 80061d6:	2300      	movs	r3, #0
 80061d8:	f821 301e 	strh.w	r3, [r1, lr, lsl #1]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80061dc:	3c01      	subs	r4, #1
 80061de:	b2e4      	uxtb	r4, r4
 80061e0:	e002      	b.n	80061e8 <dir_read.constprop.9+0xe0>
 80061e2:	42a3      	cmp	r3, r4
 80061e4:	d0c5      	beq.n	8006172 <dir_read.constprop.9+0x6a>
 80061e6:	24ff      	movs	r4, #255	; 0xff
		res = dir_next(dp, 0);		/* Next entry */
 80061e8:	2100      	movs	r1, #0
 80061ea:	4648      	mov	r0, r9
 80061ec:	f7ff fd26 	bl	8005c3c <dir_next>
		if (res != FR_OK) break;
 80061f0:	4682      	mov	sl, r0
 80061f2:	2800      	cmp	r0, #0
 80061f4:	d093      	beq.n	800611e <dir_read.constprop.9+0x16>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80061f6:	2300      	movs	r3, #0
 80061f8:	f8c9 301c 	str.w	r3, [r9, #28]
 80061fc:	e009      	b.n	8006212 <dir_read.constprop.9+0x10a>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80061fe:	4542      	cmp	r2, r8
 8006200:	d0e0      	beq.n	80061c4 <dir_read.constprop.9+0xbc>
 8006202:	e7f0      	b.n	80061e6 <dir_read.constprop.9+0xde>
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8006204:	b944      	cbnz	r4, 8006218 <dir_read.constprop.9+0x110>
 8006206:	f7ff f8b2 	bl	800536e <sum_sfn>
 800620a:	42a8      	cmp	r0, r5
 800620c:	d104      	bne.n	8006218 <dir_read.constprop.9+0x110>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800620e:	f04f 0a00 	mov.w	sl, #0
}
 8006212:	4650      	mov	r0, sl
 8006214:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8006218:	f04f 33ff 	mov.w	r3, #4294967295
 800621c:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
 8006220:	e7f7      	b.n	8006212 <dir_read.constprop.9+0x10a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8006222:	f04f 0a04 	mov.w	sl, #4
 8006226:	e7e6      	b.n	80061f6 <dir_read.constprop.9+0xee>
 8006228:	08010d74 	.word	0x08010d74

0800622c <follow_path>:
{
 800622c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs = obj->fs;
 8006230:	6803      	ldr	r3, [r0, #0]
 8006232:	9300      	str	r3, [sp, #0]
{
 8006234:	4607      	mov	r7, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006236:	780b      	ldrb	r3, [r1, #0]
 8006238:	2b2f      	cmp	r3, #47	; 0x2f
 800623a:	4688      	mov	r8, r1
 800623c:	f101 0101 	add.w	r1, r1, #1
 8006240:	d0f9      	beq.n	8006236 <follow_path+0xa>
 8006242:	2b5c      	cmp	r3, #92	; 0x5c
 8006244:	d0f7      	beq.n	8006236 <follow_path+0xa>
		obj->sclust = 0;					/* Start from root directory */
 8006246:	2100      	movs	r1, #0
 8006248:	60b9      	str	r1, [r7, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800624a:	f898 3000 	ldrb.w	r3, [r8]
 800624e:	2b1f      	cmp	r3, #31
 8006250:	d877      	bhi.n	8006342 <follow_path+0x116>
		dp->fn[NSFLAG] = NS_NONAME;
 8006252:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 8006254:	4638      	mov	r0, r7
		dp->fn[NSFLAG] = NS_NONAME;
 8006256:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
}
 800625a:	b003      	add	sp, #12
 800625c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 8006260:	f7ff bba6 	b.w	80059b0 <dir_sdi>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006264:	285c      	cmp	r0, #92	; 0x5c
 8006266:	d07c      	beq.n	8006362 <follow_path+0x136>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006268:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 800626c:	d00b      	beq.n	8006286 <follow_path+0x5a>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800626e:	2101      	movs	r1, #1
 8006270:	f000 fae6 	bl	8006840 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006274:	b138      	cbz	r0, 8006286 <follow_path+0x5a>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006276:	287f      	cmp	r0, #127	; 0x7f
 8006278:	d807      	bhi.n	800628a <follow_path+0x5e>
 800627a:	4986      	ldr	r1, [pc, #536]	; (8006494 <follow_path+0x268>)
	while (*str && *str != chr) str++;
 800627c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006280:	b11a      	cbz	r2, 800628a <follow_path+0x5e>
 8006282:	4290      	cmp	r0, r2
 8006284:	d1fa      	bne.n	800627c <follow_path+0x50>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006286:	2006      	movs	r0, #6
 8006288:	e0f2      	b.n	8006470 <follow_path+0x244>
		lfn[di++] = w;					/* Store the Unicode character */
 800628a:	f825 0f02 	strh.w	r0, [r5, #2]!
 800628e:	4626      	mov	r6, r4
 8006290:	e05f      	b.n	8006352 <follow_path+0x126>
		w = lfn[di - 1];
 8006292:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
		if (w != ' ' && w != '.') break;
 8006296:	2920      	cmp	r1, #32
 8006298:	d001      	beq.n	800629e <follow_path+0x72>
 800629a:	292e      	cmp	r1, #46	; 0x2e
 800629c:	d174      	bne.n	8006388 <follow_path+0x15c>
		di--;
 800629e:	3e01      	subs	r6, #1
 80062a0:	e070      	b.n	8006384 <follow_path+0x158>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80062a2:	3101      	adds	r1, #1
 80062a4:	e080      	b.n	80063a8 <follow_path+0x17c>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80062a6:	45d1      	cmp	r9, sl
 80062a8:	f080 80a8 	bcs.w	80063fc <follow_path+0x1d0>
 80062ac:	42b2      	cmp	r2, r6
 80062ae:	d111      	bne.n	80062d4 <follow_path+0xa8>
			if (ni == 11) {				/* Long extension */
 80062b0:	f1ba 0f0b 	cmp.w	sl, #11
 80062b4:	d106      	bne.n	80062c4 <follow_path+0x98>
 80062b6:	e0a5      	b.n	8006404 <follow_path+0x1d8>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80062b8:	42b2      	cmp	r2, r6
 80062ba:	d003      	beq.n	80062c4 <follow_path+0x98>
 80062bc:	f044 0403 	orr.w	r4, r4, #3
			if (si > di) break;			/* No extension */
 80062c0:	f200 80a4 	bhi.w	800640c <follow_path+0x1e0>
			b <<= 2; continue;
 80062c4:	00ad      	lsls	r5, r5, #2
 80062c6:	b2ed      	uxtb	r5, r5
 80062c8:	4632      	mov	r2, r6
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80062ca:	f04f 0a0b 	mov.w	sl, #11
 80062ce:	f04f 0908 	mov.w	r9, #8
 80062d2:	e08c      	b.n	80063ee <follow_path+0x1c2>
		if (w >= 0x80) {				/* Non ASCII character */
 80062d4:	287f      	cmp	r0, #127	; 0x7f
 80062d6:	d90d      	bls.n	80062f4 <follow_path+0xc8>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80062d8:	2100      	movs	r1, #0
 80062da:	9201      	str	r2, [sp, #4]
 80062dc:	f000 fab0 	bl	8006840 <ff_convert>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80062e0:	9a01      	ldr	r2, [sp, #4]
 80062e2:	b118      	cbz	r0, 80062ec <follow_path+0xc0>
 80062e4:	4b6c      	ldr	r3, [pc, #432]	; (8006498 <follow_path+0x26c>)
 80062e6:	4418      	add	r0, r3
 80062e8:	f810 0c80 	ldrb.w	r0, [r0, #-128]
 80062ec:	b280      	uxth	r0, r0
			cf |= NS_LFN;				/* Force create LFN entry */
 80062ee:	f044 0402 	orr.w	r4, r4, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80062f2:	b138      	cbz	r0, 8006304 <follow_path+0xd8>
 80062f4:	4b69      	ldr	r3, [pc, #420]	; (800649c <follow_path+0x270>)
	while (*str && *str != chr) str++;
 80062f6:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80062fa:	2900      	cmp	r1, #0
 80062fc:	f000 80bb 	beq.w	8006476 <follow_path+0x24a>
 8006300:	4281      	cmp	r1, r0
 8006302:	d1f8      	bne.n	80062f6 <follow_path+0xca>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006304:	f044 0403 	orr.w	r4, r4, #3
 8006308:	205f      	movs	r0, #95	; 0x5f
		dp->fn[i++] = (BYTE)w;
 800630a:	eb07 0109 	add.w	r1, r7, r9
 800630e:	f109 0901 	add.w	r9, r9, #1
 8006312:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
 8006316:	e06a      	b.n	80063ee <follow_path+0x1c2>
					b |= 2;
 8006318:	f045 0502 	orr.w	r5, r5, #2
 800631c:	e7f5      	b.n	800630a <follow_path+0xde>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800631e:	075a      	lsls	r2, r3, #29
 8006320:	f100 80a6 	bmi.w	8006470 <follow_path+0x244>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006324:	79bb      	ldrb	r3, [r7, #6]
 8006326:	06db      	lsls	r3, r3, #27
 8006328:	d563      	bpl.n	80063f2 <follow_path+0x1c6>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800632a:	9b00      	ldr	r3, [sp, #0]
 800632c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006336:	4419      	add	r1, r3
 8006338:	9b00      	ldr	r3, [sp, #0]
 800633a:	7818      	ldrb	r0, [r3, #0]
 800633c:	f7ff f862 	bl	8005404 <ld_clust.isra.1>
 8006340:	60b8      	str	r0, [r7, #8]
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	f8d3 b00c 	ldr.w	fp, [r3, #12]
 8006348:	f108 39ff 	add.w	r9, r8, #4294967295
 800634c:	f1ab 0502 	sub.w	r5, fp, #2
 8006350:	2600      	movs	r6, #0
		w = p[si++];					/* Get a character */
 8006352:	f819 0f01 	ldrb.w	r0, [r9, #1]!
		if (w < ' ') break;				/* Break if end of the path name */
 8006356:	281f      	cmp	r0, #31
		w = p[si++];					/* Get a character */
 8006358:	f106 0401 	add.w	r4, r6, #1
		if (w < ' ') break;				/* Break if end of the path name */
 800635c:	d90b      	bls.n	8006376 <follow_path+0x14a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800635e:	282f      	cmp	r0, #47	; 0x2f
 8006360:	d180      	bne.n	8006264 <follow_path+0x38>
 8006362:	eb08 0204 	add.w	r2, r8, r4
 8006366:	eba2 0408 	sub.w	r4, r2, r8
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800636a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800636e:	292f      	cmp	r1, #47	; 0x2f
 8006370:	d0f9      	beq.n	8006366 <follow_path+0x13a>
 8006372:	295c      	cmp	r1, #92	; 0x5c
 8006374:	d0f7      	beq.n	8006366 <follow_path+0x13a>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006376:	2820      	cmp	r0, #32
	*path = &p[si];						/* Return pointer to the next segment */
 8006378:	44a0      	add	r8, r4
 800637a:	eb0b 0246 	add.w	r2, fp, r6, lsl #1
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800637e:	bf34      	ite	cc
 8006380:	2404      	movcc	r4, #4
 8006382:	2400      	movcs	r4, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006384:	2e00      	cmp	r6, #0
 8006386:	d184      	bne.n	8006292 <follow_path+0x66>
	lfn[di] = 0;						/* LFN is created */
 8006388:	f04f 0900 	mov.w	r9, #0
 800638c:	eb0b 0546 	add.w	r5, fp, r6, lsl #1
 8006390:	f82b 9016 	strh.w	r9, [fp, r6, lsl #1]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8006394:	2e00      	cmp	r6, #0
 8006396:	f43f af76 	beq.w	8006286 <follow_path+0x5a>
	mem_set(dp->fn, ' ', 11);
 800639a:	2120      	movs	r1, #32
 800639c:	220b      	movs	r2, #11
 800639e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80063a2:	f7fe ff69 	bl	8005278 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80063a6:	4649      	mov	r1, r9
 80063a8:	f83b 2011 	ldrh.w	r2, [fp, r1, lsl #1]
 80063ac:	2a20      	cmp	r2, #32
 80063ae:	f43f af78 	beq.w	80062a2 <follow_path+0x76>
 80063b2:	2a2e      	cmp	r2, #46	; 0x2e
 80063b4:	f43f af75 	beq.w	80062a2 <follow_path+0x76>
	if (si) cf |= NS_LOSS | NS_LFN;
 80063b8:	b109      	cbz	r1, 80063be <follow_path+0x192>
 80063ba:	f044 0403 	orr.w	r4, r4, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80063be:	f835 2d02 	ldrh.w	r2, [r5, #-2]!
 80063c2:	2a2e      	cmp	r2, #46	; 0x2e
 80063c4:	d001      	beq.n	80063ca <follow_path+0x19e>
 80063c6:	3e01      	subs	r6, #1
 80063c8:	d1f9      	bne.n	80063be <follow_path+0x192>
		dp->fn[i++] = (BYTE)w;
 80063ca:	f04f 0900 	mov.w	r9, #0
 80063ce:	f04f 0a08 	mov.w	sl, #8
 80063d2:	464d      	mov	r5, r9
		w = lfn[si++];					/* Get an LFN character */
 80063d4:	f83b 0011 	ldrh.w	r0, [fp, r1, lsl #1]
 80063d8:	1c4a      	adds	r2, r1, #1
		if (!w) break;					/* Break on end of the LFN */
 80063da:	b1b8      	cbz	r0, 800640c <follow_path+0x1e0>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80063dc:	2820      	cmp	r0, #32
 80063de:	d004      	beq.n	80063ea <follow_path+0x1be>
 80063e0:	282e      	cmp	r0, #46	; 0x2e
 80063e2:	f47f af60 	bne.w	80062a6 <follow_path+0x7a>
 80063e6:	42b2      	cmp	r2, r6
 80063e8:	d005      	beq.n	80063f6 <follow_path+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80063ea:	f044 0403 	orr.w	r4, r4, #3
		dp->fn[i++] = (BYTE)w;
 80063ee:	4611      	mov	r1, r2
 80063f0:	e7f0      	b.n	80063d4 <follow_path+0x1a8>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80063f2:	2005      	movs	r0, #5
	return res;
 80063f4:	e03c      	b.n	8006470 <follow_path+0x244>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80063f6:	45d1      	cmp	r9, sl
 80063f8:	f4ff af5a 	bcc.w	80062b0 <follow_path+0x84>
			if (ni == 11) {				/* Long extension */
 80063fc:	f1ba 0f0b 	cmp.w	sl, #11
 8006400:	f47f af5a 	bne.w	80062b8 <follow_path+0x8c>
				cf |= NS_LOSS | NS_LFN; break;
 8006404:	f044 0403 	orr.w	r4, r4, #3
 8006408:	f04f 0a0b 	mov.w	sl, #11
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800640c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006410:	2be5      	cmp	r3, #229	; 0xe5
 8006412:	bf04      	itt	eq
 8006414:	2305      	moveq	r3, #5
 8006416:	f887 3024 	strbeq.w	r3, [r7, #36]	; 0x24
	if (ni == 8) b <<= 2;
 800641a:	f1ba 0f08 	cmp.w	sl, #8
 800641e:	bf04      	itt	eq
 8006420:	00ad      	lsleq	r5, r5, #2
 8006422:	b2ed      	uxtbeq	r5, r5
 8006424:	f005 030c 	and.w	r3, r5, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006428:	2b0c      	cmp	r3, #12
 800642a:	d003      	beq.n	8006434 <follow_path+0x208>
 800642c:	f005 0203 	and.w	r2, r5, #3
 8006430:	2a03      	cmp	r2, #3
 8006432:	d101      	bne.n	8006438 <follow_path+0x20c>
 8006434:	f044 0402 	orr.w	r4, r4, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006438:	07a1      	lsls	r1, r4, #30
 800643a:	d409      	bmi.n	8006450 <follow_path+0x224>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800643c:	f005 0503 	and.w	r5, r5, #3
 8006440:	2d01      	cmp	r5, #1
 8006442:	bf08      	it	eq
 8006444:	f044 0410 	orreq.w	r4, r4, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006448:	2b04      	cmp	r3, #4
 800644a:	bf08      	it	eq
 800644c:	f044 0408 	orreq.w	r4, r4, #8
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006450:	f887 402f 	strb.w	r4, [r7, #47]	; 0x2f
			res = dir_find(dp);				/* Find an object with the segment name */
 8006454:	4638      	mov	r0, r7
 8006456:	f7ff fc6b 	bl	8005d30 <dir_find>
			ns = dp->fn[NSFLAG];
 800645a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 800645e:	2800      	cmp	r0, #0
 8006460:	f43f af5d 	beq.w	800631e <follow_path+0xf2>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006464:	2804      	cmp	r0, #4
 8006466:	d103      	bne.n	8006470 <follow_path+0x244>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006468:	f013 0f04 	tst.w	r3, #4
 800646c:	bf08      	it	eq
 800646e:	2005      	moveq	r0, #5
}
 8006470:	b003      	add	sp, #12
 8006472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (IsUpper(w)) {		/* ASCII large capital */
 8006476:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 800647a:	2919      	cmp	r1, #25
 800647c:	f67f af4c 	bls.w	8006318 <follow_path+0xec>
					if (IsLower(w)) {	/* ASCII small capital */
 8006480:	f1a0 0161 	sub.w	r1, r0, #97	; 0x61
 8006484:	2919      	cmp	r1, #25
						b |= 1; w -= 0x20;
 8006486:	bf9e      	ittt	ls
 8006488:	3820      	subls	r0, #32
 800648a:	f045 0501 	orrls.w	r5, r5, #1
 800648e:	b280      	uxthls	r0, r0
 8006490:	e73b      	b.n	800630a <follow_path+0xde>
 8006492:	bf00      	nop
 8006494:	08010d80 	.word	0x08010d80
 8006498:	08010cf4 	.word	0x08010cf4
 800649c:	08010d89 	.word	0x08010d89

080064a0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80064a0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80064a2:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80064a4:	a804      	add	r0, sp, #16
{
 80064a6:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 80064a8:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 80064ac:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80064ae:	f7fe ff6d 	bl	800538c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80064b2:	1e05      	subs	r5, r0, #0
 80064b4:	db1f      	blt.n	80064f6 <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80064b6:	4912      	ldr	r1, [pc, #72]	; (8006500 <f_mount+0x60>)
 80064b8:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 80064bc:	b15c      	cbz	r4, 80064d6 <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80064be:	4b11      	ldr	r3, [pc, #68]	; (8006504 <f_mount+0x64>)
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	4294      	cmp	r4, r2
 80064c4:	bf04      	itt	eq
 80064c6:	2200      	moveq	r2, #0
 80064c8:	601a      	streq	r2, [r3, #0]
 80064ca:	691a      	ldr	r2, [r3, #16]
 80064cc:	2000      	movs	r0, #0
 80064ce:	4294      	cmp	r4, r2
 80064d0:	bf08      	it	eq
 80064d2:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80064d4:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 80064d6:	9801      	ldr	r0, [sp, #4]
 80064d8:	b108      	cbz	r0, 80064de <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 80064da:	2300      	movs	r3, #0
 80064dc:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80064de:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80064e2:	b130      	cbz	r0, 80064f2 <f_mount+0x52>
 80064e4:	2e01      	cmp	r6, #1
 80064e6:	d108      	bne.n	80064fa <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80064e8:	2200      	movs	r2, #0
 80064ea:	a901      	add	r1, sp, #4
 80064ec:	4668      	mov	r0, sp
 80064ee:	f7ff f827 	bl	8005540 <find_volume>
	LEAVE_FF(fs, res);
}
 80064f2:	b004      	add	sp, #16
 80064f4:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 80064f6:	200b      	movs	r0, #11
 80064f8:	e7fb      	b.n	80064f2 <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80064fa:	2000      	movs	r0, #0
 80064fc:	e7f9      	b.n	80064f2 <f_mount+0x52>
 80064fe:	bf00      	nop
 8006500:	20000200 	.word	0x20000200
 8006504:	20000204 	.word	0x20000204

08006508 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800650c:	b090      	sub	sp, #64	; 0x40
 800650e:	4690      	mov	r8, r2
 8006510:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006512:	4604      	mov	r4, r0
 8006514:	2800      	cmp	r0, #0
 8006516:	f000 80ce 	beq.w	80066b6 <f_open+0x1ae>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800651a:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 800651e:	462a      	mov	r2, r5
 8006520:	a902      	add	r1, sp, #8
 8006522:	a801      	add	r0, sp, #4
 8006524:	f7ff f80c 	bl	8005540 <find_volume>
	if (res == FR_OK) {
 8006528:	4607      	mov	r7, r0
 800652a:	bb38      	cbnz	r0, 800657c <f_open+0x74>
		dj.obj.fs = fs;
 800652c:	ae10      	add	r6, sp, #64	; 0x40
 800652e:	9b02      	ldr	r3, [sp, #8]
 8006530:	f846 3d34 	str.w	r3, [r6, #-52]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006534:	9901      	ldr	r1, [sp, #4]
 8006536:	4630      	mov	r0, r6
 8006538:	f7ff fe78 	bl	800622c <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800653c:	b958      	cbnz	r0, 8006556 <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800653e:	f99d 303b 	ldrsb.w	r3, [sp, #59]	; 0x3b
 8006542:	2b00      	cmp	r3, #0
 8006544:	db1e      	blt.n	8006584 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006546:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 800654a:	bf14      	ite	ne
 800654c:	2101      	movne	r1, #1
 800654e:	2100      	moveq	r1, #0
 8006550:	4630      	mov	r0, r6
 8006552:	f7fe fe97 	bl	8005284 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006556:	f018 0f1c 	tst.w	r8, #28
 800655a:	d073      	beq.n	8006644 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 800655c:	b1a0      	cbz	r0, 8006588 <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800655e:	2804      	cmp	r0, #4
 8006560:	d109      	bne.n	8006576 <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006562:	4b71      	ldr	r3, [pc, #452]	; (8006728 <f_open+0x220>)
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	2a00      	cmp	r2, #0
 8006568:	f000 80da 	beq.w	8006720 <f_open+0x218>
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 80d6 	beq.w	8006720 <f_open+0x218>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006574:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006576:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800657a:	b170      	cbz	r0, 800659a <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800657c:	2300      	movs	r3, #0
 800657e:	6023      	str	r3, [r4, #0]
 8006580:	4607      	mov	r7, r0
 8006582:	e092      	b.n	80066aa <f_open+0x1a2>
				res = FR_INVALID_NAME;
 8006584:	2006      	movs	r0, #6
 8006586:	e7e6      	b.n	8006556 <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006588:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800658c:	f013 0f11 	tst.w	r3, #17
 8006590:	d163      	bne.n	800665a <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006592:	f018 0f04 	tst.w	r8, #4
 8006596:	f040 80bd 	bne.w	8006714 <f_open+0x20c>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800659a:	0728      	lsls	r0, r5, #28
 800659c:	d53c      	bpl.n	8006618 <f_open+0x110>
				dw = GET_FATTIME();
 800659e:	f006 fb99 	bl	800ccd4 <get_fattime>
 80065a2:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80065a4:	4601      	mov	r1, r0
 80065a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80065a8:	300e      	adds	r0, #14
 80065aa:	f7fe fe5d 	bl	8005268 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80065ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80065b0:	4611      	mov	r1, r2
 80065b2:	3016      	adds	r0, #22
 80065b4:	f7fe fe58 	bl	8005268 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80065b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80065ba:	f8dd 9008 	ldr.w	r9, [sp, #8]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80065be:	2220      	movs	r2, #32
 80065c0:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80065c2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 80065c6:	f899 0000 	ldrb.w	r0, [r9]
 80065ca:	4651      	mov	r1, sl
 80065cc:	f7fe ff1a 	bl	8005404 <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80065d0:	2200      	movs	r2, #0
 80065d2:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80065d4:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80065d6:	4648      	mov	r0, r9
 80065d8:	f7fe ff22 	bl	8005420 <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 80065dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	*ptr++ = (BYTE)val; val >>= 8;
 80065de:	2200      	movs	r2, #0
 80065e0:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 80065e2:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 80065e4:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 80065e6:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 80065e8:	9b02      	ldr	r3, [sp, #8]
 80065ea:	2101      	movs	r1, #1
 80065ec:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 80065ee:	f1b8 0f00 	cmp.w	r8, #0
 80065f2:	d011      	beq.n	8006618 <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 80065f4:	4641      	mov	r1, r8
 80065f6:	4630      	mov	r0, r6
						dw = fs->winsect;
 80065f8:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 80065fc:	f7ff fa72 	bl	8005ae4 <remove_chain>
						if (res == FR_OK) {
 8006600:	2800      	cmp	r0, #0
 8006602:	d1bb      	bne.n	800657c <f_open+0x74>
							res = move_window(fs, dw);
 8006604:	4649      	mov	r1, r9
 8006606:	9802      	ldr	r0, [sp, #8]
 8006608:	f7fe ff3f 	bl	800548a <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800660c:	9a02      	ldr	r2, [sp, #8]
 800660e:	f108 33ff 	add.w	r3, r8, #4294967295
 8006612:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 8006614:	2800      	cmp	r0, #0
 8006616:	d1b1      	bne.n	800657c <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006618:	9b02      	ldr	r3, [sp, #8]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800661a:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800661c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800661e:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 8006620:	bf48      	it	mi
 8006622:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006626:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 800662a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800662c:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800662e:	bf14      	ite	ne
 8006630:	2101      	movne	r1, #1
 8006632:	2100      	moveq	r1, #0
 8006634:	4630      	mov	r0, r6
 8006636:	f7fe fe53 	bl	80052e0 <inc_lock>
 800663a:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800663c:	2800      	cmp	r0, #0
 800663e:	d13c      	bne.n	80066ba <f_open+0x1b2>
 8006640:	2002      	movs	r0, #2
 8006642:	e79b      	b.n	800657c <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 8006644:	2800      	cmp	r0, #0
 8006646:	d199      	bne.n	800657c <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006648:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800664c:	06da      	lsls	r2, r3, #27
 800664e:	d463      	bmi.n	8006718 <f_open+0x210>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006650:	f018 0f02 	tst.w	r8, #2
 8006654:	d0e0      	beq.n	8006618 <f_open+0x110>
 8006656:	07db      	lsls	r3, r3, #31
 8006658:	d5de      	bpl.n	8006618 <f_open+0x110>
					res = FR_DENIED;
 800665a:	2007      	movs	r0, #7
 800665c:	e78e      	b.n	800657c <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 800665e:	6820      	ldr	r0, [r4, #0]
 8006660:	f7ff f94c 	bl	80058fc <get_fat.isra.7>
					if (clst <= 1) res = FR_INT_ERR;
 8006664:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8006666:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8006668:	d923      	bls.n	80066b2 <f_open+0x1aa>
 800666a:	1c42      	adds	r2, r0, #1
 800666c:	4250      	negs	r0, r2
 800666e:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006670:	eba5 0508 	sub.w	r5, r5, r8
 8006674:	2800      	cmp	r0, #0
 8006676:	d049      	beq.n	800670c <f_open+0x204>
				fp->clust = clst;
 8006678:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800667a:	2800      	cmp	r0, #0
 800667c:	f47f af7e 	bne.w	800657c <f_open+0x74>
 8006680:	f3c5 0308 	ubfx	r3, r5, #0, #9
 8006684:	b18b      	cbz	r3, 80066aa <f_open+0x1a2>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006686:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800668a:	4640      	mov	r0, r8
 800668c:	f7fe fe64 	bl	8005358 <clust2sect>
 8006690:	2800      	cmp	r0, #0
 8006692:	d0d5      	beq.n	8006640 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006694:	eb00 2255 	add.w	r2, r0, r5, lsr #9
 8006698:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800669a:	2301      	movs	r3, #1
 800669c:	4631      	mov	r1, r6
 800669e:	f898 0001 	ldrb.w	r0, [r8, #1]
 80066a2:	f7fe fdbd 	bl	8005220 <disk_read>
 80066a6:	2800      	cmp	r0, #0
 80066a8:	d138      	bne.n	800671c <f_open+0x214>

	LEAVE_FF(fs, res);
}
 80066aa:	4638      	mov	r0, r7
 80066ac:	b010      	add	sp, #64	; 0x40
 80066ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 80066b2:	2002      	movs	r0, #2
 80066b4:	e7dc      	b.n	8006670 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 80066b6:	2709      	movs	r7, #9
 80066b8:	e7f7      	b.n	80066aa <f_open+0x1a2>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80066ba:	9e02      	ldr	r6, [sp, #8]
 80066bc:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80066c0:	7830      	ldrb	r0, [r6, #0]
 80066c2:	4641      	mov	r1, r8
 80066c4:	f7fe fe9e 	bl	8005404 <ld_clust.isra.1>
 80066c8:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80066ca:	f108 001c 	add.w	r0, r8, #28
 80066ce:	f7fe fdc3 	bl	8005258 <ld_dword>
			fp->obj.id = fs->id;
 80066d2:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 80066d4:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 80066d6:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80066d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80066dc:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 80066de:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 80066e0:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 80066e2:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 80066e4:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80066e6:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80066e8:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80066ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7fe fdc2 	bl	8005278 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80066f4:	06ab      	lsls	r3, r5, #26
 80066f6:	d5d8      	bpl.n	80066aa <f_open+0x1a2>
 80066f8:	68e5      	ldr	r5, [r4, #12]
 80066fa:	2d00      	cmp	r5, #0
 80066fc:	d0d5      	beq.n	80066aa <f_open+0x1a2>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80066fe:	9b02      	ldr	r3, [sp, #8]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006700:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006702:	f8b3 800a 	ldrh.w	r8, [r3, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006706:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006708:	ea4f 2848 	mov.w	r8, r8, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800670c:	45a8      	cmp	r8, r5
 800670e:	d3a6      	bcc.n	800665e <f_open+0x156>
 8006710:	2000      	movs	r0, #0
 8006712:	e7b1      	b.n	8006678 <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006714:	2008      	movs	r0, #8
 8006716:	e731      	b.n	800657c <f_open+0x74>
					res = FR_NO_FILE;
 8006718:	2004      	movs	r0, #4
 800671a:	e72f      	b.n	800657c <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800671c:	2001      	movs	r0, #1
 800671e:	e72d      	b.n	800657c <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006720:	4630      	mov	r0, r6
 8006722:	f7ff fbbb 	bl	8005e9c <dir_register>
 8006726:	e726      	b.n	8006576 <f_open+0x6e>
 8006728:	20000204 	.word	0x20000204

0800672c <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800672c:	b530      	push	{r4, r5, lr}
 800672e:	b085      	sub	sp, #20
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8006730:	4605      	mov	r5, r0
{
 8006732:	9101      	str	r1, [sp, #4]
	if (!dp) return FR_INVALID_OBJECT;
 8006734:	2800      	cmp	r0, #0
 8006736:	d03b      	beq.n	80067b0 <f_opendir+0x84>

	/* Get logical drive */
	obj = &dp->obj;
	res = find_volume(&path, &fs, 0);
 8006738:	2200      	movs	r2, #0
 800673a:	a903      	add	r1, sp, #12
 800673c:	a801      	add	r0, sp, #4
 800673e:	f7fe feff 	bl	8005540 <find_volume>
	if (res == FR_OK) {
 8006742:	4604      	mov	r4, r0
 8006744:	bb00      	cbnz	r0, 8006788 <f_opendir+0x5c>
		obj->fs = fs;
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	602b      	str	r3, [r5, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800674a:	9901      	ldr	r1, [sp, #4]
 800674c:	4628      	mov	r0, r5
 800674e:	f7ff fd6d 	bl	800622c <follow_path>
		if (res == FR_OK) {						/* Follow completed */
 8006752:	4604      	mov	r4, r0
 8006754:	b9a8      	cbnz	r0, 8006782 <f_opendir+0x56>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8006756:	f995 302f 	ldrsb.w	r3, [r5, #47]	; 0x2f
 800675a:	2b00      	cmp	r3, #0
 800675c:	db08      	blt.n	8006770 <f_opendir+0x44>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800675e:	79ab      	ldrb	r3, [r5, #6]
 8006760:	06db      	lsls	r3, r3, #27
 8006762:	d521      	bpl.n	80067a8 <f_opendir+0x7c>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8006764:	9b03      	ldr	r3, [sp, #12]
 8006766:	6a29      	ldr	r1, [r5, #32]
 8006768:	7818      	ldrb	r0, [r3, #0]
 800676a:	f7fe fe4b 	bl	8005404 <ld_clust.isra.1>
 800676e:	60a8      	str	r0, [r5, #8]
				} else {						/* This object is a file */
					res = FR_NO_PATH;
				}
			}
			if (res == FR_OK) {
				obj->id = fs->id;
 8006770:	9b03      	ldr	r3, [sp, #12]
 8006772:	88db      	ldrh	r3, [r3, #6]
 8006774:	80ab      	strh	r3, [r5, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8006776:	2100      	movs	r1, #0
 8006778:	4628      	mov	r0, r5
 800677a:	f7ff f919 	bl	80059b0 <dir_sdi>
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800677e:	4604      	mov	r4, r0
 8006780:	b128      	cbz	r0, 800678e <f_opendir+0x62>
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8006782:	2c04      	cmp	r4, #4
 8006784:	bf08      	it	eq
 8006786:	2405      	moveq	r4, #5
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8006788:	2300      	movs	r3, #0
 800678a:	602b      	str	r3, [r5, #0]
 800678c:	e007      	b.n	800679e <f_opendir+0x72>
					if (obj->sclust) {
 800678e:	68ab      	ldr	r3, [r5, #8]
 8006790:	b143      	cbz	r3, 80067a4 <f_opendir+0x78>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8006792:	4621      	mov	r1, r4
 8006794:	4628      	mov	r0, r5
 8006796:	f7fe fda3 	bl	80052e0 <inc_lock>
 800679a:	6128      	str	r0, [r5, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800679c:	b130      	cbz	r0, 80067ac <f_opendir+0x80>

	LEAVE_FF(fs, res);
}
 800679e:	4620      	mov	r0, r4
 80067a0:	b005      	add	sp, #20
 80067a2:	bd30      	pop	{r4, r5, pc}
						obj->lockid = 0;	/* Root directory need not to be locked */
 80067a4:	612c      	str	r4, [r5, #16]
 80067a6:	e7fa      	b.n	800679e <f_opendir+0x72>
					res = FR_NO_PATH;
 80067a8:	2405      	movs	r4, #5
 80067aa:	e7ed      	b.n	8006788 <f_opendir+0x5c>
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80067ac:	2412      	movs	r4, #18
 80067ae:	e7eb      	b.n	8006788 <f_opendir+0x5c>
	if (!dp) return FR_INVALID_OBJECT;
 80067b0:	2409      	movs	r4, #9
 80067b2:	e7f4      	b.n	800679e <f_opendir+0x72>

080067b4 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80067b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80067b6:	460d      	mov	r5, r1
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80067b8:	a901      	add	r1, sp, #4
{
 80067ba:	4604      	mov	r4, r0
	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80067bc:	f7fe fdfe 	bl	80053bc <validate>
	if (res == FR_OK) {
 80067c0:	b920      	cbnz	r0, 80067cc <f_readdir+0x18>
		if (!fno) {
 80067c2:	b92d      	cbnz	r5, 80067d0 <f_readdir+0x1c>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80067c4:	4601      	mov	r1, r0
 80067c6:	4620      	mov	r0, r4
 80067c8:	f7ff f8f2 	bl	80059b0 <dir_sdi>
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
}
 80067cc:	b002      	add	sp, #8
 80067ce:	bd70      	pop	{r4, r5, r6, pc}
			res = dir_read(dp, 0);			/* Read an item */
 80067d0:	4620      	mov	r0, r4
 80067d2:	f7ff fc99 	bl	8006108 <dir_read.constprop.9>
			if (res == FR_OK) {				/* A valid entry is found */
 80067d6:	f010 06fb 	ands.w	r6, r0, #251	; 0xfb
 80067da:	d1f7      	bne.n	80067cc <f_readdir+0x18>
				get_fileinfo(dp, fno);		/* Get the object information */
 80067dc:	4629      	mov	r1, r5
 80067de:	4620      	mov	r0, r4
 80067e0:	f7ff f9b6 	bl	8005b50 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80067e4:	4631      	mov	r1, r6
 80067e6:	4620      	mov	r0, r4
 80067e8:	f7ff fa28 	bl	8005c3c <dir_next>
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80067ec:	2804      	cmp	r0, #4
 80067ee:	bf08      	it	eq
 80067f0:	2000      	moveq	r0, #0
 80067f2:	e7eb      	b.n	80067cc <f_readdir+0x18>

080067f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80067f4:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80067f6:	4b0f      	ldr	r3, [pc, #60]	; (8006834 <FATFS_LinkDriverEx+0x40>)
 80067f8:	7a5d      	ldrb	r5, [r3, #9]
 80067fa:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 80067fe:	b9b5      	cbnz	r5, 800682e <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006800:	7a5d      	ldrb	r5, [r3, #9]
 8006802:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8006804:	7a5d      	ldrb	r5, [r3, #9]
 8006806:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800680a:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 800680c:	7a58      	ldrb	r0, [r3, #9]
 800680e:	4418      	add	r0, r3
 8006810:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8006812:	7a5a      	ldrb	r2, [r3, #9]
 8006814:	b2d2      	uxtb	r2, r2
 8006816:	1c50      	adds	r0, r2, #1
 8006818:	b2c0      	uxtb	r0, r0
 800681a:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 800681c:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 800681e:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8006820:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8006822:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8006824:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8006826:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8006828:	70cc      	strb	r4, [r1, #3]
 800682a:	4620      	mov	r0, r4
 800682c:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 800682e:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 8006830:	bd30      	pop	{r4, r5, pc}
 8006832:	bf00      	nop
 8006834:	20000428 	.word	0x20000428

08006838 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8006838:	2200      	movs	r2, #0
 800683a:	f7ff bfdb 	b.w	80067f4 <FATFS_LinkDriverEx>
	...

08006840 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8006840:	287f      	cmp	r0, #127	; 0x7f
{
 8006842:	b510      	push	{r4, lr}
	if (chr < 0x80) {	/* ASCII */
 8006844:	d916      	bls.n	8006874 <ff_convert+0x34>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 8006846:	b131      	cbz	r1, 8006856 <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8006848:	28ff      	cmp	r0, #255	; 0xff
 800684a:	d812      	bhi.n	8006872 <ff_convert+0x32>
 800684c:	4b0a      	ldr	r3, [pc, #40]	; (8006878 <ff_convert+0x38>)
 800684e:	3880      	subs	r0, #128	; 0x80
 8006850:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8006854:	bd10      	pop	{r4, pc}

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
				if (chr == Tbl[c]) break;
 8006856:	4a08      	ldr	r2, [pc, #32]	; (8006878 <ff_convert+0x38>)
 8006858:	f832 4011 	ldrh.w	r4, [r2, r1, lsl #1]
 800685c:	4284      	cmp	r4, r0
 800685e:	b28b      	uxth	r3, r1
 8006860:	d003      	beq.n	800686a <ff_convert+0x2a>
 8006862:	3101      	adds	r1, #1
			for (c = 0; c < 0x80; c++) {
 8006864:	2980      	cmp	r1, #128	; 0x80
 8006866:	d1f7      	bne.n	8006858 <ff_convert+0x18>
 8006868:	460b      	mov	r3, r1
			}
			c = (c + 0x80) & 0xFF;
 800686a:	f103 0080 	add.w	r0, r3, #128	; 0x80
 800686e:	b2c0      	uxtb	r0, r0
 8006870:	bd10      	pop	{r4, pc}
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8006872:	2000      	movs	r0, #0
		}
	}

	return c;
}
 8006874:	bd10      	pop	{r4, pc}
 8006876:	bf00      	nop
 8006878:	08010d92 	.word	0x08010d92

0800687c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800687c:	b570      	push	{r4, r5, r6, lr}
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800687e:	4a1e      	ldr	r2, [pc, #120]	; (80068f8 <ff_wtoupper+0x7c>)
 8006880:	4b1e      	ldr	r3, [pc, #120]	; (80068fc <ff_wtoupper+0x80>)
 8006882:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8006886:	bf28      	it	cs
 8006888:	4613      	movcs	r3, r2
 800688a:	1d19      	adds	r1, r3, #4
	for (;;) {
		bc = *p++;								/* Get block base */
 800688c:	f831 3c04 	ldrh.w	r3, [r1, #-4]
 8006890:	460a      	mov	r2, r1
		if (!bc || chr < bc) break;
 8006892:	b383      	cbz	r3, 80068f6 <ff_wtoupper+0x7a>
 8006894:	4298      	cmp	r0, r3
 8006896:	d32e      	bcc.n	80068f6 <ff_wtoupper+0x7a>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8006898:	f831 4c02 	ldrh.w	r4, [r1, #-2]
 800689c:	0a25      	lsrs	r5, r4, #8
 800689e:	b2e4      	uxtb	r4, r4
		if (chr < bc + nc) {	/* In the block? */
 80068a0:	18e6      	adds	r6, r4, r3
 80068a2:	42b0      	cmp	r0, r6
 80068a4:	da21      	bge.n	80068ea <ff_wtoupper+0x6e>
			switch (cmd) {
 80068a6:	2d08      	cmp	r5, #8
 80068a8:	d825      	bhi.n	80068f6 <ff_wtoupper+0x7a>
 80068aa:	e8df f005 	tbb	[pc, r5]
 80068ae:	0905      	.short	0x0905
 80068b0:	1513110f 	.word	0x1513110f
 80068b4:	1917      	.short	0x1917
 80068b6:	1b          	.byte	0x1b
 80068b7:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80068b8:	1ac0      	subs	r0, r0, r3
 80068ba:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
 80068be:	bd70      	pop	{r4, r5, r6, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80068c0:	1ac3      	subs	r3, r0, r3
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	1ac0      	subs	r0, r0, r3
			case 3:	chr -= 32; break;				/* Shift -32 */
			case 4:	chr -= 48; break;				/* Shift -48 */
			case 5:	chr -= 26; break;				/* Shift -26 */
			case 6:	chr += 8; break;				/* Shift +8 */
			case 7: chr -= 80; break;				/* Shift -80 */
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80068c8:	b280      	uxth	r0, r0
 80068ca:	bd70      	pop	{r4, r5, r6, pc}
			case 2: chr -= 16; break;				/* Shift -16 */
 80068cc:	3810      	subs	r0, #16
 80068ce:	e7fb      	b.n	80068c8 <ff_wtoupper+0x4c>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80068d0:	3820      	subs	r0, #32
 80068d2:	e7f9      	b.n	80068c8 <ff_wtoupper+0x4c>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80068d4:	3830      	subs	r0, #48	; 0x30
 80068d6:	e7f7      	b.n	80068c8 <ff_wtoupper+0x4c>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80068d8:	381a      	subs	r0, #26
 80068da:	e7f5      	b.n	80068c8 <ff_wtoupper+0x4c>
			case 6:	chr += 8; break;				/* Shift +8 */
 80068dc:	3008      	adds	r0, #8
 80068de:	e7f3      	b.n	80068c8 <ff_wtoupper+0x4c>
			case 7: chr -= 80; break;				/* Shift -80 */
 80068e0:	3850      	subs	r0, #80	; 0x50
 80068e2:	e7f1      	b.n	80068c8 <ff_wtoupper+0x4c>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80068e4:	f5a0 50e3 	sub.w	r0, r0, #7264	; 0x1c60
 80068e8:	e7ee      	b.n	80068c8 <ff_wtoupper+0x4c>
 80068ea:	3104      	adds	r1, #4
			}
			break;
		}
		if (!cmd) p += nc;
 80068ec:	2d00      	cmp	r5, #0
 80068ee:	d1cd      	bne.n	800688c <ff_wtoupper+0x10>
 80068f0:	eb02 0344 	add.w	r3, r2, r4, lsl #1
 80068f4:	e7c9      	b.n	800688a <ff_wtoupper+0xe>
	}

	return chr;
}
 80068f6:	bd70      	pop	{r4, r5, r6, pc}
 80068f8:	08011084 	.word	0x08011084
 80068fc:	08010e92 	.word	0x08010e92

08006900 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return (u16_t)PP_HTONS(n);
 8006900:	ba40      	rev16	r0, r0
}
 8006902:	b280      	uxth	r0, r0
 8006904:	4770      	bx	lr

08006906 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return (u32_t)PP_HTONL(n);
}
 8006906:	ba00      	rev	r0, r0
 8006908:	4770      	bx	lr

0800690a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800690a:	b508      	push	{r3, lr}
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800690c:	f001 f9b6 	bl	8007c7c <mem_init>
  memp_init();
 8006910:	f001 fbc8 	bl	80080a4 <memp_init>
  pbuf_init();
  netif_init();
 8006914:	f001 fc13 	bl	800813e <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8006918:	f004 fd9e 	bl	800b458 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800691c:	f002 f84c 	bl	80089b8 <tcp_init>
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 8006920:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 8006924:	f004 bd6e 	b.w	800b404 <sys_timeouts_init>

08006928 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8006928:	b570      	push	{r4, r5, r6, lr}
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800692a:	2618      	movs	r6, #24
 800692c:	4c07      	ldr	r4, [pc, #28]	; (800694c <etharp_free_entry+0x24>)
 800692e:	4346      	muls	r6, r0
{
 8006930:	4605      	mov	r5, r0
  if (arp_table[i].q != NULL) {
 8006932:	59a0      	ldr	r0, [r4, r6]
 8006934:	b118      	cbz	r0, 800693e <etharp_free_entry+0x16>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8006936:	f001 fd2d 	bl	8008394 <pbuf_free>
    arp_table[i].q = NULL;
 800693a:	2300      	movs	r3, #0
 800693c:	51a3      	str	r3, [r4, r6]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800693e:	2318      	movs	r3, #24
 8006940:	fb03 4405 	mla	r4, r3, r5, r4
 8006944:	2300      	movs	r3, #0
 8006946:	7523      	strb	r3, [r4, #20]
 8006948:	bd70      	pop	{r4, r5, r6, pc}
 800694a:	bf00      	nop
 800694c:	20000434 	.word	0x20000434

08006950 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8006950:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006954:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006956:	4689      	mov	r9, r1
 8006958:	4692      	mov	sl, r2
 800695a:	4698      	mov	r8, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800695c:	4607      	mov	r7, r0
 800695e:	b930      	cbnz	r0, 800696e <etharp_raw+0x1e>
 8006960:	4b2c      	ldr	r3, [pc, #176]	; (8006a14 <etharp_raw+0xc4>)
 8006962:	492d      	ldr	r1, [pc, #180]	; (8006a18 <etharp_raw+0xc8>)
 8006964:	482d      	ldr	r0, [pc, #180]	; (8006a1c <etharp_raw+0xcc>)
 8006966:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800696a:	f008 f8e3 	bl	800eb34 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800696e:	2200      	movs	r2, #0
 8006970:	211c      	movs	r1, #28
 8006972:	2002      	movs	r0, #2
 8006974:	f001 fd70 	bl	8008458 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8006978:	4606      	mov	r6, r0
 800697a:	2800      	cmp	r0, #0
 800697c:	d047      	beq.n	8006a0e <etharp_raw+0xbe>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800697e:	8943      	ldrh	r3, [r0, #10]
 8006980:	2b1b      	cmp	r3, #27
 8006982:	d806      	bhi.n	8006992 <etharp_raw+0x42>
 8006984:	4b23      	ldr	r3, [pc, #140]	; (8006a14 <etharp_raw+0xc4>)
 8006986:	4926      	ldr	r1, [pc, #152]	; (8006a20 <etharp_raw+0xd0>)
 8006988:	4824      	ldr	r0, [pc, #144]	; (8006a1c <etharp_raw+0xcc>)
 800698a:	f240 4264 	movw	r2, #1124	; 0x464
 800698e:	f008 f8d1 	bl	800eb34 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8006992:	f8bd 0034 	ldrh.w	r0, [sp, #52]	; 0x34
  hdr = (struct etharp_hdr *)p->payload;
 8006996:	6874      	ldr	r4, [r6, #4]
  hdr->opcode = lwip_htons(opcode);
 8006998:	f7ff ffb2 	bl	8006900 <lwip_htons>
 800699c:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800699e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80069a2:	2b06      	cmp	r3, #6
 80069a4:	d006      	beq.n	80069b4 <etharp_raw+0x64>
 80069a6:	4b1b      	ldr	r3, [pc, #108]	; (8006a14 <etharp_raw+0xc4>)
 80069a8:	491e      	ldr	r1, [pc, #120]	; (8006a24 <etharp_raw+0xd4>)
 80069aa:	481c      	ldr	r0, [pc, #112]	; (8006a1c <etharp_raw+0xcc>)
 80069ac:	f240 426b 	movw	r2, #1131	; 0x46b
 80069b0:	f008 f8c0 	bl	800eb34 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 80069b4:	f8d8 3000 	ldr.w	r3, [r8]
 80069b8:	60a3      	str	r3, [r4, #8]
 80069ba:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 80069be:	81a3      	strh	r3, [r4, #12]
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 80069c0:	682b      	ldr	r3, [r5, #0]
 80069c2:	f8c4 3012 	str.w	r3, [r4, #18]
 80069c6:	88ab      	ldrh	r3, [r5, #4]
 80069c8:	82e3      	strh	r3, [r4, #22]
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 80069ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f8c4 300e 	str.w	r3, [r4, #14]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 80069d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	61a3      	str	r3, [r4, #24]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 80069d8:	2301      	movs	r3, #1
 80069da:	7063      	strb	r3, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80069dc:	2308      	movs	r3, #8
 80069de:	70a3      	strb	r3, [r4, #2]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80069e0:	2306      	movs	r3, #6
 80069e2:	7123      	strb	r3, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80069e4:	2304      	movs	r3, #4
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 80069e6:	2500      	movs	r5, #0
  hdr->protolen = sizeof(ip4_addr_t);
 80069e8:	7163      	strb	r3, [r4, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80069ea:	f640 0306 	movw	r3, #2054	; 0x806
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 80069ee:	7025      	strb	r5, [r4, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80069f0:	70e5      	strb	r5, [r4, #3]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80069f2:	464a      	mov	r2, r9
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	4631      	mov	r1, r6
 80069f8:	4653      	mov	r3, sl
 80069fa:	4638      	mov	r0, r7
 80069fc:	f004 ff64 	bl	800b8c8 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8006a00:	4630      	mov	r0, r6
 8006a02:	f001 fcc7 	bl	8008394 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 8006a06:	4628      	mov	r0, r5
}
 8006a08:	b002      	add	sp, #8
 8006a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return ERR_MEM;
 8006a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a12:	e7f9      	b.n	8006a08 <etharp_raw+0xb8>
 8006a14:	08011235 	.word	0x08011235
 8006a18:	0801126c 	.word	0x0801126c
 8006a1c:	0801127a 	.word	0x0801127a
 8006a20:	080112a2 	.word	0x080112a2
 8006a24:	080112d3 	.word	0x080112d3

08006a28 <etharp_find_entry.isra.0>:
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 8006a28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2c:	4b3e      	ldr	r3, [pc, #248]	; (8006b28 <etharp_find_entry.isra.0+0x100>)
 8006a2e:	9101      	str	r1, [sp, #4]
  s8_t old_queue = ARP_TABLE_SIZE;
 8006a30:	220a      	movs	r2, #10
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 8006a32:	4605      	mov	r5, r0
 8006a34:	2000      	movs	r0, #0
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8006a36:	4694      	mov	ip, r2
 8006a38:	4614      	mov	r4, r2
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8006a3a:	4681      	mov	r9, r0
 8006a3c:	4680      	mov	r8, r0
 8006a3e:	4683      	mov	fp, r0
  s8_t empty = ARP_TABLE_SIZE;
 8006a40:	4696      	mov	lr, r2
 8006a42:	461e      	mov	r6, r3
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8006a44:	f1be 0f0a 	cmp.w	lr, #10
    u8_t state = arp_table[i].state;
 8006a48:	7d1f      	ldrb	r7, [r3, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8006a4a:	d112      	bne.n	8006a72 <etharp_find_entry.isra.0+0x4a>
 8006a4c:	b99f      	cbnz	r7, 8006a76 <etharp_find_entry.isra.0+0x4e>
      empty = i;
 8006a4e:	fa4f fe80 	sxtb.w	lr, r0
 8006a52:	3001      	adds	r0, #1
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8006a54:	280a      	cmp	r0, #10
 8006a56:	f103 0318 	add.w	r3, r3, #24
 8006a5a:	d1f3      	bne.n	8006a44 <etharp_find_entry.isra.0+0x1c>
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8006a5c:	9b01      	ldr	r3, [sp, #4]
 8006a5e:	0799      	lsls	r1, r3, #30
 8006a60:	d404      	bmi.n	8006a6c <etharp_find_entry.isra.0+0x44>
 8006a62:	f1be 0f0a 	cmp.w	lr, #10
 8006a66:	d11c      	bne.n	8006aa2 <etharp_find_entry.isra.0+0x7a>
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8006a68:	07db      	lsls	r3, r3, #31
 8006a6a:	d435      	bmi.n	8006ad8 <etharp_find_entry.isra.0+0xb0>
    return (s8_t)ERR_MEM;
 8006a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a70:	e009      	b.n	8006a86 <etharp_find_entry.isra.0+0x5e>
    } else if (state != ETHARP_STATE_EMPTY) {
 8006a72:	2f00      	cmp	r7, #0
 8006a74:	d0ed      	beq.n	8006a52 <etharp_find_entry.isra.0+0x2a>
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8006a76:	2d00      	cmp	r5, #0
 8006a78:	d04a      	beq.n	8006b10 <etharp_find_entry.isra.0+0xe8>
 8006a7a:	6829      	ldr	r1, [r5, #0]
 8006a7c:	468a      	mov	sl, r1
 8006a7e:	6859      	ldr	r1, [r3, #4]
 8006a80:	458a      	cmp	sl, r1
 8006a82:	d145      	bne.n	8006b10 <etharp_find_entry.isra.0+0xe8>
        return i;
 8006a84:	b240      	sxtb	r0, r0
}
 8006a86:	b003      	add	sp, #12
 8006a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 8006a8c:	45c2      	cmp	sl, r8
 8006a8e:	d3e0      	bcc.n	8006a52 <etharp_find_entry.isra.0+0x2a>
            old_pending = i;
 8006a90:	fa4f fc80 	sxtb.w	ip, r0
 8006a94:	46d0      	mov	r8, sl
 8006a96:	e7dc      	b.n	8006a52 <etharp_find_entry.isra.0+0x2a>
          if (arp_table[i].ctime >= age_stable) {
 8006a98:	45ca      	cmp	sl, r9
            old_stable = i;
 8006a9a:	bf24      	itt	cs
 8006a9c:	b244      	sxtbcs	r4, r0
 8006a9e:	46d1      	movcs	r9, sl
 8006aa0:	e7d7      	b.n	8006a52 <etharp_find_entry.isra.0+0x2a>
    i = empty;
 8006aa2:	fa5f f78e 	uxtb.w	r7, lr
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8006aa6:	2318      	movs	r3, #24
 8006aa8:	fb03 6307 	mla	r3, r3, r7, r6
 8006aac:	7d1b      	ldrb	r3, [r3, #20]
 8006aae:	b133      	cbz	r3, 8006abe <etharp_find_entry.isra.0+0x96>
 8006ab0:	4b1e      	ldr	r3, [pc, #120]	; (8006b2c <etharp_find_entry.isra.0+0x104>)
 8006ab2:	491f      	ldr	r1, [pc, #124]	; (8006b30 <etharp_find_entry.isra.0+0x108>)
 8006ab4:	481f      	ldr	r0, [pc, #124]	; (8006b34 <etharp_find_entry.isra.0+0x10c>)
 8006ab6:	f240 1287 	movw	r2, #391	; 0x187
 8006aba:	f008 f83b 	bl	800eb34 <iprintf>
  if (ipaddr != NULL) {
 8006abe:	b125      	cbz	r5, 8006aca <etharp_find_entry.isra.0+0xa2>
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8006ac0:	2318      	movs	r3, #24
 8006ac2:	fb03 6307 	mla	r3, r3, r7, r6
 8006ac6:	682a      	ldr	r2, [r5, #0]
 8006ac8:	605a      	str	r2, [r3, #4]
  arp_table[i].ctime = 0;
 8006aca:	2318      	movs	r3, #24
 8006acc:	fb03 6607 	mla	r6, r3, r7, r6
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	8273      	strh	r3, [r6, #18]
  return (err_t)i;
 8006ad4:	b278      	sxtb	r0, r7
 8006ad6:	e7d6      	b.n	8006a86 <etharp_find_entry.isra.0+0x5e>
    if (old_stable < ARP_TABLE_SIZE) {
 8006ad8:	2c0a      	cmp	r4, #10
 8006ada:	d00f      	beq.n	8006afc <etharp_find_entry.isra.0+0xd4>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8006adc:	2318      	movs	r3, #24
      i = old_stable;
 8006ade:	b2e7      	uxtb	r7, r4
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8006ae0:	435c      	muls	r4, r3
 8006ae2:	5933      	ldr	r3, [r6, r4]
 8006ae4:	b133      	cbz	r3, 8006af4 <etharp_find_entry.isra.0+0xcc>
 8006ae6:	4b11      	ldr	r3, [pc, #68]	; (8006b2c <etharp_find_entry.isra.0+0x104>)
 8006ae8:	4913      	ldr	r1, [pc, #76]	; (8006b38 <etharp_find_entry.isra.0+0x110>)
 8006aea:	4812      	ldr	r0, [pc, #72]	; (8006b34 <etharp_find_entry.isra.0+0x10c>)
 8006aec:	f240 126f 	movw	r2, #367	; 0x16f
 8006af0:	f008 f820 	bl	800eb34 <iprintf>
    etharp_free_entry(i);
 8006af4:	4638      	mov	r0, r7
 8006af6:	f7ff ff17 	bl	8006928 <etharp_free_entry>
 8006afa:	e7d4      	b.n	8006aa6 <etharp_find_entry.isra.0+0x7e>
    } else if (old_pending < ARP_TABLE_SIZE) {
 8006afc:	f1bc 0f0a 	cmp.w	ip, #10
 8006b00:	d002      	beq.n	8006b08 <etharp_find_entry.isra.0+0xe0>
      i = old_pending;
 8006b02:	fa5f f78c 	uxtb.w	r7, ip
 8006b06:	e7f5      	b.n	8006af4 <etharp_find_entry.isra.0+0xcc>
    } else if (old_queue < ARP_TABLE_SIZE) {
 8006b08:	2a0a      	cmp	r2, #10
 8006b0a:	d0af      	beq.n	8006a6c <etharp_find_entry.isra.0+0x44>
      i = old_queue;
 8006b0c:	b2d7      	uxtb	r7, r2
 8006b0e:	e7f1      	b.n	8006af4 <etharp_find_entry.isra.0+0xcc>
      if (state == ETHARP_STATE_PENDING) {
 8006b10:	2f01      	cmp	r7, #1
 8006b12:	f8b3 a012 	ldrh.w	sl, [r3, #18]
 8006b16:	d1bf      	bne.n	8006a98 <etharp_find_entry.isra.0+0x70>
        if (arp_table[i].q != NULL) {
 8006b18:	681f      	ldr	r7, [r3, #0]
 8006b1a:	2f00      	cmp	r7, #0
 8006b1c:	d0b6      	beq.n	8006a8c <etharp_find_entry.isra.0+0x64>
          if (arp_table[i].ctime >= age_queue) {
 8006b1e:	45da      	cmp	sl, fp
 8006b20:	d397      	bcc.n	8006a52 <etharp_find_entry.isra.0+0x2a>
            old_queue = i;
 8006b22:	b242      	sxtb	r2, r0
 8006b24:	46d3      	mov	fp, sl
 8006b26:	e794      	b.n	8006a52 <etharp_find_entry.isra.0+0x2a>
 8006b28:	20000434 	.word	0x20000434
 8006b2c:	08011235 	.word	0x08011235
 8006b30:	08011157 	.word	0x08011157
 8006b34:	0801127a 	.word	0x0801127a
 8006b38:	08011140 	.word	0x08011140

08006b3c <etharp_cleanup_netif>:
{
 8006b3c:	b570      	push	{r4, r5, r6, lr}
 8006b3e:	4d08      	ldr	r5, [pc, #32]	; (8006b60 <etharp_cleanup_netif+0x24>)
 8006b40:	4606      	mov	r6, r0
 8006b42:	2400      	movs	r4, #0
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8006b44:	7d2b      	ldrb	r3, [r5, #20]
 8006b46:	b12b      	cbz	r3, 8006b54 <etharp_cleanup_netif+0x18>
 8006b48:	68ab      	ldr	r3, [r5, #8]
 8006b4a:	42b3      	cmp	r3, r6
 8006b4c:	d102      	bne.n	8006b54 <etharp_cleanup_netif+0x18>
      etharp_free_entry(i);
 8006b4e:	4620      	mov	r0, r4
 8006b50:	f7ff feea 	bl	8006928 <etharp_free_entry>
 8006b54:	3401      	adds	r4, #1
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8006b56:	2c0a      	cmp	r4, #10
 8006b58:	f105 0518 	add.w	r5, r5, #24
 8006b5c:	d1f2      	bne.n	8006b44 <etharp_cleanup_netif+0x8>
}
 8006b5e:	bd70      	pop	{r4, r5, r6, pc}
 8006b60:	20000434 	.word	0x20000434

08006b64 <etharp_input>:
{
 8006b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b68:	4680      	mov	r8, r0
 8006b6a:	b086      	sub	sp, #24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8006b6c:	460c      	mov	r4, r1
 8006b6e:	b949      	cbnz	r1, 8006b84 <etharp_input+0x20>
 8006b70:	4b46      	ldr	r3, [pc, #280]	; (8006c8c <etharp_input+0x128>)
 8006b72:	4947      	ldr	r1, [pc, #284]	; (8006c90 <etharp_input+0x12c>)
 8006b74:	4847      	ldr	r0, [pc, #284]	; (8006c94 <etharp_input+0x130>)
 8006b76:	f44f 7222 	mov.w	r2, #648	; 0x288
 8006b7a:	f007 ffdb 	bl	800eb34 <iprintf>
}
 8006b7e:	b006      	add	sp, #24
 8006b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hdr = (struct etharp_hdr *)p->payload;
 8006b84:	6845      	ldr	r5, [r0, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8006b86:	882b      	ldrh	r3, [r5, #0]
 8006b88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b8c:	d108      	bne.n	8006ba0 <etharp_input+0x3c>
 8006b8e:	792b      	ldrb	r3, [r5, #4]
 8006b90:	2b06      	cmp	r3, #6
 8006b92:	d105      	bne.n	8006ba0 <etharp_input+0x3c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8006b94:	796b      	ldrb	r3, [r5, #5]
 8006b96:	2b04      	cmp	r3, #4
 8006b98:	d102      	bne.n	8006ba0 <etharp_input+0x3c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8006b9a:	886b      	ldrh	r3, [r5, #2]
 8006b9c:	2b08      	cmp	r3, #8
 8006b9e:	d003      	beq.n	8006ba8 <etharp_input+0x44>
  pbuf_free(p);
 8006ba0:	4640      	mov	r0, r8
 8006ba2:	f001 fbf7 	bl	8008394 <pbuf_free>
 8006ba6:	e7ea      	b.n	8006b7e <etharp_input+0x1a>
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8006ba8:	684e      	ldr	r6, [r1, #4]
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8006baa:	f8d5 300e 	ldr.w	r3, [r5, #14]
 8006bae:	9305      	str	r3, [sp, #20]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8006bb0:	69ab      	ldr	r3, [r5, #24]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8006bb2:	b116      	cbz	r6, 8006bba <etharp_input+0x56>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8006bb4:	1b9b      	subs	r3, r3, r6
 8006bb6:	425e      	negs	r6, r3
 8006bb8:	415e      	adcs	r6, r3
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8006bba:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8006bbe:	2e00      	cmp	r6, #0
 8006bc0:	bf14      	ite	ne
 8006bc2:	f04f 0901 	movne.w	r9, #1
 8006bc6:	f04f 0902 	moveq.w	r9, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8006bca:	2b06      	cmp	r3, #6
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8006bcc:	f105 0708 	add.w	r7, r5, #8
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8006bd0:	d006      	beq.n	8006be0 <etharp_input+0x7c>
 8006bd2:	4b2e      	ldr	r3, [pc, #184]	; (8006c8c <etharp_input+0x128>)
 8006bd4:	4930      	ldr	r1, [pc, #192]	; (8006c98 <etharp_input+0x134>)
 8006bd6:	482f      	ldr	r0, [pc, #188]	; (8006c94 <etharp_input+0x130>)
 8006bd8:	f240 12ab 	movw	r2, #427	; 0x1ab
 8006bdc:	f007 ffaa 	bl	800eb34 <iprintf>
  if (ip4_addr_isany(ipaddr) ||
 8006be0:	9805      	ldr	r0, [sp, #20]
 8006be2:	2800      	cmp	r0, #0
 8006be4:	d03c      	beq.n	8006c60 <etharp_input+0xfc>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8006be6:	4621      	mov	r1, r4
 8006be8:	f000 fc95 	bl	8007516 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 8006bec:	4682      	mov	sl, r0
 8006bee:	bbb8      	cbnz	r0, 8006c60 <etharp_input+0xfc>
      ip4_addr_ismulticast(ipaddr)) {
 8006bf0:	9b05      	ldr	r3, [sp, #20]
 8006bf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8006bf6:	2be0      	cmp	r3, #224	; 0xe0
 8006bf8:	d032      	beq.n	8006c60 <etharp_input+0xfc>
  i = etharp_find_entry(ipaddr, flags, netif);
 8006bfa:	4649      	mov	r1, r9
 8006bfc:	a805      	add	r0, sp, #20
 8006bfe:	f7ff ff13 	bl	8006a28 <etharp_find_entry.isra.0>
  if (i < 0) {
 8006c02:	2800      	cmp	r0, #0
 8006c04:	db2c      	blt.n	8006c60 <etharp_input+0xfc>
    arp_table[i].state = ETHARP_STATE_STABLE;
 8006c06:	4b25      	ldr	r3, [pc, #148]	; (8006c9c <etharp_input+0x138>)
 8006c08:	2218      	movs	r2, #24
 8006c0a:	fb02 f100 	mul.w	r1, r2, r0
 8006c0e:	eb03 0e01 	add.w	lr, r3, r1
 8006c12:	f04f 0c02 	mov.w	ip, #2
 8006c16:	f88e c014 	strb.w	ip, [lr, #20]
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8006c1a:	f04f 0c0c 	mov.w	ip, #12
  arp_table[i].netif = netif;
 8006c1e:	f8ce 4008 	str.w	r4, [lr, #8]
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8006c22:	fb12 c200 	smlabb	r2, r2, r0, ip
 8006c26:	6838      	ldr	r0, [r7, #0]
 8006c28:	5098      	str	r0, [r3, r2]
 8006c2a:	eb03 0c02 	add.w	ip, r3, r2
 8006c2e:	88ba      	ldrh	r2, [r7, #4]
 8006c30:	f8ac 2004 	strh.w	r2, [ip, #4]
  if (arp_table[i].q != NULL) {
 8006c34:	f853 9001 	ldr.w	r9, [r3, r1]
  arp_table[i].ctime = 0;
 8006c38:	f8ae a012 	strh.w	sl, [lr, #18]
  if (arp_table[i].q != NULL) {
 8006c3c:	f1b9 0f00 	cmp.w	r9, #0
 8006c40:	d00e      	beq.n	8006c60 <etharp_input+0xfc>
    arp_table[i].q = NULL;
 8006c42:	f843 a001 	str.w	sl, [r3, r1]
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8006c46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	f104 0225 	add.w	r2, r4, #37	; 0x25
 8006c50:	463b      	mov	r3, r7
 8006c52:	4649      	mov	r1, r9
 8006c54:	4620      	mov	r0, r4
 8006c56:	f004 fe37 	bl	800b8c8 <ethernet_output>
    pbuf_free(p);
 8006c5a:	4648      	mov	r0, r9
 8006c5c:	f001 fb9a 	bl	8008394 <pbuf_free>
  switch (hdr->opcode) {
 8006c60:	88eb      	ldrh	r3, [r5, #6]
 8006c62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c66:	d19b      	bne.n	8006ba0 <etharp_input+0x3c>
    if (for_us) {
 8006c68:	2e00      	cmp	r6, #0
 8006c6a:	d099      	beq.n	8006ba0 <etharp_input+0x3c>
      etharp_raw(netif,
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	9203      	str	r2, [sp, #12]
 8006c70:	aa05      	add	r2, sp, #20
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8006c72:	f104 0325 	add.w	r3, r4, #37	; 0x25
      etharp_raw(netif,
 8006c76:	9202      	str	r2, [sp, #8]
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8006c78:	1d22      	adds	r2, r4, #4
      etharp_raw(netif,
 8006c7a:	9200      	str	r2, [sp, #0]
 8006c7c:	9701      	str	r7, [sp, #4]
 8006c7e:	463a      	mov	r2, r7
 8006c80:	4619      	mov	r1, r3
 8006c82:	4620      	mov	r0, r4
 8006c84:	f7ff fe64 	bl	8006950 <etharp_raw>
 8006c88:	e78a      	b.n	8006ba0 <etharp_input+0x3c>
 8006c8a:	bf00      	nop
 8006c8c:	08011235 	.word	0x08011235
 8006c90:	0801126c 	.word	0x0801126c
 8006c94:	0801127a 	.word	0x0801127a
 8006c98:	0801119f 	.word	0x0801119f
 8006c9c:	20000434 	.word	0x20000434

08006ca0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8006ca0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ca2:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8006ca4:	f100 0325 	add.w	r3, r0, #37	; 0x25
 8006ca8:	9102      	str	r1, [sp, #8]
 8006caa:	2401      	movs	r4, #1
 8006cac:	4905      	ldr	r1, [pc, #20]	; (8006cc4 <etharp_request+0x24>)
 8006cae:	9101      	str	r1, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8006cb0:	3204      	adds	r2, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8006cb2:	9200      	str	r2, [sp, #0]
 8006cb4:	9403      	str	r4, [sp, #12]
 8006cb6:	4a04      	ldr	r2, [pc, #16]	; (8006cc8 <etharp_request+0x28>)
 8006cb8:	4619      	mov	r1, r3
 8006cba:	f7ff fe49 	bl	8006950 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8006cbe:	b004      	add	sp, #16
 8006cc0:	bd10      	pop	{r4, pc}
 8006cc2:	bf00      	nop
 8006cc4:	08012596 	.word	0x08012596
 8006cc8:	0801252a 	.word	0x0801252a

08006ccc <etharp_tmr>:
{
 8006ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cce:	4c13      	ldr	r4, [pc, #76]	; (8006d1c <etharp_tmr+0x50>)
 8006cd0:	2500      	movs	r5, #0
        arp_table[i].state = ETHARP_STATE_STABLE;
 8006cd2:	2602      	movs	r6, #2
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8006cd4:	2704      	movs	r7, #4
    u8_t state = arp_table[i].state;
 8006cd6:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 8006cd8:	b16a      	cbz	r2, 8006cf6 <etharp_tmr+0x2a>
      arp_table[i].ctime++;
 8006cda:	89e3      	ldrh	r3, [r4, #14]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8006ce0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 8006ce4:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8006ce6:	d203      	bcs.n	8006cf0 <etharp_tmr+0x24>
 8006ce8:	2a01      	cmp	r2, #1
 8006cea:	d10a      	bne.n	8006d02 <etharp_tmr+0x36>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8006cec:	2b04      	cmp	r3, #4
 8006cee:	d90c      	bls.n	8006d0a <etharp_tmr+0x3e>
        etharp_free_entry(i);
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	f7ff fe19 	bl	8006928 <etharp_free_entry>
 8006cf6:	3501      	adds	r5, #1
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8006cf8:	2d0a      	cmp	r5, #10
 8006cfa:	f104 0418 	add.w	r4, r4, #24
 8006cfe:	d1ea      	bne.n	8006cd6 <etharp_tmr+0xa>
 8006d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8006d02:	2a03      	cmp	r2, #3
 8006d04:	d106      	bne.n	8006d14 <etharp_tmr+0x48>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8006d06:	7427      	strb	r7, [r4, #16]
 8006d08:	e7f5      	b.n	8006cf6 <etharp_tmr+0x2a>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8006d0a:	4621      	mov	r1, r4
 8006d0c:	6860      	ldr	r0, [r4, #4]
 8006d0e:	f7ff ffc7 	bl	8006ca0 <etharp_request>
 8006d12:	e7f0      	b.n	8006cf6 <etharp_tmr+0x2a>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8006d14:	2a04      	cmp	r2, #4
 8006d16:	d1ee      	bne.n	8006cf6 <etharp_tmr+0x2a>
        arp_table[i].state = ETHARP_STATE_STABLE;
 8006d18:	7426      	strb	r6, [r4, #16]
 8006d1a:	e7ec      	b.n	8006cf6 <etharp_tmr+0x2a>
 8006d1c:	20000438 	.word	0x20000438

08006d20 <etharp_output_to_arp_index>:
{
 8006d20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8006d24:	4d27      	ldr	r5, [pc, #156]	; (8006dc4 <etharp_output_to_arp_index+0xa4>)
{
 8006d26:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8006d28:	2218      	movs	r2, #24
 8006d2a:	fb02 5204 	mla	r2, r2, r4, r5
{
 8006d2e:	b085      	sub	sp, #20
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8006d30:	7d12      	ldrb	r2, [r2, #20]
 8006d32:	2a01      	cmp	r2, #1
{
 8006d34:	4606      	mov	r6, r0
 8006d36:	4688      	mov	r8, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8006d38:	d806      	bhi.n	8006d48 <etharp_output_to_arp_index+0x28>
 8006d3a:	4b23      	ldr	r3, [pc, #140]	; (8006dc8 <etharp_output_to_arp_index+0xa8>)
 8006d3c:	4923      	ldr	r1, [pc, #140]	; (8006dcc <etharp_output_to_arp_index+0xac>)
 8006d3e:	4824      	ldr	r0, [pc, #144]	; (8006dd0 <etharp_output_to_arp_index+0xb0>)
 8006d40:	f240 22ed 	movw	r2, #749	; 0x2ed
 8006d44:	f007 fef6 	bl	800eb34 <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8006d48:	2118      	movs	r1, #24
 8006d4a:	fb01 5904 	mla	r9, r1, r4, r5
 8006d4e:	f106 0725 	add.w	r7, r6, #37	; 0x25
 8006d52:	f899 3014 	ldrb.w	r3, [r9, #20]
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d10d      	bne.n	8006d76 <etharp_output_to_arp_index+0x56>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8006d5a:	f8b9 3012 	ldrh.w	r3, [r9, #18]
 8006d5e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8006d62:	d917      	bls.n	8006d94 <etharp_output_to_arp_index+0x74>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8006d64:	4649      	mov	r1, r9
 8006d66:	3104      	adds	r1, #4
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f7ff ff99 	bl	8006ca0 <etharp_request>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8006d6e:	b910      	cbnz	r0, 8006d76 <etharp_output_to_arp_index+0x56>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8006d70:	2303      	movs	r3, #3
 8006d72:	f889 3014 	strb.w	r3, [r9, #20]
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8006d76:	2318      	movs	r3, #24
 8006d78:	fb03 5304 	mla	r3, r3, r4, r5
 8006d7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d80:	9200      	str	r2, [sp, #0]
 8006d82:	330c      	adds	r3, #12
 8006d84:	463a      	mov	r2, r7
 8006d86:	4641      	mov	r1, r8
 8006d88:	4630      	mov	r0, r6
 8006d8a:	f004 fd9d 	bl	800b8c8 <ethernet_output>
}
 8006d8e:	b005      	add	sp, #20
 8006d90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8006d94:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8006d98:	d3ed      	bcc.n	8006d76 <etharp_output_to_arp_index+0x56>
 8006d9a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8006d9e:	00db      	lsls	r3, r3, #3
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8006da0:	f103 020c 	add.w	r2, r3, #12
 8006da4:	3304      	adds	r3, #4
 8006da6:	442b      	add	r3, r5
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8006da8:	9302      	str	r3, [sp, #8]
 8006daa:	4b0a      	ldr	r3, [pc, #40]	; (8006dd4 <etharp_output_to_arp_index+0xb4>)
 8006dac:	9301      	str	r3, [sp, #4]
 8006dae:	2101      	movs	r1, #1
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8006db0:	1d33      	adds	r3, r6, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8006db2:	9103      	str	r1, [sp, #12]
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	442a      	add	r2, r5
 8006db8:	463b      	mov	r3, r7
 8006dba:	4639      	mov	r1, r7
 8006dbc:	4630      	mov	r0, r6
 8006dbe:	f7ff fdc7 	bl	8006950 <etharp_raw>
 8006dc2:	e7d4      	b.n	8006d6e <etharp_output_to_arp_index+0x4e>
 8006dc4:	20000434 	.word	0x20000434
 8006dc8:	08011235 	.word	0x08011235
 8006dcc:	080111c3 	.word	0x080111c3
 8006dd0:	0801127a 	.word	0x0801127a
 8006dd4:	08012596 	.word	0x08012596

08006dd8 <etharp_query>:
{
 8006dd8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ddc:	4689      	mov	r9, r1
 8006dde:	4680      	mov	r8, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8006de0:	4601      	mov	r1, r0
 8006de2:	f8d9 0000 	ldr.w	r0, [r9]
{
 8006de6:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8006de8:	f000 fb95 	bl	8007516 <ip4_addr_isbroadcast_u32>
 8006dec:	4604      	mov	r4, r0
 8006dee:	2800      	cmp	r0, #0
 8006df0:	d15e      	bne.n	8006eb0 <etharp_query+0xd8>
      ip4_addr_ismulticast(ipaddr) ||
 8006df2:	f8d9 3000 	ldr.w	r3, [r9]
 8006df6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8006dfa:	2ae0      	cmp	r2, #224	; 0xe0
 8006dfc:	d058      	beq.n	8006eb0 <etharp_query+0xd8>
      ip4_addr_isany(ipaddr)) {
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d056      	beq.n	8006eb0 <etharp_query+0xd8>
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8006e02:	2101      	movs	r1, #1
 8006e04:	4648      	mov	r0, r9
 8006e06:	f7ff fe0f 	bl	8006a28 <etharp_find_entry.isra.0>
  if (i < 0) {
 8006e0a:	1e05      	subs	r5, r0, #0
 8006e0c:	db53      	blt.n	8006eb6 <etharp_query+0xde>
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8006e0e:	4f40      	ldr	r7, [pc, #256]	; (8006f10 <etharp_query+0x138>)
 8006e10:	2318      	movs	r3, #24
 8006e12:	fb03 7305 	mla	r3, r3, r5, r7
 8006e16:	7d1a      	ldrb	r2, [r3, #20]
 8006e18:	b91a      	cbnz	r2, 8006e22 <etharp_query+0x4a>
    arp_table[i].state = ETHARP_STATE_PENDING;
 8006e1a:	2401      	movs	r4, #1
 8006e1c:	751c      	strb	r4, [r3, #20]
    arp_table[i].netif = netif;
 8006e1e:	f8c3 8008 	str.w	r8, [r3, #8]
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8006e22:	2318      	movs	r3, #24
 8006e24:	fb03 7305 	mla	r3, r3, r5, r7
 8006e28:	7d1b      	ldrb	r3, [r3, #20]
 8006e2a:	b933      	cbnz	r3, 8006e3a <etharp_query+0x62>
 8006e2c:	4b39      	ldr	r3, [pc, #228]	; (8006f14 <etharp_query+0x13c>)
 8006e2e:	493a      	ldr	r1, [pc, #232]	; (8006f18 <etharp_query+0x140>)
 8006e30:	483a      	ldr	r0, [pc, #232]	; (8006f1c <etharp_query+0x144>)
 8006e32:	f240 32c9 	movw	r2, #969	; 0x3c9
 8006e36:	f007 fe7d 	bl	800eb34 <iprintf>
  if (is_new_entry || (q == NULL)) {
 8006e3a:	b90c      	cbnz	r4, 8006e40 <etharp_query+0x68>
 8006e3c:	2e00      	cmp	r6, #0
 8006e3e:	d13c      	bne.n	8006eba <etharp_query+0xe2>
    result = etharp_request(netif, ipaddr);
 8006e40:	4649      	mov	r1, r9
 8006e42:	4640      	mov	r0, r8
 8006e44:	f7ff ff2c 	bl	8006ca0 <etharp_request>
    if (q == NULL) {
 8006e48:	2e00      	cmp	r6, #0
 8006e4a:	d138      	bne.n	8006ebe <etharp_query+0xe6>
}
 8006e4c:	b002      	add	sp, #8
 8006e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8006e52:	d1fb      	bne.n	8006e4c <etharp_query+0x74>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8006e54:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8006f14 <etharp_query+0x13c>
 8006e58:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8006f24 <etharp_query+0x14c>
 8006e5c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006f1c <etharp_query+0x144>
 8006e60:	4634      	mov	r4, r6
    while (p) {
 8006e62:	b99c      	cbnz	r4, 8006e8c <etharp_query+0xb4>
      pbuf_ref(p);
 8006e64:	4630      	mov	r0, r6
 8006e66:	f001 fc4f 	bl	8008708 <pbuf_ref>
    if (p != NULL) {
 8006e6a:	2e00      	cmp	r6, #0
 8006e6c:	d04c      	beq.n	8006f08 <etharp_query+0x130>
 8006e6e:	46b0      	mov	r8, r6
      if (arp_table[i].q != NULL) {
 8006e70:	2318      	movs	r3, #24
 8006e72:	fb03 f205 	mul.w	r2, r3, r5
 8006e76:	461c      	mov	r4, r3
 8006e78:	58b8      	ldr	r0, [r7, r2]
 8006e7a:	b108      	cbz	r0, 8006e80 <etharp_query+0xa8>
        pbuf_free(arp_table[i].q);
 8006e7c:	f001 fa8a 	bl	8008394 <pbuf_free>
      arp_table[i].q = p;
 8006e80:	fb04 f305 	mul.w	r3, r4, r5
      result = ERR_OK;
 8006e84:	2000      	movs	r0, #0
      arp_table[i].q = p;
 8006e86:	f847 8003 	str.w	r8, [r7, r3]
 8006e8a:	e7df      	b.n	8006e4c <etharp_query+0x74>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8006e8c:	8962      	ldrh	r2, [r4, #10]
 8006e8e:	8923      	ldrh	r3, [r4, #8]
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d108      	bne.n	8006ea6 <etharp_query+0xce>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	b133      	cbz	r3, 8006ea6 <etharp_query+0xce>
 8006e98:	4643      	mov	r3, r8
 8006e9a:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8006e9e:	4649      	mov	r1, r9
 8006ea0:	4650      	mov	r0, sl
 8006ea2:	f007 fe47 	bl	800eb34 <iprintf>
      if (p->type != PBUF_ROM) {
 8006ea6:	7b23      	ldrb	r3, [r4, #12]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d11e      	bne.n	8006eea <etharp_query+0x112>
      p = p->next;
 8006eac:	6824      	ldr	r4, [r4, #0]
 8006eae:	e7d8      	b.n	8006e62 <etharp_query+0x8a>
    return ERR_ARG;
 8006eb0:	f06f 000f 	mvn.w	r0, #15
 8006eb4:	e7ca      	b.n	8006e4c <etharp_query+0x74>
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	e7c8      	b.n	8006e4c <etharp_query+0x74>
  err_t result = ERR_MEM;
 8006eba:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8006ebe:	2318      	movs	r3, #24
 8006ec0:	fb03 7205 	mla	r2, r3, r5, r7
 8006ec4:	7d12      	ldrb	r2, [r2, #20]
 8006ec6:	2a01      	cmp	r2, #1
 8006ec8:	d9c3      	bls.n	8006e52 <etharp_query+0x7a>
    ETHARP_SET_HINT(netif, i);
 8006eca:	4a15      	ldr	r2, [pc, #84]	; (8006f20 <etharp_query+0x148>)
 8006ecc:	7015      	strb	r5, [r2, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8006ece:	220c      	movs	r2, #12
 8006ed0:	fb13 2305 	smlabb	r3, r3, r5, r2
 8006ed4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ed8:	9200      	str	r2, [sp, #0]
 8006eda:	443b      	add	r3, r7
 8006edc:	f108 0225 	add.w	r2, r8, #37	; 0x25
 8006ee0:	4631      	mov	r1, r6
 8006ee2:	4640      	mov	r0, r8
 8006ee4:	f004 fcf0 	bl	800b8c8 <ethernet_output>
 8006ee8:	e7b0      	b.n	8006e4c <etharp_query+0x74>
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8006eea:	2200      	movs	r2, #0
 8006eec:	8921      	ldrh	r1, [r4, #8]
 8006eee:	2002      	movs	r0, #2
 8006ef0:	f001 fab2 	bl	8008458 <pbuf_alloc>
      if (p != NULL) {
 8006ef4:	4680      	mov	r8, r0
 8006ef6:	b138      	cbz	r0, 8006f08 <etharp_query+0x130>
        if (pbuf_copy(p, q) != ERR_OK) {
 8006ef8:	4631      	mov	r1, r6
 8006efa:	f001 fc5d 	bl	80087b8 <pbuf_copy>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	d0b6      	beq.n	8006e70 <etharp_query+0x98>
          pbuf_free(p);
 8006f02:	4640      	mov	r0, r8
 8006f04:	f001 fa46 	bl	8008394 <pbuf_free>
      result = ERR_MEM;
 8006f08:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0c:	e79e      	b.n	8006e4c <etharp_query+0x74>
 8006f0e:	bf00      	nop
 8006f10:	20000434 	.word	0x20000434
 8006f14:	08011235 	.word	0x08011235
 8006f18:	080111f3 	.word	0x080111f3
 8006f1c:	0801127a 	.word	0x0801127a
 8006f20:	20000524 	.word	0x20000524
 8006f24:	0801121b 	.word	0x0801121b

08006f28 <etharp_output>:
{
 8006f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f2a:	460e      	mov	r6, r1
 8006f2c:	b085      	sub	sp, #20
 8006f2e:	4615      	mov	r5, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8006f30:	4604      	mov	r4, r0
 8006f32:	b930      	cbnz	r0, 8006f42 <etharp_output+0x1a>
 8006f34:	4b3e      	ldr	r3, [pc, #248]	; (8007030 <etharp_output+0x108>)
 8006f36:	493f      	ldr	r1, [pc, #252]	; (8007034 <etharp_output+0x10c>)
 8006f38:	483f      	ldr	r0, [pc, #252]	; (8007038 <etharp_output+0x110>)
 8006f3a:	f240 321b 	movw	r2, #795	; 0x31b
 8006f3e:	f007 fdf9 	bl	800eb34 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8006f42:	b936      	cbnz	r6, 8006f52 <etharp_output+0x2a>
 8006f44:	4b3a      	ldr	r3, [pc, #232]	; (8007030 <etharp_output+0x108>)
 8006f46:	493d      	ldr	r1, [pc, #244]	; (800703c <etharp_output+0x114>)
 8006f48:	483b      	ldr	r0, [pc, #236]	; (8007038 <etharp_output+0x110>)
 8006f4a:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8006f4e:	f007 fdf1 	bl	800eb34 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8006f52:	b935      	cbnz	r5, 8006f62 <etharp_output+0x3a>
 8006f54:	4b36      	ldr	r3, [pc, #216]	; (8007030 <etharp_output+0x108>)
 8006f56:	493a      	ldr	r1, [pc, #232]	; (8007040 <etharp_output+0x118>)
 8006f58:	4837      	ldr	r0, [pc, #220]	; (8007038 <etharp_output+0x110>)
 8006f5a:	f240 321d 	movw	r2, #797	; 0x31d
 8006f5e:	f007 fde9 	bl	800eb34 <iprintf>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8006f62:	4621      	mov	r1, r4
 8006f64:	6828      	ldr	r0, [r5, #0]
 8006f66:	f000 fad6 	bl	8007516 <ip4_addr_isbroadcast_u32>
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	d15b      	bne.n	8007026 <etharp_output+0xfe>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8006f6e:	682b      	ldr	r3, [r5, #0]
 8006f70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006f74:	2ae0      	cmp	r2, #224	; 0xe0
 8006f76:	d11d      	bne.n	8006fb4 <etharp_output+0x8c>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	f88d 3008 	strb.w	r3, [sp, #8]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8006f7e:	235e      	movs	r3, #94	; 0x5e
 8006f80:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8006f84:	786b      	ldrb	r3, [r5, #1]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8006f86:	f88d 0009 	strb.w	r0, [sp, #9]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8006f8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f8e:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8006f92:	78ab      	ldrb	r3, [r5, #2]
 8006f94:	f88d 300c 	strb.w	r3, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8006f98:	78eb      	ldrb	r3, [r5, #3]
 8006f9a:	f88d 300d 	strb.w	r3, [sp, #13]
    dest = &mcastaddr;
 8006f9e:	ab02      	add	r3, sp, #8
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 8006fa0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006fa4:	9200      	str	r2, [sp, #0]
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	f104 0225 	add.w	r2, r4, #37	; 0x25
 8006fac:	4620      	mov	r0, r4
 8006fae:	f004 fc8b 	bl	800b8c8 <ethernet_output>
 8006fb2:	e01f      	b.n	8006ff4 <etharp_output+0xcc>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8006fb4:	6862      	ldr	r2, [r4, #4]
 8006fb6:	68a1      	ldr	r1, [r4, #8]
 8006fb8:	405a      	eors	r2, r3
 8006fba:	420a      	tst	r2, r1
 8006fbc:	d008      	beq.n	8006fd0 <etharp_output+0xa8>
        !ip4_addr_islinklocal(ipaddr)) {
 8006fbe:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8006fc0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d003      	beq.n	8006fd0 <etharp_output+0xa8>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8006fc8:	68e3      	ldr	r3, [r4, #12]
 8006fca:	b373      	cbz	r3, 800702a <etharp_output+0x102>
            dst_addr = netif_ip4_gw(netif);
 8006fcc:	f104 050c 	add.w	r5, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8006fd0:	4b1c      	ldr	r3, [pc, #112]	; (8007044 <etharp_output+0x11c>)
 8006fd2:	491d      	ldr	r1, [pc, #116]	; (8007048 <etharp_output+0x120>)
 8006fd4:	781a      	ldrb	r2, [r3, #0]
 8006fd6:	2018      	movs	r0, #24
 8006fd8:	fb00 1002 	mla	r0, r0, r2, r1
 8006fdc:	7d01      	ldrb	r1, [r0, #20]
 8006fde:	2901      	cmp	r1, #1
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	d909      	bls.n	8006ff8 <etharp_output+0xd0>
 8006fe4:	682f      	ldr	r7, [r5, #0]
 8006fe6:	6843      	ldr	r3, [r0, #4]
 8006fe8:	429f      	cmp	r7, r3
 8006fea:	d105      	bne.n	8006ff8 <etharp_output+0xd0>
        return etharp_output_to_arp_index(netif, q, i);
 8006fec:	4631      	mov	r1, r6
 8006fee:	4620      	mov	r0, r4
 8006ff0:	f7ff fe96 	bl	8006d20 <etharp_output_to_arp_index>
}
 8006ff4:	b005      	add	sp, #20
 8006ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ff8:	4b13      	ldr	r3, [pc, #76]	; (8007048 <etharp_output+0x120>)
{
 8006ffa:	2200      	movs	r2, #0
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8006ffc:	7d18      	ldrb	r0, [r3, #20]
 8006ffe:	2801      	cmp	r0, #1
 8007000:	d906      	bls.n	8007010 <etharp_output+0xe8>
 8007002:	682f      	ldr	r7, [r5, #0]
 8007004:	6858      	ldr	r0, [r3, #4]
 8007006:	4287      	cmp	r7, r0
 8007008:	d102      	bne.n	8007010 <etharp_output+0xe8>
        ETHARP_SET_HINT(netif, i);
 800700a:	b2d2      	uxtb	r2, r2
 800700c:	700a      	strb	r2, [r1, #0]
 800700e:	e7ed      	b.n	8006fec <etharp_output+0xc4>
 8007010:	3201      	adds	r2, #1
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8007012:	2a0a      	cmp	r2, #10
 8007014:	f103 0318 	add.w	r3, r3, #24
 8007018:	d1f0      	bne.n	8006ffc <etharp_output+0xd4>
    return etharp_query(netif, dst_addr, q);
 800701a:	4632      	mov	r2, r6
 800701c:	4629      	mov	r1, r5
 800701e:	4620      	mov	r0, r4
 8007020:	f7ff feda 	bl	8006dd8 <etharp_query>
 8007024:	e7e6      	b.n	8006ff4 <etharp_output+0xcc>
    dest = (const struct eth_addr *)&ethbroadcast;
 8007026:	4b09      	ldr	r3, [pc, #36]	; (800704c <etharp_output+0x124>)
 8007028:	e7ba      	b.n	8006fa0 <etharp_output+0x78>
            return ERR_RTE;
 800702a:	f06f 0003 	mvn.w	r0, #3
 800702e:	e7e1      	b.n	8006ff4 <etharp_output+0xcc>
 8007030:	08011235 	.word	0x08011235
 8007034:	0801126c 	.word	0x0801126c
 8007038:	0801127a 	.word	0x0801127a
 800703c:	08011c43 	.word	0x08011c43
 8007040:	08011180 	.word	0x08011180
 8007044:	20000524 	.word	0x20000524
 8007048:	20000434 	.word	0x20000434
 800704c:	0801252a 	.word	0x0801252a

08007050 <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 8007050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007052:	4604      	mov	r4, r0
 8007054:	b087      	sub	sp, #28
 8007056:	460f      	mov	r7, r1
 8007058:	4616      	mov	r6, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800705a:	2124      	movs	r1, #36	; 0x24
 800705c:	2200      	movs	r2, #0
 800705e:	2001      	movs	r0, #1
 8007060:	f001 f9fa 	bl	8008458 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 8007064:	4605      	mov	r5, r0
 8007066:	b3a0      	cbz	r0, 80070d2 <icmp_send_response.isra.0+0x82>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8007068:	8943      	ldrh	r3, [r0, #10]
 800706a:	2b23      	cmp	r3, #35	; 0x23
 800706c:	d806      	bhi.n	800707c <icmp_send_response.isra.0+0x2c>
 800706e:	4b1a      	ldr	r3, [pc, #104]	; (80070d8 <icmp_send_response.isra.0+0x88>)
 8007070:	491a      	ldr	r1, [pc, #104]	; (80070dc <icmp_send_response.isra.0+0x8c>)
 8007072:	481b      	ldr	r0, [pc, #108]	; (80070e0 <icmp_send_response.isra.0+0x90>)
 8007074:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8007078:	f007 fd5c 	bl	800eb34 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800707c:	6822      	ldr	r2, [r4, #0]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800707e:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 8007080:	2300      	movs	r3, #0
 8007082:	7123      	strb	r3, [r4, #4]
 8007084:	7163      	strb	r3, [r4, #5]
  icmphdr->seqno = 0;
 8007086:	71a3      	strb	r3, [r4, #6]
 8007088:	71e3      	strb	r3, [r4, #7]
  icmphdr->type = type;
 800708a:	7027      	strb	r7, [r4, #0]
  icmphdr->code = code;
 800708c:	7066      	strb	r6, [r4, #1]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800708e:	4613      	mov	r3, r2
 8007090:	f104 0108 	add.w	r1, r4, #8
 8007094:	f102 001c 	add.w	r0, r2, #28
 8007098:	f853 6b04 	ldr.w	r6, [r3], #4
 800709c:	f841 6b04 	str.w	r6, [r1], #4
 80070a0:	4283      	cmp	r3, r0
 80070a2:	d1f9      	bne.n	8007098 <icmp_send_response.isra.0+0x48>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80070a4:	ae06      	add	r6, sp, #24
 80070a6:	68d3      	ldr	r3, [r2, #12]
 80070a8:	f846 3d04 	str.w	r3, [r6, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 80070ac:	4630      	mov	r0, r6
 80070ae:	f000 f8bb 	bl	8007228 <ip4_route>
#endif
  if (netif != NULL) {
 80070b2:	b158      	cbz	r0, 80070cc <icmp_send_response.isra.0+0x7c>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80070b4:	2100      	movs	r1, #0
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80070b6:	2301      	movs	r3, #1
    icmphdr->chksum = 0;
 80070b8:	70a1      	strb	r1, [r4, #2]
 80070ba:	70e1      	strb	r1, [r4, #3]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80070bc:	4632      	mov	r2, r6
 80070be:	9002      	str	r0, [sp, #8]
 80070c0:	e88d 000a 	stmia.w	sp, {r1, r3}
 80070c4:	4628      	mov	r0, r5
 80070c6:	23ff      	movs	r3, #255	; 0xff
 80070c8:	f000 fa14 	bl	80074f4 <ip4_output_if>
  }
  pbuf_free(q);
 80070cc:	4628      	mov	r0, r5
 80070ce:	f001 f961 	bl	8008394 <pbuf_free>
}
 80070d2:	b007      	add	sp, #28
 80070d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070d6:	bf00      	nop
 80070d8:	0801137b 	.word	0x0801137b
 80070dc:	080113b0 	.word	0x080113b0
 80070e0:	0801127a 	.word	0x0801127a

080070e4 <icmp_input>:
{
 80070e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  iphdr_in = ip4_current_header();
 80070e8:	4b44      	ldr	r3, [pc, #272]	; (80071fc <icmp_input+0x118>)
 80070ea:	f8d3 9008 	ldr.w	r9, [r3, #8]
  hlen = IPH_HL(iphdr_in) * 4;
 80070ee:	f899 5000 	ldrb.w	r5, [r9]
 80070f2:	f005 050f 	and.w	r5, r5, #15
 80070f6:	00ad      	lsls	r5, r5, #2
  if (hlen < IP_HLEN) {
 80070f8:	2d13      	cmp	r5, #19
{
 80070fa:	b085      	sub	sp, #20
 80070fc:	4604      	mov	r4, r0
 80070fe:	4688      	mov	r8, r1
 8007100:	461f      	mov	r7, r3
  if (hlen < IP_HLEN) {
 8007102:	d92a      	bls.n	800715a <icmp_input+0x76>
  if (p->len < sizeof(u16_t)*2) {
 8007104:	8942      	ldrh	r2, [r0, #10]
 8007106:	2a03      	cmp	r2, #3
 8007108:	d927      	bls.n	800715a <icmp_input+0x76>
  type = *((u8_t *)p->payload);
 800710a:	6842      	ldr	r2, [r0, #4]
  switch (type) {
 800710c:	7812      	ldrb	r2, [r2, #0]
 800710e:	2a08      	cmp	r2, #8
 8007110:	d123      	bne.n	800715a <icmp_input+0x76>
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8007112:	6958      	ldr	r0, [r3, #20]
 8007114:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8007118:	2ae0      	cmp	r2, #224	; 0xe0
 800711a:	d01e      	beq.n	800715a <icmp_input+0x76>
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800711c:	6819      	ldr	r1, [r3, #0]
 800711e:	f000 f9fa 	bl	8007516 <ip4_addr_isbroadcast_u32>
 8007122:	4606      	mov	r6, r0
 8007124:	b9c8      	cbnz	r0, 800715a <icmp_input+0x76>
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8007126:	8923      	ldrh	r3, [r4, #8]
 8007128:	2b07      	cmp	r3, #7
 800712a:	d916      	bls.n	800715a <icmp_input+0x76>
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800712c:	f105 010e 	add.w	r1, r5, #14
 8007130:	4620      	mov	r0, r4
 8007132:	f001 f929 	bl	8008388 <pbuf_header>
 8007136:	2800      	cmp	r0, #0
 8007138:	d04f      	beq.n	80071da <icmp_input+0xf6>
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800713a:	8921      	ldrh	r1, [r4, #8]
 800713c:	4429      	add	r1, r5
 800713e:	4632      	mov	r2, r6
 8007140:	b289      	uxth	r1, r1
 8007142:	2002      	movs	r0, #2
 8007144:	f001 f988 	bl	8008458 <pbuf_alloc>
      if (r == NULL) {
 8007148:	4606      	mov	r6, r0
 800714a:	b130      	cbz	r0, 800715a <icmp_input+0x76>
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800714c:	8942      	ldrh	r2, [r0, #10]
 800714e:	f105 0308 	add.w	r3, r5, #8
 8007152:	429a      	cmp	r2, r3
 8007154:	d207      	bcs.n	8007166 <icmp_input+0x82>
        pbuf_free(r);
 8007156:	f001 f91d 	bl	8008394 <pbuf_free>
  pbuf_free(p);
 800715a:	4620      	mov	r0, r4
}
 800715c:	b005      	add	sp, #20
 800715e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pbuf_free(p);
 8007162:	f001 b917 	b.w	8008394 <pbuf_free>
      MEMCPY(r->payload, iphdr_in, hlen);
 8007166:	4649      	mov	r1, r9
 8007168:	462a      	mov	r2, r5
 800716a:	6840      	ldr	r0, [r0, #4]
 800716c:	f007 f863 	bl	800e236 <memcpy>
      if (pbuf_header(r, (s16_t)-hlen)) {
 8007170:	4269      	negs	r1, r5
 8007172:	4630      	mov	r0, r6
 8007174:	f001 f908 	bl	8008388 <pbuf_header>
 8007178:	b138      	cbz	r0, 800718a <icmp_input+0xa6>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800717a:	4b21      	ldr	r3, [pc, #132]	; (8007200 <icmp_input+0x11c>)
 800717c:	4921      	ldr	r1, [pc, #132]	; (8007204 <icmp_input+0x120>)
 800717e:	4822      	ldr	r0, [pc, #136]	; (8007208 <icmp_input+0x124>)
 8007180:	22af      	movs	r2, #175	; 0xaf
 8007182:	f007 fcd7 	bl	800eb34 <iprintf>
        pbuf_free(r);
 8007186:	4630      	mov	r0, r6
 8007188:	e7e5      	b.n	8007156 <icmp_input+0x72>
      if (pbuf_copy(r, p) != ERR_OK) {
 800718a:	4621      	mov	r1, r4
 800718c:	4630      	mov	r0, r6
 800718e:	f001 fb13 	bl	80087b8 <pbuf_copy>
 8007192:	2800      	cmp	r0, #0
 8007194:	d1f7      	bne.n	8007186 <icmp_input+0xa2>
      pbuf_free(p);
 8007196:	4620      	mov	r0, r4
 8007198:	f001 f8fc 	bl	8008394 <pbuf_free>
 800719c:	4634      	mov	r4, r6
    if (pbuf_header(p, (s16_t)hlen)) {
 800719e:	4629      	mov	r1, r5
 80071a0:	4620      	mov	r0, r4
    iecho = (struct icmp_echo_hdr *)p->payload;
 80071a2:	6866      	ldr	r6, [r4, #4]
    if (pbuf_header(p, (s16_t)hlen)) {
 80071a4:	f001 f8f0 	bl	8008388 <pbuf_header>
 80071a8:	4602      	mov	r2, r0
 80071aa:	2800      	cmp	r0, #0
 80071ac:	d1d5      	bne.n	800715a <icmp_input+0x76>
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 80071ae:	6861      	ldr	r1, [r4, #4]
      ip4_addr_copy(iphdr->src, *src);
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	60cb      	str	r3, [r1, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	610b      	str	r3, [r1, #16]
      IPH_TTL_SET(iphdr, ICMP_TTL);
 80071b8:	23ff      	movs	r3, #255	; 0xff
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 80071ba:	7030      	strb	r0, [r6, #0]
      iecho->chksum = 0;
 80071bc:	70b0      	strb	r0, [r6, #2]
 80071be:	70f0      	strb	r0, [r6, #3]
      IPH_TTL_SET(iphdr, ICMP_TTL);
 80071c0:	720b      	strb	r3, [r1, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 80071c2:	7288      	strb	r0, [r1, #10]
 80071c4:	72c8      	strb	r0, [r1, #11]
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80071c6:	2101      	movs	r1, #1
 80071c8:	9101      	str	r1, [sp, #4]
 80071ca:	9000      	str	r0, [sp, #0]
 80071cc:	f8cd 8008 	str.w	r8, [sp, #8]
 80071d0:	490e      	ldr	r1, [pc, #56]	; (800720c <icmp_input+0x128>)
 80071d2:	4620      	mov	r0, r4
 80071d4:	f000 f98e 	bl	80074f4 <ip4_output_if>
 80071d8:	e7bf      	b.n	800715a <icmp_input+0x76>
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 80071da:	f5c5 417f 	rsb	r1, r5, #65280	; 0xff00
 80071de:	31f2      	adds	r1, #242	; 0xf2
 80071e0:	b209      	sxth	r1, r1
 80071e2:	4620      	mov	r0, r4
 80071e4:	f001 f8d0 	bl	8008388 <pbuf_header>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d0d8      	beq.n	800719e <icmp_input+0xba>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80071ec:	4b04      	ldr	r3, [pc, #16]	; (8007200 <icmp_input+0x11c>)
 80071ee:	4908      	ldr	r1, [pc, #32]	; (8007210 <icmp_input+0x12c>)
 80071f0:	4805      	ldr	r0, [pc, #20]	; (8007208 <icmp_input+0x124>)
 80071f2:	22c0      	movs	r2, #192	; 0xc0
 80071f4:	f007 fc9e 	bl	800eb34 <iprintf>
        goto icmperr;
 80071f8:	e7af      	b.n	800715a <icmp_input+0x76>
 80071fa:	bf00      	nop
 80071fc:	200005cc 	.word	0x200005cc
 8007200:	0801137b 	.word	0x0801137b
 8007204:	08011314 	.word	0x08011314
 8007208:	0801127a 	.word	0x0801127a
 800720c:	200005e0 	.word	0x200005e0
 8007210:	08011349 	.word	0x08011349

08007214 <icmp_dest_unreach>:
  icmp_send_response(p, ICMP_DUR, t);
 8007214:	460a      	mov	r2, r1
 8007216:	3004      	adds	r0, #4
 8007218:	2103      	movs	r1, #3
 800721a:	f7ff bf19 	b.w	8007050 <icmp_send_response.isra.0>

0800721e <icmp_time_exceeded>:
  icmp_send_response(p, ICMP_TE, t);
 800721e:	460a      	mov	r2, r1
 8007220:	3004      	adds	r0, #4
 8007222:	210b      	movs	r1, #11
 8007224:	f7ff bf14 	b.w	8007050 <icmp_send_response.isra.0>

08007228 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8007228:	b530      	push	{r4, r5, lr}
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800722a:	4b13      	ldr	r3, [pc, #76]	; (8007278 <ip4_route+0x50>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	b96b      	cbnz	r3, 800724c <ip4_route+0x24>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8007230:	4a12      	ldr	r2, [pc, #72]	; (800727c <ip4_route+0x54>)
 8007232:	6812      	ldr	r2, [r2, #0]
 8007234:	b1ea      	cbz	r2, 8007272 <ip4_route+0x4a>
 8007236:	f892 102b 	ldrb.w	r1, [r2, #43]	; 0x2b
 800723a:	f001 0105 	and.w	r1, r1, #5
 800723e:	2905      	cmp	r1, #5
 8007240:	d117      	bne.n	8007272 <ip4_route+0x4a>
 8007242:	6851      	ldr	r1, [r2, #4]
 8007244:	2900      	cmp	r1, #0
 8007246:	bf18      	it	ne
 8007248:	4613      	movne	r3, r2
 800724a:	e012      	b.n	8007272 <ip4_route+0x4a>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800724c:	f893 402b 	ldrb.w	r4, [r3, #43]	; 0x2b
 8007250:	f004 0205 	and.w	r2, r4, #5
 8007254:	2a05      	cmp	r2, #5
 8007256:	d1e9      	bne.n	800722c <ip4_route+0x4>
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	2a00      	cmp	r2, #0
 800725c:	d0e6      	beq.n	800722c <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800725e:	6801      	ldr	r1, [r0, #0]
 8007260:	689d      	ldr	r5, [r3, #8]
 8007262:	404a      	eors	r2, r1
 8007264:	422a      	tst	r2, r5
 8007266:	d004      	beq.n	8007272 <ip4_route+0x4a>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8007268:	07a2      	lsls	r2, r4, #30
 800726a:	d4df      	bmi.n	800722c <ip4_route+0x4>
 800726c:	68da      	ldr	r2, [r3, #12]
 800726e:	4291      	cmp	r1, r2
 8007270:	d1dc      	bne.n	800722c <ip4_route+0x4>
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
  }

  return netif_default;
}
 8007272:	4618      	mov	r0, r3
 8007274:	bd30      	pop	{r4, r5, pc}
 8007276:	bf00      	nop
 8007278:	20003ae4 	.word	0x20003ae4
 800727c:	20003ae8 	.word	0x20003ae8

08007280 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8007280:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8007284:	6847      	ldr	r7, [r0, #4]
  if (IPH_V(iphdr) != 4) {
 8007286:	f897 9000 	ldrb.w	r9, [r7]
 800728a:	ea4f 1319 	mov.w	r3, r9, lsr #4
 800728e:	2b04      	cmp	r3, #4
{
 8007290:	4605      	mov	r5, r0
 8007292:	4688      	mov	r8, r1
  if (IPH_V(iphdr) != 4) {
 8007294:	d005      	beq.n	80072a2 <ip4_input+0x22>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8007296:	4628      	mov	r0, r5
 8007298:	f001 f87c 	bl	8008394 <pbuf_free>
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 800729c:	2000      	movs	r0, #0
 800729e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80072a2:	8878      	ldrh	r0, [r7, #2]
 80072a4:	f7ff fb2c 	bl	8006900 <lwip_htons>
  if (iphdr_len < p->tot_len) {
 80072a8:	892b      	ldrh	r3, [r5, #8]
  iphdr_hlen = IPH_HL(iphdr);
 80072aa:	f009 090f 	and.w	r9, r9, #15
  if (iphdr_len < p->tot_len) {
 80072ae:	4283      	cmp	r3, r0
  iphdr_hlen *= 4;
 80072b0:	ea4f 0989 	mov.w	r9, r9, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80072b4:	4604      	mov	r4, r0
  if (iphdr_len < p->tot_len) {
 80072b6:	d903      	bls.n	80072c0 <ip4_input+0x40>
    pbuf_realloc(p, iphdr_len);
 80072b8:	4601      	mov	r1, r0
 80072ba:	4628      	mov	r0, r5
 80072bc:	f001 f9ac 	bl	8008618 <pbuf_realloc>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80072c0:	896b      	ldrh	r3, [r5, #10]
 80072c2:	454b      	cmp	r3, r9
 80072c4:	d3e7      	bcc.n	8007296 <ip4_input+0x16>
 80072c6:	892b      	ldrh	r3, [r5, #8]
 80072c8:	42a3      	cmp	r3, r4
 80072ca:	d3e4      	bcc.n	8007296 <ip4_input+0x16>
 80072cc:	f1b9 0f13 	cmp.w	r9, #19
 80072d0:	d9e1      	bls.n	8007296 <ip4_input+0x16>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	4c49      	ldr	r4, [pc, #292]	; (80073fc <ip4_input+0x17c>)
 80072d6:	6163      	str	r3, [r4, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80072d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	6122      	str	r2, [r4, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80072e0:	2be0      	cmp	r3, #224	; 0xe0
 80072e2:	d139      	bne.n	8007358 <ip4_input+0xd8>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80072e4:	f898 302b 	ldrb.w	r3, [r8, #43]	; 0x2b
 80072e8:	07da      	lsls	r2, r3, #31
 80072ea:	d503      	bpl.n	80072f4 <ip4_input+0x74>
 80072ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d158      	bne.n	80073a6 <ip4_input+0x126>
      netif = NULL;
 80072f4:	2600      	movs	r6, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80072f6:	4641      	mov	r1, r8
 80072f8:	6920      	ldr	r0, [r4, #16]
 80072fa:	f000 f90c 	bl	8007516 <ip4_addr_isbroadcast_u32>
 80072fe:	2800      	cmp	r0, #0
 8007300:	d1c9      	bne.n	8007296 <ip4_input+0x16>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8007302:	6923      	ldr	r3, [r4, #16]
 8007304:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8007308:	2be0      	cmp	r3, #224	; 0xe0
 800730a:	d0c4      	beq.n	8007296 <ip4_input+0x16>
  if (netif == NULL) {
 800730c:	2e00      	cmp	r6, #0
 800730e:	d0c2      	beq.n	8007296 <ip4_input+0x16>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8007310:	88fb      	ldrh	r3, [r7, #6]
 8007312:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007316:	b133      	cbz	r3, 8007326 <ip4_input+0xa6>
    p = ip4_reass(p);
 8007318:	4628      	mov	r0, r5
 800731a:	f000 fa2b 	bl	8007774 <ip4_reass>
    if (p == NULL) {
 800731e:	4605      	mov	r5, r0
 8007320:	2800      	cmp	r0, #0
 8007322:	d0bb      	beq.n	800729c <ip4_input+0x1c>
    iphdr = (struct ip_hdr *)p->payload;
 8007324:	6847      	ldr	r7, [r0, #4]
  ip_data.current_ip4_header = iphdr;
 8007326:	60a7      	str	r7, [r4, #8]
  ip_data.current_input_netif = inp;
 8007328:	e884 0140 	stmia.w	r4, {r6, r8}
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800732c:	783b      	ldrb	r3, [r7, #0]
 800732e:	f003 030f 	and.w	r3, r3, #15
 8007332:	009b      	lsls	r3, r3, #2
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8007334:	f1c9 0100 	rsb	r1, r9, #0
 8007338:	4628      	mov	r0, r5
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800733a:	81a3      	strh	r3, [r4, #12]
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800733c:	f001 f824 	bl	8008388 <pbuf_header>
    switch (IPH_PROTO(iphdr)) {
 8007340:	7a7b      	ldrb	r3, [r7, #9]
 8007342:	2b06      	cmp	r3, #6
 8007344:	d03d      	beq.n	80073c2 <ip4_input+0x142>
 8007346:	2b11      	cmp	r3, #17
 8007348:	d02f      	beq.n	80073aa <ip4_input+0x12a>
 800734a:	2b01      	cmp	r3, #1
 800734c:	d13e      	bne.n	80073cc <ip4_input+0x14c>
      icmp_input(p, inp);
 800734e:	4641      	mov	r1, r8
 8007350:	4628      	mov	r0, r5
 8007352:	f7ff fec7 	bl	80070e4 <icmp_input>
      break;
 8007356:	e02c      	b.n	80073b2 <ip4_input+0x132>
        netif = netif_list;
 8007358:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8007400 <ip4_input+0x180>
 800735c:	4646      	mov	r6, r8
 800735e:	f04f 0a01 	mov.w	sl, #1
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8007362:	f896 302b 	ldrb.w	r3, [r6, #43]	; 0x2b
 8007366:	07db      	lsls	r3, r3, #31
 8007368:	d404      	bmi.n	8007374 <ip4_input+0xf4>
      if (first) {
 800736a:	f1ba 0f00 	cmp.w	sl, #0
 800736e:	d10d      	bne.n	800738c <ip4_input+0x10c>
        netif = netif->next;
 8007370:	6836      	ldr	r6, [r6, #0]
 8007372:	e010      	b.n	8007396 <ip4_input+0x116>
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8007374:	6873      	ldr	r3, [r6, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d0f7      	beq.n	800736a <ip4_input+0xea>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800737a:	6960      	ldr	r0, [r4, #20]
 800737c:	4283      	cmp	r3, r0
 800737e:	d0ba      	beq.n	80072f6 <ip4_input+0x76>
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8007380:	4631      	mov	r1, r6
 8007382:	f000 f8c8 	bl	8007516 <ip4_addr_isbroadcast_u32>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8007386:	2800      	cmp	r0, #0
 8007388:	d0ef      	beq.n	800736a <ip4_input+0xea>
 800738a:	e7b4      	b.n	80072f6 <ip4_input+0x76>
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800738c:	7d23      	ldrb	r3, [r4, #20]
 800738e:	2b7f      	cmp	r3, #127	; 0x7f
 8007390:	d0b0      	beq.n	80072f4 <ip4_input+0x74>
        netif = netif_list;
 8007392:	f8db 6000 	ldr.w	r6, [fp]
      if (netif == inp) {
 8007396:	4546      	cmp	r6, r8
        netif = netif->next;
 8007398:	bf08      	it	eq
 800739a:	6836      	ldreq	r6, [r6, #0]
 800739c:	f04f 0a00 	mov.w	sl, #0
    } while (netif != NULL);
 80073a0:	2e00      	cmp	r6, #0
 80073a2:	d1de      	bne.n	8007362 <ip4_input+0xe2>
 80073a4:	e7a6      	b.n	80072f4 <ip4_input+0x74>
 80073a6:	4646      	mov	r6, r8
 80073a8:	e7a5      	b.n	80072f6 <ip4_input+0x76>
      udp_input(p, inp);
 80073aa:	4641      	mov	r1, r8
 80073ac:	4628      	mov	r0, r5
 80073ae:	f004 f855 	bl	800b45c <udp_input>
  ip_data.current_netif = NULL;
 80073b2:	2300      	movs	r3, #0
 80073b4:	6023      	str	r3, [r4, #0]
  ip_data.current_input_netif = NULL;
 80073b6:	6063      	str	r3, [r4, #4]
  ip_data.current_ip4_header = NULL;
 80073b8:	60a3      	str	r3, [r4, #8]
  ip_data.current_ip_header_tot_len = 0;
 80073ba:	81a3      	strh	r3, [r4, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80073bc:	6123      	str	r3, [r4, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80073be:	6163      	str	r3, [r4, #20]
  return ERR_OK;
 80073c0:	e76c      	b.n	800729c <ip4_input+0x1c>
      tcp_input(p, inp);
 80073c2:	4641      	mov	r1, r8
 80073c4:	4628      	mov	r0, r5
 80073c6:	f002 fe2d 	bl	800a024 <tcp_input>
      break;
 80073ca:	e7f2      	b.n	80073b2 <ip4_input+0x132>
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80073cc:	4631      	mov	r1, r6
 80073ce:	6960      	ldr	r0, [r4, #20]
 80073d0:	f000 f8a1 	bl	8007516 <ip4_addr_isbroadcast_u32>
 80073d4:	b968      	cbnz	r0, 80073f2 <ip4_input+0x172>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80073d6:	6963      	ldr	r3, [r4, #20]
 80073d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80073dc:	2be0      	cmp	r3, #224	; 0xe0
 80073de:	d008      	beq.n	80073f2 <ip4_input+0x172>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 80073e0:	4649      	mov	r1, r9
 80073e2:	4628      	mov	r0, r5
 80073e4:	f000 ffd3 	bl	800838e <pbuf_header_force>
        p->payload = iphdr;
 80073e8:	606f      	str	r7, [r5, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80073ea:	2102      	movs	r1, #2
 80073ec:	4628      	mov	r0, r5
 80073ee:	f7ff ff11 	bl	8007214 <icmp_dest_unreach>
      pbuf_free(p);
 80073f2:	4628      	mov	r0, r5
 80073f4:	f000 ffce 	bl	8008394 <pbuf_free>
 80073f8:	e7db      	b.n	80073b2 <ip4_input+0x132>
 80073fa:	bf00      	nop
 80073fc:	200005cc 	.word	0x200005cc
 8007400:	20003ae4 	.word	0x20003ae4

08007404 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8007404:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8007408:	461f      	mov	r7, r3
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800740a:	89c3      	ldrh	r3, [r0, #14]
{
 800740c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8007410:	2b01      	cmp	r3, #1
{
 8007412:	4605      	mov	r5, r0
 8007414:	468a      	mov	sl, r1
 8007416:	4616      	mov	r6, r2
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8007418:	d006      	beq.n	8007428 <ip4_output_if_src+0x24>
 800741a:	4b30      	ldr	r3, [pc, #192]	; (80074dc <ip4_output_if_src+0xd8>)
 800741c:	4930      	ldr	r1, [pc, #192]	; (80074e0 <ip4_output_if_src+0xdc>)
 800741e:	4831      	ldr	r0, [pc, #196]	; (80074e4 <ip4_output_if_src+0xe0>)
 8007420:	f240 3233 	movw	r2, #819	; 0x333
 8007424:	f007 fb86 	bl	800eb34 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8007428:	2e00      	cmp	r6, #0
 800742a:	d047      	beq.n	80074bc <ip4_output_if_src+0xb8>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800742c:	2114      	movs	r1, #20
 800742e:	4628      	mov	r0, r5
 8007430:	f000 ffaa 	bl	8008388 <pbuf_header>
 8007434:	2800      	cmp	r0, #0
 8007436:	d14e      	bne.n	80074d6 <ip4_output_if_src+0xd2>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8007438:	896b      	ldrh	r3, [r5, #10]
    iphdr = (struct ip_hdr *)p->payload;
 800743a:	686c      	ldr	r4, [r5, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800743c:	2b13      	cmp	r3, #19
 800743e:	d806      	bhi.n	800744e <ip4_output_if_src+0x4a>
 8007440:	4b26      	ldr	r3, [pc, #152]	; (80074dc <ip4_output_if_src+0xd8>)
 8007442:	4929      	ldr	r1, [pc, #164]	; (80074e8 <ip4_output_if_src+0xe4>)
 8007444:	4827      	ldr	r0, [pc, #156]	; (80074e4 <ip4_output_if_src+0xe0>)
 8007446:	f240 3261 	movw	r2, #865	; 0x361
 800744a:	f007 fb73 	bl	800eb34 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
    IPH_PROTO_SET(iphdr, proto);
 800744e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
    IPH_TTL_SET(iphdr, ttl);
 8007452:	7227      	strb	r7, [r4, #8]
    IPH_PROTO_SET(iphdr, proto);
 8007454:	7263      	strb	r3, [r4, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8007456:	6833      	ldr	r3, [r6, #0]
 8007458:	6123      	str	r3, [r4, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800745a:	2345      	movs	r3, #69	; 0x45
 800745c:	7023      	strb	r3, [r4, #0]
    IPH_TOS_SET(iphdr, tos);
 800745e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8007462:	7063      	strb	r3, [r4, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8007464:	8928      	ldrh	r0, [r5, #8]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8007466:	f8df 9088 	ldr.w	r9, [pc, #136]	; 80074f0 <ip4_output_if_src+0xec>
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800746a:	f7ff fa49 	bl	8006900 <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 800746e:	2700      	movs	r7, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8007470:	8060      	strh	r0, [r4, #2]
    IPH_OFFSET_SET(iphdr, 0);
 8007472:	71a7      	strb	r7, [r4, #6]
 8007474:	71e7      	strb	r7, [r4, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8007476:	f8b9 0000 	ldrh.w	r0, [r9]
 800747a:	f7ff fa41 	bl	8006900 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800747e:	f8b9 3000 	ldrh.w	r3, [r9]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8007482:	80a0      	strh	r0, [r4, #4]
    ++ip_id;
 8007484:	3301      	adds	r3, #1
 8007486:	f8a9 3000 	strh.w	r3, [r9]

    if (src == NULL) {
 800748a:	f1ba 0f00 	cmp.w	sl, #0
 800748e:	d112      	bne.n	80074b6 <ip4_output_if_src+0xb2>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8007490:	4b16      	ldr	r3, [pc, #88]	; (80074ec <ip4_output_if_src+0xe8>)
 8007492:	681b      	ldr	r3, [r3, #0]
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8007494:	60e3      	str	r3, [r4, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8007496:	72a7      	strb	r7, [r4, #10]
 8007498:	72e7      	strb	r7, [r4, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800749a:	f8b8 3022 	ldrh.w	r3, [r8, #34]	; 0x22
 800749e:	b19b      	cbz	r3, 80074c8 <ip4_output_if_src+0xc4>
 80074a0:	892a      	ldrh	r2, [r5, #8]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d910      	bls.n	80074c8 <ip4_output_if_src+0xc4>
    return ip4_frag(p, netif, dest);
 80074a6:	4632      	mov	r2, r6
 80074a8:	4641      	mov	r1, r8
 80074aa:	4628      	mov	r0, r5
 80074ac:	f000 fb0c 	bl	8007ac8 <ip4_frag>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
}
 80074b0:	b002      	add	sp, #8
 80074b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ip4_addr_copy(iphdr->src, *src);
 80074b6:	f8da 3000 	ldr.w	r3, [sl]
 80074ba:	e7eb      	b.n	8007494 <ip4_output_if_src+0x90>
    ip4_addr_copy(dest_addr, iphdr->dest);
 80074bc:	686b      	ldr	r3, [r5, #4]
 80074be:	ae02      	add	r6, sp, #8
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	f846 3d04 	str.w	r3, [r6, #-4]!
 80074c6:	e7e8      	b.n	800749a <ip4_output_if_src+0x96>
  return netif->output(netif, p, dest);
 80074c8:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80074cc:	4632      	mov	r2, r6
 80074ce:	4629      	mov	r1, r5
 80074d0:	4640      	mov	r0, r8
 80074d2:	4798      	blx	r3
 80074d4:	e7ec      	b.n	80074b0 <ip4_output_if_src+0xac>
      return ERR_BUF;
 80074d6:	f06f 0001 	mvn.w	r0, #1
 80074da:	e7e9      	b.n	80074b0 <ip4_output_if_src+0xac>
 80074dc:	080113dc 	.word	0x080113dc
 80074e0:	08011410 	.word	0x08011410
 80074e4:	0801127a 	.word	0x0801127a
 80074e8:	0801141c 	.word	0x0801141c
 80074ec:	0801144c 	.word	0x0801144c
 80074f0:	20000526 	.word	0x20000526

080074f4 <ip4_output_if>:
{
 80074f4:	b4f0      	push	{r4, r5, r6, r7}
 80074f6:	9c06      	ldr	r4, [sp, #24]
 80074f8:	f89d 5010 	ldrb.w	r5, [sp, #16]
 80074fc:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8007500:	b11a      	cbz	r2, 800750a <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 8007502:	b109      	cbz	r1, 8007508 <ip4_output_if+0x14>
 8007504:	680f      	ldr	r7, [r1, #0]
 8007506:	b907      	cbnz	r7, 800750a <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 8007508:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800750a:	9406      	str	r4, [sp, #24]
 800750c:	9605      	str	r6, [sp, #20]
 800750e:	9504      	str	r5, [sp, #16]
}
 8007510:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8007512:	f7ff bf77 	b.w	8007404 <ip4_output_if_src>

08007516 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8007516:	1e43      	subs	r3, r0, #1
 8007518:	3303      	adds	r3, #3
 800751a:	d811      	bhi.n	8007540 <ip4_addr_isbroadcast_u32+0x2a>
      (addr == IPADDR_ANY)) {
    return 1;
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800751c:	f891 302b 	ldrb.w	r3, [r1, #43]	; 0x2b
 8007520:	f013 0302 	ands.w	r3, r3, #2
 8007524:	d00e      	beq.n	8007544 <ip4_addr_isbroadcast_u32+0x2e>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8007526:	684a      	ldr	r2, [r1, #4]
 8007528:	4290      	cmp	r0, r2
 800752a:	d00b      	beq.n	8007544 <ip4_addr_isbroadcast_u32+0x2e>
    return 0;
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800752c:	688b      	ldr	r3, [r1, #8]
 800752e:	4042      	eors	r2, r0
 8007530:	421a      	tst	r2, r3
 8007532:	d107      	bne.n	8007544 <ip4_addr_isbroadcast_u32+0x2e>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8007534:	43db      	mvns	r3, r3
 8007536:	4383      	bics	r3, r0
    return 1;
 8007538:	bf0c      	ite	eq
 800753a:	2001      	moveq	r0, #1
 800753c:	2000      	movne	r0, #0
 800753e:	4770      	bx	lr
 8007540:	2001      	movs	r0, #1
 8007542:	4770      	bx	lr
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 8007544:	2000      	movs	r0, #0
  }
}
 8007546:	4770      	bx	lr

08007548 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8007548:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800754a:	4b0c      	ldr	r3, [pc, #48]	; (800757c <ip_reass_dequeue_datagram+0x34>)
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	4282      	cmp	r2, r0
{
 8007550:	4604      	mov	r4, r0
 8007552:	460d      	mov	r5, r1
  if (reassdatagrams == ipr) {
 8007554:	d107      	bne.n	8007566 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8007556:	6802      	ldr	r2, [r0, #0]
 8007558:	601a      	str	r2, [r3, #0]
    LWIP_ASSERT("sanity check linked list", prev != NULL);
    prev->next = ipr->next;
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800755a:	4621      	mov	r1, r4
 800755c:	2004      	movs	r0, #4
}
 800755e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 8007562:	f000 bdc9 	b.w	80080f8 <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8007566:	b931      	cbnz	r1, 8007576 <ip_reass_dequeue_datagram+0x2e>
 8007568:	4b05      	ldr	r3, [pc, #20]	; (8007580 <ip_reass_dequeue_datagram+0x38>)
 800756a:	4906      	ldr	r1, [pc, #24]	; (8007584 <ip_reass_dequeue_datagram+0x3c>)
 800756c:	4806      	ldr	r0, [pc, #24]	; (8007588 <ip_reass_dequeue_datagram+0x40>)
 800756e:	f240 1245 	movw	r2, #325	; 0x145
 8007572:	f007 fadf 	bl	800eb34 <iprintf>
    prev->next = ipr->next;
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	602b      	str	r3, [r5, #0]
 800757a:	e7ee      	b.n	800755a <ip_reass_dequeue_datagram+0x12>
 800757c:	2000052c 	.word	0x2000052c
 8007580:	08011535 	.word	0x08011535
 8007584:	0801156e 	.word	0x0801156e
 8007588:	0801127a 	.word	0x0801127a

0800758c <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 800758c:	4281      	cmp	r1, r0
{
 800758e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007592:	4605      	mov	r5, r0
 8007594:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8007596:	d105      	bne.n	80075a4 <ip_reass_free_complete_datagram+0x18>
 8007598:	4b2f      	ldr	r3, [pc, #188]	; (8007658 <ip_reass_free_complete_datagram+0xcc>)
 800759a:	4930      	ldr	r1, [pc, #192]	; (800765c <ip_reass_free_complete_datagram+0xd0>)
 800759c:	4830      	ldr	r0, [pc, #192]	; (8007660 <ip_reass_free_complete_datagram+0xd4>)
 800759e:	22ab      	movs	r2, #171	; 0xab
 80075a0:	f007 fac8 	bl	800eb34 <iprintf>
  if (prev != NULL) {
 80075a4:	b147      	cbz	r7, 80075b8 <ip_reass_free_complete_datagram+0x2c>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	429d      	cmp	r5, r3
 80075aa:	d005      	beq.n	80075b8 <ip_reass_free_complete_datagram+0x2c>
 80075ac:	4b2a      	ldr	r3, [pc, #168]	; (8007658 <ip_reass_free_complete_datagram+0xcc>)
 80075ae:	492d      	ldr	r1, [pc, #180]	; (8007664 <ip_reass_free_complete_datagram+0xd8>)
 80075b0:	482b      	ldr	r0, [pc, #172]	; (8007660 <ip_reass_free_complete_datagram+0xd4>)
 80075b2:	22ad      	movs	r2, #173	; 0xad
 80075b4:	f007 fabe 	bl	800eb34 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80075b8:	686e      	ldr	r6, [r5, #4]
 80075ba:	6873      	ldr	r3, [r6, #4]
  if (iprh->start == 0) {
 80075bc:	889a      	ldrh	r2, [r3, #4]
 80075be:	bb92      	cbnz	r2, 8007626 <ip_reass_free_complete_datagram+0x9a>
    ipr->p = iprh->next_pbuf;
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	606a      	str	r2, [r5, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80075c4:	f105 011c 	add.w	r1, r5, #28
 80075c8:	f105 0208 	add.w	r2, r5, #8
 80075cc:	f852 0b04 	ldr.w	r0, [r2], #4
 80075d0:	f843 0b04 	str.w	r0, [r3], #4
 80075d4:	428a      	cmp	r2, r1
 80075d6:	d1f9      	bne.n	80075cc <ip_reass_free_complete_datagram+0x40>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80075d8:	2101      	movs	r1, #1
 80075da:	4630      	mov	r0, r6
 80075dc:	f7ff fe1f 	bl	800721e <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80075e0:	4630      	mov	r0, r6
 80075e2:	f001 f889 	bl	80086f8 <pbuf_clen>
 80075e6:	4604      	mov	r4, r0
    pbuf_free(p);
 80075e8:	4630      	mov	r0, r6
 80075ea:	f000 fed3 	bl	8008394 <pbuf_free>
  p = ipr->p;
 80075ee:	686e      	ldr	r6, [r5, #4]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80075f0:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8007658 <ip_reass_free_complete_datagram+0xcc>
 80075f4:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8007670 <ip_reass_free_complete_datagram+0xe4>
 80075f8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8007660 <ip_reass_free_complete_datagram+0xd4>
  while (p != NULL) {
 80075fc:	b9ae      	cbnz	r6, 800762a <ip_reass_free_complete_datagram+0x9e>
  ip_reass_dequeue_datagram(ipr, prev);
 80075fe:	4628      	mov	r0, r5
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 8007600:	4d19      	ldr	r5, [pc, #100]	; (8007668 <ip_reass_free_complete_datagram+0xdc>)
  ip_reass_dequeue_datagram(ipr, prev);
 8007602:	4639      	mov	r1, r7
 8007604:	f7ff ffa0 	bl	8007548 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 8007608:	882b      	ldrh	r3, [r5, #0]
 800760a:	42a3      	cmp	r3, r4
 800760c:	d205      	bcs.n	800761a <ip_reass_free_complete_datagram+0x8e>
 800760e:	4b12      	ldr	r3, [pc, #72]	; (8007658 <ip_reass_free_complete_datagram+0xcc>)
 8007610:	4916      	ldr	r1, [pc, #88]	; (800766c <ip_reass_free_complete_datagram+0xe0>)
 8007612:	4813      	ldr	r0, [pc, #76]	; (8007660 <ip_reass_free_complete_datagram+0xd4>)
 8007614:	22d2      	movs	r2, #210	; 0xd2
 8007616:	f007 fa8d 	bl	800eb34 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800761a:	882b      	ldrh	r3, [r5, #0]
 800761c:	1b1b      	subs	r3, r3, r4
 800761e:	802b      	strh	r3, [r5, #0]
}
 8007620:	4620      	mov	r0, r4
 8007622:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u16_t pbufs_freed = 0;
 8007626:	2400      	movs	r4, #0
 8007628:	e7e1      	b.n	80075ee <ip_reass_free_complete_datagram+0x62>
    iprh = (struct ip_reass_helper *)p->payload;
 800762a:	6873      	ldr	r3, [r6, #4]
    clen = pbuf_clen(pcur);
 800762c:	4630      	mov	r0, r6
    p = iprh->next_pbuf;
 800762e:	f8d3 b000 	ldr.w	fp, [r3]
    clen = pbuf_clen(pcur);
 8007632:	f001 f861 	bl	80086f8 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8007636:	4404      	add	r4, r0
 8007638:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 800763c:	db05      	blt.n	800764a <ip_reass_free_complete_datagram+0xbe>
 800763e:	4643      	mov	r3, r8
 8007640:	22cc      	movs	r2, #204	; 0xcc
 8007642:	4649      	mov	r1, r9
 8007644:	4650      	mov	r0, sl
 8007646:	f007 fa75 	bl	800eb34 <iprintf>
    pbuf_free(pcur);
 800764a:	4630      	mov	r0, r6
    pbufs_freed += clen;
 800764c:	b2a4      	uxth	r4, r4
    pbuf_free(pcur);
 800764e:	f000 fea1 	bl	8008394 <pbuf_free>
    p = iprh->next_pbuf;
 8007652:	465e      	mov	r6, fp
 8007654:	e7d2      	b.n	80075fc <ip_reass_free_complete_datagram+0x70>
 8007656:	bf00      	nop
 8007658:	08011535 	.word	0x08011535
 800765c:	08011587 	.word	0x08011587
 8007660:	0801127a 	.word	0x0801127a
 8007664:	08011593 	.word	0x08011593
 8007668:	20000528 	.word	0x20000528
 800766c:	080115c2 	.word	0x080115c2
 8007670:	080115a5 	.word	0x080115a5

08007674 <ip_reass_remove_oldest_datagram>:
{
 8007674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    r = reassdatagrams;
 8007678:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80076e8 <ip_reass_remove_oldest_datagram+0x74>
{
 800767c:	4606      	mov	r6, r0
 800767e:	460f      	mov	r7, r1
  int pbufs_freed = 0, pbufs_freed_current;
 8007680:	2500      	movs	r5, #0
    other_datagrams = 0;
 8007682:	2400      	movs	r4, #0
    r = reassdatagrams;
 8007684:	f8d8 3000 	ldr.w	r3, [r8]
    oldest_prev = NULL;
 8007688:	4621      	mov	r1, r4
    prev = NULL;
 800768a:	46a6      	mov	lr, r4
    oldest = NULL;
 800768c:	4620      	mov	r0, r4
    while (r != NULL) {
 800768e:	b953      	cbnz	r3, 80076a6 <ip_reass_remove_oldest_datagram+0x32>
    if (oldest != NULL) {
 8007690:	b110      	cbz	r0, 8007698 <ip_reass_remove_oldest_datagram+0x24>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8007692:	f7ff ff7b 	bl	800758c <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 8007696:	4405      	add	r5, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8007698:	42bd      	cmp	r5, r7
 800769a:	da01      	bge.n	80076a0 <ip_reass_remove_oldest_datagram+0x2c>
 800769c:	2c01      	cmp	r4, #1
 800769e:	dcf0      	bgt.n	8007682 <ip_reass_remove_oldest_datagram+0xe>
}
 80076a0:	4628      	mov	r0, r5
 80076a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80076a6:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 80076aa:	695a      	ldr	r2, [r3, #20]
 80076ac:	4562      	cmp	r2, ip
 80076ae:	d109      	bne.n	80076c4 <ip_reass_remove_oldest_datagram+0x50>
 80076b0:	f8d6 c010 	ldr.w	ip, [r6, #16]
 80076b4:	699a      	ldr	r2, [r3, #24]
 80076b6:	4562      	cmp	r2, ip
 80076b8:	d104      	bne.n	80076c4 <ip_reass_remove_oldest_datagram+0x50>
 80076ba:	f8b3 c00c 	ldrh.w	ip, [r3, #12]
 80076be:	88b2      	ldrh	r2, [r6, #4]
 80076c0:	4594      	cmp	ip, r2
 80076c2:	d008      	beq.n	80076d6 <ip_reass_remove_oldest_datagram+0x62>
        other_datagrams++;
 80076c4:	3401      	adds	r4, #1
        if (oldest == NULL) {
 80076c6:	b160      	cbz	r0, 80076e2 <ip_reass_remove_oldest_datagram+0x6e>
        } else if (r->timer <= oldest->timer) {
 80076c8:	7fc2      	ldrb	r2, [r0, #31]
 80076ca:	f893 c01f 	ldrb.w	ip, [r3, #31]
          oldest_prev = prev;
 80076ce:	4594      	cmp	ip, r2
 80076d0:	bf9c      	itt	ls
 80076d2:	4671      	movls	r1, lr
 80076d4:	4618      	movls	r0, r3
      if (r->next != NULL) {
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	2a00      	cmp	r2, #0
 80076da:	bf18      	it	ne
 80076dc:	469e      	movne	lr, r3
 80076de:	4613      	mov	r3, r2
 80076e0:	e7d5      	b.n	800768e <ip_reass_remove_oldest_datagram+0x1a>
          oldest_prev = prev;
 80076e2:	4671      	mov	r1, lr
 80076e4:	4618      	mov	r0, r3
 80076e6:	e7f6      	b.n	80076d6 <ip_reass_remove_oldest_datagram+0x62>
 80076e8:	2000052c 	.word	0x2000052c

080076ec <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 80076ec:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 80076ee:	4604      	mov	r4, r0
 80076f0:	b930      	cbnz	r0, 8007700 <ip_frag_free_pbuf_custom_ref+0x14>
 80076f2:	4b06      	ldr	r3, [pc, #24]	; (800770c <ip_frag_free_pbuf_custom_ref+0x20>)
 80076f4:	4906      	ldr	r1, [pc, #24]	; (8007710 <ip_frag_free_pbuf_custom_ref+0x24>)
 80076f6:	4807      	ldr	r0, [pc, #28]	; (8007714 <ip_frag_free_pbuf_custom_ref+0x28>)
 80076f8:	f240 22ae 	movw	r2, #686	; 0x2ae
 80076fc:	f007 fa1a 	bl	800eb34 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8007700:	4621      	mov	r1, r4
 8007702:	2005      	movs	r0, #5
}
 8007704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8007708:	f000 bcf6 	b.w	80080f8 <memp_free>
 800770c:	08011535 	.word	0x08011535
 8007710:	08011bff 	.word	0x08011bff
 8007714:	0801127a 	.word	0x0801127a

08007718 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8007718:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800771a:	4604      	mov	r4, r0
 800771c:	b930      	cbnz	r0, 800772c <ipfrag_free_pbuf_custom+0x14>
 800771e:	4b08      	ldr	r3, [pc, #32]	; (8007740 <ipfrag_free_pbuf_custom+0x28>)
 8007720:	4908      	ldr	r1, [pc, #32]	; (8007744 <ipfrag_free_pbuf_custom+0x2c>)
 8007722:	4809      	ldr	r0, [pc, #36]	; (8007748 <ipfrag_free_pbuf_custom+0x30>)
 8007724:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8007728:	f007 fa04 	bl	800eb34 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
  if (pcr->original != NULL) {
 800772c:	6960      	ldr	r0, [r4, #20]
 800772e:	b108      	cbz	r0, 8007734 <ipfrag_free_pbuf_custom+0x1c>
    pbuf_free(pcr->original);
 8007730:	f000 fe30 	bl	8008394 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8007734:	4620      	mov	r0, r4
}
 8007736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 800773a:	f7ff bfd7 	b.w	80076ec <ip_frag_free_pbuf_custom_ref>
 800773e:	bf00      	nop
 8007740:	08011535 	.word	0x08011535
 8007744:	080115dd 	.word	0x080115dd
 8007748:	0801127a 	.word	0x0801127a

0800774c <ip_reass_tmr>:
{
 800774c:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 800774e:	4b08      	ldr	r3, [pc, #32]	; (8007770 <ip_reass_tmr+0x24>)
 8007750:	6818      	ldr	r0, [r3, #0]
  struct ip_reassdata *r, *prev = NULL;
 8007752:	2400      	movs	r4, #0
  while (r != NULL) {
 8007754:	b900      	cbnz	r0, 8007758 <ip_reass_tmr+0xc>
}
 8007756:	bd38      	pop	{r3, r4, r5, pc}
    if (r->timer > 0) {
 8007758:	7fc3      	ldrb	r3, [r0, #31]
 800775a:	6805      	ldr	r5, [r0, #0]
 800775c:	b123      	cbz	r3, 8007768 <ip_reass_tmr+0x1c>
      r->timer--;
 800775e:	3b01      	subs	r3, #1
 8007760:	77c3      	strb	r3, [r0, #31]
 8007762:	4604      	mov	r4, r0
      r = r->next;
 8007764:	4628      	mov	r0, r5
 8007766:	e7f5      	b.n	8007754 <ip_reass_tmr+0x8>
      ip_reass_free_complete_datagram(tmp, prev);
 8007768:	4621      	mov	r1, r4
 800776a:	f7ff ff0f 	bl	800758c <ip_reass_free_complete_datagram>
 800776e:	e7f9      	b.n	8007764 <ip_reass_tmr+0x18>
 8007770:	2000052c 	.word	0x2000052c

08007774 <ip4_reass>:
{
 8007774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr*)p->payload;
 8007778:	6845      	ldr	r5, [r0, #4]
  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800777a:	782b      	ldrb	r3, [r5, #0]
 800777c:	f003 030f 	and.w	r3, r3, #15
 8007780:	2b05      	cmp	r3, #5
{
 8007782:	4607      	mov	r7, r0
  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8007784:	f040 808c 	bne.w	80078a0 <ip4_reass+0x12c>
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8007788:	88e8      	ldrh	r0, [r5, #6]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800778a:	4cb4      	ldr	r4, [pc, #720]	; (8007a5c <ip4_reass+0x2e8>)
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800778c:	f7ff f8b8 	bl	8006900 <lwip_htons>
 8007790:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8007794:	ea4f 09c0 	mov.w	r9, r0, lsl #3
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8007798:	8868      	ldrh	r0, [r5, #2]
 800779a:	f7ff f8b1 	bl	8006900 <lwip_htons>
 800779e:	782b      	ldrb	r3, [r5, #0]
 80077a0:	f003 030f 	and.w	r3, r3, #15
 80077a4:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 80077a8:	b283      	uxth	r3, r0
  clen = pbuf_clen(p);
 80077aa:	4638      	mov	r0, r7
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 80077ac:	9301      	str	r3, [sp, #4]
  clen = pbuf_clen(p);
 80077ae:	f000 ffa3 	bl	80086f8 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80077b2:	8823      	ldrh	r3, [r4, #0]
 80077b4:	4403      	add	r3, r0
 80077b6:	2b0a      	cmp	r3, #10
  clen = pbuf_clen(p);
 80077b8:	4682      	mov	sl, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80077ba:	dc68      	bgt.n	800788e <ip4_reass+0x11a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80077bc:	4ea8      	ldr	r6, [pc, #672]	; (8007a60 <ip4_reass+0x2ec>)
 80077be:	6834      	ldr	r4, [r6, #0]
 80077c0:	2c00      	cmp	r4, #0
 80077c2:	d172      	bne.n	80078aa <ip4_reass+0x136>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80077c4:	2004      	movs	r0, #4
 80077c6:	f000 fc7b 	bl	80080c0 <memp_malloc>
  if (ipr == NULL) {
 80077ca:	4604      	mov	r4, r0
 80077cc:	b958      	cbnz	r0, 80077e6 <ip4_reass+0x72>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80077ce:	4651      	mov	r1, sl
 80077d0:	4628      	mov	r0, r5
 80077d2:	f7ff ff4f 	bl	8007674 <ip_reass_remove_oldest_datagram>
 80077d6:	4582      	cmp	sl, r0
 80077d8:	dc62      	bgt.n	80078a0 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80077da:	2004      	movs	r0, #4
 80077dc:	f000 fc70 	bl	80080c0 <memp_malloc>
    if (ipr == NULL)
 80077e0:	4604      	mov	r4, r0
 80077e2:	2800      	cmp	r0, #0
 80077e4:	d05c      	beq.n	80078a0 <ip4_reass+0x12c>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80077e6:	2220      	movs	r2, #32
 80077e8:	2100      	movs	r1, #0
 80077ea:	4620      	mov	r0, r4
 80077ec:	f006 fd2e 	bl	800e24c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80077f0:	2303      	movs	r3, #3
 80077f2:	77e3      	strb	r3, [r4, #31]
  ipr->next = reassdatagrams;
 80077f4:	6833      	ldr	r3, [r6, #0]
 80077f6:	6023      	str	r3, [r4, #0]
  reassdatagrams = ipr;
 80077f8:	6034      	str	r4, [r6, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80077fa:	462b      	mov	r3, r5
 80077fc:	f104 0208 	add.w	r2, r4, #8
 8007800:	f105 0114 	add.w	r1, r5, #20
 8007804:	f853 0b04 	ldr.w	r0, [r3], #4
 8007808:	f842 0b04 	str.w	r0, [r2], #4
 800780c:	428b      	cmp	r3, r1
 800780e:	d1f9      	bne.n	8007804 <ip4_reass+0x90>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8007810:	f8b5 b006 	ldrh.w	fp, [r5, #6]
  if (is_last) {
 8007814:	f01b 0b20 	ands.w	fp, fp, #32
 8007818:	d108      	bne.n	800782c <ip4_reass+0xb8>
    u16_t datagram_len = (u16_t)(offset + len);
 800781a:	9b01      	ldr	r3, [sp, #4]
 800781c:	444b      	add	r3, r9
 800781e:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8007820:	4599      	cmp	r9, r3
 8007822:	d83d      	bhi.n	80078a0 <ip4_reass+0x12c>
 8007824:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8007828:	4293      	cmp	r3, r2
 800782a:	d839      	bhi.n	80078a0 <ip4_reass+0x12c>
  fraghdr = (struct ip_hdr*)new_p->payload;
 800782c:	687d      	ldr	r5, [r7, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800782e:	8868      	ldrh	r0, [r5, #2]
 8007830:	f7ff f866 	bl	8006900 <lwip_htons>
 8007834:	f895 8000 	ldrb.w	r8, [r5]
 8007838:	f008 080f 	and.w	r8, r8, #15
 800783c:	eba0 0888 	sub.w	r8, r0, r8, lsl #2
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8007840:	88e8      	ldrh	r0, [r5, #6]
 8007842:	f7ff f85d 	bl	8006900 <lwip_htons>
 8007846:	f3c0 000c 	ubfx	r0, r0, #0, #13
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800784a:	fa1f f888 	uxth.w	r8, r8
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800784e:	00c0      	lsls	r0, r0, #3
  iprh = (struct ip_reass_helper*)new_p->payload;
 8007850:	687e      	ldr	r6, [r7, #4]
  for (q = ipr->p; q != NULL;) {
 8007852:	f8d4 e004 	ldr.w	lr, [r4, #4]
  iprh->start = offset;
 8007856:	80b0      	strh	r0, [r6, #4]
  iprh->end = offset + len;
 8007858:	eb08 0300 	add.w	r3, r8, r0
  iprh->next_pbuf = NULL;
 800785c:	2500      	movs	r5, #0
  iprh->end = offset + len;
 800785e:	b29b      	uxth	r3, r3
  iprh->next_pbuf = NULL;
 8007860:	7035      	strb	r5, [r6, #0]
 8007862:	7075      	strb	r5, [r6, #1]
 8007864:	70b5      	strb	r5, [r6, #2]
 8007866:	70f5      	strb	r5, [r6, #3]
  iprh->end = offset + len;
 8007868:	80f3      	strh	r3, [r6, #6]
  for (q = ipr->p; q != NULL;) {
 800786a:	4672      	mov	r2, lr
  int valid = 1;
 800786c:	f04f 0801 	mov.w	r8, #1
  for (q = ipr->p; q != NULL;) {
 8007870:	bb52      	cbnz	r2, 80078c8 <ip4_reass+0x154>
    if (iprh_prev != NULL) {
 8007872:	2d00      	cmp	r5, #0
 8007874:	f040 8092 	bne.w	800799c <ip4_reass+0x228>
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8007878:	f1be 0f00 	cmp.w	lr, #0
 800787c:	d07d      	beq.n	800797a <ip4_reass+0x206>
 800787e:	4b79      	ldr	r3, [pc, #484]	; (8007a64 <ip4_reass+0x2f0>)
 8007880:	4979      	ldr	r1, [pc, #484]	; (8007a68 <ip4_reass+0x2f4>)
 8007882:	487a      	ldr	r0, [pc, #488]	; (8007a6c <ip4_reass+0x2f8>)
 8007884:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 8007888:	f007 f954 	bl	800eb34 <iprintf>
 800788c:	e075      	b.n	800797a <ip4_reass+0x206>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800788e:	4601      	mov	r1, r0
 8007890:	4628      	mov	r0, r5
 8007892:	f7ff feef 	bl	8007674 <ip_reass_remove_oldest_datagram>
 8007896:	b118      	cbz	r0, 80078a0 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8007898:	8823      	ldrh	r3, [r4, #0]
 800789a:	4453      	add	r3, sl
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800789c:	2b0a      	cmp	r3, #10
 800789e:	dd8d      	ble.n	80077bc <ip4_reass+0x48>
  pbuf_free(p);
 80078a0:	4638      	mov	r0, r7
 80078a2:	f000 fd77 	bl	8008394 <pbuf_free>
  return NULL;
 80078a6:	2500      	movs	r5, #0
 80078a8:	e0d4      	b.n	8007a54 <ip4_reass+0x2e0>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80078aa:	68eb      	ldr	r3, [r5, #12]
 80078ac:	6962      	ldr	r2, [r4, #20]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d108      	bne.n	80078c4 <ip4_reass+0x150>
 80078b2:	692b      	ldr	r3, [r5, #16]
 80078b4:	69a2      	ldr	r2, [r4, #24]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d104      	bne.n	80078c4 <ip4_reass+0x150>
 80078ba:	89a2      	ldrh	r2, [r4, #12]
 80078bc:	88ab      	ldrh	r3, [r5, #4]
 80078be:	429a      	cmp	r2, r3
 80078c0:	f000 80dc 	beq.w	8007a7c <ip4_reass+0x308>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80078c4:	6824      	ldr	r4, [r4, #0]
 80078c6:	e77b      	b.n	80077c0 <ip4_reass+0x4c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 80078c8:	f8d2 c004 	ldr.w	ip, [r2, #4]
    if (iprh->start < iprh_tmp->start) {
 80078cc:	f8bc 1004 	ldrh.w	r1, [ip, #4]
 80078d0:	4288      	cmp	r0, r1
 80078d2:	d254      	bcs.n	800797e <ip4_reass+0x20a>
      iprh->next_pbuf = q;
 80078d4:	6032      	str	r2, [r6, #0]
      if (iprh_prev != NULL) {
 80078d6:	2d00      	cmp	r5, #0
 80078d8:	d04d      	beq.n	8007976 <ip4_reass+0x202>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80078da:	88ea      	ldrh	r2, [r5, #6]
 80078dc:	4290      	cmp	r0, r2
 80078de:	f0c0 8091 	bcc.w	8007a04 <ip4_reass+0x290>
 80078e2:	428b      	cmp	r3, r1
 80078e4:	f200 808e 	bhi.w	8007a04 <ip4_reass+0x290>
        iprh_prev->next_pbuf = new_p;
 80078e8:	602f      	str	r7, [r5, #0]
        if (iprh_prev->end != iprh->start) {
 80078ea:	4290      	cmp	r0, r2
      if (iprh_prev->end != iprh->start) {
 80078ec:	f040 80e4 	bne.w	8007ab8 <ip4_reass+0x344>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80078f0:	f1bb 0f00 	cmp.w	fp, #0
 80078f4:	d004      	beq.n	8007900 <ip4_reass+0x18c>
 80078f6:	7fa3      	ldrb	r3, [r4, #30]
 80078f8:	f013 0301 	ands.w	r3, r3, #1
 80078fc:	f000 80da 	beq.w	8007ab4 <ip4_reass+0x340>
    if (valid) {
 8007900:	f1b8 0f00 	cmp.w	r8, #0
 8007904:	d159      	bne.n	80079ba <ip4_reass+0x246>
          q = iprh->next_pbuf;
 8007906:	f04f 0800 	mov.w	r8, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800790a:	4e54      	ldr	r6, [pc, #336]	; (8007a5c <ip4_reass+0x2e8>)
 800790c:	8833      	ldrh	r3, [r6, #0]
 800790e:	449a      	add	sl, r3
 8007910:	f8a6 a000 	strh.w	sl, [r6]
  if (is_last) {
 8007914:	f1bb 0f00 	cmp.w	fp, #0
 8007918:	d107      	bne.n	800792a <ip4_reass+0x1b6>
    u16_t datagram_len = (u16_t)(offset + len);
 800791a:	9b01      	ldr	r3, [sp, #4]
 800791c:	4499      	add	r9, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800791e:	7fa3      	ldrb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8007920:	f8a4 901c 	strh.w	r9, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8007924:	f043 0301 	orr.w	r3, r3, #1
 8007928:	77a3      	strb	r3, [r4, #30]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800792a:	f1b8 0f01 	cmp.w	r8, #1
 800792e:	d1ba      	bne.n	80078a6 <ip4_reass+0x132>
    ipr->datagram_len += IP_HLEN;
 8007930:	8ba3      	ldrh	r3, [r4, #28]
 8007932:	3314      	adds	r3, #20
 8007934:	83a3      	strh	r3, [r4, #28]
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8007936:	6863      	ldr	r3, [r4, #4]
 8007938:	685d      	ldr	r5, [r3, #4]
 800793a:	682f      	ldr	r7, [r5, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800793c:	f104 0308 	add.w	r3, r4, #8
 8007940:	462a      	mov	r2, r5
 8007942:	f104 011c 	add.w	r1, r4, #28
 8007946:	f853 0b04 	ldr.w	r0, [r3], #4
 800794a:	f842 0b04 	str.w	r0, [r2], #4
 800794e:	428b      	cmp	r3, r1
 8007950:	d1f9      	bne.n	8007946 <ip4_reass+0x1d2>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 8007952:	8ba0      	ldrh	r0, [r4, #28]
 8007954:	f7fe ffd4 	bl	8006900 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 8007958:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800795a:	8068      	strh	r0, [r5, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800795c:	71ab      	strb	r3, [r5, #6]
 800795e:	71eb      	strb	r3, [r5, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8007960:	72ab      	strb	r3, [r5, #10]
 8007962:	72eb      	strb	r3, [r5, #11]
    p = ipr->p;
 8007964:	6865      	ldr	r5, [r4, #4]
    while (r != NULL) {
 8007966:	2f00      	cmp	r7, #0
 8007968:	d157      	bne.n	8007a1a <ip4_reass+0x2a6>
    if (ipr == reassdatagrams) {
 800796a:	4b3d      	ldr	r3, [pc, #244]	; (8007a60 <ip4_reass+0x2ec>)
 800796c:	6819      	ldr	r1, [r3, #0]
 800796e:	428c      	cmp	r4, r1
 8007970:	d165      	bne.n	8007a3e <ip4_reass+0x2ca>
      ipr_prev = NULL;
 8007972:	4639      	mov	r1, r7
 8007974:	e065      	b.n	8007a42 <ip4_reass+0x2ce>
        if (iprh->end > iprh_tmp->start) {
 8007976:	428b      	cmp	r3, r1
 8007978:	d844      	bhi.n	8007a04 <ip4_reass+0x290>
      ipr->p = new_p;
 800797a:	6067      	str	r7, [r4, #4]
 800797c:	e7b8      	b.n	80078f0 <ip4_reass+0x17c>
    } else if (iprh->start == iprh_tmp->start) {
 800797e:	d041      	beq.n	8007a04 <ip4_reass+0x290>
    } else if (iprh->start < iprh_tmp->end) {
 8007980:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 8007984:	4282      	cmp	r2, r0
 8007986:	d83d      	bhi.n	8007a04 <ip4_reass+0x290>
      if (iprh_prev != NULL) {
 8007988:	b125      	cbz	r5, 8007994 <ip4_reass+0x220>
        if (iprh_prev->end != iprh_tmp->start) {
 800798a:	88ea      	ldrh	r2, [r5, #6]
          valid = 0;
 800798c:	428a      	cmp	r2, r1
 800798e:	bf18      	it	ne
 8007990:	f04f 0800 	movne.w	r8, #0
    q = iprh_tmp->next_pbuf;
 8007994:	f8dc 2000 	ldr.w	r2, [ip]
 8007998:	4665      	mov	r5, ip
 800799a:	e769      	b.n	8007870 <ip4_reass+0xfc>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800799c:	88eb      	ldrh	r3, [r5, #6]
 800799e:	4283      	cmp	r3, r0
 80079a0:	d906      	bls.n	80079b0 <ip4_reass+0x23c>
 80079a2:	4b30      	ldr	r3, [pc, #192]	; (8007a64 <ip4_reass+0x2f0>)
 80079a4:	4932      	ldr	r1, [pc, #200]	; (8007a70 <ip4_reass+0x2fc>)
 80079a6:	4831      	ldr	r0, [pc, #196]	; (8007a6c <ip4_reass+0x2f8>)
 80079a8:	f240 12ab 	movw	r2, #427	; 0x1ab
 80079ac:	f007 f8c2 	bl	800eb34 <iprintf>
      iprh_prev->next_pbuf = new_p;
 80079b0:	602f      	str	r7, [r5, #0]
      if (iprh_prev->end != iprh->start) {
 80079b2:	88ea      	ldrh	r2, [r5, #6]
 80079b4:	88b3      	ldrh	r3, [r6, #4]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	e798      	b.n	80078ec <ip4_reass+0x178>
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 80079ba:	6863      	ldr	r3, [r4, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d0a2      	beq.n	8007906 <ip4_reass+0x192>
 80079c0:	6859      	ldr	r1, [r3, #4]
 80079c2:	888b      	ldrh	r3, [r1, #4]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d19e      	bne.n	8007906 <ip4_reass+0x192>
        q = iprh->next_pbuf;
 80079c8:	6833      	ldr	r3, [r6, #0]
        while (q != NULL) {
 80079ca:	b99b      	cbnz	r3, 80079f4 <ip4_reass+0x280>
          LWIP_ASSERT("sanity check",
 80079cc:	42b1      	cmp	r1, r6
 80079ce:	d106      	bne.n	80079de <ip4_reass+0x26a>
 80079d0:	4b24      	ldr	r3, [pc, #144]	; (8007a64 <ip4_reass+0x2f0>)
 80079d2:	4928      	ldr	r1, [pc, #160]	; (8007a74 <ip4_reass+0x300>)
 80079d4:	4825      	ldr	r0, [pc, #148]	; (8007a6c <ip4_reass+0x2f8>)
 80079d6:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 80079da:	f007 f8ab 	bl	800eb34 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80079de:	6833      	ldr	r3, [r6, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d092      	beq.n	800790a <ip4_reass+0x196>
 80079e4:	4b1f      	ldr	r3, [pc, #124]	; (8007a64 <ip4_reass+0x2f0>)
 80079e6:	4924      	ldr	r1, [pc, #144]	; (8007a78 <ip4_reass+0x304>)
 80079e8:	4820      	ldr	r0, [pc, #128]	; (8007a6c <ip4_reass+0x2f8>)
 80079ea:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 80079ee:	f007 f8a1 	bl	800eb34 <iprintf>
 80079f2:	e78a      	b.n	800790a <ip4_reass+0x196>
          iprh = (struct ip_reass_helper*)q->payload;
 80079f4:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 80079f6:	88f0      	ldrh	r0, [r6, #6]
 80079f8:	8893      	ldrh	r3, [r2, #4]
 80079fa:	4298      	cmp	r0, r3
 80079fc:	d183      	bne.n	8007906 <ip4_reass+0x192>
          q = iprh->next_pbuf;
 80079fe:	6813      	ldr	r3, [r2, #0]
 8007a00:	4616      	mov	r6, r2
 8007a02:	e7e2      	b.n	80079ca <ip4_reass+0x256>
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8007a04:	4638      	mov	r0, r7
 8007a06:	f000 fe77 	bl	80086f8 <pbuf_clen>
 8007a0a:	4a14      	ldr	r2, [pc, #80]	; (8007a5c <ip4_reass+0x2e8>)
 8007a0c:	8813      	ldrh	r3, [r2, #0]
 8007a0e:	1a18      	subs	r0, r3, r0
 8007a10:	8010      	strh	r0, [r2, #0]
  pbuf_free(new_p);
 8007a12:	4638      	mov	r0, r7
 8007a14:	f000 fcbe 	bl	8008394 <pbuf_free>
 8007a18:	e742      	b.n	80078a0 <ip4_reass+0x12c>
      iprh = (struct ip_reass_helper*)r->payload;
 8007a1a:	f8d7 8004 	ldr.w	r8, [r7, #4]
      pbuf_header(r, -IP_HLEN);
 8007a1e:	f06f 0113 	mvn.w	r1, #19
 8007a22:	4638      	mov	r0, r7
 8007a24:	f000 fcb0 	bl	8008388 <pbuf_header>
      pbuf_cat(p, r);
 8007a28:	4639      	mov	r1, r7
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	f000 fe80 	bl	8008730 <pbuf_cat>
      r = iprh->next_pbuf;
 8007a30:	f8d8 7000 	ldr.w	r7, [r8]
 8007a34:	e797      	b.n	8007966 <ip4_reass+0x1f2>
        if (ipr_prev->next == ipr) {
 8007a36:	680b      	ldr	r3, [r1, #0]
 8007a38:	429c      	cmp	r4, r3
 8007a3a:	d002      	beq.n	8007a42 <ip4_reass+0x2ce>
 8007a3c:	4619      	mov	r1, r3
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8007a3e:	2900      	cmp	r1, #0
 8007a40:	d1f9      	bne.n	8007a36 <ip4_reass+0x2c2>
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8007a42:	4620      	mov	r0, r4
 8007a44:	f7ff fd80 	bl	8007548 <ip_reass_dequeue_datagram>
    ip_reass_pbufcount -= pbuf_clen(p);
 8007a48:	4628      	mov	r0, r5
 8007a4a:	f000 fe55 	bl	80086f8 <pbuf_clen>
 8007a4e:	8833      	ldrh	r3, [r6, #0]
 8007a50:	1a18      	subs	r0, r3, r0
 8007a52:	8030      	strh	r0, [r6, #0]
}
 8007a54:	4628      	mov	r0, r5
 8007a56:	b003      	add	sp, #12
 8007a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a5c:	20000528 	.word	0x20000528
 8007a60:	2000052c 	.word	0x2000052c
 8007a64:	08011535 	.word	0x08011535
 8007a68:	080114cf 	.word	0x080114cf
 8007a6c:	0801127a 	.word	0x0801127a
 8007a70:	080114b1 	.word	0x080114b1
 8007a74:	08011506 	.word	0x08011506
 8007a78:	08011513 	.word	0x08011513
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8007a7c:	88e8      	ldrh	r0, [r5, #6]
 8007a7e:	f7fe ff3f 	bl	8006900 <lwip_htons>
 8007a82:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8007a86:	2800      	cmp	r0, #0
 8007a88:	f47f aec2 	bne.w	8007810 <ip4_reass+0x9c>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8007a8c:	89e0      	ldrh	r0, [r4, #14]
 8007a8e:	f7fe ff37 	bl	8006900 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8007a92:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8007a96:	2800      	cmp	r0, #0
 8007a98:	f43f aeba 	beq.w	8007810 <ip4_reass+0x9c>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8007a9c:	462b      	mov	r3, r5
 8007a9e:	f104 0208 	add.w	r2, r4, #8
 8007aa2:	f105 0114 	add.w	r1, r5, #20
 8007aa6:	f853 0b04 	ldr.w	r0, [r3], #4
 8007aaa:	f842 0b04 	str.w	r0, [r2], #4
 8007aae:	428b      	cmp	r3, r1
 8007ab0:	d1f9      	bne.n	8007aa6 <ip4_reass+0x332>
 8007ab2:	e6ad      	b.n	8007810 <ip4_reass+0x9c>
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8007ab4:	4698      	mov	r8, r3
 8007ab6:	e728      	b.n	800790a <ip4_reass+0x196>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8007ab8:	f1bb 0f00 	cmp.w	fp, #0
 8007abc:	f43f af23 	beq.w	8007906 <ip4_reass+0x192>
 8007ac0:	f04f 0800 	mov.w	r8, #0
 8007ac4:	e717      	b.n	80078f6 <ip4_reass+0x182>
 8007ac6:	bf00      	nop

08007ac8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8007ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8007acc:	f8b1 8022 	ldrh.w	r8, [r1, #34]	; 0x22
{
 8007ad0:	b08b      	sub	sp, #44	; 0x2c
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8007ad2:	2308      	movs	r3, #8
 8007ad4:	f1a8 0814 	sub.w	r8, r8, #20
 8007ad8:	fb98 f8f3 	sdiv	r8, r8, r3
 8007adc:	fa1f f388 	uxth.w	r3, r8
 8007ae0:	9306      	str	r3, [sp, #24]
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8007ae2:	6843      	ldr	r3, [r0, #4]
{
 8007ae4:	9208      	str	r2, [sp, #32]
  iphdr = original_iphdr;
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8007ae6:	781e      	ldrb	r6, [r3, #0]
  original_iphdr = (struct ip_hdr *)p->payload;
 8007ae8:	9302      	str	r3, [sp, #8]
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8007aea:	f006 060f 	and.w	r6, r6, #15
 8007aee:	00b6      	lsls	r6, r6, #2
 8007af0:	2e14      	cmp	r6, #20
{
 8007af2:	4607      	mov	r7, r0
 8007af4:	468b      	mov	fp, r1
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8007af6:	d00b      	beq.n	8007b10 <ip4_frag+0x48>
 8007af8:	4b5a      	ldr	r3, [pc, #360]	; (8007c64 <ip4_frag+0x19c>)
 8007afa:	495b      	ldr	r1, [pc, #364]	; (8007c68 <ip4_frag+0x1a0>)
 8007afc:	f240 22e1 	movw	r2, #737	; 0x2e1

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
  ofo = tmp & IP_OFFMASK;
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8007b00:	485a      	ldr	r0, [pc, #360]	; (8007c6c <ip4_frag+0x1a4>)
 8007b02:	f007 f817 	bl	800eb34 <iprintf>
 8007b06:	f06f 0005 	mvn.w	r0, #5
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
}
 8007b0a:	b00b      	add	sp, #44	; 0x2c
 8007b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8007b10:	9b02      	ldr	r3, [sp, #8]
 8007b12:	88d8      	ldrh	r0, [r3, #6]
 8007b14:	f7fe fef4 	bl	8006900 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
 8007b18:	f3c0 030c 	ubfx	r3, r0, #0, #13
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8007b1c:	f410 5400 	ands.w	r4, r0, #8192	; 0x2000
  ofo = tmp & IP_OFFMASK;
 8007b20:	9304      	str	r3, [sp, #16]
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8007b22:	d004      	beq.n	8007b2e <ip4_frag+0x66>
 8007b24:	4b4f      	ldr	r3, [pc, #316]	; (8007c64 <ip4_frag+0x19c>)
 8007b26:	4952      	ldr	r1, [pc, #328]	; (8007c70 <ip4_frag+0x1a8>)
 8007b28:	f240 22e6 	movw	r2, #742	; 0x2e6
 8007b2c:	e7e8      	b.n	8007b00 <ip4_frag+0x38>
  left = p->tot_len - IP_HLEN;
 8007b2e:	893d      	ldrh	r5, [r7, #8]
    fragsize = LWIP_MIN(left, nfb * 8);
 8007b30:	fa1f f888 	uxth.w	r8, r8
  left = p->tot_len - IP_HLEN;
 8007b34:	3d14      	subs	r5, #20
    fragsize = LWIP_MIN(left, nfb * 8);
 8007b36:	ea4f 03c8 	mov.w	r3, r8, lsl #3
  left = p->tot_len - IP_HLEN;
 8007b3a:	b2ad      	uxth	r5, r5
    fragsize = LWIP_MIN(left, nfb * 8);
 8007b3c:	9307      	str	r3, [sp, #28]
  while (left) {
 8007b3e:	b90d      	cbnz	r5, 8007b44 <ip4_frag+0x7c>
  return ERR_OK;
 8007b40:	4628      	mov	r0, r5
 8007b42:	e7e2      	b.n	8007b0a <ip4_frag+0x42>
    fragsize = LWIP_MIN(left, nfb * 8);
 8007b44:	9b07      	ldr	r3, [sp, #28]
 8007b46:	42ab      	cmp	r3, r5
 8007b48:	bfa8      	it	ge
 8007b4a:	462b      	movge	r3, r5
 8007b4c:	b29b      	uxth	r3, r3
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8007b4e:	2200      	movs	r2, #0
 8007b50:	2114      	movs	r1, #20
 8007b52:	2002      	movs	r0, #2
    fragsize = LWIP_MIN(left, nfb * 8);
 8007b54:	9305      	str	r3, [sp, #20]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8007b56:	f000 fc7f 	bl	8008458 <pbuf_alloc>
    if (rambuf == NULL) {
 8007b5a:	4680      	mov	r8, r0
 8007b5c:	b370      	cbz	r0, 8007bbc <ip4_frag+0xf4>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8007b5e:	897b      	ldrh	r3, [r7, #10]
 8007b60:	2b13      	cmp	r3, #19
 8007b62:	d806      	bhi.n	8007b72 <ip4_frag+0xaa>
 8007b64:	4b3f      	ldr	r3, [pc, #252]	; (8007c64 <ip4_frag+0x19c>)
 8007b66:	4943      	ldr	r1, [pc, #268]	; (8007c74 <ip4_frag+0x1ac>)
 8007b68:	4840      	ldr	r0, [pc, #256]	; (8007c6c <ip4_frag+0x1a4>)
 8007b6a:	f240 3209 	movw	r2, #777	; 0x309
 8007b6e:	f006 ffe1 	bl	800eb34 <iprintf>
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8007b72:	9b02      	ldr	r3, [sp, #8]
 8007b74:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	3114      	adds	r1, #20
 8007b7c:	f853 0b04 	ldr.w	r0, [r3], #4
 8007b80:	f842 0b04 	str.w	r0, [r2], #4
 8007b84:	428b      	cmp	r3, r1
 8007b86:	d1f9      	bne.n	8007b7c <ip4_frag+0xb4>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8007b88:	f8d8 3004 	ldr.w	r3, [r8, #4]
    left_to_copy = fragsize;
 8007b8c:	f8dd 9014 	ldr.w	r9, [sp, #20]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8007b90:	9303      	str	r3, [sp, #12]
    while (left_to_copy) {
 8007b92:	f1b9 0f00 	cmp.w	r9, #0
 8007b96:	d037      	beq.n	8007c08 <ip4_frag+0x140>
      u16_t plen = p->len - poff;
 8007b98:	897c      	ldrh	r4, [r7, #10]
 8007b9a:	1ba4      	subs	r4, r4, r6
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8007b9c:	b2a4      	uxth	r4, r4
 8007b9e:	454c      	cmp	r4, r9
 8007ba0:	bf28      	it	cs
 8007ba2:	464c      	movcs	r4, r9
      if (!newpbuflen) {
 8007ba4:	b914      	cbnz	r4, 8007bac <ip4_frag+0xe4>
        p = p->next;
 8007ba6:	683f      	ldr	r7, [r7, #0]
        poff = 0;
 8007ba8:	2600      	movs	r6, #0
 8007baa:	e7f2      	b.n	8007b92 <ip4_frag+0xca>
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8007bac:	2005      	movs	r0, #5
 8007bae:	f000 fa87 	bl	80080c0 <memp_malloc>
      if (pcr == NULL) {
 8007bb2:	4682      	mov	sl, r0
 8007bb4:	b928      	cbnz	r0, 8007bc2 <ip4_frag+0xfa>
        pbuf_free(rambuf);
 8007bb6:	4640      	mov	r0, r8
 8007bb8:	f000 fbec 	bl	8008394 <pbuf_free>
  return ERR_MEM;
 8007bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc0:	e7a3      	b.n	8007b0a <ip4_frag+0x42>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8007bc2:	9401      	str	r4, [sp, #4]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4433      	add	r3, r6
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	4603      	mov	r3, r0
 8007bce:	4621      	mov	r1, r4
 8007bd0:	2004      	movs	r0, #4
 8007bd2:	f000 fba1 	bl	8008318 <pbuf_alloced_custom>
      if (newpbuf == NULL) {
 8007bd6:	b918      	cbnz	r0, 8007be0 <ip4_frag+0x118>
        ip_frag_free_pbuf_custom_ref(pcr);
 8007bd8:	4650      	mov	r0, sl
 8007bda:	f7ff fd87 	bl	80076ec <ip_frag_free_pbuf_custom_ref>
 8007bde:	e7ea      	b.n	8007bb6 <ip4_frag+0xee>
 8007be0:	9009      	str	r0, [sp, #36]	; 0x24
      pbuf_ref(p);
 8007be2:	4638      	mov	r0, r7
 8007be4:	f000 fd90 	bl	8008708 <pbuf_ref>
      left_to_copy -= newpbuflen;
 8007be8:	eba9 0904 	sub.w	r9, r9, r4
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8007bec:	4b22      	ldr	r3, [pc, #136]	; (8007c78 <ip4_frag+0x1b0>)
      pcr->original = p;
 8007bee:	f8ca 7014 	str.w	r7, [sl, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8007bf2:	f8ca 3010 	str.w	r3, [sl, #16]
      pbuf_cat(rambuf, newpbuf);
 8007bf6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bf8:	4640      	mov	r0, r8
      left_to_copy -= newpbuflen;
 8007bfa:	fa1f f989 	uxth.w	r9, r9
      pbuf_cat(rambuf, newpbuf);
 8007bfe:	f000 fd97 	bl	8008730 <pbuf_cat>
      if (left_to_copy) {
 8007c02:	f1b9 0f00 	cmp.w	r9, #0
 8007c06:	d1ce      	bne.n	8007ba6 <ip4_frag+0xde>
    tmp = (IP_OFFMASK & (ofo));
 8007c08:	9b04      	ldr	r3, [sp, #16]
 8007c0a:	f3c3 000c 	ubfx	r0, r3, #0, #13
    last = (left <= netif->mtu - IP_HLEN);
 8007c0e:	f8bb 3022 	ldrh.w	r3, [fp, #34]	; 0x22
 8007c12:	3b13      	subs	r3, #19
    if (!last) {
 8007c14:	429d      	cmp	r5, r3
      tmp = tmp | IP_MF;
 8007c16:	bfa8      	it	ge
 8007c18:	f440 5000 	orrge.w	r0, r0, #8192	; 0x2000
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8007c1c:	f7fe fe70 	bl	8006900 <lwip_htons>
 8007c20:	9b03      	ldr	r3, [sp, #12]
 8007c22:	80d8      	strh	r0, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8007c24:	9b05      	ldr	r3, [sp, #20]
 8007c26:	f103 0014 	add.w	r0, r3, #20
 8007c2a:	b280      	uxth	r0, r0
 8007c2c:	f7fe fe68 	bl	8006900 <lwip_htons>
 8007c30:	9b03      	ldr	r3, [sp, #12]
    IPH_CHKSUM_SET(iphdr, 0);
 8007c32:	9a03      	ldr	r2, [sp, #12]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8007c34:	8058      	strh	r0, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8007c36:	2300      	movs	r3, #0
 8007c38:	7293      	strb	r3, [r2, #10]
 8007c3a:	72d3      	strb	r3, [r2, #11]
    netif->output(netif, rambuf, dest);
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007c42:	9a08      	ldr	r2, [sp, #32]
 8007c44:	4658      	mov	r0, fp
 8007c46:	4798      	blx	r3
    pbuf_free(rambuf);
 8007c48:	4640      	mov	r0, r8
 8007c4a:	f000 fba3 	bl	8008394 <pbuf_free>
    left -= fragsize;
 8007c4e:	9b05      	ldr	r3, [sp, #20]
    ofo += nfb;
 8007c50:	9a06      	ldr	r2, [sp, #24]
    left -= fragsize;
 8007c52:	1aed      	subs	r5, r5, r3
    ofo += nfb;
 8007c54:	9b04      	ldr	r3, [sp, #16]
 8007c56:	4413      	add	r3, r2
    poff += newpbuflen;
 8007c58:	4426      	add	r6, r4
    ofo += nfb;
 8007c5a:	b29b      	uxth	r3, r3
    poff += newpbuflen;
 8007c5c:	b2b6      	uxth	r6, r6
    left -= fragsize;
 8007c5e:	b2ad      	uxth	r5, r5
    ofo += nfb;
 8007c60:	9304      	str	r3, [sp, #16]
 8007c62:	e76c      	b.n	8007b3e <ip4_frag+0x76>
 8007c64:	08011535 	.word	0x08011535
 8007c68:	08011450 	.word	0x08011450
 8007c6c:	0801127a 	.word	0x0801127a
 8007c70:	08011477 	.word	0x08011477
 8007c74:	08011491 	.word	0x08011491
 8007c78:	08007719 	.word	0x08007719

08007c7c <mem_init>:

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8007c7c:	4b0b      	ldr	r3, [pc, #44]	; (8007cac <mem_init+0x30>)
 8007c7e:	4a0c      	ldr	r2, [pc, #48]	; (8007cb0 <mem_init+0x34>)
 8007c80:	f023 0303 	bic.w	r3, r3, #3
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
  mem->prev = 0;
 8007c84:	2100      	movs	r1, #0
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8007c86:	6013      	str	r3, [r2, #0]
  mem->prev = 0;
 8007c88:	8059      	strh	r1, [r3, #2]
  mem->next = MEM_SIZE_ALIGNED;
 8007c8a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
  mem->used = 0;
 8007c8e:	7119      	strb	r1, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 8007c90:	4908      	ldr	r1, [pc, #32]	; (8007cb4 <mem_init+0x38>)
  mem->next = MEM_SIZE_ALIGNED;
 8007c92:	801a      	strh	r2, [r3, #0]
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 8007c94:	1898      	adds	r0, r3, r2
  ram_end->used = 1;
  ram_end->next = MEM_SIZE_ALIGNED;
 8007c96:	f8a3 2640 	strh.w	r2, [r3, #1600]	; 0x640
  ram_end->prev = MEM_SIZE_ALIGNED;
 8007c9a:	f8a3 2642 	strh.w	r2, [r3, #1602]	; 0x642

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8007c9e:	4a06      	ldr	r2, [pc, #24]	; (8007cb8 <mem_init+0x3c>)
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 8007ca0:	6008      	str	r0, [r1, #0]
  ram_end->used = 1;
 8007ca2:	2101      	movs	r1, #1
 8007ca4:	f883 1644 	strb.w	r1, [r3, #1604]	; 0x644
  lfree = (struct mem *)(void *)ram;
 8007ca8:	6013      	str	r3, [r2, #0]
 8007caa:	4770      	bx	lr
 8007cac:	200005e7 	.word	0x200005e7
 8007cb0:	20000534 	.word	0x20000534
 8007cb4:	20000538 	.word	0x20000538
 8007cb8:	20000530 	.word	0x20000530

08007cbc <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8007cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	f000 8088 	beq.w	8007dd8 <mem_free+0x11c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 8007cc8:	0783      	lsls	r3, r0, #30
 8007cca:	d006      	beq.n	8007cda <mem_free+0x1e>
 8007ccc:	4b43      	ldr	r3, [pc, #268]	; (8007ddc <mem_free+0x120>)
 8007cce:	4944      	ldr	r1, [pc, #272]	; (8007de0 <mem_free+0x124>)
 8007cd0:	4844      	ldr	r0, [pc, #272]	; (8007de4 <mem_free+0x128>)
 8007cd2:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 8007cd6:	f006 ff2d 	bl	800eb34 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8007cda:	4f43      	ldr	r7, [pc, #268]	; (8007de8 <mem_free+0x12c>)
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	429c      	cmp	r4, r3
 8007ce0:	d303      	bcc.n	8007cea <mem_free+0x2e>
 8007ce2:	4b42      	ldr	r3, [pc, #264]	; (8007dec <mem_free+0x130>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	429c      	cmp	r4, r3
 8007ce8:	d306      	bcc.n	8007cf8 <mem_free+0x3c>
 8007cea:	4b3c      	ldr	r3, [pc, #240]	; (8007ddc <mem_free+0x120>)
 8007cec:	4940      	ldr	r1, [pc, #256]	; (8007df0 <mem_free+0x134>)
 8007cee:	483d      	ldr	r0, [pc, #244]	; (8007de4 <mem_free+0x128>)
 8007cf0:	f240 12af 	movw	r2, #431	; 0x1af
 8007cf4:	f006 ff1e 	bl	800eb34 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	429c      	cmp	r4, r3
 8007cfc:	d36c      	bcc.n	8007dd8 <mem_free+0x11c>
 8007cfe:	4b3b      	ldr	r3, [pc, #236]	; (8007dec <mem_free+0x130>)
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	4294      	cmp	r4, r2
 8007d04:	4698      	mov	r8, r3
 8007d06:	d267      	bcs.n	8007dd8 <mem_free+0x11c>
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 8007d08:	f814 3c04 	ldrb.w	r3, [r4, #-4]
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8007d0c:	f1a4 0508 	sub.w	r5, r4, #8
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 8007d10:	b933      	cbnz	r3, 8007d20 <mem_free+0x64>
 8007d12:	4b32      	ldr	r3, [pc, #200]	; (8007ddc <mem_free+0x120>)
 8007d14:	4937      	ldr	r1, [pc, #220]	; (8007df4 <mem_free+0x138>)
 8007d16:	4833      	ldr	r0, [pc, #204]	; (8007de4 <mem_free+0x128>)
 8007d18:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8007d1c:	f006 ff0a 	bl	800eb34 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;

  if (mem < lfree) {
 8007d20:	4e35      	ldr	r6, [pc, #212]	; (8007df8 <mem_free+0x13c>)
  mem->used = 0;
 8007d22:	2300      	movs	r3, #0
 8007d24:	f804 3c04 	strb.w	r3, [r4, #-4]
  if (mem < lfree) {
 8007d28:	6833      	ldr	r3, [r6, #0]
 8007d2a:	429d      	cmp	r5, r3
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8007d2c:	683b      	ldr	r3, [r7, #0]
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8007d2e:	bf38      	it	cc
 8007d30:	6035      	strcc	r5, [r6, #0]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8007d32:	429d      	cmp	r5, r3
 8007d34:	d206      	bcs.n	8007d44 <mem_free+0x88>
 8007d36:	4b29      	ldr	r3, [pc, #164]	; (8007ddc <mem_free+0x120>)
 8007d38:	4930      	ldr	r1, [pc, #192]	; (8007dfc <mem_free+0x140>)
 8007d3a:	482a      	ldr	r0, [pc, #168]	; (8007de4 <mem_free+0x128>)
 8007d3c:	f240 125d 	movw	r2, #349	; 0x15d
 8007d40:	f006 fef8 	bl	800eb34 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8007d44:	f8d8 3000 	ldr.w	r3, [r8]
 8007d48:	429d      	cmp	r5, r3
 8007d4a:	d306      	bcc.n	8007d5a <mem_free+0x9e>
 8007d4c:	4b23      	ldr	r3, [pc, #140]	; (8007ddc <mem_free+0x120>)
 8007d4e:	492c      	ldr	r1, [pc, #176]	; (8007e00 <mem_free+0x144>)
 8007d50:	4824      	ldr	r0, [pc, #144]	; (8007de4 <mem_free+0x128>)
 8007d52:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8007d56:	f006 feed 	bl	800eb34 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8007d5a:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 8007d5e:	b133      	cbz	r3, 8007d6e <mem_free+0xb2>
 8007d60:	4b1e      	ldr	r3, [pc, #120]	; (8007ddc <mem_free+0x120>)
 8007d62:	4928      	ldr	r1, [pc, #160]	; (8007e04 <mem_free+0x148>)
 8007d64:	481f      	ldr	r0, [pc, #124]	; (8007de4 <mem_free+0x128>)
 8007d66:	f240 125f 	movw	r2, #351	; 0x15f
 8007d6a:	f006 fee3 	bl	800eb34 <iprintf>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8007d6e:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 8007d72:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8007d76:	d906      	bls.n	8007d86 <mem_free+0xca>
 8007d78:	4b18      	ldr	r3, [pc, #96]	; (8007ddc <mem_free+0x120>)
 8007d7a:	4923      	ldr	r1, [pc, #140]	; (8007e08 <mem_free+0x14c>)
 8007d7c:	4819      	ldr	r0, [pc, #100]	; (8007de4 <mem_free+0x128>)
 8007d7e:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8007d82:	f006 fed7 	bl	800eb34 <iprintf>
  nmem = (struct mem *)(void *)&ram[mem->next];
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 8007d8c:	185a      	adds	r2, r3, r1
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8007d8e:	4295      	cmp	r5, r2
 8007d90:	d010      	beq.n	8007db4 <mem_free+0xf8>
 8007d92:	7910      	ldrb	r0, [r2, #4]
 8007d94:	b970      	cbnz	r0, 8007db4 <mem_free+0xf8>
 8007d96:	f8d8 0000 	ldr.w	r0, [r8]
 8007d9a:	4282      	cmp	r2, r0
 8007d9c:	d00a      	beq.n	8007db4 <mem_free+0xf8>
    if (lfree == nmem) {
 8007d9e:	6830      	ldr	r0, [r6, #0]
 8007da0:	4282      	cmp	r2, r0
    mem->next = nmem->next;
 8007da2:	5a5a      	ldrh	r2, [r3, r1]
 8007da4:	f824 2c08 	strh.w	r2, [r4, #-8]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 8007da8:	5a5a      	ldrh	r2, [r3, r1]
      lfree = mem;
 8007daa:	bf08      	it	eq
 8007dac:	6035      	streq	r5, [r6, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 8007dae:	441a      	add	r2, r3
 8007db0:	1ae9      	subs	r1, r5, r3
 8007db2:	8051      	strh	r1, [r2, #2]
  pmem = (struct mem *)(void *)&ram[mem->prev];
 8007db4:	f834 2c06 	ldrh.w	r2, [r4, #-6]
 8007db8:	1899      	adds	r1, r3, r2
  if (pmem != mem && pmem->used == 0) {
 8007dba:	428d      	cmp	r5, r1
 8007dbc:	d00c      	beq.n	8007dd8 <mem_free+0x11c>
 8007dbe:	7908      	ldrb	r0, [r1, #4]
 8007dc0:	b950      	cbnz	r0, 8007dd8 <mem_free+0x11c>
    if (lfree == mem) {
 8007dc2:	6830      	ldr	r0, [r6, #0]
 8007dc4:	4285      	cmp	r5, r0
      lfree = pmem;
 8007dc6:	bf08      	it	eq
 8007dc8:	6031      	streq	r1, [r6, #0]
    pmem->next = mem->next;
 8007dca:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 8007dce:	5299      	strh	r1, [r3, r2]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 8007dd0:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 8007dd4:	440b      	add	r3, r1
 8007dd6:	805a      	strh	r2, [r3, #2]
 8007dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ddc:	080115e9 	.word	0x080115e9
 8007de0:	08011618 	.word	0x08011618
 8007de4:	0801127a 	.word	0x0801127a
 8007de8:	20000534 	.word	0x20000534
 8007dec:	20000538 	.word	0x20000538
 8007df0:	08011639 	.word	0x08011639
 8007df4:	08011650 	.word	0x08011650
 8007df8:	20000530 	.word	0x20000530
 8007dfc:	08011664 	.word	0x08011664
 8007e00:	0801167b 	.word	0x0801167b
 8007e04:	08011695 	.word	0x08011695
 8007e08:	080116b0 	.word	0x080116b0

08007e0c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 8007e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 8007e0e:	3103      	adds	r1, #3
 8007e10:	f64f 75fc 	movw	r5, #65532	; 0xfffc
 8007e14:	400d      	ands	r5, r1

  if (newsize < MIN_SIZE_ALIGNED) {
 8007e16:	2d0b      	cmp	r5, #11
{
 8007e18:	4604      	mov	r4, r0
  if (newsize < MIN_SIZE_ALIGNED) {
 8007e1a:	d904      	bls.n	8007e26 <mem_trim+0x1a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 8007e1c:	f5b5 6fc8 	cmp.w	r5, #1600	; 0x640
 8007e20:	d902      	bls.n	8007e28 <mem_trim+0x1c>
    return NULL;
 8007e22:	2400      	movs	r4, #0
 8007e24:	e059      	b.n	8007eda <mem_trim+0xce>
    newsize = MIN_SIZE_ALIGNED;
 8007e26:	250c      	movs	r5, #12
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8007e28:	4e2d      	ldr	r6, [pc, #180]	; (8007ee0 <mem_trim+0xd4>)
 8007e2a:	6832      	ldr	r2, [r6, #0]
 8007e2c:	42a2      	cmp	r2, r4
 8007e2e:	d803      	bhi.n	8007e38 <mem_trim+0x2c>
 8007e30:	4b2c      	ldr	r3, [pc, #176]	; (8007ee4 <mem_trim+0xd8>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	429c      	cmp	r4, r3
 8007e36:	d306      	bcc.n	8007e46 <mem_trim+0x3a>
 8007e38:	4b2b      	ldr	r3, [pc, #172]	; (8007ee8 <mem_trim+0xdc>)
 8007e3a:	492c      	ldr	r1, [pc, #176]	; (8007eec <mem_trim+0xe0>)
 8007e3c:	482c      	ldr	r0, [pc, #176]	; (8007ef0 <mem_trim+0xe4>)
 8007e3e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8007e42:	f006 fe77 	bl	800eb34 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8007e46:	6833      	ldr	r3, [r6, #0]
 8007e48:	429c      	cmp	r4, r3
 8007e4a:	d346      	bcc.n	8007eda <mem_trim+0xce>
 8007e4c:	4a25      	ldr	r2, [pc, #148]	; (8007ee4 <mem_trim+0xd8>)
 8007e4e:	6812      	ldr	r2, [r2, #0]
 8007e50:	4294      	cmp	r4, r2
 8007e52:	d242      	bcs.n	8007eda <mem_trim+0xce>
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8007e54:	f1a4 0208 	sub.w	r2, r4, #8
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 8007e58:	f834 0c08 	ldrh.w	r0, [r4, #-8]
  ptr = (mem_size_t)((u8_t *)mem - ram);
 8007e5c:	1ad2      	subs	r2, r2, r3
 8007e5e:	b292      	uxth	r2, r2
  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 8007e60:	f1a0 0108 	sub.w	r1, r0, #8
 8007e64:	1a89      	subs	r1, r1, r2
 8007e66:	b289      	uxth	r1, r1
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8007e68:	42a9      	cmp	r1, r5
 8007e6a:	d219      	bcs.n	8007ea0 <mem_trim+0x94>
 8007e6c:	4b1e      	ldr	r3, [pc, #120]	; (8007ee8 <mem_trim+0xdc>)
 8007e6e:	4921      	ldr	r1, [pc, #132]	; (8007ef4 <mem_trim+0xe8>)
 8007e70:	481f      	ldr	r0, [pc, #124]	; (8007ef0 <mem_trim+0xe4>)
 8007e72:	f240 2206 	movw	r2, #518	; 0x206
 8007e76:	f006 fe5d 	bl	800eb34 <iprintf>
 8007e7a:	e7d2      	b.n	8007e22 <mem_trim+0x16>
    if (mem2->next != MEM_SIZE_ALIGNED) {
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8007e7c:	f105 0614 	add.w	r6, r5, #20
 8007e80:	428e      	cmp	r6, r1
 8007e82:	d82a      	bhi.n	8007eda <mem_trim+0xce>
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
    mem2 = (struct mem *)(void *)&ram[ptr2];
    if (mem2 < lfree) {
 8007e84:	4e1c      	ldr	r6, [pc, #112]	; (8007ef8 <mem_trim+0xec>)
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8007e86:	f102 0108 	add.w	r1, r2, #8
 8007e8a:	440d      	add	r5, r1
    if (mem2 < lfree) {
 8007e8c:	6837      	ldr	r7, [r6, #0]
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8007e8e:	b2ad      	uxth	r5, r5
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8007e90:	1959      	adds	r1, r3, r5
    if (mem2 < lfree) {
 8007e92:	42b9      	cmp	r1, r7
      lfree = mem2;
 8007e94:	bf38      	it	cc
 8007e96:	6031      	strcc	r1, [r6, #0]
    }
    mem2->used = 0;
 8007e98:	2600      	movs	r6, #0
 8007e9a:	710e      	strb	r6, [r1, #4]
    mem2->next = mem->next;
 8007e9c:	5358      	strh	r0, [r3, r5]
 8007e9e:	e013      	b.n	8007ec8 <mem_trim+0xbc>
  if (newsize == size) {
 8007ea0:	d01b      	beq.n	8007eda <mem_trim+0xce>
  mem2 = (struct mem *)(void *)&ram[mem->next];
 8007ea2:	181e      	adds	r6, r3, r0
  if (mem2->used == 0) {
 8007ea4:	7937      	ldrb	r7, [r6, #4]
 8007ea6:	2f00      	cmp	r7, #0
 8007ea8:	d1e8      	bne.n	8007e7c <mem_trim+0x70>
    next = mem2->next;
 8007eaa:	5a1f      	ldrh	r7, [r3, r0]
    if (lfree == mem2) {
 8007eac:	4812      	ldr	r0, [pc, #72]	; (8007ef8 <mem_trim+0xec>)
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8007eae:	f102 0108 	add.w	r1, r2, #8
 8007eb2:	440d      	add	r5, r1
    if (lfree == mem2) {
 8007eb4:	6801      	ldr	r1, [r0, #0]
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8007eb6:	b2ad      	uxth	r5, r5
    if (lfree == mem2) {
 8007eb8:	428e      	cmp	r6, r1
 8007eba:	eb03 0105 	add.w	r1, r3, r5
      lfree = (struct mem *)(void *)&ram[ptr2];
 8007ebe:	bf08      	it	eq
 8007ec0:	6001      	streq	r1, [r0, #0]
    mem2->used = 0;
 8007ec2:	2000      	movs	r0, #0
 8007ec4:	7108      	strb	r0, [r1, #4]
    mem2->next = next;
 8007ec6:	535f      	strh	r7, [r3, r5]
    mem2->prev = ptr;
 8007ec8:	804a      	strh	r2, [r1, #2]
    mem->next = ptr2;
 8007eca:	f824 5c08 	strh.w	r5, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8007ece:	5b5a      	ldrh	r2, [r3, r5]
 8007ed0:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 8007ed4:	d001      	beq.n	8007eda <mem_trim+0xce>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8007ed6:	4413      	add	r3, r2
 8007ed8:	805d      	strh	r5, [r3, #2]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 8007eda:	4620      	mov	r0, r4
 8007edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	20000534 	.word	0x20000534
 8007ee4:	20000538 	.word	0x20000538
 8007ee8:	080115e9 	.word	0x080115e9
 8007eec:	08011775 	.word	0x08011775
 8007ef0:	0801127a 	.word	0x0801127a
 8007ef4:	0801178c 	.word	0x0801178c
 8007ef8:	20000530 	.word	0x20000530

08007efc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 8007efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 8007f00:	b148      	cbz	r0, 8007f16 <mem_malloc+0x1a>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 8007f02:	3003      	adds	r0, #3
 8007f04:	f64f 75fc 	movw	r5, #65532	; 0xfffc
 8007f08:	4005      	ands	r5, r0

  if (size < MIN_SIZE_ALIGNED) {
 8007f0a:	2d0b      	cmp	r5, #11
 8007f0c:	d905      	bls.n	8007f1a <mem_malloc+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
  }

  if (size > MEM_SIZE_ALIGNED) {
 8007f0e:	f5b5 6fc8 	cmp.w	r5, #1600	; 0x640
 8007f12:	d903      	bls.n	8007f1c <mem_malloc+0x20>
    return NULL;
 8007f14:	2000      	movs	r0, #0
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
}
 8007f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    size = MIN_SIZE_ALIGNED;
 8007f1a:	250c      	movs	r5, #12
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8007f1c:	4837      	ldr	r0, [pc, #220]	; (8007ffc <mem_malloc+0x100>)
 8007f1e:	4e38      	ldr	r6, [pc, #224]	; (8008000 <mem_malloc+0x104>)
 8007f20:	6807      	ldr	r7, [r0, #0]
 8007f22:	6831      	ldr	r1, [r6, #0]
 8007f24:	1a7b      	subs	r3, r7, r1
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	f5c5 68c8 	rsb	r8, r5, #1600	; 0x640
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8007f2c:	f06f 0907 	mvn.w	r9, #7
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8007f30:	4543      	cmp	r3, r8
 8007f32:	d2ef      	bcs.n	8007f14 <mem_malloc+0x18>
      mem = (struct mem *)(void *)&ram[ptr];
 8007f34:	18cc      	adds	r4, r1, r3
 8007f36:	f831 e003 	ldrh.w	lr, [r1, r3]
      if ((!mem->used) &&
 8007f3a:	f894 c004 	ldrb.w	ip, [r4, #4]
 8007f3e:	f1bc 0f00 	cmp.w	ip, #0
 8007f42:	d158      	bne.n	8007ff6 <mem_malloc+0xfa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8007f44:	eba9 0203 	sub.w	r2, r9, r3
 8007f48:	4472      	add	r2, lr
      if ((!mem->used) &&
 8007f4a:	4295      	cmp	r5, r2
 8007f4c:	d853      	bhi.n	8007ff6 <mem_malloc+0xfa>
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8007f4e:	f105 0814 	add.w	r8, r5, #20
 8007f52:	4542      	cmp	r2, r8
 8007f54:	d349      	bcc.n	8007fea <mem_malloc+0xee>
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 8007f56:	f105 0208 	add.w	r2, r5, #8
 8007f5a:	441a      	add	r2, r3
 8007f5c:	b292      	uxth	r2, r2
          mem2 = (struct mem *)(void *)&ram[ptr2];
 8007f5e:	eb01 0802 	add.w	r8, r1, r2
          mem2->used = 0;
 8007f62:	f888 c004 	strb.w	ip, [r8, #4]
          mem2->next = mem->next;
 8007f66:	f821 e002 	strh.w	lr, [r1, r2]
          mem2->prev = ptr;
 8007f6a:	f8a8 3002 	strh.w	r3, [r8, #2]
          mem->used = 1;
 8007f6e:	2301      	movs	r3, #1
          mem->next = ptr2;
 8007f70:	8022      	strh	r2, [r4, #0]
          mem->used = 1;
 8007f72:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8007f74:	5a8b      	ldrh	r3, [r1, r2]
 8007f76:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8007f7a:	d001      	beq.n	8007f80 <mem_malloc+0x84>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8007f7c:	4419      	add	r1, r3
 8007f7e:	804a      	strh	r2, [r1, #2]
        if (mem == lfree) {
 8007f80:	42a7      	cmp	r7, r4
 8007f82:	4f20      	ldr	r7, [pc, #128]	; (8008004 <mem_malloc+0x108>)
 8007f84:	d111      	bne.n	8007faa <mem_malloc+0xae>
          while (cur->used && cur != ram_end) {
 8007f86:	6839      	ldr	r1, [r7, #0]
            cur = (struct mem *)(void *)&ram[cur->next];
 8007f88:	6836      	ldr	r6, [r6, #0]
 8007f8a:	4623      	mov	r3, r4
          while (cur->used && cur != ram_end) {
 8007f8c:	791a      	ldrb	r2, [r3, #4]
 8007f8e:	b10a      	cbz	r2, 8007f94 <mem_malloc+0x98>
 8007f90:	428b      	cmp	r3, r1
 8007f92:	d12d      	bne.n	8007ff0 <mem_malloc+0xf4>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8007f94:	428b      	cmp	r3, r1
          lfree = cur;
 8007f96:	6003      	str	r3, [r0, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8007f98:	d007      	beq.n	8007faa <mem_malloc+0xae>
 8007f9a:	b132      	cbz	r2, 8007faa <mem_malloc+0xae>
 8007f9c:	4b1a      	ldr	r3, [pc, #104]	; (8008008 <mem_malloc+0x10c>)
 8007f9e:	491b      	ldr	r1, [pc, #108]	; (800800c <mem_malloc+0x110>)
 8007fa0:	481b      	ldr	r0, [pc, #108]	; (8008010 <mem_malloc+0x114>)
 8007fa2:	f240 22cf 	movw	r2, #719	; 0x2cf
 8007fa6:	f006 fdc5 	bl	800eb34 <iprintf>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8007faa:	3508      	adds	r5, #8
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	4425      	add	r5, r4
 8007fb0:	42ab      	cmp	r3, r5
 8007fb2:	d206      	bcs.n	8007fc2 <mem_malloc+0xc6>
 8007fb4:	4b14      	ldr	r3, [pc, #80]	; (8008008 <mem_malloc+0x10c>)
 8007fb6:	4917      	ldr	r1, [pc, #92]	; (8008014 <mem_malloc+0x118>)
 8007fb8:	4815      	ldr	r0, [pc, #84]	; (8008010 <mem_malloc+0x114>)
 8007fba:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8007fbe:	f006 fdb9 	bl	800eb34 <iprintf>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8007fc2:	07a3      	lsls	r3, r4, #30
 8007fc4:	d00d      	beq.n	8007fe2 <mem_malloc+0xe6>
 8007fc6:	4b10      	ldr	r3, [pc, #64]	; (8008008 <mem_malloc+0x10c>)
 8007fc8:	4913      	ldr	r1, [pc, #76]	; (8008018 <mem_malloc+0x11c>)
 8007fca:	4811      	ldr	r0, [pc, #68]	; (8008010 <mem_malloc+0x114>)
 8007fcc:	f240 22d6 	movw	r2, #726	; 0x2d6
 8007fd0:	f006 fdb0 	bl	800eb34 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8007fd4:	4b0c      	ldr	r3, [pc, #48]	; (8008008 <mem_malloc+0x10c>)
 8007fd6:	4911      	ldr	r1, [pc, #68]	; (800801c <mem_malloc+0x120>)
 8007fd8:	480d      	ldr	r0, [pc, #52]	; (8008010 <mem_malloc+0x114>)
 8007fda:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 8007fde:	f006 fda9 	bl	800eb34 <iprintf>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 8007fe2:	f104 0008 	add.w	r0, r4, #8
 8007fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          mem->used = 1;
 8007fea:	2301      	movs	r3, #1
 8007fec:	7123      	strb	r3, [r4, #4]
 8007fee:	e7c7      	b.n	8007f80 <mem_malloc+0x84>
            cur = (struct mem *)(void *)&ram[cur->next];
 8007ff0:	881b      	ldrh	r3, [r3, #0]
 8007ff2:	4433      	add	r3, r6
 8007ff4:	e7ca      	b.n	8007f8c <mem_malloc+0x90>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 8007ff6:	4673      	mov	r3, lr
 8007ff8:	e79a      	b.n	8007f30 <mem_malloc+0x34>
 8007ffa:	bf00      	nop
 8007ffc:	20000530 	.word	0x20000530
 8008000:	20000534 	.word	0x20000534
 8008004:	20000538 	.word	0x20000538
 8008008:	080115e9 	.word	0x080115e9
 800800c:	080116da 	.word	0x080116da
 8008010:	0801127a 	.word	0x0801127a
 8008014:	080116f3 	.word	0x080116f3
 8008018:	08011723 	.word	0x08011723
 800801c:	08011752 	.word	0x08011752

08008020 <do_memp_malloc_pool.isra.0>:
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}

static void*
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
 8008020:	b510      	push	{r4, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8008022:	6804      	ldr	r4, [r0, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8008024:	b154      	cbz	r4, 800803c <do_memp_malloc_pool.isra.0+0x1c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8008026:	6823      	ldr	r3, [r4, #0]
 8008028:	6003      	str	r3, [r0, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800802a:	07a3      	lsls	r3, r4, #30
 800802c:	d006      	beq.n	800803c <do_memp_malloc_pool.isra.0+0x1c>
 800802e:	4b04      	ldr	r3, [pc, #16]	; (8008040 <do_memp_malloc_pool.isra.0+0x20>)
 8008030:	4904      	ldr	r1, [pc, #16]	; (8008044 <do_memp_malloc_pool.isra.0+0x24>)
 8008032:	4805      	ldr	r0, [pc, #20]	; (8008048 <do_memp_malloc_pool.isra.0+0x28>)
 8008034:	f240 1249 	movw	r2, #329	; 0x149
 8008038:	f006 fd7c 	bl	800eb34 <iprintf>
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
}
 800803c:	4620      	mov	r0, r4
 800803e:	bd10      	pop	{r4, pc}
 8008040:	080117cc 	.word	0x080117cc
 8008044:	080117fc 	.word	0x080117fc
 8008048:	0801127a 	.word	0x0801127a

0800804c <do_memp_free_pool.isra.1>:

  return memp;
}

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
 800804c:	b538      	push	{r3, r4, r5, lr}
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800804e:	078b      	lsls	r3, r1, #30
do_memp_free_pool(const struct memp_desc* desc, void *mem)
 8008050:	4605      	mov	r5, r0
 8008052:	460c      	mov	r4, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 8008054:	d006      	beq.n	8008064 <do_memp_free_pool.isra.1+0x18>
 8008056:	4b06      	ldr	r3, [pc, #24]	; (8008070 <do_memp_free_pool.isra.1+0x24>)
 8008058:	4906      	ldr	r1, [pc, #24]	; (8008074 <do_memp_free_pool.isra.1+0x28>)
 800805a:	4807      	ldr	r0, [pc, #28]	; (8008078 <do_memp_free_pool.isra.1+0x2c>)
 800805c:	f240 129d 	movw	r2, #413	; 0x19d
 8008060:	f006 fd68 	bl	800eb34 <iprintf>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8008064:	682b      	ldr	r3, [r5, #0]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800806a:	601c      	str	r4, [r3, #0]
 800806c:	bd38      	pop	{r3, r4, r5, pc}
 800806e:	bf00      	nop
 8008070:	080117cc 	.word	0x080117cc
 8008074:	080117ac 	.word	0x080117ac
 8008078:	0801127a 	.word	0x0801127a

0800807c <memp_init_pool>:
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800807c:	6843      	ldr	r3, [r0, #4]
  *desc->tab = NULL;
 800807e:	6881      	ldr	r1, [r0, #8]
{
 8008080:	b530      	push	{r4, r5, lr}
  *desc->tab = NULL;
 8008082:	2200      	movs	r2, #0
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 8008084:	3303      	adds	r3, #3
  for (i = 0; i < desc->num; ++i) {
 8008086:	8844      	ldrh	r4, [r0, #2]
  *desc->tab = NULL;
 8008088:	600a      	str	r2, [r1, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800808a:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800808e:	42a2      	cmp	r2, r4
 8008090:	db00      	blt.n	8008094 <memp_init_pool+0x18>
}
 8008092:	bd30      	pop	{r4, r5, pc}
    memp->next = *desc->tab;
 8008094:	680d      	ldr	r5, [r1, #0]
 8008096:	601d      	str	r5, [r3, #0]
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8008098:	8805      	ldrh	r5, [r0, #0]
    *desc->tab = memp;
 800809a:	600b      	str	r3, [r1, #0]
  for (i = 0; i < desc->num; ++i) {
 800809c:	3201      	adds	r2, #1
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800809e:	442b      	add	r3, r5
 80080a0:	e7f5      	b.n	800808e <memp_init_pool+0x12>
	...

080080a4 <memp_init>:
{
 80080a4:	b538      	push	{r3, r4, r5, lr}
    memp_init_pool(memp_pools[i]);
 80080a6:	4d05      	ldr	r5, [pc, #20]	; (80080bc <memp_init+0x18>)
{
 80080a8:	2400      	movs	r4, #0
    memp_init_pool(memp_pools[i]);
 80080aa:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 80080ae:	3401      	adds	r4, #1
 80080b0:	f7ff ffe4 	bl	800807c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80080b4:	2c09      	cmp	r4, #9
 80080b6:	d1f8      	bne.n	80080aa <memp_init+0x6>
}
 80080b8:	bd38      	pop	{r3, r4, r5, pc}
 80080ba:	bf00      	nop
 80080bc:	080118c4 	.word	0x080118c4

080080c0 <memp_malloc>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80080c0:	2808      	cmp	r0, #8
{
 80080c2:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80080c4:	d807      	bhi.n	80080d6 <memp_malloc+0x16>
  memp = do_memp_malloc_pool(memp_pools[type]);
 80080c6:	4b08      	ldr	r3, [pc, #32]	; (80080e8 <memp_malloc+0x28>)
 80080c8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80080cc:	6898      	ldr	r0, [r3, #8]
}
 80080ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memp = do_memp_malloc_pool(memp_pools[type]);
 80080d2:	f7ff bfa5 	b.w	8008020 <do_memp_malloc_pool.isra.0>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80080d6:	4b05      	ldr	r3, [pc, #20]	; (80080ec <memp_malloc+0x2c>)
 80080d8:	4905      	ldr	r1, [pc, #20]	; (80080f0 <memp_malloc+0x30>)
 80080da:	4806      	ldr	r0, [pc, #24]	; (80080f4 <memp_malloc+0x34>)
 80080dc:	f240 1287 	movw	r2, #391	; 0x187
 80080e0:	f006 fd28 	bl	800eb34 <iprintf>
}
 80080e4:	2000      	movs	r0, #0
 80080e6:	bd08      	pop	{r3, pc}
 80080e8:	080118c4 	.word	0x080118c4
 80080ec:	080117cc 	.word	0x080117cc
 80080f0:	080118a7 	.word	0x080118a7
 80080f4:	0801127a 	.word	0x0801127a

080080f8 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80080f8:	2808      	cmp	r0, #8
 80080fa:	d906      	bls.n	800810a <memp_free+0x12>
 80080fc:	4b07      	ldr	r3, [pc, #28]	; (800811c <memp_free+0x24>)
 80080fe:	4908      	ldr	r1, [pc, #32]	; (8008120 <memp_free+0x28>)
 8008100:	4808      	ldr	r0, [pc, #32]	; (8008124 <memp_free+0x2c>)
 8008102:	f240 12db 	movw	r2, #475	; 0x1db
 8008106:	f006 bd15 	b.w	800eb34 <iprintf>

  if (mem == NULL) {
 800810a:	b129      	cbz	r1, 8008118 <memp_free+0x20>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800810c:	4b06      	ldr	r3, [pc, #24]	; (8008128 <memp_free+0x30>)
 800810e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8008112:	3008      	adds	r0, #8
 8008114:	f7ff bf9a 	b.w	800804c <do_memp_free_pool.isra.1>
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	080117cc 	.word	0x080117cc
 8008120:	0801188c 	.word	0x0801188c
 8008124:	0801127a 	.word	0x0801127a
 8008128:	080118c4 	.word	0x080118c4

0800812c <netif_issue_reports.part.0>:
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800812c:	f890 302b 	ldrb.w	r3, [r0, #43]	; 0x2b
 8008130:	071b      	lsls	r3, r3, #28
netif_issue_reports(struct netif* netif, u8_t report_type)
 8008132:	4601      	mov	r1, r0
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8008134:	d502      	bpl.n	800813c <netif_issue_reports.part.0+0x10>
      etharp_gratuitous(netif);
 8008136:	3104      	adds	r1, #4
 8008138:	f7fe bdb2 	b.w	8006ca0 <etharp_request>
 800813c:	4770      	bx	lr

0800813e <netif_init>:
{
 800813e:	4770      	bx	lr

08008140 <netif_set_ipaddr>:
{
 8008140:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008142:	4605      	mov	r5, r0
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 8008144:	460c      	mov	r4, r1
 8008146:	b1b9      	cbz	r1, 8008178 <netif_set_ipaddr+0x38>
 8008148:	680b      	ldr	r3, [r1, #0]
 800814a:	9301      	str	r3, [sp, #4]
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800814c:	9a01      	ldr	r2, [sp, #4]
 800814e:	686b      	ldr	r3, [r5, #4]
 8008150:	429a      	cmp	r2, r3
 8008152:	d00f      	beq.n	8008174 <netif_set_ipaddr+0x34>
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 8008154:	1d2e      	adds	r6, r5, #4
 8008156:	a901      	add	r1, sp, #4
 8008158:	4630      	mov	r0, r6
 800815a:	f001 f9bb 	bl	80094d4 <tcp_netif_ip_addr_changed>
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800815e:	a901      	add	r1, sp, #4
 8008160:	4630      	mov	r0, r6
 8008162:	f003 fb4f 	bl	800b804 <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8008166:	b104      	cbz	r4, 800816a <netif_set_ipaddr+0x2a>
 8008168:	6824      	ldr	r4, [r4, #0]
 800816a:	606c      	str	r4, [r5, #4]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800816c:	b114      	cbz	r4, 8008174 <netif_set_ipaddr+0x34>
 800816e:	4628      	mov	r0, r5
 8008170:	f7ff ffdc 	bl	800812c <netif_issue_reports.part.0>
}
 8008174:	b002      	add	sp, #8
 8008176:	bd70      	pop	{r4, r5, r6, pc}
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 8008178:	4b01      	ldr	r3, [pc, #4]	; (8008180 <netif_set_ipaddr+0x40>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	e7e5      	b.n	800814a <netif_set_ipaddr+0xa>
 800817e:	bf00      	nop
 8008180:	0801144c 	.word	0x0801144c

08008184 <netif_set_addr>:
{
 8008184:	b570      	push	{r4, r5, r6, lr}
 8008186:	4606      	mov	r6, r0
 8008188:	4615      	mov	r5, r2
 800818a:	461c      	mov	r4, r3
  if (ip4_addr_isany(ipaddr)) {
 800818c:	b109      	cbz	r1, 8008192 <netif_set_addr+0xe>
 800818e:	680b      	ldr	r3, [r1, #0]
 8008190:	b94b      	cbnz	r3, 80081a6 <netif_set_addr+0x22>
    netif_set_ipaddr(netif, ipaddr);
 8008192:	4630      	mov	r0, r6
 8008194:	f7ff ffd4 	bl	8008140 <netif_set_ipaddr>
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8008198:	b105      	cbz	r5, 800819c <netif_set_addr+0x18>
 800819a:	682d      	ldr	r5, [r5, #0]
 800819c:	60b5      	str	r5, [r6, #8]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800819e:	b104      	cbz	r4, 80081a2 <netif_set_addr+0x1e>
 80081a0:	6824      	ldr	r4, [r4, #0]
 80081a2:	60f4      	str	r4, [r6, #12]
 80081a4:	bd70      	pop	{r4, r5, r6, pc}
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80081a6:	b102      	cbz	r2, 80081aa <netif_set_addr+0x26>
 80081a8:	6815      	ldr	r5, [r2, #0]
 80081aa:	60b5      	str	r5, [r6, #8]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80081ac:	b104      	cbz	r4, 80081b0 <netif_set_addr+0x2c>
 80081ae:	6824      	ldr	r4, [r4, #0]
 80081b0:	60f4      	str	r4, [r6, #12]
    netif_set_ipaddr(netif, ipaddr);
 80081b2:	4630      	mov	r0, r6
}
 80081b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    netif_set_ipaddr(netif, ipaddr);
 80081b8:	f7ff bfc2 	b.w	8008140 <netif_set_ipaddr>

080081bc <netif_add>:
{
 80081bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80081c2:	4604      	mov	r4, r0
 80081c4:	460f      	mov	r7, r1
 80081c6:	4690      	mov	r8, r2
 80081c8:	4699      	mov	r9, r3
  LWIP_ASSERT("No init function given", init != NULL);
 80081ca:	b92e      	cbnz	r6, 80081d8 <netif_add+0x1c>
 80081cc:	4b15      	ldr	r3, [pc, #84]	; (8008224 <netif_add+0x68>)
 80081ce:	4916      	ldr	r1, [pc, #88]	; (8008228 <netif_add+0x6c>)
 80081d0:	4816      	ldr	r0, [pc, #88]	; (800822c <netif_add+0x70>)
 80081d2:	22fb      	movs	r2, #251	; 0xfb
 80081d4:	f006 fcae 	bl	800eb34 <iprintf>
  netif->num = netif_num++;
 80081d8:	4a15      	ldr	r2, [pc, #84]	; (8008230 <netif_add+0x74>)
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 80081da:	2303      	movs	r3, #3
 80081dc:	f884 3020 	strb.w	r3, [r4, #32]
  netif->state = state;
 80081e0:	9b08      	ldr	r3, [sp, #32]
 80081e2:	61e3      	str	r3, [r4, #28]
  netif->num = netif_num++;
 80081e4:	7813      	ldrb	r3, [r2, #0]
 80081e6:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80081ea:	2500      	movs	r5, #0
  netif->num = netif_num++;
 80081ec:	1c59      	adds	r1, r3, #1
  netif->input = input;
 80081ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  netif->num = netif_num++;
 80081f0:	7011      	strb	r1, [r2, #0]
  netif->input = input;
 80081f2:	6123      	str	r3, [r4, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 80081f4:	4620      	mov	r0, r4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80081f6:	6065      	str	r5, [r4, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80081f8:	60a5      	str	r5, [r4, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80081fa:	60e5      	str	r5, [r4, #12]
  netif->flags = 0;
 80081fc:	f884 502b 	strb.w	r5, [r4, #43]	; 0x2b
  netif_set_addr(netif, ipaddr, netmask, gw);
 8008200:	464b      	mov	r3, r9
 8008202:	4642      	mov	r2, r8
 8008204:	4639      	mov	r1, r7
 8008206:	f7ff ffbd 	bl	8008184 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800820a:	4620      	mov	r0, r4
 800820c:	47b0      	blx	r6
 800820e:	b930      	cbnz	r0, 800821e <netif_add+0x62>
  netif->next = netif_list;
 8008210:	4b08      	ldr	r3, [pc, #32]	; (8008234 <netif_add+0x78>)
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	6022      	str	r2, [r4, #0]
  netif_list = netif;
 8008216:	601c      	str	r4, [r3, #0]
}
 8008218:	4620      	mov	r0, r4
 800821a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return NULL;
 800821e:	462c      	mov	r4, r5
 8008220:	e7fa      	b.n	8008218 <netif_add+0x5c>
 8008222:	bf00      	nop
 8008224:	080118e8 	.word	0x080118e8
 8008228:	08011919 	.word	0x08011919
 800822c:	0801127a 	.word	0x0801127a
 8008230:	20000560 	.word	0x20000560
 8008234:	20003ae4 	.word	0x20003ae4

08008238 <netif_set_default>:
  netif_default = netif;
 8008238:	4b01      	ldr	r3, [pc, #4]	; (8008240 <netif_set_default+0x8>)
 800823a:	6018      	str	r0, [r3, #0]
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	20003ae8 	.word	0x20003ae8

08008244 <netif_set_up>:
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8008244:	f890 202b 	ldrb.w	r2, [r0, #43]	; 0x2b
 8008248:	07d1      	lsls	r1, r2, #31
 800824a:	d409      	bmi.n	8008260 <netif_set_up+0x1c>
    netif->flags |= NETIF_FLAG_UP;
 800824c:	f042 0101 	orr.w	r1, r2, #1
    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8008250:	0752      	lsls	r2, r2, #29
    netif->flags |= NETIF_FLAG_UP;
 8008252:	f880 102b 	strb.w	r1, [r0, #43]	; 0x2b
    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8008256:	d503      	bpl.n	8008260 <netif_set_up+0x1c>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8008258:	6843      	ldr	r3, [r0, #4]
 800825a:	b10b      	cbz	r3, 8008260 <netif_set_up+0x1c>
 800825c:	f7ff bf66 	b.w	800812c <netif_issue_reports.part.0>
 8008260:	4770      	bx	lr

08008262 <netif_set_down>:
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
  if (netif->flags & NETIF_FLAG_UP) {
 8008262:	f890 302b 	ldrb.w	r3, [r0, #43]	; 0x2b
 8008266:	07d9      	lsls	r1, r3, #31
 8008268:	d507      	bpl.n	800827a <netif_set_down+0x18>
    netif->flags &= ~NETIF_FLAG_UP;
 800826a:	f023 0101 	bic.w	r1, r3, #1
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800826e:	071b      	lsls	r3, r3, #28
    netif->flags &= ~NETIF_FLAG_UP;
 8008270:	f880 102b 	strb.w	r1, [r0, #43]	; 0x2b
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8008274:	d501      	bpl.n	800827a <netif_set_down+0x18>
      etharp_cleanup_netif(netif);
 8008276:	f7fe bc61 	b.w	8006b3c <etharp_cleanup_netif>
 800827a:	4770      	bx	lr

0800827c <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800827c:	b538      	push	{r3, r4, r5, lr}
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800827e:	4604      	mov	r4, r0
 8008280:	2800      	cmp	r0, #0
 8008282:	d12f      	bne.n	80082e4 <pbuf_header_impl+0x68>
 8008284:	4b1f      	ldr	r3, [pc, #124]	; (8008304 <pbuf_header_impl+0x88>)
 8008286:	4920      	ldr	r1, [pc, #128]	; (8008308 <pbuf_header_impl+0x8c>)
 8008288:	4820      	ldr	r0, [pc, #128]	; (800830c <pbuf_header_impl+0x90>)
 800828a:	f240 223f 	movw	r2, #575	; 0x23f
 800828e:	f006 fc51 	bl	800eb34 <iprintf>
  p->tot_len += header_size_increment;

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 8008292:	2000      	movs	r0, #0
 8008294:	bd38      	pop	{r3, r4, r5, pc}
    increment_magnitude = (u16_t)header_size_increment;
 8008296:	b288      	uxth	r0, r1
  type = p->type;
 8008298:	7b25      	ldrb	r5, [r4, #12]
  payload = p->payload;
 800829a:	6863      	ldr	r3, [r4, #4]
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800829c:	b10d      	cbz	r5, 80082a2 <pbuf_header_impl+0x26>
 800829e:	2d03      	cmp	r5, #3
 80082a0:	d106      	bne.n	80082b0 <pbuf_header_impl+0x34>
    p->payload = (u8_t *)p->payload - header_size_increment;
 80082a2:	1a5b      	subs	r3, r3, r1
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80082a4:	f104 0210 	add.w	r2, r4, #16
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d20a      	bcs.n	80082c2 <pbuf_header_impl+0x46>
      return 1;
 80082ac:	2001      	movs	r0, #1
 80082ae:	bd38      	pop	{r3, r4, r5, pc}
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 80082b0:	3d01      	subs	r5, #1
 80082b2:	2d01      	cmp	r5, #1
 80082b4:	d811      	bhi.n	80082da <pbuf_header_impl+0x5e>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 80082b6:	2900      	cmp	r1, #0
 80082b8:	da0c      	bge.n	80082d4 <pbuf_header_impl+0x58>
 80082ba:	8962      	ldrh	r2, [r4, #10]
 80082bc:	4282      	cmp	r2, r0
 80082be:	d3f5      	bcc.n	80082ac <pbuf_header_impl+0x30>
      p->payload = (u8_t *)p->payload - header_size_increment;
 80082c0:	1a5b      	subs	r3, r3, r1
  p->tot_len += header_size_increment;
 80082c2:	8920      	ldrh	r0, [r4, #8]
    p->payload = (u8_t *)p->payload - header_size_increment;
 80082c4:	6063      	str	r3, [r4, #4]
  p->len += header_size_increment;
 80082c6:	8963      	ldrh	r3, [r4, #10]
 80082c8:	b289      	uxth	r1, r1
 80082ca:	440b      	add	r3, r1
  p->tot_len += header_size_increment;
 80082cc:	4401      	add	r1, r0
  p->len += header_size_increment;
 80082ce:	8163      	strh	r3, [r4, #10]
  p->tot_len += header_size_increment;
 80082d0:	8121      	strh	r1, [r4, #8]
 80082d2:	e7de      	b.n	8008292 <pbuf_header_impl+0x16>
    } else if ((header_size_increment > 0) && force) {
 80082d4:	2a00      	cmp	r2, #0
 80082d6:	d1f3      	bne.n	80082c0 <pbuf_header_impl+0x44>
 80082d8:	e7e8      	b.n	80082ac <pbuf_header_impl+0x30>
    LWIP_ASSERT("bad pbuf type", 0);
 80082da:	4b0a      	ldr	r3, [pc, #40]	; (8008304 <pbuf_header_impl+0x88>)
 80082dc:	490c      	ldr	r1, [pc, #48]	; (8008310 <pbuf_header_impl+0x94>)
 80082de:	f240 2277 	movw	r2, #631	; 0x277
 80082e2:	e00b      	b.n	80082fc <pbuf_header_impl+0x80>
  if ((header_size_increment == 0) || (p == NULL)) {
 80082e4:	2900      	cmp	r1, #0
 80082e6:	d0d4      	beq.n	8008292 <pbuf_header_impl+0x16>
  if (header_size_increment < 0) {
 80082e8:	dad5      	bge.n	8008296 <pbuf_header_impl+0x1a>
    increment_magnitude = (u16_t)-header_size_increment;
 80082ea:	4248      	negs	r0, r1
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80082ec:	8963      	ldrh	r3, [r4, #10]
    increment_magnitude = (u16_t)-header_size_increment;
 80082ee:	b280      	uxth	r0, r0
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80082f0:	4283      	cmp	r3, r0
 80082f2:	d2d1      	bcs.n	8008298 <pbuf_header_impl+0x1c>
 80082f4:	4b03      	ldr	r3, [pc, #12]	; (8008304 <pbuf_header_impl+0x88>)
 80082f6:	4907      	ldr	r1, [pc, #28]	; (8008314 <pbuf_header_impl+0x98>)
 80082f8:	f240 2247 	movw	r2, #583	; 0x247
    LWIP_ASSERT("bad pbuf type", 0);
 80082fc:	4803      	ldr	r0, [pc, #12]	; (800830c <pbuf_header_impl+0x90>)
 80082fe:	f006 fc19 	bl	800eb34 <iprintf>
 8008302:	e7d3      	b.n	80082ac <pbuf_header_impl+0x30>
 8008304:	08011b95 	.word	0x08011b95
 8008308:	08011bff 	.word	0x08011bff
 800830c:	0801127a 	.word	0x0801127a
 8008310:	08011be3 	.word	0x08011be3
 8008314:	08011bc5 	.word	0x08011bc5

08008318 <pbuf_alloced_custom>:
{
 8008318:	b570      	push	{r4, r5, r6, lr}
 800831a:	9d04      	ldr	r5, [sp, #16]
  switch (l) {
 800831c:	2804      	cmp	r0, #4
 800831e:	d81e      	bhi.n	800835e <pbuf_alloced_custom+0x46>
 8008320:	e8df f000 	tbb	[pc, r0]
 8008324:	1b280326 	.word	0x1b280326
 8008328:	1b          	.byte	0x1b
 8008329:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800832a:	2422      	movs	r4, #34	; 0x22
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800832c:	3403      	adds	r4, #3
 800832e:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 8008332:	f024 0403 	bic.w	r4, r4, #3
 8008336:	190e      	adds	r6, r1, r4
 8008338:	4286      	cmp	r6, r0
 800833a:	f04f 0000 	mov.w	r0, #0
 800833e:	d80b      	bhi.n	8008358 <pbuf_alloced_custom+0x40>
  p->pbuf.next = NULL;
 8008340:	6018      	str	r0, [r3, #0]
  if (payload_mem != NULL) {
 8008342:	b1cd      	cbz	r5, 8008378 <pbuf_alloced_custom+0x60>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8008344:	442c      	add	r4, r5
 8008346:	605c      	str	r4, [r3, #4]
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 8008348:	2002      	movs	r0, #2
  p->pbuf.type = type;
 800834a:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800834c:	2201      	movs	r2, #1
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800834e:	7358      	strb	r0, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8008350:	8119      	strh	r1, [r3, #8]
 8008352:	8159      	strh	r1, [r3, #10]
  p->pbuf.ref = 1;
 8008354:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 8008356:	4618      	mov	r0, r3
}
 8008358:	bd70      	pop	{r4, r5, r6, pc}
    offset = 0;
 800835a:	2400      	movs	r4, #0
    break;
 800835c:	e7e6      	b.n	800832c <pbuf_alloced_custom+0x14>
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800835e:	4b07      	ldr	r3, [pc, #28]	; (800837c <pbuf_alloced_custom+0x64>)
 8008360:	4907      	ldr	r1, [pc, #28]	; (8008380 <pbuf_alloced_custom+0x68>)
 8008362:	4808      	ldr	r0, [pc, #32]	; (8008384 <pbuf_alloced_custom+0x6c>)
 8008364:	f240 12c5 	movw	r2, #453	; 0x1c5
 8008368:	f006 fbe4 	bl	800eb34 <iprintf>
    return NULL;
 800836c:	2000      	movs	r0, #0
 800836e:	bd70      	pop	{r4, r5, r6, pc}
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8008370:	2436      	movs	r4, #54	; 0x36
 8008372:	e7db      	b.n	800832c <pbuf_alloced_custom+0x14>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8008374:	240e      	movs	r4, #14
 8008376:	e7d9      	b.n	800832c <pbuf_alloced_custom+0x14>
    p->pbuf.payload = NULL;
 8008378:	605d      	str	r5, [r3, #4]
 800837a:	e7e5      	b.n	8008348 <pbuf_alloced_custom+0x30>
 800837c:	08011b95 	.word	0x08011b95
 8008380:	080119d8 	.word	0x080119d8
 8008384:	0801127a 	.word	0x0801127a

08008388 <pbuf_header>:
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
   return pbuf_header_impl(p, header_size_increment, 0);
 8008388:	2200      	movs	r2, #0
 800838a:	f7ff bf77 	b.w	800827c <pbuf_header_impl>

0800838e <pbuf_header_force>:
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
   return pbuf_header_impl(p, header_size_increment, 1);
 800838e:	2201      	movs	r2, #1
 8008390:	f7ff bf74 	b.w	800827c <pbuf_header_impl>

08008394 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8008394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8008398:	4604      	mov	r4, r0
 800839a:	b950      	cbnz	r0, 80083b2 <pbuf_free+0x1e>
    LWIP_ASSERT("p != NULL", p != NULL);
 800839c:	4b28      	ldr	r3, [pc, #160]	; (8008440 <pbuf_free+0xac>)
 800839e:	4929      	ldr	r1, [pc, #164]	; (8008444 <pbuf_free+0xb0>)
 80083a0:	4829      	ldr	r0, [pc, #164]	; (8008448 <pbuf_free+0xb4>)
 80083a2:	f240 22d2 	movw	r2, #722	; 0x2d2
 80083a6:	f006 fbc5 	bl	800eb34 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80083aa:	4626      	mov	r6, r4
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 80083ac:	4630      	mov	r0, r6
 80083ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("pbuf_free: sane type",
 80083b2:	7b03      	ldrb	r3, [r0, #12]
 80083b4:	2b03      	cmp	r3, #3
 80083b6:	d906      	bls.n	80083c6 <pbuf_free+0x32>
 80083b8:	4b21      	ldr	r3, [pc, #132]	; (8008440 <pbuf_free+0xac>)
 80083ba:	4924      	ldr	r1, [pc, #144]	; (800844c <pbuf_free+0xb8>)
 80083bc:	4822      	ldr	r0, [pc, #136]	; (8008448 <pbuf_free+0xb4>)
 80083be:	f240 22de 	movw	r2, #734	; 0x2de
 80083c2:	f006 fbb7 	bl	800eb34 <iprintf>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80083c6:	4f1e      	ldr	r7, [pc, #120]	; (8008440 <pbuf_free+0xac>)
 80083c8:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8008454 <pbuf_free+0xc0>
 80083cc:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8008448 <pbuf_free+0xb4>
{
 80083d0:	2500      	movs	r5, #0
 80083d2:	b2ee      	uxtb	r6, r5
  while (p != NULL) {
 80083d4:	2c00      	cmp	r4, #0
 80083d6:	d0e9      	beq.n	80083ac <pbuf_free+0x18>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80083d8:	89e3      	ldrh	r3, [r4, #14]
 80083da:	b933      	cbnz	r3, 80083ea <pbuf_free+0x56>
 80083dc:	463b      	mov	r3, r7
 80083de:	f240 22eb 	movw	r2, #747	; 0x2eb
 80083e2:	4649      	mov	r1, r9
 80083e4:	4640      	mov	r0, r8
 80083e6:	f006 fba5 	bl	800eb34 <iprintf>
    ref = --(p->ref);
 80083ea:	89e3      	ldrh	r3, [r4, #14]
 80083ec:	3b01      	subs	r3, #1
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	81e3      	strh	r3, [r4, #14]
    if (ref == 0) {
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1da      	bne.n	80083ac <pbuf_free+0x18>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80083f6:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 80083f8:	6826      	ldr	r6, [r4, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80083fa:	079b      	lsls	r3, r3, #30
 80083fc:	d50e      	bpl.n	800841c <pbuf_free+0x88>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80083fe:	6923      	ldr	r3, [r4, #16]
 8008400:	b933      	cbnz	r3, 8008410 <pbuf_free+0x7c>
 8008402:	463b      	mov	r3, r7
 8008404:	f240 22f9 	movw	r2, #761	; 0x2f9
 8008408:	4911      	ldr	r1, [pc, #68]	; (8008450 <pbuf_free+0xbc>)
 800840a:	4640      	mov	r0, r8
 800840c:	f006 fb92 	bl	800eb34 <iprintf>
        pc->custom_free_function(p);
 8008410:	6923      	ldr	r3, [r4, #16]
 8008412:	4620      	mov	r0, r4
 8008414:	4798      	blx	r3
 8008416:	3501      	adds	r5, #1
      p = q;
 8008418:	4634      	mov	r4, r6
 800841a:	e7da      	b.n	80083d2 <pbuf_free+0x3e>
      type = p->type;
 800841c:	7b23      	ldrb	r3, [r4, #12]
        if (type == PBUF_POOL) {
 800841e:	2b03      	cmp	r3, #3
 8008420:	d104      	bne.n	800842c <pbuf_free+0x98>
          memp_free(MEMP_PBUF_POOL, p);
 8008422:	4621      	mov	r1, r4
 8008424:	2008      	movs	r0, #8
          memp_free(MEMP_PBUF, p);
 8008426:	f7ff fe67 	bl	80080f8 <memp_free>
 800842a:	e7f4      	b.n	8008416 <pbuf_free+0x82>
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800842c:	3b01      	subs	r3, #1
 800842e:	2b01      	cmp	r3, #1
 8008430:	d802      	bhi.n	8008438 <pbuf_free+0xa4>
          memp_free(MEMP_PBUF, p);
 8008432:	4621      	mov	r1, r4
 8008434:	2007      	movs	r0, #7
 8008436:	e7f6      	b.n	8008426 <pbuf_free+0x92>
          mem_free(p);
 8008438:	4620      	mov	r0, r4
 800843a:	f7ff fc3f 	bl	8007cbc <mem_free>
 800843e:	e7ea      	b.n	8008416 <pbuf_free+0x82>
 8008440:	08011b95 	.word	0x08011b95
 8008444:	08011bff 	.word	0x08011bff
 8008448:	0801127a 	.word	0x0801127a
 800844c:	08011b49 	.word	0x08011b49
 8008450:	08011b74 	.word	0x08011b74
 8008454:	08011b5e 	.word	0x08011b5e

08008458 <pbuf_alloc>:
{
 8008458:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845c:	460e      	mov	r6, r1
 800845e:	4617      	mov	r7, r2
  switch (layer) {
 8008460:	2804      	cmp	r0, #4
 8008462:	d80e      	bhi.n	8008482 <pbuf_alloc+0x2a>
 8008464:	e8df f000 	tbb	[pc, r0]
 8008468:	0b170315 	.word	0x0b170315
 800846c:	0b          	.byte	0x0b
 800846d:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800846e:	2522      	movs	r5, #34	; 0x22
  switch (type) {
 8008470:	2f03      	cmp	r7, #3
 8008472:	f200 80bc 	bhi.w	80085ee <pbuf_alloc+0x196>
 8008476:	e8df f007 	tbb	[pc, r7]
 800847a:	ad92      	.short	0xad92
 800847c:	10ad      	.short	0x10ad
    offset = 0;
 800847e:	2500      	movs	r5, #0
    break;
 8008480:	e7f6      	b.n	8008470 <pbuf_alloc+0x18>
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 8008482:	4b5d      	ldr	r3, [pc, #372]	; (80085f8 <pbuf_alloc+0x1a0>)
 8008484:	495d      	ldr	r1, [pc, #372]	; (80085fc <pbuf_alloc+0x1a4>)
 8008486:	f44f 728b 	mov.w	r2, #278	; 0x116
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800848a:	485d      	ldr	r0, [pc, #372]	; (8008600 <pbuf_alloc+0x1a8>)
 800848c:	f006 fb52 	bl	800eb34 <iprintf>
 8008490:	e04b      	b.n	800852a <pbuf_alloc+0xd2>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8008492:	2536      	movs	r5, #54	; 0x36
 8008494:	e7ec      	b.n	8008470 <pbuf_alloc+0x18>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8008496:	250e      	movs	r5, #14
 8008498:	e7ea      	b.n	8008470 <pbuf_alloc+0x18>
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800849a:	2008      	movs	r0, #8
 800849c:	f7ff fe10 	bl	80080c0 <memp_malloc>
    if (p == NULL) {
 80084a0:	4604      	mov	r4, r0
 80084a2:	b928      	cbnz	r0, 80084b0 <pbuf_alloc+0x58>
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 80084a4:	4b57      	ldr	r3, [pc, #348]	; (8008604 <pbuf_alloc+0x1ac>)
 80084a6:	2201      	movs	r2, #1
 80084a8:	701a      	strb	r2, [r3, #0]
}
 80084aa:	4620      	mov	r0, r4
 80084ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    p->type = type;
 80084b0:	2303      	movs	r3, #3
 80084b2:	7303      	strb	r3, [r0, #12]
    p->next = NULL;
 80084b4:	2300      	movs	r3, #0
 80084b6:	6003      	str	r3, [r0, #0]
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 80084b8:	1943      	adds	r3, r0, r5
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 80084ba:	3503      	adds	r5, #3
 80084bc:	f025 0503 	bic.w	r5, r5, #3
 80084c0:	f5c5 7514 	rsb	r5, r5, #592	; 0x250
 80084c4:	42b5      	cmp	r5, r6
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 80084c6:	f103 0313 	add.w	r3, r3, #19
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 80084ca:	bf28      	it	cs
 80084cc:	4635      	movcs	r5, r6
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 80084ce:	f023 0303 	bic.w	r3, r3, #3
 80084d2:	6043      	str	r3, [r0, #4]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80084d4:	f500 7718 	add.w	r7, r0, #608	; 0x260
 80084d8:	442b      	add	r3, r5
 80084da:	429f      	cmp	r7, r3
    p->tot_len = length;
 80084dc:	8106      	strh	r6, [r0, #8]
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 80084de:	8145      	strh	r5, [r0, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80084e0:	d206      	bcs.n	80084f0 <pbuf_alloc+0x98>
 80084e2:	4b45      	ldr	r3, [pc, #276]	; (80085f8 <pbuf_alloc+0x1a0>)
 80084e4:	4948      	ldr	r1, [pc, #288]	; (8008608 <pbuf_alloc+0x1b0>)
 80084e6:	4846      	ldr	r0, [pc, #280]	; (8008600 <pbuf_alloc+0x1a8>)
 80084e8:	f44f 7298 	mov.w	r2, #304	; 0x130
 80084ec:	f006 fb22 	bl	800eb34 <iprintf>
    p->ref = 1;
 80084f0:	2301      	movs	r3, #1
 80084f2:	81e3      	strh	r3, [r4, #14]
    rem_len = length - p->len;
 80084f4:	8963      	ldrh	r3, [r4, #10]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 80084f6:	f8df 8100 	ldr.w	r8, [pc, #256]	; 80085f8 <pbuf_alloc+0x1a0>
 80084fa:	f8df a118 	ldr.w	sl, [pc, #280]	; 8008614 <pbuf_alloc+0x1bc>
 80084fe:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8008600 <pbuf_alloc+0x1a8>
    rem_len = length - p->len;
 8008502:	1af6      	subs	r6, r6, r3
    while (rem_len > 0) {
 8008504:	46a3      	mov	fp, r4
 8008506:	2e00      	cmp	r6, #0
 8008508:	dc04      	bgt.n	8008514 <pbuf_alloc+0xbc>
  p->ref = 1;
 800850a:	2301      	movs	r3, #1
 800850c:	81e3      	strh	r3, [r4, #14]
  p->flags = 0;
 800850e:	2300      	movs	r3, #0
 8008510:	7363      	strb	r3, [r4, #13]
  return p;
 8008512:	e7ca      	b.n	80084aa <pbuf_alloc+0x52>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8008514:	2008      	movs	r0, #8
 8008516:	f7ff fdd3 	bl	80080c0 <memp_malloc>
      if (q == NULL) {
 800851a:	4605      	mov	r5, r0
 800851c:	b938      	cbnz	r0, 800852e <pbuf_alloc+0xd6>
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800851e:	4b39      	ldr	r3, [pc, #228]	; (8008604 <pbuf_alloc+0x1ac>)
 8008520:	2201      	movs	r2, #1
        pbuf_free(p);
 8008522:	4620      	mov	r0, r4
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8008524:	701a      	strb	r2, [r3, #0]
        pbuf_free(p);
 8008526:	f7ff ff35 	bl	8008394 <pbuf_free>
    return NULL;
 800852a:	2400      	movs	r4, #0
 800852c:	e7bd      	b.n	80084aa <pbuf_alloc+0x52>
      q->type = type;
 800852e:	2303      	movs	r3, #3
 8008530:	7303      	strb	r3, [r0, #12]
      q->flags = 0;
 8008532:	2300      	movs	r3, #0
 8008534:	7343      	strb	r3, [r0, #13]
      q->next = NULL;
 8008536:	6003      	str	r3, [r0, #0]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8008538:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800853c:	429e      	cmp	r6, r3
      r->next = q;
 800853e:	f8cb 0000 	str.w	r0, [fp]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8008542:	d106      	bne.n	8008552 <pbuf_alloc+0xfa>
 8008544:	4643      	mov	r3, r8
 8008546:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800854a:	4651      	mov	r1, sl
 800854c:	4648      	mov	r0, r9
 800854e:	f006 faf1 	bl	800eb34 <iprintf>
      q->tot_len = (u16_t)rem_len;
 8008552:	b2b3      	uxth	r3, r6
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 8008554:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
      q->tot_len = (u16_t)rem_len;
 8008558:	812b      	strh	r3, [r5, #8]
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800855a:	bf28      	it	cs
 800855c:	f44f 7314 	movcs.w	r3, #592	; 0x250
 8008560:	816b      	strh	r3, [r5, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8008562:	f105 0310 	add.w	r3, r5, #16
 8008566:	606b      	str	r3, [r5, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8008568:	079b      	lsls	r3, r3, #30
 800856a:	d006      	beq.n	800857a <pbuf_alloc+0x122>
 800856c:	4643      	mov	r3, r8
 800856e:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8008572:	4926      	ldr	r1, [pc, #152]	; (800860c <pbuf_alloc+0x1b4>)
 8008574:	4648      	mov	r0, r9
 8008576:	f006 fadd 	bl	800eb34 <iprintf>
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800857a:	8962      	ldrh	r2, [r4, #10]
 800857c:	6863      	ldr	r3, [r4, #4]
 800857e:	4413      	add	r3, r2
 8008580:	429f      	cmp	r7, r3
 8008582:	d206      	bcs.n	8008592 <pbuf_alloc+0x13a>
 8008584:	4643      	mov	r3, r8
 8008586:	f240 1255 	movw	r2, #341	; 0x155
 800858a:	491f      	ldr	r1, [pc, #124]	; (8008608 <pbuf_alloc+0x1b0>)
 800858c:	4648      	mov	r0, r9
 800858e:	f006 fad1 	bl	800eb34 <iprintf>
      q->ref = 1;
 8008592:	2301      	movs	r3, #1
 8008594:	81eb      	strh	r3, [r5, #14]
      rem_len -= q->len;
 8008596:	896b      	ldrh	r3, [r5, #10]
 8008598:	46ab      	mov	fp, r5
 800859a:	1af6      	subs	r6, r6, r3
 800859c:	e7b3      	b.n	8008506 <pbuf_alloc+0xae>
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800859e:	f105 0013 	add.w	r0, r5, #19
 80085a2:	1cf3      	adds	r3, r6, #3
 80085a4:	f023 0303 	bic.w	r3, r3, #3
 80085a8:	f020 0003 	bic.w	r0, r0, #3
 80085ac:	4418      	add	r0, r3
 80085ae:	b280      	uxth	r0, r0
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 80085b0:	4298      	cmp	r0, r3
 80085b2:	d3ba      	bcc.n	800852a <pbuf_alloc+0xd2>
      p = (struct pbuf*)mem_malloc(alloc_len);
 80085b4:	f7ff fca2 	bl	8007efc <mem_malloc>
    if (p == NULL) {
 80085b8:	4604      	mov	r4, r0
 80085ba:	2800      	cmp	r0, #0
 80085bc:	d0b5      	beq.n	800852a <pbuf_alloc+0xd2>
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 80085be:	4405      	add	r5, r0
 80085c0:	3513      	adds	r5, #19
    p->next = NULL;
 80085c2:	2300      	movs	r3, #0
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 80085c4:	f025 0503 	bic.w	r5, r5, #3
 80085c8:	6045      	str	r5, [r0, #4]
    p->len = p->tot_len = length;
 80085ca:	8106      	strh	r6, [r0, #8]
 80085cc:	8146      	strh	r6, [r0, #10]
    p->next = NULL;
 80085ce:	6003      	str	r3, [r0, #0]
    p->type = type;
 80085d0:	7303      	strb	r3, [r0, #12]
 80085d2:	e79a      	b.n	800850a <pbuf_alloc+0xb2>
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80085d4:	2007      	movs	r0, #7
 80085d6:	f7ff fd73 	bl	80080c0 <memp_malloc>
    if (p == NULL) {
 80085da:	4604      	mov	r4, r0
 80085dc:	2800      	cmp	r0, #0
 80085de:	d0a4      	beq.n	800852a <pbuf_alloc+0xd2>
    p->payload = NULL;
 80085e0:	2300      	movs	r3, #0
 80085e2:	6043      	str	r3, [r0, #4]
    p->len = p->tot_len = length;
 80085e4:	8106      	strh	r6, [r0, #8]
 80085e6:	8146      	strh	r6, [r0, #10]
    p->next = NULL;
 80085e8:	6003      	str	r3, [r0, #0]
    p->type = type;
 80085ea:	7307      	strb	r7, [r0, #12]
    break;
 80085ec:	e78d      	b.n	800850a <pbuf_alloc+0xb2>
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80085ee:	4b02      	ldr	r3, [pc, #8]	; (80085f8 <pbuf_alloc+0x1a0>)
 80085f0:	4907      	ldr	r1, [pc, #28]	; (8008610 <pbuf_alloc+0x1b8>)
 80085f2:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80085f6:	e748      	b.n	800848a <pbuf_alloc+0x32>
 80085f8:	08011b95 	.word	0x08011b95
 80085fc:	08011930 	.word	0x08011930
 8008600:	0801127a 	.word	0x0801127a
 8008604:	20003aec 	.word	0x20003aec
 8008608:	0801194b 	.word	0x0801194b
 800860c:	08011990 	.word	0x08011990
 8008610:	080119bd 	.word	0x080119bd
 8008614:	0801197c 	.word	0x0801197c

08008618 <pbuf_realloc>:
{
 8008618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800861c:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800861e:	4604      	mov	r4, r0
 8008620:	b930      	cbnz	r0, 8008630 <pbuf_realloc+0x18>
 8008622:	4b2e      	ldr	r3, [pc, #184]	; (80086dc <pbuf_realloc+0xc4>)
 8008624:	492e      	ldr	r1, [pc, #184]	; (80086e0 <pbuf_realloc+0xc8>)
 8008626:	482f      	ldr	r0, [pc, #188]	; (80086e4 <pbuf_realloc+0xcc>)
 8008628:	f240 12f3 	movw	r2, #499	; 0x1f3
 800862c:	f006 fa82 	bl	800eb34 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8008630:	7b23      	ldrb	r3, [r4, #12]
 8008632:	2b03      	cmp	r3, #3
 8008634:	d906      	bls.n	8008644 <pbuf_realloc+0x2c>
 8008636:	4b29      	ldr	r3, [pc, #164]	; (80086dc <pbuf_realloc+0xc4>)
 8008638:	492b      	ldr	r1, [pc, #172]	; (80086e8 <pbuf_realloc+0xd0>)
 800863a:	482a      	ldr	r0, [pc, #168]	; (80086e4 <pbuf_realloc+0xcc>)
 800863c:	f240 12f7 	movw	r2, #503	; 0x1f7
 8008640:	f006 fa78 	bl	800eb34 <iprintf>
  if (new_len >= p->tot_len) {
 8008644:	8926      	ldrh	r6, [r4, #8]
 8008646:	42ae      	cmp	r6, r5
 8008648:	d945      	bls.n	80086d6 <pbuf_realloc+0xbe>
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800864a:	4f24      	ldr	r7, [pc, #144]	; (80086dc <pbuf_realloc+0xc4>)
 800864c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 80086f4 <pbuf_realloc+0xdc>
 8008650:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80086e4 <pbuf_realloc+0xcc>
  grow = new_len - p->tot_len;
 8008654:	1bae      	subs	r6, r5, r6
  while (rem_len > q->len) {
 8008656:	8963      	ldrh	r3, [r4, #10]
 8008658:	429d      	cmp	r5, r3
 800865a:	d819      	bhi.n	8008690 <pbuf_realloc+0x78>
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800865c:	7b22      	ldrb	r2, [r4, #12]
 800865e:	2a00      	cmp	r2, #0
 8008660:	d131      	bne.n	80086c6 <pbuf_realloc+0xae>
 8008662:	429d      	cmp	r5, r3
 8008664:	d02f      	beq.n	80086c6 <pbuf_realloc+0xae>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8008666:	7b63      	ldrb	r3, [r4, #13]
 8008668:	079b      	lsls	r3, r3, #30
 800866a:	d42c      	bmi.n	80086c6 <pbuf_realloc+0xae>
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800866c:	6861      	ldr	r1, [r4, #4]
 800866e:	1b09      	subs	r1, r1, r4
 8008670:	4429      	add	r1, r5
 8008672:	4620      	mov	r0, r4
 8008674:	b289      	uxth	r1, r1
 8008676:	f7ff fbc9 	bl	8007e0c <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800867a:	4604      	mov	r4, r0
 800867c:	bb18      	cbnz	r0, 80086c6 <pbuf_realloc+0xae>
 800867e:	4b17      	ldr	r3, [pc, #92]	; (80086dc <pbuf_realloc+0xc4>)
 8008680:	491a      	ldr	r1, [pc, #104]	; (80086ec <pbuf_realloc+0xd4>)
 8008682:	4818      	ldr	r0, [pc, #96]	; (80086e4 <pbuf_realloc+0xcc>)
 8008684:	f240 221d 	movw	r2, #541	; 0x21d
 8008688:	f006 fa54 	bl	800eb34 <iprintf>
  q->len = rem_len;
 800868c:	8164      	strh	r4, [r4, #10]
 800868e:	deff      	udf	#255	; 0xff
    rem_len -= q->len;
 8008690:	1aed      	subs	r5, r5, r3
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8008692:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8008696:	429e      	cmp	r6, r3
    rem_len -= q->len;
 8008698:	b2ad      	uxth	r5, r5
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800869a:	dd06      	ble.n	80086aa <pbuf_realloc+0x92>
 800869c:	463b      	mov	r3, r7
 800869e:	f240 220b 	movw	r2, #523	; 0x20b
 80086a2:	4649      	mov	r1, r9
 80086a4:	4640      	mov	r0, r8
 80086a6:	f006 fa45 	bl	800eb34 <iprintf>
    q->tot_len += (u16_t)grow;
 80086aa:	8923      	ldrh	r3, [r4, #8]
 80086ac:	4433      	add	r3, r6
 80086ae:	8123      	strh	r3, [r4, #8]
    q = q->next;
 80086b0:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80086b2:	2c00      	cmp	r4, #0
 80086b4:	d1cf      	bne.n	8008656 <pbuf_realloc+0x3e>
 80086b6:	463b      	mov	r3, r7
 80086b8:	f240 220f 	movw	r2, #527	; 0x20f
 80086bc:	490c      	ldr	r1, [pc, #48]	; (80086f0 <pbuf_realloc+0xd8>)
 80086be:	4640      	mov	r0, r8
 80086c0:	f006 fa38 	bl	800eb34 <iprintf>
 80086c4:	e7c7      	b.n	8008656 <pbuf_realloc+0x3e>
  if (q->next != NULL) {
 80086c6:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 80086c8:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 80086ca:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 80086cc:	b108      	cbz	r0, 80086d2 <pbuf_realloc+0xba>
    pbuf_free(q->next);
 80086ce:	f7ff fe61 	bl	8008394 <pbuf_free>
  q->next = NULL;
 80086d2:	2300      	movs	r3, #0
 80086d4:	6023      	str	r3, [r4, #0]
 80086d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086da:	bf00      	nop
 80086dc:	08011b95 	.word	0x08011b95
 80086e0:	08011bf1 	.word	0x08011bf1
 80086e4:	0801127a 	.word	0x0801127a
 80086e8:	08011c09 	.word	0x08011c09
 80086ec:	08011c4d 	.word	0x08011c4d
 80086f0:	08011c35 	.word	0x08011c35
 80086f4:	08011c24 	.word	0x08011c24

080086f8 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80086f8:	4603      	mov	r3, r0
  u16_t len;

  len = 0;
  while (p != NULL) {
 80086fa:	2200      	movs	r2, #0
 80086fc:	b290      	uxth	r0, r2
 80086fe:	3201      	adds	r2, #1
 8008700:	b903      	cbnz	r3, 8008704 <pbuf_clen+0xc>
    ++len;
    p = p->next;
  }
  return len;
}
 8008702:	4770      	bx	lr
    p = p->next;
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	e7f9      	b.n	80086fc <pbuf_clen+0x4>

08008708 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 8008708:	b158      	cbz	r0, 8008722 <pbuf_ref+0x1a>
    SYS_ARCH_INC(p->ref, 1);
 800870a:	89c3      	ldrh	r3, [r0, #14]
 800870c:	3301      	adds	r3, #1
 800870e:	b29b      	uxth	r3, r3
 8008710:	81c3      	strh	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8008712:	b933      	cbnz	r3, 8008722 <pbuf_ref+0x1a>
 8008714:	4b03      	ldr	r3, [pc, #12]	; (8008724 <pbuf_ref+0x1c>)
 8008716:	4904      	ldr	r1, [pc, #16]	; (8008728 <pbuf_ref+0x20>)
 8008718:	4804      	ldr	r0, [pc, #16]	; (800872c <pbuf_ref+0x24>)
 800871a:	f240 3239 	movw	r2, #825	; 0x339
 800871e:	f006 ba09 	b.w	800eb34 <iprintf>
 8008722:	4770      	bx	lr
 8008724:	08011b95 	.word	0x08011b95
 8008728:	08011c69 	.word	0x08011c69
 800872c:	0801127a 	.word	0x0801127a

08008730 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8008730:	b570      	push	{r4, r5, r6, lr}
 8008732:	460d      	mov	r5, r1
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8008734:	4604      	mov	r4, r0
 8008736:	b100      	cbz	r0, 800873a <pbuf_cat+0xa>
 8008738:	b969      	cbnz	r1, 8008756 <pbuf_cat+0x26>
 800873a:	4b15      	ldr	r3, [pc, #84]	; (8008790 <pbuf_cat+0x60>)
 800873c:	4915      	ldr	r1, [pc, #84]	; (8008794 <pbuf_cat+0x64>)
 800873e:	4816      	ldr	r0, [pc, #88]	; (8008798 <pbuf_cat+0x68>)
 8008740:	f240 324d 	movw	r2, #845	; 0x34d
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8008744:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8008748:	f006 b9f4 	b.w	800eb34 <iprintf>
    p->tot_len += t->tot_len;
 800874c:	8923      	ldrh	r3, [r4, #8]
 800874e:	8929      	ldrh	r1, [r5, #8]
 8008750:	440b      	add	r3, r1
 8008752:	8123      	strh	r3, [r4, #8]
 8008754:	4614      	mov	r4, r2
  for (p = h; p->next != NULL; p = p->next) {
 8008756:	6822      	ldr	r2, [r4, #0]
 8008758:	2a00      	cmp	r2, #0
 800875a:	d1f7      	bne.n	800874c <pbuf_cat+0x1c>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800875c:	8922      	ldrh	r2, [r4, #8]
 800875e:	8963      	ldrh	r3, [r4, #10]
 8008760:	429a      	cmp	r2, r3
 8008762:	d006      	beq.n	8008772 <pbuf_cat+0x42>
 8008764:	4b0a      	ldr	r3, [pc, #40]	; (8008790 <pbuf_cat+0x60>)
 8008766:	490d      	ldr	r1, [pc, #52]	; (800879c <pbuf_cat+0x6c>)
 8008768:	480b      	ldr	r0, [pc, #44]	; (8008798 <pbuf_cat+0x68>)
 800876a:	f240 3255 	movw	r2, #853	; 0x355
 800876e:	f006 f9e1 	bl	800eb34 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8008772:	6823      	ldr	r3, [r4, #0]
 8008774:	b133      	cbz	r3, 8008784 <pbuf_cat+0x54>
 8008776:	4b06      	ldr	r3, [pc, #24]	; (8008790 <pbuf_cat+0x60>)
 8008778:	4909      	ldr	r1, [pc, #36]	; (80087a0 <pbuf_cat+0x70>)
 800877a:	4807      	ldr	r0, [pc, #28]	; (8008798 <pbuf_cat+0x68>)
 800877c:	f240 3256 	movw	r2, #854	; 0x356
 8008780:	f006 f9d8 	bl	800eb34 <iprintf>
  p->tot_len += t->tot_len;
 8008784:	892a      	ldrh	r2, [r5, #8]
 8008786:	8923      	ldrh	r3, [r4, #8]
  p->next = t;
 8008788:	6025      	str	r5, [r4, #0]
  p->tot_len += t->tot_len;
 800878a:	4413      	add	r3, r2
 800878c:	8123      	strh	r3, [r4, #8]
  p->next = t;
 800878e:	bd70      	pop	{r4, r5, r6, pc}
 8008790:	08011b95 	.word	0x08011b95
 8008794:	080119fc 	.word	0x080119fc
 8008798:	0801127a 	.word	0x0801127a
 800879c:	08011a31 	.word	0x08011a31
 80087a0:	08011a5e 	.word	0x08011a5e

080087a4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80087a4:	b510      	push	{r4, lr}
 80087a6:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 80087a8:	f7ff ffc2 	bl	8008730 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80087ac:	4620      	mov	r0, r4
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80087ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pbuf_ref(t);
 80087b2:	f7ff bfa9 	b.w	8008708 <pbuf_ref>
	...

080087b8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80087b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	460c      	mov	r4, r1

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80087be:	4605      	mov	r5, r0
 80087c0:	b120      	cbz	r0, 80087cc <pbuf_copy+0x14>
 80087c2:	b119      	cbz	r1, 80087cc <pbuf_copy+0x14>
 80087c4:	8902      	ldrh	r2, [r0, #8]
 80087c6:	890b      	ldrh	r3, [r1, #8]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d20a      	bcs.n	80087e2 <pbuf_copy+0x2a>
 80087cc:	4b38      	ldr	r3, [pc, #224]	; (80088b0 <pbuf_copy+0xf8>)
 80087ce:	4939      	ldr	r1, [pc, #228]	; (80088b4 <pbuf_copy+0xfc>)
 80087d0:	f240 32bd 	movw	r2, #957	; 0x3bd
    }
    if (offset_to == p_to->len) {
      /* on to next p_to (if any) */
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 80087d4:	4838      	ldr	r0, [pc, #224]	; (80088b8 <pbuf_copy+0x100>)
 80087d6:	f006 f9ad 	bl	800eb34 <iprintf>
 80087da:	f06f 000f 	mvn.w	r0, #15
 80087de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e2:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80087e6:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 80088b0 <pbuf_copy+0xf8>
 80087ea:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 80088c8 <pbuf_copy+0x110>
 80087ee:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80088b8 <pbuf_copy+0x100>
 80087f2:	465f      	mov	r7, fp
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80087f4:	896e      	ldrh	r6, [r5, #10]
 80087f6:	8963      	ldrh	r3, [r4, #10]
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 80087f8:	6868      	ldr	r0, [r5, #4]
 80087fa:	6861      	ldr	r1, [r4, #4]
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80087fc:	1bf6      	subs	r6, r6, r7
 80087fe:	eba3 030b 	sub.w	r3, r3, fp
 8008802:	429e      	cmp	r6, r3
      len = p_from->len - offset_from;
 8008804:	bfac      	ite	ge
 8008806:	b29e      	uxthge	r6, r3
      len = p_to->len - offset_to;
 8008808:	b2b6      	uxthlt	r6, r6
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800880a:	4632      	mov	r2, r6
 800880c:	4459      	add	r1, fp
 800880e:	4438      	add	r0, r7
 8008810:	f005 fd11 	bl	800e236 <memcpy>
    offset_to += len;
 8008814:	4437      	add	r7, r6
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8008816:	896b      	ldrh	r3, [r5, #10]
    offset_to += len;
 8008818:	b2bf      	uxth	r7, r7
    offset_from += len;
 800881a:	445e      	add	r6, fp
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800881c:	42bb      	cmp	r3, r7
    offset_from += len;
 800881e:	fa1f fb86 	uxth.w	fp, r6
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8008822:	d206      	bcs.n	8008832 <pbuf_copy+0x7a>
 8008824:	4643      	mov	r3, r8
 8008826:	f240 32cd 	movw	r2, #973	; 0x3cd
 800882a:	4651      	mov	r1, sl
 800882c:	4648      	mov	r0, r9
 800882e:	f006 f981 	bl	800eb34 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8008832:	8963      	ldrh	r3, [r4, #10]
 8008834:	455b      	cmp	r3, fp
 8008836:	d206      	bcs.n	8008846 <pbuf_copy+0x8e>
 8008838:	4643      	mov	r3, r8
 800883a:	f240 32ce 	movw	r2, #974	; 0x3ce
 800883e:	491f      	ldr	r1, [pc, #124]	; (80088bc <pbuf_copy+0x104>)
 8008840:	4648      	mov	r0, r9
 8008842:	f006 f977 	bl	800eb34 <iprintf>
    if (offset_from >= p_from->len) {
 8008846:	8963      	ldrh	r3, [r4, #10]
 8008848:	455b      	cmp	r3, fp
    if (offset_to == p_to->len) {
 800884a:	896b      	ldrh	r3, [r5, #10]
      p_from = p_from->next;
 800884c:	bf9c      	itt	ls
 800884e:	6824      	ldrls	r4, [r4, #0]
      offset_from = 0;
 8008850:	f04f 0b00 	movls.w	fp, #0
    if (offset_to == p_to->len) {
 8008854:	42bb      	cmp	r3, r7
 8008856:	d11e      	bne.n	8008896 <pbuf_copy+0xde>
      p_to = p_to->next;
 8008858:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800885a:	b9dd      	cbnz	r5, 8008894 <pbuf_copy+0xdc>
 800885c:	b1bc      	cbz	r4, 800888e <pbuf_copy+0xd6>
 800885e:	4b14      	ldr	r3, [pc, #80]	; (80088b0 <pbuf_copy+0xf8>)
 8008860:	4917      	ldr	r1, [pc, #92]	; (80088c0 <pbuf_copy+0x108>)
 8008862:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8008866:	e7b5      	b.n	80087d4 <pbuf_copy+0x1c>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8008868:	8962      	ldrh	r2, [r4, #10]
 800886a:	8923      	ldrh	r3, [r4, #8]
 800886c:	429a      	cmp	r2, r3
 800886e:	d114      	bne.n	800889a <pbuf_copy+0xe2>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	b193      	cbz	r3, 800889a <pbuf_copy+0xe2>
 8008874:	4b0e      	ldr	r3, [pc, #56]	; (80088b0 <pbuf_copy+0xf8>)
 8008876:	f240 32de 	movw	r2, #990	; 0x3de
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800887a:	4912      	ldr	r1, [pc, #72]	; (80088c4 <pbuf_copy+0x10c>)
 800887c:	480e      	ldr	r0, [pc, #56]	; (80088b8 <pbuf_copy+0x100>)
 800887e:	f006 f959 	bl	800eb34 <iprintf>
 8008882:	f06f 0005 	mvn.w	r0, #5
 8008886:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800888a:	2c00      	cmp	r4, #0
 800888c:	d1b2      	bne.n	80087f4 <pbuf_copy+0x3c>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800888e:	4620      	mov	r0, r4
 8008890:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      offset_to = 0;
 8008894:	2700      	movs	r7, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8008896:	2c00      	cmp	r4, #0
 8008898:	d1e6      	bne.n	8008868 <pbuf_copy+0xb0>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800889a:	896a      	ldrh	r2, [r5, #10]
 800889c:	892b      	ldrh	r3, [r5, #8]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d1f3      	bne.n	800888a <pbuf_copy+0xd2>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80088a2:	682b      	ldr	r3, [r5, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d0f0      	beq.n	800888a <pbuf_copy+0xd2>
 80088a8:	4b01      	ldr	r3, [pc, #4]	; (80088b0 <pbuf_copy+0xf8>)
 80088aa:	f240 32e3 	movw	r2, #995	; 0x3e3
 80088ae:	e7e4      	b.n	800887a <pbuf_copy+0xc2>
 80088b0:	08011b95 	.word	0x08011b95
 80088b4:	08011a6e 	.word	0x08011a6e
 80088b8:	0801127a 	.word	0x0801127a
 80088bc:	08011ab5 	.word	0x08011ab5
 80088c0:	08011ad0 	.word	0x08011ad0
 80088c4:	08011add 	.word	0x08011add
 80088c8:	08011a9e 	.word	0x08011a9e

080088cc <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80088cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d0:	460f      	mov	r7, r1
 80088d2:	4690      	mov	r8, r2
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80088d4:	4606      	mov	r6, r0
 80088d6:	b950      	cbnz	r0, 80088ee <pbuf_copy_partial+0x22>
 80088d8:	4b1b      	ldr	r3, [pc, #108]	; (8008948 <pbuf_copy_partial+0x7c>)
 80088da:	491c      	ldr	r1, [pc, #112]	; (800894c <pbuf_copy_partial+0x80>)
 80088dc:	481c      	ldr	r0, [pc, #112]	; (8008950 <pbuf_copy_partial+0x84>)
 80088de:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80088e2:	f006 f927 	bl	800eb34 <iprintf>
 80088e6:	4635      	mov	r5, r6
      len -= buf_copy_len;
      offset = 0;
    }
  }
  return copied_total;
}
 80088e8:	4628      	mov	r0, r5
 80088ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80088ee:	b169      	cbz	r1, 800890c <pbuf_copy_partial+0x40>
 80088f0:	2500      	movs	r5, #0
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80088f2:	f1b8 0f00 	cmp.w	r8, #0
 80088f6:	d0f7      	beq.n	80088e8 <pbuf_copy_partial+0x1c>
 80088f8:	2e00      	cmp	r6, #0
 80088fa:	d0f5      	beq.n	80088e8 <pbuf_copy_partial+0x1c>
    if ((offset != 0) && (offset >= p->len)) {
 80088fc:	b17b      	cbz	r3, 800891e <pbuf_copy_partial+0x52>
 80088fe:	8971      	ldrh	r1, [r6, #10]
 8008900:	428b      	cmp	r3, r1
 8008902:	d30c      	bcc.n	800891e <pbuf_copy_partial+0x52>
      offset -= p->len;
 8008904:	1a5b      	subs	r3, r3, r1
 8008906:	b29b      	uxth	r3, r3
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8008908:	6836      	ldr	r6, [r6, #0]
 800890a:	e7f2      	b.n	80088f2 <pbuf_copy_partial+0x26>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800890c:	4b0e      	ldr	r3, [pc, #56]	; (8008948 <pbuf_copy_partial+0x7c>)
 800890e:	4911      	ldr	r1, [pc, #68]	; (8008954 <pbuf_copy_partial+0x88>)
 8008910:	480f      	ldr	r0, [pc, #60]	; (8008950 <pbuf_copy_partial+0x84>)
 8008912:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8008916:	f006 f90d 	bl	800eb34 <iprintf>
 800891a:	463d      	mov	r5, r7
 800891c:	e7e4      	b.n	80088e8 <pbuf_copy_partial+0x1c>
      buf_copy_len = p->len - offset;
 800891e:	8974      	ldrh	r4, [r6, #10]
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8008920:	6871      	ldr	r1, [r6, #4]
      buf_copy_len = p->len - offset;
 8008922:	1ae4      	subs	r4, r4, r3
 8008924:	b2a4      	uxth	r4, r4
 8008926:	4544      	cmp	r4, r8
 8008928:	bf28      	it	cs
 800892a:	4644      	movcs	r4, r8
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800892c:	4622      	mov	r2, r4
 800892e:	4419      	add	r1, r3
 8008930:	1978      	adds	r0, r7, r5
      copied_total += buf_copy_len;
 8008932:	4425      	add	r5, r4
      len -= buf_copy_len;
 8008934:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 8008938:	f005 fc7d 	bl	800e236 <memcpy>
      copied_total += buf_copy_len;
 800893c:	b2ad      	uxth	r5, r5
      len -= buf_copy_len;
 800893e:	fa1f f884 	uxth.w	r8, r4
      offset = 0;
 8008942:	2300      	movs	r3, #0
 8008944:	e7e0      	b.n	8008908 <pbuf_copy_partial+0x3c>
 8008946:	bf00      	nop
 8008948:	08011b95 	.word	0x08011b95
 800894c:	08011b07 	.word	0x08011b07
 8008950:	0801127a 	.word	0x0801127a
 8008954:	08011b26 	.word	0x08011b26

08008958 <tcp_close_shutdown_fin>:
  return ERR_OK;
}

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8008958:	b510      	push	{r4, lr}
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800895a:	4604      	mov	r4, r0
 800895c:	b930      	cbnz	r0, 800896c <tcp_close_shutdown_fin+0x14>
 800895e:	4b13      	ldr	r3, [pc, #76]	; (80089ac <tcp_close_shutdown_fin+0x54>)
 8008960:	4913      	ldr	r1, [pc, #76]	; (80089b0 <tcp_close_shutdown_fin+0x58>)
 8008962:	4814      	ldr	r0, [pc, #80]	; (80089b4 <tcp_close_shutdown_fin+0x5c>)
 8008964:	f240 124d 	movw	r2, #333	; 0x14d
 8008968:	f006 f8e4 	bl	800eb34 <iprintf>

  switch (pcb->state) {
 800896c:	7d23      	ldrb	r3, [r4, #20]
 800896e:	2b04      	cmp	r3, #4
 8008970:	d003      	beq.n	800897a <tcp_close_shutdown_fin+0x22>
 8008972:	2b07      	cmp	r3, #7
 8008974:	d00c      	beq.n	8008990 <tcp_close_shutdown_fin+0x38>
 8008976:	2b03      	cmp	r3, #3
 8008978:	d108      	bne.n	800898c <tcp_close_shutdown_fin+0x34>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 800897a:	4620      	mov	r0, r4
 800897c:	f002 f994 	bl	800aca8 <tcp_send_fin>
    if (err == ERR_OK) {
 8008980:	b988      	cbnz	r0, 80089a6 <tcp_close_shutdown_fin+0x4e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 8008982:	2305      	movs	r3, #5
    break;
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
    if (err == ERR_OK) {
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 8008984:	7523      	strb	r3, [r4, #20]
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8008986:	4620      	mov	r0, r4
 8008988:	f002 f9e6 	bl	800ad58 <tcp_output>
 800898c:	2000      	movs	r0, #0
 800898e:	bd10      	pop	{r4, pc}
    err = tcp_send_fin(pcb);
 8008990:	4620      	mov	r0, r4
 8008992:	f002 f989 	bl	800aca8 <tcp_send_fin>
    if (err == ERR_OK) {
 8008996:	b930      	cbnz	r0, 80089a6 <tcp_close_shutdown_fin+0x4e>
      pcb->state = LAST_ACK;
 8008998:	2309      	movs	r3, #9
 800899a:	e7f3      	b.n	8008984 <tcp_close_shutdown_fin+0x2c>
  } else if (err == ERR_MEM) {
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 800899c:	7ea3      	ldrb	r3, [r4, #26]
 800899e:	f043 0308 	orr.w	r3, r3, #8
 80089a2:	76a3      	strb	r3, [r4, #26]
 80089a4:	e7f2      	b.n	800898c <tcp_close_shutdown_fin+0x34>
  } else if (err == ERR_MEM) {
 80089a6:	1c43      	adds	r3, r0, #1
 80089a8:	d0f8      	beq.n	800899c <tcp_close_shutdown_fin+0x44>
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
  }
  return err;
}
 80089aa:	bd10      	pop	{r4, pc}
 80089ac:	08011cd2 	.word	0x08011cd2
 80089b0:	08011d01 	.word	0x08011d01
 80089b4:	0801127a 	.word	0x0801127a

080089b8 <tcp_init>:
{
 80089b8:	4770      	bx	lr
	...

080089bc <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80089bc:	b538      	push	{r3, r4, r5, lr}
 80089be:	4604      	mov	r4, r0
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80089c0:	8d01      	ldrh	r1, [r0, #40]	; 0x28

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80089c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80089c4:	8e62      	ldrh	r2, [r4, #50]	; 0x32
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80089c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80089c8:	1ac8      	subs	r0, r1, r3
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80089ca:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 80089ce:	4428      	add	r0, r5
 80089d0:	bf94      	ite	ls
 80089d2:	1a82      	subls	r2, r0, r2
 80089d4:	f5a0 6286 	subhi.w	r2, r0, #1072	; 0x430
 80089d8:	2a00      	cmp	r2, #0
 80089da:	db01      	blt.n	80089e0 <tcp_update_rcv_ann_wnd+0x24>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80089dc:	8561      	strh	r1, [r4, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80089de:	bd38      	pop	{r3, r4, r5, pc}
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80089e0:	1aea      	subs	r2, r5, r3
 80089e2:	2a00      	cmp	r2, #0
 80089e4:	dd02      	ble.n	80089ec <tcp_update_rcv_ann_wnd+0x30>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80089e6:	2000      	movs	r0, #0
 80089e8:	8560      	strh	r0, [r4, #42]	; 0x2a
 80089ea:	bd38      	pop	{r3, r4, r5, pc}
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80089ec:	1b5d      	subs	r5, r3, r5
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80089ee:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 80089f2:	d306      	bcc.n	8008a02 <tcp_update_rcv_ann_wnd+0x46>
 80089f4:	4b04      	ldr	r3, [pc, #16]	; (8008a08 <tcp_update_rcv_ann_wnd+0x4c>)
 80089f6:	4905      	ldr	r1, [pc, #20]	; (8008a0c <tcp_update_rcv_ann_wnd+0x50>)
 80089f8:	4805      	ldr	r0, [pc, #20]	; (8008a10 <tcp_update_rcv_ann_wnd+0x54>)
 80089fa:	f44f 7242 	mov.w	r2, #776	; 0x308
 80089fe:	f006 f899 	bl	800eb34 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8008a02:	8565      	strh	r5, [r4, #42]	; 0x2a
    }
    return 0;
 8008a04:	2000      	movs	r0, #0
  }
}
 8008a06:	bd38      	pop	{r3, r4, r5, pc}
 8008a08:	08011cd2 	.word	0x08011cd2
 8008a0c:	08011f14 	.word	0x08011f14
 8008a10:	0801127a 	.word	0x0801127a

08008a14 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8008a14:	b538      	push	{r3, r4, r5, lr}
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8008a16:	7d03      	ldrb	r3, [r0, #20]
 8008a18:	2b01      	cmp	r3, #1
{
 8008a1a:	4604      	mov	r4, r0
 8008a1c:	460d      	mov	r5, r1
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8008a1e:	d106      	bne.n	8008a2e <tcp_recved+0x1a>
 8008a20:	4b17      	ldr	r3, [pc, #92]	; (8008a80 <tcp_recved+0x6c>)
 8008a22:	4918      	ldr	r1, [pc, #96]	; (8008a84 <tcp_recved+0x70>)
 8008a24:	4818      	ldr	r0, [pc, #96]	; (8008a88 <tcp_recved+0x74>)
 8008a26:	f44f 7248 	mov.w	r2, #800	; 0x320
 8008a2a:	f006 f883 	bl	800eb34 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 8008a2e:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8008a30:	4429      	add	r1, r5
 8008a32:	b289      	uxth	r1, r1
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 8008a34:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
  pcb->rcv_wnd += len;
 8008a38:	8521      	strh	r1, [r4, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 8008a3a:	d911      	bls.n	8008a60 <tcp_recved+0x4c>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8008a3c:	f44f 6306 	mov.w	r3, #2144	; 0x860
 8008a40:	8523      	strh	r3, [r4, #40]	; 0x28
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8008a42:	4620      	mov	r0, r4
 8008a44:	f7ff ffba 	bl	80089bc <tcp_update_rcv_ann_wnd>

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8008a48:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 8008a4c:	db17      	blt.n	8008a7e <tcp_recved+0x6a>
    tcp_ack_now(pcb);
 8008a4e:	7ea3      	ldrb	r3, [r4, #26]
 8008a50:	f043 0302 	orr.w	r3, r3, #2
 8008a54:	76a3      	strb	r3, [r4, #26]
    tcp_output(pcb);
 8008a56:	4620      	mov	r0, r4
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8008a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    tcp_output(pcb);
 8008a5c:	f002 b97c 	b.w	800ad58 <tcp_output>
  } else if (pcb->rcv_wnd == 0) {
 8008a60:	2900      	cmp	r1, #0
 8008a62:	d1ee      	bne.n	8008a42 <tcp_recved+0x2e>
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 8008a64:	7d23      	ldrb	r3, [r4, #20]
 8008a66:	2b07      	cmp	r3, #7
 8008a68:	d0e8      	beq.n	8008a3c <tcp_recved+0x28>
 8008a6a:	2b09      	cmp	r3, #9
 8008a6c:	d0e6      	beq.n	8008a3c <tcp_recved+0x28>
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 8008a6e:	4b04      	ldr	r3, [pc, #16]	; (8008a80 <tcp_recved+0x6c>)
 8008a70:	4906      	ldr	r1, [pc, #24]	; (8008a8c <tcp_recved+0x78>)
 8008a72:	4805      	ldr	r0, [pc, #20]	; (8008a88 <tcp_recved+0x74>)
 8008a74:	f240 322d 	movw	r2, #813	; 0x32d
 8008a78:	f006 f85c 	bl	800eb34 <iprintf>
 8008a7c:	e7e1      	b.n	8008a42 <tcp_recved+0x2e>
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
 8008a80:	08011cd2 	.word	0x08011cd2
 8008a84:	08011d7b 	.word	0x08011d7b
 8008a88:	0801127a 	.word	0x0801127a
 8008a8c:	08011da1 	.word	0x08011da1

08008a90 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8008a90:	b510      	push	{r4, lr}
  if (seg != NULL) {
 8008a92:	4604      	mov	r4, r0
 8008a94:	b148      	cbz	r0, 8008aaa <tcp_seg_free+0x1a>
    if (seg->p != NULL) {
 8008a96:	6840      	ldr	r0, [r0, #4]
 8008a98:	b108      	cbz	r0, 8008a9e <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 8008a9a:	f7ff fc7b 	bl	8008394 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	2003      	movs	r0, #3
  }
}
 8008aa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 8008aa6:	f7ff bb27 	b.w	80080f8 <memp_free>
 8008aaa:	bd10      	pop	{r4, pc}

08008aac <tcp_segs_free>:
{
 8008aac:	b510      	push	{r4, lr}
  while (seg != NULL) {
 8008aae:	b900      	cbnz	r0, 8008ab2 <tcp_segs_free+0x6>
}
 8008ab0:	bd10      	pop	{r4, pc}
    struct tcp_seg *next = seg->next;
 8008ab2:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 8008ab4:	f7ff ffec 	bl	8008a90 <tcp_seg_free>
    seg = next;
 8008ab8:	4620      	mov	r0, r4
 8008aba:	e7f8      	b.n	8008aae <tcp_segs_free+0x2>

08008abc <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4604      	mov	r4, r0
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8008ac0:	2003      	movs	r0, #3
 8008ac2:	f7ff fafd 	bl	80080c0 <memp_malloc>
  if (cseg == NULL) {
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	b160      	cbz	r0, 8008ae4 <tcp_seg_copy+0x28>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8008aca:	4620      	mov	r0, r4
 8008acc:	462b      	mov	r3, r5
 8008ace:	f104 0210 	add.w	r2, r4, #16
 8008ad2:	f850 1b04 	ldr.w	r1, [r0], #4
 8008ad6:	f843 1b04 	str.w	r1, [r3], #4
 8008ada:	4290      	cmp	r0, r2
 8008adc:	d1f9      	bne.n	8008ad2 <tcp_seg_copy+0x16>
  pbuf_ref(cseg->p);
 8008ade:	6868      	ldr	r0, [r5, #4]
 8008ae0:	f7ff fe12 	bl	8008708 <pbuf_ref>
  return cseg;
}
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	bd38      	pop	{r3, r4, r5, pc}

08008ae8 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8008ae8:	b538      	push	{r3, r4, r5, lr}
  if (pcb->state != CLOSED &&
 8008aea:	7d03      	ldrb	r3, [r0, #20]
 8008aec:	2b01      	cmp	r3, #1
{
 8008aee:	4604      	mov	r4, r0
  if (pcb->state != CLOSED &&
 8008af0:	d919      	bls.n	8008b26 <tcp_pcb_purge+0x3e>
 8008af2:	2b0a      	cmp	r3, #10
 8008af4:	d017      	beq.n	8008b26 <tcp_pcb_purge+0x3e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8008af6:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8008af8:	b118      	cbz	r0, 8008b02 <tcp_pcb_purge+0x1a>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8008afa:	f7ff fc4b 	bl	8008394 <pbuf_free>
      pcb->refused_data = NULL;
 8008afe:	2300      	movs	r3, #0
 8008b00:	6763      	str	r3, [r4, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 8008b02:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008b04:	f7ff ffd2 	bl	8008aac <tcp_segs_free>
    pcb->ooseq = NULL;
 8008b08:	2500      	movs	r5, #0
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8008b0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008b0e:	8623      	strh	r3, [r4, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8008b10:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    pcb->ooseq = NULL;
 8008b12:	6725      	str	r5, [r4, #112]	; 0x70
    tcp_segs_free(pcb->unsent);
 8008b14:	f7ff ffca 	bl	8008aac <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8008b18:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008b1a:	f7ff ffc7 	bl	8008aac <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8008b1e:	66a5      	str	r5, [r4, #104]	; 0x68
 8008b20:	66e5      	str	r5, [r4, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8008b22:	f8a4 5064 	strh.w	r5, [r4, #100]	; 0x64
 8008b26:	bd38      	pop	{r3, r4, r5, pc}

08008b28 <tcp_slowtmr>:
{
 8008b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 8008b2c:	4eb0      	ldr	r6, [pc, #704]	; (8008df0 <tcp_slowtmr+0x2c8>)
      tcp_active_pcbs_changed = 0;
 8008b2e:	f8df a2f4 	ldr.w	sl, [pc, #756]	; 8008e24 <tcp_slowtmr+0x2fc>
  ++tcp_ticks;
 8008b32:	6833      	ldr	r3, [r6, #0]
 8008b34:	3301      	adds	r3, #1
 8008b36:	6033      	str	r3, [r6, #0]
  ++tcp_timer_ctr;
 8008b38:	4bae      	ldr	r3, [pc, #696]	; (8008df4 <tcp_slowtmr+0x2cc>)
 8008b3a:	781a      	ldrb	r2, [r3, #0]
{
 8008b3c:	b085      	sub	sp, #20
  ++tcp_timer_ctr;
 8008b3e:	3201      	adds	r2, #1
 8008b40:	701a      	strb	r2, [r3, #0]
 8008b42:	9302      	str	r3, [sp, #8]
  pcb = tcp_active_pcbs;
 8008b44:	4fac      	ldr	r7, [pc, #688]	; (8008df8 <tcp_slowtmr+0x2d0>)
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8008b46:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 8008e28 <tcp_slowtmr+0x300>
  pcb = tcp_active_pcbs;
 8008b4a:	683c      	ldr	r4, [r7, #0]
  prev = NULL;
 8008b4c:	f04f 0800 	mov.w	r8, #0
  while (pcb != NULL) {
 8008b50:	b96c      	cbnz	r4, 8008b6e <tcp_slowtmr+0x46>
  pcb = tcp_tw_pcbs;
 8008b52:	4faa      	ldr	r7, [pc, #680]	; (8008dfc <tcp_slowtmr+0x2d4>)
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8008b54:	f8df 82d0 	ldr.w	r8, [pc, #720]	; 8008e28 <tcp_slowtmr+0x300>
  pcb = tcp_tw_pcbs;
 8008b58:	683d      	ldr	r5, [r7, #0]
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8008b5a:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 8008e2c <tcp_slowtmr+0x304>
 8008b5e:	f8df 92a4 	ldr.w	r9, [pc, #676]	; 8008e04 <tcp_slowtmr+0x2dc>
  while (pcb != NULL) {
 8008b62:	2d00      	cmp	r5, #0
 8008b64:	f040 8185 	bne.w	8008e72 <tcp_slowtmr+0x34a>
}
 8008b68:	b005      	add	sp, #20
 8008b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8008b6e:	7d23      	ldrb	r3, [r4, #20]
 8008b70:	b933      	cbnz	r3, 8008b80 <tcp_slowtmr+0x58>
 8008b72:	464b      	mov	r3, r9
 8008b74:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 8008b78:	49a1      	ldr	r1, [pc, #644]	; (8008e00 <tcp_slowtmr+0x2d8>)
 8008b7a:	48a2      	ldr	r0, [pc, #648]	; (8008e04 <tcp_slowtmr+0x2dc>)
 8008b7c:	f005 ffda 	bl	800eb34 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8008b80:	7d23      	ldrb	r3, [r4, #20]
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d106      	bne.n	8008b94 <tcp_slowtmr+0x6c>
 8008b86:	464b      	mov	r3, r9
 8008b88:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8008b8c:	499e      	ldr	r1, [pc, #632]	; (8008e08 <tcp_slowtmr+0x2e0>)
 8008b8e:	489d      	ldr	r0, [pc, #628]	; (8008e04 <tcp_slowtmr+0x2dc>)
 8008b90:	f005 ffd0 	bl	800eb34 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8008b94:	7d23      	ldrb	r3, [r4, #20]
 8008b96:	2b0a      	cmp	r3, #10
 8008b98:	d106      	bne.n	8008ba8 <tcp_slowtmr+0x80>
 8008b9a:	464b      	mov	r3, r9
 8008b9c:	f240 32f2 	movw	r2, #1010	; 0x3f2
 8008ba0:	499a      	ldr	r1, [pc, #616]	; (8008e0c <tcp_slowtmr+0x2e4>)
 8008ba2:	4898      	ldr	r0, [pc, #608]	; (8008e04 <tcp_slowtmr+0x2dc>)
 8008ba4:	f005 ffc6 	bl	800eb34 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8008ba8:	9b02      	ldr	r3, [sp, #8]
 8008baa:	7f62      	ldrb	r2, [r4, #29]
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d104      	bne.n	8008bbc <tcp_slowtmr+0x94>
      pcb = pcb->next;
 8008bb2:	68e5      	ldr	r5, [r4, #12]
 8008bb4:	4644      	mov	r4, r8
      continue;
 8008bb6:	46a0      	mov	r8, r4
 8008bb8:	462c      	mov	r4, r5
 8008bba:	e7c9      	b.n	8008b50 <tcp_slowtmr+0x28>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8008bbc:	7d21      	ldrb	r1, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 8008bbe:	7763      	strb	r3, [r4, #29]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8008bc0:	2902      	cmp	r1, #2
 8008bc2:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8008bc6:	d102      	bne.n	8008bce <tcp_slowtmr+0xa6>
 8008bc8:	2a05      	cmp	r2, #5
 8008bca:	f200 80e6 	bhi.w	8008d9a <tcp_slowtmr+0x272>
    else if (pcb->nrtx >= TCP_MAXRTX) {
 8008bce:	2a0b      	cmp	r2, #11
 8008bd0:	f200 80e3 	bhi.w	8008d9a <tcp_slowtmr+0x272>
      if (pcb->persist_backoff > 0) {
 8008bd4:	f894 b095 	ldrb.w	fp, [r4, #149]	; 0x95
 8008bd8:	f1bb 0f00 	cmp.w	fp, #0
 8008bdc:	f000 80a6 	beq.w	8008d2c <tcp_slowtmr+0x204>
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 8008be0:	488b      	ldr	r0, [pc, #556]	; (8008e10 <tcp_slowtmr+0x2e8>)
        if (pcb->persist_cnt < backoff_cnt) {
 8008be2:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 8008be6:	4483      	add	fp, r0
 8008be8:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
        if (pcb->persist_cnt < backoff_cnt) {
 8008bec:	429a      	cmp	r2, r3
          pcb->persist_cnt++;
 8008bee:	bf84      	itt	hi
 8008bf0:	3301      	addhi	r3, #1
 8008bf2:	f884 3094 	strbhi.w	r3, [r4, #148]	; 0x94
        if (pcb->persist_cnt >= backoff_cnt) {
 8008bf6:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	f080 8085 	bcs.w	8008d0a <tcp_slowtmr+0x1e2>
    pcb_remove = 0;
 8008c00:	f04f 0b00 	mov.w	fp, #0
    if (pcb->state == FIN_WAIT_2) {
 8008c04:	7d23      	ldrb	r3, [r4, #20]
 8008c06:	2b06      	cmp	r3, #6
 8008c08:	d10b      	bne.n	8008c22 <tcp_slowtmr+0xfa>
      if (pcb->flags & TF_RXCLOSED) {
 8008c0a:	7ea2      	ldrb	r2, [r4, #26]
 8008c0c:	06d2      	lsls	r2, r2, #27
 8008c0e:	d508      	bpl.n	8008c22 <tcp_slowtmr+0xfa>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008c10:	6832      	ldr	r2, [r6, #0]
 8008c12:	6a21      	ldr	r1, [r4, #32]
 8008c14:	1a52      	subs	r2, r2, r1
 8008c16:	2a28      	cmp	r2, #40	; 0x28
          ++pcb_remove;
 8008c18:	bf84      	itt	hi
 8008c1a:	f10b 0b01 	addhi.w	fp, fp, #1
 8008c1e:	fa5f fb8b 	uxtbhi.w	fp, fp
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8008c22:	7a25      	ldrb	r5, [r4, #8]
 8008c24:	f015 0508 	ands.w	r5, r5, #8
 8008c28:	d019      	beq.n	8008c5e <tcp_slowtmr+0x136>
 8008c2a:	2b04      	cmp	r3, #4
 8008c2c:	d002      	beq.n	8008c34 <tcp_slowtmr+0x10c>
       ((pcb->state == ESTABLISHED) ||
 8008c2e:	2b07      	cmp	r3, #7
 8008c30:	f040 80c8 	bne.w	8008dc4 <tcp_slowtmr+0x29c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008c34:	6831      	ldr	r1, [r6, #0]
 8008c36:	6a23      	ldr	r3, [r4, #32]
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 8008c38:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008c3c:	1ac9      	subs	r1, r1, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 8008c3e:	f505 2224 	add.w	r2, r5, #671744	; 0xa4000
 8008c42:	f602 42b8 	addw	r2, r2, #3256	; 0xcb8
 8008c46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008c4a:	fbb2 f2f0 	udiv	r2, r2, r0
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008c4e:	4291      	cmp	r1, r2
 8008c50:	f240 80a6 	bls.w	8008da0 <tcp_slowtmr+0x278>
        ++pcb_remove;
 8008c54:	f10b 0b01 	add.w	fp, fp, #1
 8008c58:	fa5f fb8b 	uxtb.w	fp, fp
        ++pcb_reset;
 8008c5c:	2501      	movs	r5, #1
    if (pcb->ooseq != NULL &&
 8008c5e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008c60:	b168      	cbz	r0, 8008c7e <tcp_slowtmr+0x156>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 8008c62:	6833      	ldr	r3, [r6, #0]
 8008c64:	6a22      	ldr	r2, [r4, #32]
 8008c66:	1a9a      	subs	r2, r3, r2
 8008c68:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 8008c6c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (pcb->ooseq != NULL &&
 8008c70:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8008c74:	d303      	bcc.n	8008c7e <tcp_slowtmr+0x156>
      tcp_segs_free(pcb->ooseq);
 8008c76:	f7ff ff19 	bl	8008aac <tcp_segs_free>
      pcb->ooseq = NULL;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	6723      	str	r3, [r4, #112]	; 0x70
    if (pcb->state == SYN_RCVD) {
 8008c7e:	7d23      	ldrb	r3, [r4, #20]
 8008c80:	2b03      	cmp	r3, #3
 8008c82:	f040 80a1 	bne.w	8008dc8 <tcp_slowtmr+0x2a0>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008c86:	6833      	ldr	r3, [r6, #0]
 8008c88:	6a22      	ldr	r2, [r4, #32]
 8008c8a:	1a9b      	subs	r3, r3, r2
 8008c8c:	2b28      	cmp	r3, #40	; 0x28
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8008c8e:	d803      	bhi.n	8008c98 <tcp_slowtmr+0x170>
    if (pcb_remove) {
 8008c90:	f1bb 0f00 	cmp.w	fp, #0
 8008c94:	f000 80cc 	beq.w	8008e30 <tcp_slowtmr+0x308>
      tcp_pcb_purge(pcb);
 8008c98:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 8008c9a:	f8d4 b08c 	ldr.w	fp, [r4, #140]	; 0x8c
      tcp_pcb_purge(pcb);
 8008c9e:	f7ff ff23 	bl	8008ae8 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8008ca2:	683b      	ldr	r3, [r7, #0]
      if (prev != NULL) {
 8008ca4:	f1b8 0f00 	cmp.w	r8, #0
 8008ca8:	f000 8096 	beq.w	8008dd8 <tcp_slowtmr+0x2b0>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8008cac:	429c      	cmp	r4, r3
 8008cae:	d106      	bne.n	8008cbe <tcp_slowtmr+0x196>
 8008cb0:	464b      	mov	r3, r9
 8008cb2:	f240 4289 	movw	r2, #1161	; 0x489
 8008cb6:	4957      	ldr	r1, [pc, #348]	; (8008e14 <tcp_slowtmr+0x2ec>)
 8008cb8:	4852      	ldr	r0, [pc, #328]	; (8008e04 <tcp_slowtmr+0x2dc>)
 8008cba:	f005 ff3b 	bl	800eb34 <iprintf>
        prev->next = pcb->next;
 8008cbe:	68e3      	ldr	r3, [r4, #12]
 8008cc0:	f8c8 300c 	str.w	r3, [r8, #12]
      if (pcb_reset) {
 8008cc4:	b14d      	cbz	r5, 8008cda <tcp_slowtmr+0x1b2>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8008cc6:	8b23      	ldrh	r3, [r4, #24]
 8008cc8:	9301      	str	r3, [sp, #4]
 8008cca:	8ae3      	ldrh	r3, [r4, #22]
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	4622      	mov	r2, r4
 8008cd0:	1d23      	adds	r3, r4, #4
 8008cd2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008cd4:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008cd6:	f002 f9bd 	bl	800b054 <tcp_rst>
      err_arg = pcb->callback_arg;
 8008cda:	6923      	ldr	r3, [r4, #16]
 8008cdc:	9303      	str	r3, [sp, #12]
      memp_free(MEMP_TCP_PCB, pcb2);
 8008cde:	4621      	mov	r1, r4
 8008ce0:	2001      	movs	r0, #1
      pcb = pcb->next;
 8008ce2:	68e5      	ldr	r5, [r4, #12]
      memp_free(MEMP_TCP_PCB, pcb2);
 8008ce4:	f7ff fa08 	bl	80080f8 <memp_free>
      tcp_active_pcbs_changed = 0;
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f88a 2000 	strb.w	r2, [sl]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8008cee:	f1bb 0f00 	cmp.w	fp, #0
 8008cf2:	d004      	beq.n	8008cfe <tcp_slowtmr+0x1d6>
 8008cf4:	9b03      	ldr	r3, [sp, #12]
 8008cf6:	f06f 010c 	mvn.w	r1, #12
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	47d8      	blx	fp
      if (tcp_active_pcbs_changed) {
 8008cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f43f af56 	beq.w	8008bb4 <tcp_slowtmr+0x8c>
 8008d08:	e71c      	b.n	8008b44 <tcp_slowtmr+0x1c>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	f002 fa92 	bl	800b234 <tcp_zero_window_probe>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	f47f af75 	bne.w	8008c00 <tcp_slowtmr+0xd8>
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8008d16:	f894 3095 	ldrb.w	r3, [r4, #149]	; 0x95
            pcb->persist_cnt = 0;
 8008d1a:	f884 0094 	strb.w	r0, [r4, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8008d1e:	2b06      	cmp	r3, #6
 8008d20:	f63f af6e 	bhi.w	8008c00 <tcp_slowtmr+0xd8>
              pcb->persist_backoff++;
 8008d24:	3301      	adds	r3, #1
 8008d26:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
 8008d2a:	e769      	b.n	8008c00 <tcp_slowtmr+0xd8>
        if (pcb->rtime >= 0) {
 8008d2c:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 8008d30:	2b00      	cmp	r3, #0
          ++pcb->rtime;
 8008d32:	bfa4      	itt	ge
 8008d34:	3301      	addge	r3, #1
 8008d36:	8623      	strhge	r3, [r4, #48]	; 0x30
        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 8008d38:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	f43f af60 	beq.w	8008c00 <tcp_slowtmr+0xd8>
 8008d40:	f9b4 0030 	ldrsh.w	r0, [r4, #48]	; 0x30
 8008d44:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 8008d48:	4298      	cmp	r0, r3
 8008d4a:	f6ff af59 	blt.w	8008c00 <tcp_slowtmr+0xd8>
          if (pcb->state != SYN_SENT) {
 8008d4e:	2902      	cmp	r1, #2
 8008d50:	d00a      	beq.n	8008d68 <tcp_slowtmr+0x240>
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8008d52:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 8008d56:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 8008d5a:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 8008d5e:	492e      	ldr	r1, [pc, #184]	; (8008e18 <tcp_slowtmr+0x2f0>)
 8008d60:	5c8a      	ldrb	r2, [r1, r2]
 8008d62:	4093      	lsls	r3, r2
 8008d64:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
          pcb->rtime = 0;
 8008d68:	2300      	movs	r3, #0
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8008d6a:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
          pcb->rtime = 0;
 8008d6e:	8623      	strh	r3, [r4, #48]	; 0x30
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8008d70:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8008d74:	8e61      	ldrh	r1, [r4, #50]	; 0x32
          pcb->cwnd = pcb->mss;
 8008d76:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
          pcb->ssthresh = eff_wnd >> 1;
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	bf28      	it	cs
 8008d7e:	4613      	movcs	r3, r2
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8008d80:	004a      	lsls	r2, r1, #1
          pcb->ssthresh = eff_wnd >> 1;
 8008d82:	085b      	lsrs	r3, r3, #1
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8008d84:	b292      	uxth	r2, r2
 8008d86:	4293      	cmp	r3, r2
          pcb->ssthresh = eff_wnd >> 1;
 8008d88:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
          tcp_rexmit_rto(pcb);
 8008d8c:	4620      	mov	r0, r4
            pcb->ssthresh = (pcb->mss << 1);
 8008d8e:	bf38      	it	cc
 8008d90:	f8a4 204a 	strhcc.w	r2, [r4, #74]	; 0x4a
          tcp_rexmit_rto(pcb);
 8008d94:	f002 f9b8 	bl	800b108 <tcp_rexmit_rto>
 8008d98:	e734      	b.n	8008c04 <tcp_slowtmr+0xdc>
      ++pcb_remove;
 8008d9a:	f04f 0b01 	mov.w	fp, #1
 8008d9e:	e731      	b.n	8008c04 <tcp_slowtmr+0xdc>
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8008da0:	f894 3096 	ldrb.w	r3, [r4, #150]	; 0x96
 8008da4:	4a1d      	ldr	r2, [pc, #116]	; (8008e1c <tcp_slowtmr+0x2f4>)
 8008da6:	fb02 5303 	mla	r3, r2, r3, r5
                / TCP_SLOW_INTERVAL)
 8008daa:	fbb3 f3f0 	udiv	r3, r3, r0
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008dae:	4299      	cmp	r1, r3
 8008db0:	d908      	bls.n	8008dc4 <tcp_slowtmr+0x29c>
        err = tcp_keepalive(pcb);
 8008db2:	4620      	mov	r0, r4
 8008db4:	f002 fa14 	bl	800b1e0 <tcp_keepalive>
        if (err == ERR_OK) {
 8008db8:	b920      	cbnz	r0, 8008dc4 <tcp_slowtmr+0x29c>
          pcb->keep_cnt_sent++;
 8008dba:	f894 3096 	ldrb.w	r3, [r4, #150]	; 0x96
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	f884 3096 	strb.w	r3, [r4, #150]	; 0x96
    pcb_reset = 0;
 8008dc4:	2500      	movs	r5, #0
 8008dc6:	e74a      	b.n	8008c5e <tcp_slowtmr+0x136>
    if (pcb->state == LAST_ACK) {
 8008dc8:	2b09      	cmp	r3, #9
 8008dca:	f47f af61 	bne.w	8008c90 <tcp_slowtmr+0x168>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8008dce:	6833      	ldr	r3, [r6, #0]
 8008dd0:	6a22      	ldr	r2, [r4, #32]
 8008dd2:	1a9b      	subs	r3, r3, r2
 8008dd4:	2bf0      	cmp	r3, #240	; 0xf0
 8008dd6:	e75a      	b.n	8008c8e <tcp_slowtmr+0x166>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8008dd8:	429c      	cmp	r4, r3
 8008dda:	d006      	beq.n	8008dea <tcp_slowtmr+0x2c2>
 8008ddc:	464b      	mov	r3, r9
 8008dde:	f240 428d 	movw	r2, #1165	; 0x48d
 8008de2:	490f      	ldr	r1, [pc, #60]	; (8008e20 <tcp_slowtmr+0x2f8>)
 8008de4:	4807      	ldr	r0, [pc, #28]	; (8008e04 <tcp_slowtmr+0x2dc>)
 8008de6:	f005 fea5 	bl	800eb34 <iprintf>
        tcp_active_pcbs = pcb->next;
 8008dea:	68e3      	ldr	r3, [r4, #12]
 8008dec:	603b      	str	r3, [r7, #0]
 8008dee:	e769      	b.n	8008cc4 <tcp_slowtmr+0x19c>
 8008df0:	20003af8 	.word	0x20003af8
 8008df4:	20000562 	.word	0x20000562
 8008df8:	20003af4 	.word	0x20003af4
 8008dfc:	20003b04 	.word	0x20003b04
 8008e00:	08011dc2 	.word	0x08011dc2
 8008e04:	0801127a 	.word	0x0801127a
 8008e08:	08011dec 	.word	0x08011dec
 8008e0c:	08011e16 	.word	0x08011e16
 8008e10:	08011d74 	.word	0x08011d74
 8008e14:	08011e43 	.word	0x08011e43
 8008e18:	08011cac 	.word	0x08011cac
 8008e1c:	000124f8 	.word	0x000124f8
 8008e20:	08011e6e 	.word	0x08011e6e
 8008e24:	20003af0 	.word	0x20003af0
 8008e28:	08011cd2 	.word	0x08011cd2
 8008e2c:	08011e98 	.word	0x08011e98
      ++prev->polltmr;
 8008e30:	7ee3      	ldrb	r3, [r4, #27]
      if (prev->polltmr >= prev->pollinterval) {
 8008e32:	7f22      	ldrb	r2, [r4, #28]
      pcb = pcb->next;
 8008e34:	68e5      	ldr	r5, [r4, #12]
      ++prev->polltmr;
 8008e36:	3301      	adds	r3, #1
 8008e38:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 8008e3a:	429a      	cmp	r2, r3
      ++prev->polltmr;
 8008e3c:	76e3      	strb	r3, [r4, #27]
      if (prev->polltmr >= prev->pollinterval) {
 8008e3e:	f63f aeba 	bhi.w	8008bb6 <tcp_slowtmr+0x8e>
        TCP_EVENT_POLL(prev, err);
 8008e42:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
        prev->polltmr = 0;
 8008e46:	f884 b01b 	strb.w	fp, [r4, #27]
        tcp_active_pcbs_changed = 0;
 8008e4a:	f88a b000 	strb.w	fp, [sl]
        TCP_EVENT_POLL(prev, err);
 8008e4e:	b173      	cbz	r3, 8008e6e <tcp_slowtmr+0x346>
 8008e50:	4621      	mov	r1, r4
 8008e52:	6920      	ldr	r0, [r4, #16]
 8008e54:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 8008e56:	f89a 3000 	ldrb.w	r3, [sl]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f47f ae72 	bne.w	8008b44 <tcp_slowtmr+0x1c>
        if (err == ERR_OK) {
 8008e60:	2800      	cmp	r0, #0
 8008e62:	f47f aea8 	bne.w	8008bb6 <tcp_slowtmr+0x8e>
          tcp_output(prev);
 8008e66:	4620      	mov	r0, r4
 8008e68:	f001 ff76 	bl	800ad58 <tcp_output>
 8008e6c:	e6a3      	b.n	8008bb6 <tcp_slowtmr+0x8e>
        TCP_EVENT_POLL(prev, err);
 8008e6e:	4658      	mov	r0, fp
 8008e70:	e7f1      	b.n	8008e56 <tcp_slowtmr+0x32e>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8008e72:	7d2b      	ldrb	r3, [r5, #20]
 8008e74:	2b0a      	cmp	r3, #10
 8008e76:	d006      	beq.n	8008e86 <tcp_slowtmr+0x35e>
 8008e78:	4643      	mov	r3, r8
 8008e7a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8008e7e:	4651      	mov	r1, sl
 8008e80:	4648      	mov	r0, r9
 8008e82:	f005 fe57 	bl	800eb34 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8008e86:	6833      	ldr	r3, [r6, #0]
 8008e88:	6a2a      	ldr	r2, [r5, #32]
 8008e8a:	1a9b      	subs	r3, r3, r2
 8008e8c:	2bf0      	cmp	r3, #240	; 0xf0
 8008e8e:	d816      	bhi.n	8008ebe <tcp_slowtmr+0x396>
      pcb = pcb->next;
 8008e90:	462c      	mov	r4, r5
 8008e92:	68ed      	ldr	r5, [r5, #12]
 8008e94:	e665      	b.n	8008b62 <tcp_slowtmr+0x3a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	429d      	cmp	r5, r3
 8008e9a:	d106      	bne.n	8008eaa <tcp_slowtmr+0x382>
 8008e9c:	4643      	mov	r3, r8
 8008e9e:	f240 42cb 	movw	r2, #1227	; 0x4cb
 8008ea2:	4910      	ldr	r1, [pc, #64]	; (8008ee4 <tcp_slowtmr+0x3bc>)
 8008ea4:	4648      	mov	r0, r9
 8008ea6:	f005 fe45 	bl	800eb34 <iprintf>
        prev->next = pcb->next;
 8008eaa:	68eb      	ldr	r3, [r5, #12]
 8008eac:	60e3      	str	r3, [r4, #12]
      pcb = pcb->next;
 8008eae:	f8d5 b00c 	ldr.w	fp, [r5, #12]
      memp_free(MEMP_TCP_PCB, pcb2);
 8008eb2:	4629      	mov	r1, r5
 8008eb4:	2001      	movs	r0, #1
 8008eb6:	f7ff f91f 	bl	80080f8 <memp_free>
      pcb = pcb->next;
 8008eba:	465d      	mov	r5, fp
 8008ebc:	e651      	b.n	8008b62 <tcp_slowtmr+0x3a>
      tcp_pcb_purge(pcb);
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	f7ff fe12 	bl	8008ae8 <tcp_pcb_purge>
      if (prev != NULL) {
 8008ec4:	2c00      	cmp	r4, #0
 8008ec6:	d1e6      	bne.n	8008e96 <tcp_slowtmr+0x36e>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	429d      	cmp	r5, r3
 8008ecc:	d006      	beq.n	8008edc <tcp_slowtmr+0x3b4>
 8008ece:	4643      	mov	r3, r8
 8008ed0:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8008ed4:	4904      	ldr	r1, [pc, #16]	; (8008ee8 <tcp_slowtmr+0x3c0>)
 8008ed6:	4648      	mov	r0, r9
 8008ed8:	f005 fe2c 	bl	800eb34 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8008edc:	68eb      	ldr	r3, [r5, #12]
 8008ede:	603b      	str	r3, [r7, #0]
 8008ee0:	e7e5      	b.n	8008eae <tcp_slowtmr+0x386>
 8008ee2:	bf00      	nop
 8008ee4:	08011ec7 	.word	0x08011ec7
 8008ee8:	08011eee 	.word	0x08011eee

08008eec <tcp_pcb_remove>:
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
  TCP_RMV(pcblist, pcb);
 8008eec:	6803      	ldr	r3, [r0, #0]
 8008eee:	428b      	cmp	r3, r1
{
 8008ef0:	b510      	push	{r4, lr}
 8008ef2:	460c      	mov	r4, r1
  TCP_RMV(pcblist, pcb);
 8008ef4:	d137      	bne.n	8008f66 <tcp_pcb_remove+0x7a>
 8008ef6:	68cb      	ldr	r3, [r1, #12]
 8008ef8:	6003      	str	r3, [r0, #0]
 8008efa:	2300      	movs	r3, #0
 8008efc:	60e3      	str	r3, [r4, #12]

  tcp_pcb_purge(pcb);
 8008efe:	4620      	mov	r0, r4
 8008f00:	f7ff fdf2 	bl	8008ae8 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 8008f04:	7d23      	ldrb	r3, [r4, #20]
 8008f06:	2b0a      	cmp	r3, #10
 8008f08:	d00a      	beq.n	8008f20 <tcp_pcb_remove+0x34>
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d008      	beq.n	8008f20 <tcp_pcb_remove+0x34>
     pcb->state != LISTEN &&
     pcb->flags & TF_ACK_DELAY) {
 8008f0e:	7ea3      	ldrb	r3, [r4, #26]
     pcb->state != LISTEN &&
 8008f10:	07da      	lsls	r2, r3, #31
 8008f12:	d505      	bpl.n	8008f20 <tcp_pcb_remove+0x34>
    pcb->flags |= TF_ACK_NOW;
 8008f14:	f043 0302 	orr.w	r3, r3, #2
 8008f18:	76a3      	strb	r3, [r4, #26]
    tcp_output(pcb);
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f001 ff1c 	bl	800ad58 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8008f20:	7d23      	ldrb	r3, [r4, #20]
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	d01a      	beq.n	8008f5c <tcp_pcb_remove+0x70>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8008f26:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8008f28:	b133      	cbz	r3, 8008f38 <tcp_pcb_remove+0x4c>
 8008f2a:	4b13      	ldr	r3, [pc, #76]	; (8008f78 <tcp_pcb_remove+0x8c>)
 8008f2c:	4913      	ldr	r1, [pc, #76]	; (8008f7c <tcp_pcb_remove+0x90>)
 8008f2e:	4814      	ldr	r0, [pc, #80]	; (8008f80 <tcp_pcb_remove+0x94>)
 8008f30:	f240 7253 	movw	r2, #1875	; 0x753
 8008f34:	f005 fdfe 	bl	800eb34 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8008f38:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008f3a:	b133      	cbz	r3, 8008f4a <tcp_pcb_remove+0x5e>
 8008f3c:	4b0e      	ldr	r3, [pc, #56]	; (8008f78 <tcp_pcb_remove+0x8c>)
 8008f3e:	4911      	ldr	r1, [pc, #68]	; (8008f84 <tcp_pcb_remove+0x98>)
 8008f40:	480f      	ldr	r0, [pc, #60]	; (8008f80 <tcp_pcb_remove+0x94>)
 8008f42:	f240 7254 	movw	r2, #1876	; 0x754
 8008f46:	f005 fdf5 	bl	800eb34 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8008f4a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008f4c:	b133      	cbz	r3, 8008f5c <tcp_pcb_remove+0x70>
 8008f4e:	4b0a      	ldr	r3, [pc, #40]	; (8008f78 <tcp_pcb_remove+0x8c>)
 8008f50:	490d      	ldr	r1, [pc, #52]	; (8008f88 <tcp_pcb_remove+0x9c>)
 8008f52:	480b      	ldr	r0, [pc, #44]	; (8008f80 <tcp_pcb_remove+0x94>)
 8008f54:	f240 7256 	movw	r2, #1878	; 0x756
 8008f58:	f005 fdec 	bl	800eb34 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	7523      	strb	r3, [r4, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8008f60:	82e3      	strh	r3, [r4, #22]
 8008f62:	bd10      	pop	{r4, pc}
 8008f64:	4613      	mov	r3, r2
  TCP_RMV(pcblist, pcb);
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d0c7      	beq.n	8008efa <tcp_pcb_remove+0xe>
 8008f6a:	68da      	ldr	r2, [r3, #12]
 8008f6c:	4294      	cmp	r4, r2
 8008f6e:	d1f9      	bne.n	8008f64 <tcp_pcb_remove+0x78>
 8008f70:	68e2      	ldr	r2, [r4, #12]
 8008f72:	60da      	str	r2, [r3, #12]
 8008f74:	e7c1      	b.n	8008efa <tcp_pcb_remove+0xe>
 8008f76:	bf00      	nop
 8008f78:	08011cd2 	.word	0x08011cd2
 8008f7c:	08011d2c 	.word	0x08011d2c
 8008f80:	0801127a 	.word	0x0801127a
 8008f84:	08011d44 	.word	0x08011d44
 8008f88:	08011d5d 	.word	0x08011d5d

08008f8c <tcp_close_shutdown>:
{
 8008f8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f8e:	7d03      	ldrb	r3, [r0, #20]
 8008f90:	4604      	mov	r4, r0
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8008f92:	2900      	cmp	r1, #0
 8008f94:	d049      	beq.n	800902a <tcp_close_shutdown+0x9e>
 8008f96:	2b04      	cmp	r3, #4
 8008f98:	d001      	beq.n	8008f9e <tcp_close_shutdown+0x12>
 8008f9a:	2b07      	cmp	r3, #7
 8008f9c:	d145      	bne.n	800902a <tcp_close_shutdown+0x9e>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8008f9e:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8008fa0:	b91a      	cbnz	r2, 8008faa <tcp_close_shutdown+0x1e>
 8008fa2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8008fa4:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 8008fa8:	d03f      	beq.n	800902a <tcp_close_shutdown+0x9e>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8008faa:	7ea3      	ldrb	r3, [r4, #26]
 8008fac:	06db      	lsls	r3, r3, #27
 8008fae:	d406      	bmi.n	8008fbe <tcp_close_shutdown+0x32>
 8008fb0:	4b3f      	ldr	r3, [pc, #252]	; (80090b0 <tcp_close_shutdown+0x124>)
 8008fb2:	4940      	ldr	r1, [pc, #256]	; (80090b4 <tcp_close_shutdown+0x128>)
 8008fb4:	4840      	ldr	r0, [pc, #256]	; (80090b8 <tcp_close_shutdown+0x12c>)
 8008fb6:	f240 120f 	movw	r2, #271	; 0x10f
 8008fba:	f005 fdbb 	bl	800eb34 <iprintf>
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8008fbe:	8b23      	ldrh	r3, [r4, #24]
 8008fc0:	9301      	str	r3, [sp, #4]
 8008fc2:	8ae3      	ldrh	r3, [r4, #22]
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	4622      	mov	r2, r4
 8008fc8:	1d23      	adds	r3, r4, #4
 8008fca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008fcc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008fce:	f002 f841 	bl	800b054 <tcp_rst>
      tcp_pcb_purge(pcb);
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	f7ff fd88 	bl	8008ae8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8008fd8:	4a38      	ldr	r2, [pc, #224]	; (80090bc <tcp_close_shutdown+0x130>)
 8008fda:	6813      	ldr	r3, [r2, #0]
 8008fdc:	429c      	cmp	r4, r3
 8008fde:	d115      	bne.n	800900c <tcp_close_shutdown+0x80>
 8008fe0:	68e3      	ldr	r3, [r4, #12]
 8008fe2:	6013      	str	r3, [r2, #0]
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	60e3      	str	r3, [r4, #12]
 8008fe8:	4b35      	ldr	r3, [pc, #212]	; (80090c0 <tcp_close_shutdown+0x134>)
 8008fea:	2201      	movs	r2, #1
 8008fec:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 8008fee:	7d23      	ldrb	r3, [r4, #20]
 8008ff0:	2b04      	cmp	r3, #4
 8008ff2:	d113      	bne.n	800901c <tcp_close_shutdown+0x90>
        pcb->state = TIME_WAIT;
 8008ff4:	230a      	movs	r3, #10
 8008ff6:	7523      	strb	r3, [r4, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8008ff8:	4b32      	ldr	r3, [pc, #200]	; (80090c4 <tcp_close_shutdown+0x138>)
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	60e2      	str	r2, [r4, #12]
 8008ffe:	601c      	str	r4, [r3, #0]
 8009000:	f002 f9ca 	bl	800b398 <tcp_timer_needed>
}
 8009004:	2000      	movs	r0, #0
 8009006:	b003      	add	sp, #12
 8009008:	bd30      	pop	{r4, r5, pc}
 800900a:	4613      	mov	r3, r2
      TCP_RMV_ACTIVE(pcb);
 800900c:	2b00      	cmp	r3, #0
 800900e:	d0e9      	beq.n	8008fe4 <tcp_close_shutdown+0x58>
 8009010:	68da      	ldr	r2, [r3, #12]
 8009012:	4294      	cmp	r4, r2
 8009014:	d1f9      	bne.n	800900a <tcp_close_shutdown+0x7e>
 8009016:	68e2      	ldr	r2, [r4, #12]
 8009018:	60da      	str	r2, [r3, #12]
 800901a:	e7e3      	b.n	8008fe4 <tcp_close_shutdown+0x58>
        if (tcp_input_pcb == pcb) {
 800901c:	4b2a      	ldr	r3, [pc, #168]	; (80090c8 <tcp_close_shutdown+0x13c>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	429c      	cmp	r4, r3
 8009022:	d117      	bne.n	8009054 <tcp_close_shutdown+0xc8>
          tcp_trigger_input_pcb_close();
 8009024:	f001 fcfc 	bl	800aa20 <tcp_trigger_input_pcb_close>
 8009028:	e7ec      	b.n	8009004 <tcp_close_shutdown+0x78>
  switch (pcb->state) {
 800902a:	2b01      	cmp	r3, #1
 800902c:	d020      	beq.n	8009070 <tcp_close_shutdown+0xe4>
 800902e:	d307      	bcc.n	8009040 <tcp_close_shutdown+0xb4>
 8009030:	2b02      	cmp	r3, #2
 8009032:	d033      	beq.n	800909c <tcp_close_shutdown+0x110>
    return tcp_close_shutdown_fin(pcb);
 8009034:	4620      	mov	r0, r4
}
 8009036:	b003      	add	sp, #12
 8009038:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    return tcp_close_shutdown_fin(pcb);
 800903c:	f7ff bc8c 	b.w	8008958 <tcp_close_shutdown_fin>
    if (pcb->local_port != 0) {
 8009040:	8ae3      	ldrh	r3, [r4, #22]
 8009042:	b13b      	cbz	r3, 8009054 <tcp_close_shutdown+0xc8>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8009044:	4a21      	ldr	r2, [pc, #132]	; (80090cc <tcp_close_shutdown+0x140>)
 8009046:	6813      	ldr	r3, [r2, #0]
 8009048:	429c      	cmp	r4, r3
 800904a:	d109      	bne.n	8009060 <tcp_close_shutdown+0xd4>
 800904c:	68e3      	ldr	r3, [r4, #12]
 800904e:	6013      	str	r3, [r2, #0]
 8009050:	2300      	movs	r3, #0
 8009052:	60e3      	str	r3, [r4, #12]
          memp_free(MEMP_TCP_PCB, pcb);
 8009054:	4621      	mov	r1, r4
 8009056:	2001      	movs	r0, #1
    memp_free(MEMP_TCP_PCB, pcb);
 8009058:	f7ff f84e 	bl	80080f8 <memp_free>
    break;
 800905c:	e7d2      	b.n	8009004 <tcp_close_shutdown+0x78>
 800905e:	4613      	mov	r3, r2
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8009060:	2b00      	cmp	r3, #0
 8009062:	d0f5      	beq.n	8009050 <tcp_close_shutdown+0xc4>
 8009064:	68da      	ldr	r2, [r3, #12]
 8009066:	4294      	cmp	r4, r2
 8009068:	d1f9      	bne.n	800905e <tcp_close_shutdown+0xd2>
 800906a:	68e2      	ldr	r2, [r4, #12]
 800906c:	60da      	str	r2, [r3, #12]
 800906e:	e7ef      	b.n	8009050 <tcp_close_shutdown+0xc4>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 8009070:	4917      	ldr	r1, [pc, #92]	; (80090d0 <tcp_close_shutdown+0x144>)
         pcb->listener = NULL;
 8009072:	2000      	movs	r0, #0
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 8009074:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8009078:	6812      	ldr	r2, [r2, #0]
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800907a:	b94a      	cbnz	r2, 8009090 <tcp_close_shutdown+0x104>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800907c:	3301      	adds	r3, #1
 800907e:	2b04      	cmp	r3, #4
 8009080:	d1f8      	bne.n	8009074 <tcp_close_shutdown+0xe8>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8009082:	4621      	mov	r1, r4
 8009084:	4813      	ldr	r0, [pc, #76]	; (80090d4 <tcp_close_shutdown+0x148>)
 8009086:	f7ff ff31 	bl	8008eec <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800908a:	4621      	mov	r1, r4
 800908c:	2002      	movs	r0, #2
 800908e:	e7e3      	b.n	8009058 <tcp_close_shutdown+0xcc>
      if (pcb->listener == lpcb) {
 8009090:	6f95      	ldr	r5, [r2, #120]	; 0x78
 8009092:	42ac      	cmp	r4, r5
         pcb->listener = NULL;
 8009094:	bf08      	it	eq
 8009096:	6790      	streq	r0, [r2, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8009098:	68d2      	ldr	r2, [r2, #12]
 800909a:	e7ee      	b.n	800907a <tcp_close_shutdown+0xee>
    TCP_PCB_REMOVE_ACTIVE(pcb);
 800909c:	4621      	mov	r1, r4
 800909e:	4807      	ldr	r0, [pc, #28]	; (80090bc <tcp_close_shutdown+0x130>)
 80090a0:	f7ff ff24 	bl	8008eec <tcp_pcb_remove>
 80090a4:	4b06      	ldr	r3, [pc, #24]	; (80090c0 <tcp_close_shutdown+0x134>)
 80090a6:	2001      	movs	r0, #1
 80090a8:	7018      	strb	r0, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 80090aa:	4621      	mov	r1, r4
 80090ac:	e7d4      	b.n	8009058 <tcp_close_shutdown+0xcc>
 80090ae:	bf00      	nop
 80090b0:	08011cd2 	.word	0x08011cd2
 80090b4:	08011cb9 	.word	0x08011cb9
 80090b8:	0801127a 	.word	0x0801127a
 80090bc:	20003af4 	.word	0x20003af4
 80090c0:	20003af0 	.word	0x20003af0
 80090c4:	20003b04 	.word	0x20003b04
 80090c8:	20003b08 	.word	0x20003b08
 80090cc:	20003b00 	.word	0x20003b00
 80090d0:	08011d1c 	.word	0x08011d1c
 80090d4:	20003afc 	.word	0x20003afc

080090d8 <tcp_close>:
  if (pcb->state != LISTEN) {
 80090d8:	7d03      	ldrb	r3, [r0, #20]
 80090da:	2b01      	cmp	r3, #1
    pcb->flags |= TF_RXCLOSED;
 80090dc:	bf1e      	ittt	ne
 80090de:	7e83      	ldrbne	r3, [r0, #26]
 80090e0:	f043 0310 	orrne.w	r3, r3, #16
 80090e4:	7683      	strbne	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 80090e6:	2101      	movs	r1, #1
 80090e8:	f7ff bf50 	b.w	8008f8c <tcp_close_shutdown>

080090ec <tcp_recv_null>:
{
 80090ec:	b510      	push	{r4, lr}
 80090ee:	4608      	mov	r0, r1
  if (p != NULL) {
 80090f0:	4614      	mov	r4, r2
 80090f2:	b13a      	cbz	r2, 8009104 <tcp_recv_null+0x18>
    tcp_recved(pcb, p->tot_len);
 80090f4:	8911      	ldrh	r1, [r2, #8]
 80090f6:	f7ff fc8d 	bl	8008a14 <tcp_recved>
    pbuf_free(p);
 80090fa:	4620      	mov	r0, r4
 80090fc:	f7ff f94a 	bl	8008394 <pbuf_free>
}
 8009100:	2000      	movs	r0, #0
 8009102:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 8009104:	2b00      	cmp	r3, #0
 8009106:	d1fb      	bne.n	8009100 <tcp_recv_null+0x14>
}
 8009108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 800910c:	f7ff bfe4 	b.w	80090d8 <tcp_close>

08009110 <tcp_process_refused_data>:
{
 8009110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    u8_t refused_flags = pcb->refused_data->flags;
 8009112:	6f46      	ldr	r6, [r0, #116]	; 0x74
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8009114:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
    u8_t refused_flags = pcb->refused_data->flags;
 8009118:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 800911a:	2300      	movs	r3, #0
{
 800911c:	4604      	mov	r4, r0
    pcb->refused_data = NULL;
 800911e:	6743      	str	r3, [r0, #116]	; 0x74
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8009120:	b1dd      	cbz	r5, 800915a <tcp_process_refused_data+0x4a>
 8009122:	4601      	mov	r1, r0
 8009124:	4632      	mov	r2, r6
 8009126:	6900      	ldr	r0, [r0, #16]
 8009128:	47a8      	blx	r5
 800912a:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 800912c:	b9e0      	cbnz	r0, 8009168 <tcp_process_refused_data+0x58>
      if (refused_flags & PBUF_FLAG_TCP_FIN
 800912e:	06bb      	lsls	r3, r7, #26
 8009130:	d511      	bpl.n	8009156 <tcp_process_refused_data+0x46>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8009132:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 8009134:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8009138:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
          pcb->rcv_wnd++;
 800913c:	bf1c      	itt	ne
 800913e:	3301      	addne	r3, #1
 8009140:	8523      	strhne	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 8009142:	b146      	cbz	r6, 8009156 <tcp_process_refused_data+0x46>
 8009144:	2300      	movs	r3, #0
 8009146:	461a      	mov	r2, r3
 8009148:	4621      	mov	r1, r4
 800914a:	6920      	ldr	r0, [r4, #16]
 800914c:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 800914e:	300d      	adds	r0, #13
 8009150:	d101      	bne.n	8009156 <tcp_process_refused_data+0x46>
          return ERR_ABRT;
 8009152:	f06f 050c 	mvn.w	r5, #12
}
 8009156:	4628      	mov	r0, r5
 8009158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800915a:	4601      	mov	r1, r0
 800915c:	462b      	mov	r3, r5
 800915e:	4632      	mov	r2, r6
 8009160:	4628      	mov	r0, r5
 8009162:	f7ff ffc3 	bl	80090ec <tcp_recv_null>
 8009166:	e7e0      	b.n	800912a <tcp_process_refused_data+0x1a>
    } else if (err == ERR_ABRT) {
 8009168:	f110 050d 	adds.w	r5, r0, #13
 800916c:	d0f1      	beq.n	8009152 <tcp_process_refused_data+0x42>
      pcb->refused_data = refused_data;
 800916e:	6766      	str	r6, [r4, #116]	; 0x74
      return ERR_INPROGRESS;
 8009170:	f06f 0504 	mvn.w	r5, #4
 8009174:	e7ef      	b.n	8009156 <tcp_process_refused_data+0x46>
	...

08009178 <tcp_fasttmr>:
{
 8009178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 800917c:	4d1b      	ldr	r5, [pc, #108]	; (80091ec <tcp_fasttmr+0x74>)
  pcb = tcp_active_pcbs;
 800917e:	4f1c      	ldr	r7, [pc, #112]	; (80091f0 <tcp_fasttmr+0x78>)
  ++tcp_timer_ctr;
 8009180:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 8009182:	4e1c      	ldr	r6, [pc, #112]	; (80091f4 <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 8009184:	3301      	adds	r3, #1
 8009186:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 8009188:	683c      	ldr	r4, [r7, #0]
        tcp_active_pcbs_changed = 0;
 800918a:	f04f 0800 	mov.w	r8, #0
  while (pcb != NULL) {
 800918e:	b90c      	cbnz	r4, 8009194 <tcp_fasttmr+0x1c>
}
 8009190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (pcb->last_timer != tcp_timer_ctr) {
 8009194:	782b      	ldrb	r3, [r5, #0]
 8009196:	7f62      	ldrb	r2, [r4, #29]
 8009198:	429a      	cmp	r2, r3
 800919a:	d024      	beq.n	80091e6 <tcp_fasttmr+0x6e>
      pcb->last_timer = tcp_timer_ctr;
 800919c:	7763      	strb	r3, [r4, #29]
      if (pcb->flags & TF_ACK_DELAY) {
 800919e:	7ea3      	ldrb	r3, [r4, #26]
 80091a0:	07d9      	lsls	r1, r3, #31
 80091a2:	d509      	bpl.n	80091b8 <tcp_fasttmr+0x40>
        tcp_ack_now(pcb);
 80091a4:	f043 0302 	orr.w	r3, r3, #2
 80091a8:	76a3      	strb	r3, [r4, #26]
        tcp_output(pcb);
 80091aa:	4620      	mov	r0, r4
 80091ac:	f001 fdd4 	bl	800ad58 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 80091b0:	7ea3      	ldrb	r3, [r4, #26]
 80091b2:	f023 0303 	bic.w	r3, r3, #3
 80091b6:	76a3      	strb	r3, [r4, #26]
      if (pcb->flags & TF_CLOSEPEND) {
 80091b8:	7ea3      	ldrb	r3, [r4, #26]
 80091ba:	071a      	lsls	r2, r3, #28
 80091bc:	d505      	bpl.n	80091ca <tcp_fasttmr+0x52>
        pcb->flags &= ~(TF_CLOSEPEND);
 80091be:	f023 0308 	bic.w	r3, r3, #8
 80091c2:	76a3      	strb	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 80091c4:	4620      	mov	r0, r4
 80091c6:	f7ff fbc7 	bl	8008958 <tcp_close_shutdown_fin>
      if (pcb->refused_data != NULL) {
 80091ca:	6f63      	ldr	r3, [r4, #116]	; 0x74
      next = pcb->next;
 80091cc:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 80091d0:	b13b      	cbz	r3, 80091e2 <tcp_fasttmr+0x6a>
        tcp_process_refused_data(pcb);
 80091d2:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 80091d4:	f886 8000 	strb.w	r8, [r6]
        tcp_process_refused_data(pcb);
 80091d8:	f7ff ff9a 	bl	8009110 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80091dc:	7833      	ldrb	r3, [r6, #0]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d1d2      	bne.n	8009188 <tcp_fasttmr+0x10>
{
 80091e2:	464c      	mov	r4, r9
 80091e4:	e7d3      	b.n	800918e <tcp_fasttmr+0x16>
      pcb = pcb->next;
 80091e6:	f8d4 900c 	ldr.w	r9, [r4, #12]
 80091ea:	e7fa      	b.n	80091e2 <tcp_fasttmr+0x6a>
 80091ec:	20000562 	.word	0x20000562
 80091f0:	20003af4 	.word	0x20003af4
 80091f4:	20003af0 	.word	0x20003af0

080091f8 <tcp_tmr>:
{
 80091f8:	b508      	push	{r3, lr}
  tcp_fasttmr();
 80091fa:	f7ff ffbd 	bl	8009178 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 80091fe:	4a06      	ldr	r2, [pc, #24]	; (8009218 <tcp_tmr+0x20>)
 8009200:	7813      	ldrb	r3, [r2, #0]
 8009202:	3301      	adds	r3, #1
 8009204:	b2db      	uxtb	r3, r3
 8009206:	7013      	strb	r3, [r2, #0]
 8009208:	07db      	lsls	r3, r3, #31
 800920a:	d503      	bpl.n	8009214 <tcp_tmr+0x1c>
}
 800920c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 8009210:	f7ff bc8a 	b.w	8008b28 <tcp_slowtmr>
 8009214:	bd08      	pop	{r3, pc}
 8009216:	bf00      	nop
 8009218:	20000561 	.word	0x20000561

0800921c <tcp_abandon>:
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800921c:	7d03      	ldrb	r3, [r0, #20]
 800921e:	2b01      	cmp	r3, #1
{
 8009220:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8009224:	4604      	mov	r4, r0
 8009226:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8009228:	d106      	bne.n	8009238 <tcp_abandon+0x1c>
 800922a:	4b30      	ldr	r3, [pc, #192]	; (80092ec <tcp_abandon+0xd0>)
 800922c:	4930      	ldr	r1, [pc, #192]	; (80092f0 <tcp_abandon+0xd4>)
 800922e:	4831      	ldr	r0, [pc, #196]	; (80092f4 <tcp_abandon+0xd8>)
 8009230:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8009234:	f005 fc7e 	bl	800eb34 <iprintf>
  if (pcb->state == TIME_WAIT) {
 8009238:	7d23      	ldrb	r3, [r4, #20]
 800923a:	2b0a      	cmp	r3, #10
 800923c:	d10a      	bne.n	8009254 <tcp_abandon+0x38>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800923e:	4621      	mov	r1, r4
 8009240:	482d      	ldr	r0, [pc, #180]	; (80092f8 <tcp_abandon+0xdc>)
 8009242:	f7ff fe53 	bl	8008eec <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 8009246:	4621      	mov	r1, r4
 8009248:	2001      	movs	r0, #1
}
 800924a:	b002      	add	sp, #8
 800924c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    memp_free(MEMP_TCP_PCB, pcb);
 8009250:	f7fe bf52 	b.w	80080f8 <memp_free>
    seqno = pcb->snd_nxt;
 8009254:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
    ackno = pcb->rcv_nxt;
 8009258:	f8d4 a024 	ldr.w	sl, [r4, #36]	; 0x24
    errf = pcb->errf;
 800925c:	f8d4 708c 	ldr.w	r7, [r4, #140]	; 0x8c
    errf_arg = pcb->callback_arg;
 8009260:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8009264:	8ae5      	ldrh	r5, [r4, #22]
    if (pcb->state == CLOSED) {
 8009266:	b99b      	cbnz	r3, 8009290 <tcp_abandon+0x74>
      if (pcb->local_port != 0) {
 8009268:	b13d      	cbz	r5, 800927a <tcp_abandon+0x5e>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800926a:	4a24      	ldr	r2, [pc, #144]	; (80092fc <tcp_abandon+0xe0>)
 800926c:	6813      	ldr	r3, [r2, #0]
 800926e:	429c      	cmp	r4, r3
 8009270:	d106      	bne.n	8009280 <tcp_abandon+0x64>
 8009272:	68e3      	ldr	r3, [r4, #12]
 8009274:	6013      	str	r3, [r2, #0]
 8009276:	2500      	movs	r5, #0
 8009278:	60e5      	str	r5, [r4, #12]
    int send_rst = 0;
 800927a:	462e      	mov	r6, r5
 800927c:	e00f      	b.n	800929e <tcp_abandon+0x82>
 800927e:	4613      	mov	r3, r2
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8009280:	2b00      	cmp	r3, #0
 8009282:	d0f8      	beq.n	8009276 <tcp_abandon+0x5a>
 8009284:	68da      	ldr	r2, [r3, #12]
 8009286:	4294      	cmp	r4, r2
 8009288:	d1f9      	bne.n	800927e <tcp_abandon+0x62>
 800928a:	68e2      	ldr	r2, [r4, #12]
 800928c:	60da      	str	r2, [r3, #12]
 800928e:	e7f2      	b.n	8009276 <tcp_abandon+0x5a>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8009290:	4621      	mov	r1, r4
 8009292:	481b      	ldr	r0, [pc, #108]	; (8009300 <tcp_abandon+0xe4>)
 8009294:	f7ff fe2a 	bl	8008eec <tcp_pcb_remove>
 8009298:	4b1a      	ldr	r3, [pc, #104]	; (8009304 <tcp_abandon+0xe8>)
 800929a:	2201      	movs	r2, #1
 800929c:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 800929e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80092a0:	b108      	cbz	r0, 80092a6 <tcp_abandon+0x8a>
      tcp_segs_free(pcb->unacked);
 80092a2:	f7ff fc03 	bl	8008aac <tcp_segs_free>
    if (pcb->unsent != NULL) {
 80092a6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80092a8:	b108      	cbz	r0, 80092ae <tcp_abandon+0x92>
      tcp_segs_free(pcb->unsent);
 80092aa:	f7ff fbff 	bl	8008aac <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 80092ae:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80092b0:	b108      	cbz	r0, 80092b6 <tcp_abandon+0x9a>
      tcp_segs_free(pcb->ooseq);
 80092b2:	f7ff fbfb 	bl	8008aac <tcp_segs_free>
    if (send_rst) {
 80092b6:	b146      	cbz	r6, 80092ca <tcp_abandon+0xae>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80092b8:	8b23      	ldrh	r3, [r4, #24]
 80092ba:	9301      	str	r3, [sp, #4]
 80092bc:	9500      	str	r5, [sp, #0]
 80092be:	1d23      	adds	r3, r4, #4
 80092c0:	4622      	mov	r2, r4
 80092c2:	4651      	mov	r1, sl
 80092c4:	4648      	mov	r0, r9
 80092c6:	f001 fec5 	bl	800b054 <tcp_rst>
    memp_free(MEMP_TCP_PCB, pcb);
 80092ca:	4621      	mov	r1, r4
 80092cc:	2001      	movs	r0, #1
 80092ce:	f7fe ff13 	bl	80080f8 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80092d2:	b13f      	cbz	r7, 80092e4 <tcp_abandon+0xc8>
 80092d4:	f06f 010c 	mvn.w	r1, #12
 80092d8:	4640      	mov	r0, r8
 80092da:	463b      	mov	r3, r7
}
 80092dc:	b002      	add	sp, #8
 80092de:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80092e2:	4718      	bx	r3
}
 80092e4:	b002      	add	sp, #8
 80092e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ea:	bf00      	nop
 80092ec:	08011cd2 	.word	0x08011cd2
 80092f0:	08011c7b 	.word	0x08011c7b
 80092f4:	0801127a 	.word	0x0801127a
 80092f8:	20003b04 	.word	0x20003b04
 80092fc:	20003b00 	.word	0x20003b00
 8009300:	20003af4 	.word	0x20003af4
 8009304:	20003af0 	.word	0x20003af0

08009308 <tcp_abort>:
  tcp_abandon(pcb, 1);
 8009308:	2101      	movs	r1, #1
 800930a:	f7ff bf87 	b.w	800921c <tcp_abandon>

0800930e <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 800930e:	b538      	push	{r3, r4, r5, lr}
 8009310:	4605      	mov	r5, r0
  struct tcp_pcb *pcb;
  pcb = pcb_list;
  while (pcb != NULL) {
 8009312:	b901      	cbnz	r1, 8009316 <tcp_netif_ip_addr_changed_pcblist+0x8>
      pcb = next;
    } else {
      pcb = pcb->next;
    }
  }
}
 8009314:	bd38      	pop	{r3, r4, r5, pc}
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8009316:	680a      	ldr	r2, [r1, #0]
 8009318:	682b      	ldr	r3, [r5, #0]
 800931a:	68cc      	ldr	r4, [r1, #12]
 800931c:	429a      	cmp	r2, r3
 800931e:	d102      	bne.n	8009326 <tcp_netif_ip_addr_changed_pcblist+0x18>
      tcp_abort(pcb);
 8009320:	4608      	mov	r0, r1
 8009322:	f7ff fff1 	bl	8009308 <tcp_abort>
      pcb = pcb->next;
 8009326:	4621      	mov	r1, r4
 8009328:	e7f3      	b.n	8009312 <tcp_netif_ip_addr_changed_pcblist+0x4>
	...

0800932c <tcp_kill_state>:
{
 800932c:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800932e:	f1a0 0308 	sub.w	r3, r0, #8
 8009332:	2b01      	cmp	r3, #1
{
 8009334:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8009336:	d906      	bls.n	8009346 <tcp_kill_state+0x1a>
 8009338:	4b0f      	ldr	r3, [pc, #60]	; (8009378 <tcp_kill_state+0x4c>)
 800933a:	4910      	ldr	r1, [pc, #64]	; (800937c <tcp_kill_state+0x50>)
 800933c:	4810      	ldr	r0, [pc, #64]	; (8009380 <tcp_kill_state+0x54>)
 800933e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009342:	f005 fbf7 	bl	800eb34 <iprintf>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8009346:	4b0f      	ldr	r3, [pc, #60]	; (8009384 <tcp_kill_state+0x58>)
 8009348:	6819      	ldr	r1, [r3, #0]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800934a:	4b0f      	ldr	r3, [pc, #60]	; (8009388 <tcp_kill_state+0x5c>)
  inactivity = 0;
 800934c:	2200      	movs	r2, #0
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800934e:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 8009350:	4610      	mov	r0, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8009352:	b921      	cbnz	r1, 800935e <tcp_kill_state+0x32>
  if (inactive != NULL) {
 8009354:	b170      	cbz	r0, 8009374 <tcp_kill_state+0x48>
}
 8009356:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    tcp_abandon(inactive, 0);
 800935a:	f7ff bf5f 	b.w	800921c <tcp_abandon>
    if (pcb->state == state) {
 800935e:	7d0b      	ldrb	r3, [r1, #20]
 8009360:	42a3      	cmp	r3, r4
 8009362:	d105      	bne.n	8009370 <tcp_kill_state+0x44>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8009364:	6a0b      	ldr	r3, [r1, #32]
 8009366:	1aeb      	subs	r3, r5, r3
 8009368:	429a      	cmp	r2, r3
 800936a:	bf9c      	itt	ls
 800936c:	461a      	movls	r2, r3
 800936e:	4608      	movls	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8009370:	68c9      	ldr	r1, [r1, #12]
 8009372:	e7ee      	b.n	8009352 <tcp_kill_state+0x26>
 8009374:	bd38      	pop	{r3, r4, r5, pc}
 8009376:	bf00      	nop
 8009378:	08011cd2 	.word	0x08011cd2
 800937c:	08011d0d 	.word	0x08011d0d
 8009380:	0801127a 	.word	0x0801127a
 8009384:	20003af4 	.word	0x20003af4
 8009388:	20003af8 	.word	0x20003af8

0800938c <tcp_alloc>:
{
 800938c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800938e:	4606      	mov	r6, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8009390:	2001      	movs	r0, #1
 8009392:	f7fe fe95 	bl	80080c0 <memp_malloc>
 8009396:	4d3b      	ldr	r5, [pc, #236]	; (8009484 <tcp_alloc+0xf8>)
  if (pcb == NULL) {
 8009398:	4604      	mov	r4, r0
 800939a:	bb90      	cbnz	r0, 8009402 <tcp_alloc+0x76>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800939c:	4b3a      	ldr	r3, [pc, #232]	; (8009488 <tcp_alloc+0xfc>)
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800939e:	6828      	ldr	r0, [r5, #0]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80093a0:	681b      	ldr	r3, [r3, #0]
  inactivity = 0;
 80093a2:	4621      	mov	r1, r4
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d158      	bne.n	800945a <tcp_alloc+0xce>
  if (inactive != NULL) {
 80093a8:	b114      	cbz	r4, 80093b0 <tcp_alloc+0x24>
    tcp_abort(inactive);
 80093aa:	4620      	mov	r0, r4
 80093ac:	f7ff ffac 	bl	8009308 <tcp_abort>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80093b0:	2001      	movs	r0, #1
 80093b2:	f7fe fe85 	bl	80080c0 <memp_malloc>
    if (pcb == NULL) {
 80093b6:	4604      	mov	r4, r0
 80093b8:	bb18      	cbnz	r0, 8009402 <tcp_alloc+0x76>
      tcp_kill_state(LAST_ACK);
 80093ba:	2009      	movs	r0, #9
 80093bc:	f7ff ffb6 	bl	800932c <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80093c0:	2001      	movs	r0, #1
 80093c2:	f7fe fe7d 	bl	80080c0 <memp_malloc>
      if (pcb == NULL) {
 80093c6:	4604      	mov	r4, r0
 80093c8:	b9d8      	cbnz	r0, 8009402 <tcp_alloc+0x76>
        tcp_kill_state(CLOSING);
 80093ca:	2008      	movs	r0, #8
 80093cc:	f7ff ffae 	bl	800932c <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80093d0:	2001      	movs	r0, #1
 80093d2:	f7fe fe75 	bl	80080c0 <memp_malloc>
        if (pcb == NULL) {
 80093d6:	4604      	mov	r4, r0
 80093d8:	b998      	cbnz	r0, 8009402 <tcp_alloc+0x76>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80093da:	4b2c      	ldr	r3, [pc, #176]	; (800948c <tcp_alloc+0x100>)
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80093dc:	f8d5 e000 	ldr.w	lr, [r5]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80093e0:	681b      	ldr	r3, [r3, #0]
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80093e2:	f016 0f80 	tst.w	r6, #128	; 0x80
 80093e6:	bf0c      	ite	eq
 80093e8:	4631      	moveq	r1, r6
 80093ea:	217f      	movne	r1, #127	; 0x7f
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d13c      	bne.n	800946a <tcp_alloc+0xde>
  if (inactive != NULL) {
 80093f0:	b114      	cbz	r4, 80093f8 <tcp_alloc+0x6c>
    tcp_abort(inactive);
 80093f2:	4620      	mov	r0, r4
 80093f4:	f7ff ff88 	bl	8009308 <tcp_abort>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80093f8:	2001      	movs	r0, #1
 80093fa:	f7fe fe61 	bl	80080c0 <memp_malloc>
  if (pcb != NULL) {
 80093fe:	4604      	mov	r4, r0
 8009400:	b348      	cbz	r0, 8009456 <tcp_alloc+0xca>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8009402:	2298      	movs	r2, #152	; 0x98
 8009404:	2100      	movs	r1, #0
 8009406:	4620      	mov	r0, r4
 8009408:	f004 ff20 	bl	800e24c <memset>
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800940c:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8009410:	8562      	strh	r2, [r4, #42]	; 0x2a
 8009412:	8522      	strh	r2, [r4, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8009414:	22ff      	movs	r2, #255	; 0xff
 8009416:	72a2      	strb	r2, [r4, #10]
    pcb->mss = INITIAL_MSS;
 8009418:	f44f 7206 	mov.w	r2, #536	; 0x218
 800941c:	8662      	strh	r2, [r4, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800941e:	2206      	movs	r2, #6
 8009420:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8009424:	87e2      	strh	r2, [r4, #62]	; 0x3e
    pcb->rtime = -1;
 8009426:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800942a:	8622      	strh	r2, [r4, #48]	; 0x30
    pcb->cwnd = 1;
 800942c:	2201      	movs	r2, #1
 800942e:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8009432:	682a      	ldr	r2, [r5, #0]
 8009434:	6222      	str	r2, [r4, #32]
    pcb->snd_buf = TCP_SND_BUF;
 8009436:	f44f 6386 	mov.w	r3, #1072	; 0x430
    pcb->last_timer = tcp_timer_ctr;
 800943a:	4a15      	ldr	r2, [pc, #84]	; (8009490 <tcp_alloc+0x104>)
    pcb->snd_buf = TCP_SND_BUF;
 800943c:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
    pcb->ssthresh = TCP_SND_BUF;
 8009440:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
    pcb->recv = tcp_recv_null;
 8009444:	4b13      	ldr	r3, [pc, #76]	; (8009494 <tcp_alloc+0x108>)
    pcb->last_timer = tcp_timer_ctr;
 8009446:	7812      	ldrb	r2, [r2, #0]
    pcb->recv = tcp_recv_null;
 8009448:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800944c:	4b12      	ldr	r3, [pc, #72]	; (8009498 <tcp_alloc+0x10c>)
    pcb->prio = prio;
 800944e:	7566      	strb	r6, [r4, #21]
    pcb->last_timer = tcp_timer_ctr;
 8009450:	7762      	strb	r2, [r4, #29]
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8009452:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
}
 8009456:	4620      	mov	r0, r4
 8009458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800945a:	6a1a      	ldr	r2, [r3, #32]
 800945c:	1a82      	subs	r2, r0, r2
 800945e:	428a      	cmp	r2, r1
 8009460:	bf24      	itt	cs
 8009462:	461c      	movcs	r4, r3
 8009464:	4611      	movcs	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8009466:	68db      	ldr	r3, [r3, #12]
 8009468:	e79c      	b.n	80093a4 <tcp_alloc+0x18>
    if (pcb->prio <= mprio &&
 800946a:	7d5f      	ldrb	r7, [r3, #21]
 800946c:	428f      	cmp	r7, r1
 800946e:	d807      	bhi.n	8009480 <tcp_alloc+0xf4>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8009470:	6a1a      	ldr	r2, [r3, #32]
 8009472:	ebae 0202 	sub.w	r2, lr, r2
    if (pcb->prio <= mprio &&
 8009476:	4282      	cmp	r2, r0
 8009478:	bf22      	ittt	cs
 800947a:	4639      	movcs	r1, r7
 800947c:	4610      	movcs	r0, r2
 800947e:	461c      	movcs	r4, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	e7b3      	b.n	80093ec <tcp_alloc+0x60>
 8009484:	20003af8 	.word	0x20003af8
 8009488:	20003b04 	.word	0x20003b04
 800948c:	20003af4 	.word	0x20003af4
 8009490:	20000562 	.word	0x20000562
 8009494:	080090ed 	.word	0x080090ed
 8009498:	006ddd00 	.word	0x006ddd00

0800949c <tcp_next_iss>:
  iss += tcp_ticks;       /* XXX */
 800949c:	4b03      	ldr	r3, [pc, #12]	; (80094ac <tcp_next_iss+0x10>)
 800949e:	4a04      	ldr	r2, [pc, #16]	; (80094b0 <tcp_next_iss+0x14>)
 80094a0:	6818      	ldr	r0, [r3, #0]
 80094a2:	6812      	ldr	r2, [r2, #0]
 80094a4:	4410      	add	r0, r2
 80094a6:	6018      	str	r0, [r3, #0]
}
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	20000008 	.word	0x20000008
 80094b0:	20003af8 	.word	0x20003af8

080094b4 <tcp_eff_send_mss_impl>:
{
 80094b4:	b510      	push	{r4, lr}
 80094b6:	4604      	mov	r4, r0
  outif = ip_route(src, dest);
 80094b8:	4608      	mov	r0, r1
 80094ba:	f7fd feb5 	bl	8007228 <ip4_route>
    if (outif == NULL) {
 80094be:	b130      	cbz	r0, 80094ce <tcp_eff_send_mss_impl+0x1a>
    mtu = outif->mtu;
 80094c0:	8c43      	ldrh	r3, [r0, #34]	; 0x22
  if (mtu != 0) {
 80094c2:	b123      	cbz	r3, 80094ce <tcp_eff_send_mss_impl+0x1a>
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 80094c4:	3b28      	subs	r3, #40	; 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	429c      	cmp	r4, r3
 80094ca:	bf28      	it	cs
 80094cc:	461c      	movcs	r4, r3
}
 80094ce:	4620      	mov	r0, r4
 80094d0:	bd10      	pop	{r4, pc}
	...

080094d4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 80094d4:	b538      	push	{r3, r4, r5, lr}
 80094d6:	460d      	mov	r5, r1
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 80094d8:	4604      	mov	r4, r0
 80094da:	b180      	cbz	r0, 80094fe <tcp_netif_ip_addr_changed+0x2a>
 80094dc:	6803      	ldr	r3, [r0, #0]
 80094de:	b173      	cbz	r3, 80094fe <tcp_netif_ip_addr_changed+0x2a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80094e0:	4b0c      	ldr	r3, [pc, #48]	; (8009514 <tcp_netif_ip_addr_changed+0x40>)
 80094e2:	6819      	ldr	r1, [r3, #0]
 80094e4:	f7ff ff13 	bl	800930e <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80094e8:	4b0b      	ldr	r3, [pc, #44]	; (8009518 <tcp_netif_ip_addr_changed+0x44>)
 80094ea:	4620      	mov	r0, r4
 80094ec:	6819      	ldr	r1, [r3, #0]
 80094ee:	f7ff ff0e 	bl	800930e <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80094f2:	b125      	cbz	r5, 80094fe <tcp_netif_ip_addr_changed+0x2a>
 80094f4:	682b      	ldr	r3, [r5, #0]
 80094f6:	b113      	cbz	r3, 80094fe <tcp_netif_ip_addr_changed+0x2a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 80094f8:	4b08      	ldr	r3, [pc, #32]	; (800951c <tcp_netif_ip_addr_changed+0x48>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	b903      	cbnz	r3, 8009500 <tcp_netif_ip_addr_changed+0x2c>
 80094fe:	bd38      	pop	{r3, r4, r5, pc}
        next = lpcb->next;
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8009500:	6818      	ldr	r0, [r3, #0]
 8009502:	6821      	ldr	r1, [r4, #0]
        next = lpcb->next;
 8009504:	68da      	ldr	r2, [r3, #12]
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8009506:	4288      	cmp	r0, r1
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8009508:	bf04      	itt	eq
 800950a:	6829      	ldreq	r1, [r5, #0]
 800950c:	6019      	streq	r1, [r3, #0]
{
 800950e:	4613      	mov	r3, r2
 8009510:	e7f4      	b.n	80094fc <tcp_netif_ip_addr_changed+0x28>
 8009512:	bf00      	nop
 8009514:	20003af4 	.word	0x20003af4
 8009518:	20003b00 	.word	0x20003b00
 800951c:	20003afc 	.word	0x20003afc

08009520 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8009520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8009524:	68c3      	ldr	r3, [r0, #12]
{
 8009526:	4605      	mov	r5, r0
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8009528:	8998      	ldrh	r0, [r3, #12]
{
 800952a:	460c      	mov	r4, r1
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800952c:	f7fd f9e8 	bl	8006900 <lwip_htons>
 8009530:	07c2      	lsls	r2, r0, #31
 8009532:	d415      	bmi.n	8009560 <tcp_oos_insert_segment+0x40>
    next = NULL;
  } else {
    /* delete some following segments
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
 8009534:	4e18      	ldr	r6, [pc, #96]	; (8009598 <tcp_oos_insert_segment+0x78>)
    while (next &&
 8009536:	b1bc      	cbz	r4, 8009568 <tcp_oos_insert_segment+0x48>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8009538:	68e7      	ldr	r7, [r4, #12]
 800953a:	6830      	ldr	r0, [r6, #0]
 800953c:	892b      	ldrh	r3, [r5, #8]
 800953e:	6879      	ldr	r1, [r7, #4]
 8009540:	8922      	ldrh	r2, [r4, #8]
 8009542:	4403      	add	r3, r0
 8009544:	440a      	add	r2, r1
 8009546:	1a9a      	subs	r2, r3, r2
    while (next &&
 8009548:	2a00      	cmp	r2, #0
 800954a:	da10      	bge.n	800956e <tcp_oos_insert_segment+0x4e>
      old_seg = next;
      next = next->next;
      tcp_seg_free(old_seg);
    }
    if (next &&
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800954c:	1a5b      	subs	r3, r3, r1
    if (next &&
 800954e:	2b00      	cmp	r3, #0
 8009550:	dd0a      	ble.n	8009568 <tcp_oos_insert_segment+0x48>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8009552:	1a09      	subs	r1, r1, r0
 8009554:	b289      	uxth	r1, r1
 8009556:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8009558:	6868      	ldr	r0, [r5, #4]
 800955a:	f7ff f85d 	bl	8008618 <pbuf_realloc>
 800955e:	e003      	b.n	8009568 <tcp_oos_insert_segment+0x48>
    tcp_segs_free(next);
 8009560:	4620      	mov	r0, r4
 8009562:	f7ff faa3 	bl	8008aac <tcp_segs_free>
    next = NULL;
 8009566:	2400      	movs	r4, #0
    }
  }
  cseg->next = next;
 8009568:	602c      	str	r4, [r5, #0]
}
 800956a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800956e:	89b8      	ldrh	r0, [r7, #12]
 8009570:	f7fd f9c6 	bl	8006900 <lwip_htons>
 8009574:	07c3      	lsls	r3, r0, #31
 8009576:	d509      	bpl.n	800958c <tcp_oos_insert_segment+0x6c>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8009578:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800957c:	2001      	movs	r0, #1
 800957e:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 8009582:	f7fd f9bd 	bl	8006900 <lwip_htons>
 8009586:	4338      	orrs	r0, r7
 8009588:	f8a8 000c 	strh.w	r0, [r8, #12]
      next = next->next;
 800958c:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 800958e:	4620      	mov	r0, r4
 8009590:	f7ff fa7e 	bl	8008a90 <tcp_seg_free>
      next = next->next;
 8009594:	463c      	mov	r4, r7
 8009596:	e7ce      	b.n	8009536 <tcp_oos_insert_segment+0x16>
 8009598:	20000588 	.word	0x20000588

0800959c <tcp_receive>:
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800959c:	7d03      	ldrb	r3, [r0, #20]
 800959e:	2b03      	cmp	r3, #3
{
 80095a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a4:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80095a6:	d806      	bhi.n	80095b6 <tcp_receive+0x1a>
 80095a8:	4b87      	ldr	r3, [pc, #540]	; (80097c8 <tcp_receive+0x22c>)
 80095aa:	4988      	ldr	r1, [pc, #544]	; (80097cc <tcp_receive+0x230>)
 80095ac:	4888      	ldr	r0, [pc, #544]	; (80097d0 <tcp_receive+0x234>)
 80095ae:	f44f 6281 	mov.w	r2, #1032	; 0x408
 80095b2:	f005 fabf 	bl	800eb34 <iprintf>

  if (flags & TCP_ACK) {
 80095b6:	4b87      	ldr	r3, [pc, #540]	; (80097d4 <tcp_receive+0x238>)
 80095b8:	4e87      	ldr	r6, [pc, #540]	; (80097d8 <tcp_receive+0x23c>)
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	f013 0f10 	tst.w	r3, #16
 80095c0:	f000 817c 	beq.w	80098bc <tcp_receive+0x320>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80095c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80095c6:	6830      	ldr	r0, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80095c8:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
 80095cc:	6d61      	ldr	r1, [r4, #84]	; 0x54
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80095ce:	1a1d      	subs	r5, r3, r0
 80095d0:	2d00      	cmp	r5, #0
 80095d2:	4d82      	ldr	r5, [pc, #520]	; (80097dc <tcp_receive+0x240>)
 80095d4:	db0d      	blt.n	80095f2 <tcp_receive+0x56>
 80095d6:	4283      	cmp	r3, r0
 80095d8:	d103      	bne.n	80095e2 <tcp_receive+0x46>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80095da:	682b      	ldr	r3, [r5, #0]
 80095dc:	1acb      	subs	r3, r1, r3
 80095de:	2b00      	cmp	r3, #0
 80095e0:	db07      	blt.n	80095f2 <tcp_receive+0x56>
 80095e2:	682b      	ldr	r3, [r5, #0]
 80095e4:	4299      	cmp	r1, r3
 80095e6:	d11c      	bne.n	8009622 <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80095e8:	4b7d      	ldr	r3, [pc, #500]	; (80097e0 <tcp_receive+0x244>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	89db      	ldrh	r3, [r3, #14]
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d917      	bls.n	8009622 <tcp_receive+0x86>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80095f2:	4b7b      	ldr	r3, [pc, #492]	; (80097e0 <tcp_receive+0x244>)
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80095f4:	f8b4 e05e 	ldrh.w	lr, [r4, #94]	; 0x5e
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	89df      	ldrh	r7, [r3, #14]
        pcb->snd_wnd_max = pcb->snd_wnd;
      }
      pcb->snd_wl1 = seqno;
 80095fc:	6520      	str	r0, [r4, #80]	; 0x50
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80095fe:	45be      	cmp	lr, r7
      pcb->snd_wl2 = ackno;
 8009600:	6828      	ldr	r0, [r5, #0]
 8009602:	6560      	str	r0, [r4, #84]	; 0x54
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8009604:	f8a4 705c 	strh.w	r7, [r4, #92]	; 0x5c
        pcb->snd_wnd_max = pcb->snd_wnd;
 8009608:	bf38      	it	cc
 800960a:	f8a4 705e 	strhcc.w	r7, [r4, #94]	; 0x5e
 800960e:	f894 0095 	ldrb.w	r0, [r4, #149]	; 0x95
      if (pcb->snd_wnd == 0) {
 8009612:	2f00      	cmp	r7, #0
 8009614:	d13c      	bne.n	8009690 <tcp_receive+0xf4>
        if (pcb->persist_backoff == 0) {
 8009616:	b920      	cbnz	r0, 8009622 <tcp_receive+0x86>
          /* start persist timer */
          pcb->persist_cnt = 0;
 8009618:	f884 7094 	strb.w	r7, [r4, #148]	; 0x94
          pcb->persist_backoff = 1;
 800961c:	2301      	movs	r3, #1
        }
      } else if (pcb->persist_backoff > 0) {
        /* stop persist timer */
          pcb->persist_backoff = 0;
 800961e:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8009622:	682b      	ldr	r3, [r5, #0]
 8009624:	f8d4 e044 	ldr.w	lr, [r4, #68]	; 0x44
 8009628:	4f6e      	ldr	r7, [pc, #440]	; (80097e4 <tcp_receive+0x248>)
 800962a:	eba3 000e 	sub.w	r0, r3, lr
 800962e:	2800      	cmp	r0, #0
 8009630:	dc37      	bgt.n	80096a2 <tcp_receive+0x106>
      /* Clause 2 */
      if (tcplen == 0) {
 8009632:	486d      	ldr	r0, [pc, #436]	; (80097e8 <tcp_receive+0x24c>)
 8009634:	8800      	ldrh	r0, [r0, #0]
 8009636:	2800      	cmp	r0, #0
 8009638:	f040 846f 	bne.w	8009f1a <tcp_receive+0x97e>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800963c:	440a      	add	r2, r1
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800963e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009640:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8009644:	4401      	add	r1, r0
 8009646:	428a      	cmp	r2, r1
 8009648:	f040 8467 	bne.w	8009f1a <tcp_receive+0x97e>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800964c:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 8009650:	2a00      	cmp	r2, #0
 8009652:	f2c0 8462 	blt.w	8009f1a <tcp_receive+0x97e>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8009656:	4573      	cmp	r3, lr
 8009658:	f040 845f 	bne.w	8009f1a <tcp_receive+0x97e>
              found_dupack = 1;
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800965c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009660:	1c53      	adds	r3, r2, #1
 8009662:	b2db      	uxtb	r3, r3
 8009664:	429a      	cmp	r2, r3
                ++pcb->dupacks;
 8009666:	bf38      	it	cc
 8009668:	f884 3043 	strbcc.w	r3, [r4, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800966c:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009670:	2b03      	cmp	r3, #3
 8009672:	d911      	bls.n	8009698 <tcp_receive+0xfc>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8009674:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8009678:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800967a:	4413      	add	r3, r2
 800967c:	b29b      	uxth	r3, r3
 800967e:	429a      	cmp	r2, r3
 8009680:	d201      	bcs.n	8009686 <tcp_receive+0xea>
                  pcb->cwnd += pcb->mss;
 8009682:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      if (pcb->unsent == NULL) {
        pcb->unsent_oversize = 0;
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8009686:	f8df a140 	ldr.w	sl, [pc, #320]	; 80097c8 <tcp_receive+0x22c>
 800968a:	f8df 9144 	ldr.w	r9, [pc, #324]	; 80097d0 <tcp_receive+0x234>
 800968e:	e108      	b.n	80098a2 <tcp_receive+0x306>
      } else if (pcb->persist_backoff > 0) {
 8009690:	2800      	cmp	r0, #0
 8009692:	d0c6      	beq.n	8009622 <tcp_receive+0x86>
          pcb->persist_backoff = 0;
 8009694:	2300      	movs	r3, #0
 8009696:	e7c2      	b.n	800961e <tcp_receive+0x82>
              } else if (pcb->dupacks == 3) {
 8009698:	d1f5      	bne.n	8009686 <tcp_receive+0xea>
                tcp_rexmit_fast(pcb);
 800969a:	4620      	mov	r0, r4
 800969c:	f001 fd79 	bl	800b192 <tcp_rexmit_fast>
 80096a0:	e7f1      	b.n	8009686 <tcp_receive+0xea>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 80096a2:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80096a4:	1a9a      	subs	r2, r3, r2
 80096a6:	2a00      	cmp	r2, #0
 80096a8:	f300 808a 	bgt.w	80097c0 <tcp_receive+0x224>
      if (pcb->flags & TF_INFR) {
 80096ac:	7ea2      	ldrb	r2, [r4, #26]
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 80096ae:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
      pcb->lastack = ackno;
 80096b2:	6463      	str	r3, [r4, #68]	; 0x44
      if (pcb->flags & TF_INFR) {
 80096b4:	0751      	lsls	r1, r2, #29
        pcb->flags &= ~TF_INFR;
 80096b6:	bf41      	itttt	mi
 80096b8:	f022 0204 	bicmi.w	r2, r2, #4
 80096bc:	76a2      	strbmi	r2, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 80096be:	f8b4 204a 	ldrhmi.w	r2, [r4, #74]	; 0x4a
 80096c2:	f8a4 2048 	strhmi.w	r2, [r4, #72]	; 0x48
      if (pcb->state >= ESTABLISHED) {
 80096c6:	7d23      	ldrb	r3, [r4, #20]
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 80096c8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      pcb->nrtx = 0;
 80096ca:	2100      	movs	r1, #0
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 80096cc:	eb02 02e0 	add.w	r2, r2, r0, asr #3
      if (pcb->state >= ESTABLISHED) {
 80096d0:	2b03      	cmp	r3, #3
      pcb->nrtx = 0;
 80096d2:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 80096d6:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
      pcb->dupacks = 0;
 80096da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
      if (pcb->state >= ESTABLISHED) {
 80096de:	d90f      	bls.n	8009700 <tcp_receive+0x164>
        if (pcb->cwnd < pcb->ssthresh) {
 80096e0:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 80096e4:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 80096e8:	4293      	cmp	r3, r2
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 80096ea:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 80096ec:	bf9c      	itt	ls
 80096ee:	435b      	mulls	r3, r3
 80096f0:	fb93 f3f2 	sdivls	r3, r3, r2
 80096f4:	4413      	add	r3, r2
 80096f6:	b29b      	uxth	r3, r3
          if (new_cwnd > pcb->cwnd) {
 80096f8:	429a      	cmp	r2, r3
            pcb->cwnd = new_cwnd;
 80096fa:	bf38      	it	cc
 80096fc:	f8a4 3048 	strhcc.w	r3, [r4, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8009700:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80097c8 <tcp_receive+0x22c>
 8009704:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80097d0 <tcp_receive+0x234>
      while (pcb->unacked != NULL &&
 8009708:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800970a:	b943      	cbnz	r3, 800971e <tcp_receive+0x182>
      if (pcb->unacked == NULL) {
 800970c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800970e:	2300      	movs	r3, #0
 8009710:	2a00      	cmp	r2, #0
 8009712:	d153      	bne.n	80097bc <tcp_receive+0x220>
        pcb->rtime = -1;
 8009714:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009718:	8622      	strh	r2, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 800971a:	76e3      	strb	r3, [r4, #27]
 800971c:	e7b3      	b.n	8009686 <tcp_receive+0xea>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	6858      	ldr	r0, [r3, #4]
 8009722:	f7fd f8f0 	bl	8006906 <lwip_htonl>
 8009726:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8009728:	f8b3 8008 	ldrh.w	r8, [r3, #8]
 800972c:	68db      	ldr	r3, [r3, #12]
 800972e:	4683      	mov	fp, r0
 8009730:	8998      	ldrh	r0, [r3, #12]
 8009732:	f7fd f8e5 	bl	8006900 <lwip_htons>
 8009736:	682b      	ldr	r3, [r5, #0]
 8009738:	f010 0003 	ands.w	r0, r0, #3
 800973c:	eba8 0803 	sub.w	r8, r8, r3
 8009740:	bf18      	it	ne
 8009742:	2001      	movne	r0, #1
 8009744:	44d8      	add	r8, fp
 8009746:	4480      	add	r8, r0
      while (pcb->unacked != NULL &&
 8009748:	f1b8 0f00 	cmp.w	r8, #0
 800974c:	dcde      	bgt.n	800970c <tcp_receive+0x170>
        next = pcb->unacked;
 800974e:	f8d4 806c 	ldr.w	r8, [r4, #108]	; 0x6c
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8009752:	f8b4 b062 	ldrh.w	fp, [r4, #98]	; 0x62
        pcb->unacked = pcb->unacked->next;
 8009756:	f8d8 3000 	ldr.w	r3, [r8]
 800975a:	66e3      	str	r3, [r4, #108]	; 0x6c
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800975c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009760:	f7fe ffca 	bl	80086f8 <pbuf_clen>
 8009764:	4583      	cmp	fp, r0
 8009766:	d206      	bcs.n	8009776 <tcp_receive+0x1da>
 8009768:	464b      	mov	r3, r9
 800976a:	f240 429e 	movw	r2, #1182	; 0x49e
 800976e:	491f      	ldr	r1, [pc, #124]	; (80097ec <tcp_receive+0x250>)
 8009770:	4650      	mov	r0, sl
 8009772:	f005 f9df 	bl	800eb34 <iprintf>
        pcb->snd_queuelen -= pbuf_clen(next->p);
 8009776:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800977a:	f7fe ffbd 	bl	80086f8 <pbuf_clen>
 800977e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
        recv_acked += next->len;
 8009782:	883a      	ldrh	r2, [r7, #0]
        pcb->snd_queuelen -= pbuf_clen(next->p);
 8009784:	1a18      	subs	r0, r3, r0
        recv_acked += next->len;
 8009786:	f8b8 3008 	ldrh.w	r3, [r8, #8]
        pcb->snd_queuelen -= pbuf_clen(next->p);
 800978a:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
        recv_acked += next->len;
 800978e:	4413      	add	r3, r2
        tcp_seg_free(next);
 8009790:	4640      	mov	r0, r8
        recv_acked += next->len;
 8009792:	803b      	strh	r3, [r7, #0]
        tcp_seg_free(next);
 8009794:	f7ff f97c 	bl	8008a90 <tcp_seg_free>
        if (pcb->snd_queuelen != 0) {
 8009798:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800979c:	2b00      	cmp	r3, #0
 800979e:	d0b3      	beq.n	8009708 <tcp_receive+0x16c>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 80097a0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1b0      	bne.n	8009708 <tcp_receive+0x16c>
 80097a6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d1ad      	bne.n	8009708 <tcp_receive+0x16c>
 80097ac:	464b      	mov	r3, r9
 80097ae:	f240 42a7 	movw	r2, #1191	; 0x4a7
 80097b2:	490f      	ldr	r1, [pc, #60]	; (80097f0 <tcp_receive+0x254>)
 80097b4:	4650      	mov	r0, sl
 80097b6:	f005 f9bd 	bl	800eb34 <iprintf>
 80097ba:	e7a5      	b.n	8009708 <tcp_receive+0x16c>
        pcb->rtime = 0;
 80097bc:	8623      	strh	r3, [r4, #48]	; 0x30
 80097be:	e7ac      	b.n	800971a <tcp_receive+0x17e>
      tcp_send_empty_ack(pcb);
 80097c0:	4620      	mov	r0, r4
 80097c2:	f001 fa93 	bl	800acec <tcp_send_empty_ack>
 80097c6:	e75e      	b.n	8009686 <tcp_receive+0xea>
 80097c8:	080120e4 	.word	0x080120e4
 80097cc:	08012116 	.word	0x08012116
 80097d0:	0801127a 	.word	0x0801127a
 80097d4:	20000568 	.word	0x20000568
 80097d8:	20000588 	.word	0x20000588
 80097dc:	20000564 	.word	0x20000564
 80097e0:	20000590 	.word	0x20000590
 80097e4:	2000057c 	.word	0x2000057c
 80097e8:	2000059e 	.word	0x2000059e
 80097ec:	0801212f 	.word	0x0801212f
 80097f0:	08012157 	.word	0x08012157
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 80097f4:	682a      	ldr	r2, [r5, #0]
 80097f6:	68db      	ldr	r3, [r3, #12]
 80097f8:	9201      	str	r2, [sp, #4]
 80097fa:	6858      	ldr	r0, [r3, #4]
 80097fc:	f7fd f883 	bl	8006906 <lwip_htonl>
 8009800:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8009802:	f8b3 8008 	ldrh.w	r8, [r3, #8]
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	4683      	mov	fp, r0
 800980a:	8998      	ldrh	r0, [r3, #12]
 800980c:	f7fd f878 	bl	8006900 <lwip_htons>
 8009810:	9a01      	ldr	r2, [sp, #4]
 8009812:	f010 0003 	ands.w	r0, r0, #3
 8009816:	eba2 0808 	sub.w	r8, r2, r8
 800981a:	bf18      	it	ne
 800981c:	2001      	movne	r0, #1
 800981e:	eba8 080b 	sub.w	r8, r8, fp
 8009822:	eba8 0800 	sub.w	r8, r8, r0
    while (pcb->unsent != NULL &&
 8009826:	f1b8 0f00 	cmp.w	r8, #0
 800982a:	db3d      	blt.n	80098a8 <tcp_receive+0x30c>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800982c:	682b      	ldr	r3, [r5, #0]
 800982e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8009830:	1a9b      	subs	r3, r3, r2
 8009832:	2b00      	cmp	r3, #0
 8009834:	dc38      	bgt.n	80098a8 <tcp_receive+0x30c>
      next = pcb->unsent;
 8009836:	f8d4 8068 	ldr.w	r8, [r4, #104]	; 0x68
      pcb->unsent = pcb->unsent->next;
 800983a:	f8d8 3000 	ldr.w	r3, [r8]
 800983e:	66a3      	str	r3, [r4, #104]	; 0x68
      if (pcb->unsent == NULL) {
 8009840:	b90b      	cbnz	r3, 8009846 <tcp_receive+0x2aa>
        pcb->unsent_oversize = 0;
 8009842:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 8009846:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800984a:	f8b4 b062 	ldrh.w	fp, [r4, #98]	; 0x62
 800984e:	f7fe ff53 	bl	80086f8 <pbuf_clen>
 8009852:	4583      	cmp	fp, r0
 8009854:	d206      	bcs.n	8009864 <tcp_receive+0x2c8>
 8009856:	4653      	mov	r3, sl
 8009858:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800985c:	49ba      	ldr	r1, [pc, #744]	; (8009b48 <tcp_receive+0x5ac>)
 800985e:	4648      	mov	r0, r9
 8009860:	f005 f968 	bl	800eb34 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 8009864:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009868:	f7fe ff46 	bl	80086f8 <pbuf_clen>
 800986c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
      recv_acked += next->len;
 8009870:	883a      	ldrh	r2, [r7, #0]
      pcb->snd_queuelen -= pbuf_clen(next->p);
 8009872:	1a18      	subs	r0, r3, r0
      recv_acked += next->len;
 8009874:	f8b8 3008 	ldrh.w	r3, [r8, #8]
      pcb->snd_queuelen -= pbuf_clen(next->p);
 8009878:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
      recv_acked += next->len;
 800987c:	4413      	add	r3, r2
      tcp_seg_free(next);
 800987e:	4640      	mov	r0, r8
      recv_acked += next->len;
 8009880:	803b      	strh	r3, [r7, #0]
      tcp_seg_free(next);
 8009882:	f7ff f905 	bl	8008a90 <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 8009886:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800988a:	b153      	cbz	r3, 80098a2 <tcp_receive+0x306>
        LWIP_ASSERT("tcp_receive: valid queue length",
 800988c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800988e:	b943      	cbnz	r3, 80098a2 <tcp_receive+0x306>
 8009890:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8009892:	b933      	cbnz	r3, 80098a2 <tcp_receive+0x306>
 8009894:	4653      	mov	r3, sl
 8009896:	f240 42dd 	movw	r2, #1245	; 0x4dd
 800989a:	49ac      	ldr	r1, [pc, #688]	; (8009b4c <tcp_receive+0x5b0>)
 800989c:	4648      	mov	r0, r9
 800989e:	f005 f949 	bl	800eb34 <iprintf>
    while (pcb->unsent != NULL &&
 80098a2:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d1a5      	bne.n	80097f4 <tcp_receive+0x258>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 80098a8:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 80098ac:	883a      	ldrh	r2, [r7, #0]
 80098ae:	4413      	add	r3, r2
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80098b0:	6b62      	ldr	r2, [r4, #52]	; 0x34
    pcb->snd_buf += recv_acked;
 80098b2:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80098b6:	2a00      	cmp	r2, #0
 80098b8:	f040 8119 	bne.w	8009aee <tcp_receive+0x552>

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80098bc:	4fa4      	ldr	r7, [pc, #656]	; (8009b50 <tcp_receive+0x5b4>)
 80098be:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80098c0:	8838      	ldrh	r0, [r7, #0]
 80098c2:	2800      	cmp	r0, #0
 80098c4:	f000 831c 	beq.w	8009f00 <tcp_receive+0x964>
 80098c8:	7d23      	ldrb	r3, [r4, #20]
 80098ca:	2b06      	cmp	r3, #6
 80098cc:	f200 8318 	bhi.w	8009f00 <tcp_receive+0x964>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80098d0:	6833      	ldr	r3, [r6, #0]
 80098d2:	1ad5      	subs	r5, r2, r3
 80098d4:	2d01      	cmp	r5, #1
 80098d6:	f100 815c 	bmi.w	8009b92 <tcp_receive+0x5f6>
 80098da:	f1c3 0101 	rsb	r1, r3, #1
 80098de:	1a09      	subs	r1, r1, r0
 80098e0:	4411      	add	r1, r2
 80098e2:	2900      	cmp	r1, #0
 80098e4:	f300 8155 	bgt.w	8009b92 <tcp_receive+0x5f6>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80098e8:	4b9a      	ldr	r3, [pc, #616]	; (8009b54 <tcp_receive+0x5b8>)
 80098ea:	f8d3 9004 	ldr.w	r9, [r3, #4]
      off = pcb->rcv_nxt - seqno;
 80098ee:	46aa      	mov	sl, r5
 80098f0:	4698      	mov	r8, r3
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80098f2:	f1b9 0f00 	cmp.w	r9, #0
 80098f6:	d106      	bne.n	8009906 <tcp_receive+0x36a>
 80098f8:	4b97      	ldr	r3, [pc, #604]	; (8009b58 <tcp_receive+0x5bc>)
 80098fa:	4998      	ldr	r1, [pc, #608]	; (8009b5c <tcp_receive+0x5c0>)
 80098fc:	4898      	ldr	r0, [pc, #608]	; (8009b60 <tcp_receive+0x5c4>)
 80098fe:	f240 523c 	movw	r2, #1340	; 0x53c
 8009902:	f005 f917 	bl	800eb34 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 8009906:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 800990a:	429d      	cmp	r5, r3
 800990c:	dd06      	ble.n	800991c <tcp_receive+0x380>
 800990e:	4b92      	ldr	r3, [pc, #584]	; (8009b58 <tcp_receive+0x5bc>)
 8009910:	4994      	ldr	r1, [pc, #592]	; (8009b64 <tcp_receive+0x5c8>)
 8009912:	4893      	ldr	r0, [pc, #588]	; (8009b60 <tcp_receive+0x5c4>)
 8009914:	f240 523d 	movw	r2, #1341	; 0x53d
 8009918:	f005 f90c 	bl	800eb34 <iprintf>
      if (inseg.p->len < off) {
 800991c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009920:	8943      	ldrh	r3, [r0, #10]
 8009922:	429d      	cmp	r5, r3
 8009924:	f340 812a 	ble.w	8009b7c <tcp_receive+0x5e0>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8009928:	8903      	ldrh	r3, [r0, #8]
 800992a:	429d      	cmp	r5, r3
 800992c:	dd06      	ble.n	800993c <tcp_receive+0x3a0>
 800992e:	4b8a      	ldr	r3, [pc, #552]	; (8009b58 <tcp_receive+0x5bc>)
 8009930:	498d      	ldr	r1, [pc, #564]	; (8009b68 <tcp_receive+0x5cc>)
 8009932:	488b      	ldr	r0, [pc, #556]	; (8009b60 <tcp_receive+0x5c4>)
 8009934:	f240 523f 	movw	r2, #1343	; 0x53f
 8009938:	f005 f8fc 	bl	800eb34 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800993c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009940:	8919      	ldrh	r1, [r3, #8]
 8009942:	1b4d      	subs	r5, r1, r5
 8009944:	b2ad      	uxth	r5, r5
          off -= p->len;
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
          p->len = 0;
 8009946:	2200      	movs	r2, #0
        while (p->len < off) {
 8009948:	f8b9 300a 	ldrh.w	r3, [r9, #10]
 800994c:	459a      	cmp	sl, r3
 800994e:	f300 80f2 	bgt.w	8009b36 <tcp_receive+0x59a>
          p = p->next;
        }
        if (pbuf_header(p, (s16_t)-off)) {
 8009952:	f1ca 0100 	rsb	r1, sl, #0
 8009956:	b209      	sxth	r1, r1
 8009958:	4648      	mov	r0, r9
 800995a:	f7fe fd15 	bl	8008388 <pbuf_header>
 800995e:	b130      	cbz	r0, 800996e <tcp_receive+0x3d2>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8009960:	4b7d      	ldr	r3, [pc, #500]	; (8009b58 <tcp_receive+0x5bc>)
 8009962:	f240 524c 	movw	r2, #1356	; 0x54c
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8009966:	4981      	ldr	r1, [pc, #516]	; (8009b6c <tcp_receive+0x5d0>)
 8009968:	487d      	ldr	r0, [pc, #500]	; (8009b60 <tcp_receive+0x5c4>)
 800996a:	f005 f8e3 	bl	800eb34 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 800996e:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 8009972:	6833      	ldr	r3, [r6, #0]
 8009974:	6a62      	ldr	r2, [r4, #36]	; 0x24
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8009976:	6032      	str	r2, [r6, #0]
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 8009978:	440b      	add	r3, r1
 800997a:	1a9b      	subs	r3, r3, r2
 800997c:	f8a8 3008 	strh.w	r3, [r8, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8009980:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009984:	605a      	str	r2, [r3, #4]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8009986:	6831      	ldr	r1, [r6, #0]
 8009988:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800998a:	1a8b      	subs	r3, r1, r2
 800998c:	2b00      	cmp	r3, #0
 800998e:	f2c0 82b1 	blt.w	8009ef4 <tcp_receive+0x958>
 8009992:	1c4b      	adds	r3, r1, #1
 8009994:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 8009996:	1a9b      	subs	r3, r3, r2
 8009998:	1a1b      	subs	r3, r3, r0
 800999a:	2b00      	cmp	r3, #0
 800999c:	f300 82aa 	bgt.w	8009ef4 <tcp_receive+0x958>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80099a0:	4291      	cmp	r1, r2
 80099a2:	f040 81c9 	bne.w	8009d38 <tcp_receive+0x79c>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80099a6:	4d6b      	ldr	r5, [pc, #428]	; (8009b54 <tcp_receive+0x5b8>)
 80099a8:	68eb      	ldr	r3, [r5, #12]
 80099aa:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 80099ae:	8998      	ldrh	r0, [r3, #12]
 80099b0:	f7fc ffa6 	bl	8006900 <lwip_htons>
 80099b4:	f010 0003 	ands.w	r0, r0, #3
 80099b8:	bf18      	it	ne
 80099ba:	2001      	movne	r0, #1
 80099bc:	4440      	add	r0, r8

        if (tcplen > pcb->rcv_wnd) {
 80099be:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 80099c0:	b280      	uxth	r0, r0
        if (tcplen > pcb->rcv_wnd) {
 80099c2:	4283      	cmp	r3, r0
        tcplen = TCP_TCPLEN(&inseg);
 80099c4:	8038      	strh	r0, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 80099c6:	d242      	bcs.n	8009a4e <tcp_receive+0x4b2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80099c8:	68eb      	ldr	r3, [r5, #12]
 80099ca:	8998      	ldrh	r0, [r3, #12]
 80099cc:	f7fc ff98 	bl	8006900 <lwip_htons>
 80099d0:	07c2      	lsls	r2, r0, #31
 80099d2:	d510      	bpl.n	80099f6 <tcp_receive+0x45a>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80099d4:	f8d5 900c 	ldr.w	r9, [r5, #12]
 80099d8:	f8b9 800c 	ldrh.w	r8, [r9, #12]
 80099dc:	4640      	mov	r0, r8
 80099de:	f7fc ff8f 	bl	8006900 <lwip_htons>
 80099e2:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 80099e6:	f7fc ff8b 	bl	8006900 <lwip_htons>
 80099ea:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 80099ee:	ea40 0808 	orr.w	r8, r0, r8
 80099f2:	f8a9 800c 	strh.w	r8, [r9, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80099f6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80099f8:	812b      	strh	r3, [r5, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80099fa:	68eb      	ldr	r3, [r5, #12]
 80099fc:	8998      	ldrh	r0, [r3, #12]
 80099fe:	f7fc ff7f 	bl	8006900 <lwip_htons>
 8009a02:	0783      	lsls	r3, r0, #30
            inseg.len -= 1;
 8009a04:	bf48      	it	mi
 8009a06:	892b      	ldrhmi	r3, [r5, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8009a08:	6868      	ldr	r0, [r5, #4]
            inseg.len -= 1;
 8009a0a:	bf44      	itt	mi
 8009a0c:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8009a10:	812b      	strhmi	r3, [r5, #8]
          pbuf_realloc(inseg.p, inseg.len);
 8009a12:	8929      	ldrh	r1, [r5, #8]
 8009a14:	f7fe fe00 	bl	8008618 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8009a18:	68eb      	ldr	r3, [r5, #12]
 8009a1a:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 8009a1e:	8998      	ldrh	r0, [r3, #12]
 8009a20:	f7fc ff6e 	bl	8006900 <lwip_htons>
 8009a24:	f010 0003 	ands.w	r0, r0, #3
 8009a28:	bf18      	it	ne
 8009a2a:	2001      	movne	r0, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8009a2c:	6833      	ldr	r3, [r6, #0]
 8009a2e:	6a62      	ldr	r2, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 8009a30:	4440      	add	r0, r8
 8009a32:	b280      	uxth	r0, r0
 8009a34:	8038      	strh	r0, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8009a36:	4418      	add	r0, r3
 8009a38:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009a3a:	4413      	add	r3, r2
 8009a3c:	4298      	cmp	r0, r3
 8009a3e:	d006      	beq.n	8009a4e <tcp_receive+0x4b2>
 8009a40:	4b45      	ldr	r3, [pc, #276]	; (8009b58 <tcp_receive+0x5bc>)
 8009a42:	494b      	ldr	r1, [pc, #300]	; (8009b70 <tcp_receive+0x5d4>)
 8009a44:	4846      	ldr	r0, [pc, #280]	; (8009b60 <tcp_receive+0x5c4>)
 8009a46:	f240 527f 	movw	r2, #1407	; 0x57f
 8009a4a:	f005 f873 	bl	800eb34 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8009a4e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	f000 80ad 	beq.w	8009bb0 <tcp_receive+0x614>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8009a56:	68eb      	ldr	r3, [r5, #12]
 8009a58:	8998      	ldrh	r0, [r3, #12]
 8009a5a:	f7fc ff51 	bl	8006900 <lwip_htons>
 8009a5e:	07c0      	lsls	r0, r0, #31
 8009a60:	f100 80a3 	bmi.w	8009baa <tcp_receive+0x60e>
              struct tcp_seg *old_ooseq = pcb->ooseq;
              pcb->ooseq = pcb->ooseq->next;
              tcp_seg_free(old_ooseq);
            }
          } else {
            next = pcb->ooseq;
 8009a64:	f8d4 8070 	ldr.w	r8, [r4, #112]	; 0x70
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8009a68:	f1b8 0f00 	cmp.w	r8, #0
 8009a6c:	d03c      	beq.n	8009ae8 <tcp_receive+0x54c>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8009a6e:	f8d8 e00c 	ldr.w	lr, [r8, #12]
 8009a72:	6830      	ldr	r0, [r6, #0]
 8009a74:	883b      	ldrh	r3, [r7, #0]
 8009a76:	f8de 2004 	ldr.w	r2, [lr, #4]
 8009a7a:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 8009a7e:	4403      	add	r3, r0
 8009a80:	4411      	add	r1, r2
 8009a82:	1a59      	subs	r1, r3, r1
            while (next &&
 8009a84:	2900      	cmp	r1, #0
 8009a86:	f280 80cf 	bge.w	8009c28 <tcp_receive+0x68c>
              tcp_seg_free(prev);
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
                TCP_SEQ_GT(seqno + tcplen,
 8009a8a:	1a9b      	subs	r3, r3, r2
            if (next &&
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	dd2b      	ble.n	8009ae8 <tcp_receive+0x54c>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8009a90:	68eb      	ldr	r3, [r5, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8009a92:	1a12      	subs	r2, r2, r0
 8009a94:	812a      	strh	r2, [r5, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8009a96:	8998      	ldrh	r0, [r3, #12]
 8009a98:	f7fc ff32 	bl	8006900 <lwip_htons>
 8009a9c:	0783      	lsls	r3, r0, #30
                inseg.len -= 1;
 8009a9e:	bf48      	it	mi
 8009aa0:	892b      	ldrhmi	r3, [r5, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8009aa2:	6868      	ldr	r0, [r5, #4]
                inseg.len -= 1;
 8009aa4:	bf44      	itt	mi
 8009aa6:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8009aaa:	812b      	strhmi	r3, [r5, #8]
              pbuf_realloc(inseg.p, inseg.len);
 8009aac:	8929      	ldrh	r1, [r5, #8]
 8009aae:	f7fe fdb3 	bl	8008618 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8009ab2:	68eb      	ldr	r3, [r5, #12]
 8009ab4:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 8009ab8:	8998      	ldrh	r0, [r3, #12]
 8009aba:	f7fc ff21 	bl	8006900 <lwip_htons>
 8009abe:	f010 0003 	ands.w	r0, r0, #3
 8009ac2:	bf18      	it	ne
 8009ac4:	2001      	movne	r0, #1
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8009ac6:	6833      	ldr	r3, [r6, #0]
              tcplen = TCP_TCPLEN(&inseg);
 8009ac8:	4448      	add	r0, r9
 8009aca:	b280      	uxth	r0, r0
 8009acc:	8038      	strh	r0, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8009ace:	4418      	add	r0, r3
 8009ad0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	4298      	cmp	r0, r3
 8009ad8:	d006      	beq.n	8009ae8 <tcp_receive+0x54c>
 8009ada:	4b1f      	ldr	r3, [pc, #124]	; (8009b58 <tcp_receive+0x5bc>)
 8009adc:	4925      	ldr	r1, [pc, #148]	; (8009b74 <tcp_receive+0x5d8>)
 8009ade:	4820      	ldr	r0, [pc, #128]	; (8009b60 <tcp_receive+0x5c4>)
 8009ae0:	f240 52af 	movw	r2, #1455	; 0x5af
 8009ae4:	f005 f826 	bl	800eb34 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8009ae8:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
 8009aec:	e060      	b.n	8009bb0 <tcp_receive+0x614>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8009aee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009af0:	6829      	ldr	r1, [r5, #0]
 8009af2:	1a5b      	subs	r3, r3, r1
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f6bf aee1 	bge.w	80098bc <tcp_receive+0x320>
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8009afa:	4b1f      	ldr	r3, [pc, #124]	; (8009b78 <tcp_receive+0x5dc>)
      m = m - (pcb->sa >> 3);
 8009afc:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8009b00:	6819      	ldr	r1, [r3, #0]
 8009b02:	1a89      	subs	r1, r1, r2
      m = m - (pcb->sa >> 3);
 8009b04:	eba1 01e0 	sub.w	r1, r1, r0, asr #3
 8009b08:	b289      	uxth	r1, r1
 8009b0a:	b20b      	sxth	r3, r1
      if (m < 0) {
 8009b0c:	2b00      	cmp	r3, #0
      m = m - (pcb->sv >> 2);
 8009b0e:	f9b4 203e 	ldrsh.w	r2, [r4, #62]	; 0x3e
      pcb->sa += m;
 8009b12:	4408      	add	r0, r1
        m = -m;
 8009b14:	bfbc      	itt	lt
 8009b16:	4249      	neglt	r1, r1
 8009b18:	b20b      	sxthlt	r3, r1
      pcb->sv += m;
 8009b1a:	eba2 02a2 	sub.w	r2, r2, r2, asr #2
 8009b1e:	4413      	add	r3, r2
      pcb->sa += m;
 8009b20:	b200      	sxth	r0, r0
      pcb->sv += m;
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	87e3      	strh	r3, [r4, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8009b26:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 8009b2a:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->rttest = 0;
 8009b2e:	2300      	movs	r3, #0
      pcb->sa += m;
 8009b30:	87a0      	strh	r0, [r4, #60]	; 0x3c
      pcb->rttest = 0;
 8009b32:	6363      	str	r3, [r4, #52]	; 0x34
 8009b34:	e6c2      	b.n	80098bc <tcp_receive+0x320>
          p->tot_len = new_tot_len;
 8009b36:	f8a9 5008 	strh.w	r5, [r9, #8]
          p->len = 0;
 8009b3a:	f8a9 200a 	strh.w	r2, [r9, #10]
          off -= p->len;
 8009b3e:	ebaa 0a03 	sub.w	sl, sl, r3
          p = p->next;
 8009b42:	f8d9 9000 	ldr.w	r9, [r9]
 8009b46:	e6ff      	b.n	8009948 <tcp_receive+0x3ac>
 8009b48:	0801212f 	.word	0x0801212f
 8009b4c:	08012157 	.word	0x08012157
 8009b50:	2000059e 	.word	0x2000059e
 8009b54:	2000056c 	.word	0x2000056c
 8009b58:	080120e4 	.word	0x080120e4
 8009b5c:	08012177 	.word	0x08012177
 8009b60:	0801127a 	.word	0x0801127a
 8009b64:	08012187 	.word	0x08012187
 8009b68:	08012196 	.word	0x08012196
 8009b6c:	080121a6 	.word	0x080121a6
 8009b70:	080121b9 	.word	0x080121b9
 8009b74:	080121f0 	.word	0x080121f0
 8009b78:	20003af8 	.word	0x20003af8
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 8009b7c:	4269      	negs	r1, r5
 8009b7e:	b209      	sxth	r1, r1
 8009b80:	f7fe fc02 	bl	8008388 <pbuf_header>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	f43f aef2 	beq.w	800996e <tcp_receive+0x3d2>
          LWIP_ASSERT("pbuf_header failed", 0);
 8009b8a:	4b9c      	ldr	r3, [pc, #624]	; (8009dfc <tcp_receive+0x860>)
 8009b8c:	f240 5251 	movw	r2, #1361	; 0x551
 8009b90:	e6e9      	b.n	8009966 <tcp_receive+0x3ca>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8009b92:	1a9b      	subs	r3, r3, r2
 8009b94:	2b00      	cmp	r3, #0
        tcp_ack_now(pcb);
 8009b96:	bfbe      	ittt	lt
 8009b98:	7ea3      	ldrblt	r3, [r4, #26]
 8009b9a:	f043 0302 	orrlt.w	r3, r3, #2
 8009b9e:	76a3      	strblt	r3, [r4, #26]
 8009ba0:	e6f1      	b.n	8009986 <tcp_receive+0x3ea>
              pcb->ooseq = pcb->ooseq->next;
 8009ba2:	6803      	ldr	r3, [r0, #0]
 8009ba4:	6723      	str	r3, [r4, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 8009ba6:	f7fe ff73 	bl	8008a90 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8009baa:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d1f8      	bne.n	8009ba2 <tcp_receive+0x606>
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8009bb0:	883a      	ldrh	r2, [r7, #0]
 8009bb2:	6833      	ldr	r3, [r6, #0]
 8009bb4:	4413      	add	r3, r2
 8009bb6:	6263      	str	r3, [r4, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8009bb8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d206      	bcs.n	8009bcc <tcp_receive+0x630>
 8009bbe:	4b8f      	ldr	r3, [pc, #572]	; (8009dfc <tcp_receive+0x860>)
 8009bc0:	498f      	ldr	r1, [pc, #572]	; (8009e00 <tcp_receive+0x864>)
 8009bc2:	4890      	ldr	r0, [pc, #576]	; (8009e04 <tcp_receive+0x868>)
 8009bc4:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8009bc8:	f004 ffb4 	bl	800eb34 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8009bcc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009bce:	883a      	ldrh	r2, [r7, #0]
 8009bd0:	1a9b      	subs	r3, r3, r2
 8009bd2:	8523      	strh	r3, [r4, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f7fe fef1 	bl	80089bc <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8009bda:	686b      	ldr	r3, [r5, #4]
 8009bdc:	891a      	ldrh	r2, [r3, #8]
 8009bde:	b11a      	cbz	r2, 8009be8 <tcp_receive+0x64c>
          recv_data = inseg.p;
 8009be0:	4a89      	ldr	r2, [pc, #548]	; (8009e08 <tcp_receive+0x86c>)
 8009be2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8009be4:	2300      	movs	r3, #0
 8009be6:	606b      	str	r3, [r5, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8009be8:	68eb      	ldr	r3, [r5, #12]

          cseg = pcb->ooseq;
          seqno = pcb->ooseq->tcphdr->seqno;

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8009bea:	4f84      	ldr	r7, [pc, #528]	; (8009dfc <tcp_receive+0x860>)
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8009bec:	8998      	ldrh	r0, [r3, #12]
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8009bee:	f8df 8224 	ldr.w	r8, [pc, #548]	; 8009e14 <tcp_receive+0x878>
 8009bf2:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8009e04 <tcp_receive+0x868>
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8009bf6:	f7fc fe83 	bl	8006900 <lwip_htons>
 8009bfa:	07c5      	lsls	r5, r0, #31
          recv_flags |= TF_GOT_FIN;
 8009bfc:	bf41      	itttt	mi
 8009bfe:	4a83      	ldrmi	r2, [pc, #524]	; (8009e0c <tcp_receive+0x870>)
 8009c00:	7813      	ldrbmi	r3, [r2, #0]
 8009c02:	f043 0320 	orrmi.w	r3, r3, #32
 8009c06:	7013      	strbmi	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 8009c08:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8009c0a:	b125      	cbz	r5, 8009c16 <tcp_receive+0x67a>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8009c0c:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 8009c0e:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8009c10:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 8009c12:	428b      	cmp	r3, r1
 8009c14:	d033      	beq.n	8009c7e <tcp_receive+0x6e2>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8009c16:	7ea3      	ldrb	r3, [r4, #26]
 8009c18:	07d9      	lsls	r1, r3, #31
 8009c1a:	f140 8087 	bpl.w	8009d2c <tcp_receive+0x790>
 8009c1e:	f023 0301 	bic.w	r3, r3, #1
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
 8009c22:	f043 0302 	orr.w	r3, r3, #2
 8009c26:	e083      	b.n	8009d30 <tcp_receive+0x794>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8009c28:	f8be 000c 	ldrh.w	r0, [lr, #12]
 8009c2c:	f7fc fe68 	bl	8006900 <lwip_htons>
 8009c30:	07c1      	lsls	r1, r0, #31
 8009c32:	d51d      	bpl.n	8009c70 <tcp_receive+0x6d4>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8009c34:	68eb      	ldr	r3, [r5, #12]
 8009c36:	8998      	ldrh	r0, [r3, #12]
 8009c38:	f7fc fe62 	bl	8006900 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8009c3c:	0782      	lsls	r2, r0, #30
 8009c3e:	d417      	bmi.n	8009c70 <tcp_receive+0x6d4>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8009c40:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8009c44:	2001      	movs	r0, #1
 8009c46:	f8ba 900c 	ldrh.w	r9, [sl, #12]
 8009c4a:	f7fc fe59 	bl	8006900 <lwip_htons>
                tcplen = TCP_TCPLEN(&inseg);
 8009c4e:	68eb      	ldr	r3, [r5, #12]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8009c50:	ea49 0000 	orr.w	r0, r9, r0
 8009c54:	f8aa 000c 	strh.w	r0, [sl, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8009c58:	8998      	ldrh	r0, [r3, #12]
 8009c5a:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 8009c5e:	f7fc fe4f 	bl	8006900 <lwip_htons>
 8009c62:	f010 0003 	ands.w	r0, r0, #3
 8009c66:	bf18      	it	ne
 8009c68:	2001      	movne	r0, #1
 8009c6a:	4481      	add	r9, r0
 8009c6c:	f8a7 9000 	strh.w	r9, [r7]
              next = next->next;
 8009c70:	f8d8 9000 	ldr.w	r9, [r8]
              tcp_seg_free(prev);
 8009c74:	4640      	mov	r0, r8
 8009c76:	f7fe ff0b 	bl	8008a90 <tcp_seg_free>
              next = next->next;
 8009c7a:	46c8      	mov	r8, r9
 8009c7c:	e6f4      	b.n	8009a68 <tcp_receive+0x4cc>
          seqno = pcb->ooseq->tcphdr->seqno;
 8009c7e:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8009c80:	8990      	ldrh	r0, [r2, #12]
 8009c82:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 8009c86:	f7fc fe3b 	bl	8006900 <lwip_htons>
 8009c8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8009c8c:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8009c90:	f010 0003 	ands.w	r0, r0, #3
 8009c94:	bf18      	it	ne
 8009c96:	2001      	movne	r0, #1
 8009c98:	449a      	add	sl, r3
 8009c9a:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8009c9c:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8009c9e:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8009ca0:	8998      	ldrh	r0, [r3, #12]
 8009ca2:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
 8009ca6:	f7fc fe2b 	bl	8006900 <lwip_htons>
 8009caa:	f010 0003 	ands.w	r0, r0, #3
 8009cae:	bf18      	it	ne
 8009cb0:	2001      	movne	r0, #1
 8009cb2:	4458      	add	r0, fp
 8009cb4:	4582      	cmp	sl, r0
 8009cb6:	d206      	bcs.n	8009cc6 <tcp_receive+0x72a>
 8009cb8:	463b      	mov	r3, r7
 8009cba:	f240 52de 	movw	r2, #1502	; 0x5de
 8009cbe:	4641      	mov	r1, r8
 8009cc0:	4648      	mov	r0, r9
 8009cc2:	f004 ff37 	bl	800eb34 <iprintf>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8009cc6:	68eb      	ldr	r3, [r5, #12]
 8009cc8:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 8009ccc:	8998      	ldrh	r0, [r3, #12]
 8009cce:	f7fc fe17 	bl	8006900 <lwip_htons>
 8009cd2:	f010 0003 	ands.w	r0, r0, #3
 8009cd6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009cd8:	bf18      	it	ne
 8009cda:	2001      	movne	r0, #1
 8009cdc:	4450      	add	r0, sl
 8009cde:	1a18      	subs	r0, r3, r0
 8009ce0:	8520      	strh	r0, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	f7fe fe6a 	bl	80089bc <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 8009ce8:	6869      	ldr	r1, [r5, #4]
 8009cea:	890b      	ldrh	r3, [r1, #8]
 8009cec:	b133      	cbz	r3, 8009cfc <tcp_receive+0x760>
            if (recv_data) {
 8009cee:	4b46      	ldr	r3, [pc, #280]	; (8009e08 <tcp_receive+0x86c>)
 8009cf0:	6818      	ldr	r0, [r3, #0]
 8009cf2:	b1c8      	cbz	r0, 8009d28 <tcp_receive+0x78c>
              pbuf_cat(recv_data, cseg->p);
 8009cf4:	f7fe fd1c 	bl	8008730 <pbuf_cat>
            cseg->p = NULL;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8009cfc:	68eb      	ldr	r3, [r5, #12]
 8009cfe:	8998      	ldrh	r0, [r3, #12]
 8009d00:	f7fc fdfe 	bl	8006900 <lwip_htons>
 8009d04:	07c0      	lsls	r0, r0, #31
 8009d06:	d509      	bpl.n	8009d1c <tcp_receive+0x780>
            recv_flags |= TF_GOT_FIN;
 8009d08:	4a40      	ldr	r2, [pc, #256]	; (8009e0c <tcp_receive+0x870>)
 8009d0a:	7813      	ldrb	r3, [r2, #0]
 8009d0c:	f043 0320 	orr.w	r3, r3, #32
 8009d10:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8009d12:	7d23      	ldrb	r3, [r4, #20]
 8009d14:	2b04      	cmp	r3, #4
              pcb->state = CLOSE_WAIT;
 8009d16:	bf04      	itt	eq
 8009d18:	2307      	moveq	r3, #7
 8009d1a:	7523      	strbeq	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 8009d1c:	682b      	ldr	r3, [r5, #0]
 8009d1e:	6723      	str	r3, [r4, #112]	; 0x70
          tcp_seg_free(cseg);
 8009d20:	4628      	mov	r0, r5
 8009d22:	f7fe feb5 	bl	8008a90 <tcp_seg_free>
 8009d26:	e76f      	b.n	8009c08 <tcp_receive+0x66c>
              recv_data = cseg->p;
 8009d28:	6019      	str	r1, [r3, #0]
 8009d2a:	e7e5      	b.n	8009cf8 <tcp_receive+0x75c>
        tcp_ack(pcb);
 8009d2c:	f043 0301 	orr.w	r3, r3, #1
 8009d30:	76a3      	strb	r3, [r4, #26]
    }
  }
}
 8009d32:	b003      	add	sp, #12
 8009d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        tcp_send_empty_ack(pcb);
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f000 ffd7 	bl	800acec <tcp_send_empty_ack>
        if (pcb->ooseq == NULL) {
 8009d3e:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8009d40:	b925      	cbnz	r5, 8009d4c <tcp_receive+0x7b0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8009d42:	4833      	ldr	r0, [pc, #204]	; (8009e10 <tcp_receive+0x874>)
 8009d44:	f7fe feba 	bl	8008abc <tcp_seg_copy>
 8009d48:	6720      	str	r0, [r4, #112]	; 0x70
 8009d4a:	e7f2      	b.n	8009d32 <tcp_receive+0x796>
            if (seqno == next->tcphdr->seqno) {
 8009d4c:	6833      	ldr	r3, [r6, #0]
 8009d4e:	f04f 0800 	mov.w	r8, #0
 8009d52:	f103 3eff 	add.w	lr, r3, #4294967295
 8009d56:	f103 0c01 	add.w	ip, r3, #1
 8009d5a:	68e8      	ldr	r0, [r5, #12]
 8009d5c:	6842      	ldr	r2, [r0, #4]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d117      	bne.n	8009d92 <tcp_receive+0x7f6>
              if (inseg.len > next->len) {
 8009d62:	482b      	ldr	r0, [pc, #172]	; (8009e10 <tcp_receive+0x874>)
 8009d64:	892b      	ldrh	r3, [r5, #8]
 8009d66:	8902      	ldrh	r2, [r0, #8]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d9e2      	bls.n	8009d32 <tcp_receive+0x796>
                cseg = tcp_seg_copy(&inseg);
 8009d6c:	f7fe fea6 	bl	8008abc <tcp_seg_copy>
                if (cseg != NULL) {
 8009d70:	2800      	cmp	r0, #0
 8009d72:	d0de      	beq.n	8009d32 <tcp_receive+0x796>
                  if (prev != NULL) {
 8009d74:	f1b8 0f00 	cmp.w	r8, #0
 8009d78:	d009      	beq.n	8009d8e <tcp_receive+0x7f2>
                    prev->next = cseg;
 8009d7a:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8009d7e:	4629      	mov	r1, r5
}
 8009d80:	b003      	add	sp, #12
 8009d82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                    tcp_oos_insert_segment(cseg, next);
 8009d86:	f7ff bbcb 	b.w	8009520 <tcp_oos_insert_segment>
 8009d8a:	460d      	mov	r5, r1
 8009d8c:	e7e5      	b.n	8009d5a <tcp_receive+0x7be>
                    pcb->ooseq = cseg;
 8009d8e:	6720      	str	r0, [r4, #112]	; 0x70
 8009d90:	e7f5      	b.n	8009d7e <tcp_receive+0x7e2>
              if (prev == NULL) {
 8009d92:	f1b8 0f00 	cmp.w	r8, #0
 8009d96:	d109      	bne.n	8009dac <tcp_receive+0x810>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8009d98:	1a99      	subs	r1, r3, r2
 8009d9a:	2900      	cmp	r1, #0
 8009d9c:	da3c      	bge.n	8009e18 <tcp_receive+0x87c>
                  cseg = tcp_seg_copy(&inseg);
 8009d9e:	481c      	ldr	r0, [pc, #112]	; (8009e10 <tcp_receive+0x874>)
 8009da0:	f7fe fe8c 	bl	8008abc <tcp_seg_copy>
                  if (cseg != NULL) {
 8009da4:	2800      	cmp	r0, #0
 8009da6:	d0c4      	beq.n	8009d32 <tcp_receive+0x796>
                    pcb->ooseq = cseg;
 8009da8:	6720      	str	r0, [r4, #112]	; 0x70
 8009daa:	e7e8      	b.n	8009d7e <tcp_receive+0x7e2>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 8009dac:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8009db0:	6849      	ldr	r1, [r1, #4]
 8009db2:	ebae 0101 	sub.w	r1, lr, r1
 8009db6:	2900      	cmp	r1, #0
 8009db8:	db2e      	blt.n	8009e18 <tcp_receive+0x87c>
 8009dba:	ebac 0102 	sub.w	r1, ip, r2
 8009dbe:	2900      	cmp	r1, #0
 8009dc0:	dc2a      	bgt.n	8009e18 <tcp_receive+0x87c>
                  cseg = tcp_seg_copy(&inseg);
 8009dc2:	4813      	ldr	r0, [pc, #76]	; (8009e10 <tcp_receive+0x874>)
 8009dc4:	f7fe fe7a 	bl	8008abc <tcp_seg_copy>
                  if (cseg != NULL) {
 8009dc8:	4604      	mov	r4, r0
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	d0b1      	beq.n	8009d32 <tcp_receive+0x796>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8009dce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009dd2:	6831      	ldr	r1, [r6, #0]
 8009dd4:	685a      	ldr	r2, [r3, #4]
 8009dd6:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8009dda:	4413      	add	r3, r2
 8009ddc:	1a5b      	subs	r3, r3, r1
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	dd07      	ble.n	8009df2 <tcp_receive+0x856>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8009de2:	1a89      	subs	r1, r1, r2
 8009de4:	b289      	uxth	r1, r1
 8009de6:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 8009dea:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009dee:	f7fe fc13 	bl	8008618 <pbuf_realloc>
                    prev->next = cseg;
 8009df2:	f8c8 4000 	str.w	r4, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8009df6:	4629      	mov	r1, r5
 8009df8:	4620      	mov	r0, r4
 8009dfa:	e7c1      	b.n	8009d80 <tcp_receive+0x7e4>
 8009dfc:	080120e4 	.word	0x080120e4
 8009e00:	0801222b 	.word	0x0801222b
 8009e04:	0801127a 	.word	0x0801127a
 8009e08:	20000580 	.word	0x20000580
 8009e0c:	20000584 	.word	0x20000584
 8009e10:	2000056c 	.word	0x2000056c
 8009e14:	0801224a 	.word	0x0801224a
              if (next->next == NULL &&
 8009e18:	6829      	ldr	r1, [r5, #0]
 8009e1a:	46a8      	mov	r8, r5
 8009e1c:	2900      	cmp	r1, #0
 8009e1e:	d1b4      	bne.n	8009d8a <tcp_receive+0x7ee>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8009e20:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	dd85      	ble.n	8009d32 <tcp_receive+0x796>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8009e26:	8980      	ldrh	r0, [r0, #12]
 8009e28:	f7fc fd6a 	bl	8006900 <lwip_htons>
 8009e2c:	07c2      	lsls	r2, r0, #31
 8009e2e:	d480      	bmi.n	8009d32 <tcp_receive+0x796>
                next->next = tcp_seg_copy(&inseg);
 8009e30:	483c      	ldr	r0, [pc, #240]	; (8009f24 <tcp_receive+0x988>)
 8009e32:	f7fe fe43 	bl	8008abc <tcp_seg_copy>
 8009e36:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	f43f af7a 	beq.w	8009d32 <tcp_receive+0x796>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8009e3e:	68eb      	ldr	r3, [r5, #12]
 8009e40:	6831      	ldr	r1, [r6, #0]
 8009e42:	685a      	ldr	r2, [r3, #4]
 8009e44:	892b      	ldrh	r3, [r5, #8]
 8009e46:	4413      	add	r3, r2
 8009e48:	1a5b      	subs	r3, r3, r1
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	dd05      	ble.n	8009e5a <tcp_receive+0x8be>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8009e4e:	1a89      	subs	r1, r1, r2
 8009e50:	b289      	uxth	r1, r1
 8009e52:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 8009e54:	6868      	ldr	r0, [r5, #4]
 8009e56:	f7fe fbdf 	bl	8008618 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8009e5a:	6832      	ldr	r2, [r6, #0]
 8009e5c:	883b      	ldrh	r3, [r7, #0]
 8009e5e:	4413      	add	r3, r2
 8009e60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009e62:	1a9b      	subs	r3, r3, r2
 8009e64:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8009e66:	1a9b      	subs	r3, r3, r2
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	f77f af62 	ble.w	8009d32 <tcp_receive+0x796>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8009e6e:	682b      	ldr	r3, [r5, #0]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	8998      	ldrh	r0, [r3, #12]
 8009e74:	f7fc fd44 	bl	8006900 <lwip_htons>
 8009e78:	07c3      	lsls	r3, r0, #31
 8009e7a:	d511      	bpl.n	8009ea0 <tcp_receive+0x904>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	f8d3 900c 	ldr.w	r9, [r3, #12]
 8009e82:	f8b9 800c 	ldrh.w	r8, [r9, #12]
 8009e86:	4640      	mov	r0, r8
 8009e88:	f7fc fd3a 	bl	8006900 <lwip_htons>
 8009e8c:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8009e90:	f7fc fd36 	bl	8006900 <lwip_htons>
 8009e94:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 8009e98:	ea40 0808 	orr.w	r8, r0, r8
 8009e9c:	f8a9 800c 	strh.w	r8, [r9, #12]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8009ea0:	6832      	ldr	r2, [r6, #0]
 8009ea2:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8009ea4:	682b      	ldr	r3, [r5, #0]
 8009ea6:	1a89      	subs	r1, r1, r2
 8009ea8:	6a62      	ldr	r2, [r4, #36]	; 0x24
                    pbuf_realloc(next->next->p, next->next->len);
 8009eaa:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8009eac:	4411      	add	r1, r2
 8009eae:	b289      	uxth	r1, r1
 8009eb0:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8009eb2:	f7fe fbb1 	bl	8008618 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8009eb6:	682b      	ldr	r3, [r5, #0]
 8009eb8:	891d      	ldrh	r5, [r3, #8]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	8998      	ldrh	r0, [r3, #12]
 8009ebe:	f7fc fd1f 	bl	8006900 <lwip_htons>
 8009ec2:	f010 0003 	ands.w	r0, r0, #3
 8009ec6:	bf18      	it	ne
 8009ec8:	2001      	movne	r0, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8009eca:	6833      	ldr	r3, [r6, #0]
 8009ecc:	6a62      	ldr	r2, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 8009ece:	4428      	add	r0, r5
 8009ed0:	b280      	uxth	r0, r0
 8009ed2:	8038      	strh	r0, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8009ed4:	4418      	add	r0, r3
 8009ed6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009ed8:	4413      	add	r3, r2
 8009eda:	4298      	cmp	r0, r3
 8009edc:	f43f af29 	beq.w	8009d32 <tcp_receive+0x796>
 8009ee0:	4b11      	ldr	r3, [pc, #68]	; (8009f28 <tcp_receive+0x98c>)
 8009ee2:	4912      	ldr	r1, [pc, #72]	; (8009f2c <tcp_receive+0x990>)
 8009ee4:	4812      	ldr	r0, [pc, #72]	; (8009f30 <tcp_receive+0x994>)
 8009ee6:	f240 627b 	movw	r2, #1659	; 0x67b
}
 8009eea:	b003      	add	sp, #12
 8009eec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8009ef0:	f004 be20 	b.w	800eb34 <iprintf>
      tcp_send_empty_ack(pcb);
 8009ef4:	4620      	mov	r0, r4
}
 8009ef6:	b003      	add	sp, #12
 8009ef8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tcp_send_empty_ack(pcb);
 8009efc:	f000 bef6 	b.w	800acec <tcp_send_empty_ack>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8009f00:	6833      	ldr	r3, [r6, #0]
 8009f02:	1a99      	subs	r1, r3, r2
 8009f04:	2900      	cmp	r1, #0
 8009f06:	db06      	blt.n	8009f16 <tcp_receive+0x97a>
 8009f08:	3301      	adds	r3, #1
 8009f0a:	1a9b      	subs	r3, r3, r2
 8009f0c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8009f0e:	1a9b      	subs	r3, r3, r2
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f77f af0e 	ble.w	8009d32 <tcp_receive+0x796>
      tcp_ack_now(pcb);
 8009f16:	7ea3      	ldrb	r3, [r4, #26]
 8009f18:	e683      	b.n	8009c22 <tcp_receive+0x686>
        pcb->dupacks = 0;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f20:	f7ff bbb1 	b.w	8009686 <tcp_receive+0xea>
 8009f24:	2000056c 	.word	0x2000056c
 8009f28:	080120e4 	.word	0x080120e4
 8009f2c:	080121b9 	.word	0x080121b9
 8009f30:	0801127a 	.word	0x0801127a

08009f34 <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8009f34:	4b0b      	ldr	r3, [pc, #44]	; (8009f64 <tcp_getoptbyte+0x30>)
 8009f36:	4a0c      	ldr	r2, [pc, #48]	; (8009f68 <tcp_getoptbyte+0x34>)
 8009f38:	6819      	ldr	r1, [r3, #0]
{
 8009f3a:	b510      	push	{r4, lr}
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8009f3c:	b121      	cbz	r1, 8009f48 <tcp_getoptbyte+0x14>
 8009f3e:	480b      	ldr	r0, [pc, #44]	; (8009f6c <tcp_getoptbyte+0x38>)
 8009f40:	8813      	ldrh	r3, [r2, #0]
 8009f42:	8800      	ldrh	r0, [r0, #0]
 8009f44:	4283      	cmp	r3, r0
 8009f46:	d207      	bcs.n	8009f58 <tcp_getoptbyte+0x24>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8009f48:	4b09      	ldr	r3, [pc, #36]	; (8009f70 <tcp_getoptbyte+0x3c>)
    return opts[tcp_optidx++];
 8009f4a:	8811      	ldrh	r1, [r2, #0]
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8009f4c:	681b      	ldr	r3, [r3, #0]
    return opts[tcp_optidx++];
 8009f4e:	440b      	add	r3, r1
 8009f50:	1c48      	adds	r0, r1, #1
 8009f52:	8010      	strh	r0, [r2, #0]
 8009f54:	7d18      	ldrb	r0, [r3, #20]
 8009f56:	bd10      	pop	{r4, pc}
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8009f58:	1c5c      	adds	r4, r3, #1
 8009f5a:	1a1b      	subs	r3, r3, r0
    return tcphdr_opt2[idx];
 8009f5c:	b2db      	uxtb	r3, r3
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8009f5e:	8014      	strh	r4, [r2, #0]
    return tcphdr_opt2[idx];
 8009f60:	5cc8      	ldrb	r0, [r1, r3]
  }
}
 8009f62:	bd10      	pop	{r4, pc}
 8009f64:	20000598 	.word	0x20000598
 8009f68:	2000058c 	.word	0x2000058c
 8009f6c:	20000594 	.word	0x20000594
 8009f70:	20000590 	.word	0x20000590

08009f74 <tcp_parseopt.isra.1.part.2>:
 * Currently, only the MSS option is supported!
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
 8009f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8009f76:	4d19      	ldr	r5, [pc, #100]	; (8009fdc <tcp_parseopt.isra.1.part.2+0x68>)
 8009f78:	4e19      	ldr	r6, [pc, #100]	; (8009fe0 <tcp_parseopt.isra.1.part.2+0x6c>)
 8009f7a:	2300      	movs	r3, #0
tcp_parseopt(struct tcp_pcb *pcb)
 8009f7c:	4607      	mov	r7, r0
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8009f7e:	802b      	strh	r3, [r5, #0]
 8009f80:	8834      	ldrh	r4, [r6, #0]
 8009f82:	882b      	ldrh	r3, [r5, #0]
 8009f84:	42a3      	cmp	r3, r4
 8009f86:	d300      	bcc.n	8009f8a <tcp_parseopt.isra.1.part.2+0x16>
 8009f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      u8_t opt = tcp_getoptbyte();
 8009f8a:	f7ff ffd3 	bl	8009f34 <tcp_getoptbyte>
      switch (opt) {
 8009f8e:	2801      	cmp	r0, #1
 8009f90:	d0f6      	beq.n	8009f80 <tcp_parseopt.isra.1.part.2+0xc>
 8009f92:	d3f9      	bcc.n	8009f88 <tcp_parseopt.isra.1.part.2+0x14>
 8009f94:	2802      	cmp	r0, #2
 8009f96:	d117      	bne.n	8009fc8 <tcp_parseopt.isra.1.part.2+0x54>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8009f98:	f7ff ffcc 	bl	8009f34 <tcp_getoptbyte>
 8009f9c:	2804      	cmp	r0, #4
 8009f9e:	d1f3      	bne.n	8009f88 <tcp_parseopt.isra.1.part.2+0x14>
 8009fa0:	882b      	ldrh	r3, [r5, #0]
 8009fa2:	3301      	adds	r3, #1
 8009fa4:	42a3      	cmp	r3, r4
 8009fa6:	daef      	bge.n	8009f88 <tcp_parseopt.isra.1.part.2+0x14>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 8009fa8:	f7ff ffc4 	bl	8009f34 <tcp_getoptbyte>
 8009fac:	0200      	lsls	r0, r0, #8
 8009fae:	b284      	uxth	r4, r0
        mss |= tcp_getoptbyte();
 8009fb0:	f7ff ffc0 	bl	8009f34 <tcp_getoptbyte>
 8009fb4:	4320      	orrs	r0, r4
 8009fb6:	b280      	uxth	r0, r0
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8009fb8:	1e43      	subs	r3, r0, #1
 8009fba:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8009fbe:	bf28      	it	cs
 8009fc0:	f44f 7006 	movcs.w	r0, #536	; 0x218
 8009fc4:	8038      	strh	r0, [r7, #0]
 8009fc6:	e7db      	b.n	8009f80 <tcp_parseopt.isra.1.part.2+0xc>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 8009fc8:	f7ff ffb4 	bl	8009f34 <tcp_getoptbyte>
        if (data < 2) {
 8009fcc:	2801      	cmp	r0, #1
 8009fce:	d9db      	bls.n	8009f88 <tcp_parseopt.isra.1.part.2+0x14>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 8009fd0:	882b      	ldrh	r3, [r5, #0]
 8009fd2:	3b02      	subs	r3, #2
 8009fd4:	4418      	add	r0, r3
 8009fd6:	8028      	strh	r0, [r5, #0]
 8009fd8:	e7d2      	b.n	8009f80 <tcp_parseopt.isra.1.part.2+0xc>
 8009fda:	bf00      	nop
 8009fdc:	2000058c 	.word	0x2000058c
 8009fe0:	2000059c 	.word	0x2000059c

08009fe4 <tcp_input_delayed_close>:
{
 8009fe4:	b510      	push	{r4, lr}
  if (recv_flags & TF_CLOSED) {
 8009fe6:	4b0d      	ldr	r3, [pc, #52]	; (800a01c <tcp_input_delayed_close+0x38>)
{
 8009fe8:	4604      	mov	r4, r0
  if (recv_flags & TF_CLOSED) {
 8009fea:	7818      	ldrb	r0, [r3, #0]
 8009fec:	f010 0010 	ands.w	r0, r0, #16
 8009ff0:	d012      	beq.n	800a018 <tcp_input_delayed_close+0x34>
    if (!(pcb->flags & TF_RXCLOSED)) {
 8009ff2:	7ea3      	ldrb	r3, [r4, #26]
 8009ff4:	06db      	lsls	r3, r3, #27
 8009ff6:	d406      	bmi.n	800a006 <tcp_input_delayed_close+0x22>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8009ff8:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8009ffc:	b11b      	cbz	r3, 800a006 <tcp_input_delayed_close+0x22>
 8009ffe:	f06f 010e 	mvn.w	r1, #14
 800a002:	6920      	ldr	r0, [r4, #16]
 800a004:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800a006:	4621      	mov	r1, r4
 800a008:	4805      	ldr	r0, [pc, #20]	; (800a020 <tcp_input_delayed_close+0x3c>)
 800a00a:	f7fe ff6f 	bl	8008eec <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800a00e:	2001      	movs	r0, #1
 800a010:	4621      	mov	r1, r4
 800a012:	f7fe f871 	bl	80080f8 <memp_free>
 800a016:	2001      	movs	r0, #1
}
 800a018:	bd10      	pop	{r4, pc}
 800a01a:	bf00      	nop
 800a01c:	20000584 	.word	0x20000584
 800a020:	20003af4 	.word	0x20003af4

0800a024 <tcp_input>:
{
 800a024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  tcphdr = (struct tcp_hdr *)p->payload;
 800a028:	4e9f      	ldr	r6, [pc, #636]	; (800a2a8 <tcp_input+0x284>)
 800a02a:	6843      	ldr	r3, [r0, #4]
 800a02c:	6033      	str	r3, [r6, #0]
  if (p->len < TCP_HLEN) {
 800a02e:	8943      	ldrh	r3, [r0, #10]
 800a030:	2b13      	cmp	r3, #19
{
 800a032:	b089      	sub	sp, #36	; 0x24
 800a034:	4605      	mov	r5, r0
  if (p->len < TCP_HLEN) {
 800a036:	f240 81b2 	bls.w	800a39e <tcp_input+0x37a>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800a03a:	4f9c      	ldr	r7, [pc, #624]	; (800a2ac <tcp_input+0x288>)
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	6978      	ldr	r0, [r7, #20]
 800a040:	f7fd fa69 	bl	8007516 <ip4_addr_isbroadcast_u32>
 800a044:	46b8      	mov	r8, r7
 800a046:	4604      	mov	r4, r0
 800a048:	2800      	cmp	r0, #0
 800a04a:	f040 81a8 	bne.w	800a39e <tcp_input+0x37a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800a054:	2be0      	cmp	r3, #224	; 0xe0
 800a056:	f000 81a2 	beq.w	800a39e <tcp_input+0x37a>
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 800a05a:	6833      	ldr	r3, [r6, #0]
 800a05c:	8998      	ldrh	r0, [r3, #12]
 800a05e:	f7fc fc4f 	bl	8006900 <lwip_htons>
 800a062:	0a81      	lsrs	r1, r0, #10
 800a064:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800a068:	2913      	cmp	r1, #19
 800a06a:	f240 8198 	bls.w	800a39e <tcp_input+0x37a>
 800a06e:	892b      	ldrh	r3, [r5, #8]
 800a070:	b289      	uxth	r1, r1
 800a072:	428b      	cmp	r3, r1
 800a074:	f0c0 8193 	bcc.w	800a39e <tcp_input+0x37a>
  if (p->len >= hdrlen_bytes) {
 800a078:	8968      	ldrh	r0, [r5, #10]
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800a07a:	4a8d      	ldr	r2, [pc, #564]	; (800a2b0 <tcp_input+0x28c>)
  tcphdr_opt2 = NULL;
 800a07c:	4f8d      	ldr	r7, [pc, #564]	; (800a2b4 <tcp_input+0x290>)
 800a07e:	9206      	str	r2, [sp, #24]
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800a080:	f1a1 0314 	sub.w	r3, r1, #20
 800a084:	b29b      	uxth	r3, r3
  if (p->len >= hdrlen_bytes) {
 800a086:	4288      	cmp	r0, r1
  tcphdr_opt2 = NULL;
 800a088:	603c      	str	r4, [r7, #0]
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800a08a:	8013      	strh	r3, [r2, #0]
 800a08c:	4c8a      	ldr	r4, [pc, #552]	; (800a2b8 <tcp_input+0x294>)
  if (p->len >= hdrlen_bytes) {
 800a08e:	d344      	bcc.n	800a11a <tcp_input+0xf6>
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 800a090:	4249      	negs	r1, r1
 800a092:	4628      	mov	r0, r5
    tcphdr_opt1len = tcphdr_optlen;
 800a094:	8023      	strh	r3, [r4, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 800a096:	f7fe f977 	bl	8008388 <pbuf_header>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800a09a:	6834      	ldr	r4, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800a09c:	f8df b26c 	ldr.w	fp, [pc, #620]	; 800a30c <tcp_input+0x2e8>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800a0a0:	8820      	ldrh	r0, [r4, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800a0a2:	4f86      	ldr	r7, [pc, #536]	; (800a2bc <tcp_input+0x298>)
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800a0a4:	f7fc fc2c 	bl	8006900 <lwip_htons>
 800a0a8:	8020      	strh	r0, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800a0aa:	6834      	ldr	r4, [r6, #0]
 800a0ac:	8860      	ldrh	r0, [r4, #2]
 800a0ae:	f7fc fc27 	bl	8006900 <lwip_htons>
 800a0b2:	8060      	strh	r0, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800a0b4:	6834      	ldr	r4, [r6, #0]
 800a0b6:	6860      	ldr	r0, [r4, #4]
 800a0b8:	f7fc fc25 	bl	8006906 <lwip_htonl>
 800a0bc:	6060      	str	r0, [r4, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800a0be:	6834      	ldr	r4, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800a0c0:	f8cb 0000 	str.w	r0, [fp]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800a0c4:	68a0      	ldr	r0, [r4, #8]
 800a0c6:	f7fc fc1e 	bl	8006906 <lwip_htonl>
 800a0ca:	60a0      	str	r0, [r4, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800a0cc:	6834      	ldr	r4, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800a0ce:	6038      	str	r0, [r7, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800a0d0:	89e0      	ldrh	r0, [r4, #14]
 800a0d2:	f7fc fc15 	bl	8006900 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 800a0d6:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800a0d8:	81e0      	strh	r0, [r4, #14]
  flags = TCPH_FLAGS(tcphdr);
 800a0da:	8998      	ldrh	r0, [r3, #12]
 800a0dc:	f7fc fc10 	bl	8006900 <lwip_htons>
 800a0e0:	b2c0      	uxtb	r0, r0
 800a0e2:	f000 033f 	and.w	r3, r0, #63	; 0x3f
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800a0e6:	8929      	ldrh	r1, [r5, #8]
  flags = TCPH_FLAGS(tcphdr);
 800a0e8:	4a75      	ldr	r2, [pc, #468]	; (800a2c0 <tcp_input+0x29c>)
 800a0ea:	9203      	str	r2, [sp, #12]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800a0ec:	f010 0003 	ands.w	r0, r0, #3
 800a0f0:	bf18      	it	ne
 800a0f2:	2001      	movne	r0, #1
 800a0f4:	4408      	add	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a0f6:	4973      	ldr	r1, [pc, #460]	; (800a2c4 <tcp_input+0x2a0>)
  flags = TCPH_FLAGS(tcphdr);
 800a0f8:	7013      	strb	r3, [r2, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800a0fa:	4b73      	ldr	r3, [pc, #460]	; (800a2c8 <tcp_input+0x2a4>)
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a0fc:	680c      	ldr	r4, [r1, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800a0fe:	8018      	strh	r0, [r3, #0]
  prev = NULL;
 800a100:	f04f 0a00 	mov.w	sl, #0
 800a104:	9304      	str	r3, [sp, #16]
 800a106:	4689      	mov	r9, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a108:	2c00      	cmp	r4, #0
 800a10a:	d140      	bne.n	800a18e <tcp_input+0x16a>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a10c:	4b6f      	ldr	r3, [pc, #444]	; (800a2cc <tcp_input+0x2a8>)
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800a10e:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 800a2d0 <tcp_input+0x2ac>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a112:	681c      	ldr	r4, [r3, #0]
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800a114:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 800a310 <tcp_input+0x2ec>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a118:	e148      	b.n	800a3ac <tcp_input+0x388>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800a11a:	682b      	ldr	r3, [r5, #0]
 800a11c:	b92b      	cbnz	r3, 800a12a <tcp_input+0x106>
 800a11e:	4b6c      	ldr	r3, [pc, #432]	; (800a2d0 <tcp_input+0x2ac>)
 800a120:	496c      	ldr	r1, [pc, #432]	; (800a2d4 <tcp_input+0x2b0>)
 800a122:	486d      	ldr	r0, [pc, #436]	; (800a2d8 <tcp_input+0x2b4>)
 800a124:	22b2      	movs	r2, #178	; 0xb2
 800a126:	f004 fd05 	bl	800eb34 <iprintf>
    pbuf_header(p, -TCP_HLEN);
 800a12a:	f06f 0113 	mvn.w	r1, #19
 800a12e:	4628      	mov	r0, r5
 800a130:	f7fe f92a 	bl	8008388 <pbuf_header>
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800a134:	9b06      	ldr	r3, [sp, #24]
    tcphdr_opt1len = p->len;
 800a136:	8969      	ldrh	r1, [r5, #10]
 800a138:	8021      	strh	r1, [r4, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800a13a:	881c      	ldrh	r4, [r3, #0]
 800a13c:	1a64      	subs	r4, r4, r1
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 800a13e:	4249      	negs	r1, r1
 800a140:	b209      	sxth	r1, r1
 800a142:	4628      	mov	r0, r5
 800a144:	f7fe f920 	bl	8008388 <pbuf_header>
    if (opt2len > p->next->len) {
 800a148:	6828      	ldr	r0, [r5, #0]
 800a14a:	8943      	ldrh	r3, [r0, #10]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800a14c:	b2a4      	uxth	r4, r4
    if (opt2len > p->next->len) {
 800a14e:	42a3      	cmp	r3, r4
 800a150:	f0c0 8125 	bcc.w	800a39e <tcp_input+0x37a>
    pbuf_header(p->next, -(s16_t)opt2len);
 800a154:	4261      	negs	r1, r4
    tcphdr_opt2 = (u8_t*)p->next->payload;
 800a156:	6843      	ldr	r3, [r0, #4]
 800a158:	603b      	str	r3, [r7, #0]
    pbuf_header(p->next, -(s16_t)opt2len);
 800a15a:	b209      	sxth	r1, r1
 800a15c:	f7fe f914 	bl	8008388 <pbuf_header>
    p->tot_len -= opt2len;
 800a160:	892b      	ldrh	r3, [r5, #8]
 800a162:	1b1c      	subs	r4, r3, r4
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800a164:	896b      	ldrh	r3, [r5, #10]
    p->tot_len -= opt2len;
 800a166:	812c      	strh	r4, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800a168:	b12b      	cbz	r3, 800a176 <tcp_input+0x152>
 800a16a:	4b59      	ldr	r3, [pc, #356]	; (800a2d0 <tcp_input+0x2ac>)
 800a16c:	495b      	ldr	r1, [pc, #364]	; (800a2dc <tcp_input+0x2b8>)
 800a16e:	485a      	ldr	r0, [pc, #360]	; (800a2d8 <tcp_input+0x2b4>)
 800a170:	22cf      	movs	r2, #207	; 0xcf
 800a172:	f004 fcdf 	bl	800eb34 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800a176:	682b      	ldr	r3, [r5, #0]
 800a178:	892a      	ldrh	r2, [r5, #8]
 800a17a:	891b      	ldrh	r3, [r3, #8]
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d08c      	beq.n	800a09a <tcp_input+0x76>
 800a180:	4b53      	ldr	r3, [pc, #332]	; (800a2d0 <tcp_input+0x2ac>)
 800a182:	4957      	ldr	r1, [pc, #348]	; (800a2e0 <tcp_input+0x2bc>)
 800a184:	4854      	ldr	r0, [pc, #336]	; (800a2d8 <tcp_input+0x2b4>)
 800a186:	22d0      	movs	r2, #208	; 0xd0
 800a188:	f004 fcd4 	bl	800eb34 <iprintf>
 800a18c:	e785      	b.n	800a09a <tcp_input+0x76>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800a18e:	7d23      	ldrb	r3, [r4, #20]
 800a190:	b92b      	cbnz	r3, 800a19e <tcp_input+0x17a>
 800a192:	4b4f      	ldr	r3, [pc, #316]	; (800a2d0 <tcp_input+0x2ac>)
 800a194:	4953      	ldr	r1, [pc, #332]	; (800a2e4 <tcp_input+0x2c0>)
 800a196:	4850      	ldr	r0, [pc, #320]	; (800a2d8 <tcp_input+0x2b4>)
 800a198:	22e2      	movs	r2, #226	; 0xe2
 800a19a:	f004 fccb 	bl	800eb34 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800a19e:	7d23      	ldrb	r3, [r4, #20]
 800a1a0:	2b0a      	cmp	r3, #10
 800a1a2:	d105      	bne.n	800a1b0 <tcp_input+0x18c>
 800a1a4:	4b4a      	ldr	r3, [pc, #296]	; (800a2d0 <tcp_input+0x2ac>)
 800a1a6:	4950      	ldr	r1, [pc, #320]	; (800a2e8 <tcp_input+0x2c4>)
 800a1a8:	484b      	ldr	r0, [pc, #300]	; (800a2d8 <tcp_input+0x2b4>)
 800a1aa:	22e3      	movs	r2, #227	; 0xe3
 800a1ac:	f004 fcc2 	bl	800eb34 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800a1b0:	7d23      	ldrb	r3, [r4, #20]
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d105      	bne.n	800a1c2 <tcp_input+0x19e>
 800a1b6:	4b46      	ldr	r3, [pc, #280]	; (800a2d0 <tcp_input+0x2ac>)
 800a1b8:	494c      	ldr	r1, [pc, #304]	; (800a2ec <tcp_input+0x2c8>)
 800a1ba:	4847      	ldr	r0, [pc, #284]	; (800a2d8 <tcp_input+0x2b4>)
 800a1bc:	22e4      	movs	r2, #228	; 0xe4
 800a1be:	f004 fcb9 	bl	800eb34 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 800a1c2:	6832      	ldr	r2, [r6, #0]
 800a1c4:	8b21      	ldrh	r1, [r4, #24]
 800a1c6:	8813      	ldrh	r3, [r2, #0]
 800a1c8:	4299      	cmp	r1, r3
 800a1ca:	68e3      	ldr	r3, [r4, #12]
 800a1cc:	d169      	bne.n	800a2a2 <tcp_input+0x27e>
 800a1ce:	8ae1      	ldrh	r1, [r4, #22]
 800a1d0:	8852      	ldrh	r2, [r2, #2]
 800a1d2:	4291      	cmp	r1, r2
 800a1d4:	d165      	bne.n	800a2a2 <tcp_input+0x27e>
        pcb->local_port == tcphdr->dest &&
 800a1d6:	6861      	ldr	r1, [r4, #4]
 800a1d8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a1dc:	4291      	cmp	r1, r2
 800a1de:	d160      	bne.n	800a2a2 <tcp_input+0x27e>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800a1e0:	6821      	ldr	r1, [r4, #0]
 800a1e2:	f8d8 2014 	ldr.w	r2, [r8, #20]
 800a1e6:	4291      	cmp	r1, r2
 800a1e8:	d15b      	bne.n	800a2a2 <tcp_input+0x27e>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800a1ea:	429c      	cmp	r4, r3
 800a1ec:	f040 8406 	bne.w	800a9fc <tcp_input+0x9d8>
 800a1f0:	4b37      	ldr	r3, [pc, #220]	; (800a2d0 <tcp_input+0x2ac>)
 800a1f2:	493f      	ldr	r1, [pc, #252]	; (800a2f0 <tcp_input+0x2cc>)
 800a1f4:	4838      	ldr	r0, [pc, #224]	; (800a2d8 <tcp_input+0x2b4>)
 800a1f6:	22ec      	movs	r2, #236	; 0xec
 800a1f8:	f004 fc9c 	bl	800eb34 <iprintf>
      if (prev != NULL) {
 800a1fc:	f1ba 0f00 	cmp.w	sl, #0
 800a200:	d007      	beq.n	800a212 <tcp_input+0x1ee>
        prev->next = pcb->next;
 800a202:	68e3      	ldr	r3, [r4, #12]
 800a204:	f8ca 300c 	str.w	r3, [sl, #12]
        pcb->next = tcp_active_pcbs;
 800a208:	f8d9 3000 	ldr.w	r3, [r9]
 800a20c:	60e3      	str	r3, [r4, #12]
        tcp_active_pcbs = pcb;
 800a20e:	f8c9 4000 	str.w	r4, [r9]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800a212:	68e3      	ldr	r3, [r4, #12]
 800a214:	429c      	cmp	r4, r3
 800a216:	d105      	bne.n	800a224 <tcp_input+0x200>
 800a218:	4b2d      	ldr	r3, [pc, #180]	; (800a2d0 <tcp_input+0x2ac>)
 800a21a:	4936      	ldr	r1, [pc, #216]	; (800a2f4 <tcp_input+0x2d0>)
 800a21c:	482e      	ldr	r0, [pc, #184]	; (800a2d8 <tcp_input+0x2b4>)
 800a21e:	22f4      	movs	r2, #244	; 0xf4
 800a220:	f004 fc88 	bl	800eb34 <iprintf>
    inseg.next = NULL;
 800a224:	4b34      	ldr	r3, [pc, #208]	; (800a2f8 <tcp_input+0x2d4>)
    inseg.len = p->tot_len;
 800a226:	8929      	ldrh	r1, [r5, #8]
 800a228:	8119      	strh	r1, [r3, #8]
    inseg.next = NULL;
 800a22a:	2200      	movs	r2, #0
    inseg.tcphdr = tcphdr;
 800a22c:	6831      	ldr	r1, [r6, #0]
    inseg.next = NULL;
 800a22e:	601a      	str	r2, [r3, #0]
    inseg.tcphdr = tcphdr;
 800a230:	60d9      	str	r1, [r3, #12]
    recv_flags = 0;
 800a232:	4832      	ldr	r0, [pc, #200]	; (800a2fc <tcp_input+0x2d8>)
    recv_acked = 0;
 800a234:	4932      	ldr	r1, [pc, #200]	; (800a300 <tcp_input+0x2dc>)
    inseg.p = p;
 800a236:	605d      	str	r5, [r3, #4]
    recv_data = NULL;
 800a238:	4b32      	ldr	r3, [pc, #200]	; (800a304 <tcp_input+0x2e0>)
    recv_flags = 0;
 800a23a:	7002      	strb	r2, [r0, #0]
    recv_data = NULL;
 800a23c:	601a      	str	r2, [r3, #0]
    recv_acked = 0;
 800a23e:	800a      	strh	r2, [r1, #0]
    if (flags & TCP_PSH) {
 800a240:	9a03      	ldr	r2, [sp, #12]
 800a242:	9105      	str	r1, [sp, #20]
 800a244:	7812      	ldrb	r2, [r2, #0]
 800a246:	f012 0f08 	tst.w	r2, #8
 800a24a:	4680      	mov	r8, r0
 800a24c:	469a      	mov	sl, r3
 800a24e:	d003      	beq.n	800a258 <tcp_input+0x234>
      p->flags |= PBUF_FLAG_PUSH;
 800a250:	7b6b      	ldrb	r3, [r5, #13]
 800a252:	f043 0301 	orr.w	r3, r3, #1
 800a256:	736b      	strb	r3, [r5, #13]
    if (pcb->refused_data != NULL) {
 800a258:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a25a:	4d2b      	ldr	r5, [pc, #172]	; (800a308 <tcp_input+0x2e4>)
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	f000 8137 	beq.w	800a4d0 <tcp_input+0x4ac>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800a262:	4620      	mov	r0, r4
 800a264:	f7fe ff54 	bl	8009110 <tcp_process_refused_data>
 800a268:	300d      	adds	r0, #13
 800a26a:	d008      	beq.n	800a27e <tcp_input+0x25a>
 800a26c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a26e:	2b00      	cmp	r3, #0
 800a270:	f000 812e 	beq.w	800a4d0 <tcp_input+0x4ac>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800a274:	9b04      	ldr	r3, [sp, #16]
 800a276:	881b      	ldrh	r3, [r3, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	f000 8129 	beq.w	800a4d0 <tcp_input+0x4ac>
        if (pcb->rcv_ann_wnd == 0) {
 800a27e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800a280:	b913      	cbnz	r3, 800a288 <tcp_input+0x264>
          tcp_send_empty_ack(pcb);
 800a282:	4620      	mov	r0, r4
 800a284:	f000 fd32 	bl	800acec <tcp_send_empty_ack>
    tcp_input_pcb = NULL;
 800a288:	2400      	movs	r4, #0
 800a28a:	602c      	str	r4, [r5, #0]
    if (inseg.p != NULL)
 800a28c:	4d1a      	ldr	r5, [pc, #104]	; (800a2f8 <tcp_input+0x2d4>)
    recv_data = NULL;
 800a28e:	f8ca 4000 	str.w	r4, [sl]
    if (inseg.p != NULL)
 800a292:	6868      	ldr	r0, [r5, #4]
 800a294:	b110      	cbz	r0, 800a29c <tcp_input+0x278>
      pbuf_free(inseg.p);
 800a296:	f7fe f87d 	bl	8008394 <pbuf_free>
      inseg.p = NULL;
 800a29a:	606c      	str	r4, [r5, #4]
}
 800a29c:	b009      	add	sp, #36	; 0x24
 800a29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800a2a2:	46a2      	mov	sl, r4
 800a2a4:	461c      	mov	r4, r3
 800a2a6:	e72f      	b.n	800a108 <tcp_input+0xe4>
 800a2a8:	20000590 	.word	0x20000590
 800a2ac:	200005cc 	.word	0x200005cc
 800a2b0:	2000059c 	.word	0x2000059c
 800a2b4:	20000598 	.word	0x20000598
 800a2b8:	20000594 	.word	0x20000594
 800a2bc:	20000564 	.word	0x20000564
 800a2c0:	20000568 	.word	0x20000568
 800a2c4:	20003af4 	.word	0x20003af4
 800a2c8:	2000059e 	.word	0x2000059e
 800a2cc:	20003b04 	.word	0x20003b04
 800a2d0:	080120e4 	.word	0x080120e4
 800a2d4:	08011f2e 	.word	0x08011f2e
 800a2d8:	0801127a 	.word	0x0801127a
 800a2dc:	08011f3e 	.word	0x08011f3e
 800a2e0:	08011f4a 	.word	0x08011f4a
 800a2e4:	08011f69 	.word	0x08011f69
 800a2e8:	08011f90 	.word	0x08011f90
 800a2ec:	08011fba 	.word	0x08011fba
 800a2f0:	08011fe1 	.word	0x08011fe1
 800a2f4:	0801200c 	.word	0x0801200c
 800a2f8:	2000056c 	.word	0x2000056c
 800a2fc:	20000584 	.word	0x20000584
 800a300:	2000057c 	.word	0x2000057c
 800a304:	20000580 	.word	0x20000580
 800a308:	20003b08 	.word	0x20003b08
 800a30c:	20000588 	.word	0x20000588
 800a310:	08012036 	.word	0x08012036
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800a314:	7d23      	ldrb	r3, [r4, #20]
 800a316:	2b0a      	cmp	r3, #10
 800a318:	d005      	beq.n	800a326 <tcp_input+0x302>
 800a31a:	4653      	mov	r3, sl
 800a31c:	22fe      	movs	r2, #254	; 0xfe
 800a31e:	4649      	mov	r1, r9
 800a320:	489d      	ldr	r0, [pc, #628]	; (800a598 <tcp_input+0x574>)
 800a322:	f004 fc07 	bl	800eb34 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 800a326:	6833      	ldr	r3, [r6, #0]
 800a328:	8b22      	ldrh	r2, [r4, #24]
 800a32a:	8818      	ldrh	r0, [r3, #0]
 800a32c:	4290      	cmp	r0, r2
 800a32e:	d13c      	bne.n	800a3aa <tcp_input+0x386>
          pcb->local_port == tcphdr->dest &&
 800a330:	8ae1      	ldrh	r1, [r4, #22]
      if (pcb->remote_port == tcphdr->src &&
 800a332:	885a      	ldrh	r2, [r3, #2]
 800a334:	428a      	cmp	r2, r1
 800a336:	d138      	bne.n	800a3aa <tcp_input+0x386>
          pcb->local_port == tcphdr->dest &&
 800a338:	6861      	ldr	r1, [r4, #4]
 800a33a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a33e:	4299      	cmp	r1, r3
 800a340:	d133      	bne.n	800a3aa <tcp_input+0x386>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800a342:	6821      	ldr	r1, [r4, #0]
 800a344:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800a348:	4299      	cmp	r1, r3
 800a34a:	d12e      	bne.n	800a3aa <tcp_input+0x386>
  if (flags & TCP_RST) {
 800a34c:	9b03      	ldr	r3, [sp, #12]
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	0759      	lsls	r1, r3, #29
 800a352:	d424      	bmi.n	800a39e <tcp_input+0x37a>
  if (flags & TCP_SYN) {
 800a354:	079e      	lsls	r6, r3, #30
 800a356:	d513      	bpl.n	800a380 <tcp_input+0x35c>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800a358:	f8db 1000 	ldr.w	r1, [fp]
 800a35c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a35e:	1acb      	subs	r3, r1, r3
 800a360:	d413      	bmi.n	800a38a <tcp_input+0x366>
 800a362:	8d26      	ldrh	r6, [r4, #40]	; 0x28
 800a364:	1b9b      	subs	r3, r3, r6
 800a366:	2b00      	cmp	r3, #0
 800a368:	dc0f      	bgt.n	800a38a <tcp_input+0x366>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a36a:	9b04      	ldr	r3, [sp, #16]
 800a36c:	881c      	ldrh	r4, [r3, #0]
 800a36e:	9001      	str	r0, [sp, #4]
 800a370:	9200      	str	r2, [sp, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a372:	4b8a      	ldr	r3, [pc, #552]	; (800a59c <tcp_input+0x578>)
 800a374:	4421      	add	r1, r4
 800a376:	1d1a      	adds	r2, r3, #4
 800a378:	6838      	ldr	r0, [r7, #0]
 800a37a:	f000 fe6b 	bl	800b054 <tcp_rst>
 800a37e:	e00e      	b.n	800a39e <tcp_input+0x37a>
  } else if (flags & TCP_FIN) {
 800a380:	07d8      	lsls	r0, r3, #31
    pcb->tmr = tcp_ticks;
 800a382:	bf42      	ittt	mi
 800a384:	4b86      	ldrmi	r3, [pc, #536]	; (800a5a0 <tcp_input+0x57c>)
 800a386:	681b      	ldrmi	r3, [r3, #0]
 800a388:	6223      	strmi	r3, [r4, #32]
  if ((tcplen > 0)) {
 800a38a:	9b04      	ldr	r3, [sp, #16]
 800a38c:	881b      	ldrh	r3, [r3, #0]
 800a38e:	b133      	cbz	r3, 800a39e <tcp_input+0x37a>
    pcb->flags |= TF_ACK_NOW;
 800a390:	7ea3      	ldrb	r3, [r4, #26]
 800a392:	f043 0302 	orr.w	r3, r3, #2
 800a396:	76a3      	strb	r3, [r4, #26]
    tcp_output(pcb);
 800a398:	4620      	mov	r0, r4
 800a39a:	f000 fcdd 	bl	800ad58 <tcp_output>
  pbuf_free(p);
 800a39e:	4628      	mov	r0, r5
}
 800a3a0:	b009      	add	sp, #36	; 0x24
 800a3a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800a3a6:	f7fd bff5 	b.w	8008394 <pbuf_free>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800a3aa:	68e4      	ldr	r4, [r4, #12]
 800a3ac:	2c00      	cmp	r4, #0
 800a3ae:	d1b1      	bne.n	800a314 <tcp_input+0x2f0>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800a3b0:	4b7c      	ldr	r3, [pc, #496]	; (800a5a4 <tcp_input+0x580>)
      if (lpcb->local_port == tcphdr->dest) {
 800a3b2:	6832      	ldr	r2, [r6, #0]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800a3b4:	6819      	ldr	r1, [r3, #0]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800a3b6:	f8d8 e014 	ldr.w	lr, [r8, #20]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800a3ba:	4689      	mov	r9, r1
 800a3bc:	f1b9 0f00 	cmp.w	r9, #0
 800a3c0:	d111      	bne.n	800a3e6 <tcp_input+0x3c2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800a3c2:	8990      	ldrh	r0, [r2, #12]
 800a3c4:	f7fc fa9c 	bl	8006900 <lwip_htons>
 800a3c8:	0743      	lsls	r3, r0, #29
 800a3ca:	d4e8      	bmi.n	800a39e <tcp_input+0x37a>
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a3cc:	6833      	ldr	r3, [r6, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a3ce:	9a04      	ldr	r2, [sp, #16]
 800a3d0:	f8db 1000 	ldr.w	r1, [fp]
 800a3d4:	8810      	ldrh	r0, [r2, #0]
 800a3d6:	881a      	ldrh	r2, [r3, #0]
 800a3d8:	9201      	str	r2, [sp, #4]
 800a3da:	885b      	ldrh	r3, [r3, #2]
 800a3dc:	9300      	str	r3, [sp, #0]
 800a3de:	4b6f      	ldr	r3, [pc, #444]	; (800a59c <tcp_input+0x578>)
 800a3e0:	4401      	add	r1, r0
 800a3e2:	1d1a      	adds	r2, r3, #4
 800a3e4:	e7c8      	b.n	800a378 <tcp_input+0x354>
      if (lpcb->local_port == tcphdr->dest) {
 800a3e6:	f8b9 0016 	ldrh.w	r0, [r9, #22]
 800a3ea:	8853      	ldrh	r3, [r2, #2]
 800a3ec:	4283      	cmp	r3, r0
 800a3ee:	d107      	bne.n	800a400 <tcp_input+0x3dc>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800a3f0:	f8d9 3000 	ldr.w	r3, [r9]
 800a3f4:	4573      	cmp	r3, lr
 800a3f6:	f000 82dd 	beq.w	800a9b4 <tcp_input+0x990>
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	f000 82da 	beq.w	800a9b4 <tcp_input+0x990>
 800a400:	464c      	mov	r4, r9
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800a402:	f8d9 900c 	ldr.w	r9, [r9, #12]
 800a406:	e7d9      	b.n	800a3bc <tcp_input+0x398>
  } else if (flags & TCP_SYN) {
 800a408:	0798      	lsls	r0, r3, #30
 800a40a:	d5c8      	bpl.n	800a39e <tcp_input+0x37a>
    npcb = tcp_alloc(pcb->prio);
 800a40c:	f899 0015 	ldrb.w	r0, [r9, #21]
 800a410:	f7fe ffbc 	bl	800938c <tcp_alloc>
    if (npcb == NULL) {
 800a414:	4604      	mov	r4, r0
 800a416:	b950      	cbnz	r0, 800a42e <tcp_input+0x40a>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800a418:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d0be      	beq.n	800a39e <tcp_input+0x37a>
 800a420:	4601      	mov	r1, r0
 800a422:	f04f 32ff 	mov.w	r2, #4294967295
 800a426:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800a42a:	4798      	blx	r3
 800a42c:	e7b7      	b.n	800a39e <tcp_input+0x37a>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800a42e:	f8d8 3014 	ldr.w	r3, [r8, #20]
    npcb->remote_port = tcphdr->src;
 800a432:	6832      	ldr	r2, [r6, #0]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800a434:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800a436:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a43a:	6043      	str	r3, [r0, #4]
    npcb->local_port = pcb->local_port;
 800a43c:	f8b9 3016 	ldrh.w	r3, [r9, #22]
 800a440:	82c3      	strh	r3, [r0, #22]
    npcb->remote_port = tcphdr->src;
 800a442:	7813      	ldrb	r3, [r2, #0]
 800a444:	7852      	ldrb	r2, [r2, #1]
 800a446:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a44a:	8303      	strh	r3, [r0, #24]
    npcb->state = SYN_RCVD;
 800a44c:	2303      	movs	r3, #3
 800a44e:	7503      	strb	r3, [r0, #20]
    npcb->rcv_nxt = seqno + 1;
 800a450:	f8db 3000 	ldr.w	r3, [fp]
 800a454:	3301      	adds	r3, #1
 800a456:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800a458:	62c3      	str	r3, [r0, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800a45a:	f7ff f81f 	bl	800949c <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800a45e:	f8db 3000 	ldr.w	r3, [fp]
    npcb->snd_wl2 = iss;
 800a462:	6560      	str	r0, [r4, #84]	; 0x54
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800a464:	3b01      	subs	r3, #1
 800a466:	6523      	str	r3, [r4, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 800a468:	f8d9 3010 	ldr.w	r3, [r9, #16]
    npcb->snd_nxt = iss;
 800a46c:	64e0      	str	r0, [r4, #76]	; 0x4c
    npcb->lastack = iss;
 800a46e:	6460      	str	r0, [r4, #68]	; 0x44
    npcb->snd_lbb = iss;
 800a470:	65a0      	str	r0, [r4, #88]	; 0x58
    npcb->callback_arg = pcb->callback_arg;
 800a472:	6123      	str	r3, [r4, #16]
    npcb->listener = pcb;
 800a474:	f8c4 9078 	str.w	r9, [r4, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800a478:	f899 3008 	ldrb.w	r3, [r9, #8]
 800a47c:	f003 030c 	and.w	r3, r3, #12
 800a480:	7223      	strb	r3, [r4, #8]
    TCP_REG_ACTIVE(npcb);
 800a482:	4b49      	ldr	r3, [pc, #292]	; (800a5a8 <tcp_input+0x584>)
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	60e2      	str	r2, [r4, #12]
 800a488:	601c      	str	r4, [r3, #0]
 800a48a:	f000 ff85 	bl	800b398 <tcp_timer_needed>
 800a48e:	4b47      	ldr	r3, [pc, #284]	; (800a5ac <tcp_input+0x588>)
 800a490:	2201      	movs	r2, #1
 800a492:	701a      	strb	r2, [r3, #0]
  if (tcphdr_optlen != 0) {
 800a494:	9b06      	ldr	r3, [sp, #24]
 800a496:	881b      	ldrh	r3, [r3, #0]
 800a498:	b11b      	cbz	r3, 800a4a2 <tcp_input+0x47e>
 800a49a:	f104 0032 	add.w	r0, r4, #50	; 0x32
 800a49e:	f7ff fd69 	bl	8009f74 <tcp_parseopt.isra.1.part.2>
    npcb->snd_wnd = tcphdr->wnd;
 800a4a2:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800a4a4:	8e60      	ldrh	r0, [r4, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 800a4a6:	89db      	ldrh	r3, [r3, #14]
 800a4a8:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800a4ac:	1d21      	adds	r1, r4, #4
    npcb->snd_wnd_max = npcb->snd_wnd;
 800a4ae:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800a4b2:	f7fe ffff 	bl	80094b4 <tcp_eff_send_mss_impl>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800a4b6:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800a4b8:	8660      	strh	r0, [r4, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	f000 fb5c 	bl	800ab78 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	f43f af69 	beq.w	800a398 <tcp_input+0x374>
      tcp_abandon(npcb, 0);
 800a4c6:	2100      	movs	r1, #0
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f7fe fea7 	bl	800921c <tcp_abandon>
 800a4ce:	e766      	b.n	800a39e <tcp_input+0x37a>
  if (flags & TCP_RST) {
 800a4d0:	9b03      	ldr	r3, [sp, #12]
    tcp_input_pcb = pcb;
 800a4d2:	602c      	str	r4, [r5, #0]
  if (flags & TCP_RST) {
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	0759      	lsls	r1, r3, #29
 800a4d8:	d535      	bpl.n	800a546 <tcp_input+0x522>
    if (pcb->state == SYN_SENT) {
 800a4da:	7d21      	ldrb	r1, [r4, #20]
 800a4dc:	2902      	cmp	r1, #2
 800a4de:	d122      	bne.n	800a526 <tcp_input+0x502>
      if (ackno == pcb->snd_nxt) {
 800a4e0:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d109      	bne.n	800a4fc <tcp_input+0x4d8>
      recv_flags |= TF_RESET;
 800a4e8:	f898 3000 	ldrb.w	r3, [r8]
 800a4ec:	f043 0308 	orr.w	r3, r3, #8
 800a4f0:	f888 3000 	strb.w	r3, [r8]
      pcb->flags &= ~TF_ACK_DELAY;
 800a4f4:	7ea3      	ldrb	r3, [r4, #26]
 800a4f6:	f023 0301 	bic.w	r3, r3, #1
 800a4fa:	76a3      	strb	r3, [r4, #26]
      if (recv_flags & TF_RESET) {
 800a4fc:	f898 3000 	ldrb.w	r3, [r8]
 800a500:	0719      	lsls	r1, r3, #28
 800a502:	f140 81ed 	bpl.w	800a8e0 <tcp_input+0x8bc>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800a506:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a50a:	b11b      	cbz	r3, 800a514 <tcp_input+0x4f0>
 800a50c:	f06f 010d 	mvn.w	r1, #13
 800a510:	6920      	ldr	r0, [r4, #16]
 800a512:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800a514:	4621      	mov	r1, r4
 800a516:	4824      	ldr	r0, [pc, #144]	; (800a5a8 <tcp_input+0x584>)
 800a518:	f7fe fce8 	bl	8008eec <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 800a51c:	4621      	mov	r1, r4
 800a51e:	2001      	movs	r0, #1
 800a520:	f7fd fdea 	bl	80080f8 <memp_free>
 800a524:	e6b0      	b.n	800a288 <tcp_input+0x264>
      if (seqno == pcb->rcv_nxt) {
 800a526:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800a528:	f8db 3000 	ldr.w	r3, [fp]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	f000 825a 	beq.w	800a9e6 <tcp_input+0x9c2>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800a532:	1a9b      	subs	r3, r3, r2
 800a534:	d4e2      	bmi.n	800a4fc <tcp_input+0x4d8>
 800a536:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800a538:	1a9b      	subs	r3, r3, r2
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	dcde      	bgt.n	800a4fc <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 800a53e:	7ea3      	ldrb	r3, [r4, #26]
 800a540:	f043 0302 	orr.w	r3, r3, #2
 800a544:	e7d9      	b.n	800a4fa <tcp_input+0x4d6>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800a546:	f013 0102 	ands.w	r1, r3, #2
 800a54a:	d003      	beq.n	800a554 <tcp_input+0x530>
 800a54c:	7d22      	ldrb	r2, [r4, #20]
 800a54e:	3a02      	subs	r2, #2
 800a550:	2a01      	cmp	r2, #1
 800a552:	d8f4      	bhi.n	800a53e <tcp_input+0x51a>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800a554:	7ea2      	ldrb	r2, [r4, #26]
 800a556:	06d2      	lsls	r2, r2, #27
    pcb->tmr = tcp_ticks;
 800a558:	bf5e      	ittt	pl
 800a55a:	4a11      	ldrpl	r2, [pc, #68]	; (800a5a0 <tcp_input+0x57c>)
 800a55c:	6812      	ldrpl	r2, [r2, #0]
 800a55e:	6222      	strpl	r2, [r4, #32]
  pcb->keep_cnt_sent = 0;
 800a560:	2200      	movs	r2, #0
 800a562:	f884 2096 	strb.w	r2, [r4, #150]	; 0x96
  if (tcphdr_optlen != 0) {
 800a566:	9a06      	ldr	r2, [sp, #24]
 800a568:	8812      	ldrh	r2, [r2, #0]
 800a56a:	b13a      	cbz	r2, 800a57c <tcp_input+0x558>
 800a56c:	f104 0032 	add.w	r0, r4, #50	; 0x32
 800a570:	9107      	str	r1, [sp, #28]
 800a572:	9306      	str	r3, [sp, #24]
 800a574:	f7ff fcfe 	bl	8009f74 <tcp_parseopt.isra.1.part.2>
 800a578:	9907      	ldr	r1, [sp, #28]
 800a57a:	9b06      	ldr	r3, [sp, #24]
  switch (pcb->state) {
 800a57c:	7d22      	ldrb	r2, [r4, #20]
 800a57e:	3a02      	subs	r2, #2
 800a580:	2a07      	cmp	r2, #7
 800a582:	d8bb      	bhi.n	800a4fc <tcp_input+0x4d8>
 800a584:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a588:	00940014 	.word	0x00940014
 800a58c:	010000fc 	.word	0x010000fc
 800a590:	00fc014a 	.word	0x00fc014a
 800a594:	01830164 	.word	0x01830164
 800a598:	0801127a 	.word	0x0801127a
 800a59c:	200005dc 	.word	0x200005dc
 800a5a0:	20003af8 	.word	0x20003af8
 800a5a4:	20003afc 	.word	0x20003afc
 800a5a8:	20003af4 	.word	0x20003af4
 800a5ac:	20003af0 	.word	0x20003af0
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800a5b0:	f003 0212 	and.w	r2, r3, #18
 800a5b4:	2a12      	cmp	r2, #18
 800a5b6:	d15e      	bne.n	800a676 <tcp_input+0x652>
        && (ackno == pcb->lastack + 1)) {
 800a5b8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a5ba:	6839      	ldr	r1, [r7, #0]
 800a5bc:	3201      	adds	r2, #1
 800a5be:	428a      	cmp	r2, r1
 800a5c0:	d159      	bne.n	800a676 <tcp_input+0x652>
      pcb->rcv_nxt = seqno + 1;
 800a5c2:	f8db 3000 	ldr.w	r3, [fp]
      pcb->lastack = ackno;
 800a5c6:	6462      	str	r2, [r4, #68]	; 0x44
      pcb->rcv_nxt = seqno + 1;
 800a5c8:	1c59      	adds	r1, r3, #1
      pcb->snd_wnd = tcphdr->wnd;
 800a5ca:	6832      	ldr	r2, [r6, #0]
      pcb->rcv_nxt = seqno + 1;
 800a5cc:	6261      	str	r1, [r4, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800a5ce:	62e1      	str	r1, [r4, #44]	; 0x2c
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800a5d0:	3b01      	subs	r3, #1
      pcb->snd_wnd = tcphdr->wnd;
 800a5d2:	89d2      	ldrh	r2, [r2, #14]
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800a5d4:	6523      	str	r3, [r4, #80]	; 0x50
      pcb->state = ESTABLISHED;
 800a5d6:	2304      	movs	r3, #4
      pcb->snd_wnd = tcphdr->wnd;
 800a5d8:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 800a5dc:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
      pcb->state = ESTABLISHED;
 800a5e0:	7523      	strb	r3, [r4, #20]
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800a5e2:	18e1      	adds	r1, r4, r3
 800a5e4:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 800a5e6:	f7fe ff65 	bl	80094b4 <tcp_eff_send_mss_impl>
      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800a5ea:	f241 121c 	movw	r2, #4380	; 0x111c
 800a5ee:	0043      	lsls	r3, r0, #1
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	bf38      	it	cc
 800a5f4:	4613      	movcc	r3, r2
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800a5f6:	8660      	strh	r0, [r4, #50]	; 0x32
      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800a5f8:	0080      	lsls	r0, r0, #2
 800a5fa:	4283      	cmp	r3, r0
 800a5fc:	bf28      	it	cs
 800a5fe:	4603      	movcs	r3, r0
 800a600:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800a604:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800a608:	b933      	cbnz	r3, 800a618 <tcp_input+0x5f4>
 800a60a:	4bad      	ldr	r3, [pc, #692]	; (800a8c0 <tcp_input+0x89c>)
 800a60c:	49ad      	ldr	r1, [pc, #692]	; (800a8c4 <tcp_input+0x8a0>)
 800a60e:	48ae      	ldr	r0, [pc, #696]	; (800a8c8 <tcp_input+0x8a4>)
 800a610:	f240 321a 	movw	r2, #794	; 0x31a
 800a614:	f004 fa8e 	bl	800eb34 <iprintf>
      --pcb->snd_queuelen;
 800a618:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
      rseg = pcb->unacked;
 800a61c:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
      --pcb->snd_queuelen;
 800a61e:	3b01      	subs	r3, #1
 800a620:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if (rseg == NULL) {
 800a624:	b9fe      	cbnz	r6, 800a666 <tcp_input+0x642>
        rseg = pcb->unsent;
 800a626:	6ea6      	ldr	r6, [r4, #104]	; 0x68
        LWIP_ASSERT("no segment to free", rseg != NULL);
 800a628:	b936      	cbnz	r6, 800a638 <tcp_input+0x614>
 800a62a:	4ba5      	ldr	r3, [pc, #660]	; (800a8c0 <tcp_input+0x89c>)
 800a62c:	49a7      	ldr	r1, [pc, #668]	; (800a8cc <tcp_input+0x8a8>)
 800a62e:	48a6      	ldr	r0, [pc, #664]	; (800a8c8 <tcp_input+0x8a4>)
 800a630:	f240 3222 	movw	r2, #802	; 0x322
 800a634:	f004 fa7e 	bl	800eb34 <iprintf>
        pcb->unsent = rseg->next;
 800a638:	6833      	ldr	r3, [r6, #0]
 800a63a:	66a3      	str	r3, [r4, #104]	; 0x68
      tcp_seg_free(rseg);
 800a63c:	4630      	mov	r0, r6
 800a63e:	f7fe fa27 	bl	8008a90 <tcp_seg_free>
      if (pcb->unacked == NULL) {
 800a642:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800a644:	b993      	cbnz	r3, 800a66c <tcp_input+0x648>
        pcb->rtime = -1;
 800a646:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a64a:	8623      	strh	r3, [r4, #48]	; 0x30
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800a64c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800a650:	2b00      	cmp	r3, #0
 800a652:	f43f af74 	beq.w	800a53e <tcp_input+0x51a>
 800a656:	2200      	movs	r2, #0
 800a658:	4621      	mov	r1, r4
 800a65a:	6920      	ldr	r0, [r4, #16]
 800a65c:	4798      	blx	r3
      if (err == ERR_ABRT) {
 800a65e:	300d      	adds	r0, #13
 800a660:	f47f af6d 	bne.w	800a53e <tcp_input+0x51a>
 800a664:	e610      	b.n	800a288 <tcp_input+0x264>
        pcb->unacked = rseg->next;
 800a666:	6833      	ldr	r3, [r6, #0]
 800a668:	66e3      	str	r3, [r4, #108]	; 0x6c
 800a66a:	e7e7      	b.n	800a63c <tcp_input+0x618>
        pcb->rtime = 0;
 800a66c:	2300      	movs	r3, #0
 800a66e:	8623      	strh	r3, [r4, #48]	; 0x30
        pcb->nrtx = 0;
 800a670:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a674:	e7ea      	b.n	800a64c <tcp_input+0x628>
    else if (flags & TCP_ACK) {
 800a676:	06db      	lsls	r3, r3, #27
 800a678:	f57f af40 	bpl.w	800a4fc <tcp_input+0x4d8>
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a67c:	6833      	ldr	r3, [r6, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a67e:	9a04      	ldr	r2, [sp, #16]
 800a680:	f8db 1000 	ldr.w	r1, [fp]
 800a684:	8810      	ldrh	r0, [r2, #0]
 800a686:	881a      	ldrh	r2, [r3, #0]
 800a688:	9201      	str	r2, [sp, #4]
 800a68a:	885b      	ldrh	r3, [r3, #2]
 800a68c:	9300      	str	r3, [sp, #0]
 800a68e:	4b90      	ldr	r3, [pc, #576]	; (800a8d0 <tcp_input+0x8ac>)
 800a690:	4401      	add	r1, r0
 800a692:	1d1a      	adds	r2, r3, #4
 800a694:	6838      	ldr	r0, [r7, #0]
 800a696:	f000 fcdd 	bl	800b054 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 800a69a:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800a69e:	2b05      	cmp	r3, #5
 800a6a0:	f63f af2c 	bhi.w	800a4fc <tcp_input+0x4d8>
        pcb->rtime = 0;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	8623      	strh	r3, [r4, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f000 fd2d 	bl	800b108 <tcp_rexmit_rto>
 800a6ae:	e725      	b.n	800a4fc <tcp_input+0x4d8>
    if (flags & TCP_ACK) {
 800a6b0:	06d8      	lsls	r0, r3, #27
 800a6b2:	d557      	bpl.n	800a764 <tcp_input+0x740>
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800a6b4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800a6b6:	6838      	ldr	r0, [r7, #0]
 800a6b8:	43db      	mvns	r3, r3
 800a6ba:	42c3      	cmn	r3, r0
 800a6bc:	d443      	bmi.n	800a746 <tcp_input+0x722>
 800a6be:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a6c0:	1ac3      	subs	r3, r0, r3
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	dc3f      	bgt.n	800a746 <tcp_input+0x722>
        pcb->state = ESTABLISHED;
 800a6c6:	2304      	movs	r3, #4
 800a6c8:	7523      	strb	r3, [r4, #20]
        LWIP_ASSERT("pcb->listener->accept != NULL",
 800a6ca:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800a6cc:	b143      	cbz	r3, 800a6e0 <tcp_input+0x6bc>
 800a6ce:	699b      	ldr	r3, [r3, #24]
 800a6d0:	b933      	cbnz	r3, 800a6e0 <tcp_input+0x6bc>
 800a6d2:	4b7b      	ldr	r3, [pc, #492]	; (800a8c0 <tcp_input+0x89c>)
 800a6d4:	497f      	ldr	r1, [pc, #508]	; (800a8d4 <tcp_input+0x8b0>)
 800a6d6:	487c      	ldr	r0, [pc, #496]	; (800a8c8 <tcp_input+0x8a4>)
 800a6d8:	f240 3251 	movw	r2, #849	; 0x351
 800a6dc:	f004 fa2a 	bl	800eb34 <iprintf>
        if (pcb->listener == NULL) {
 800a6e0:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800a6e2:	b91b      	cbnz	r3, 800a6ec <tcp_input+0x6c8>
            tcp_abort(pcb);
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	f7fe fe0f 	bl	8009308 <tcp_abort>
            goto aborted;
 800a6ea:	e5cd      	b.n	800a288 <tcp_input+0x264>
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800a6ec:	699b      	ldr	r3, [r3, #24]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d0f8      	beq.n	800a6e4 <tcp_input+0x6c0>
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	4621      	mov	r1, r4
 800a6f6:	6920      	ldr	r0, [r4, #16]
 800a6f8:	4798      	blx	r3
        if (err != ERR_OK) {
 800a6fa:	b110      	cbz	r0, 800a702 <tcp_input+0x6de>
          if (err != ERR_ABRT) {
 800a6fc:	300d      	adds	r0, #13
 800a6fe:	d1f1      	bne.n	800a6e4 <tcp_input+0x6c0>
 800a700:	e5c2      	b.n	800a288 <tcp_input+0x264>
        tcp_receive(pcb);
 800a702:	4620      	mov	r0, r4
 800a704:	f7fe ff4a 	bl	800959c <tcp_receive>
        if (recv_acked != 0) {
 800a708:	9b05      	ldr	r3, [sp, #20]
 800a70a:	881b      	ldrh	r3, [r3, #0]
 800a70c:	b113      	cbz	r3, 800a714 <tcp_input+0x6f0>
          recv_acked--;
 800a70e:	9a05      	ldr	r2, [sp, #20]
 800a710:	3b01      	subs	r3, #1
 800a712:	8013      	strh	r3, [r2, #0]
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800a714:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 800a716:	f241 111c 	movw	r1, #4380	; 0x111c
 800a71a:	0053      	lsls	r3, r2, #1
 800a71c:	428b      	cmp	r3, r1
 800a71e:	bf38      	it	cc
 800a720:	460b      	movcc	r3, r1
 800a722:	0092      	lsls	r2, r2, #2
 800a724:	4293      	cmp	r3, r2
 800a726:	bf28      	it	cs
 800a728:	4613      	movcs	r3, r2
 800a72a:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 800a72e:	f898 3000 	ldrb.w	r3, [r8]
 800a732:	069a      	lsls	r2, r3, #26
 800a734:	f57f aee2 	bpl.w	800a4fc <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 800a738:	7ea3      	ldrb	r3, [r4, #26]
 800a73a:	f043 0302 	orr.w	r3, r3, #2
 800a73e:	76a3      	strb	r3, [r4, #26]
      pcb->state = CLOSE_WAIT;
 800a740:	2307      	movs	r3, #7
        pcb->state = CLOSING;
 800a742:	7523      	strb	r3, [r4, #20]
 800a744:	e6da      	b.n	800a4fc <tcp_input+0x4d8>
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a746:	6833      	ldr	r3, [r6, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a748:	9a04      	ldr	r2, [sp, #16]
 800a74a:	f8db 1000 	ldr.w	r1, [fp]
 800a74e:	8816      	ldrh	r6, [r2, #0]
 800a750:	881a      	ldrh	r2, [r3, #0]
 800a752:	9201      	str	r2, [sp, #4]
 800a754:	885b      	ldrh	r3, [r3, #2]
 800a756:	9300      	str	r3, [sp, #0]
 800a758:	4b5d      	ldr	r3, [pc, #372]	; (800a8d0 <tcp_input+0x8ac>)
 800a75a:	4431      	add	r1, r6
 800a75c:	1d1a      	adds	r2, r3, #4
 800a75e:	f000 fc79 	bl	800b054 <tcp_rst>
 800a762:	e6cb      	b.n	800a4fc <tcp_input+0x4d8>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800a764:	2900      	cmp	r1, #0
 800a766:	f43f aec9 	beq.w	800a4fc <tcp_input+0x4d8>
 800a76a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a76c:	f8db 2000 	ldr.w	r2, [fp]
 800a770:	3b01      	subs	r3, #1
 800a772:	4293      	cmp	r3, r2
 800a774:	f47f aec2 	bne.w	800a4fc <tcp_input+0x4d8>
      tcp_rexmit(pcb);
 800a778:	4620      	mov	r0, r4
 800a77a:	f000 fce1 	bl	800b140 <tcp_rexmit>
 800a77e:	e6bd      	b.n	800a4fc <tcp_input+0x4d8>
    tcp_receive(pcb);
 800a780:	4620      	mov	r0, r4
 800a782:	f7fe ff0b 	bl	800959c <tcp_receive>
 800a786:	e7d2      	b.n	800a72e <tcp_input+0x70a>
    tcp_receive(pcb);
 800a788:	4620      	mov	r0, r4
 800a78a:	f7fe ff07 	bl	800959c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800a78e:	f898 3000 	ldrb.w	r3, [r8]
 800a792:	f013 0f20 	tst.w	r3, #32
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a796:	9b03      	ldr	r3, [sp, #12]
 800a798:	781b      	ldrb	r3, [r3, #0]
    if (recv_flags & TF_GOT_FIN) {
 800a79a:	d031      	beq.n	800a800 <tcp_input+0x7dc>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a79c:	f013 0f10 	tst.w	r3, #16
 800a7a0:	7ea3      	ldrb	r3, [r4, #26]
 800a7a2:	d028      	beq.n	800a7f6 <tcp_input+0x7d2>
 800a7a4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a7a6:	683a      	ldr	r2, [r7, #0]
 800a7a8:	4291      	cmp	r1, r2
 800a7aa:	d124      	bne.n	800a7f6 <tcp_input+0x7d2>
 800a7ac:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800a7ae:	bb12      	cbnz	r2, 800a7f6 <tcp_input+0x7d2>
        tcp_ack_now(pcb);
 800a7b0:	f043 0302 	orr.w	r3, r3, #2
 800a7b4:	76a3      	strb	r3, [r4, #26]
        tcp_pcb_purge(pcb);
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f7fe f996 	bl	8008ae8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800a7bc:	f8d9 3000 	ldr.w	r3, [r9]
 800a7c0:	429c      	cmp	r4, r3
 800a7c2:	d10a      	bne.n	800a7da <tcp_input+0x7b6>
      TCP_RMV_ACTIVE(pcb);
 800a7c4:	68e3      	ldr	r3, [r4, #12]
 800a7c6:	f8c9 3000 	str.w	r3, [r9]
 800a7ca:	e008      	b.n	800a7de <tcp_input+0x7ba>
        TCP_RMV_ACTIVE(pcb);
 800a7cc:	68da      	ldr	r2, [r3, #12]
 800a7ce:	4294      	cmp	r4, r2
 800a7d0:	d102      	bne.n	800a7d8 <tcp_input+0x7b4>
      TCP_RMV_ACTIVE(pcb);
 800a7d2:	68e2      	ldr	r2, [r4, #12]
 800a7d4:	60da      	str	r2, [r3, #12]
 800a7d6:	e002      	b.n	800a7de <tcp_input+0x7ba>
        TCP_RMV_ACTIVE(pcb);
 800a7d8:	4613      	mov	r3, r2
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d1f6      	bne.n	800a7cc <tcp_input+0x7a8>
      TCP_RMV_ACTIVE(pcb);
 800a7de:	4b3e      	ldr	r3, [pc, #248]	; (800a8d8 <tcp_input+0x8b4>)
 800a7e0:	2201      	movs	r2, #1
 800a7e2:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800a7e4:	230a      	movs	r3, #10
 800a7e6:	7523      	strb	r3, [r4, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800a7e8:	4b3c      	ldr	r3, [pc, #240]	; (800a8dc <tcp_input+0x8b8>)
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	60e2      	str	r2, [r4, #12]
 800a7ee:	601c      	str	r4, [r3, #0]
 800a7f0:	f000 fdd2 	bl	800b398 <tcp_timer_needed>
 800a7f4:	e682      	b.n	800a4fc <tcp_input+0x4d8>
        tcp_ack_now(pcb);
 800a7f6:	f043 0302 	orr.w	r3, r3, #2
 800a7fa:	76a3      	strb	r3, [r4, #26]
        pcb->state = CLOSING;
 800a7fc:	2308      	movs	r3, #8
 800a7fe:	e7a0      	b.n	800a742 <tcp_input+0x71e>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a800:	06db      	lsls	r3, r3, #27
 800a802:	f57f ae7b 	bpl.w	800a4fc <tcp_input+0x4d8>
 800a806:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	f47f ae76 	bne.w	800a4fc <tcp_input+0x4d8>
 800a810:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800a812:	2b00      	cmp	r3, #0
 800a814:	f47f ae72 	bne.w	800a4fc <tcp_input+0x4d8>
      pcb->state = FIN_WAIT_2;
 800a818:	2306      	movs	r3, #6
 800a81a:	e792      	b.n	800a742 <tcp_input+0x71e>
    tcp_receive(pcb);
 800a81c:	4620      	mov	r0, r4
 800a81e:	f7fe febd 	bl	800959c <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800a822:	f898 3000 	ldrb.w	r3, [r8]
 800a826:	069f      	lsls	r7, r3, #26
 800a828:	f57f ae68 	bpl.w	800a4fc <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 800a82c:	7ea3      	ldrb	r3, [r4, #26]
 800a82e:	f043 0302 	orr.w	r3, r3, #2
 800a832:	76a3      	strb	r3, [r4, #26]
      tcp_pcb_purge(pcb);
 800a834:	4620      	mov	r0, r4
 800a836:	f7fe f957 	bl	8008ae8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800a83a:	f8d9 3000 	ldr.w	r3, [r9]
 800a83e:	429c      	cmp	r4, r3
 800a840:	d0c0      	beq.n	800a7c4 <tcp_input+0x7a0>
 800a842:	2b00      	cmp	r3, #0
 800a844:	d0cb      	beq.n	800a7de <tcp_input+0x7ba>
 800a846:	68da      	ldr	r2, [r3, #12]
 800a848:	4294      	cmp	r4, r2
 800a84a:	d0c2      	beq.n	800a7d2 <tcp_input+0x7ae>
 800a84c:	4613      	mov	r3, r2
 800a84e:	e7f8      	b.n	800a842 <tcp_input+0x81e>
    tcp_receive(pcb);
 800a850:	4620      	mov	r0, r4
 800a852:	f7fe fea3 	bl	800959c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a856:	9b03      	ldr	r3, [sp, #12]
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	06de      	lsls	r6, r3, #27
 800a85c:	f57f ae4e 	bpl.w	800a4fc <tcp_input+0x4d8>
 800a860:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	429a      	cmp	r2, r3
 800a866:	f47f ae49 	bne.w	800a4fc <tcp_input+0x4d8>
 800a86a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f47f ae45 	bne.w	800a4fc <tcp_input+0x4d8>
      tcp_pcb_purge(pcb);
 800a872:	4620      	mov	r0, r4
 800a874:	f7fe f938 	bl	8008ae8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800a878:	f8d9 3000 	ldr.w	r3, [r9]
 800a87c:	429c      	cmp	r4, r3
 800a87e:	d0a1      	beq.n	800a7c4 <tcp_input+0x7a0>
 800a880:	2b00      	cmp	r3, #0
 800a882:	d0ac      	beq.n	800a7de <tcp_input+0x7ba>
 800a884:	68da      	ldr	r2, [r3, #12]
 800a886:	4294      	cmp	r4, r2
 800a888:	d0a3      	beq.n	800a7d2 <tcp_input+0x7ae>
 800a88a:	4613      	mov	r3, r2
 800a88c:	e7f8      	b.n	800a880 <tcp_input+0x85c>
    tcp_receive(pcb);
 800a88e:	4620      	mov	r0, r4
 800a890:	f7fe fe84 	bl	800959c <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a894:	9b03      	ldr	r3, [sp, #12]
 800a896:	781b      	ldrb	r3, [r3, #0]
 800a898:	06d8      	lsls	r0, r3, #27
 800a89a:	f57f ae2f 	bpl.w	800a4fc <tcp_input+0x4d8>
 800a89e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	f47f ae2a 	bne.w	800a4fc <tcp_input+0x4d8>
 800a8a8:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	f47f ae26 	bne.w	800a4fc <tcp_input+0x4d8>
      recv_flags |= TF_CLOSED;
 800a8b0:	f898 3000 	ldrb.w	r3, [r8]
 800a8b4:	f043 0310 	orr.w	r3, r3, #16
 800a8b8:	f888 3000 	strb.w	r3, [r8]
 800a8bc:	e61e      	b.n	800a4fc <tcp_input+0x4d8>
 800a8be:	bf00      	nop
 800a8c0:	080120e4 	.word	0x080120e4
 800a8c4:	08012083 	.word	0x08012083
 800a8c8:	0801127a 	.word	0x0801127a
 800a8cc:	08012099 	.word	0x08012099
 800a8d0:	200005dc 	.word	0x200005dc
 800a8d4:	080120ac 	.word	0x080120ac
 800a8d8:	20003af0 	.word	0x20003af0
 800a8dc:	20003b04 	.word	0x20003b04
        if (recv_acked > 0) {
 800a8e0:	9b05      	ldr	r3, [sp, #20]
 800a8e2:	881a      	ldrh	r2, [r3, #0]
 800a8e4:	b122      	cbz	r2, 800a8f0 <tcp_input+0x8cc>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800a8e6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800a8e8:	b9eb      	cbnz	r3, 800a926 <tcp_input+0x902>
          recv_acked = 0;
 800a8ea:	9a05      	ldr	r2, [sp, #20]
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	8013      	strh	r3, [r2, #0]
        if (tcp_input_delayed_close(pcb)) {
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	f7ff fb77 	bl	8009fe4 <tcp_input_delayed_close>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	f47f acc6 	bne.w	800a288 <tcp_input+0x264>
        if (recv_data != NULL) {
 800a8fc:	f8da 3000 	ldr.w	r3, [sl]
 800a900:	b33b      	cbz	r3, 800a952 <tcp_input+0x92e>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800a902:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a904:	b133      	cbz	r3, 800a914 <tcp_input+0x8f0>
 800a906:	4b40      	ldr	r3, [pc, #256]	; (800aa08 <tcp_input+0x9e4>)
 800a908:	4940      	ldr	r1, [pc, #256]	; (800aa0c <tcp_input+0x9e8>)
 800a90a:	4841      	ldr	r0, [pc, #260]	; (800aa10 <tcp_input+0x9ec>)
 800a90c:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800a910:	f004 f910 	bl	800eb34 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800a914:	7ea3      	ldrb	r3, [r4, #26]
 800a916:	f013 0310 	ands.w	r3, r3, #16
 800a91a:	d00a      	beq.n	800a932 <tcp_input+0x90e>
            pbuf_free(recv_data);
 800a91c:	f8da 0000 	ldr.w	r0, [sl]
 800a920:	f7fd fd38 	bl	8008394 <pbuf_free>
 800a924:	e6de      	b.n	800a6e4 <tcp_input+0x6c0>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800a926:	4621      	mov	r1, r4
 800a928:	6920      	ldr	r0, [r4, #16]
 800a92a:	4798      	blx	r3
            if (err == ERR_ABRT) {
 800a92c:	300d      	adds	r0, #13
 800a92e:	d1dc      	bne.n	800a8ea <tcp_input+0x8c6>
 800a930:	e4aa      	b.n	800a288 <tcp_input+0x264>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800a932:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
 800a936:	b31e      	cbz	r6, 800a980 <tcp_input+0x95c>
 800a938:	f8da 2000 	ldr.w	r2, [sl]
 800a93c:	6920      	ldr	r0, [r4, #16]
 800a93e:	4621      	mov	r1, r4
 800a940:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 800a942:	f110 0f0d 	cmn.w	r0, #13
 800a946:	f43f ac9f 	beq.w	800a288 <tcp_input+0x264>
          if (err != ERR_OK) {
 800a94a:	b110      	cbz	r0, 800a952 <tcp_input+0x92e>
            pcb->refused_data = recv_data;
 800a94c:	f8da 3000 	ldr.w	r3, [sl]
 800a950:	6763      	str	r3, [r4, #116]	; 0x74
        if (recv_flags & TF_GOT_FIN) {
 800a952:	f898 3000 	ldrb.w	r3, [r8]
 800a956:	069a      	lsls	r2, r3, #26
 800a958:	d505      	bpl.n	800a966 <tcp_input+0x942>
          if (pcb->refused_data != NULL) {
 800a95a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a95c:	b1c3      	cbz	r3, 800a990 <tcp_input+0x96c>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800a95e:	7b5a      	ldrb	r2, [r3, #13]
 800a960:	f042 0220 	orr.w	r2, r2, #32
 800a964:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 800a966:	4b2b      	ldr	r3, [pc, #172]	; (800aa14 <tcp_input+0x9f0>)
 800a968:	2200      	movs	r2, #0
        if (tcp_input_delayed_close(pcb)) {
 800a96a:	4620      	mov	r0, r4
        tcp_input_pcb = NULL;
 800a96c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800a96e:	f7ff fb39 	bl	8009fe4 <tcp_input_delayed_close>
 800a972:	2800      	cmp	r0, #0
 800a974:	f47f ac88 	bne.w	800a288 <tcp_input+0x264>
        tcp_output(pcb);
 800a978:	4620      	mov	r0, r4
 800a97a:	f000 f9ed 	bl	800ad58 <tcp_output>
 800a97e:	e483      	b.n	800a288 <tcp_input+0x264>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800a980:	4633      	mov	r3, r6
 800a982:	f8da 2000 	ldr.w	r2, [sl]
 800a986:	4621      	mov	r1, r4
 800a988:	4630      	mov	r0, r6
 800a98a:	f7fe fbaf 	bl	80090ec <tcp_recv_null>
 800a98e:	e7d8      	b.n	800a942 <tcp_input+0x91e>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800a990:	8d23      	ldrh	r3, [r4, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800a992:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800a996:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
              pcb->rcv_wnd++;
 800a99a:	bf1c      	itt	ne
 800a99c:	3301      	addne	r3, #1
 800a99e:	8523      	strhne	r3, [r4, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800a9a0:	2e00      	cmp	r6, #0
 800a9a2:	d0e0      	beq.n	800a966 <tcp_input+0x942>
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	4621      	mov	r1, r4
 800a9aa:	6920      	ldr	r0, [r4, #16]
 800a9ac:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 800a9ae:	300d      	adds	r0, #13
 800a9b0:	d1d9      	bne.n	800a966 <tcp_input+0x942>
 800a9b2:	e469      	b.n	800a288 <tcp_input+0x264>
      if (prev != NULL) {
 800a9b4:	b13c      	cbz	r4, 800a9c6 <tcp_input+0x9a2>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800a9b6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800a9ba:	60e3      	str	r3, [r4, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800a9bc:	4b16      	ldr	r3, [pc, #88]	; (800aa18 <tcp_input+0x9f4>)
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800a9be:	f8c9 100c 	str.w	r1, [r9, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800a9c2:	f8c3 9000 	str.w	r9, [r3]
  if (flags & TCP_RST) {
 800a9c6:	9b03      	ldr	r3, [sp, #12]
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	0759      	lsls	r1, r3, #29
 800a9cc:	f53f ace7 	bmi.w	800a39e <tcp_input+0x37a>
  if (flags & TCP_ACK) {
 800a9d0:	06dc      	lsls	r4, r3, #27
 800a9d2:	f57f ad19 	bpl.w	800a408 <tcp_input+0x3e4>
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800a9d6:	9b04      	ldr	r3, [sp, #16]
 800a9d8:	f8db 1000 	ldr.w	r1, [fp]
 800a9dc:	881c      	ldrh	r4, [r3, #0]
 800a9de:	8813      	ldrh	r3, [r2, #0]
 800a9e0:	e88d 0009 	stmia.w	sp, {r0, r3}
 800a9e4:	e4c5      	b.n	800a372 <tcp_input+0x34e>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800a9e6:	2900      	cmp	r1, #0
 800a9e8:	f47f ad7e 	bne.w	800a4e8 <tcp_input+0x4c4>
 800a9ec:	4b06      	ldr	r3, [pc, #24]	; (800aa08 <tcp_input+0x9e4>)
 800a9ee:	490b      	ldr	r1, [pc, #44]	; (800aa1c <tcp_input+0x9f8>)
 800a9f0:	4807      	ldr	r0, [pc, #28]	; (800aa10 <tcp_input+0x9ec>)
 800a9f2:	f240 22e7 	movw	r2, #743	; 0x2e7
 800a9f6:	f004 f89d 	bl	800eb34 <iprintf>
 800a9fa:	e575      	b.n	800a4e8 <tcp_input+0x4c4>
      if (prev != NULL) {
 800a9fc:	f1ba 0f00 	cmp.w	sl, #0
 800aa00:	f47f abff 	bne.w	800a202 <tcp_input+0x1de>
 800aa04:	e40e      	b.n	800a224 <tcp_input+0x200>
 800aa06:	bf00      	nop
 800aa08:	080120e4 	.word	0x080120e4
 800aa0c:	080120ca 	.word	0x080120ca
 800aa10:	0801127a 	.word	0x0801127a
 800aa14:	20003b08 	.word	0x20003b08
 800aa18:	20003afc 	.word	0x20003afc
 800aa1c:	08012063 	.word	0x08012063

0800aa20 <tcp_trigger_input_pcb_close>:
}

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 800aa20:	4a02      	ldr	r2, [pc, #8]	; (800aa2c <tcp_trigger_input_pcb_close+0xc>)
 800aa22:	7813      	ldrb	r3, [r2, #0]
 800aa24:	f043 0310 	orr.w	r3, r3, #16
 800aa28:	7013      	strb	r3, [r2, #0]
 800aa2a:	4770      	bx	lr
 800aa2c:	20000584 	.word	0x20000584

0800aa30 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 800aa30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa34:	f89d a020 	ldrb.w	sl, [sp, #32]
 800aa38:	4680      	mov	r8, r0
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800aa3a:	f01a 0f01 	tst.w	sl, #1

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800aa3e:	f04f 0003 	mov.w	r0, #3
{
 800aa42:	460f      	mov	r7, r1
 800aa44:	4616      	mov	r6, r2
 800aa46:	4699      	mov	r9, r3
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800aa48:	bf14      	ite	ne
 800aa4a:	2504      	movne	r5, #4
 800aa4c:	2500      	moveq	r5, #0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800aa4e:	f7fd fb37 	bl	80080c0 <memp_malloc>
 800aa52:	4604      	mov	r4, r0
 800aa54:	b928      	cbnz	r0, 800aa62 <tcp_create_segment+0x32>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800aa56:	4638      	mov	r0, r7
 800aa58:	f7fd fc9c 	bl	8008394 <pbuf_free>
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
  return seg;
}
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  seg->flags = optflags;
 800aa62:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 800aa66:	2300      	movs	r3, #0
  seg->p = p;
 800aa68:	e880 0088 	stmia.w	r0, {r3, r7}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800aa6c:	893b      	ldrh	r3, [r7, #8]
 800aa6e:	fa1f fa85 	uxth.w	sl, r5
 800aa72:	4553      	cmp	r3, sl
 800aa74:	d205      	bcs.n	800aa82 <tcp_create_segment+0x52>
 800aa76:	4b1f      	ldr	r3, [pc, #124]	; (800aaf4 <tcp_create_segment+0xc4>)
 800aa78:	491f      	ldr	r1, [pc, #124]	; (800aaf8 <tcp_create_segment+0xc8>)
 800aa7a:	4820      	ldr	r0, [pc, #128]	; (800aafc <tcp_create_segment+0xcc>)
 800aa7c:	22ba      	movs	r2, #186	; 0xba
 800aa7e:	f004 f859 	bl	800eb34 <iprintf>
  seg->len = p->tot_len - optlen;
 800aa82:	893b      	ldrh	r3, [r7, #8]
 800aa84:	eba3 030a 	sub.w	r3, r3, sl
  if (pbuf_header(p, TCP_HLEN)) {
 800aa88:	4638      	mov	r0, r7
  seg->len = p->tot_len - optlen;
 800aa8a:	8123      	strh	r3, [r4, #8]
  if (pbuf_header(p, TCP_HLEN)) {
 800aa8c:	2114      	movs	r1, #20
 800aa8e:	f7fd fc7b 	bl	8008388 <pbuf_header>
 800aa92:	4607      	mov	r7, r0
 800aa94:	b120      	cbz	r0, 800aaa0 <tcp_create_segment+0x70>
    tcp_seg_free(seg);
 800aa96:	4620      	mov	r0, r4
 800aa98:	f7fd fffa 	bl	8008a90 <tcp_seg_free>
    return NULL;
 800aa9c:	2400      	movs	r4, #0
 800aa9e:	e7dd      	b.n	800aa5c <tcp_create_segment+0x2c>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800aaa0:	6863      	ldr	r3, [r4, #4]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800aaa2:	f8b8 0016 	ldrh.w	r0, [r8, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800aaa6:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800aaaa:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800aaae:	f7fb ff27 	bl	8006900 <lwip_htons>
 800aab2:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800aab6:	f8b8 0018 	ldrh.w	r0, [r8, #24]
 800aaba:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800aabe:	f7fb ff1f 	bl	8006900 <lwip_htons>
 800aac2:	f8aa 0002 	strh.w	r0, [sl, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800aac6:	4648      	mov	r0, r9
 800aac8:	f8d4 800c 	ldr.w	r8, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800aacc:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800aace:	f7fb ff1a 	bl	8006906 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800aad2:	3505      	adds	r5, #5
 800aad4:	ea46 3505 	orr.w	r5, r6, r5, lsl #12
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800aad8:	f8c8 0004 	str.w	r0, [r8, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800aadc:	b2a8      	uxth	r0, r5
 800aade:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800aae2:	f7fb ff0d 	bl	8006900 <lwip_htons>
  seg->tcphdr->urgp = 0;
 800aae6:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800aae8:	f8a8 000c 	strh.w	r0, [r8, #12]
  seg->tcphdr->urgp = 0;
 800aaec:	749f      	strb	r7, [r3, #18]
 800aaee:	74df      	strb	r7, [r3, #19]
  return seg;
 800aaf0:	e7b4      	b.n	800aa5c <tcp_create_segment+0x2c>
 800aaf2:	bf00      	nop
 800aaf4:	080123e7 	.word	0x080123e7
 800aaf8:	0801226f 	.word	0x0801226f
 800aafc:	0801127a 	.word	0x0801127a

0800ab00 <tcp_output_alloc_header.constprop.0>:
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ab00:	3114      	adds	r1, #20
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800ab02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ab04:	b289      	uxth	r1, r1
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800ab06:	4605      	mov	r5, r0
 800ab08:	4617      	mov	r7, r2
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800ab0a:	2001      	movs	r0, #1
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f7fd fca3 	bl	8008458 <pbuf_alloc>
  if (p != NULL) {
 800ab12:	4606      	mov	r6, r0
 800ab14:	b340      	cbz	r0, 800ab68 <tcp_output_alloc_header.constprop.0+0x68>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800ab16:	8943      	ldrh	r3, [r0, #10]
 800ab18:	2b13      	cmp	r3, #19
 800ab1a:	dc05      	bgt.n	800ab28 <tcp_output_alloc_header.constprop.0+0x28>
 800ab1c:	4b13      	ldr	r3, [pc, #76]	; (800ab6c <tcp_output_alloc_header.constprop.0+0x6c>)
 800ab1e:	4914      	ldr	r1, [pc, #80]	; (800ab70 <tcp_output_alloc_header.constprop.0+0x70>)
 800ab20:	4814      	ldr	r0, [pc, #80]	; (800ab74 <tcp_output_alloc_header.constprop.0+0x74>)
 800ab22:	2273      	movs	r2, #115	; 0x73
 800ab24:	f004 f806 	bl	800eb34 <iprintf>
    tcphdr->src = lwip_htons(pcb->local_port);
 800ab28:	8ae8      	ldrh	r0, [r5, #22]
    tcphdr = (struct tcp_hdr *)p->payload;
 800ab2a:	6874      	ldr	r4, [r6, #4]
    tcphdr->src = lwip_htons(pcb->local_port);
 800ab2c:	f7fb fee8 	bl	8006900 <lwip_htons>
 800ab30:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 800ab32:	8b28      	ldrh	r0, [r5, #24]
 800ab34:	f7fb fee4 	bl	8006900 <lwip_htons>
    tcphdr->seqno = seqno_be;
 800ab38:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 800ab3a:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800ab3c:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800ab3e:	f7fb fee2 	bl	8006906 <lwip_htonl>
 800ab42:	60a0      	str	r0, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 800ab44:	f245 0010 	movw	r0, #20496	; 0x5010
 800ab48:	f7fb feda 	bl	8006900 <lwip_htons>
 800ab4c:	81a0      	strh	r0, [r4, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800ab4e:	8d68      	ldrh	r0, [r5, #42]	; 0x2a
 800ab50:	f7fb fed6 	bl	8006900 <lwip_htons>
    tcphdr->chksum = 0;
 800ab54:	2300      	movs	r3, #0
 800ab56:	7423      	strb	r3, [r4, #16]
 800ab58:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 800ab5a:	74a3      	strb	r3, [r4, #18]
 800ab5c:	74e3      	strb	r3, [r4, #19]
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ab5e:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
 800ab60:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800ab62:	81e0      	strh	r0, [r4, #14]
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ab64:	4413      	add	r3, r2
 800ab66:	62eb      	str	r3, [r5, #44]	; 0x2c
}
 800ab68:	4630      	mov	r0, r6
 800ab6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab6c:	080123e7 	.word	0x080123e7
 800ab70:	080123b9 	.word	0x080123b9
 800ab74:	0801127a 	.word	0x0801127a

0800ab78 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800ab78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  u8_t optflags = 0;
  u8_t optlen = 0;

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800ab7c:	f011 0803 	ands.w	r8, r1, #3
{
 800ab80:	4604      	mov	r4, r0
 800ab82:	460e      	mov	r6, r1
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800ab84:	d106      	bne.n	800ab94 <tcp_enqueue_flags+0x1c>
 800ab86:	4b41      	ldr	r3, [pc, #260]	; (800ac8c <tcp_enqueue_flags+0x114>)
 800ab88:	4941      	ldr	r1, [pc, #260]	; (800ac90 <tcp_enqueue_flags+0x118>)
 800ab8a:	4842      	ldr	r0, [pc, #264]	; (800ac94 <tcp_enqueue_flags+0x11c>)
 800ab8c:	f240 321b 	movw	r2, #795	; 0x31b
 800ab90:	f003 ffd0 	bl	800eb34 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800ab94:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800ab98:	2b08      	cmp	r3, #8
 800ab9a:	d90a      	bls.n	800abb2 <tcp_enqueue_flags+0x3a>
 800ab9c:	07f1      	lsls	r1, r6, #31
 800ab9e:	d408      	bmi.n	800abb2 <tcp_enqueue_flags+0x3a>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
    pcb->flags |= TF_NAGLEMEMERR;
 800aba0:	7ea3      	ldrb	r3, [r4, #26]
 800aba2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800aba6:	76a3      	strb	r3, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800aba8:	f04f 30ff 	mov.w	r0, #4294967295
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
}
 800abac:	b003      	add	sp, #12
 800abae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abb2:	f006 0302 	and.w	r3, r6, #2
  if (flags & TCP_SYN) {
 800abb6:	2b00      	cmp	r3, #0
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800abb8:	bf14      	ite	ne
 800abba:	2704      	movne	r7, #4
 800abbc:	2700      	moveq	r7, #0
 800abbe:	f04f 0200 	mov.w	r2, #0
 800abc2:	4639      	mov	r1, r7
 800abc4:	4610      	mov	r0, r2
  u8_t optflags = 0;
 800abc6:	bf14      	ite	ne
 800abc8:	f04f 0901 	movne.w	r9, #1
 800abcc:	f04f 0900 	moveq.w	r9, #0
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800abd0:	f7fd fc42 	bl	8008458 <pbuf_alloc>
 800abd4:	4605      	mov	r5, r0
 800abd6:	2800      	cmp	r0, #0
 800abd8:	d0e2      	beq.n	800aba0 <tcp_enqueue_flags+0x28>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800abda:	8943      	ldrh	r3, [r0, #10]
 800abdc:	42bb      	cmp	r3, r7
 800abde:	d206      	bcs.n	800abee <tcp_enqueue_flags+0x76>
 800abe0:	4b2a      	ldr	r3, [pc, #168]	; (800ac8c <tcp_enqueue_flags+0x114>)
 800abe2:	492d      	ldr	r1, [pc, #180]	; (800ac98 <tcp_enqueue_flags+0x120>)
 800abe4:	482b      	ldr	r0, [pc, #172]	; (800ac94 <tcp_enqueue_flags+0x11c>)
 800abe6:	f240 3241 	movw	r2, #833	; 0x341
 800abea:	f003 ffa3 	bl	800eb34 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800abee:	f8cd 9000 	str.w	r9, [sp]
 800abf2:	4629      	mov	r1, r5
 800abf4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800abf6:	4632      	mov	r2, r6
 800abf8:	4620      	mov	r0, r4
 800abfa:	f7ff ff19 	bl	800aa30 <tcp_create_segment>
 800abfe:	4605      	mov	r5, r0
 800ac00:	2800      	cmp	r0, #0
 800ac02:	d0cd      	beq.n	800aba0 <tcp_enqueue_flags+0x28>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800ac04:	68c3      	ldr	r3, [r0, #12]
 800ac06:	079a      	lsls	r2, r3, #30
 800ac08:	d006      	beq.n	800ac18 <tcp_enqueue_flags+0xa0>
 800ac0a:	4b20      	ldr	r3, [pc, #128]	; (800ac8c <tcp_enqueue_flags+0x114>)
 800ac0c:	4923      	ldr	r1, [pc, #140]	; (800ac9c <tcp_enqueue_flags+0x124>)
 800ac0e:	4821      	ldr	r0, [pc, #132]	; (800ac94 <tcp_enqueue_flags+0x11c>)
 800ac10:	f240 3249 	movw	r2, #841	; 0x349
 800ac14:	f003 ff8e 	bl	800eb34 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800ac18:	892b      	ldrh	r3, [r5, #8]
 800ac1a:	b133      	cbz	r3, 800ac2a <tcp_enqueue_flags+0xb2>
 800ac1c:	4b1b      	ldr	r3, [pc, #108]	; (800ac8c <tcp_enqueue_flags+0x114>)
 800ac1e:	4920      	ldr	r1, [pc, #128]	; (800aca0 <tcp_enqueue_flags+0x128>)
 800ac20:	481c      	ldr	r0, [pc, #112]	; (800ac94 <tcp_enqueue_flags+0x11c>)
 800ac22:	f240 324a 	movw	r2, #842	; 0x34a
 800ac26:	f003 ff85 	bl	800eb34 <iprintf>
  if (pcb->unsent == NULL) {
 800ac2a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800ac2c:	bb4b      	cbnz	r3, 800ac82 <tcp_enqueue_flags+0x10a>
    pcb->unsent = seg;
 800ac2e:	66a5      	str	r5, [r4, #104]	; 0x68
  pcb->unsent_oversize = 0;
 800ac30:	2300      	movs	r3, #0
 800ac32:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800ac36:	f1b8 0f00 	cmp.w	r8, #0
 800ac3a:	d002      	beq.n	800ac42 <tcp_enqueue_flags+0xca>
    pcb->snd_lbb++;
 800ac3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ac3e:	3301      	adds	r3, #1
 800ac40:	65a3      	str	r3, [r4, #88]	; 0x58
  if (flags & TCP_FIN) {
 800ac42:	07f3      	lsls	r3, r6, #31
    pcb->flags |= TF_FIN;
 800ac44:	bf42      	ittt	mi
 800ac46:	7ea3      	ldrbmi	r3, [r4, #26]
 800ac48:	f043 0320 	orrmi.w	r3, r3, #32
 800ac4c:	76a3      	strbmi	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ac4e:	6868      	ldr	r0, [r5, #4]
 800ac50:	f7fd fd52 	bl	80086f8 <pbuf_clen>
 800ac54:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800ac58:	4418      	add	r0, r3
 800ac5a:	b280      	uxth	r0, r0
 800ac5c:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
  if (pcb->snd_queuelen != 0) {
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d0a3      	beq.n	800abac <tcp_enqueue_flags+0x34>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800ac64:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800ac66:	b948      	cbnz	r0, 800ac7c <tcp_enqueue_flags+0x104>
 800ac68:	6ea4      	ldr	r4, [r4, #104]	; 0x68
 800ac6a:	2c00      	cmp	r4, #0
 800ac6c:	d19e      	bne.n	800abac <tcp_enqueue_flags+0x34>
 800ac6e:	4b07      	ldr	r3, [pc, #28]	; (800ac8c <tcp_enqueue_flags+0x114>)
 800ac70:	490c      	ldr	r1, [pc, #48]	; (800aca4 <tcp_enqueue_flags+0x12c>)
 800ac72:	4808      	ldr	r0, [pc, #32]	; (800ac94 <tcp_enqueue_flags+0x11c>)
 800ac74:	f240 326d 	movw	r2, #877	; 0x36d
 800ac78:	f003 ff5c 	bl	800eb34 <iprintf>
  return ERR_OK;
 800ac7c:	2000      	movs	r0, #0
 800ac7e:	e795      	b.n	800abac <tcp_enqueue_flags+0x34>
 800ac80:	4613      	mov	r3, r2
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800ac82:	681a      	ldr	r2, [r3, #0]
 800ac84:	2a00      	cmp	r2, #0
 800ac86:	d1fb      	bne.n	800ac80 <tcp_enqueue_flags+0x108>
    useg->next = seg;
 800ac88:	601d      	str	r5, [r3, #0]
 800ac8a:	e7d1      	b.n	800ac30 <tcp_enqueue_flags+0xb8>
 800ac8c:	080123e7 	.word	0x080123e7
 800ac90:	08012284 	.word	0x08012284
 800ac94:	0801127a 	.word	0x0801127a
 800ac98:	080122d9 	.word	0x080122d9
 800ac9c:	08012312 	.word	0x08012312
 800aca0:	0801232a 	.word	0x0801232a
 800aca4:	08012354 	.word	0x08012354

0800aca8 <tcp_send_fin>:
{
 800aca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pcb->unsent != NULL) {
 800acaa:	6e84      	ldr	r4, [r0, #104]	; 0x68
{
 800acac:	4605      	mov	r5, r0
  if (pcb->unsent != NULL) {
 800acae:	b934      	cbnz	r4, 800acbe <tcp_send_fin+0x16>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800acb0:	4628      	mov	r0, r5
 800acb2:	2101      	movs	r1, #1
}
 800acb4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800acb8:	f7ff bf5e 	b.w	800ab78 <tcp_enqueue_flags>
 800acbc:	461c      	mov	r4, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800acbe:	6823      	ldr	r3, [r4, #0]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d1fb      	bne.n	800acbc <tcp_send_fin+0x14>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800acc4:	68e3      	ldr	r3, [r4, #12]
 800acc6:	8998      	ldrh	r0, [r3, #12]
 800acc8:	f7fb fe1a 	bl	8006900 <lwip_htons>
 800accc:	f010 0707 	ands.w	r7, r0, #7
 800acd0:	d1ee      	bne.n	800acb0 <tcp_send_fin+0x8>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800acd2:	68e6      	ldr	r6, [r4, #12]
 800acd4:	2001      	movs	r0, #1
 800acd6:	89b4      	ldrh	r4, [r6, #12]
 800acd8:	f7fb fe12 	bl	8006900 <lwip_htons>
 800acdc:	4320      	orrs	r0, r4
 800acde:	81b0      	strh	r0, [r6, #12]
      pcb->flags |= TF_FIN;
 800ace0:	7eab      	ldrb	r3, [r5, #26]
 800ace2:	f043 0320 	orr.w	r3, r3, #32
 800ace6:	76ab      	strb	r3, [r5, #26]
}
 800ace8:	4638      	mov	r0, r7
 800acea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800acec <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800acec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800acee:	4604      	mov	r4, r0
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800acf0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800acf2:	f7fb fe08 	bl	8006906 <lwip_htonl>
 800acf6:	2100      	movs	r1, #0
 800acf8:	4602      	mov	r2, r0
 800acfa:	4620      	mov	r0, r4
 800acfc:	f7ff ff00 	bl	800ab00 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800ad00:	4606      	mov	r6, r0
 800ad02:	b940      	cbnz	r0, 800ad16 <tcp_send_empty_ack+0x2a>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800ad04:	7ea3      	ldrb	r3, [r4, #26]
 800ad06:	f043 0303 	orr.w	r3, r3, #3
 800ad0a:	76a3      	strb	r3, [r4, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800ad0c:	f06f 0501 	mvn.w	r5, #1
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 800ad10:	4628      	mov	r0, r5
 800ad12:	b004      	add	sp, #16
 800ad14:	bd70      	pop	{r4, r5, r6, pc}
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800ad16:	1d25      	adds	r5, r4, #4
 800ad18:	4628      	mov	r0, r5
 800ad1a:	f7fc fa85 	bl	8007228 <ip4_route>
  if (netif == NULL) {
 800ad1e:	b1a0      	cbz	r0, 800ad4a <tcp_send_empty_ack+0x5e>
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 800ad20:	2206      	movs	r2, #6
 800ad22:	9201      	str	r2, [sp, #4]
 800ad24:	7a62      	ldrb	r2, [r4, #9]
 800ad26:	9002      	str	r0, [sp, #8]
 800ad28:	9200      	str	r2, [sp, #0]
 800ad2a:	7aa3      	ldrb	r3, [r4, #10]
 800ad2c:	462a      	mov	r2, r5
 800ad2e:	4621      	mov	r1, r4
 800ad30:	4630      	mov	r0, r6
 800ad32:	f7fc fbdf 	bl	80074f4 <ip4_output_if>
 800ad36:	4605      	mov	r5, r0
  pbuf_free(p);
 800ad38:	4630      	mov	r0, r6
 800ad3a:	f7fd fb2b 	bl	8008394 <pbuf_free>
 800ad3e:	7ea3      	ldrb	r3, [r4, #26]
  if (err != ERR_OK) {
 800ad40:	b135      	cbz	r5, 800ad50 <tcp_send_empty_ack+0x64>
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800ad42:	f043 0303 	orr.w	r3, r3, #3
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800ad46:	76a3      	strb	r3, [r4, #26]
 800ad48:	e7e2      	b.n	800ad10 <tcp_send_empty_ack+0x24>
    err = ERR_RTE;
 800ad4a:	f06f 0503 	mvn.w	r5, #3
 800ad4e:	e7f3      	b.n	800ad38 <tcp_send_empty_ack+0x4c>
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800ad50:	f023 0303 	bic.w	r3, r3, #3
 800ad54:	e7f7      	b.n	800ad46 <tcp_send_empty_ack+0x5a>
	...

0800ad58 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800ad58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ad5c:	7d03      	ldrb	r3, [r0, #20]
 800ad5e:	2b01      	cmp	r3, #1
{
 800ad60:	b087      	sub	sp, #28
 800ad62:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ad64:	d106      	bne.n	800ad74 <tcp_output+0x1c>
 800ad66:	4ba5      	ldr	r3, [pc, #660]	; (800affc <tcp_output+0x2a4>)
 800ad68:	49a5      	ldr	r1, [pc, #660]	; (800b000 <tcp_output+0x2a8>)
 800ad6a:	48a6      	ldr	r0, [pc, #664]	; (800b004 <tcp_output+0x2ac>)
 800ad6c:	f240 32ed 	movw	r2, #1005	; 0x3ed
 800ad70:	f003 fee0 	bl	800eb34 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800ad74:	4ba4      	ldr	r3, [pc, #656]	; (800b008 <tcp_output+0x2b0>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	429c      	cmp	r4, r3
 800ad7a:	d052      	beq.n	800ae22 <tcp_output+0xca>
    return ERR_OK;
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ad7c:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 800ad80:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c

  seg = pcb->unsent;
 800ad84:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ad86:	429f      	cmp	r7, r3
 800ad88:	bf28      	it	cs
 800ad8a:	461f      	movcs	r7, r3
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 800ad8c:	7ea3      	ldrb	r3, [r4, #26]
 800ad8e:	0799      	lsls	r1, r3, #30
 800ad90:	d510      	bpl.n	800adb4 <tcp_output+0x5c>
 800ad92:	b92d      	cbnz	r5, 800ada0 <tcp_output+0x48>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
     return tcp_send_empty_ack(pcb);
 800ad94:	4620      	mov	r0, r4
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
  return ERR_OK;
}
 800ad96:	b007      	add	sp, #28
 800ad98:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     return tcp_send_empty_ack(pcb);
 800ad9c:	f7ff bfa6 	b.w	800acec <tcp_send_empty_ack>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 800ada0:	68eb      	ldr	r3, [r5, #12]
 800ada2:	6858      	ldr	r0, [r3, #4]
 800ada4:	f7fb fdaf 	bl	8006906 <lwip_htonl>
 800ada8:	892b      	ldrh	r3, [r5, #8]
 800adaa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800adac:	1a9b      	subs	r3, r3, r2
 800adae:	4418      	add	r0, r3
     (seg == NULL ||
 800adb0:	4287      	cmp	r7, r0
 800adb2:	d3ef      	bcc.n	800ad94 <tcp_output+0x3c>
  useg = pcb->unacked;
 800adb4:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
  if (useg != NULL) {
 800adb6:	2e00      	cmp	r6, #0
 800adb8:	d136      	bne.n	800ae28 <tcp_output+0xd0>
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800adba:	f104 0804 	add.w	r8, r4, #4
 800adbe:	4640      	mov	r0, r8
 800adc0:	f7fc fa32 	bl	8007228 <ip4_route>
  if (netif == NULL) {
 800adc4:	4681      	mov	r9, r0
 800adc6:	2800      	cmp	r0, #0
 800adc8:	f000 813c 	beq.w	800b044 <tcp_output+0x2ec>
  if (ip_addr_isany(&pcb->local_ip)) {
 800adcc:	b10c      	cbz	r4, 800add2 <tcp_output+0x7a>
 800adce:	6823      	ldr	r3, [r4, #0]
 800add0:	b913      	cbnz	r3, 800add8 <tcp_output+0x80>
    ip_addr_copy(pcb->local_ip, *local_ip);
 800add2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800add6:	6023      	str	r3, [r4, #0]
  if (seg != NULL &&
 800add8:	b1d5      	cbz	r5, 800ae10 <tcp_output+0xb8>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800adda:	68eb      	ldr	r3, [r5, #12]
 800addc:	6858      	ldr	r0, [r3, #4]
 800adde:	f7fb fd92 	bl	8006906 <lwip_htonl>
 800ade2:	892b      	ldrh	r3, [r5, #8]
 800ade4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800ade6:	1a9b      	subs	r3, r3, r2
 800ade8:	4418      	add	r0, r3
  if (seg != NULL &&
 800adea:	4287      	cmp	r7, r0
 800adec:	d26f      	bcs.n	800aece <tcp_output+0x176>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800adee:	2f00      	cmp	r7, #0
 800adf0:	d06d      	beq.n	800aece <tcp_output+0x176>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 800adf2:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 800adf6:	429f      	cmp	r7, r3
 800adf8:	d169      	bne.n	800aece <tcp_output+0x176>
 800adfa:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d166      	bne.n	800aece <tcp_output+0x176>
    if (pcb->persist_backoff == 0) {
 800ae00:	f894 3095 	ldrb.w	r3, [r4, #149]	; 0x95
 800ae04:	b923      	cbnz	r3, 800ae10 <tcp_output+0xb8>
      pcb->persist_cnt = 0;
 800ae06:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
      pcb->persist_backoff = 1;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
  if (pcb->unsent == NULL) {
 800ae10:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800ae12:	b913      	cbnz	r3, 800ae1a <tcp_output+0xc2>
    pcb->unsent_oversize = 0;
 800ae14:	2300      	movs	r3, #0
 800ae16:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  pcb->flags &= ~TF_NAGLEMEMERR;
 800ae1a:	7ea3      	ldrb	r3, [r4, #26]
 800ae1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae20:	76a3      	strb	r3, [r4, #26]
    return ERR_OK;
 800ae22:	2000      	movs	r0, #0
 800ae24:	e0e6      	b.n	800aff4 <tcp_output+0x29c>
 800ae26:	461e      	mov	r6, r3
    for (; useg->next != NULL; useg = useg->next);
 800ae28:	6833      	ldr	r3, [r6, #0]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1fb      	bne.n	800ae26 <tcp_output+0xce>
 800ae2e:	e7c4      	b.n	800adba <tcp_output+0x62>
    pcb->unsent = seg->next;
 800ae30:	682b      	ldr	r3, [r5, #0]
 800ae32:	66a3      	str	r3, [r4, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 800ae34:	7d23      	ldrb	r3, [r4, #20]
 800ae36:	2b02      	cmp	r3, #2
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800ae38:	bf1e      	ittt	ne
 800ae3a:	7ea3      	ldrbne	r3, [r4, #26]
 800ae3c:	f023 0303 	bicne.w	r3, r3, #3
 800ae40:	76a3      	strbne	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800ae42:	68eb      	ldr	r3, [r5, #12]
 800ae44:	6858      	ldr	r0, [r3, #4]
 800ae46:	f7fb fd5e 	bl	8006906 <lwip_htonl>
 800ae4a:	68e9      	ldr	r1, [r5, #12]
 800ae4c:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800ae50:	4683      	mov	fp, r0
 800ae52:	8988      	ldrh	r0, [r1, #12]
 800ae54:	f7fb fd54 	bl	8006900 <lwip_htons>
 800ae58:	f010 0003 	ands.w	r0, r0, #3
 800ae5c:	eb0b 030a 	add.w	r3, fp, sl
 800ae60:	bf18      	it	ne
 800ae62:	2001      	movne	r0, #1
 800ae64:	4418      	add	r0, r3
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800ae66:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    if (TCP_TCPLEN(seg) > 0) {
 800ae68:	68ea      	ldr	r2, [r5, #12]
 800ae6a:	f8b5 a008 	ldrh.w	sl, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800ae6e:	1a1b      	subs	r3, r3, r0
 800ae70:	2b00      	cmp	r3, #0
      pcb->snd_nxt = snd_nxt;
 800ae72:	bfb8      	it	lt
 800ae74:	64e0      	strlt	r0, [r4, #76]	; 0x4c
    if (TCP_TCPLEN(seg) > 0) {
 800ae76:	8990      	ldrh	r0, [r2, #12]
 800ae78:	f7fb fd42 	bl	8006900 <lwip_htons>
 800ae7c:	f010 0003 	ands.w	r0, r0, #3
 800ae80:	bf18      	it	ne
 800ae82:	2001      	movne	r0, #1
 800ae84:	eb10 0f0a 	cmn.w	r0, sl
 800ae88:	f000 80d8 	beq.w	800b03c <tcp_output+0x2e4>
      seg->next = NULL;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 800ae90:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ae92:	b913      	cbnz	r3, 800ae9a <tcp_output+0x142>
        pcb->unacked = seg;
 800ae94:	66e5      	str	r5, [r4, #108]	; 0x6c
          useg->next = seg;
 800ae96:	462e      	mov	r6, r5
 800ae98:	e016      	b.n	800aec8 <tcp_output+0x170>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800ae9a:	68eb      	ldr	r3, [r5, #12]
 800ae9c:	6858      	ldr	r0, [r3, #4]
 800ae9e:	f7fb fd32 	bl	8006906 <lwip_htonl>
 800aea2:	68f2      	ldr	r2, [r6, #12]
 800aea4:	4682      	mov	sl, r0
 800aea6:	6850      	ldr	r0, [r2, #4]
 800aea8:	f7fb fd2d 	bl	8006906 <lwip_htonl>
 800aeac:	ebaa 0000 	sub.w	r0, sl, r0
 800aeb0:	2800      	cmp	r0, #0
 800aeb2:	f280 80c1 	bge.w	800b038 <tcp_output+0x2e0>
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800aeb6:	f104 036c 	add.w	r3, r4, #108	; 0x6c
          while (*cur_seg &&
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	2a00      	cmp	r2, #0
 800aebe:	f040 80a9 	bne.w	800b014 <tcp_output+0x2bc>
          seg->next = (*cur_seg);
 800aec2:	681a      	ldr	r2, [r3, #0]
 800aec4:	602a      	str	r2, [r5, #0]
          (*cur_seg) = seg;
 800aec6:	601d      	str	r5, [r3, #0]
    seg = pcb->unsent;
 800aec8:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  while (seg != NULL &&
 800aeca:	2d00      	cmp	r5, #0
 800aecc:	d0a2      	beq.n	800ae14 <tcp_output+0xbc>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800aece:	68eb      	ldr	r3, [r5, #12]
 800aed0:	6858      	ldr	r0, [r3, #4]
 800aed2:	f7fb fd18 	bl	8006906 <lwip_htonl>
 800aed6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800aed8:	1ac0      	subs	r0, r0, r3
 800aeda:	892b      	ldrh	r3, [r5, #8]
 800aedc:	4418      	add	r0, r3
  while (seg != NULL &&
 800aede:	4287      	cmp	r7, r0
 800aee0:	d396      	bcc.n	800ae10 <tcp_output+0xb8>
    LWIP_ASSERT("RST not expected here!",
 800aee2:	68eb      	ldr	r3, [r5, #12]
 800aee4:	8998      	ldrh	r0, [r3, #12]
 800aee6:	f7fb fd0b 	bl	8006900 <lwip_htons>
 800aeea:	0742      	lsls	r2, r0, #29
 800aeec:	d506      	bpl.n	800aefc <tcp_output+0x1a4>
 800aeee:	4b43      	ldr	r3, [pc, #268]	; (800affc <tcp_output+0x2a4>)
 800aef0:	4946      	ldr	r1, [pc, #280]	; (800b00c <tcp_output+0x2b4>)
 800aef2:	4844      	ldr	r0, [pc, #272]	; (800b004 <tcp_output+0x2ac>)
 800aef4:	f240 4246 	movw	r2, #1094	; 0x446
 800aef8:	f003 fe1c 	bl	800eb34 <iprintf>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800aefc:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800aefe:	b19b      	cbz	r3, 800af28 <tcp_output+0x1d0>
 800af00:	7ea2      	ldrb	r2, [r4, #26]
 800af02:	f012 0f44 	tst.w	r2, #68	; 0x44
 800af06:	d10f      	bne.n	800af28 <tcp_output+0x1d0>
 800af08:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800af0a:	b12b      	cbz	r3, 800af18 <tcp_output+0x1c0>
 800af0c:	6819      	ldr	r1, [r3, #0]
 800af0e:	b959      	cbnz	r1, 800af28 <tcp_output+0x1d0>
 800af10:	8919      	ldrh	r1, [r3, #8]
 800af12:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800af14:	4299      	cmp	r1, r3
 800af16:	d207      	bcs.n	800af28 <tcp_output+0x1d0>
 800af18:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 800af1c:	b123      	cbz	r3, 800af28 <tcp_output+0x1d0>
 800af1e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800af22:	2b08      	cmp	r3, #8
 800af24:	f240 8091 	bls.w	800b04a <tcp_output+0x2f2>
    if (pcb->state != SYN_SENT) {
 800af28:	7d23      	ldrb	r3, [r4, #20]
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	d00a      	beq.n	800af44 <tcp_output+0x1ec>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800af2e:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800af32:	2010      	movs	r0, #16
 800af34:	f8ba b00c 	ldrh.w	fp, [sl, #12]
 800af38:	f7fb fce2 	bl	8006900 <lwip_htons>
 800af3c:	ea4b 0000 	orr.w	r0, fp, r0
 800af40:	f8aa 000c 	strh.w	r0, [sl, #12]
{
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 800af44:	686b      	ldr	r3, [r5, #4]
 800af46:	89db      	ldrh	r3, [r3, #14]
 800af48:	2b01      	cmp	r3, #1
 800af4a:	f47f af71 	bne.w	800ae30 <tcp_output+0xd8>
    return ERR_OK;
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800af4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800af50:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800af54:	f7fb fcd7 	bl	8006906 <lwip_htonl>
 800af58:	f8ca 0008 	str.w	r0, [sl, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800af5c:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 800af5e:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800af62:	f7fb fccd 	bl	8006900 <lwip_htons>
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800af66:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800af68:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800af6a:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800af6e:	4413      	add	r3, r2
 800af70:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800af72:	7aab      	ldrb	r3, [r5, #10]
 800af74:	07db      	lsls	r3, r3, #31
 800af76:	d50c      	bpl.n	800af92 <tcp_output+0x23a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 800af78:	4641      	mov	r1, r8
 800af7a:	f44f 7006 	mov.w	r0, #536	; 0x218
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800af7e:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 800af82:	f7fe fa97 	bl	80094b4 <tcp_eff_send_mss_impl>
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800af86:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 800af8a:	f7fb fcbc 	bl	8006906 <lwip_htonl>
 800af8e:	f8ca 0014 	str.w	r0, [sl, #20]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800af92:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 800af96:	2b00      	cmp	r3, #0
    pcb->rtime = 0;
 800af98:	bfbc      	itt	lt
 800af9a:	2300      	movlt	r3, #0
 800af9c:	8623      	strhlt	r3, [r4, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 800af9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800afa0:	b93b      	cbnz	r3, 800afb2 <tcp_output+0x25a>
    pcb->rttest = tcp_ticks;
 800afa2:	4b1b      	ldr	r3, [pc, #108]	; (800b010 <tcp_output+0x2b8>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800afa8:	68eb      	ldr	r3, [r5, #12]
 800afaa:	6858      	ldr	r0, [r3, #4]
 800afac:	f7fb fcab 	bl	8006906 <lwip_htonl>
 800afb0:	63a0      	str	r0, [r4, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800afb2:	6868      	ldr	r0, [r5, #4]
 800afb4:	68ea      	ldr	r2, [r5, #12]
 800afb6:	6843      	ldr	r3, [r0, #4]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800afb8:	8941      	ldrh	r1, [r0, #10]
  seg->p->tot_len -= len;

  seg->p->payload = seg->tcphdr;
 800afba:	6042      	str	r2, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800afbc:	1ad3      	subs	r3, r2, r3
 800afbe:	b29b      	uxth	r3, r3
  seg->p->len -= len;
 800afc0:	1ac9      	subs	r1, r1, r3
 800afc2:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 800afc4:	8901      	ldrh	r1, [r0, #8]
 800afc6:	1acb      	subs	r3, r1, r3
 800afc8:	8103      	strh	r3, [r0, #8]

  seg->tcphdr->chksum = 0;
 800afca:	2300      	movs	r3, #0
 800afcc:	7413      	strb	r3, [r2, #16]
 800afce:	7453      	strb	r3, [r2, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800afd0:	2206      	movs	r2, #6
 800afd2:	9201      	str	r2, [sp, #4]
 800afd4:	7a62      	ldrb	r2, [r4, #9]
 800afd6:	9200      	str	r2, [sp, #0]
 800afd8:	7aa3      	ldrb	r3, [r4, #10]
 800afda:	f8cd 9008 	str.w	r9, [sp, #8]
 800afde:	4642      	mov	r2, r8
 800afe0:	4621      	mov	r1, r4
 800afe2:	f7fc fa87 	bl	80074f4 <ip4_output_if>
    if (err != ERR_OK) {
 800afe6:	2800      	cmp	r0, #0
 800afe8:	f43f af22 	beq.w	800ae30 <tcp_output+0xd8>
      pcb->flags |= TF_NAGLEMEMERR;
 800afec:	7ea3      	ldrb	r3, [r4, #26]
 800afee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800aff2:	76a3      	strb	r3, [r4, #26]
}
 800aff4:	b007      	add	sp, #28
 800aff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affa:	bf00      	nop
 800affc:	080123e7 	.word	0x080123e7
 800b000:	0801237c 	.word	0x0801237c
 800b004:	0801127a 	.word	0x0801127a
 800b008:	20003b08 	.word	0x20003b08
 800b00c:	080123a2 	.word	0x080123a2
 800b010:	20003af8 	.word	0x20003af8
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800b014:	68d2      	ldr	r2, [r2, #12]
 800b016:	9305      	str	r3, [sp, #20]
 800b018:	6850      	ldr	r0, [r2, #4]
 800b01a:	f7fb fc74 	bl	8006906 <lwip_htonl>
 800b01e:	68e9      	ldr	r1, [r5, #12]
 800b020:	4682      	mov	sl, r0
 800b022:	6848      	ldr	r0, [r1, #4]
 800b024:	f7fb fc6f 	bl	8006906 <lwip_htonl>
 800b028:	ebaa 0000 	sub.w	r0, sl, r0
          while (*cur_seg &&
 800b02c:	2800      	cmp	r0, #0
 800b02e:	9b05      	ldr	r3, [sp, #20]
 800b030:	f6bf af47 	bge.w	800aec2 <tcp_output+0x16a>
              cur_seg = &((*cur_seg)->next );
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	e740      	b.n	800aeba <tcp_output+0x162>
          useg->next = seg;
 800b038:	6035      	str	r5, [r6, #0]
 800b03a:	e72c      	b.n	800ae96 <tcp_output+0x13e>
      tcp_seg_free(seg);
 800b03c:	4628      	mov	r0, r5
 800b03e:	f7fd fd27 	bl	8008a90 <tcp_seg_free>
 800b042:	e741      	b.n	800aec8 <tcp_output+0x170>
    return ERR_RTE;
 800b044:	f06f 0003 	mvn.w	r0, #3
 800b048:	e7d4      	b.n	800aff4 <tcp_output+0x29c>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800b04a:	f012 0fa0 	tst.w	r2, #160	; 0xa0
 800b04e:	f47f af6b 	bne.w	800af28 <tcp_output+0x1d0>
 800b052:	e6dd      	b.n	800ae10 <tcp_output+0xb8>

0800b054 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 800b054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b058:	b085      	sub	sp, #20
 800b05a:	4681      	mov	r9, r0
 800b05c:	460e      	mov	r6, r1
 800b05e:	4690      	mov	r8, r2
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 800b060:	2114      	movs	r1, #20
 800b062:	2200      	movs	r2, #0
 800b064:	2001      	movs	r0, #1
{
 800b066:	461f      	mov	r7, r3
 800b068:	f8bd b038 	ldrh.w	fp, [sp, #56]	; 0x38
 800b06c:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 800b070:	f7fd f9f2 	bl	8008458 <pbuf_alloc>
  if (p == NULL) {
 800b074:	4605      	mov	r5, r0
 800b076:	2800      	cmp	r0, #0
 800b078:	d03c      	beq.n	800b0f4 <tcp_rst+0xa0>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800b07a:	8943      	ldrh	r3, [r0, #10]
 800b07c:	2b13      	cmp	r3, #19
 800b07e:	d806      	bhi.n	800b08e <tcp_rst+0x3a>
 800b080:	4b1e      	ldr	r3, [pc, #120]	; (800b0fc <tcp_rst+0xa8>)
 800b082:	491f      	ldr	r1, [pc, #124]	; (800b100 <tcp_rst+0xac>)
 800b084:	481f      	ldr	r0, [pc, #124]	; (800b104 <tcp_rst+0xb0>)
 800b086:	f240 524d 	movw	r2, #1357	; 0x54d
 800b08a:	f003 fd53 	bl	800eb34 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
  tcphdr->src = lwip_htons(local_port);
 800b08e:	4658      	mov	r0, fp
  tcphdr = (struct tcp_hdr *)p->payload;
 800b090:	686c      	ldr	r4, [r5, #4]
  tcphdr->src = lwip_htons(local_port);
 800b092:	f7fb fc35 	bl	8006900 <lwip_htons>
 800b096:	8020      	strh	r0, [r4, #0]
  tcphdr->dest = lwip_htons(remote_port);
 800b098:	4650      	mov	r0, sl
 800b09a:	f7fb fc31 	bl	8006900 <lwip_htons>
 800b09e:	8060      	strh	r0, [r4, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 800b0a0:	4648      	mov	r0, r9
 800b0a2:	f7fb fc30 	bl	8006906 <lwip_htonl>
 800b0a6:	6060      	str	r0, [r4, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	f7fb fc2c 	bl	8006906 <lwip_htonl>
 800b0ae:	60a0      	str	r0, [r4, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 800b0b0:	f245 0014 	movw	r0, #20500	; 0x5014
 800b0b4:	f7fb fc24 	bl	8006900 <lwip_htons>
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 800b0b8:	2308      	movs	r3, #8
 800b0ba:	2600      	movs	r6, #0
 800b0bc:	73a3      	strb	r3, [r4, #14]
 800b0be:	2360      	movs	r3, #96	; 0x60
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 800b0c0:	81a0      	strh	r0, [r4, #12]
  tcphdr->wnd = PP_HTONS(TCP_WND);
 800b0c2:	73e3      	strb	r3, [r4, #15]
#endif
  tcphdr->chksum = 0;
 800b0c4:	7426      	strb	r6, [r4, #16]
 800b0c6:	7466      	strb	r6, [r4, #17]
  tcphdr->urgp = 0;
 800b0c8:	74a6      	strb	r6, [r4, #18]
 800b0ca:	74e6      	strb	r6, [r4, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 800b0cc:	4638      	mov	r0, r7
 800b0ce:	f7fc f8ab 	bl	8007228 <ip4_route>
  if (netif != NULL) {
 800b0d2:	b148      	cbz	r0, 800b0e8 <tcp_rst+0x94>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 800b0d4:	2306      	movs	r3, #6
 800b0d6:	9002      	str	r0, [sp, #8]
 800b0d8:	9301      	str	r3, [sp, #4]
 800b0da:	9600      	str	r6, [sp, #0]
 800b0dc:	23ff      	movs	r3, #255	; 0xff
 800b0de:	463a      	mov	r2, r7
 800b0e0:	4641      	mov	r1, r8
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	f7fc fa06 	bl	80074f4 <ip4_output_if>
  }
  pbuf_free(p);
 800b0e8:	4628      	mov	r0, r5
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800b0ea:	b005      	add	sp, #20
 800b0ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800b0f0:	f7fd b950 	b.w	8008394 <pbuf_free>
}
 800b0f4:	b005      	add	sp, #20
 800b0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0fa:	bf00      	nop
 800b0fc:	080123e7 	.word	0x080123e7
 800b100:	080123b9 	.word	0x080123b9
 800b104:	0801127a 	.word	0x0801127a

0800b108 <tcp_rexmit_rto>:
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 800b108:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
{
 800b10a:	b410      	push	{r4}
  if (pcb->unacked == NULL) {
 800b10c:	b1aa      	cbz	r2, 800b13a <tcp_rexmit_rto+0x32>
 800b10e:	4611      	mov	r1, r2
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 800b110:	680b      	ldr	r3, [r1, #0]
 800b112:	b983      	cbnz	r3, 800b136 <tcp_rexmit_rto+0x2e>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800b114:	6e84      	ldr	r4, [r0, #104]	; 0x68
 800b116:	600c      	str	r4, [r1, #0]
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800b118:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800b11a:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
  pcb->unsent = pcb->unacked;
 800b11e:	6682      	str	r2, [r0, #104]	; 0x68
  if (pcb->nrtx < 0xFF) {
 800b120:	2bff      	cmp	r3, #255	; 0xff
    ++pcb->nrtx;
 800b122:	bf1c      	itt	ne
 800b124:	3301      	addne	r3, #1
 800b126:	f880 3042 	strbne.w	r3, [r0, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800b12a:	2300      	movs	r3, #0
 800b12c:	6343      	str	r3, [r0, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
}
 800b12e:	f85d 4b04 	ldr.w	r4, [sp], #4
  tcp_output(pcb);
 800b132:	f7ff be11 	b.w	800ad58 <tcp_output>
 800b136:	4619      	mov	r1, r3
 800b138:	e7ea      	b.n	800b110 <tcp_rexmit_rto+0x8>
}
 800b13a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b13e:	4770      	bx	lr

0800b140 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 800b140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 800b142:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
{
 800b144:	4604      	mov	r4, r0
  if (pcb->unacked == NULL) {
 800b146:	b1ad      	cbz	r5, 800b174 <tcp_rexmit+0x34>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
  pcb->unacked = seg->next;
 800b148:	682b      	ldr	r3, [r5, #0]
 800b14a:	66c3      	str	r3, [r0, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 800b14c:	f100 0668 	add.w	r6, r0, #104	; 0x68
  while (*cur_seg &&
 800b150:	6833      	ldr	r3, [r6, #0]
 800b152:	b983      	cbnz	r3, 800b176 <tcp_rexmit+0x36>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
  }
  seg->next = *cur_seg;
 800b154:	6833      	ldr	r3, [r6, #0]
 800b156:	602b      	str	r3, [r5, #0]
  *cur_seg = seg;
 800b158:	6035      	str	r5, [r6, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800b15a:	682b      	ldr	r3, [r5, #0]
 800b15c:	b90b      	cbnz	r3, 800b162 <tcp_rexmit+0x22>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800b15e:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800b162:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800b166:	2bff      	cmp	r3, #255	; 0xff
    ++pcb->nrtx;
 800b168:	bf1c      	itt	ne
 800b16a:	3301      	addne	r3, #1
 800b16c:	f884 3042 	strbne.w	r3, [r4, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800b170:	2300      	movs	r3, #0
 800b172:	6363      	str	r3, [r4, #52]	; 0x34
 800b174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	6858      	ldr	r0, [r3, #4]
 800b17a:	f7fb fbc4 	bl	8006906 <lwip_htonl>
 800b17e:	68eb      	ldr	r3, [r5, #12]
 800b180:	4607      	mov	r7, r0
 800b182:	6858      	ldr	r0, [r3, #4]
 800b184:	f7fb fbbf 	bl	8006906 <lwip_htonl>
 800b188:	1a38      	subs	r0, r7, r0
  while (*cur_seg &&
 800b18a:	2800      	cmp	r0, #0
 800b18c:	dae2      	bge.n	800b154 <tcp_rexmit+0x14>
      cur_seg = &((*cur_seg)->next );
 800b18e:	6836      	ldr	r6, [r6, #0]
 800b190:	e7de      	b.n	800b150 <tcp_rexmit+0x10>

0800b192 <tcp_rexmit_fast>:
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800b192:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
{
 800b194:	b510      	push	{r4, lr}
 800b196:	4604      	mov	r4, r0
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800b198:	b30b      	cbz	r3, 800b1de <tcp_rexmit_fast+0x4c>
 800b19a:	7e83      	ldrb	r3, [r0, #26]
 800b19c:	075b      	lsls	r3, r3, #29
 800b19e:	d41e      	bmi.n	800b1de <tcp_rexmit_fast+0x4c>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 800b1a0:	f7ff ffce 	bl	800b140 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800b1a4:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
 800b1a8:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 800b1ac:	4293      	cmp	r3, r2
 800b1ae:	bf38      	it	cc
 800b1b0:	085a      	lsrcc	r2, r3, #1

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 800b1b2:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800b1b4:	bf28      	it	cs
 800b1b6:	0852      	lsrcs	r2, r2, #1
    if (pcb->ssthresh < (2U * pcb->mss)) {
 800b1b8:	0059      	lsls	r1, r3, #1
 800b1ba:	428a      	cmp	r2, r1
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800b1bc:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 800b1c0:	bf38      	it	cc
 800b1c2:	f8a4 104a 	strhcc.w	r1, [r4, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800b1c6:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 800b1ca:	440b      	add	r3, r1
 800b1cc:	4413      	add	r3, r2
 800b1ce:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
    pcb->flags |= TF_INFR;
 800b1d2:	7ea3      	ldrb	r3, [r4, #26]
 800b1d4:	f043 0304 	orr.w	r3, r3, #4
 800b1d8:	76a3      	strb	r3, [r4, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	8623      	strh	r3, [r4, #48]	; 0x30
 800b1de:	bd10      	pop	{r4, pc}

0800b1e0 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800b1e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b1e2:	4604      	mov	r4, r0
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 800b1e4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800b1e6:	3801      	subs	r0, #1
 800b1e8:	f7fb fb8d 	bl	8006906 <lwip_htonl>
 800b1ec:	2100      	movs	r1, #0
 800b1ee:	4602      	mov	r2, r0
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f7ff fc85 	bl	800ab00 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800b1f6:	4605      	mov	r5, r0
 800b1f8:	b1c8      	cbz	r0, 800b22e <tcp_keepalive+0x4e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800b1fa:	1d26      	adds	r6, r4, #4
 800b1fc:	4630      	mov	r0, r6
 800b1fe:	f7fc f813 	bl	8007228 <ip4_route>
  if (netif == NULL) {
 800b202:	b188      	cbz	r0, 800b228 <tcp_keepalive+0x48>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 800b204:	2100      	movs	r1, #0
 800b206:	2206      	movs	r2, #6
 800b208:	7aa3      	ldrb	r3, [r4, #10]
 800b20a:	9002      	str	r0, [sp, #8]
 800b20c:	e88d 0006 	stmia.w	sp, {r1, r2}
 800b210:	4628      	mov	r0, r5
 800b212:	4621      	mov	r1, r4
 800b214:	4632      	mov	r2, r6
 800b216:	f7fc f96d 	bl	80074f4 <ip4_output_if>
 800b21a:	4604      	mov	r4, r0
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800b21c:	4628      	mov	r0, r5
 800b21e:	f7fd f8b9 	bl	8008394 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800b222:	4620      	mov	r0, r4
 800b224:	b004      	add	sp, #16
 800b226:	bd70      	pop	{r4, r5, r6, pc}
    err = ERR_RTE;
 800b228:	f06f 0403 	mvn.w	r4, #3
 800b22c:	e7f6      	b.n	800b21c <tcp_keepalive+0x3c>
    return ERR_MEM;
 800b22e:	f04f 34ff 	mov.w	r4, #4294967295
 800b232:	e7f6      	b.n	800b222 <tcp_keepalive+0x42>

0800b234 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800b234:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 800b238:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
{
 800b23a:	4606      	mov	r6, r0

  if (seg == NULL) {
 800b23c:	b914      	cbnz	r4, 800b244 <tcp_zero_window_probe+0x10>
    seg = pcb->unsent;
 800b23e:	6e84      	ldr	r4, [r0, #104]	; 0x68
  }
  if (seg == NULL) {
 800b240:	2c00      	cmp	r4, #0
 800b242:	d042      	beq.n	800b2ca <tcp_zero_window_probe+0x96>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800b244:	68e3      	ldr	r3, [r4, #12]
 800b246:	8998      	ldrh	r0, [r3, #12]
 800b248:	f7fb fb5a 	bl	8006900 <lwip_htons>
 800b24c:	f010 0501 	ands.w	r5, r0, #1
 800b250:	bf18      	it	ne
 800b252:	8925      	ldrhne	r5, [r4, #8]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 800b254:	68e3      	ldr	r3, [r4, #12]
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800b256:	bf1c      	itt	ne
 800b258:	fab5 f585 	clzne	r5, r5
 800b25c:	096d      	lsrne	r5, r5, #5
  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 800b25e:	685a      	ldr	r2, [r3, #4]
 800b260:	f085 0101 	eor.w	r1, r5, #1
 800b264:	4630      	mov	r0, r6
 800b266:	f7ff fc4b 	bl	800ab00 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800b26a:	4607      	mov	r7, r0
 800b26c:	2800      	cmp	r0, #0
 800b26e:	d03e      	beq.n	800b2ee <tcp_zero_window_probe+0xba>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800b270:	f8d0 8004 	ldr.w	r8, [r0, #4]

  if (is_fin) {
 800b274:	b36d      	cbz	r5, 800b2d2 <tcp_zero_window_probe+0x9e>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800b276:	f8b8 500c 	ldrh.w	r5, [r8, #12]
 800b27a:	2011      	movs	r0, #17
 800b27c:	f7fb fb40 	bl	8006900 <lwip_htons>
 800b280:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 800b284:	b2ad      	uxth	r5, r5
 800b286:	4328      	orrs	r0, r5
 800b288:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800b28c:	68e3      	ldr	r3, [r4, #12]
 800b28e:	6858      	ldr	r0, [r3, #4]
 800b290:	f7fb fb39 	bl	8006906 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800b294:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800b296:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800b298:	1a1b      	subs	r3, r3, r0
 800b29a:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800b29c:	f106 0404 	add.w	r4, r6, #4
    pcb->snd_nxt = snd_nxt;
 800b2a0:	bfb8      	it	lt
 800b2a2:	64f0      	strlt	r0, [r6, #76]	; 0x4c
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800b2a4:	4620      	mov	r0, r4
 800b2a6:	f7fb ffbf 	bl	8007228 <ip4_route>
  if (netif == NULL) {
 800b2aa:	b1e8      	cbz	r0, 800b2e8 <tcp_zero_window_probe+0xb4>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800b2ac:	2100      	movs	r1, #0
 800b2ae:	2206      	movs	r2, #6
 800b2b0:	e88d 0006 	stmia.w	sp, {r1, r2}
 800b2b4:	9002      	str	r0, [sp, #8]
 800b2b6:	4622      	mov	r2, r4
 800b2b8:	7ab3      	ldrb	r3, [r6, #10]
 800b2ba:	4631      	mov	r1, r6
 800b2bc:	4638      	mov	r0, r7
 800b2be:	f7fc f919 	bl	80074f4 <ip4_output_if>
 800b2c2:	4604      	mov	r4, r0
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 800b2c4:	4638      	mov	r0, r7
 800b2c6:	f7fd f865 	bl	8008394 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	b004      	add	sp, #16
 800b2ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800b2d2:	6860      	ldr	r0, [r4, #4]
 800b2d4:	8922      	ldrh	r2, [r4, #8]
 800b2d6:	8903      	ldrh	r3, [r0, #8]
 800b2d8:	1a9b      	subs	r3, r3, r2
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	2201      	movs	r2, #1
 800b2de:	f108 0114 	add.w	r1, r8, #20
 800b2e2:	f7fd faf3 	bl	80088cc <pbuf_copy_partial>
 800b2e6:	e7d1      	b.n	800b28c <tcp_zero_window_probe+0x58>
    err = ERR_RTE;
 800b2e8:	f06f 0403 	mvn.w	r4, #3
 800b2ec:	e7ea      	b.n	800b2c4 <tcp_zero_window_probe+0x90>
    return ERR_MEM;
 800b2ee:	f04f 34ff 	mov.w	r4, #4294967295
 800b2f2:	e7ea      	b.n	800b2ca <tcp_zero_window_probe+0x96>

0800b2f4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800b2f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2f8:	4605      	mov	r5, r0
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800b2fa:	2006      	movs	r0, #6
{
 800b2fc:	460f      	mov	r7, r1
 800b2fe:	4616      	mov	r6, r2
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800b300:	f7fc fede 	bl	80080c0 <memp_malloc>
  if (timeout == NULL) {
 800b304:	4604      	mov	r4, r0
 800b306:	b938      	cbnz	r0, 800b318 <sys_timeout+0x24>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800b308:	4b1e      	ldr	r3, [pc, #120]	; (800b384 <sys_timeout+0x90>)
 800b30a:	491f      	ldr	r1, [pc, #124]	; (800b388 <sys_timeout+0x94>)
 800b30c:	481f      	ldr	r0, [pc, #124]	; (800b38c <sys_timeout+0x98>)
 800b30e:	22d4      	movs	r2, #212	; 0xd4
        t->next = timeout;
        break;
      }
    }
  }
}
 800b310:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800b314:	f003 bc0e 	b.w	800eb34 <iprintf>
  now = sys_now();
 800b318:	f001 fccc 	bl	800ccb4 <sys_now>
  if (next_timeout == NULL) {
 800b31c:	4a1c      	ldr	r2, [pc, #112]	; (800b390 <sys_timeout+0x9c>)
 800b31e:	491d      	ldr	r1, [pc, #116]	; (800b394 <sys_timeout+0xa0>)
 800b320:	6813      	ldr	r3, [r2, #0]
 800b322:	b95b      	cbnz	r3, 800b33c <sys_timeout+0x48>
    timeouts_last_time = now;
 800b324:	6008      	str	r0, [r1, #0]
    diff = 0;
 800b326:	4618      	mov	r0, r3
  timeout->next = NULL;
 800b328:	2100      	movs	r1, #0
  timeout->time = msecs + diff;
 800b32a:	4428      	add	r0, r5
  timeout->next = NULL;
 800b32c:	6021      	str	r1, [r4, #0]
  timeout->h = handler;
 800b32e:	60a7      	str	r7, [r4, #8]
  timeout->arg = arg;
 800b330:	60e6      	str	r6, [r4, #12]
  timeout->time = msecs + diff;
 800b332:	6060      	str	r0, [r4, #4]
  if (next_timeout == NULL) {
 800b334:	b92b      	cbnz	r3, 800b342 <sys_timeout+0x4e>
    next_timeout = timeout;
 800b336:	6014      	str	r4, [r2, #0]
 800b338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    diff = now - timeouts_last_time;
 800b33c:	6809      	ldr	r1, [r1, #0]
 800b33e:	1a40      	subs	r0, r0, r1
 800b340:	e7f2      	b.n	800b328 <sys_timeout+0x34>
  if (next_timeout->time > msecs) {
 800b342:	6859      	ldr	r1, [r3, #4]
 800b344:	428d      	cmp	r5, r1
 800b346:	d217      	bcs.n	800b378 <sys_timeout+0x84>
    next_timeout->time -= msecs;
 800b348:	1b4d      	subs	r5, r1, r5
 800b34a:	605d      	str	r5, [r3, #4]
    timeout->next = next_timeout;
 800b34c:	6023      	str	r3, [r4, #0]
 800b34e:	e7f2      	b.n	800b336 <sys_timeout+0x42>
      if (t->next == NULL || t->next->time > timeout->time) {
 800b350:	684e      	ldr	r6, [r1, #4]
 800b352:	42b2      	cmp	r2, r6
 800b354:	d312      	bcc.n	800b37c <sys_timeout+0x88>
 800b356:	4608      	mov	r0, r1
      timeout->time -= t->time;
 800b358:	6841      	ldr	r1, [r0, #4]
 800b35a:	6862      	ldr	r2, [r4, #4]
 800b35c:	1a52      	subs	r2, r2, r1
      if (t->next == NULL || t->next->time > timeout->time) {
 800b35e:	6801      	ldr	r1, [r0, #0]
      timeout->time -= t->time;
 800b360:	6062      	str	r2, [r4, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800b362:	2900      	cmp	r1, #0
 800b364:	d1f4      	bne.n	800b350 <sys_timeout+0x5c>
        } else if (timeout->time > msecs) {
 800b366:	4295      	cmp	r5, r2
 800b368:	d202      	bcs.n	800b370 <sys_timeout+0x7c>
          timeout->time = msecs + next_timeout->time;
 800b36a:	685b      	ldr	r3, [r3, #4]
 800b36c:	441d      	add	r5, r3
 800b36e:	6065      	str	r5, [r4, #4]
        timeout->next = t->next;
 800b370:	6021      	str	r1, [r4, #0]
        t->next = timeout;
 800b372:	6004      	str	r4, [r0, #0]
        break;
 800b374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b378:	4618      	mov	r0, r3
 800b37a:	e7ed      	b.n	800b358 <sys_timeout+0x64>
          t->next->time -= timeout->time;
 800b37c:	1ab2      	subs	r2, r6, r2
 800b37e:	604a      	str	r2, [r1, #4]
 800b380:	e7f6      	b.n	800b370 <sys_timeout+0x7c>
 800b382:	bf00      	nop
 800b384:	08012448 	.word	0x08012448
 800b388:	0801247c 	.word	0x0801247c
 800b38c:	0801127a 	.word	0x0801127a
 800b390:	200005a0 	.word	0x200005a0
 800b394:	200005a8 	.word	0x200005a8

0800b398 <tcp_timer_needed>:
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800b398:	4b08      	ldr	r3, [pc, #32]	; (800b3bc <tcp_timer_needed+0x24>)
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	b962      	cbnz	r2, 800b3b8 <tcp_timer_needed+0x20>
 800b39e:	4a08      	ldr	r2, [pc, #32]	; (800b3c0 <tcp_timer_needed+0x28>)
 800b3a0:	6812      	ldr	r2, [r2, #0]
 800b3a2:	b912      	cbnz	r2, 800b3aa <tcp_timer_needed+0x12>
 800b3a4:	4a07      	ldr	r2, [pc, #28]	; (800b3c4 <tcp_timer_needed+0x2c>)
 800b3a6:	6812      	ldr	r2, [r2, #0]
 800b3a8:	b132      	cbz	r2, 800b3b8 <tcp_timer_needed+0x20>
    tcpip_tcp_timer_active = 1;
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800b3ae:	4906      	ldr	r1, [pc, #24]	; (800b3c8 <tcp_timer_needed+0x30>)
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	20fa      	movs	r0, #250	; 0xfa
 800b3b4:	f7ff bf9e 	b.w	800b2f4 <sys_timeout>
 800b3b8:	4770      	bx	lr
 800b3ba:	bf00      	nop
 800b3bc:	200005a4 	.word	0x200005a4
 800b3c0:	20003af4 	.word	0x20003af4
 800b3c4:	20003b04 	.word	0x20003b04
 800b3c8:	0800b3cd 	.word	0x0800b3cd

0800b3cc <tcpip_tcp_timer>:
{
 800b3cc:	b508      	push	{r3, lr}
  tcp_tmr();
 800b3ce:	f7fd ff13 	bl	80091f8 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800b3d2:	4b08      	ldr	r3, [pc, #32]	; (800b3f4 <tcpip_tcp_timer+0x28>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	b913      	cbnz	r3, 800b3de <tcpip_tcp_timer+0x12>
 800b3d8:	4b07      	ldr	r3, [pc, #28]	; (800b3f8 <tcpip_tcp_timer+0x2c>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	b133      	cbz	r3, 800b3ec <tcpip_tcp_timer+0x20>
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4906      	ldr	r1, [pc, #24]	; (800b3fc <tcpip_tcp_timer+0x30>)
 800b3e2:	20fa      	movs	r0, #250	; 0xfa
}
 800b3e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800b3e8:	f7ff bf84 	b.w	800b2f4 <sys_timeout>
    tcpip_tcp_timer_active = 0;
 800b3ec:	4a04      	ldr	r2, [pc, #16]	; (800b400 <tcpip_tcp_timer+0x34>)
 800b3ee:	6013      	str	r3, [r2, #0]
 800b3f0:	bd08      	pop	{r3, pc}
 800b3f2:	bf00      	nop
 800b3f4:	20003af4 	.word	0x20003af4
 800b3f8:	20003b04 	.word	0x20003b04
 800b3fc:	0800b3cd 	.word	0x0800b3cd
 800b400:	200005a4 	.word	0x200005a4

0800b404 <sys_timeouts_init>:
{
 800b404:	b538      	push	{r3, r4, r5, lr}
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800b406:	4d0a      	ldr	r5, [pc, #40]	; (800b430 <sys_timeouts_init+0x2c>)
 800b408:	4c0a      	ldr	r4, [pc, #40]	; (800b434 <sys_timeouts_init+0x30>)
 800b40a:	f105 0208 	add.w	r2, r5, #8
 800b40e:	4621      	mov	r1, r4
 800b410:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b414:	f7ff ff6e 	bl	800b2f4 <sys_timeout>
 800b418:	f105 0210 	add.w	r2, r5, #16
 800b41c:	4621      	mov	r1, r4
 800b41e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b422:	f7ff ff67 	bl	800b2f4 <sys_timeout>
  timeouts_last_time = sys_now();
 800b426:	f001 fc45 	bl	800ccb4 <sys_now>
 800b42a:	4b03      	ldr	r3, [pc, #12]	; (800b438 <sys_timeouts_init+0x34>)
 800b42c:	6018      	str	r0, [r3, #0]
 800b42e:	bd38      	pop	{r3, r4, r5, pc}
 800b430:	08012430 	.word	0x08012430
 800b434:	0800b43d 	.word	0x0800b43d
 800b438:	200005a8 	.word	0x200005a8

0800b43c <cyclic_timer>:
{
 800b43c:	b510      	push	{r4, lr}
 800b43e:	4604      	mov	r4, r0
  cyclic->handler();
 800b440:	6843      	ldr	r3, [r0, #4]
 800b442:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800b444:	4622      	mov	r2, r4
 800b446:	6820      	ldr	r0, [r4, #0]
 800b448:	4902      	ldr	r1, [pc, #8]	; (800b454 <cyclic_timer+0x18>)
}
 800b44a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800b44e:	f7ff bf51 	b.w	800b2f4 <sys_timeout>
 800b452:	bf00      	nop
 800b454:	0800b43d 	.word	0x0800b43d

0800b458 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800b458:	4770      	bx	lr
	...

0800b45c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800b45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800b460:	8943      	ldrh	r3, [r0, #10]
 800b462:	2b07      	cmp	r3, #7
{
 800b464:	b085      	sub	sp, #20
 800b466:	4605      	mov	r5, r0
 800b468:	4689      	mov	r9, r1
  if (p->len < UDP_HLEN) {
 800b46a:	d805      	bhi.n	800b478 <udp_input+0x1c>
    if (pbuf_header(p, -UDP_HLEN)) {
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800b46c:	4628      	mov	r0, r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800b46e:	b005      	add	sp, #20
 800b470:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 800b474:	f7fc bf8e 	b.w	8008394 <pbuf_free>
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800b478:	4e3e      	ldr	r6, [pc, #248]	; (800b574 <udp_input+0x118>)
  udphdr = (struct udp_hdr *)p->payload;
 800b47a:	6844      	ldr	r4, [r0, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800b47c:	6831      	ldr	r1, [r6, #0]
 800b47e:	6970      	ldr	r0, [r6, #20]
 800b480:	f7fc f849 	bl	8007516 <ip4_addr_isbroadcast_u32>
 800b484:	4607      	mov	r7, r0
  src = lwip_ntohs(udphdr->src);
 800b486:	8820      	ldrh	r0, [r4, #0]
 800b488:	f7fb fa3a 	bl	8006900 <lwip_htons>
 800b48c:	4680      	mov	r8, r0
  dest = lwip_ntohs(udphdr->dest);
 800b48e:	8860      	ldrh	r0, [r4, #2]
 800b490:	f7fb fa36 	bl	8006900 <lwip_htons>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800b494:	4a38      	ldr	r2, [pc, #224]	; (800b578 <udp_input+0x11c>)
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800b496:	6971      	ldr	r1, [r6, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800b498:	f8d6 e010 	ldr.w	lr, [r6, #16]
 800b49c:	9603      	str	r6, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 800b49e:	4682      	mov	sl, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800b4a0:	6810      	ldr	r0, [r2, #0]
  uncon_pcb = NULL;
 800b4a2:	2400      	movs	r4, #0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800b4a4:	4603      	mov	r3, r0
  prev = NULL;
 800b4a6:	46a4      	mov	ip, r4
 800b4a8:	4693      	mov	fp, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800b4aa:	b92b      	cbnz	r3, 800b4b8 <udp_input+0x5c>
  if (pcb != NULL) {
 800b4ac:	bb0c      	cbnz	r4, 800b4f2 <udp_input+0x96>
  if (for_us) {
 800b4ae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b4b2:	428b      	cmp	r3, r1
 800b4b4:	d1da      	bne.n	800b46c <udp_input+0x10>
 800b4b6:	e01c      	b.n	800b4f2 <udp_input+0x96>
    if ((pcb->local_port == dest) &&
 800b4b8:	8a5a      	ldrh	r2, [r3, #18]
 800b4ba:	4552      	cmp	r2, sl
 800b4bc:	d12b      	bne.n	800b516 <udp_input+0xba>
 800b4be:	681a      	ldr	r2, [r3, #0]
    if (broadcast != 0) {
 800b4c0:	b32f      	cbz	r7, 800b50e <udp_input+0xb2>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800b4c2:	b13a      	cbz	r2, 800b4d4 <udp_input+0x78>
 800b4c4:	1c4e      	adds	r6, r1, #1
 800b4c6:	d005      	beq.n	800b4d4 <udp_input+0x78>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800b4c8:	404a      	eors	r2, r1
 800b4ca:	4616      	mov	r6, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800b4cc:	f8d9 2008 	ldr.w	r2, [r9, #8]
 800b4d0:	4216      	tst	r6, r2
 800b4d2:	d120      	bne.n	800b516 <udp_input+0xba>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800b4d4:	7c1a      	ldrb	r2, [r3, #16]
 800b4d6:	0752      	lsls	r2, r2, #29
 800b4d8:	d402      	bmi.n	800b4e0 <udp_input+0x84>
 800b4da:	2c00      	cmp	r4, #0
 800b4dc:	bf08      	it	eq
 800b4de:	461c      	moveq	r4, r3
      if ((pcb->remote_port == src) &&
 800b4e0:	8a9a      	ldrh	r2, [r3, #20]
 800b4e2:	4542      	cmp	r2, r8
 800b4e4:	d117      	bne.n	800b516 <udp_input+0xba>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800b4e6:	685a      	ldr	r2, [r3, #4]
      if ((pcb->remote_port == src) &&
 800b4e8:	b9c2      	cbnz	r2, 800b51c <udp_input+0xc0>
        if (prev != NULL) {
 800b4ea:	f1bc 0f00 	cmp.w	ip, #0
 800b4ee:	d118      	bne.n	800b522 <udp_input+0xc6>
 800b4f0:	461c      	mov	r4, r3
    if (pbuf_header(p, -UDP_HLEN)) {
 800b4f2:	f06f 0107 	mvn.w	r1, #7
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	f7fc ff46 	bl	8008388 <pbuf_header>
 800b4fc:	b1c0      	cbz	r0, 800b530 <udp_input+0xd4>
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800b4fe:	4b1f      	ldr	r3, [pc, #124]	; (800b57c <udp_input+0x120>)
 800b500:	491f      	ldr	r1, [pc, #124]	; (800b580 <udp_input+0x124>)
 800b502:	4820      	ldr	r0, [pc, #128]	; (800b584 <udp_input+0x128>)
 800b504:	f240 1255 	movw	r2, #341	; 0x155
 800b508:	f003 fb14 	bl	800eb34 <iprintf>
 800b50c:	e7ae      	b.n	800b46c <udp_input+0x10>
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800b50e:	2a00      	cmp	r2, #0
 800b510:	d0e0      	beq.n	800b4d4 <udp_input+0x78>
 800b512:	428a      	cmp	r2, r1
 800b514:	d0de      	beq.n	800b4d4 <udp_input+0x78>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800b516:	469c      	mov	ip, r3
 800b518:	68db      	ldr	r3, [r3, #12]
 800b51a:	e7c6      	b.n	800b4aa <udp_input+0x4e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800b51c:	4572      	cmp	r2, lr
 800b51e:	d1fa      	bne.n	800b516 <udp_input+0xba>
 800b520:	e7e3      	b.n	800b4ea <udp_input+0x8e>
          prev->next = pcb->next;
 800b522:	68da      	ldr	r2, [r3, #12]
 800b524:	f8cc 200c 	str.w	r2, [ip, #12]
          udp_pcbs = pcb;
 800b528:	f8cb 3000 	str.w	r3, [fp]
          pcb->next = udp_pcbs;
 800b52c:	60d8      	str	r0, [r3, #12]
 800b52e:	e7df      	b.n	800b4f0 <udp_input+0x94>
    if (pcb != NULL) {
 800b530:	b164      	cbz	r4, 800b54c <udp_input+0xf0>
      if (pcb->recv != NULL) {
 800b532:	69a6      	ldr	r6, [r4, #24]
 800b534:	2e00      	cmp	r6, #0
 800b536:	d099      	beq.n	800b46c <udp_input+0x10>
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800b538:	f8cd 8000 	str.w	r8, [sp]
 800b53c:	4b12      	ldr	r3, [pc, #72]	; (800b588 <udp_input+0x12c>)
 800b53e:	69e0      	ldr	r0, [r4, #28]
 800b540:	462a      	mov	r2, r5
 800b542:	4621      	mov	r1, r4
 800b544:	47b0      	blx	r6
}
 800b546:	b005      	add	sp, #20
 800b548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800b54c:	2f00      	cmp	r7, #0
 800b54e:	d18d      	bne.n	800b46c <udp_input+0x10>
 800b550:	9b03      	ldr	r3, [sp, #12]
 800b552:	695b      	ldr	r3, [r3, #20]
 800b554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b558:	2be0      	cmp	r3, #224	; 0xe0
 800b55a:	d087      	beq.n	800b46c <udp_input+0x10>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800b55c:	9b03      	ldr	r3, [sp, #12]
 800b55e:	8999      	ldrh	r1, [r3, #12]
 800b560:	3108      	adds	r1, #8
 800b562:	b209      	sxth	r1, r1
 800b564:	4628      	mov	r0, r5
 800b566:	f7fc ff12 	bl	800838e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800b56a:	2103      	movs	r1, #3
 800b56c:	4628      	mov	r0, r5
 800b56e:	f7fb fe51 	bl	8007214 <icmp_dest_unreach>
 800b572:	e77b      	b.n	800b46c <udp_input+0x10>
 800b574:	200005cc 	.word	0x200005cc
 800b578:	20003b0c 	.word	0x20003b0c
 800b57c:	080124b9 	.word	0x080124b9
 800b580:	080124e8 	.word	0x080124e8
 800b584:	0801127a 	.word	0x0801127a
 800b588:	200005dc 	.word	0x200005dc

0800b58c <udp_bind>:
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 800b58c:	4b26      	ldr	r3, [pc, #152]	; (800b628 <udp_bind+0x9c>)
{
 800b58e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 800b592:	2900      	cmp	r1, #0
 800b594:	bf08      	it	eq
 800b596:	4619      	moveq	r1, r3
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800b598:	2800      	cmp	r0, #0
 800b59a:	d040      	beq.n	800b61e <udp_bind+0x92>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800b59c:	4e23      	ldr	r6, [pc, #140]	; (800b62c <udp_bind+0xa0>)
 800b59e:	f8d6 e000 	ldr.w	lr, [r6]
 800b5a2:	4675      	mov	r5, lr
 800b5a4:	b96d      	cbnz	r5, 800b5c2 <udp_bind+0x36>
      break;
    }
  }

  /* no port specified? */
  if (port == 0) {
 800b5a6:	b192      	cbz	r2, 800b5ce <udp_bind+0x42>
 800b5a8:	4673      	mov	r3, lr
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800b5aa:	b1fb      	cbz	r3, 800b5ec <udp_bind+0x60>
      if (pcb != ipcb) {
 800b5ac:	4283      	cmp	r3, r0
 800b5ae:	d006      	beq.n	800b5be <udp_bind+0x32>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800b5b0:	8a5c      	ldrh	r4, [r3, #18]
 800b5b2:	4294      	cmp	r4, r2
 800b5b4:	d103      	bne.n	800b5be <udp_bind+0x32>
 800b5b6:	681f      	ldr	r7, [r3, #0]
 800b5b8:	680c      	ldr	r4, [r1, #0]
 800b5ba:	42a7      	cmp	r7, r4
 800b5bc:	d029      	beq.n	800b612 <udp_bind+0x86>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800b5be:	68db      	ldr	r3, [r3, #12]
 800b5c0:	e7f3      	b.n	800b5aa <udp_bind+0x1e>
    if (pcb == ipcb) {
 800b5c2:	4285      	cmp	r5, r0
 800b5c4:	d001      	beq.n	800b5ca <udp_bind+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800b5c6:	68ed      	ldr	r5, [r5, #12]
 800b5c8:	e7ec      	b.n	800b5a4 <udp_bind+0x18>
      rebind = 1;
 800b5ca:	2501      	movs	r5, #1
 800b5cc:	e7eb      	b.n	800b5a6 <udp_bind+0x1a>
 800b5ce:	4b18      	ldr	r3, [pc, #96]	; (800b630 <udp_bind+0xa4>)
 800b5d0:	881a      	ldrh	r2, [r3, #0]
  if (port == 0) {
 800b5d2:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800b5d6:	f64f 7cff 	movw	ip, #65535	; 0xffff
 800b5da:	4562      	cmp	r2, ip
 800b5dc:	bf1a      	itte	ne
 800b5de:	3201      	addne	r2, #1
 800b5e0:	b292      	uxthne	r2, r2
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800b5e2:	f44f 4240 	moveq.w	r2, #49152	; 0xc000
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800b5e6:	4677      	mov	r7, lr
 800b5e8:	b957      	cbnz	r7, 800b600 <udp_bind+0x74>
 800b5ea:	801a      	strh	r2, [r3, #0]
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800b5ec:	680b      	ldr	r3, [r1, #0]
 800b5ee:	6003      	str	r3, [r0, #0]

  pcb->local_port = port;
 800b5f0:	8242      	strh	r2, [r0, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800b5f2:	b915      	cbnz	r5, 800b5fa <udp_bind+0x6e>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800b5f4:	f8c0 e00c 	str.w	lr, [r0, #12]
    udp_pcbs = pcb;
 800b5f8:	6030      	str	r0, [r6, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800b5fa:	2000      	movs	r0, #0
 800b5fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (pcb->local_port == udp_port) {
 800b600:	f8b7 8012 	ldrh.w	r8, [r7, #18]
 800b604:	4590      	cmp	r8, r2
 800b606:	d108      	bne.n	800b61a <udp_bind+0x8e>
 800b608:	3c01      	subs	r4, #1
 800b60a:	b2a4      	uxth	r4, r4
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800b60c:	2c00      	cmp	r4, #0
 800b60e:	d1e4      	bne.n	800b5da <udp_bind+0x4e>
 800b610:	801a      	strh	r2, [r3, #0]
      return ERR_USE;
 800b612:	f06f 0007 	mvn.w	r0, #7
 800b616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800b61a:	68ff      	ldr	r7, [r7, #12]
 800b61c:	e7e4      	b.n	800b5e8 <udp_bind+0x5c>
    return ERR_VAL;
 800b61e:	f06f 0005 	mvn.w	r0, #5
}
 800b622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b626:	bf00      	nop
 800b628:	0801144c 	.word	0x0801144c
 800b62c:	20003b0c 	.word	0x20003b0c
 800b630:	2000000c 	.word	0x2000000c

0800b634 <udp_sendto_if_src>:
{
 800b634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b638:	460e      	mov	r6, r1
 800b63a:	b085      	sub	sp, #20
 800b63c:	4690      	mov	r8, r2
 800b63e:	4699      	mov	r9, r3
  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800b640:	4607      	mov	r7, r0
 800b642:	2800      	cmp	r0, #0
 800b644:	d050      	beq.n	800b6e8 <udp_sendto_if_src+0xb4>
 800b646:	2a00      	cmp	r2, #0
 800b648:	d04e      	beq.n	800b6e8 <udp_sendto_if_src+0xb4>
  if (pcb->local_port == 0) {
 800b64a:	8a42      	ldrh	r2, [r0, #18]
 800b64c:	2a00      	cmp	r2, #0
 800b64e:	d033      	beq.n	800b6b8 <udp_sendto_if_src+0x84>
  if (pbuf_header(p, UDP_HLEN)) {
 800b650:	2108      	movs	r1, #8
 800b652:	4630      	mov	r0, r6
 800b654:	f7fc fe98 	bl	8008388 <pbuf_header>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d137      	bne.n	800b6cc <udp_sendto_if_src+0x98>
 800b65c:	4634      	mov	r4, r6
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800b65e:	8963      	ldrh	r3, [r4, #10]
 800b660:	2b07      	cmp	r3, #7
 800b662:	d806      	bhi.n	800b672 <udp_sendto_if_src+0x3e>
 800b664:	4b23      	ldr	r3, [pc, #140]	; (800b6f4 <udp_sendto_if_src+0xc0>)
 800b666:	4924      	ldr	r1, [pc, #144]	; (800b6f8 <udp_sendto_if_src+0xc4>)
 800b668:	4824      	ldr	r0, [pc, #144]	; (800b6fc <udp_sendto_if_src+0xc8>)
 800b66a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800b66e:	f003 fa61 	bl	800eb34 <iprintf>
  udphdr->src = lwip_htons(pcb->local_port);
 800b672:	8a78      	ldrh	r0, [r7, #18]
  udphdr = (struct udp_hdr *)q->payload;
 800b674:	6865      	ldr	r5, [r4, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 800b676:	f7fb f943 	bl	8006900 <lwip_htons>
 800b67a:	8028      	strh	r0, [r5, #0]
  udphdr->dest = lwip_htons(dst_port);
 800b67c:	4648      	mov	r0, r9
 800b67e:	f7fb f93f 	bl	8006900 <lwip_htons>
  udphdr->chksum = 0x0000;
 800b682:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 800b684:	8068      	strh	r0, [r5, #2]
  udphdr->chksum = 0x0000;
 800b686:	71ab      	strb	r3, [r5, #6]
 800b688:	71eb      	strb	r3, [r5, #7]
    udphdr->len = lwip_htons(q->tot_len);
 800b68a:	8920      	ldrh	r0, [r4, #8]
 800b68c:	f7fb f938 	bl	8006900 <lwip_htons>
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800b690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    udphdr->len = lwip_htons(q->tot_len);
 800b692:	80a8      	strh	r0, [r5, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800b694:	7abb      	ldrb	r3, [r7, #10]
 800b696:	9202      	str	r2, [sp, #8]
 800b698:	2211      	movs	r2, #17
 800b69a:	9201      	str	r2, [sp, #4]
 800b69c:	7a7a      	ldrb	r2, [r7, #9]
 800b69e:	9200      	str	r2, [sp, #0]
 800b6a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b6a2:	4642      	mov	r2, r8
 800b6a4:	4620      	mov	r0, r4
 800b6a6:	f7fb fead 	bl	8007404 <ip4_output_if_src>
  if (q != p) {
 800b6aa:	42b4      	cmp	r4, r6
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800b6ac:	4605      	mov	r5, r0
  if (q != p) {
 800b6ae:	d009      	beq.n	800b6c4 <udp_sendto_if_src+0x90>
    pbuf_free(q);
 800b6b0:	4620      	mov	r0, r4
 800b6b2:	f7fc fe6f 	bl	8008394 <pbuf_free>
 800b6b6:	e005      	b.n	800b6c4 <udp_sendto_if_src+0x90>
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800b6b8:	4601      	mov	r1, r0
 800b6ba:	f7ff ff67 	bl	800b58c <udp_bind>
    if (err != ERR_OK) {
 800b6be:	4605      	mov	r5, r0
 800b6c0:	2800      	cmp	r0, #0
 800b6c2:	d0c5      	beq.n	800b650 <udp_sendto_if_src+0x1c>
}
 800b6c4:	4628      	mov	r0, r5
 800b6c6:	b005      	add	sp, #20
 800b6c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	2108      	movs	r1, #8
 800b6d0:	2001      	movs	r0, #1
 800b6d2:	f7fc fec1 	bl	8008458 <pbuf_alloc>
    if (q == NULL) {
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	b148      	cbz	r0, 800b6ee <udp_sendto_if_src+0xba>
    if (p->tot_len != 0) {
 800b6da:	8933      	ldrh	r3, [r6, #8]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d0be      	beq.n	800b65e <udp_sendto_if_src+0x2a>
      pbuf_chain(q, p);
 800b6e0:	4631      	mov	r1, r6
 800b6e2:	f7fd f85f 	bl	80087a4 <pbuf_chain>
 800b6e6:	e7ba      	b.n	800b65e <udp_sendto_if_src+0x2a>
    return ERR_VAL;
 800b6e8:	f06f 0505 	mvn.w	r5, #5
 800b6ec:	e7ea      	b.n	800b6c4 <udp_sendto_if_src+0x90>
      return ERR_MEM;
 800b6ee:	f04f 35ff 	mov.w	r5, #4294967295
 800b6f2:	e7e7      	b.n	800b6c4 <udp_sendto_if_src+0x90>
 800b6f4:	080124b9 	.word	0x080124b9
 800b6f8:	080124fc 	.word	0x080124fc
 800b6fc:	0801127a 	.word	0x0801127a

0800b700 <udp_sendto_if>:
{
 800b700:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b702:	9c06      	ldr	r4, [sp, #24]
  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800b704:	b190      	cbz	r0, 800b72c <udp_sendto_if+0x2c>
 800b706:	b18a      	cbz	r2, 800b72c <udp_sendto_if+0x2c>
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800b708:	6805      	ldr	r5, [r0, #0]
 800b70a:	b11d      	cbz	r5, 800b714 <udp_sendto_if+0x14>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800b70c:	f005 06f0 	and.w	r6, r5, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800b710:	2ee0      	cmp	r6, #224	; 0xe0
 800b712:	d106      	bne.n	800b722 <udp_sendto_if+0x22>
    src_ip = netif_ip_addr4(netif);
 800b714:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800b716:	e88d 0030 	stmia.w	sp, {r4, r5}
 800b71a:	f7ff ff8b 	bl	800b634 <udp_sendto_if_src>
}
 800b71e:	b002      	add	sp, #8
 800b720:	bd70      	pop	{r4, r5, r6, pc}
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800b722:	6866      	ldr	r6, [r4, #4]
 800b724:	42b5      	cmp	r5, r6
 800b726:	d104      	bne.n	800b732 <udp_sendto_if+0x32>
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800b728:	4605      	mov	r5, r0
 800b72a:	e7f4      	b.n	800b716 <udp_sendto_if+0x16>
    return ERR_VAL;
 800b72c:	f06f 0005 	mvn.w	r0, #5
 800b730:	e7f5      	b.n	800b71e <udp_sendto_if+0x1e>
      return ERR_RTE;
 800b732:	f06f 0003 	mvn.w	r0, #3
 800b736:	e7f2      	b.n	800b71e <udp_sendto_if+0x1e>

0800b738 <udp_sendto>:
{
 800b738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b73a:	460e      	mov	r6, r1
 800b73c:	4614      	mov	r4, r2
 800b73e:	461f      	mov	r7, r3
  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800b740:	4605      	mov	r5, r0
 800b742:	b168      	cbz	r0, 800b760 <udp_sendto+0x28>
 800b744:	b162      	cbz	r2, 800b760 <udp_sendto+0x28>
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 800b746:	4610      	mov	r0, r2
 800b748:	f7fb fd6e 	bl	8007228 <ip4_route>
  if (netif == NULL) {
 800b74c:	b158      	cbz	r0, 800b766 <udp_sendto+0x2e>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800b74e:	9000      	str	r0, [sp, #0]
 800b750:	463b      	mov	r3, r7
 800b752:	4622      	mov	r2, r4
 800b754:	4631      	mov	r1, r6
 800b756:	4628      	mov	r0, r5
 800b758:	f7ff ffd2 	bl	800b700 <udp_sendto_if>
}
 800b75c:	b003      	add	sp, #12
 800b75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return ERR_VAL;
 800b760:	f06f 0005 	mvn.w	r0, #5
 800b764:	e7fa      	b.n	800b75c <udp_sendto+0x24>
    return ERR_RTE;
 800b766:	f06f 0003 	mvn.w	r0, #3
 800b76a:	e7f7      	b.n	800b75c <udp_sendto+0x24>

0800b76c <udp_send>:
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 800b76c:	4602      	mov	r2, r0
 800b76e:	b118      	cbz	r0, 800b778 <udp_send+0xc>
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800b770:	8a83      	ldrh	r3, [r0, #20]
 800b772:	3204      	adds	r2, #4
 800b774:	f7ff bfe0 	b.w	800b738 <udp_sendto>
}
 800b778:	f06f 0005 	mvn.w	r0, #5
 800b77c:	4770      	bx	lr
	...

0800b780 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800b780:	b570      	push	{r4, r5, r6, lr}
 800b782:	460d      	mov	r5, r1
 800b784:	4616      	mov	r6, r2
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 800b786:	4604      	mov	r4, r0
 800b788:	b1d0      	cbz	r0, 800b7c0 <udp_connect+0x40>
 800b78a:	b1c9      	cbz	r1, 800b7c0 <udp_connect+0x40>
    return ERR_VAL;
  }

  if (pcb->local_port == 0) {
 800b78c:	8a42      	ldrh	r2, [r0, #18]
 800b78e:	b16a      	cbz	r2, 800b7ac <udp_connect+0x2c>
    if (err != ERR_OK) {
      return err;
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800b790:	682b      	ldr	r3, [r5, #0]
 800b792:	6063      	str	r3, [r4, #4]
  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800b794:	7c23      	ldrb	r3, [r4, #16]
  pcb->remote_port = port;
 800b796:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800b798:	f043 0304 	orr.w	r3, r3, #4
 800b79c:	7423      	strb	r3, [r4, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800b79e:	4b0b      	ldr	r3, [pc, #44]	; (800b7cc <udp_connect+0x4c>)
 800b7a0:	681a      	ldr	r2, [r3, #0]
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	b940      	cbnz	r0, 800b7b8 <udp_connect+0x38>
      /* already on the list, just return */
      return ERR_OK;
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800b7a6:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
 800b7a8:	601c      	str	r4, [r3, #0]
  return ERR_OK;
 800b7aa:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800b7ac:	4601      	mov	r1, r0
 800b7ae:	f7ff feed 	bl	800b58c <udp_bind>
    if (err != ERR_OK) {
 800b7b2:	2800      	cmp	r0, #0
 800b7b4:	d0ec      	beq.n	800b790 <udp_connect+0x10>
 800b7b6:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb == ipcb) {
 800b7b8:	42a0      	cmp	r0, r4
 800b7ba:	d004      	beq.n	800b7c6 <udp_connect+0x46>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800b7bc:	68c0      	ldr	r0, [r0, #12]
 800b7be:	e7f1      	b.n	800b7a4 <udp_connect+0x24>
    return ERR_VAL;
 800b7c0:	f06f 0005 	mvn.w	r0, #5
 800b7c4:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 800b7c6:	2000      	movs	r0, #0
}
 800b7c8:	bd70      	pop	{r4, r5, r6, pc}
 800b7ca:	bf00      	nop
 800b7cc:	20003b0c 	.word	0x20003b0c

0800b7d0 <udp_disconnect>:
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	6043      	str	r3, [r0, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 800b7d4:	8283      	strh	r3, [r0, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 800b7d6:	7c03      	ldrb	r3, [r0, #16]
 800b7d8:	f023 0304 	bic.w	r3, r3, #4
 800b7dc:	7403      	strb	r3, [r0, #16]
 800b7de:	4770      	bx	lr

0800b7e0 <udp_recv>:
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800b7e0:	6181      	str	r1, [r0, #24]
  pcb->recv_arg = recv_arg;
 800b7e2:	61c2      	str	r2, [r0, #28]
 800b7e4:	4770      	bx	lr

0800b7e6 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800b7e6:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800b7e8:	2000      	movs	r0, #0
 800b7ea:	f7fc fc69 	bl	80080c0 <memp_malloc>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800b7ee:	4604      	mov	r4, r0
 800b7f0:	b128      	cbz	r0, 800b7fe <udp_new+0x18>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800b7f2:	2220      	movs	r2, #32
 800b7f4:	2100      	movs	r1, #0
 800b7f6:	f002 fd29 	bl	800e24c <memset>
    pcb->ttl = UDP_TTL;
 800b7fa:	23ff      	movs	r3, #255	; 0xff
 800b7fc:	72a3      	strb	r3, [r4, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 800b7fe:	4620      	mov	r0, r4
 800b800:	bd10      	pop	{r4, pc}
	...

0800b804 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800b804:	b510      	push	{r4, lr}
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800b806:	b138      	cbz	r0, 800b818 <udp_netif_ip_addr_changed+0x14>
 800b808:	6803      	ldr	r3, [r0, #0]
 800b80a:	b12b      	cbz	r3, 800b818 <udp_netif_ip_addr_changed+0x14>
 800b80c:	b121      	cbz	r1, 800b818 <udp_netif_ip_addr_changed+0x14>
 800b80e:	680b      	ldr	r3, [r1, #0]
 800b810:	b113      	cbz	r3, 800b818 <udp_netif_ip_addr_changed+0x14>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800b812:	4b06      	ldr	r3, [pc, #24]	; (800b82c <udp_netif_ip_addr_changed+0x28>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	b903      	cbnz	r3, 800b81a <udp_netif_ip_addr_changed+0x16>
 800b818:	bd10      	pop	{r4, pc}
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800b81a:	681c      	ldr	r4, [r3, #0]
 800b81c:	6802      	ldr	r2, [r0, #0]
 800b81e:	4294      	cmp	r4, r2
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800b820:	bf04      	itt	eq
 800b822:	680a      	ldreq	r2, [r1, #0]
 800b824:	601a      	streq	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	e7f5      	b.n	800b816 <udp_netif_ip_addr_changed+0x12>
 800b82a:	bf00      	nop
 800b82c:	20003b0c 	.word	0x20003b0c

0800b830 <ethernet_input>:
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800b830:	8943      	ldrh	r3, [r0, #10]
 800b832:	2b0e      	cmp	r3, #14
{
 800b834:	b570      	push	{r4, r5, r6, lr}
 800b836:	4604      	mov	r4, r0
 800b838:	460d      	mov	r5, r1
  if (p->len <= SIZEOF_ETH_HDR) {
 800b83a:	d914      	bls.n	800b866 <ethernet_input+0x36>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800b83c:	6840      	ldr	r0, [r0, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800b83e:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 800b840:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 800b842:	07d9      	lsls	r1, r3, #31
 800b844:	d50a      	bpl.n	800b85c <ethernet_input+0x2c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800b846:	2b01      	cmp	r3, #1
 800b848:	d111      	bne.n	800b86e <ethernet_input+0x3e>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800b84a:	7843      	ldrb	r3, [r0, #1]
 800b84c:	b933      	cbnz	r3, 800b85c <ethernet_input+0x2c>
 800b84e:	7883      	ldrb	r3, [r0, #2]
 800b850:	2b5e      	cmp	r3, #94	; 0x5e
 800b852:	d103      	bne.n	800b85c <ethernet_input+0x2c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800b854:	7b63      	ldrb	r3, [r4, #13]
 800b856:	f043 0310 	orr.w	r3, r3, #16
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800b85a:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 800b85c:	2e08      	cmp	r6, #8
 800b85e:	d010      	beq.n	800b882 <ethernet_input+0x52>
 800b860:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 800b864:	d01e      	beq.n	800b8a4 <ethernet_input+0x74>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 800b866:	4620      	mov	r0, r4
 800b868:	f7fc fd94 	bl	8008394 <pbuf_free>
  return ERR_OK;
 800b86c:	e018      	b.n	800b8a0 <ethernet_input+0x70>
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800b86e:	2206      	movs	r2, #6
 800b870:	4914      	ldr	r1, [pc, #80]	; (800b8c4 <ethernet_input+0x94>)
 800b872:	f002 fcd1 	bl	800e218 <memcmp>
 800b876:	2800      	cmp	r0, #0
 800b878:	d1f0      	bne.n	800b85c <ethernet_input+0x2c>
      p->flags |= PBUF_FLAG_LLBCAST;
 800b87a:	7b63      	ldrb	r3, [r4, #13]
 800b87c:	f043 0308 	orr.w	r3, r3, #8
 800b880:	e7eb      	b.n	800b85a <ethernet_input+0x2a>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800b882:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
 800b886:	071a      	lsls	r2, r3, #28
 800b888:	d5ed      	bpl.n	800b866 <ethernet_input+0x36>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800b88a:	f06f 010d 	mvn.w	r1, #13
 800b88e:	4620      	mov	r0, r4
 800b890:	f7fc fd7a 	bl	8008388 <pbuf_header>
 800b894:	2800      	cmp	r0, #0
 800b896:	d1e6      	bne.n	800b866 <ethernet_input+0x36>
        ip4_input(p, netif);
 800b898:	4629      	mov	r1, r5
 800b89a:	4620      	mov	r0, r4
 800b89c:	f7fb fcf0 	bl	8007280 <ip4_input>
}
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800b8a4:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
 800b8a8:	071b      	lsls	r3, r3, #28
 800b8aa:	d5dc      	bpl.n	800b866 <ethernet_input+0x36>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800b8ac:	f06f 010d 	mvn.w	r1, #13
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	f7fc fd69 	bl	8008388 <pbuf_header>
 800b8b6:	2800      	cmp	r0, #0
 800b8b8:	d1d5      	bne.n	800b866 <ethernet_input+0x36>
        etharp_input(p, netif);
 800b8ba:	4629      	mov	r1, r5
 800b8bc:	4620      	mov	r0, r4
 800b8be:	f7fb f951 	bl	8006b64 <etharp_input>
      break;
 800b8c2:	e7ed      	b.n	800b8a0 <ethernet_input+0x70>
 800b8c4:	0801252a 	.word	0x0801252a

0800b8c8 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800b8c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8cc:	4604      	mov	r4, r0
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800b8ce:	f8bd 0018 	ldrh.w	r0, [sp, #24]
{
 800b8d2:	460d      	mov	r5, r1
 800b8d4:	4616      	mov	r6, r2
 800b8d6:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 800b8d8:	f7fb f812 	bl	8006900 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800b8dc:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 800b8de:	4680      	mov	r8, r0
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	f7fc fd51 	bl	8008388 <pbuf_header>
 800b8e6:	b9e0      	cbnz	r0, 800b922 <ethernet_output+0x5a>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800b8e8:	6869      	ldr	r1, [r5, #4]
  ethhdr->type = eth_type_be;
 800b8ea:	f8a1 800c 	strh.w	r8, [r1, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	600b      	str	r3, [r1, #0]
 800b8f2:	88bb      	ldrh	r3, [r7, #4]
 800b8f4:	808b      	strh	r3, [r1, #4]
  ETHADDR16_COPY(&ethhdr->src,  src);
 800b8f6:	6833      	ldr	r3, [r6, #0]
 800b8f8:	f8c1 3006 	str.w	r3, [r1, #6]
 800b8fc:	88b3      	ldrh	r3, [r6, #4]
 800b8fe:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800b900:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800b904:	2b06      	cmp	r3, #6
 800b906:	d006      	beq.n	800b916 <ethernet_output+0x4e>
 800b908:	4b08      	ldr	r3, [pc, #32]	; (800b92c <ethernet_output+0x64>)
 800b90a:	4909      	ldr	r1, [pc, #36]	; (800b930 <ethernet_output+0x68>)
 800b90c:	4809      	ldr	r0, [pc, #36]	; (800b934 <ethernet_output+0x6c>)
 800b90e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b912:	f003 f90f 	bl	800eb34 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800b916:	69a3      	ldr	r3, [r4, #24]
 800b918:	4629      	mov	r1, r5
 800b91a:	4620      	mov	r0, r4
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 800b91c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 800b920:	4718      	bx	r3
}
 800b922:	f06f 0001 	mvn.w	r0, #1
 800b926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b92a:	bf00      	nop
 800b92c:	08012530 	.word	0x08012530
 800b930:	08012565 	.word	0x08012565
 800b934:	0801127a 	.word	0x0801127a

0800b938 <_7SEG_SetNumber>:
	_7SEG_SetNumber(DGT2, 0, ON);
}


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800b938:	b510      	push	{r4, lr}
 800b93a:	4614      	mov	r4, r2
	if(dgt == DGT1)
 800b93c:	2800      	cmp	r0, #0
 800b93e:	f040 8182 	bne.w	800bc46 <_7SEG_SetNumber+0x30e>
	{
		switch(num%10)
 800b942:	220a      	movs	r2, #10
 800b944:	fb91 f3f2 	sdiv	r3, r1, r2
 800b948:	fb02 1113 	mls	r1, r2, r3, r1
 800b94c:	2909      	cmp	r1, #9
 800b94e:	f200 8108 	bhi.w	800bb62 <_7SEG_SetNumber+0x22a>
 800b952:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b956:	000a      	.short	0x000a
 800b958:	004f0031 	.word	0x004f0031
 800b95c:	00970076 	.word	0x00970076
 800b960:	00de00b8 	.word	0x00de00b8
 800b964:	012f010f 	.word	0x012f010f
 800b968:	0153      	.short	0x0153
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 800b96a:	2200      	movs	r2, #0
 800b96c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b970:	48c0      	ldr	r0, [pc, #768]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b972:	f7f6 fe6b 	bl	800264c <HAL_GPIO_WritePin>
 800b976:	2200      	movs	r2, #0
 800b978:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b97c:	48be      	ldr	r0, [pc, #760]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800b97e:	f7f6 fe65 	bl	800264c <HAL_GPIO_WritePin>
 800b982:	2200      	movs	r2, #0
 800b984:	2140      	movs	r1, #64	; 0x40
 800b986:	48bb      	ldr	r0, [pc, #748]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b988:	f7f6 fe60 	bl	800264c <HAL_GPIO_WritePin>
 800b98c:	2200      	movs	r2, #0
 800b98e:	2120      	movs	r1, #32
 800b990:	48b8      	ldr	r0, [pc, #736]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b992:	f7f6 fe5b 	bl	800264c <HAL_GPIO_WritePin>
 800b996:	2200      	movs	r2, #0
 800b998:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b99c:	48b7      	ldr	r0, [pc, #732]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800b99e:	f7f6 fe55 	bl	800264c <HAL_GPIO_WritePin>
 800b9a2:	2200      	movs	r2, #0
					DGT1_G_OFF;
				break;
			case 1: DGT1_B_ON; DGT1_C_ON;
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 800b9a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b9a8:	48b4      	ldr	r0, [pc, #720]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800b9aa:	f7f6 fe4f 	bl	800264c <HAL_GPIO_WritePin>
 800b9ae:	2201      	movs	r2, #1
					DGT1_B_OFF;
				break;
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
				break;
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800b9b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b9b4:	48af      	ldr	r0, [pc, #700]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b9b6:	e0d2      	b.n	800bb5e <_7SEG_SetNumber+0x226>
			case 1: DGT1_B_ON; DGT1_C_ON;
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b9be:	48ae      	ldr	r0, [pc, #696]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800b9c0:	f7f6 fe44 	bl	800264c <HAL_GPIO_WritePin>
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	2140      	movs	r1, #64	; 0x40
 800b9c8:	48aa      	ldr	r0, [pc, #680]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b9ca:	f7f6 fe3f 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b9d4:	48a7      	ldr	r0, [pc, #668]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b9d6:	f7f6 fe39 	bl	800264c <HAL_GPIO_WritePin>
 800b9da:	2201      	movs	r2, #1
 800b9dc:	2120      	movs	r1, #32
 800b9de:	48a5      	ldr	r0, [pc, #660]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b9e0:	f7f6 fe34 	bl	800264c <HAL_GPIO_WritePin>
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b9ea:	48a4      	ldr	r0, [pc, #656]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800b9ec:	f7f6 fe2e 	bl	800264c <HAL_GPIO_WritePin>
 800b9f0:	2201      	movs	r2, #1
 800b9f2:	e7d7      	b.n	800b9a4 <_7SEG_SetNumber+0x6c>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b9fa:	489e      	ldr	r0, [pc, #632]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800b9fc:	f7f6 fe26 	bl	800264c <HAL_GPIO_WritePin>
 800ba00:	2200      	movs	r2, #0
 800ba02:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba06:	489c      	ldr	r0, [pc, #624]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800ba08:	f7f6 fe20 	bl	800264c <HAL_GPIO_WritePin>
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba12:	4898      	ldr	r0, [pc, #608]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba14:	f7f6 fe1a 	bl	800264c <HAL_GPIO_WritePin>
 800ba18:	2200      	movs	r2, #0
 800ba1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ba1e:	4897      	ldr	r0, [pc, #604]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800ba20:	f7f6 fe14 	bl	800264c <HAL_GPIO_WritePin>
 800ba24:	2200      	movs	r2, #0
 800ba26:	2120      	movs	r1, #32
 800ba28:	4892      	ldr	r0, [pc, #584]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba2a:	f7f6 fe0f 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800ba2e:	4891      	ldr	r0, [pc, #580]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba30:	2201      	movs	r2, #1
 800ba32:	2140      	movs	r1, #64	; 0x40
					DGT1_E_OFF; DGT1_F_OFF;
 800ba34:	f7f6 fe0a 	bl	800264c <HAL_GPIO_WritePin>
 800ba38:	2201      	movs	r2, #1
 800ba3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
				break;
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
					DGT1_E_OFF;
 800ba3e:	488f      	ldr	r0, [pc, #572]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800ba40:	e08d      	b.n	800bb5e <_7SEG_SetNumber+0x226>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 800ba42:	2200      	movs	r2, #0
 800ba44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ba48:	488a      	ldr	r0, [pc, #552]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba4a:	f7f6 fdff 	bl	800264c <HAL_GPIO_WritePin>
 800ba4e:	2200      	movs	r2, #0
 800ba50:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba54:	4888      	ldr	r0, [pc, #544]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800ba56:	f7f6 fdf9 	bl	800264c <HAL_GPIO_WritePin>
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	2140      	movs	r1, #64	; 0x40
 800ba5e:	4885      	ldr	r0, [pc, #532]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba60:	f7f6 fdf4 	bl	800264c <HAL_GPIO_WritePin>
 800ba64:	2200      	movs	r2, #0
 800ba66:	2120      	movs	r1, #32
 800ba68:	4882      	ldr	r0, [pc, #520]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba6a:	f7f6 fdef 	bl	800264c <HAL_GPIO_WritePin>
 800ba6e:	2200      	movs	r2, #0
 800ba70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba74:	487f      	ldr	r0, [pc, #508]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba76:	f7f6 fde9 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ba80:	487e      	ldr	r0, [pc, #504]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800ba82:	e7d7      	b.n	800ba34 <_7SEG_SetNumber+0xfc>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 800ba84:	2200      	movs	r2, #0
 800ba86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ba8a:	487c      	ldr	r0, [pc, #496]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800ba8c:	f7f6 fdde 	bl	800264c <HAL_GPIO_WritePin>
 800ba90:	2200      	movs	r2, #0
 800ba92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba96:	4877      	ldr	r0, [pc, #476]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800ba98:	f7f6 fdd8 	bl	800264c <HAL_GPIO_WritePin>
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800baa2:	4875      	ldr	r0, [pc, #468]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800baa4:	f7f6 fdd2 	bl	800264c <HAL_GPIO_WritePin>
 800baa8:	2200      	movs	r2, #0
 800baaa:	2140      	movs	r1, #64	; 0x40
 800baac:	4871      	ldr	r0, [pc, #452]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800baae:	f7f6 fdcd 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 800bab2:	2201      	movs	r2, #1
 800bab4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bab8:	486e      	ldr	r0, [pc, #440]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800baba:	f7f6 fdc7 	bl	800264c <HAL_GPIO_WritePin>
 800babe:	2201      	movs	r2, #1
 800bac0:	2120      	movs	r1, #32
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 800bac2:	486c      	ldr	r0, [pc, #432]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bac4:	e01f      	b.n	800bb06 <_7SEG_SetNumber+0x1ce>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800bac6:	2200      	movs	r2, #0
 800bac8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bacc:	4869      	ldr	r0, [pc, #420]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bace:	f7f6 fdbd 	bl	800264c <HAL_GPIO_WritePin>
 800bad2:	2200      	movs	r2, #0
 800bad4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bad8:	4868      	ldr	r0, [pc, #416]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800bada:	f7f6 fdb7 	bl	800264c <HAL_GPIO_WritePin>
 800bade:	2200      	movs	r2, #0
 800bae0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bae4:	4863      	ldr	r0, [pc, #396]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bae6:	f7f6 fdb1 	bl	800264c <HAL_GPIO_WritePin>
 800baea:	2200      	movs	r2, #0
 800baec:	2140      	movs	r1, #64	; 0x40
 800baee:	4861      	ldr	r0, [pc, #388]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800baf0:	f7f6 fdac 	bl	800264c <HAL_GPIO_WritePin>
 800baf4:	2200      	movs	r2, #0
 800baf6:	2120      	movs	r1, #32
 800baf8:	485e      	ldr	r0, [pc, #376]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bafa:	f7f6 fda7 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800bafe:	485e      	ldr	r0, [pc, #376]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800bb00:	2201      	movs	r2, #1
 800bb02:	f44f 7180 	mov.w	r1, #256	; 0x100
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 800bb06:	f7f6 fda1 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bb10:	e795      	b.n	800ba3e <_7SEG_SetNumber+0x106>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800bb12:	2200      	movs	r2, #0
 800bb14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bb18:	4856      	ldr	r0, [pc, #344]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bb1a:	f7f6 fd97 	bl	800264c <HAL_GPIO_WritePin>
 800bb1e:	2200      	movs	r2, #0
 800bb20:	2140      	movs	r1, #64	; 0x40
 800bb22:	4854      	ldr	r0, [pc, #336]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bb24:	f7f6 fd92 	bl	800264c <HAL_GPIO_WritePin>
 800bb28:	2200      	movs	r2, #0
 800bb2a:	2120      	movs	r1, #32
 800bb2c:	4851      	ldr	r0, [pc, #324]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bb2e:	f7f6 fd8d 	bl	800264c <HAL_GPIO_WritePin>
 800bb32:	2200      	movs	r2, #0
 800bb34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bb38:	4850      	ldr	r0, [pc, #320]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800bb3a:	f7f6 fd87 	bl	800264c <HAL_GPIO_WritePin>
 800bb3e:	2200      	movs	r2, #0
 800bb40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bb44:	484d      	ldr	r0, [pc, #308]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800bb46:	f7f6 fd81 	bl	800264c <HAL_GPIO_WritePin>
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bb50:	4848      	ldr	r0, [pc, #288]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bb52:	f7f6 fd7b 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 800bb56:	4848      	ldr	r0, [pc, #288]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800bb58:	2201      	movs	r2, #1
 800bb5a:	f44f 7180 	mov.w	r1, #256	; 0x100
					DGT1_E_OFF;
 800bb5e:	f7f6 fd75 	bl	800264c <HAL_GPIO_WritePin>
				break;
		}

		if(dp == ON)
 800bb62:	2c01      	cmp	r4, #1
 800bb64:	d16a      	bne.n	800bc3c <_7SEG_SetNumber+0x304>
		{
			DGT1_DP_ON;
 800bb66:	2200      	movs	r2, #0
		}
		else if(dp == OFF)
		{
			DGT1_DP_OFF;
 800bb68:	4842      	ldr	r0, [pc, #264]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bb6a:	2180      	movs	r1, #128	; 0x80
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 800bb6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			DGT2_DP_OFF;
 800bb70:	f7f6 bd6c 	b.w	800264c <HAL_GPIO_WritePin>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 800bb74:	2200      	movs	r2, #0
 800bb76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bb7a:	4840      	ldr	r0, [pc, #256]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800bb7c:	f7f6 fd66 	bl	800264c <HAL_GPIO_WritePin>
 800bb80:	2200      	movs	r2, #0
 800bb82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bb86:	483b      	ldr	r0, [pc, #236]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bb88:	f7f6 fd60 	bl	800264c <HAL_GPIO_WritePin>
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bb92:	4839      	ldr	r0, [pc, #228]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800bb94:	f7f6 fd5a 	bl	800264c <HAL_GPIO_WritePin>
 800bb98:	2200      	movs	r2, #0
 800bb9a:	2140      	movs	r1, #64	; 0x40
 800bb9c:	4835      	ldr	r0, [pc, #212]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bb9e:	f7f6 fd55 	bl	800264c <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 800bba2:	2201      	movs	r2, #1
 800bba4:	2120      	movs	r1, #32
 800bba6:	4833      	ldr	r0, [pc, #204]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bba8:	f7f6 fd50 	bl	800264c <HAL_GPIO_WritePin>
 800bbac:	2201      	movs	r2, #1
 800bbae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bbb2:	e6f9      	b.n	800b9a8 <_7SEG_SetNumber+0x70>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bbba:	482e      	ldr	r0, [pc, #184]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bbbc:	f7f6 fd46 	bl	800264c <HAL_GPIO_WritePin>
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bbc6:	482c      	ldr	r0, [pc, #176]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800bbc8:	f7f6 fd40 	bl	800264c <HAL_GPIO_WritePin>
 800bbcc:	2200      	movs	r2, #0
 800bbce:	2140      	movs	r1, #64	; 0x40
 800bbd0:	4828      	ldr	r0, [pc, #160]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bbd2:	f7f6 fd3b 	bl	800264c <HAL_GPIO_WritePin>
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	2120      	movs	r1, #32
 800bbda:	4826      	ldr	r0, [pc, #152]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bbdc:	f7f6 fd36 	bl	800264c <HAL_GPIO_WritePin>
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bbe6:	4825      	ldr	r0, [pc, #148]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800bbe8:	f7f6 fd30 	bl	800264c <HAL_GPIO_WritePin>
 800bbec:	2200      	movs	r2, #0
 800bbee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bbf2:	4822      	ldr	r0, [pc, #136]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800bbf4:	f7f6 fd2a 	bl	800264c <HAL_GPIO_WritePin>
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	e6d9      	b.n	800b9b0 <_7SEG_SetNumber+0x78>
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bc02:	481c      	ldr	r0, [pc, #112]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bc04:	f7f6 fd22 	bl	800264c <HAL_GPIO_WritePin>
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bc0e:	481a      	ldr	r0, [pc, #104]	; (800bc78 <_7SEG_SetNumber+0x340>)
 800bc10:	f7f6 fd1c 	bl	800264c <HAL_GPIO_WritePin>
 800bc14:	2200      	movs	r2, #0
 800bc16:	2140      	movs	r1, #64	; 0x40
 800bc18:	4816      	ldr	r0, [pc, #88]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bc1a:	f7f6 fd17 	bl	800264c <HAL_GPIO_WritePin>
 800bc1e:	2200      	movs	r2, #0
 800bc20:	2120      	movs	r1, #32
 800bc22:	4814      	ldr	r0, [pc, #80]	; (800bc74 <_7SEG_SetNumber+0x33c>)
 800bc24:	f7f6 fd12 	bl	800264c <HAL_GPIO_WritePin>
 800bc28:	2200      	movs	r2, #0
 800bc2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bc2e:	4813      	ldr	r0, [pc, #76]	; (800bc7c <_7SEG_SetNumber+0x344>)
 800bc30:	f7f6 fd0c 	bl	800264c <HAL_GPIO_WritePin>
 800bc34:	2200      	movs	r2, #0
 800bc36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bc3a:	e742      	b.n	800bac2 <_7SEG_SetNumber+0x18a>
		else if(dp == OFF)
 800bc3c:	2c00      	cmp	r4, #0
 800bc3e:	f040 819a 	bne.w	800bf76 <_7SEG_SetNumber+0x63e>
			DGT1_DP_OFF;
 800bc42:	2201      	movs	r2, #1
 800bc44:	e790      	b.n	800bb68 <_7SEG_SetNumber+0x230>
	else if(dgt == DGT2)
 800bc46:	2801      	cmp	r0, #1
 800bc48:	f040 8195 	bne.w	800bf76 <_7SEG_SetNumber+0x63e>
		switch(num%10)
 800bc4c:	220a      	movs	r2, #10
 800bc4e:	fb91 f3f2 	sdiv	r3, r1, r2
 800bc52:	fb02 1113 	mls	r1, r2, r3, r1
 800bc56:	2909      	cmp	r1, #9
 800bc58:	f200 8084 	bhi.w	800bd64 <_7SEG_SetNumber+0x42c>
 800bc5c:	e8df f011 	tbh	[pc, r1, lsl #1]
 800bc60:	00380010 	.word	0x00380010
 800bc64:	008a0058 	.word	0x008a0058
 800bc68:	00d400ac 	.word	0x00d400ac
 800bc6c:	011e00f6 	.word	0x011e00f6
 800bc70:	01660140 	.word	0x01660140
 800bc74:	40020c00 	.word	0x40020c00
 800bc78:	40020000 	.word	0x40020000
 800bc7c:	40020800 	.word	0x40020800
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 800bc80:	2200      	movs	r2, #0
 800bc82:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bc86:	48bc      	ldr	r0, [pc, #752]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bc88:	f7f6 fce0 	bl	800264c <HAL_GPIO_WritePin>
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bc92:	48b9      	ldr	r0, [pc, #740]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bc94:	f7f6 fcda 	bl	800264c <HAL_GPIO_WritePin>
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bc9e:	48b6      	ldr	r0, [pc, #728]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bca0:	f7f6 fcd4 	bl	800264c <HAL_GPIO_WritePin>
 800bca4:	2200      	movs	r2, #0
 800bca6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bcaa:	48b3      	ldr	r0, [pc, #716]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bcac:	f7f6 fcce 	bl	800264c <HAL_GPIO_WritePin>
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bcb6:	48b0      	ldr	r0, [pc, #704]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bcb8:	f7f6 fcc8 	bl	800264c <HAL_GPIO_WritePin>
 800bcbc:	2200      	movs	r2, #0
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 800bcbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bcc2:	48ad      	ldr	r0, [pc, #692]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bcc4:	f7f6 fcc2 	bl	800264c <HAL_GPIO_WritePin>
 800bcc8:	2201      	movs	r2, #1
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800bcca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bcce:	e046      	b.n	800bd5e <_7SEG_SetNumber+0x426>
			case 1: DGT2_B_ON; DGT2_C_ON;
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bcd6:	48a8      	ldr	r0, [pc, #672]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bcd8:	f7f6 fcb8 	bl	800264c <HAL_GPIO_WritePin>
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bce2:	48a5      	ldr	r0, [pc, #660]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bce4:	f7f6 fcb2 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 800bce8:	2201      	movs	r2, #1
 800bcea:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bcee:	48a2      	ldr	r0, [pc, #648]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bcf0:	f7f6 fcac 	bl	800264c <HAL_GPIO_WritePin>
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bcfa:	489f      	ldr	r0, [pc, #636]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bcfc:	f7f6 fca6 	bl	800264c <HAL_GPIO_WritePin>
 800bd00:	2201      	movs	r2, #1
 800bd02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bd06:	489c      	ldr	r0, [pc, #624]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd08:	f7f6 fca0 	bl	800264c <HAL_GPIO_WritePin>
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	e7d6      	b.n	800bcbe <_7SEG_SetNumber+0x386>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 800bd10:	2200      	movs	r2, #0
 800bd12:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bd16:	4898      	ldr	r0, [pc, #608]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd18:	f7f6 fc98 	bl	800264c <HAL_GPIO_WritePin>
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bd22:	4895      	ldr	r0, [pc, #596]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd24:	f7f6 fc92 	bl	800264c <HAL_GPIO_WritePin>
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bd2e:	4892      	ldr	r0, [pc, #584]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd30:	f7f6 fc8c 	bl	800264c <HAL_GPIO_WritePin>
 800bd34:	2200      	movs	r2, #0
 800bd36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bd3a:	488f      	ldr	r0, [pc, #572]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd3c:	f7f6 fc86 	bl	800264c <HAL_GPIO_WritePin>
 800bd40:	2200      	movs	r2, #0
 800bd42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bd46:	488c      	ldr	r0, [pc, #560]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd48:	f7f6 fc80 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
					DGT2_E_OFF; DGT2_F_OFF;
 800bd52:	4889      	ldr	r0, [pc, #548]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd54:	f7f6 fc7a 	bl	800264c <HAL_GPIO_WritePin>
 800bd58:	2201      	movs	r2, #1
 800bd5a:	f44f 7180 	mov.w	r1, #256	; 0x100
					DGT2_E_OFF;
 800bd5e:	4886      	ldr	r0, [pc, #536]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd60:	f7f6 fc74 	bl	800264c <HAL_GPIO_WritePin>
		if(dp == ON)
 800bd64:	2c01      	cmp	r4, #1
 800bd66:	f040 8103 	bne.w	800bf70 <_7SEG_SetNumber+0x638>
			DGT2_DP_ON;
 800bd6a:	2200      	movs	r2, #0
			DGT2_DP_OFF;
 800bd6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bd70:	4881      	ldr	r0, [pc, #516]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd72:	e6fb      	b.n	800bb6c <_7SEG_SetNumber+0x234>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 800bd74:	2200      	movs	r2, #0
 800bd76:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bd7a:	487f      	ldr	r0, [pc, #508]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd7c:	f7f6 fc66 	bl	800264c <HAL_GPIO_WritePin>
 800bd80:	2200      	movs	r2, #0
 800bd82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bd86:	487c      	ldr	r0, [pc, #496]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd88:	f7f6 fc60 	bl	800264c <HAL_GPIO_WritePin>
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bd92:	4879      	ldr	r0, [pc, #484]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bd94:	f7f6 fc5a 	bl	800264c <HAL_GPIO_WritePin>
 800bd98:	2200      	movs	r2, #0
 800bd9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bd9e:	4876      	ldr	r0, [pc, #472]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bda0:	f7f6 fc54 	bl	800264c <HAL_GPIO_WritePin>
 800bda4:	2200      	movs	r2, #0
 800bda6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bdaa:	4873      	ldr	r0, [pc, #460]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bdac:	f7f6 fc4e 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 800bdb0:	2201      	movs	r2, #1
 800bdb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bdb6:	e7cc      	b.n	800bd52 <_7SEG_SetNumber+0x41a>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bdbe:	486e      	ldr	r0, [pc, #440]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bdc0:	f7f6 fc44 	bl	800264c <HAL_GPIO_WritePin>
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bdca:	486b      	ldr	r0, [pc, #428]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bdcc:	f7f6 fc3e 	bl	800264c <HAL_GPIO_WritePin>
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bdd6:	4868      	ldr	r0, [pc, #416]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bdd8:	f7f6 fc38 	bl	800264c <HAL_GPIO_WritePin>
 800bddc:	2200      	movs	r2, #0
 800bdde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bde2:	4865      	ldr	r0, [pc, #404]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bde4:	f7f6 fc32 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 800bde8:	2201      	movs	r2, #1
 800bdea:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bdee:	4862      	ldr	r0, [pc, #392]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bdf0:	f7f6 fc2c 	bl	800264c <HAL_GPIO_WritePin>
 800bdf4:	2201      	movs	r2, #1
 800bdf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 800bdfa:	485f      	ldr	r0, [pc, #380]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bdfc:	f7f6 fc26 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 800be00:	2201      	movs	r2, #1
 800be02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800be06:	e7aa      	b.n	800bd5e <_7SEG_SetNumber+0x426>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 800be08:	2200      	movs	r2, #0
 800be0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800be0e:	485a      	ldr	r0, [pc, #360]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be10:	f7f6 fc1c 	bl	800264c <HAL_GPIO_WritePin>
 800be14:	2200      	movs	r2, #0
 800be16:	f44f 7180 	mov.w	r1, #256	; 0x100
 800be1a:	4857      	ldr	r0, [pc, #348]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be1c:	f7f6 fc16 	bl	800264c <HAL_GPIO_WritePin>
 800be20:	2200      	movs	r2, #0
 800be22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800be26:	4854      	ldr	r0, [pc, #336]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be28:	f7f6 fc10 	bl	800264c <HAL_GPIO_WritePin>
 800be2c:	2200      	movs	r2, #0
 800be2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800be32:	4851      	ldr	r0, [pc, #324]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be34:	f7f6 fc0a 	bl	800264c <HAL_GPIO_WritePin>
 800be38:	2200      	movs	r2, #0
 800be3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800be3e:	484e      	ldr	r0, [pc, #312]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be40:	f7f6 fc04 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 800be44:	2201      	movs	r2, #1
 800be46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800be4a:	e7d6      	b.n	800bdfa <_7SEG_SetNumber+0x4c2>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800be4c:	2200      	movs	r2, #0
 800be4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800be52:	4849      	ldr	r0, [pc, #292]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be54:	f7f6 fbfa 	bl	800264c <HAL_GPIO_WritePin>
 800be58:	2200      	movs	r2, #0
 800be5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800be5e:	4846      	ldr	r0, [pc, #280]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be60:	f7f6 fbf4 	bl	800264c <HAL_GPIO_WritePin>
 800be64:	2200      	movs	r2, #0
 800be66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800be6a:	4843      	ldr	r0, [pc, #268]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be6c:	f7f6 fbee 	bl	800264c <HAL_GPIO_WritePin>
 800be70:	2200      	movs	r2, #0
 800be72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800be76:	4840      	ldr	r0, [pc, #256]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be78:	f7f6 fbe8 	bl	800264c <HAL_GPIO_WritePin>
 800be7c:	2200      	movs	r2, #0
 800be7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800be82:	483d      	ldr	r0, [pc, #244]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be84:	f7f6 fbe2 	bl	800264c <HAL_GPIO_WritePin>
 800be88:	2200      	movs	r2, #0
 800be8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800be8e:	483a      	ldr	r0, [pc, #232]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800be90:	f7f6 fbdc 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 800be94:	2201      	movs	r2, #1
 800be96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800be9a:	e760      	b.n	800bd5e <_7SEG_SetNumber+0x426>
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 800be9c:	2200      	movs	r2, #0
 800be9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bea2:	4835      	ldr	r0, [pc, #212]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bea4:	f7f6 fbd2 	bl	800264c <HAL_GPIO_WritePin>
 800bea8:	2200      	movs	r2, #0
 800beaa:	f44f 7100 	mov.w	r1, #512	; 0x200
 800beae:	4832      	ldr	r0, [pc, #200]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800beb0:	f7f6 fbcc 	bl	800264c <HAL_GPIO_WritePin>
 800beb4:	2200      	movs	r2, #0
 800beb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800beba:	482f      	ldr	r0, [pc, #188]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bebc:	f7f6 fbc6 	bl	800264c <HAL_GPIO_WritePin>
 800bec0:	2200      	movs	r2, #0
 800bec2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bec6:	482c      	ldr	r0, [pc, #176]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bec8:	f7f6 fbc0 	bl	800264c <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 800becc:	2201      	movs	r2, #1
 800bece:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bed2:	4829      	ldr	r0, [pc, #164]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bed4:	f7f6 fbba 	bl	800264c <HAL_GPIO_WritePin>
 800bed8:	2201      	movs	r2, #1
 800beda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bede:	e6f0      	b.n	800bcc2 <_7SEG_SetNumber+0x38a>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800bee0:	2200      	movs	r2, #0
 800bee2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bee6:	4824      	ldr	r0, [pc, #144]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bee8:	f7f6 fbb0 	bl	800264c <HAL_GPIO_WritePin>
 800beec:	2200      	movs	r2, #0
 800beee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bef2:	4821      	ldr	r0, [pc, #132]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bef4:	f7f6 fbaa 	bl	800264c <HAL_GPIO_WritePin>
 800bef8:	2200      	movs	r2, #0
 800befa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800befe:	481e      	ldr	r0, [pc, #120]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf00:	f7f6 fba4 	bl	800264c <HAL_GPIO_WritePin>
 800bf04:	2200      	movs	r2, #0
 800bf06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bf0a:	481b      	ldr	r0, [pc, #108]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf0c:	f7f6 fb9e 	bl	800264c <HAL_GPIO_WritePin>
 800bf10:	2200      	movs	r2, #0
 800bf12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bf16:	4818      	ldr	r0, [pc, #96]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf18:	f7f6 fb98 	bl	800264c <HAL_GPIO_WritePin>
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bf22:	4815      	ldr	r0, [pc, #84]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf24:	f7f6 fb92 	bl	800264c <HAL_GPIO_WritePin>
 800bf28:	2200      	movs	r2, #0
 800bf2a:	e6ce      	b.n	800bcca <_7SEG_SetNumber+0x392>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bf32:	4811      	ldr	r0, [pc, #68]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf34:	f7f6 fb8a 	bl	800264c <HAL_GPIO_WritePin>
 800bf38:	2200      	movs	r2, #0
 800bf3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bf3e:	480e      	ldr	r0, [pc, #56]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf40:	f7f6 fb84 	bl	800264c <HAL_GPIO_WritePin>
 800bf44:	2200      	movs	r2, #0
 800bf46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bf4a:	480b      	ldr	r0, [pc, #44]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf4c:	f7f6 fb7e 	bl	800264c <HAL_GPIO_WritePin>
 800bf50:	2200      	movs	r2, #0
 800bf52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bf56:	4808      	ldr	r0, [pc, #32]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf58:	f7f6 fb78 	bl	800264c <HAL_GPIO_WritePin>
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bf62:	4805      	ldr	r0, [pc, #20]	; (800bf78 <_7SEG_SetNumber+0x640>)
 800bf64:	f7f6 fb72 	bl	800264c <HAL_GPIO_WritePin>
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bf6e:	e744      	b.n	800bdfa <_7SEG_SetNumber+0x4c2>
		else if(dp == OFF)
 800bf70:	b90c      	cbnz	r4, 800bf76 <_7SEG_SetNumber+0x63e>
			DGT2_DP_OFF;
 800bf72:	2201      	movs	r2, #1
 800bf74:	e6fa      	b.n	800bd6c <_7SEG_SetNumber+0x434>
 800bf76:	bd10      	pop	{r4, pc}
 800bf78:	40021000 	.word	0x40021000

0800bf7c <_7SEG_GPIO_Init>:
{
 800bf7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf80:	b08b      	sub	sp, #44	; 0x2c
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800bf82:	4b55      	ldr	r3, [pc, #340]	; (800c0d8 <_7SEG_GPIO_Init+0x15c>)
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 800bf84:	4d55      	ldr	r5, [pc, #340]	; (800c0dc <_7SEG_GPIO_Init+0x160>)
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800bf86:	f8df a15c 	ldr.w	sl, [pc, #348]	; 800c0e4 <_7SEG_GPIO_Init+0x168>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800bf8a:	2400      	movs	r4, #0
 800bf8c:	9401      	str	r4, [sp, #4]
 800bf8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf90:	f042 0201 	orr.w	r2, r2, #1
 800bf94:	631a      	str	r2, [r3, #48]	; 0x30
 800bf96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf98:	f002 0201 	and.w	r2, r2, #1
 800bf9c:	9201      	str	r2, [sp, #4]
 800bf9e:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800bfa0:	9402      	str	r4, [sp, #8]
 800bfa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfa4:	f042 0204 	orr.w	r2, r2, #4
 800bfa8:	631a      	str	r2, [r3, #48]	; 0x30
 800bfaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfac:	f002 0204 	and.w	r2, r2, #4
 800bfb0:	9202      	str	r2, [sp, #8]
 800bfb2:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800bfb4:	9403      	str	r4, [sp, #12]
 800bfb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfb8:	f042 0208 	orr.w	r2, r2, #8
 800bfbc:	631a      	str	r2, [r3, #48]	; 0x30
 800bfbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfc0:	f002 0208 	and.w	r2, r2, #8
 800bfc4:	9203      	str	r2, [sp, #12]
 800bfc6:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800bfc8:	9404      	str	r4, [sp, #16]
 800bfca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfcc:	f042 0210 	orr.w	r2, r2, #16
 800bfd0:	631a      	str	r2, [r3, #48]	; 0x30
 800bfd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfd4:	9407      	str	r4, [sp, #28]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800bfd6:	f003 0310 	and.w	r3, r3, #16
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bfda:	2601      	movs	r6, #1
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800bfdc:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 800bfde:	f44f 6700 	mov.w	r7, #2048	; 0x800
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 800bfe2:	a905      	add	r1, sp, #20
 800bfe4:	4628      	mov	r0, r5
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800bfe6:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 800bfe8:	9705      	str	r7, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 800bfea:	f44f 7980 	mov.w	r9, #256	; 0x100
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bfee:	9606      	str	r6, [sp, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bff0:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 800bff2:	f7f6 fa45 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800bff6:	a905      	add	r1, sp, #20
 800bff8:	4839      	ldr	r0, [pc, #228]	; (800c0e0 <_7SEG_GPIO_Init+0x164>)
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 800bffa:	f8cd 9014 	str.w	r9, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800bffe:	f7f6 fa3f 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800c002:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800c004:	a905      	add	r1, sp, #20
 800c006:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800c008:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800c00a:	f7f6 fa39 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800c00e:	2320      	movs	r3, #32
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800c010:	a905      	add	r1, sp, #20
 800c012:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800c014:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800c016:	f44f 4b80 	mov.w	fp, #16384	; 0x4000
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800c01a:	f7f6 fa31 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800c01e:	a905      	add	r1, sp, #20
 800c020:	4650      	mov	r0, sl
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800c022:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800c026:	f8cd b014 	str.w	fp, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800c02a:	f7f6 fa29 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800c02e:	a905      	add	r1, sp, #20
 800c030:	4650      	mov	r0, sl
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800c032:	f8cd 8014 	str.w	r8, [sp, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800c036:	f44f 4a00 	mov.w	sl, #32768	; 0x8000
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800c03a:	f7f6 fa21 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 800c03e:	a905      	add	r1, sp, #20
 800c040:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800c042:	f8cd a014 	str.w	sl, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 800c046:	f7f6 fa1b 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800c04a:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 800c04c:	a905      	add	r1, sp, #20
 800c04e:	4628      	mov	r0, r5
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800c050:	f505 6580 	add.w	r5, r5, #1024	; 0x400
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800c054:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 800c056:	f7f6 fa13 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800c05a:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800c05e:	a905      	add	r1, sp, #20
 800c060:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800c062:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800c064:	f7f6 fa0c 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800c068:	f44f 6380 	mov.w	r3, #1024	; 0x400
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 800c06c:	a905      	add	r1, sp, #20
 800c06e:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800c070:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 800c072:	f7f6 fa05 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800c076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 800c07a:	a905      	add	r1, sp, #20
 800c07c:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800c07e:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 800c080:	f7f6 f9fe 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 800c084:	a905      	add	r1, sp, #20
 800c086:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 800c088:	f8cd b014 	str.w	fp, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 800c08c:	f7f6 f9f8 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 800c090:	a905      	add	r1, sp, #20
 800c092:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 800c094:	f8cd a014 	str.w	sl, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 800c098:	f7f6 f9f2 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 800c09c:	a905      	add	r1, sp, #20
 800c09e:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 800c0a0:	f8cd 9014 	str.w	r9, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 800c0a4:	f7f6 f9ec 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 800c0a8:	a905      	add	r1, sp, #20
 800c0aa:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 800c0ac:	f8cd 8014 	str.w	r8, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 800c0b0:	f7f6 f9e6 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 800c0b4:	a905      	add	r1, sp, #20
 800c0b6:	4628      	mov	r0, r5
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 800c0b8:	9705      	str	r7, [sp, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 800c0ba:	f7f6 f9e1 	bl	8002480 <HAL_GPIO_Init>
	_7SEG_SetNumber(DGT1, 0, ON);
 800c0be:	4632      	mov	r2, r6
 800c0c0:	4621      	mov	r1, r4
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	f7ff fc38 	bl	800b938 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800c0c8:	4632      	mov	r2, r6
 800c0ca:	4621      	mov	r1, r4
 800c0cc:	4630      	mov	r0, r6
 800c0ce:	f7ff fc33 	bl	800b938 <_7SEG_SetNumber>
}
 800c0d2:	b00b      	add	sp, #44	; 0x2c
 800c0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0d8:	40023800 	.word	0x40023800
 800c0dc:	40020c00 	.word	0x40020c00
 800c0e0:	40020000 	.word	0x40020000
 800c0e4:	40020800 	.word	0x40020800

0800c0e8 <CLCD_GPIO_Init>:
#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 800c0e8:	b510      	push	{r4, lr}
 800c0ea:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	4a1e      	ldr	r2, [pc, #120]	; (800c168 <CLCD_GPIO_Init+0x80>)
 800c0f0:	9300      	str	r3, [sp, #0]
 800c0f2:	6b11      	ldr	r1, [r2, #48]	; 0x30
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 800c0f4:	4c1d      	ldr	r4, [pc, #116]	; (800c16c <CLCD_GPIO_Init+0x84>)
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800c0f6:	f041 0110 	orr.w	r1, r1, #16
 800c0fa:	6311      	str	r1, [r2, #48]	; 0x30
 800c0fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0fe:	9303      	str	r3, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800c100:	f002 0210 	and.w	r2, r2, #16
 800c104:	9200      	str	r2, [sp, #0]
 800c106:	9a00      	ldr	r2, [sp, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c108:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 800c10a:	2201      	movs	r2, #1
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 800c10c:	a901      	add	r1, sp, #4
 800c10e:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 800c110:	9201      	str	r2, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c112:	9202      	str	r2, [sp, #8]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 800c114:	f7f6 f9b4 	bl	8002480 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 800c118:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 800c11a:	a901      	add	r1, sp, #4
 800c11c:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 800c11e:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 800c120:	f7f6 f9ae 	bl	8002480 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 800c124:	2304      	movs	r3, #4
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 800c126:	eb0d 0103 	add.w	r1, sp, r3
 800c12a:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 800c12c:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 800c12e:	f7f6 f9a7 	bl	8002480 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 800c132:	2310      	movs	r3, #16
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 800c134:	a901      	add	r1, sp, #4
 800c136:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 800c138:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 800c13a:	f7f6 f9a1 	bl	8002480 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 800c13e:	2320      	movs	r3, #32
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 800c140:	a901      	add	r1, sp, #4
 800c142:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 800c144:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 800c146:	f7f6 f99b 	bl	8002480 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 800c14a:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 800c14c:	a901      	add	r1, sp, #4
 800c14e:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 800c150:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 800c152:	f7f6 f995 	bl	8002480 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800c156:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 800c158:	a901      	add	r1, sp, #4
 800c15a:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800c15c:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 800c15e:	f7f6 f98f 	bl	8002480 <HAL_GPIO_Init>
}
 800c162:	b006      	add	sp, #24
 800c164:	bd10      	pop	{r4, pc}
 800c166:	bf00      	nop
 800c168:	40023800 	.word	0x40023800
 800c16c:	40021000 	.word	0x40021000

0800c170 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800c170:	4b36      	ldr	r3, [pc, #216]	; (800c24c <CLCD_Write_Instruction+0xdc>)
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800c172:	695a      	ldr	r2, [r3, #20]
 800c174:	f010 0f80 	tst.w	r0, #128	; 0x80
 800c178:	bf14      	ite	ne
 800c17a:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
 800c17e:	f022 0280 	biceq.w	r2, r2, #128	; 0x80
 800c182:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800c184:	695a      	ldr	r2, [r3, #20]
 800c186:	0641      	lsls	r1, r0, #25
 800c188:	bf4c      	ite	mi
 800c18a:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 800c18e:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 800c192:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800c194:	695a      	ldr	r2, [r3, #20]
 800c196:	0681      	lsls	r1, r0, #26
 800c198:	bf4c      	ite	mi
 800c19a:	f042 0220 	orrmi.w	r2, r2, #32
 800c19e:	f022 0220 	bicpl.w	r2, r2, #32
 800c1a2:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800c1a4:	695a      	ldr	r2, [r3, #20]
 800c1a6:	06c1      	lsls	r1, r0, #27
 800c1a8:	bf4c      	ite	mi
 800c1aa:	f042 0210 	orrmi.w	r2, r2, #16
 800c1ae:	f022 0210 	bicpl.w	r2, r2, #16
 800c1b2:	615a      	str	r2, [r3, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 800c1b4:	695a      	ldr	r2, [r3, #20]
 800c1b6:	f022 0201 	bic.w	r2, r2, #1
 800c1ba:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800c1bc:	695a      	ldr	r2, [r3, #20]
 800c1be:	f022 0202 	bic.w	r2, r2, #2
 800c1c2:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c1c4:	695a      	ldr	r2, [r3, #20]
 800c1c6:	f022 0204 	bic.w	r2, r2, #4
 800c1ca:	615a      	str	r2, [r3, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800c1cc:	695a      	ldr	r2, [r3, #20]
 800c1ce:	f042 0204 	orr.w	r2, r2, #4
 800c1d2:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c1d4:	695a      	ldr	r2, [r3, #20]
 800c1d6:	f022 0204 	bic.w	r2, r2, #4
 800c1da:	615a      	str	r2, [r3, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800c1dc:	695a      	ldr	r2, [r3, #20]
 800c1de:	0701      	lsls	r1, r0, #28
 800c1e0:	bf4c      	ite	mi
 800c1e2:	f042 0280 	orrmi.w	r2, r2, #128	; 0x80
 800c1e6:	f022 0280 	bicpl.w	r2, r2, #128	; 0x80
 800c1ea:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800c1ec:	695a      	ldr	r2, [r3, #20]
 800c1ee:	0741      	lsls	r1, r0, #29
 800c1f0:	bf4c      	ite	mi
 800c1f2:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 800c1f6:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 800c1fa:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800c1fc:	695a      	ldr	r2, [r3, #20]
 800c1fe:	0781      	lsls	r1, r0, #30
 800c200:	bf4c      	ite	mi
 800c202:	f042 0220 	orrmi.w	r2, r2, #32
 800c206:	f022 0220 	bicpl.w	r2, r2, #32
 800c20a:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800c20c:	695a      	ldr	r2, [r3, #20]
 800c20e:	07c1      	lsls	r1, r0, #31
 800c210:	bf4c      	ite	mi
 800c212:	f042 0210 	orrmi.w	r2, r2, #16
 800c216:	f022 0210 	bicpl.w	r2, r2, #16
 800c21a:	615a      	str	r2, [r3, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 800c21c:	695a      	ldr	r2, [r3, #20]
 800c21e:	f022 0201 	bic.w	r2, r2, #1
 800c222:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800c224:	695a      	ldr	r2, [r3, #20]
 800c226:	f022 0202 	bic.w	r2, r2, #2
 800c22a:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c22c:	695a      	ldr	r2, [r3, #20]
 800c22e:	f022 0204 	bic.w	r2, r2, #4
 800c232:	615a      	str	r2, [r3, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800c234:	695a      	ldr	r2, [r3, #20]
 800c236:	f042 0204 	orr.w	r2, r2, #4
 800c23a:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c23c:	695a      	ldr	r2, [r3, #20]
 800c23e:	f022 0204 	bic.w	r2, r2, #4
 800c242:	615a      	str	r2, [r3, #20]

	HAL_Delay(1);
 800c244:	2001      	movs	r0, #1
 800c246:	f7f4 be83 	b.w	8000f50 <HAL_Delay>
 800c24a:	bf00      	nop
 800c24c:	40021000 	.word	0x40021000

0800c250 <CLCD_Write_Display>:
}

void CLCD_Write_Display(unsigned char b)
{
 800c250:	4b36      	ldr	r3, [pc, #216]	; (800c32c <CLCD_Write_Display+0xdc>)
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800c252:	695a      	ldr	r2, [r3, #20]
 800c254:	f010 0f80 	tst.w	r0, #128	; 0x80
 800c258:	bf14      	ite	ne
 800c25a:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
 800c25e:	f022 0280 	biceq.w	r2, r2, #128	; 0x80
 800c262:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800c264:	695a      	ldr	r2, [r3, #20]
 800c266:	0641      	lsls	r1, r0, #25
 800c268:	bf4c      	ite	mi
 800c26a:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 800c26e:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 800c272:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800c274:	695a      	ldr	r2, [r3, #20]
 800c276:	0681      	lsls	r1, r0, #26
 800c278:	bf4c      	ite	mi
 800c27a:	f042 0220 	orrmi.w	r2, r2, #32
 800c27e:	f022 0220 	bicpl.w	r2, r2, #32
 800c282:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800c284:	695a      	ldr	r2, [r3, #20]
 800c286:	06c1      	lsls	r1, r0, #27
 800c288:	bf4c      	ite	mi
 800c28a:	f042 0210 	orrmi.w	r2, r2, #16
 800c28e:	f022 0210 	bicpl.w	r2, r2, #16
 800c292:	615a      	str	r2, [r3, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800c294:	695a      	ldr	r2, [r3, #20]
 800c296:	f042 0201 	orr.w	r2, r2, #1
 800c29a:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800c29c:	695a      	ldr	r2, [r3, #20]
 800c29e:	f022 0202 	bic.w	r2, r2, #2
 800c2a2:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c2a4:	695a      	ldr	r2, [r3, #20]
 800c2a6:	f022 0204 	bic.w	r2, r2, #4
 800c2aa:	615a      	str	r2, [r3, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800c2ac:	695a      	ldr	r2, [r3, #20]
 800c2ae:	f042 0204 	orr.w	r2, r2, #4
 800c2b2:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c2b4:	695a      	ldr	r2, [r3, #20]
 800c2b6:	f022 0204 	bic.w	r2, r2, #4
 800c2ba:	615a      	str	r2, [r3, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800c2bc:	695a      	ldr	r2, [r3, #20]
 800c2be:	0701      	lsls	r1, r0, #28
 800c2c0:	bf4c      	ite	mi
 800c2c2:	f042 0280 	orrmi.w	r2, r2, #128	; 0x80
 800c2c6:	f022 0280 	bicpl.w	r2, r2, #128	; 0x80
 800c2ca:	615a      	str	r2, [r3, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800c2cc:	695a      	ldr	r2, [r3, #20]
 800c2ce:	0741      	lsls	r1, r0, #29
 800c2d0:	bf4c      	ite	mi
 800c2d2:	f042 0240 	orrmi.w	r2, r2, #64	; 0x40
 800c2d6:	f022 0240 	bicpl.w	r2, r2, #64	; 0x40
 800c2da:	615a      	str	r2, [r3, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800c2dc:	695a      	ldr	r2, [r3, #20]
 800c2de:	0781      	lsls	r1, r0, #30
 800c2e0:	bf4c      	ite	mi
 800c2e2:	f042 0220 	orrmi.w	r2, r2, #32
 800c2e6:	f022 0220 	bicpl.w	r2, r2, #32
 800c2ea:	615a      	str	r2, [r3, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800c2ec:	695a      	ldr	r2, [r3, #20]
 800c2ee:	07c1      	lsls	r1, r0, #31
 800c2f0:	bf4c      	ite	mi
 800c2f2:	f042 0210 	orrmi.w	r2, r2, #16
 800c2f6:	f022 0210 	bicpl.w	r2, r2, #16
 800c2fa:	615a      	str	r2, [r3, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800c2fc:	695a      	ldr	r2, [r3, #20]
 800c2fe:	f042 0201 	orr.w	r2, r2, #1
 800c302:	615a      	str	r2, [r3, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800c304:	695a      	ldr	r2, [r3, #20]
 800c306:	f022 0202 	bic.w	r2, r2, #2
 800c30a:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c30c:	695a      	ldr	r2, [r3, #20]
 800c30e:	f022 0204 	bic.w	r2, r2, #4
 800c312:	615a      	str	r2, [r3, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800c314:	695a      	ldr	r2, [r3, #20]
 800c316:	f042 0204 	orr.w	r2, r2, #4
 800c31a:	615a      	str	r2, [r3, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800c31c:	695a      	ldr	r2, [r3, #20]
 800c31e:	f022 0204 	bic.w	r2, r2, #4
 800c322:	615a      	str	r2, [r3, #20]
	
	HAL_Delay(1);
 800c324:	2001      	movs	r0, #1
 800c326:	f7f4 be13 	b.w	8000f50 <HAL_Delay>
 800c32a:	bf00      	nop
 800c32c:	40021000 	.word	0x40021000

0800c330 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
	// 16 * 2 Character LCD
	switch(y)
 800c330:	b111      	cbz	r1, 800c338 <CLCD_Gotoxy+0x8>
 800c332:	2901      	cmp	r1, #1
 800c334:	d004      	beq.n	800c340 <CLCD_Gotoxy+0x10>
 800c336:	4770      	bx	lr
	{
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 800c338:	f080 0080 	eor.w	r0, r0, #128	; 0x80
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800c33c:	f7ff bf18 	b.w	800c170 <CLCD_Write_Instruction>
 800c340:	3840      	subs	r0, #64	; 0x40
 800c342:	b2c0      	uxtb	r0, r0
 800c344:	e7fa      	b.n	800c33c <CLCD_Gotoxy+0xc>

0800c346 <CLCD_Puts>:
		//case 3 : instruction_out(0xd0+x); break;
	}
}

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 800c346:	b510      	push	{r4, lr}
 800c348:	4614      	mov	r4, r2
	unsigned int i=0;

	CLCD_Gotoxy(x,y);
 800c34a:	f7ff fff1 	bl	800c330 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 800c34e:	7820      	ldrb	r0, [r4, #0]
 800c350:	f7ff ff7e 	bl	800c250 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 800c354:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d1f8      	bne.n	800c34e <CLCD_Puts+0x8>
}
 800c35c:	bd10      	pop	{r4, pc}

0800c35e <CLCD_Init>:

void CLCD_Init(void)
{
 800c35e:	b508      	push	{r3, lr}
	HAL_Delay(100);
 800c360:	2064      	movs	r0, #100	; 0x64
 800c362:	f7f4 fdf5 	bl	8000f50 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800c366:	2028      	movs	r0, #40	; 0x28
 800c368:	f7ff ff02 	bl	800c170 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800c36c:	200a      	movs	r0, #10
 800c36e:	f7f4 fdef 	bl	8000f50 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800c372:	2028      	movs	r0, #40	; 0x28
 800c374:	f7ff fefc 	bl	800c170 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800c378:	200a      	movs	r0, #10
 800c37a:	f7f4 fde9 	bl	8000f50 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 800c37e:	200c      	movs	r0, #12
 800c380:	f7ff fef6 	bl	800c170 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800c384:	2006      	movs	r0, #6
 800c386:	f7ff fef3 	bl	800c170 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 800c38a:	2002      	movs	r0, #2
 800c38c:	f7ff fef0 	bl	800c170 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800c390:	2001      	movs	r0, #1
 800c392:	f7ff feed 	bl	800c170 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800c396:	2001      	movs	r0, #1
}
 800c398:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	CLCD_Write_Instruction(0x01);
 800c39c:	f7ff bee8 	b.w	800c170 <CLCD_Write_Instruction>

0800c3a0 <CLCD_Clear>:

void CLCD_Clear(void)
{
 800c3a0:	b508      	push	{r3, lr}
	CLCD_Write_Instruction(0x01);
 800c3a2:	2001      	movs	r0, #1
 800c3a4:	f7ff fee4 	bl	800c170 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800c3a8:	200a      	movs	r0, #10
}
 800c3aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(10);
 800c3ae:	f7f4 bdcf 	b.w	8000f50 <HAL_Delay>
	...

0800c3b4 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 800c3b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 800c3b6:	230a      	movs	r3, #10
{
 800c3b8:	f8ad 000e 	strh.w	r0, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 800c3bc:	9300      	str	r3, [sp, #0]
 800c3be:	f10d 0217 	add.w	r2, sp, #23
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	f10d 010e 	add.w	r1, sp, #14
 800c3c8:	4803      	ldr	r0, [pc, #12]	; (800c3d8 <VS1003_SPI_ReadWriteByte+0x24>)
 800c3ca:	f7f7 fc95 	bl	8003cf8 <HAL_SPI_TransmitReceive>
	return RxData;
}
 800c3ce:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800c3d2:	b007      	add	sp, #28
 800c3d4:	f85d fb04 	ldr.w	pc, [sp], #4
 800c3d8:	20003b10 	.word	0x20003b10

0800c3dc <VS1003_SPI_SetSpeed>:
{
 800c3dc:	b508      	push	{r3, lr}
	hspi2.Instance = SPI2;
 800c3de:	4b12      	ldr	r3, [pc, #72]	; (800c428 <VS1003_SPI_SetSpeed+0x4c>)
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800c3e0:	4a12      	ldr	r2, [pc, #72]	; (800c42c <VS1003_SPI_SetSpeed+0x50>)
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c3e2:	2102      	movs	r1, #2
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800c3e4:	f44f 7c82 	mov.w	ip, #260	; 0x104
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c3e8:	6119      	str	r1, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c3ea:	2101      	movs	r1, #1
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800c3ec:	e883 1004 	stmia.w	r3, {r2, ip}
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c3f0:	6159      	str	r1, [r3, #20]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800c3f2:	2200      	movs	r2, #0
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800c3f4:	f44f 7100 	mov.w	r1, #512	; 0x200
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800c3f8:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800c3fa:	60da      	str	r2, [r3, #12]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800c3fc:	6199      	str	r1, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c3fe:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800c400:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c402:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 800c404:	62da      	str	r2, [r3, #44]	; 0x2c
	if(SpeedSet == SPI_SPEED_LOW)
 800c406:	b958      	cbnz	r0, 800c420 <VS1003_SPI_SetSpeed+0x44>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800c408:	2218      	movs	r2, #24
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800c40a:	4807      	ldr	r0, [pc, #28]	; (800c428 <VS1003_SPI_SetSpeed+0x4c>)
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800c40c:	61da      	str	r2, [r3, #28]
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800c40e:	f7f7 fc36 	bl	8003c7e <HAL_SPI_Init>
 800c412:	b138      	cbz	r0, 800c424 <VS1003_SPI_SetSpeed+0x48>
		_Error_Handler(__FILE__, __LINE__);
 800c414:	217d      	movs	r1, #125	; 0x7d
 800c416:	4806      	ldr	r0, [pc, #24]	; (800c430 <VS1003_SPI_SetSpeed+0x54>)
}
 800c418:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		_Error_Handler(__FILE__, __LINE__);
 800c41c:	f001 b8f0 	b.w	800d600 <_Error_Handler>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800c420:	2210      	movs	r2, #16
 800c422:	e7f2      	b.n	800c40a <VS1003_SPI_SetSpeed+0x2e>
 800c424:	bd08      	pop	{r3, pc}
 800c426:	bf00      	nop
 800c428:	20003b10 	.word	0x20003b10
 800c42c:	40003800 	.word	0x40003800
 800c430:	0801259c 	.word	0x0801259c

0800c434 <VS1003_SPI_Init>:
{
 800c434:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_SPI2_CLK_ENABLE();
 800c436:	2300      	movs	r3, #0
 800c438:	4a14      	ldr	r2, [pc, #80]	; (800c48c <VS1003_SPI_Init+0x58>)
 800c43a:	9301      	str	r3, [sp, #4]
 800c43c:	6c11      	ldr	r1, [r2, #64]	; 0x40
	hspi2.Instance = SPI2;
 800c43e:	4814      	ldr	r0, [pc, #80]	; (800c490 <VS1003_SPI_Init+0x5c>)
	__HAL_RCC_SPI2_CLK_ENABLE();
 800c440:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800c444:	6411      	str	r1, [r2, #64]	; 0x40
 800c446:	6c12      	ldr	r2, [r2, #64]	; 0x40
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800c448:	4912      	ldr	r1, [pc, #72]	; (800c494 <VS1003_SPI_Init+0x60>)
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800c44a:	6083      	str	r3, [r0, #8]
	__HAL_RCC_SPI2_CLK_ENABLE();
 800c44c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800c450:	9201      	str	r2, [sp, #4]
 800c452:	9a01      	ldr	r2, [sp, #4]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800c454:	60c3      	str	r3, [r0, #12]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800c456:	f44f 7282 	mov.w	r2, #260	; 0x104
 800c45a:	e880 0006 	stmia.w	r0, {r1, r2}
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c45e:	2202      	movs	r2, #2
 800c460:	6102      	str	r2, [r0, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c462:	2201      	movs	r2, #1
 800c464:	6142      	str	r2, [r0, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800c466:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c46a:	6182      	str	r2, [r0, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800c46c:	2210      	movs	r2, #16
 800c46e:	61c2      	str	r2, [r0, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c470:	6203      	str	r3, [r0, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800c472:	6243      	str	r3, [r0, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c474:	6283      	str	r3, [r0, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 800c476:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800c478:	f7f7 fc01 	bl	8003c7e <HAL_SPI_Init>
 800c47c:	b118      	cbz	r0, 800c486 <VS1003_SPI_Init+0x52>
		_Error_Handler(__FILE__, __LINE__);
 800c47e:	211d      	movs	r1, #29
 800c480:	4805      	ldr	r0, [pc, #20]	; (800c498 <VS1003_SPI_Init+0x64>)
 800c482:	f001 f8bd 	bl	800d600 <_Error_Handler>
}
 800c486:	b003      	add	sp, #12
 800c488:	f85d fb04 	ldr.w	pc, [sp], #4
 800c48c:	40023800 	.word	0x40023800
 800c490:	20003b10 	.word	0x20003b10
 800c494:	40003800 	.word	0x40003800
 800c498:	0801259c 	.word	0x0801259c

0800c49c <VS1003_Init>:
{
 800c49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a0:	b089      	sub	sp, #36	; 0x24
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800c4a2:	4b39      	ldr	r3, [pc, #228]	; (800c588 <VS1003_Init+0xec>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c4a4:	4f39      	ldr	r7, [pc, #228]	; (800c58c <VS1003_Init+0xf0>)
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c4a6:	4e3a      	ldr	r6, [pc, #232]	; (800c590 <VS1003_Init+0xf4>)
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800c4a8:	2400      	movs	r4, #0
 800c4aa:	9400      	str	r4, [sp, #0]
 800c4ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4ae:	f042 0201 	orr.w	r2, r2, #1
 800c4b2:	631a      	str	r2, [r3, #48]	; 0x30
 800c4b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4b6:	f002 0201 	and.w	r2, r2, #1
 800c4ba:	9200      	str	r2, [sp, #0]
 800c4bc:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800c4be:	9401      	str	r4, [sp, #4]
 800c4c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4c2:	f042 0202 	orr.w	r2, r2, #2
 800c4c6:	631a      	str	r2, [r3, #48]	; 0x30
 800c4c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4ca:	f002 0202 	and.w	r2, r2, #2
 800c4ce:	9201      	str	r2, [sp, #4]
 800c4d0:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800c4d2:	9402      	str	r4, [sp, #8]
 800c4d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c4d6:	f042 0204 	orr.w	r2, r2, #4
 800c4da:	631a      	str	r2, [r3, #48]	; 0x30
 800c4dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 800c4de:	9405      	str	r4, [sp, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800c4e0:	f003 0304 	and.w	r3, r3, #4
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c4e4:	2501      	movs	r5, #1
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800c4e6:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c4e8:	f44f 7900 	mov.w	r9, #512	; 0x200
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4ec:	f04f 0b03 	mov.w	fp, #3
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c4f0:	a903      	add	r1, sp, #12
 800c4f2:	4638      	mov	r0, r7
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800c4f4:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c4f6:	f8cd 900c 	str.w	r9, [sp, #12]
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c4fa:	f04f 0a10 	mov.w	sl, #16
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c4fe:	9504      	str	r5, [sp, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c500:	f8cd b018 	str.w	fp, [sp, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c504:	f7f5 ffbc 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c508:	a903      	add	r1, sp, #12
 800c50a:	4630      	mov	r0, r6
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800c50c:	f04f 0840 	mov.w	r8, #64	; 0x40
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c510:	f8cd a00c 	str.w	sl, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c514:	f7f5 ffb4 	bl	8002480 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c518:	a903      	add	r1, sp, #12
 800c51a:	4630      	mov	r0, r6
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800c51c:	f8cd 800c 	str.w	r8, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c520:	f7f5 ffae 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800c524:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c526:	a903      	add	r1, sp, #12
 800c528:	481a      	ldr	r0, [pc, #104]	; (800c594 <VS1003_Init+0xf8>)
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800c52a:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c52c:	9404      	str	r4, [sp, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c52e:	f7f5 ffa7 	bl	8002480 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 800c532:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800c536:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c538:	2302      	movs	r3, #2
 800c53a:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c53c:	a903      	add	r1, sp, #12
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800c53e:	2305      	movs	r3, #5
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c540:	4638      	mov	r0, r7
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800c542:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c544:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c546:	f8cd b018 	str.w	fp, [sp, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c54a:	f7f5 ff99 	bl	8002480 <HAL_GPIO_Init>
	MP3_RESET(0);
 800c54e:	4622      	mov	r2, r4
 800c550:	4641      	mov	r1, r8
 800c552:	4630      	mov	r0, r6
 800c554:	f7f6 f87a 	bl	800264c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800c558:	4628      	mov	r0, r5
 800c55a:	f7f4 fcf9 	bl	8000f50 <HAL_Delay>
	MP3_RESET(1);
 800c55e:	462a      	mov	r2, r5
 800c560:	4641      	mov	r1, r8
 800c562:	4630      	mov	r0, r6
 800c564:	f7f6 f872 	bl	800264c <HAL_GPIO_WritePin>
	MP3_DCS(1);
 800c568:	462a      	mov	r2, r5
 800c56a:	4651      	mov	r1, sl
 800c56c:	4630      	mov	r0, r6
 800c56e:	f7f6 f86d 	bl	800264c <HAL_GPIO_WritePin>
	MP3_CCS(1);
 800c572:	462a      	mov	r2, r5
 800c574:	4649      	mov	r1, r9
 800c576:	4638      	mov	r0, r7
 800c578:	f7f6 f868 	bl	800264c <HAL_GPIO_WritePin>
	VS1003_SPI_Init();
 800c57c:	f7ff ff5a 	bl	800c434 <VS1003_SPI_Init>
}
 800c580:	b009      	add	sp, #36	; 0x24
 800c582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c586:	bf00      	nop
 800c588:	40023800 	.word	0x40023800
 800c58c:	40020400 	.word	0x40020400
 800c590:	40020000 	.word	0x40020000
 800c594:	40020800 	.word	0x40020800

0800c598 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 800c598:	b570      	push	{r4, r5, r6, lr}
	while(MP3_DREQ == 0);
 800c59a:	4e17      	ldr	r6, [pc, #92]	; (800c5f8 <VS1003_WriteReg+0x60>)
{
 800c59c:	4605      	mov	r5, r0
 800c59e:	460c      	mov	r4, r1
	while(MP3_DREQ == 0);
 800c5a0:	2180      	movs	r1, #128	; 0x80
 800c5a2:	4630      	mov	r0, r6
 800c5a4:	f7f6 f84c 	bl	8002640 <HAL_GPIO_ReadPin>
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	d0f9      	beq.n	800c5a0 <VS1003_WriteReg+0x8>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 800c5ac:	2000      	movs	r0, #0
 800c5ae:	f7ff ff15 	bl	800c3dc <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	2110      	movs	r1, #16
 800c5b6:	4811      	ldr	r0, [pc, #68]	; (800c5fc <VS1003_WriteReg+0x64>)
 800c5b8:	f7f6 f848 	bl	800264c <HAL_GPIO_WritePin>
	MP3_CCS(0);
 800c5bc:	2200      	movs	r2, #0
 800c5be:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c5c2:	480f      	ldr	r0, [pc, #60]	; (800c600 <VS1003_WriteReg+0x68>)
 800c5c4:	f7f6 f842 	bl	800264c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 800c5c8:	2002      	movs	r0, #2
 800c5ca:	f7ff fef3 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	f7ff fef0 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 800c5d4:	0a20      	lsrs	r0, r4, #8
 800c5d6:	f7ff feed 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 800c5da:	4620      	mov	r0, r4
 800c5dc:	f7ff feea 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 800c5e0:	4807      	ldr	r0, [pc, #28]	; (800c600 <VS1003_WriteReg+0x68>)
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c5e8:	f7f6 f830 	bl	800264c <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800c5ec:	2001      	movs	r0, #1
}
 800c5ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800c5f2:	f7ff bef3 	b.w	800c3dc <VS1003_SPI_SetSpeed>
 800c5f6:	bf00      	nop
 800c5f8:	40020800 	.word	0x40020800
 800c5fc:	40020000 	.word	0x40020000
 800c600:	40020400 	.word	0x40020400

0800c604 <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 800c604:	b538      	push	{r3, r4, r5, lr}
	uint16_t value;

	while(MP3_DREQ == 0);
 800c606:	4d18      	ldr	r5, [pc, #96]	; (800c668 <VS1003_ReadReg+0x64>)
{
 800c608:	4604      	mov	r4, r0
	while(MP3_DREQ == 0);
 800c60a:	2180      	movs	r1, #128	; 0x80
 800c60c:	4628      	mov	r0, r5
 800c60e:	f7f6 f817 	bl	8002640 <HAL_GPIO_ReadPin>
 800c612:	2800      	cmp	r0, #0
 800c614:	d0f9      	beq.n	800c60a <VS1003_ReadReg+0x6>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 800c616:	2000      	movs	r0, #0
 800c618:	f7ff fee0 	bl	800c3dc <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 800c61c:	2201      	movs	r2, #1
 800c61e:	2110      	movs	r1, #16
 800c620:	4812      	ldr	r0, [pc, #72]	; (800c66c <VS1003_ReadReg+0x68>)
 800c622:	f7f6 f813 	bl	800264c <HAL_GPIO_WritePin>
	MP3_CCS(0);
 800c626:	2200      	movs	r2, #0
 800c628:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c62c:	4810      	ldr	r0, [pc, #64]	; (800c670 <VS1003_ReadReg+0x6c>)
 800c62e:	f7f6 f80d 	bl	800264c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 800c632:	2003      	movs	r0, #3
 800c634:	f7ff febe 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 800c638:	4620      	mov	r0, r4
 800c63a:	f7ff febb 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 800c63e:	20ff      	movs	r0, #255	; 0xff
 800c640:	f7ff feb8 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	value = value << 8;
 800c644:	0200      	lsls	r0, r0, #8
 800c646:	b284      	uxth	r4, r0
	value |= VS1003_SPI_ReadWriteByte(0xff);
 800c648:	20ff      	movs	r0, #255	; 0xff
 800c64a:	f7ff feb3 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 800c64e:	2201      	movs	r2, #1
 800c650:	f44f 7100 	mov.w	r1, #512	; 0x200
	value |= VS1003_SPI_ReadWriteByte(0xff);
 800c654:	4304      	orrs	r4, r0
	MP3_CCS(1);
 800c656:	4806      	ldr	r0, [pc, #24]	; (800c670 <VS1003_ReadReg+0x6c>)
 800c658:	f7f5 fff8 	bl	800264c <HAL_GPIO_WritePin>
	value |= VS1003_SPI_ReadWriteByte(0xff);
 800c65c:	b2a4      	uxth	r4, r4
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800c65e:	2001      	movs	r0, #1
 800c660:	f7ff febc 	bl	800c3dc <VS1003_SPI_SetSpeed>
	return value;
}
 800c664:	4620      	mov	r0, r4
 800c666:	bd38      	pop	{r3, r4, r5, pc}
 800c668:	40020800 	.word	0x40020800
 800c66c:	40020000 	.word	0x40020000
 800c670:	40020400 	.word	0x40020400

0800c674 <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 800c674:	b508      	push	{r3, lr}
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 800c676:	2100      	movs	r1, #0
 800c678:	2004      	movs	r0, #4
 800c67a:	f7ff ff8d 	bl	800c598 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 800c67e:	2100      	movs	r1, #0
 800c680:	2004      	movs	r0, #4
}
 800c682:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 800c686:	f7ff bf87 	b.w	800c598 <VS1003_WriteReg>
	...

0800c68c <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 800c68c:	b538      	push	{r3, r4, r5, lr}
	uint8_t retry;

	while(MP3_DREQ == 0);
 800c68e:	4c33      	ldr	r4, [pc, #204]	; (800c75c <VS1003_SoftReset+0xd0>)
 800c690:	2180      	movs	r1, #128	; 0x80
 800c692:	4620      	mov	r0, r4
 800c694:	f7f5 ffd4 	bl	8002640 <HAL_GPIO_ReadPin>
 800c698:	2800      	cmp	r0, #0
 800c69a:	d0f9      	beq.n	800c690 <VS1003_SoftReset+0x4>
	VS1003_SPI_ReadWriteByte(0xff);
 800c69c:	20ff      	movs	r0, #255	; 0xff
 800c69e:	f7ff fe89 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	retry = 0;
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 800c6a2:	2466      	movs	r4, #102	; 0x66
 800c6a4:	f640 0504 	movw	r5, #2052	; 0x804
 800c6a8:	2000      	movs	r0, #0
 800c6aa:	f7ff ffab 	bl	800c604 <VS1003_ReadReg>
 800c6ae:	42a8      	cmp	r0, r5
 800c6b0:	d00b      	beq.n	800c6ca <VS1003_SoftReset+0x3e>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 800c6b2:	f640 0104 	movw	r1, #2052	; 0x804
 800c6b6:	2000      	movs	r0, #0
 800c6b8:	f7ff ff6e 	bl	800c598 <VS1003_WriteReg>
 800c6bc:	3c01      	subs	r4, #1
		HAL_Delay(2);
 800c6be:	2002      	movs	r0, #2
 800c6c0:	f7f4 fc46 	bl	8000f50 <HAL_Delay>
		if(retry++ > 100)
 800c6c4:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800c6c8:	d1ee      	bne.n	800c6a8 <VS1003_SoftReset+0x1c>
		{
			break;
		}
	}

	while(MP3_DREQ == 0);
 800c6ca:	4c24      	ldr	r4, [pc, #144]	; (800c75c <VS1003_SoftReset+0xd0>)
 800c6cc:	2180      	movs	r1, #128	; 0x80
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	f7f5 ffb6 	bl	8002640 <HAL_GPIO_ReadPin>
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	d0f9      	beq.n	800c6cc <VS1003_SoftReset+0x40>
 800c6d8:	2466      	movs	r4, #102	; 0x66
	retry = 0;
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800c6da:	2003      	movs	r0, #3
 800c6dc:	f7ff ff92 	bl	800c604 <VS1003_ReadReg>
 800c6e0:	f5b0 4f18 	cmp.w	r0, #38912	; 0x9800
 800c6e4:	d008      	beq.n	800c6f8 <VS1003_SoftReset+0x6c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 800c6e6:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 800c6ea:	2003      	movs	r0, #3
 800c6ec:	3c01      	subs	r4, #1
 800c6ee:	f7ff ff53 	bl	800c598 <VS1003_WriteReg>
		if(retry++ > 100)
 800c6f2:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800c6f6:	d1f0      	bne.n	800c6da <VS1003_SoftReset+0x4e>
 800c6f8:	2466      	movs	r4, #102	; 0x66
			break;
		}
	}

	retry = 0;
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 800c6fa:	f64b 3581 	movw	r5, #48001	; 0xbb81
 800c6fe:	2005      	movs	r0, #5
 800c700:	f7ff ff80 	bl	800c604 <VS1003_ReadReg>
 800c704:	42a8      	cmp	r0, r5
 800c706:	d008      	beq.n	800c71a <VS1003_SoftReset+0x8e>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 800c708:	f64b 3181 	movw	r1, #48001	; 0xbb81
 800c70c:	2005      	movs	r0, #5
 800c70e:	3c01      	subs	r4, #1
 800c710:	f7ff ff42 	bl	800c598 <VS1003_WriteReg>
		if(retry++ > 100)
 800c714:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800c718:	d1f1      	bne.n	800c6fe <VS1003_SoftReset+0x72>
		{
			break;
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 800c71a:	2100      	movs	r1, #0
 800c71c:	200b      	movs	r0, #11
 800c71e:	f7ff ff3b 	bl	800c598 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 800c722:	f7ff ffa7 	bl	800c674 <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 800c726:	2200      	movs	r2, #0
 800c728:	2110      	movs	r1, #16
 800c72a:	480d      	ldr	r0, [pc, #52]	; (800c760 <VS1003_SoftReset+0xd4>)
 800c72c:	f7f5 ff8e 	bl	800264c <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 800c730:	20ff      	movs	r0, #255	; 0xff
 800c732:	f7ff fe3f 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 800c736:	20ff      	movs	r0, #255	; 0xff
 800c738:	f7ff fe3c 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 800c73c:	20ff      	movs	r0, #255	; 0xff
 800c73e:	f7ff fe39 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 800c742:	20ff      	movs	r0, #255	; 0xff
 800c744:	f7ff fe36 	bl	800c3b4 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 800c748:	4805      	ldr	r0, [pc, #20]	; (800c760 <VS1003_SoftReset+0xd4>)
 800c74a:	2201      	movs	r2, #1
 800c74c:	2110      	movs	r1, #16
 800c74e:	f7f5 ff7d 	bl	800264c <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800c752:	2014      	movs	r0, #20
}
 800c754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(20);
 800c758:	f7f4 bbfa 	b.w	8000f50 <HAL_Delay>
 800c75c:	40020800 	.word	0x40020800
 800c760:	40020000 	.word	0x40020000

0800c764 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800c764:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 800c766:	482a      	ldr	r0, [pc, #168]	; (800c810 <MX_ADC1_Init+0xac>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800c768:	4b2a      	ldr	r3, [pc, #168]	; (800c814 <MX_ADC1_Init+0xb0>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c76a:	492b      	ldr	r1, [pc, #172]	; (800c818 <MX_ADC1_Init+0xb4>)
 800c76c:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800c76e:	2200      	movs	r2, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800c770:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800c774:	e880 4008 	stmia.w	r0, {r3, lr}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800c778:	6082      	str	r2, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800c77a:	2301      	movs	r3, #1
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c77c:	6202      	str	r2, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c77e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c780:	60c2      	str	r2, [r0, #12]
  hadc1.Init.NbrOfConversion = 4;
 800c782:	2204      	movs	r2, #4
  hadc1.Init.ScanConvMode = ENABLE;
 800c784:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800c786:	6183      	str	r3, [r0, #24]
  hadc1.Init.NbrOfConversion = 4;
 800c788:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800c78a:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c78c:	6143      	str	r3, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c78e:	f7f4 fbf3 	bl	8000f78 <HAL_ADC_Init>
 800c792:	b118      	cbz	r0, 800c79c <MX_ADC1_Init+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 800c794:	2154      	movs	r1, #84	; 0x54
 800c796:	4821      	ldr	r0, [pc, #132]	; (800c81c <MX_ADC1_Init+0xb8>)
 800c798:	f000 ff32 	bl	800d600 <_Error_Handler>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800c79c:	230a      	movs	r3, #10
 800c79e:	f04f 0c01 	mov.w	ip, #1
 800c7a2:	f04f 0e04 	mov.w	lr, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7a6:	4669      	mov	r1, sp
 800c7a8:	4819      	ldr	r0, [pc, #100]	; (800c810 <MX_ADC1_Init+0xac>)
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800c7aa:	e88d 5008 	stmia.w	sp, {r3, ip, lr}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7ae:	f7f4 fd4b 	bl	8001248 <HAL_ADC_ConfigChannel>
 800c7b2:	b118      	cbz	r0, 800c7bc <MX_ADC1_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 800c7b4:	215e      	movs	r1, #94	; 0x5e
 800c7b6:	4819      	ldr	r0, [pc, #100]	; (800c81c <MX_ADC1_Init+0xb8>)
 800c7b8:	f000 ff22 	bl	800d600 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_12;
  sConfig.Rank = 2;
 800c7bc:	200c      	movs	r0, #12
 800c7be:	2302      	movs	r3, #2
 800c7c0:	e88d 0009 	stmia.w	sp, {r0, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7c4:	4669      	mov	r1, sp
 800c7c6:	4812      	ldr	r0, [pc, #72]	; (800c810 <MX_ADC1_Init+0xac>)
 800c7c8:	f7f4 fd3e 	bl	8001248 <HAL_ADC_ConfigChannel>
 800c7cc:	b118      	cbz	r0, 800c7d6 <MX_ADC1_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800c7ce:	2167      	movs	r1, #103	; 0x67
 800c7d0:	4812      	ldr	r0, [pc, #72]	; (800c81c <MX_ADC1_Init+0xb8>)
 800c7d2:	f000 ff15 	bl	800d600 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_13;
  sConfig.Rank = 3;
 800c7d6:	210d      	movs	r1, #13
 800c7d8:	2303      	movs	r3, #3
 800c7da:	e88d 000a 	stmia.w	sp, {r1, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7de:	480c      	ldr	r0, [pc, #48]	; (800c810 <MX_ADC1_Init+0xac>)
 800c7e0:	4669      	mov	r1, sp
 800c7e2:	f7f4 fd31 	bl	8001248 <HAL_ADC_ConfigChannel>
 800c7e6:	b118      	cbz	r0, 800c7f0 <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800c7e8:	2170      	movs	r1, #112	; 0x70
 800c7ea:	480c      	ldr	r0, [pc, #48]	; (800c81c <MX_ADC1_Init+0xb8>)
 800c7ec:	f000 ff08 	bl	800d600 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_9;
  sConfig.Rank = 4;
 800c7f0:	2209      	movs	r2, #9
 800c7f2:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7f4:	4669      	mov	r1, sp
 800c7f6:	4806      	ldr	r0, [pc, #24]	; (800c810 <MX_ADC1_Init+0xac>)
  sConfig.Rank = 4;
 800c7f8:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7fc:	f7f4 fd24 	bl	8001248 <HAL_ADC_ConfigChannel>
 800c800:	b118      	cbz	r0, 800c80a <MX_ADC1_Init+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800c802:	2179      	movs	r1, #121	; 0x79
 800c804:	4805      	ldr	r0, [pc, #20]	; (800c81c <MX_ADC1_Init+0xb8>)
 800c806:	f000 fefb 	bl	800d600 <_Error_Handler>
  }

}
 800c80a:	b005      	add	sp, #20
 800c80c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c810:	20003b68 	.word	0x20003b68
 800c814:	40012000 	.word	0x40012000
 800c818:	0f000001 	.word	0x0f000001
 800c81c:	080125ac 	.word	0x080125ac

0800c820 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800c820:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 800c822:	6802      	ldr	r2, [r0, #0]
 800c824:	4b21      	ldr	r3, [pc, #132]	; (800c8ac <HAL_ADC_MspInit+0x8c>)
 800c826:	429a      	cmp	r2, r3
{
 800c828:	b086      	sub	sp, #24
 800c82a:	4606      	mov	r6, r0
  if(adcHandle->Instance==ADC1)
 800c82c:	d13b      	bne.n	800c8a6 <HAL_ADC_MspInit+0x86>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c82e:	2500      	movs	r5, #0
 800c830:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 800c834:	9500      	str	r5, [sp, #0]
 800c836:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c838:	481d      	ldr	r0, [pc, #116]	; (800c8b0 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c83a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c83e:	645a      	str	r2, [r3, #68]	; 0x44
 800c840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c842:	9503      	str	r5, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c848:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c84a:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c84c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c84e:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800c850:	230d      	movs	r3, #13
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c852:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800c854:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c856:	f7f5 fe13 	bl	8002480 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800c85a:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c85c:	4815      	ldr	r0, [pc, #84]	; (800c8b4 <HAL_ADC_MspInit+0x94>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800c85e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c860:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c862:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c864:	9503      	str	r5, [sp, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800c866:	4c14      	ldr	r4, [pc, #80]	; (800c8b8 <HAL_ADC_MspInit+0x98>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c868:	f7f5 fe0a 	bl	8002480 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 800c86c:	4b13      	ldr	r3, [pc, #76]	; (800c8bc <HAL_ADC_MspInit+0x9c>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c86e:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800c870:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c874:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c878:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c87a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c87e:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c884:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c886:	4620      	mov	r0, r4
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c888:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c88c:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c88e:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800c890:	6225      	str	r5, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c892:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c894:	f7f5 f932 	bl	8001afc <HAL_DMA_Init>
 800c898:	b118      	cbz	r0, 800c8a2 <HAL_ADC_MspInit+0x82>
    {
      _Error_Handler(__FILE__, __LINE__);
 800c89a:	21a8      	movs	r1, #168	; 0xa8
 800c89c:	4808      	ldr	r0, [pc, #32]	; (800c8c0 <HAL_ADC_MspInit+0xa0>)
 800c89e:	f000 feaf 	bl	800d600 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800c8a2:	63b4      	str	r4, [r6, #56]	; 0x38
 800c8a4:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800c8a6:	b006      	add	sp, #24
 800c8a8:	bd70      	pop	{r4, r5, r6, pc}
 800c8aa:	bf00      	nop
 800c8ac:	40012000 	.word	0x40012000
 800c8b0:	40020800 	.word	0x40020800
 800c8b4:	40020400 	.word	0x40020400
 800c8b8:	20003bb0 	.word	0x20003bb0
 800c8bc:	40026410 	.word	0x40026410
 800c8c0:	080125ac 	.word	0x080125ac

0800c8c4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800c8c4:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 800c8c6:	2001      	movs	r0, #1
 800c8c8:	f88d 0007 	strb.w	r0, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800c8cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c8d0:	4283      	cmp	r3, r0
 800c8d2:	d10b      	bne.n	800c8ec <BSP_SD_Init+0x28>
  sd_state = HAL_SD_Init(&hsd);
 800c8d4:	4807      	ldr	r0, [pc, #28]	; (800c8f4 <BSP_SD_Init+0x30>)
 800c8d6:	f7f6 ff69 	bl	80037ac <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800c8da:	b938      	cbnz	r0, 800c8ec <BSP_SD_Init+0x28>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800c8dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c8e0:	4804      	ldr	r0, [pc, #16]	; (800c8f4 <BSP_SD_Init+0x30>)
 800c8e2:	f7f6 ff8f 	bl	8003804 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 800c8e6:	3000      	adds	r0, #0
 800c8e8:	bf18      	it	ne
 800c8ea:	2001      	movne	r0, #1
}
 800c8ec:	b003      	add	sp, #12
 800c8ee:	f85d fb04 	ldr.w	pc, [sp], #4
 800c8f2:	bf00      	nop
 800c8f4:	2000735c 	.word	0x2000735c

0800c8f8 <BSP_SD_ReadBlocks_DMA>:
{
 800c8f8:	b508      	push	{r3, lr}
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c8fa:	4613      	mov	r3, r2
 800c8fc:	460a      	mov	r2, r1
 800c8fe:	4601      	mov	r1, r0
 800c900:	4803      	ldr	r0, [pc, #12]	; (800c910 <BSP_SD_ReadBlocks_DMA+0x18>)
 800c902:	f7f6 fc61 	bl	80031c8 <HAL_SD_ReadBlocks_DMA>
}
 800c906:	3000      	adds	r0, #0
 800c908:	bf18      	it	ne
 800c90a:	2001      	movne	r0, #1
 800c90c:	bd08      	pop	{r3, pc}
 800c90e:	bf00      	nop
 800c910:	2000735c 	.word	0x2000735c

0800c914 <BSP_SD_WriteBlocks_DMA>:
{
 800c914:	b508      	push	{r3, lr}
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c916:	4613      	mov	r3, r2
 800c918:	460a      	mov	r2, r1
 800c91a:	4601      	mov	r1, r0
 800c91c:	4803      	ldr	r0, [pc, #12]	; (800c92c <BSP_SD_WriteBlocks_DMA+0x18>)
 800c91e:	f7f6 fcd9 	bl	80032d4 <HAL_SD_WriteBlocks_DMA>
}
 800c922:	3000      	adds	r0, #0
 800c924:	bf18      	it	ne
 800c926:	2001      	movne	r0, #1
 800c928:	bd08      	pop	{r3, pc}
 800c92a:	bf00      	nop
 800c92c:	2000735c 	.word	0x2000735c

0800c930 <BSP_SD_GetCardState>:
{
 800c930:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c932:	4803      	ldr	r0, [pc, #12]	; (800c940 <BSP_SD_GetCardState+0x10>)
 800c934:	f7f6 ffea 	bl	800390c <HAL_SD_GetCardState>
}
 800c938:	3804      	subs	r0, #4
 800c93a:	bf18      	it	ne
 800c93c:	2001      	movne	r0, #1
 800c93e:	bd08      	pop	{r3, pc}
 800c940:	2000735c 	.word	0x2000735c

0800c944 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800c944:	4601      	mov	r1, r0
 800c946:	4801      	ldr	r0, [pc, #4]	; (800c94c <BSP_SD_GetCardInfo+0x8>)
 800c948:	f7f6 bf4a 	b.w	80037e0 <HAL_SD_GetCardInfo>
 800c94c:	2000735c 	.word	0x2000735c

0800c950 <BSP_SD_AbortCallback>:
 800c950:	4770      	bx	lr

0800c952 <HAL_SD_AbortCallback>:
{
 800c952:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 800c954:	f7ff fffc 	bl	800c950 <BSP_SD_AbortCallback>
 800c958:	bd08      	pop	{r3, pc}

0800c95a <HAL_SD_TxCpltCallback>:
{
 800c95a:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 800c95c:	f000 fefa 	bl	800d754 <BSP_SD_WriteCpltCallback>
 800c960:	bd08      	pop	{r3, pc}

0800c962 <HAL_SD_RxCpltCallback>:
{
 800c962:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 800c964:	f000 fefc 	bl	800d760 <BSP_SD_ReadCpltCallback>
 800c968:	bd08      	pop	{r3, pc}
	...

0800c96c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800c96c:	b508      	push	{r3, lr}

  hcan1.Instance = CAN1;
 800c96e:	480f      	ldr	r0, [pc, #60]	; (800c9ac <MX_CAN1_Init+0x40>)
  hcan1.Init.Prescaler = 21;
 800c970:	4b0f      	ldr	r3, [pc, #60]	; (800c9b0 <MX_CAN1_Init+0x44>)
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_14TQ;
 800c972:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
  hcan1.Init.Prescaler = 21;
 800c976:	f04f 0e15 	mov.w	lr, #21
 800c97a:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan1.Init.TimeSeg1 = CAN_BS1_14TQ;
 800c97e:	6102      	str	r2, [r0, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800c980:	2300      	movs	r3, #0
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 800c982:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800c986:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800c988:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 800c98a:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800c98c:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800c98e:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800c990:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800c992:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800c994:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800c996:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800c998:	f7f4 fcec 	bl	8001374 <HAL_CAN_Init>
 800c99c:	b128      	cbz	r0, 800c9aa <MX_CAN1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800c99e:	2154      	movs	r1, #84	; 0x54
 800c9a0:	4804      	ldr	r0, [pc, #16]	; (800c9b4 <MX_CAN1_Init+0x48>)
  }

}
 800c9a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800c9a6:	f000 be2b 	b.w	800d600 <_Error_Handler>
 800c9aa:	bd08      	pop	{r3, pc}
 800c9ac:	20003c80 	.word	0x20003c80
 800c9b0:	40006400 	.word	0x40006400
 800c9b4:	080125b9 	.word	0x080125b9

0800c9b8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800c9b8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 800c9ba:	6802      	ldr	r2, [r0, #0]
 800c9bc:	4b13      	ldr	r3, [pc, #76]	; (800ca0c <HAL_CAN_MspInit+0x54>)
 800c9be:	429a      	cmp	r2, r3
{
 800c9c0:	b086      	sub	sp, #24
  if(canHandle->Instance==CAN1)
 800c9c2:	d120      	bne.n	800ca06 <HAL_CAN_MspInit+0x4e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800c9c4:	2400      	movs	r4, #0
 800c9c6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800c9ca:	9400      	str	r4, [sp, #0]
 800c9cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c9ce:	4810      	ldr	r0, [pc, #64]	; (800ca10 <HAL_CAN_MspInit+0x58>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 800c9d0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800c9d4:	641a      	str	r2, [r3, #64]	; 0x40
 800c9d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9d8:	9403      	str	r4, [sp, #12]
    __HAL_RCC_CAN1_CLK_ENABLE();
 800c9da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c9de:	9300      	str	r3, [sp, #0]
 800c9e0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c9e2:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9e4:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c9e6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c9e8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c9ea:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800c9ec:	2309      	movs	r3, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9ee:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800c9f0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c9f2:	f7f5 fd45 	bl	8002480 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800c9f6:	2014      	movs	r0, #20
 800c9f8:	4622      	mov	r2, r4
 800c9fa:	4621      	mov	r1, r4
 800c9fc:	f7f5 f800 	bl	8001a00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800ca00:	2014      	movs	r0, #20
 800ca02:	f7f5 f831 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800ca06:	b006      	add	sp, #24
 800ca08:	bd10      	pop	{r4, pc}
 800ca0a:	bf00      	nop
 800ca0c:	40006400 	.word	0x40006400
 800ca10:	40020c00 	.word	0x40020c00

0800ca14 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800ca14:	b513      	push	{r0, r1, r4, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800ca16:	4b13      	ldr	r3, [pc, #76]	; (800ca64 <MX_DMA_Init+0x50>)
 800ca18:	2400      	movs	r4, #0
 800ca1a:	9401      	str	r4, [sp, #4]
 800ca1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca1e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800ca22:	631a      	str	r2, [r3, #48]	; 0x30
 800ca24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800ca2a:	4622      	mov	r2, r4
 800ca2c:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 800ca2e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800ca30:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800ca32:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800ca34:	f7f4 ffe4 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800ca38:	2038      	movs	r0, #56	; 0x38
 800ca3a:	f7f5 f815 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800ca3e:	4622      	mov	r2, r4
 800ca40:	4621      	mov	r1, r4
 800ca42:	203b      	movs	r0, #59	; 0x3b
 800ca44:	f7f4 ffdc 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800ca48:	203b      	movs	r0, #59	; 0x3b
 800ca4a:	f7f5 f80d 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800ca4e:	4622      	mov	r2, r4
 800ca50:	4621      	mov	r1, r4
 800ca52:	2045      	movs	r0, #69	; 0x45
 800ca54:	f7f4 ffd4 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800ca58:	2045      	movs	r0, #69	; 0x45
 800ca5a:	f7f5 f805 	bl	8001a68 <HAL_NVIC_EnableIRQ>

}
 800ca5e:	b002      	add	sp, #8
 800ca60:	bd10      	pop	{r4, pc}
 800ca62:	bf00      	nop
 800ca64:	40023800 	.word	0x40023800

0800ca68 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ca68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800ca6c:	4a25      	ldr	r2, [pc, #148]	; (800cb04 <low_level_output+0x9c>)
 800ca6e:	9200      	str	r2, [sp, #0]
 800ca70:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
  uint32_t framelength = 0;
  uint32_t bufferoffset = 0;
  uint32_t byteslefttocopy = 0;
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;
 800ca72:	f04f 0800 	mov.w	r8, #0
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800ca76:	68ab      	ldr	r3, [r5, #8]
{
 800ca78:	460c      	mov	r4, r1
  uint32_t framelength = 0;
 800ca7a:	4647      	mov	r7, r8
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ca7c:	f240 5bf4 	movw	fp, #1524	; 0x5f4
  for(q = p; q != NULL; q = q->next)
 800ca80:	b92c      	cbnz	r4, 800ca8e <low_level_output+0x26>
      bufferoffset = bufferoffset + byteslefttocopy;
      framelength = framelength + byteslefttocopy;
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 800ca82:	4639      	mov	r1, r7
 800ca84:	481f      	ldr	r0, [pc, #124]	; (800cb04 <low_level_output+0x9c>)
 800ca86:	f7f5 fadd 	bl	8002044 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	e004      	b.n	800ca98 <low_level_output+0x30>
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ca8e:	682a      	ldr	r2, [r5, #0]
 800ca90:	2a00      	cmp	r2, #0
 800ca92:	da11      	bge.n	800cab8 <low_level_output+0x50>
        errval = ERR_USE;
 800ca94:	f06f 0007 	mvn.w	r0, #7
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800ca98:	9b00      	ldr	r3, [sp, #0]
 800ca9a:	f241 0214 	movw	r2, #4116	; 0x1014
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	5899      	ldr	r1, [r3, r2]
 800caa2:	0689      	lsls	r1, r1, #26
 800caa4:	d505      	bpl.n	800cab2 <low_level_output+0x4a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800caa6:	2120      	movs	r1, #32
 800caa8:	5099      	str	r1, [r3, r2]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800caaa:	f241 0204 	movw	r2, #4100	; 0x1004
 800caae:	2100      	movs	r1, #0
 800cab0:	5099      	str	r1, [r3, r2]
  }
  return errval;
}
 800cab2:	b003      	add	sp, #12
 800cab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      byteslefttocopy = q->len;
 800cab8:	f8b4 900a 	ldrh.w	r9, [r4, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800cabc:	4646      	mov	r6, r8
      payloadoffset = 0;
 800cabe:	f04f 0a00 	mov.w	sl, #0
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800cac2:	eb06 0809 	add.w	r8, r6, r9
 800cac6:	45d8      	cmp	r8, fp
 800cac8:	eb03 0006 	add.w	r0, r3, r6
 800cacc:	6861      	ldr	r1, [r4, #4]
 800cace:	d808      	bhi.n	800cae2 <low_level_output+0x7a>
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800cad0:	464a      	mov	r2, r9
 800cad2:	4451      	add	r1, sl
 800cad4:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 800cad6:	444f      	add	r7, r9
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800cad8:	f001 fbad 	bl	800e236 <memcpy>
  for(q = p; q != NULL; q = q->next)
 800cadc:	6824      	ldr	r4, [r4, #0]
 800cade:	9b01      	ldr	r3, [sp, #4]
 800cae0:	e7ce      	b.n	800ca80 <low_level_output+0x18>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800cae2:	ebab 0606 	sub.w	r6, fp, r6
 800cae6:	4632      	mov	r2, r6
 800cae8:	4451      	add	r1, sl
 800caea:	f001 fba4 	bl	800e236 <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800caee:	68ed      	ldr	r5, [r5, #12]
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800caf0:	682b      	ldr	r3, [r5, #0]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	dbce      	blt.n	800ca94 <low_level_output+0x2c>
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800caf6:	44b2      	add	sl, r6
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800caf8:	4437      	add	r7, r6
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800cafa:	68ab      	ldr	r3, [r5, #8]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800cafc:	f2a8 59f4 	subw	r9, r8, #1524	; 0x5f4
        bufferoffset = 0;
 800cb00:	2600      	movs	r6, #0
 800cb02:	e7de      	b.n	800cac2 <low_level_output+0x5a>
 800cb04:	20005578 	.word	0x20005578

0800cb08 <HAL_ETH_MspInit>:
{
 800cb08:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 800cb0a:	6802      	ldr	r2, [r0, #0]
 800cb0c:	4b24      	ldr	r3, [pc, #144]	; (800cba0 <HAL_ETH_MspInit+0x98>)
 800cb0e:	429a      	cmp	r2, r3
{
 800cb10:	b089      	sub	sp, #36	; 0x24
  if(ethHandle->Instance==ETH)
 800cb12:	d142      	bne.n	800cb9a <HAL_ETH_MspInit+0x92>
    __HAL_RCC_ETH_CLK_ENABLE();
 800cb14:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
 800cb18:	2400      	movs	r4, #0
 800cb1a:	9400      	str	r4, [sp, #0]
 800cb1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cb1e:	4821      	ldr	r0, [pc, #132]	; (800cba4 <HAL_ETH_MspInit+0x9c>)
    __HAL_RCC_ETH_CLK_ENABLE();
 800cb20:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800cb24:	631a      	str	r2, [r3, #48]	; 0x30
 800cb26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb28:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800cb2c:	9200      	str	r2, [sp, #0]
 800cb2e:	9a00      	ldr	r2, [sp, #0]
 800cb30:	9401      	str	r4, [sp, #4]
 800cb32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb34:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800cb38:	631a      	str	r2, [r3, #48]	; 0x30
 800cb3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb3c:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 800cb40:	9201      	str	r2, [sp, #4]
 800cb42:	9a01      	ldr	r2, [sp, #4]
 800cb44:	9402      	str	r4, [sp, #8]
 800cb46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb48:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800cb4c:	631a      	str	r2, [r3, #48]	; 0x30
 800cb4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb50:	9405      	str	r4, [sp, #20]
    __HAL_RCC_ETH_CLK_ENABLE();
 800cb52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cb56:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb58:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb5a:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cb5c:	250b      	movs	r5, #11
    __HAL_RCC_ETH_CLK_ENABLE();
 800cb5e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb60:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800cb62:	2332      	movs	r3, #50	; 0x32
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cb64:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800cb66:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb68:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cb6a:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cb6c:	f7f5 fc88 	bl	8002480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800cb70:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb72:	a903      	add	r1, sp, #12
 800cb74:	480c      	ldr	r0, [pc, #48]	; (800cba8 <HAL_ETH_MspInit+0xa0>)
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800cb76:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb78:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb7a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb7c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cb7e:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb80:	f7f5 fc7e 	bl	8002480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800cb84:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cb88:	a903      	add	r1, sp, #12
 800cb8a:	4808      	ldr	r0, [pc, #32]	; (800cbac <HAL_ETH_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800cb8c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb8e:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb90:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb92:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cb94:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cb96:	f7f5 fc73 	bl	8002480 <HAL_GPIO_Init>
}
 800cb9a:	b009      	add	sp, #36	; 0x24
 800cb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	40028000 	.word	0x40028000
 800cba4:	40020800 	.word	0x40020800
 800cba8:	40020000 	.word	0x40020000
 800cbac:	40020400 	.word	0x40020400

0800cbb0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800cbb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800cbb2:	4604      	mov	r4, r0
 800cbb4:	b930      	cbnz	r0, 800cbc4 <ethernetif_init+0x14>
 800cbb6:	4b34      	ldr	r3, [pc, #208]	; (800cc88 <ethernetif_init+0xd8>)
 800cbb8:	4934      	ldr	r1, [pc, #208]	; (800cc8c <ethernetif_init+0xdc>)
 800cbba:	4835      	ldr	r0, [pc, #212]	; (800cc90 <ethernetif_init+0xe0>)
 800cbbc:	f240 2216 	movw	r2, #534	; 0x216
 800cbc0:	f001 ffb8 	bl	800eb34 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800cbc4:	2373      	movs	r3, #115	; 0x73
 800cbc6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  netif->name[1] = IFNAME1;
 800cbca:	2374      	movs	r3, #116	; 0x74
 800cbcc:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800cbd0:	4b30      	ldr	r3, [pc, #192]	; (800cc94 <ethernetif_init+0xe4>)
  heth.Instance = ETH;
 800cbd2:	4d31      	ldr	r5, [pc, #196]	; (800cc98 <ethernetif_init+0xe8>)
  netif->output = etharp_output;
 800cbd4:	6163      	str	r3, [r4, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800cbd6:	4b31      	ldr	r3, [pc, #196]	; (800cc9c <ethernetif_init+0xec>)
 800cbd8:	61a3      	str	r3, [r4, #24]
  heth.Instance = ETH;
 800cbda:	4b31      	ldr	r3, [pc, #196]	; (800cca0 <ethernetif_init+0xf0>)
 800cbdc:	602b      	str	r3, [r5, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800cbde:	2301      	movs	r3, #1
  MACAddr[1] = 0x80;
 800cbe0:	2280      	movs	r2, #128	; 0x80
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800cbe2:	606b      	str	r3, [r5, #4]
  heth.Init.PhyAddress = DP83848_PHY_PHY_ADDRESS;
 800cbe4:	822b      	strh	r3, [r5, #16]
  MACAddr[0] = 0x00;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	f88d 3000 	strb.w	r3, [sp]
  MACAddr[1] = 0x80;
 800cbec:	f88d 2001 	strb.w	r2, [sp, #1]
  MACAddr[3] = 0x00;
 800cbf0:	f88d 3003 	strb.w	r3, [sp, #3]
  MACAddr[2] = 0xE1;
 800cbf4:	22e1      	movs	r2, #225	; 0xe1
  MACAddr[4] = 0x00;
 800cbf6:	f88d 3004 	strb.w	r3, [sp, #4]
  MACAddr[5] = 0x00;
 800cbfa:	f88d 3005 	strb.w	r3, [sp, #5]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800cbfe:	61ab      	str	r3, [r5, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800cc00:	61eb      	str	r3, [r5, #28]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800cc02:	4628      	mov	r0, r5
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800cc04:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  MACAddr[2] = 0xE1;
 800cc08:	f88d 2002 	strb.w	r2, [sp, #2]
  heth.Init.MACAddr = &MACAddr[0];
 800cc0c:	f8c5 d014 	str.w	sp, [r5, #20]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800cc10:	622b      	str	r3, [r5, #32]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800cc12:	f7f5 fafd 	bl	8002210 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 800cc16:	b928      	cbnz	r0, 800cc24 <ethernetif_init+0x74>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800cc18:	f894 302b 	ldrb.w	r3, [r4, #43]	; 0x2b
 800cc1c:	f043 0304 	orr.w	r3, r3, #4
 800cc20:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800cc24:	2304      	movs	r3, #4
 800cc26:	4a1f      	ldr	r2, [pc, #124]	; (800cca4 <ethernetif_init+0xf4>)
 800cc28:	491f      	ldr	r1, [pc, #124]	; (800cca8 <ethernetif_init+0xf8>)
 800cc2a:	481b      	ldr	r0, [pc, #108]	; (800cc98 <ethernetif_init+0xe8>)
 800cc2c:	f7f5 f990 	bl	8001f50 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800cc30:	491e      	ldr	r1, [pc, #120]	; (800ccac <ethernetif_init+0xfc>)
 800cc32:	4a1f      	ldr	r2, [pc, #124]	; (800ccb0 <ethernetif_init+0x100>)
 800cc34:	4818      	ldr	r0, [pc, #96]	; (800cc98 <ethernetif_init+0xe8>)
 800cc36:	2304      	movs	r3, #4
 800cc38:	f7f5 f9c7 	bl	8001fca <HAL_ETH_DMARxDescListInit>
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800cc3c:	2306      	movs	r3, #6
 800cc3e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800cc42:	696b      	ldr	r3, [r5, #20]
  HAL_ETH_Start(&heth);
 800cc44:	4814      	ldr	r0, [pc, #80]	; (800cc98 <ethernetif_init+0xe8>)
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800cc46:	781a      	ldrb	r2, [r3, #0]
 800cc48:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800cc4c:	785a      	ldrb	r2, [r3, #1]
 800cc4e:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800cc52:	789a      	ldrb	r2, [r3, #2]
 800cc54:	f884 2027 	strb.w	r2, [r4, #39]	; 0x27
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800cc58:	78da      	ldrb	r2, [r3, #3]
 800cc5a:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800cc5e:	791a      	ldrb	r2, [r3, #4]
 800cc60:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800cc64:	795b      	ldrb	r3, [r3, #5]
 800cc66:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
  netif->mtu = 1500;
 800cc6a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800cc6e:	8463      	strh	r3, [r4, #34]	; 0x22
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800cc70:	f894 302b 	ldrb.w	r3, [r4, #43]	; 0x2b
 800cc74:	f043 030a 	orr.w	r3, r3, #10
 800cc78:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
  HAL_ETH_Start(&heth);
 800cc7c:	f7f5 fbc4 	bl	8002408 <HAL_ETH_Start>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 800cc80:	2000      	movs	r0, #0
 800cc82:	b003      	add	sp, #12
 800cc84:	bd30      	pop	{r4, r5, pc}
 800cc86:	bf00      	nop
 800cc88:	080125c6 	.word	0x080125c6
 800cc8c:	0801126c 	.word	0x0801126c
 800cc90:	0801127a 	.word	0x0801127a
 800cc94:	08006f29 	.word	0x08006f29
 800cc98:	20005578 	.word	0x20005578
 800cc9c:	0800ca69 	.word	0x0800ca69
 800cca0:	40028000 	.word	0x40028000
 800cca4:	200055c0 	.word	0x200055c0
 800cca8:	20003ca8 	.word	0x20003ca8
 800ccac:	200054f8 	.word	0x200054f8
 800ccb0:	20003d28 	.word	0x20003d28

0800ccb4 <sys_now>:
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
  return HAL_GetTick();
 800ccb4:	f7f4 b946 	b.w	8000f44 <HAL_GetTick>

0800ccb8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800ccb8:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ccba:	4903      	ldr	r1, [pc, #12]	; (800ccc8 <MX_FATFS_Init+0x10>)
 800ccbc:	4803      	ldr	r0, [pc, #12]	; (800cccc <MX_FATFS_Init+0x14>)
 800ccbe:	f7f9 fdbb 	bl	8006838 <FATFS_LinkDriver>
 800ccc2:	4b03      	ldr	r3, [pc, #12]	; (800ccd0 <MX_FATFS_Init+0x18>)
 800ccc4:	7018      	strb	r0, [r3, #0]
 800ccc6:	bd08      	pop	{r3, pc}
 800ccc8:	20006d91 	.word	0x20006d91
 800cccc:	080126b8 	.word	0x080126b8
 800ccd0:	20006d90 	.word	0x20006d90

0800ccd4 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 800ccd4:	2000      	movs	r0, #0
 800ccd6:	4770      	bx	lr

0800ccd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800ccd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ccdc:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ccde:	2400      	movs	r4, #0
 800cce0:	4b4b      	ldr	r3, [pc, #300]	; (800ce10 <MX_GPIO_Init+0x138>)
 800cce2:	9401      	str	r4, [sp, #4]
 800cce4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800cce6:	4f4b      	ldr	r7, [pc, #300]	; (800ce14 <MX_GPIO_Init+0x13c>)
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 800cce8:	f8df 9134 	ldr.w	r9, [pc, #308]	; 800ce20 <MX_GPIO_Init+0x148>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800ccec:	f8df 8134 	ldr.w	r8, [pc, #308]	; 800ce24 <MX_GPIO_Init+0x14c>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ccf0:	4e49      	ldr	r6, [pc, #292]	; (800ce18 <MX_GPIO_Init+0x140>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ccf2:	f042 0210 	orr.w	r2, r2, #16
 800ccf6:	631a      	str	r2, [r3, #48]	; 0x30
 800ccf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ccfa:	f002 0210 	and.w	r2, r2, #16
 800ccfe:	9201      	str	r2, [sp, #4]
 800cd00:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cd02:	9402      	str	r4, [sp, #8]
 800cd04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd06:	f042 0204 	orr.w	r2, r2, #4
 800cd0a:	631a      	str	r2, [r3, #48]	; 0x30
 800cd0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd0e:	f002 0204 	and.w	r2, r2, #4
 800cd12:	9202      	str	r2, [sp, #8]
 800cd14:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cd16:	9403      	str	r4, [sp, #12]
 800cd18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cd1e:	631a      	str	r2, [r3, #48]	; 0x30
 800cd20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd22:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800cd26:	9203      	str	r2, [sp, #12]
 800cd28:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cd2a:	9404      	str	r4, [sp, #16]
 800cd2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd2e:	f042 0201 	orr.w	r2, r2, #1
 800cd32:	631a      	str	r2, [r3, #48]	; 0x30
 800cd34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd36:	f002 0201 	and.w	r2, r2, #1
 800cd3a:	9204      	str	r2, [sp, #16]
 800cd3c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800cd3e:	9405      	str	r4, [sp, #20]
 800cd40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd42:	f042 0202 	orr.w	r2, r2, #2
 800cd46:	631a      	str	r2, [r3, #48]	; 0x30
 800cd48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd4a:	f002 0202 	and.w	r2, r2, #2
 800cd4e:	9205      	str	r2, [sp, #20]
 800cd50:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800cd52:	9406      	str	r4, [sp, #24]
 800cd54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd56:	f042 0208 	orr.w	r2, r2, #8
 800cd5a:	631a      	str	r2, [r3, #48]	; 0x30
 800cd5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd5e:	f003 0308 	and.w	r3, r3, #8
 800cd62:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800cd64:	4622      	mov	r2, r4
 800cd66:	4638      	mov	r0, r7
 800cd68:	21f7      	movs	r1, #247	; 0xf7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800cd6a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800cd6c:	f7f5 fc6e 	bl	800264c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 800cd70:	4622      	mov	r2, r4
 800cd72:	4648      	mov	r0, r9
 800cd74:	2150      	movs	r1, #80	; 0x50
 800cd76:	f7f5 fc69 	bl	800264c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800cd7a:	4622      	mov	r2, r4
 800cd7c:	4640      	mov	r0, r8
 800cd7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cd82:	f7f5 fc63 	bl	800264c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cd86:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800cd88:	23f7      	movs	r3, #247	; 0xf7
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800cd8a:	a907      	add	r1, sp, #28
 800cd8c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800cd8e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cd90:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd92:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd94:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800cd96:	f7f5 fb73 	bl	8002480 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800cd9a:	2308      	movs	r3, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800cd9c:	a907      	add	r1, sp, #28
 800cd9e:	4638      	mov	r0, r7

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cda0:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800cda4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800cda6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cda8:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800cdaa:	f7f5 fb69 	bl	8002480 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800cdae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cdb2:	a907      	add	r1, sp, #28
 800cdb4:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800cdb6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800cdb8:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdba:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cdbc:	f7f5 fb60 	bl	8002480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800cdc0:	2350      	movs	r3, #80	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cdc2:	a907      	add	r1, sp, #28
 800cdc4:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800cdc6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cdc8:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdca:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cdcc:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cdce:	f7f5 fb57 	bl	8002480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 800cdd2:	f44f 6382 	mov.w	r3, #1040	; 0x410
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cdd6:	a907      	add	r1, sp, #28
 800cdd8:	4810      	ldr	r0, [pc, #64]	; (800ce1c <MX_GPIO_Init+0x144>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 800cdda:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800cddc:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdde:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cde0:	f7f5 fb4e 	bl	8002480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800cde4:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cde6:	a907      	add	r1, sp, #28
 800cde8:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800cdea:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cdec:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdee:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cdf0:	f7f5 fb46 	bl	8002480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800cdf4:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cdf8:	a907      	add	r1, sp, #28
 800cdfa:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800cdfc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cdfe:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce00:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce02:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce04:	f7f5 fb3c 	bl	8002480 <HAL_GPIO_Init>

}
 800ce08:	b00d      	add	sp, #52	; 0x34
 800ce0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce0e:	bf00      	nop
 800ce10:	40023800 	.word	0x40023800
 800ce14:	40021000 	.word	0x40021000
 800ce18:	10110000 	.word	0x10110000
 800ce1c:	40020c00 	.word	0x40020c00
 800ce20:	40020000 	.word	0x40020000
 800ce24:	40020400 	.word	0x40020400

0800ce28 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800ce28:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 800ce2a:	480d      	ldr	r0, [pc, #52]	; (800ce60 <MX_I2C1_Init+0x38>)
  hi2c1.Init.ClockSpeed = 400000;
 800ce2c:	4b0d      	ldr	r3, [pc, #52]	; (800ce64 <MX_I2C1_Init+0x3c>)
 800ce2e:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800ce6c <MX_I2C1_Init+0x44>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ce32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 800ce36:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800ce3e:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ce40:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ce42:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800ce44:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ce46:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ce48:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ce4a:	f7f5 fd63 	bl	8002914 <HAL_I2C_Init>
 800ce4e:	b128      	cbz	r0, 800ce5c <MX_I2C1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ce50:	214c      	movs	r1, #76	; 0x4c
 800ce52:	4805      	ldr	r0, [pc, #20]	; (800ce68 <MX_I2C1_Init+0x40>)
  }

}
 800ce54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800ce58:	f000 bbd2 	b.w	800d600 <_Error_Handler>
 800ce5c:	bd08      	pop	{r3, pc}
 800ce5e:	bf00      	nop
 800ce60:	200071fc 	.word	0x200071fc
 800ce64:	40005400 	.word	0x40005400
 800ce68:	080125da 	.word	0x080125da
 800ce6c:	00061a80 	.word	0x00061a80

0800ce70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800ce70:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 800ce72:	6802      	ldr	r2, [r0, #0]
 800ce74:	4b0f      	ldr	r3, [pc, #60]	; (800ceb4 <HAL_I2C_MspInit+0x44>)
 800ce76:	429a      	cmp	r2, r3
{
 800ce78:	b086      	sub	sp, #24
  if(i2cHandle->Instance==I2C1)
 800ce7a:	d119      	bne.n	800ceb0 <HAL_I2C_MspInit+0x40>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ce7c:	23c0      	movs	r3, #192	; 0xc0
 800ce7e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ce80:	2312      	movs	r3, #18
 800ce82:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce84:	2303      	movs	r3, #3
 800ce86:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ce88:	2304      	movs	r3, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce8a:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce8c:	eb0d 0103 	add.w	r1, sp, r3
 800ce90:	4809      	ldr	r0, [pc, #36]	; (800ceb8 <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ce92:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce94:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce96:	f7f5 faf3 	bl	8002480 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800ce9a:	4b08      	ldr	r3, [pc, #32]	; (800cebc <HAL_I2C_MspInit+0x4c>)
 800ce9c:	9400      	str	r4, [sp, #0]
 800ce9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cea0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800cea4:	641a      	str	r2, [r3, #64]	; 0x40
 800cea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cea8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ceac:	9300      	str	r3, [sp, #0]
 800ceae:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800ceb0:	b006      	add	sp, #24
 800ceb2:	bd10      	pop	{r4, pc}
 800ceb4:	40005400 	.word	0x40005400
 800ceb8:	40020400 	.word	0x40020400
 800cebc:	40023800 	.word	0x40023800

0800cec0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800cec0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800cec2:	4f2d      	ldr	r7, [pc, #180]	; (800cf78 <MX_LWIP_Init+0xb8>)
  IP_ADDRESS[1] = 168;
  IP_ADDRESS[2] = 0;
  IP_ADDRESS[3] = 254;
  NETMASK_ADDRESS[0] = 255;
 800cec4:	4e2d      	ldr	r6, [pc, #180]	; (800cf7c <MX_LWIP_Init+0xbc>)
  NETMASK_ADDRESS[1] = 255;
  NETMASK_ADDRESS[2] = 255;
  NETMASK_ADDRESS[3] = 0;
  GATEWAY_ADDRESS[0] = 192;
 800cec6:	4d2e      	ldr	r5, [pc, #184]	; (800cf80 <MX_LWIP_Init+0xc0>)
  IP_ADDRESS[3] = 254;
 800cec8:	23fe      	movs	r3, #254	; 0xfe
 800ceca:	70fb      	strb	r3, [r7, #3]
  NETMASK_ADDRESS[0] = 255;
 800cecc:	23ff      	movs	r3, #255	; 0xff
{
 800cece:	b085      	sub	sp, #20
  IP_ADDRESS[0] = 192;
 800ced0:	21c0      	movs	r1, #192	; 0xc0
  IP_ADDRESS[1] = 168;
 800ced2:	22a8      	movs	r2, #168	; 0xa8
  IP_ADDRESS[2] = 0;
 800ced4:	2400      	movs	r4, #0
  NETMASK_ADDRESS[0] = 255;
 800ced6:	7033      	strb	r3, [r6, #0]
  NETMASK_ADDRESS[1] = 255;
 800ced8:	7073      	strb	r3, [r6, #1]
  NETMASK_ADDRESS[2] = 255;
 800ceda:	70b3      	strb	r3, [r6, #2]
  GATEWAY_ADDRESS[1] = 168;
  GATEWAY_ADDRESS[2] = 0;
  GATEWAY_ADDRESS[3] = 1;
 800cedc:	2301      	movs	r3, #1
  GATEWAY_ADDRESS[0] = 192;
 800cede:	7029      	strb	r1, [r5, #0]
  GATEWAY_ADDRESS[1] = 168;
 800cee0:	706a      	strb	r2, [r5, #1]
  GATEWAY_ADDRESS[3] = 1;
 800cee2:	70eb      	strb	r3, [r5, #3]
  IP_ADDRESS[0] = 192;
 800cee4:	7039      	strb	r1, [r7, #0]
  IP_ADDRESS[1] = 168;
 800cee6:	707a      	strb	r2, [r7, #1]
  GATEWAY_ADDRESS[2] = 0;
 800cee8:	70ac      	strb	r4, [r5, #2]
  IP_ADDRESS[2] = 0;
 800ceea:	70bc      	strb	r4, [r7, #2]
  NETMASK_ADDRESS[3] = 0;
 800ceec:	70f4      	strb	r4, [r6, #3]
  
  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800ceee:	f7f9 fd0c 	bl	800690a <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800cef2:	787b      	ldrb	r3, [r7, #1]
 800cef4:	783a      	ldrb	r2, [r7, #0]
 800cef6:	4923      	ldr	r1, [pc, #140]	; (800cf84 <MX_LWIP_Init+0xc4>)
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800cef8:	7868      	ldrb	r0, [r5, #1]
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800cefa:	041b      	lsls	r3, r3, #16
 800cefc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800cf00:	78fa      	ldrb	r2, [r7, #3]
 800cf02:	4313      	orrs	r3, r2
 800cf04:	78ba      	ldrb	r2, [r7, #2]
 800cf06:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800cf0a:	ba1b      	rev	r3, r3
 800cf0c:	600b      	str	r3, [r1, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800cf0e:	7873      	ldrb	r3, [r6, #1]
 800cf10:	7832      	ldrb	r2, [r6, #0]
 800cf12:	041b      	lsls	r3, r3, #16
 800cf14:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800cf18:	78f2      	ldrb	r2, [r6, #3]
 800cf1a:	4313      	orrs	r3, r2
 800cf1c:	78b2      	ldrb	r2, [r6, #2]
 800cf1e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800cf22:	4a19      	ldr	r2, [pc, #100]	; (800cf88 <MX_LWIP_Init+0xc8>)
 800cf24:	ba1b      	rev	r3, r3
 800cf26:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800cf28:	782b      	ldrb	r3, [r5, #0]
 800cf2a:	0400      	lsls	r0, r0, #16
 800cf2c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800cf30:	78eb      	ldrb	r3, [r5, #3]
 800cf32:	4318      	orrs	r0, r3
 800cf34:	78ab      	ldrb	r3, [r5, #2]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800cf36:	4d15      	ldr	r5, [pc, #84]	; (800cf8c <MX_LWIP_Init+0xcc>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800cf38:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800cf3c:	4b14      	ldr	r3, [pc, #80]	; (800cf90 <MX_LWIP_Init+0xd0>)
 800cf3e:	ba00      	rev	r0, r0
 800cf40:	6018      	str	r0, [r3, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800cf42:	4814      	ldr	r0, [pc, #80]	; (800cf94 <MX_LWIP_Init+0xd4>)
 800cf44:	9002      	str	r0, [sp, #8]
 800cf46:	4814      	ldr	r0, [pc, #80]	; (800cf98 <MX_LWIP_Init+0xd8>)
 800cf48:	9001      	str	r0, [sp, #4]
 800cf4a:	9400      	str	r4, [sp, #0]
 800cf4c:	4628      	mov	r0, r5
 800cf4e:	f7fb f935 	bl	80081bc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800cf52:	4628      	mov	r0, r5
 800cf54:	f7fb f970 	bl	8008238 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800cf58:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
 800cf5c:	075b      	lsls	r3, r3, #29
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800cf5e:	4628      	mov	r0, r5
  if (netif_is_link_up(&gnetif))
 800cf60:	d504      	bpl.n	800cf6c <MX_LWIP_Init+0xac>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800cf62:	b005      	add	sp, #20
 800cf64:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    netif_set_up(&gnetif);
 800cf68:	f7fb b96c 	b.w	8008244 <netif_set_up>
}
 800cf6c:	b005      	add	sp, #20
 800cf6e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    netif_set_down(&gnetif);
 800cf72:	f7fb b976 	b.w	8008262 <netif_set_down>
 800cf76:	bf00      	nop
 800cf78:	2000728c 	.word	0x2000728c
 800cf7c:	20007288 	.word	0x20007288
 800cf80:	20007250 	.word	0x20007250
 800cf84:	20007284 	.word	0x20007284
 800cf88:	20007290 	.word	0x20007290
 800cf8c:	20007254 	.word	0x20007254
 800cf90:	20007294 	.word	0x20007294
 800cf94:	0800b831 	.word	0x0800b831
 800cf98:	0800cbb1 	.word	0x0800cbb1

0800cf9c <_write>:
static void MX_NVIC_Init(void);

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
int _write(int file, char* p, int len)
{
 800cf9c:	b510      	push	{r4, lr}
	HAL_UART_Transmit(&huart3, p, len, 10);
 800cf9e:	230a      	movs	r3, #10
{
 800cfa0:	4614      	mov	r4, r2
	HAL_UART_Transmit(&huart3, p, len, 10);
 800cfa2:	4803      	ldr	r0, [pc, #12]	; (800cfb0 <_write+0x14>)
 800cfa4:	b292      	uxth	r2, r2
 800cfa6:	f7f7 fc85 	bl	80048b4 <HAL_UART_Transmit>
	return len;
}
 800cfaa:	4620      	mov	r0, r4
 800cfac:	bd10      	pop	{r4, pc}
 800cfae:	bf00      	nop
 800cfb0:	2000754c 	.word	0x2000754c

0800cfb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cfb4:	b530      	push	{r4, r5, lr}
 800cfb6:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cfb8:	4b28      	ldr	r3, [pc, #160]	; (800d05c <SystemClock_Config+0xa8>)
 800cfba:	2100      	movs	r1, #0
 800cfbc:	9101      	str	r1, [sp, #4]
 800cfbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cfc0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800cfc4:	641a      	str	r2, [r3, #64]	; 0x40
 800cfc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cfcc:	9301      	str	r3, [sp, #4]
 800cfce:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800cfd0:	4b23      	ldr	r3, [pc, #140]	; (800d060 <SystemClock_Config+0xac>)
 800cfd2:	9102      	str	r1, [sp, #8]
 800cfd4:	681a      	ldr	r2, [r3, #0]
 800cfd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cfda:	601a      	str	r2, [r3, #0]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cfe2:	9302      	str	r3, [sp, #8]
 800cfe4:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800cfea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800cfee:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800cff0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800cff4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
 800cff6:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cff8:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 800cffa:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 168;
 800cffc:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cffe:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800d000:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d002:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800d004:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d006:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800d008:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d00a:	f7f5 fe01 	bl	8002c10 <HAL_RCC_OscConfig>
 800d00e:	b100      	cbz	r0, 800d012 <SystemClock_Config+0x5e>
 800d010:	e7fe      	b.n	800d010 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d012:	230f      	movs	r3, #15
 800d014:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d016:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d01a:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d01c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d01e:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d024:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d026:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d028:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d02a:	f7f5 ffa1 	bl	8002f70 <HAL_RCC_ClockConfig>
 800d02e:	4604      	mov	r4, r0
 800d030:	b100      	cbz	r0, 800d034 <SystemClock_Config+0x80>
 800d032:	e7fe      	b.n	800d032 <SystemClock_Config+0x7e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800d034:	f7f6 f836 	bl	80030a4 <HAL_RCC_GetHCLKFreq>
 800d038:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d03c:	fbb0 f0f3 	udiv	r0, r0, r3
 800d040:	f7f4 fd1e 	bl	8001a80 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800d044:	4628      	mov	r0, r5
 800d046:	f7f4 fd31 	bl	8001aac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800d04a:	4622      	mov	r2, r4
 800d04c:	4621      	mov	r1, r4
 800d04e:	f04f 30ff 	mov.w	r0, #4294967295
 800d052:	f7f4 fcd5 	bl	8001a00 <HAL_NVIC_SetPriority>
}
 800d056:	b015      	add	sp, #84	; 0x54
 800d058:	bd30      	pop	{r4, r5, pc}
 800d05a:	bf00      	nop
 800d05c:	40023800 	.word	0x40023800
 800d060:	40007000 	.word	0x40007000

0800d064 <main>:
{
 800d064:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d066:	b0e7      	sub	sp, #412	; 0x19c
  HAL_Init();
 800d068:	f7f3 ff46 	bl	8000ef8 <HAL_Init>
  SystemClock_Config();
 800d06c:	f7ff ffa2 	bl	800cfb4 <SystemClock_Config>
  MX_GPIO_Init();
 800d070:	f7ff fe32 	bl	800ccd8 <MX_GPIO_Init>
  MX_DMA_Init();
 800d074:	f7ff fcce 	bl	800ca14 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800d078:	f001 f836 	bl	800e0e8 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 800d07c:	f000 fd30 	bl	800dae0 <MX_TIM7_Init>
  MX_TIM3_Init();
 800d080:	f000 fe7e 	bl	800dd80 <MX_TIM3_Init>
  MX_TIM4_Init();
 800d084:	f000 fee8 	bl	800de58 <MX_TIM4_Init>
  MX_TIM10_Init();
 800d088:	f000 ffb2 	bl	800dff0 <MX_TIM10_Init>
  MX_TIM2_Init();
 800d08c:	f000 fe28 	bl	800dce0 <MX_TIM2_Init>
  MX_TIM5_Init();
 800d090:	f000 ff4e 	bl	800df30 <MX_TIM5_Init>
  MX_ADC1_Init();
 800d094:	f7ff fb66 	bl	800c764 <MX_ADC1_Init>
  MX_I2C1_Init();
 800d098:	f7ff fec6 	bl	800ce28 <MX_I2C1_Init>
  MX_SPI2_Init();
 800d09c:	f000 fc16 	bl	800d8cc <MX_SPI2_Init>
  MX_SDIO_SD_Init();
 800d0a0:	f000 fb64 	bl	800d76c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800d0a4:	f7ff fe08 	bl	800ccb8 <MX_FATFS_Init>
  MX_LWIP_Init();
 800d0a8:	f7ff ff0a 	bl	800cec0 <MX_LWIP_Init>
  MX_CAN1_Init();
 800d0ac:	f7ff fc5e 	bl	800c96c <MX_CAN1_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	4611      	mov	r1, r2
 800d0b4:	2027      	movs	r0, #39	; 0x27
 800d0b6:	f7f4 fca3 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800d0ba:	2027      	movs	r0, #39	; 0x27
 800d0bc:	f7f4 fcd4 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	4611      	mov	r1, r2
 800d0c4:	2037      	movs	r0, #55	; 0x37
 800d0c6:	f7f4 fc9b 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800d0ca:	2037      	movs	r0, #55	; 0x37
 800d0cc:	f7f4 fccc 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	4611      	mov	r1, r2
 800d0d4:	2009      	movs	r0, #9
 800d0d6:	f7f4 fc93 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800d0da:	2009      	movs	r0, #9
 800d0dc:	f7f4 fcc4 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	4611      	mov	r1, r2
 800d0e4:	200a      	movs	r0, #10
 800d0e6:	f7f4 fc8b 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800d0ea:	200a      	movs	r0, #10
 800d0ec:	f7f4 fcbc 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	4611      	mov	r1, r2
 800d0f4:	2028      	movs	r0, #40	; 0x28
 800d0f6:	f7f4 fc83 	bl	8001a00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800d0fa:	2028      	movs	r0, #40	; 0x28
 800d0fc:	f7f4 fcb4 	bl	8001a68 <HAL_NVIC_EnableIRQ>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800d100:	2201      	movs	r2, #1
 800d102:	2140      	movs	r1, #64	; 0x40
 800d104:	486b      	ldr	r0, [pc, #428]	; (800d2b4 <main+0x250>)
 800d106:	f7f5 faa1 	bl	800264c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800d10a:	2201      	movs	r2, #1
 800d10c:	4611      	mov	r1, r2
 800d10e:	486a      	ldr	r0, [pc, #424]	; (800d2b8 <main+0x254>)
 800d110:	f7f5 fa9c 	bl	800264c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800d114:	2201      	movs	r2, #1
 800d116:	2120      	movs	r1, #32
 800d118:	4867      	ldr	r0, [pc, #412]	; (800d2b8 <main+0x254>)
 800d11a:	f7f5 fa97 	bl	800264c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 800d11e:	2201      	movs	r2, #1
 800d120:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d124:	4865      	ldr	r0, [pc, #404]	; (800d2bc <main+0x258>)
 800d126:	f7f5 fa91 	bl	800264c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800d12a:	2201      	movs	r2, #1
 800d12c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d130:	4862      	ldr	r0, [pc, #392]	; (800d2bc <main+0x258>)
 800d132:	f7f5 fa8b 	bl	800264c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800d136:	2201      	movs	r2, #1
 800d138:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800d13c:	485f      	ldr	r0, [pc, #380]	; (800d2bc <main+0x258>)
 800d13e:	f7f5 fa85 	bl	800264c <HAL_GPIO_WritePin>
	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 800d142:	2201      	movs	r2, #1
 800d144:	495e      	ldr	r1, [pc, #376]	; (800d2c0 <main+0x25c>)
 800d146:	485f      	ldr	r0, [pc, #380]	; (800d2c4 <main+0x260>)
 800d148:	f7f7 fc11 	bl	800496e <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800d14c:	485e      	ldr	r0, [pc, #376]	; (800d2c8 <main+0x264>)
 800d14e:	f7f6 ff53 	bl	8003ff8 <HAL_TIM_Base_Start_IT>
	CLCD_GPIO_Init();
 800d152:	f7fe ffc9 	bl	800c0e8 <CLCD_GPIO_Init>
	CLCD_Init();
 800d156:	f7ff f902 	bl	800c35e <CLCD_Init>
	CLCD_Puts(0, 0, "Welcome to");
 800d15a:	2100      	movs	r1, #0
 800d15c:	4608      	mov	r0, r1
 800d15e:	4a5b      	ldr	r2, [pc, #364]	; (800d2cc <main+0x268>)
 800d160:	f7ff f8f1 	bl	800c346 <CLCD_Puts>
	CLCD_Puts(0, 1, "M-HIVE");
 800d164:	4a5a      	ldr	r2, [pc, #360]	; (800d2d0 <main+0x26c>)
 800d166:	2101      	movs	r1, #1
 800d168:	2000      	movs	r0, #0
 800d16a:	f7ff f8ec 	bl	800c346 <CLCD_Puts>
	CLCD_Clear();
 800d16e:	f7ff f917 	bl	800c3a0 <CLCD_Clear>
	_7SEG_GPIO_Init();
 800d172:	f7fe ff03 	bl	800bf7c <_7SEG_GPIO_Init>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800d176:	2100      	movs	r1, #0
 800d178:	4856      	ldr	r0, [pc, #344]	; (800d2d4 <main+0x270>)
 800d17a:	f7f7 f9df 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800d17e:	2104      	movs	r1, #4
 800d180:	4854      	ldr	r0, [pc, #336]	; (800d2d4 <main+0x270>)
 800d182:	f7f7 f9db 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800d186:	2108      	movs	r1, #8
 800d188:	4852      	ldr	r0, [pc, #328]	; (800d2d4 <main+0x270>)
 800d18a:	f7f7 f9d7 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800d18e:	2100      	movs	r1, #0
 800d190:	4851      	ldr	r0, [pc, #324]	; (800d2d8 <main+0x274>)
 800d192:	f7f7 f9d3 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800d196:	2104      	movs	r1, #4
 800d198:	484f      	ldr	r0, [pc, #316]	; (800d2d8 <main+0x274>)
 800d19a:	f7f7 f9cf 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800d19e:	2108      	movs	r1, #8
 800d1a0:	484d      	ldr	r0, [pc, #308]	; (800d2d8 <main+0x274>)
 800d1a2:	f7f7 f9cb 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 800d1a6:	2100      	movs	r1, #0
 800d1a8:	484c      	ldr	r0, [pc, #304]	; (800d2dc <main+0x278>)
 800d1aa:	f7f7 f9c7 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800d1ae:	2100      	movs	r1, #0
 800d1b0:	484b      	ldr	r0, [pc, #300]	; (800d2e0 <main+0x27c>)
 800d1b2:	f7f7 f9c3 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 800d1b6:	210c      	movs	r1, #12
 800d1b8:	4849      	ldr	r0, [pc, #292]	; (800d2e0 <main+0x27c>)
 800d1ba:	f7f7 f9bf 	bl	800453c <HAL_TIM_PWM_Start>
	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 800d1be:	a904      	add	r1, sp, #16
 800d1c0:	2204      	movs	r2, #4
 800d1c2:	4848      	ldr	r0, [pc, #288]	; (800d2e4 <main+0x280>)
 800d1c4:	f7f3 ff7c 	bl	80010c0 <HAL_ADC_Start_DMA>
	TIM10->CCR1 = 1500;
 800d1c8:	4b47      	ldr	r3, [pc, #284]	; (800d2e8 <main+0x284>)
 800d1ca:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800d1ce:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->CCR1 = 0;
 800d1d0:	f5a3 339c 	sub.w	r3, r3, #79872	; 0x13800
	TIM5->CCR4 = 5000;
 800d1d4:	f241 3288 	movw	r2, #5000	; 0x1388
	TIM5->CCR1 = 0;
 800d1d8:	2400      	movs	r4, #0
 800d1da:	635c      	str	r4, [r3, #52]	; 0x34
	TIM5->CCR4 = 5000;
 800d1dc:	641a      	str	r2, [r3, #64]	; 0x40
	VS1003_Init();
 800d1de:	f7ff f95d 	bl	800c49c <VS1003_Init>
	VS1003_SoftReset();
 800d1e2:	f7ff fa53 	bl	800c68c <VS1003_SoftReset>
	  udp_echoserver_init();
 800d1e6:	f000 ff69 	bl	800e0bc <udp_echoserver_init>
	HAL_Delay(3);
 800d1ea:	2003      	movs	r0, #3
 800d1ec:	f7f3 feb0 	bl	8000f50 <HAL_Delay>
	for(int i = 0;i<10;i++) eeprom[i] = 0x00;
 800d1f0:	4623      	mov	r3, r4
 800d1f2:	461a      	mov	r2, r3
 800d1f4:	ac06      	add	r4, sp, #24
 800d1f6:	551a      	strb	r2, [r3, r4]
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	2b0a      	cmp	r3, #10
 800d1fc:	d1fb      	bne.n	800d1f6 <main+0x192>
	HAL_I2C_Mem_Read(&hi2c1, 0xA0, 0x00, I2C_MEMADD_SIZE_8BIT, &eeprom[0], 10, 10);
 800d1fe:	9302      	str	r3, [sp, #8]
 800d200:	9301      	str	r3, [sp, #4]
 800d202:	2200      	movs	r2, #0
 800d204:	2301      	movs	r3, #1
 800d206:	21a0      	movs	r1, #160	; 0xa0
 800d208:	9400      	str	r4, [sp, #0]
 800d20a:	4838      	ldr	r0, [pc, #224]	; (800d2ec <main+0x288>)
	if((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 800d20c:	4d38      	ldr	r5, [pc, #224]	; (800d2f0 <main+0x28c>)
	HAL_I2C_Mem_Read(&hi2c1, 0xA0, 0x00, I2C_MEMADD_SIZE_8BIT, &eeprom[0], 10, 10);
 800d20e:	f7f5 fbef 	bl	80029f0 <HAL_I2C_Mem_Read>
	sprintf(str, "%02x %02x %02x %02x %02x", eeprom[0], eeprom[1], eeprom[2], eeprom[3], eeprom[4]);
 800d212:	7921      	ldrb	r1, [r4, #4]
 800d214:	7863      	ldrb	r3, [r4, #1]
 800d216:	7822      	ldrb	r2, [r4, #0]
 800d218:	9102      	str	r1, [sp, #8]
 800d21a:	78e1      	ldrb	r1, [r4, #3]
 800d21c:	9101      	str	r1, [sp, #4]
 800d21e:	78a1      	ldrb	r1, [r4, #2]
 800d220:	9100      	str	r1, [sp, #0]
 800d222:	a809      	add	r0, sp, #36	; 0x24
 800d224:	4933      	ldr	r1, [pc, #204]	; (800d2f4 <main+0x290>)
 800d226:	f001 fc9d 	bl	800eb64 <siprintf>
	CLCD_Puts(0, 0, str);
 800d22a:	2100      	movs	r1, #0
 800d22c:	4608      	mov	r0, r1
 800d22e:	aa09      	add	r2, sp, #36	; 0x24
 800d230:	f7ff f889 	bl	800c346 <CLCD_Puts>
	sprintf(str, "%02x %02x %02x %02x %02x", eeprom[5], eeprom[6], eeprom[7], eeprom[8], eeprom[9]);
 800d234:	7a61      	ldrb	r1, [r4, #9]
 800d236:	79a3      	ldrb	r3, [r4, #6]
 800d238:	7962      	ldrb	r2, [r4, #5]
 800d23a:	9102      	str	r1, [sp, #8]
 800d23c:	7a21      	ldrb	r1, [r4, #8]
 800d23e:	9101      	str	r1, [sp, #4]
 800d240:	79e1      	ldrb	r1, [r4, #7]
 800d242:	9100      	str	r1, [sp, #0]
 800d244:	a809      	add	r0, sp, #36	; 0x24
 800d246:	492b      	ldr	r1, [pc, #172]	; (800d2f4 <main+0x290>)
 800d248:	f001 fc8c 	bl	800eb64 <siprintf>
	CLCD_Puts(0, 1, str);
 800d24c:	aa09      	add	r2, sp, #36	; 0x24
 800d24e:	2101      	movs	r1, #1
 800d250:	2000      	movs	r0, #0
 800d252:	f7ff f878 	bl	800c346 <CLCD_Puts>
	if((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 800d256:	2201      	movs	r2, #1
 800d258:	4927      	ldr	r1, [pc, #156]	; (800d2f8 <main+0x294>)
 800d25a:	4828      	ldr	r0, [pc, #160]	; (800d2fc <main+0x298>)
 800d25c:	f7f9 f920 	bl	80064a0 <f_mount>
 800d260:	7028      	strb	r0, [r5, #0]
		sprintf(str, "f_mount OK %d", retSD); //ff.h .
 800d262:	4602      	mov	r2, r0
	if((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 800d264:	bb20      	cbnz	r0, 800d2b0 <main+0x24c>
		sprintf(str, "f_mount OK %d", retSD); //ff.h .
 800d266:	4926      	ldr	r1, [pc, #152]	; (800d300 <main+0x29c>)
		sprintf(str, "f_mount failed %d", retSD); //ff.h .
 800d268:	a809      	add	r0, sp, #36	; 0x24
 800d26a:	f001 fc7b 	bl	800eb64 <siprintf>
		CLCD_Puts(0, 0, str);
 800d26e:	2100      	movs	r1, #0
 800d270:	4608      	mov	r0, r1
 800d272:	aa09      	add	r2, sp, #36	; 0x24
 800d274:	f7ff f867 	bl	800c346 <CLCD_Puts>
	if((retSD = f_opendir(&dir, "0:/")) == FR_OK) // (0:/)   dir   
 800d278:	4922      	ldr	r1, [pc, #136]	; (800d304 <main+0x2a0>)
 800d27a:	a813      	add	r0, sp, #76	; 0x4c
 800d27c:	f7f9 fa56 	bl	800672c <f_opendir>
 800d280:	4601      	mov	r1, r0
 800d282:	7028      	strb	r0, [r5, #0]
 800d284:	2800      	cmp	r0, #0
 800d286:	f040 8120 	bne.w	800d4ca <main+0x466>
			printf("%s\t0x%x\n", filinfo.fname, filinfo.fattrib);
 800d28a:	4f1f      	ldr	r7, [pc, #124]	; (800d308 <main+0x2a4>)
 800d28c:	4604      	mov	r4, r0
			retSD = f_readdir(&dir, &filinfo); //    .     .
 800d28e:	a920      	add	r1, sp, #128	; 0x80
 800d290:	a813      	add	r0, sp, #76	; 0x4c
 800d292:	f7f9 fa8f 	bl	80067b4 <f_readdir>
			if(dir.sect == 0) break; //    
 800d296:	9b1a      	ldr	r3, [sp, #104]	; 0x68
			retSD = f_readdir(&dir, &filinfo); //    .     .
 800d298:	7028      	strb	r0, [r5, #0]
 800d29a:	1c66      	adds	r6, r4, #1
			if(dir.sect == 0) break; //    
 800d29c:	b3c3      	cbz	r3, 800d310 <main+0x2ac>
			printf("%s\t0x%x\n", filinfo.fname, filinfo.fattrib);
 800d29e:	f89d 2088 	ldrb.w	r2, [sp, #136]	; 0x88
 800d2a2:	f10d 0196 	add.w	r1, sp, #150	; 0x96
 800d2a6:	4638      	mov	r0, r7
 800d2a8:	f001 fc44 	bl	800eb34 <iprintf>
			retSD = f_readdir(&dir, &filinfo); //    .     .
 800d2ac:	4634      	mov	r4, r6
 800d2ae:	e7ee      	b.n	800d28e <main+0x22a>
		sprintf(str, "f_mount failed %d", retSD); //ff.h .
 800d2b0:	4916      	ldr	r1, [pc, #88]	; (800d30c <main+0x2a8>)
 800d2b2:	e7d9      	b.n	800d268 <main+0x204>
 800d2b4:	40020800 	.word	0x40020800
 800d2b8:	40020400 	.word	0x40020400
 800d2bc:	40020c00 	.word	0x40020c00
 800d2c0:	20007298 	.word	0x20007298
 800d2c4:	2000754c 	.word	0x2000754c
 800d2c8:	2000750c 	.word	0x2000750c
 800d2cc:	080125e7 	.word	0x080125e7
 800d2d0:	080125f2 	.word	0x080125f2
 800d2d4:	20007494 	.word	0x20007494
 800d2d8:	200073e0 	.word	0x200073e0
 800d2dc:	2000741c 	.word	0x2000741c
 800d2e0:	20007458 	.word	0x20007458
 800d2e4:	20003b68 	.word	0x20003b68
 800d2e8:	40014400 	.word	0x40014400
 800d2ec:	200071fc 	.word	0x200071fc
 800d2f0:	20006d90 	.word	0x20006d90
 800d2f4:	080125f9 	.word	0x080125f9
 800d2f8:	20006d91 	.word	0x20006d91
 800d2fc:	20006fc8 	.word	0x20006fc8
 800d300:	08012612 	.word	0x08012612
 800d304:	08012632 	.word	0x08012632
 800d308:	08012636 	.word	0x08012636
 800d30c:	08012620 	.word	0x08012620
		printf("\nTotal %d file(s)..\n\n", filecnt);
 800d310:	4873      	ldr	r0, [pc, #460]	; (800d4e0 <main+0x47c>)
 800d312:	b2a1      	uxth	r1, r4
		printf("The file/directory object is invalid! %d\n", retSD);
 800d314:	f001 fc0e 	bl	800eb34 <iprintf>
	unsigned char filename[20] = "0:/1.mp3";
 800d318:	4a72      	ldr	r2, [pc, #456]	; (800d4e4 <main+0x480>)
 800d31a:	6810      	ldr	r0, [r2, #0]
 800d31c:	6851      	ldr	r1, [r2, #4]
 800d31e:	7a12      	ldrb	r2, [r2, #8]
 800d320:	ab0e      	add	r3, sp, #56	; 0x38
 800d322:	c303      	stmia	r3!, {r0, r1}
 800d324:	2400      	movs	r4, #0
 800d326:	701a      	strb	r2, [r3, #0]
	if((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 800d328:	a90e      	add	r1, sp, #56	; 0x38
 800d32a:	2201      	movs	r2, #1
 800d32c:	486e      	ldr	r0, [pc, #440]	; (800d4e8 <main+0x484>)
	unsigned char filename[20] = "0:/1.mp3";
 800d32e:	f8cd 4045 	str.w	r4, [sp, #69]	; 0x45
 800d332:	f8cd 4041 	str.w	r4, [sp, #65]	; 0x41
 800d336:	9412      	str	r4, [sp, #72]	; 0x48
	if((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 800d338:	f7f9 f8e6 	bl	8006508 <f_open>
 800d33c:	4606      	mov	r6, r0
 800d33e:	7028      	strb	r0, [r5, #0]
 800d340:	2800      	cmp	r0, #0
 800d342:	f040 80c4 	bne.w	800d4ce <main+0x46a>
		CLCD_Clear();
 800d346:	f7ff f82b 	bl	800c3a0 <CLCD_Clear>
		sprintf(str, "%s opened", filename);
 800d34a:	aa0e      	add	r2, sp, #56	; 0x38
 800d34c:	4967      	ldr	r1, [pc, #412]	; (800d4ec <main+0x488>)
 800d34e:	a809      	add	r0, sp, #36	; 0x24
 800d350:	f001 fc08 	bl	800eb64 <siprintf>
		CLCD_Puts(0, 0, str);
 800d354:	aa09      	add	r2, sp, #36	; 0x24
 800d356:	4631      	mov	r1, r6
		CLCD_Puts(0, 0, str);
 800d358:	4608      	mov	r0, r1
 800d35a:	f7fe fff4 	bl	800c346 <CLCD_Puts>
	canFilter1.FilterMaskIdHigh = 0x7F3 << 5;
 800d35e:	4964      	ldr	r1, [pc, #400]	; (800d4f0 <main+0x48c>)
	HAL_CAN_ConfigFilter(&hcan1, &canFilter1);
 800d360:	4864      	ldr	r0, [pc, #400]	; (800d4f4 <main+0x490>)
	  if(can1_rx0_flag)
 800d362:	4c65      	ldr	r4, [pc, #404]	; (800d4f8 <main+0x494>)
		  sprintf(str, "Rx ID:   0x%3X", canRxHeader.StdId);
 800d364:	4d65      	ldr	r5, [pc, #404]	; (800d4fc <main+0x498>)
	canFilter1.FilterIdHigh = 0x106 << 5;
 800d366:	f44f 5303 	mov.w	r3, #8384	; 0x20c0
 800d36a:	600b      	str	r3, [r1, #0]
	canFilter1.FilterIdLow = 0x106 << 5;
 800d36c:	604b      	str	r3, [r1, #4]
	canFilter1.FilterMode = CAN_FILTERMODE_IDMASK;
 800d36e:	2300      	movs	r3, #0
	canFilter1.FilterMaskIdHigh = 0x7F3 << 5;
 800d370:	f64f 6260 	movw	r2, #65120	; 0xfe60
	canFilter1.FilterMode = CAN_FILTERMODE_IDMASK;
 800d374:	618b      	str	r3, [r1, #24]
	canFilter1.FilterScale = CAN_FILTERSCALE_16BIT;
 800d376:	61cb      	str	r3, [r1, #28]
	canFilter1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800d378:	610b      	str	r3, [r1, #16]
	canFilter1.FilterBank = 0;
 800d37a:	614b      	str	r3, [r1, #20]
	canFilter1.FilterActivation = ENABLE;
 800d37c:	2301      	movs	r3, #1
	canFilter1.FilterMaskIdHigh = 0x7F3 << 5;
 800d37e:	608a      	str	r2, [r1, #8]
	canFilter1.FilterMaskIdLow = 0x7F3 << 5;
 800d380:	60ca      	str	r2, [r1, #12]
	canFilter1.FilterActivation = ENABLE;
 800d382:	620b      	str	r3, [r1, #32]
	HAL_CAN_ConfigFilter(&hcan1, &canFilter1);
 800d384:	f7f4 f872 	bl	800146c <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800d388:	2102      	movs	r1, #2
 800d38a:	485a      	ldr	r0, [pc, #360]	; (800d4f4 <main+0x490>)
 800d38c:	f7f4 fa07 	bl	800179e <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 800d390:	4858      	ldr	r0, [pc, #352]	; (800d4f4 <main+0x490>)
 800d392:	f7f4 f8f5 	bl	8001580 <HAL_CAN_Start>
		  sprintf(str, "Rx ID:   0x%3X", canRxHeader.StdId);
 800d396:	4e5a      	ldr	r6, [pc, #360]	; (800d500 <main+0x49c>)
	  if(can1_rx0_flag)
 800d398:	7823      	ldrb	r3, [r4, #0]
 800d39a:	b1c3      	cbz	r3, 800d3ce <main+0x36a>
		  can1_rx0_flag = 0;
 800d39c:	2700      	movs	r7, #0
 800d39e:	7027      	strb	r7, [r4, #0]
		  CLCD_Clear();
 800d3a0:	f7fe fffe 	bl	800c3a0 <CLCD_Clear>
		  sprintf(str, "Rx ID:   0x%3X", canRxHeader.StdId);
 800d3a4:	682a      	ldr	r2, [r5, #0]
 800d3a6:	4631      	mov	r1, r6
 800d3a8:	a809      	add	r0, sp, #36	; 0x24
 800d3aa:	f001 fbdb 	bl	800eb64 <siprintf>
		  CLCD_Puts(0, 0, str);
 800d3ae:	aa09      	add	r2, sp, #36	; 0x24
 800d3b0:	4639      	mov	r1, r7
 800d3b2:	4638      	mov	r0, r7
 800d3b4:	f7fe ffc7 	bl	800c346 <CLCD_Puts>
		  sprintf(str, "Rx Data: 0x%2X", can1Rx0Data[0]);
 800d3b8:	4b52      	ldr	r3, [pc, #328]	; (800d504 <main+0x4a0>)
 800d3ba:	4953      	ldr	r1, [pc, #332]	; (800d508 <main+0x4a4>)
 800d3bc:	781a      	ldrb	r2, [r3, #0]
 800d3be:	a809      	add	r0, sp, #36	; 0x24
 800d3c0:	f001 fbd0 	bl	800eb64 <siprintf>
		  CLCD_Puts(0, 1, str);
 800d3c4:	aa09      	add	r2, sp, #36	; 0x24
 800d3c6:	2101      	movs	r1, #1
 800d3c8:	4638      	mov	r0, r7
 800d3ca:	f7fe ffbc 	bl	800c346 <CLCD_Puts>
	  if(SW1_flag)
 800d3ce:	4b4f      	ldr	r3, [pc, #316]	; (800d50c <main+0x4a8>)
 800d3d0:	781a      	ldrb	r2, [r3, #0]
 800d3d2:	b1da      	cbz	r2, 800d40c <main+0x3a8>
		  SW1_flag = 0;
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	701a      	strb	r2, [r3, #0]
		  canTxHeader.StdId = 0x102;
 800d3d8:	4b4d      	ldr	r3, [pc, #308]	; (800d510 <main+0x4ac>)
 800d3da:	f44f 7181 	mov.w	r1, #258	; 0x102
		  canTxHeader.RTR = CAN_RTR_DATA;
 800d3de:	60da      	str	r2, [r3, #12]
		  canTxHeader.IDE = CAN_ID_STD;
 800d3e0:	609a      	str	r2, [r3, #8]
		  canTxHeader.DLC = 8;
 800d3e2:	2208      	movs	r2, #8
		  canTxHeader.StdId = 0x102;
 800d3e4:	6019      	str	r1, [r3, #0]
		  canTxHeader.DLC = 8;
 800d3e6:	611a      	str	r2, [r3, #16]
 800d3e8:	4b4a      	ldr	r3, [pc, #296]	; (800d514 <main+0x4b0>)
 800d3ea:	1899      	adds	r1, r3, r2
		  for(int i=0;i<8;i++) can1Tx0Data[i]++;
 800d3ec:	785a      	ldrb	r2, [r3, #1]
 800d3ee:	3201      	adds	r2, #1
 800d3f0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3f4:	428b      	cmp	r3, r1
 800d3f6:	d1f9      	bne.n	800d3ec <main+0x388>
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d3f8:	483e      	ldr	r0, [pc, #248]	; (800d4f4 <main+0x490>)
 800d3fa:	f7f4 f93b 	bl	8001674 <HAL_CAN_GetTxMailboxesFreeLevel>
 800d3fe:	4b46      	ldr	r3, [pc, #280]	; (800d518 <main+0x4b4>)
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d400:	4a46      	ldr	r2, [pc, #280]	; (800d51c <main+0x4b8>)
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d402:	6018      	str	r0, [r3, #0]
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d404:	4942      	ldr	r1, [pc, #264]	; (800d510 <main+0x4ac>)
 800d406:	483b      	ldr	r0, [pc, #236]	; (800d4f4 <main+0x490>)
 800d408:	f7f4 f8e5 	bl	80015d6 <HAL_CAN_AddTxMessage>
	  if(SW2_flag)
 800d40c:	4b44      	ldr	r3, [pc, #272]	; (800d520 <main+0x4bc>)
 800d40e:	781a      	ldrb	r2, [r3, #0]
 800d410:	b1da      	cbz	r2, 800d44a <main+0x3e6>
		  SW2_flag = 0;
 800d412:	2200      	movs	r2, #0
 800d414:	701a      	strb	r2, [r3, #0]
		  canTxHeader.StdId = 0x106;
 800d416:	4b3e      	ldr	r3, [pc, #248]	; (800d510 <main+0x4ac>)
 800d418:	f44f 7183 	mov.w	r1, #262	; 0x106
		  canTxHeader.RTR = CAN_RTR_DATA;
 800d41c:	60da      	str	r2, [r3, #12]
		  canTxHeader.IDE = CAN_ID_STD;
 800d41e:	609a      	str	r2, [r3, #8]
		  canTxHeader.DLC = 8;
 800d420:	2208      	movs	r2, #8
		  canTxHeader.StdId = 0x106;
 800d422:	6019      	str	r1, [r3, #0]
		  canTxHeader.DLC = 8;
 800d424:	611a      	str	r2, [r3, #16]
 800d426:	4b3b      	ldr	r3, [pc, #236]	; (800d514 <main+0x4b0>)
 800d428:	1899      	adds	r1, r3, r2
		  for(int i=0;i<8;i++) can1Tx0Data[i]++;
 800d42a:	785a      	ldrb	r2, [r3, #1]
 800d42c:	3201      	adds	r2, #1
 800d42e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d432:	428b      	cmp	r3, r1
 800d434:	d1f9      	bne.n	800d42a <main+0x3c6>
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d436:	482f      	ldr	r0, [pc, #188]	; (800d4f4 <main+0x490>)
 800d438:	f7f4 f91c 	bl	8001674 <HAL_CAN_GetTxMailboxesFreeLevel>
 800d43c:	4b36      	ldr	r3, [pc, #216]	; (800d518 <main+0x4b4>)
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d43e:	4a37      	ldr	r2, [pc, #220]	; (800d51c <main+0x4b8>)
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d440:	6018      	str	r0, [r3, #0]
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d442:	4933      	ldr	r1, [pc, #204]	; (800d510 <main+0x4ac>)
 800d444:	482b      	ldr	r0, [pc, #172]	; (800d4f4 <main+0x490>)
 800d446:	f7f4 f8c6 	bl	80015d6 <HAL_CAN_AddTxMessage>
	  if(SW3_flag)
 800d44a:	4b36      	ldr	r3, [pc, #216]	; (800d524 <main+0x4c0>)
 800d44c:	781a      	ldrb	r2, [r3, #0]
 800d44e:	b1da      	cbz	r2, 800d488 <main+0x424>
		  SW3_flag = 0;
 800d450:	2200      	movs	r2, #0
 800d452:	701a      	strb	r2, [r3, #0]
		  canTxHeader.StdId = 0x10A;
 800d454:	4b2e      	ldr	r3, [pc, #184]	; (800d510 <main+0x4ac>)
 800d456:	f44f 7185 	mov.w	r1, #266	; 0x10a
		  canTxHeader.RTR = CAN_RTR_DATA;
 800d45a:	60da      	str	r2, [r3, #12]
		  canTxHeader.IDE = CAN_ID_STD;
 800d45c:	609a      	str	r2, [r3, #8]
		  canTxHeader.DLC = 8;
 800d45e:	2208      	movs	r2, #8
		  canTxHeader.StdId = 0x10A;
 800d460:	6019      	str	r1, [r3, #0]
		  canTxHeader.DLC = 8;
 800d462:	611a      	str	r2, [r3, #16]
 800d464:	4b2b      	ldr	r3, [pc, #172]	; (800d514 <main+0x4b0>)
 800d466:	1899      	adds	r1, r3, r2
		  for(int i=0;i<8;i++) can1Tx0Data[i]++;
 800d468:	785a      	ldrb	r2, [r3, #1]
 800d46a:	3201      	adds	r2, #1
 800d46c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d470:	428b      	cmp	r3, r1
 800d472:	d1f9      	bne.n	800d468 <main+0x404>
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d474:	481f      	ldr	r0, [pc, #124]	; (800d4f4 <main+0x490>)
 800d476:	f7f4 f8fd 	bl	8001674 <HAL_CAN_GetTxMailboxesFreeLevel>
 800d47a:	4b27      	ldr	r3, [pc, #156]	; (800d518 <main+0x4b4>)
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d47c:	4a27      	ldr	r2, [pc, #156]	; (800d51c <main+0x4b8>)
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d47e:	6018      	str	r0, [r3, #0]
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d480:	4923      	ldr	r1, [pc, #140]	; (800d510 <main+0x4ac>)
 800d482:	481c      	ldr	r0, [pc, #112]	; (800d4f4 <main+0x490>)
 800d484:	f7f4 f8a7 	bl	80015d6 <HAL_CAN_AddTxMessage>
	  if(SW4_flag)
 800d488:	4b27      	ldr	r3, [pc, #156]	; (800d528 <main+0x4c4>)
 800d48a:	781a      	ldrb	r2, [r3, #0]
 800d48c:	2a00      	cmp	r2, #0
 800d48e:	d083      	beq.n	800d398 <main+0x334>
		  SW4_flag = 0;
 800d490:	2200      	movs	r2, #0
 800d492:	701a      	strb	r2, [r3, #0]
		  canTxHeader.StdId = 0x10E;
 800d494:	4b1e      	ldr	r3, [pc, #120]	; (800d510 <main+0x4ac>)
 800d496:	f44f 7187 	mov.w	r1, #270	; 0x10e
		  canTxHeader.RTR = CAN_RTR_DATA;
 800d49a:	60da      	str	r2, [r3, #12]
		  canTxHeader.IDE = CAN_ID_STD;
 800d49c:	609a      	str	r2, [r3, #8]
		  canTxHeader.DLC = 8;
 800d49e:	2208      	movs	r2, #8
		  canTxHeader.StdId = 0x10E;
 800d4a0:	6019      	str	r1, [r3, #0]
		  canTxHeader.DLC = 8;
 800d4a2:	611a      	str	r2, [r3, #16]
 800d4a4:	4b1b      	ldr	r3, [pc, #108]	; (800d514 <main+0x4b0>)
 800d4a6:	1899      	adds	r1, r3, r2
		  for(int i=0;i<8;i++) can1Tx0Data[i]++;
 800d4a8:	785a      	ldrb	r2, [r3, #1]
 800d4aa:	3201      	adds	r2, #1
 800d4ac:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d4b0:	4299      	cmp	r1, r3
 800d4b2:	d1f9      	bne.n	800d4a8 <main+0x444>
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d4b4:	480f      	ldr	r0, [pc, #60]	; (800d4f4 <main+0x490>)
 800d4b6:	f7f4 f8dd 	bl	8001674 <HAL_CAN_GetTxMailboxesFreeLevel>
 800d4ba:	4b17      	ldr	r3, [pc, #92]	; (800d518 <main+0x4b4>)
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d4bc:	4a17      	ldr	r2, [pc, #92]	; (800d51c <main+0x4b8>)
		  TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 800d4be:	6018      	str	r0, [r3, #0]
		  HAL_CAN_AddTxMessage(&hcan1, &canTxHeader, &can1Tx0Data[0], &TxMailBox);
 800d4c0:	4913      	ldr	r1, [pc, #76]	; (800d510 <main+0x4ac>)
 800d4c2:	480c      	ldr	r0, [pc, #48]	; (800d4f4 <main+0x490>)
 800d4c4:	f7f4 f887 	bl	80015d6 <HAL_CAN_AddTxMessage>
 800d4c8:	e765      	b.n	800d396 <main+0x332>
		printf("The file/directory object is invalid! %d\n", retSD);
 800d4ca:	4818      	ldr	r0, [pc, #96]	; (800d52c <main+0x4c8>)
 800d4cc:	e722      	b.n	800d314 <main+0x2b0>
		sprintf(str, "open error %d\n", retSD);
 800d4ce:	4602      	mov	r2, r0
 800d4d0:	4917      	ldr	r1, [pc, #92]	; (800d530 <main+0x4cc>)
 800d4d2:	a809      	add	r0, sp, #36	; 0x24
 800d4d4:	f001 fb46 	bl	800eb64 <siprintf>
		CLCD_Puts(0, 0, str);
 800d4d8:	aa09      	add	r2, sp, #36	; 0x24
 800d4da:	4621      	mov	r1, r4
 800d4dc:	e73c      	b.n	800d358 <main+0x2f4>
 800d4de:	bf00      	nop
 800d4e0:	0801263f 	.word	0x0801263f
 800d4e4:	08010cd8 	.word	0x08010cd8
 800d4e8:	20006d98 	.word	0x20006d98
 800d4ec:	0801267f 	.word	0x0801267f
 800d4f0:	20003c2c 	.word	0x20003c2c
 800d4f4:	20003c80 	.word	0x20003c80
 800d4f8:	200005b0 	.word	0x200005b0
 800d4fc:	20003c5c 	.word	0x20003c5c
 800d500:	08012698 	.word	0x08012698
 800d504:	20003c54 	.word	0x20003c54
 800d508:	080126a7 	.word	0x080126a7
 800d50c:	200005ac 	.word	0x200005ac
 800d510:	20003c10 	.word	0x20003c10
 800d514:	20003c77 	.word	0x20003c77
 800d518:	20003c28 	.word	0x20003c28
 800d51c:	20003c78 	.word	0x20003c78
 800d520:	200005ad 	.word	0x200005ad
 800d524:	200005ae 	.word	0x200005ae
 800d528:	200005af 	.word	0x200005af
 800d52c:	08012655 	.word	0x08012655
 800d530:	08012689 	.word	0x08012689

0800d534 <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance == USART3)
 800d534:	6802      	ldr	r2, [r0, #0]
 800d536:	4b09      	ldr	r3, [pc, #36]	; (800d55c <HAL_UART_RxCpltCallback+0x28>)
 800d538:	429a      	cmp	r2, r3
{
 800d53a:	b510      	push	{r4, lr}
	if(huart->Instance == USART3)
 800d53c:	d10c      	bne.n	800d558 <HAL_UART_RxCpltCallback+0x24>
	{
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 800d53e:	2201      	movs	r2, #1
 800d540:	4907      	ldr	r1, [pc, #28]	; (800d560 <HAL_UART_RxCpltCallback+0x2c>)
 800d542:	4808      	ldr	r0, [pc, #32]	; (800d564 <HAL_UART_RxCpltCallback+0x30>)
 800d544:	f7f7 fa13 	bl	800496e <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 800d548:	230a      	movs	r3, #10
 800d54a:	2201      	movs	r2, #1
 800d54c:	4904      	ldr	r1, [pc, #16]	; (800d560 <HAL_UART_RxCpltCallback+0x2c>)
 800d54e:	4805      	ldr	r0, [pc, #20]	; (800d564 <HAL_UART_RxCpltCallback+0x30>)
	}
}
 800d550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 800d554:	f7f7 b9ae 	b.w	80048b4 <HAL_UART_Transmit>
 800d558:	bd10      	pop	{r4, pc}
 800d55a:	bf00      	nop
 800d55c:	40004800 	.word	0x40004800
 800d560:	20007298 	.word	0x20007298
 800d564:	2000754c 	.word	0x2000754c

0800d568 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	static unsigned short cnt = 0;
	if(htim->Instance == TIM7)
 800d568:	6802      	ldr	r2, [r0, #0]
 800d56a:	4b06      	ldr	r3, [pc, #24]	; (800d584 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800d56c:	429a      	cmp	r2, r3
 800d56e:	d108      	bne.n	800d582 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047);
		cnt++;
 800d570:	4a05      	ldr	r2, [pc, #20]	; (800d588 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800d572:	8813      	ldrh	r3, [r2, #0]
 800d574:	3301      	adds	r3, #1
 800d576:	b29b      	uxth	r3, r3
		if(cnt > 999) cnt = 0;
 800d578:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d57c:	bf28      	it	cs
 800d57e:	2300      	movcs	r3, #0
 800d580:	8013      	strh	r3, [r2, #0]
 800d582:	4770      	bx	lr
 800d584:	40001400 	.word	0x40001400
 800d588:	200005b2 	.word	0x200005b2

0800d58c <HAL_GPIO_EXTI_Callback>:
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == GPIO_PIN_3)
 800d58c:	2808      	cmp	r0, #8
 800d58e:	d103      	bne.n	800d598 <HAL_GPIO_EXTI_Callback+0xc>
	{
		SW1_flag = 1;
 800d590:	4b0a      	ldr	r3, [pc, #40]	; (800d5bc <HAL_GPIO_EXTI_Callback+0x30>)
 800d592:	2201      	movs	r2, #1
		SW3_flag = 1;
	}

	if(GPIO_Pin == GPIO_PIN_10)
	{
		SW4_flag = 1;
 800d594:	701a      	strb	r2, [r3, #0]
 800d596:	4770      	bx	lr
	if(GPIO_Pin == GPIO_PIN_15)
 800d598:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d59c:	d102      	bne.n	800d5a4 <HAL_GPIO_EXTI_Callback+0x18>
		SW2_flag = 1;
 800d59e:	2201      	movs	r2, #1
 800d5a0:	4b07      	ldr	r3, [pc, #28]	; (800d5c0 <HAL_GPIO_EXTI_Callback+0x34>)
 800d5a2:	e7f7      	b.n	800d594 <HAL_GPIO_EXTI_Callback+0x8>
	if(GPIO_Pin == GPIO_PIN_4)
 800d5a4:	2810      	cmp	r0, #16
 800d5a6:	d102      	bne.n	800d5ae <HAL_GPIO_EXTI_Callback+0x22>
		SW3_flag = 1;
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	4b06      	ldr	r3, [pc, #24]	; (800d5c4 <HAL_GPIO_EXTI_Callback+0x38>)
 800d5ac:	e7f2      	b.n	800d594 <HAL_GPIO_EXTI_Callback+0x8>
	if(GPIO_Pin == GPIO_PIN_10)
 800d5ae:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800d5b2:	d1f0      	bne.n	800d596 <HAL_GPIO_EXTI_Callback+0xa>
		SW4_flag = 1;
 800d5b4:	2201      	movs	r2, #1
 800d5b6:	4b04      	ldr	r3, [pc, #16]	; (800d5c8 <HAL_GPIO_EXTI_Callback+0x3c>)
 800d5b8:	e7ec      	b.n	800d594 <HAL_GPIO_EXTI_Callback+0x8>
 800d5ba:	bf00      	nop
 800d5bc:	200005ac 	.word	0x200005ac
 800d5c0:	200005ad 	.word	0x200005ad
 800d5c4:	200005ae 	.word	0x200005ae
 800d5c8:	200005af 	.word	0x200005af

0800d5cc <HAL_CAN_RxFifo0MsgPendingCallback>:
	}
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800d5cc:	b508      	push	{r3, lr}
	if(hcan->Instance == CAN1)
 800d5ce:	6802      	ldr	r2, [r0, #0]
 800d5d0:	4b06      	ldr	r3, [pc, #24]	; (800d5ec <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 800d5d2:	429a      	cmp	r2, r3
 800d5d4:	d108      	bne.n	800d5e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &canRxHeader, &can1Rx0Data[0]);
 800d5d6:	4b06      	ldr	r3, [pc, #24]	; (800d5f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 800d5d8:	4a06      	ldr	r2, [pc, #24]	; (800d5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 800d5da:	4807      	ldr	r0, [pc, #28]	; (800d5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800d5dc:	2100      	movs	r1, #0
 800d5de:	f7f4 f860 	bl	80016a2 <HAL_CAN_GetRxMessage>
		can1_rx0_flag = 1;
 800d5e2:	4b06      	ldr	r3, [pc, #24]	; (800d5fc <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	701a      	strb	r2, [r3, #0]
 800d5e8:	bd08      	pop	{r3, pc}
 800d5ea:	bf00      	nop
 800d5ec:	40006400 	.word	0x40006400
 800d5f0:	20003c54 	.word	0x20003c54
 800d5f4:	20003c5c 	.word	0x20003c5c
 800d5f8:	20003c80 	.word	0x20003c80
 800d5fc:	200005b0 	.word	0x200005b0

0800d600 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800d600:	e7fe      	b.n	800d600 <_Error_Handler>
	...

0800d604 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 800d604:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 800d606:	4c06      	ldr	r4, [pc, #24]	; (800d620 <SD_CheckStatus.isra.0+0x1c>)
 800d608:	2301      	movs	r3, #1
 800d60a:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d60c:	f7ff f990 	bl	800c930 <BSP_SD_GetCardState>
 800d610:	4623      	mov	r3, r4
 800d612:	b918      	cbnz	r0, 800d61c <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 800d614:	7822      	ldrb	r2, [r4, #0]
 800d616:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800d61a:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 800d61c:	7818      	ldrb	r0, [r3, #0]
}
 800d61e:	bd10      	pop	{r4, pc}
 800d620:	2000000e 	.word	0x2000000e

0800d624 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d624:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800d626:	4c05      	ldr	r4, [pc, #20]	; (800d63c <SD_initialize+0x18>)
 800d628:	2301      	movs	r3, #1
 800d62a:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800d62c:	f7ff f94a 	bl	800c8c4 <BSP_SD_Init>
 800d630:	b910      	cbnz	r0, 800d638 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 800d632:	f7ff ffe7 	bl	800d604 <SD_CheckStatus.isra.0>
 800d636:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800d638:	7820      	ldrb	r0, [r4, #0]
}
 800d63a:	bd10      	pop	{r4, pc}
 800d63c:	2000000e 	.word	0x2000000e

0800d640 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 800d640:	f7ff bfe0 	b.w	800d604 <SD_CheckStatus.isra.0>

0800d644 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d644:	b570      	push	{r4, r5, r6, lr}
  DRESULT res = RES_ERROR;
  ReadStatus = 0;
 800d646:	4c16      	ldr	r4, [pc, #88]	; (800d6a0 <SD_read+0x5c>)
{
 800d648:	4608      	mov	r0, r1
 800d64a:	4611      	mov	r1, r2
  ReadStatus = 0;
 800d64c:	2200      	movs	r2, #0
 800d64e:	6022      	str	r2, [r4, #0]
  uint32_t timeout;
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800d650:	461a      	mov	r2, r3
 800d652:	f7ff f951 	bl	800c8f8 <BSP_SD_ReadBlocks_DMA>
 800d656:	b108      	cbz	r0, 800d65c <SD_read+0x18>
  DRESULT res = RES_ERROR;
 800d658:	2001      	movs	r0, #1
 800d65a:	bd70      	pop	{r4, r5, r6, pc}
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
    /* Wait that the reading process is completed or a timeout occurs */
    timeout = HAL_GetTick();
 800d65c:	f7f3 fc72 	bl	8000f44 <HAL_GetTick>
    while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d660:	f247 552f 	movw	r5, #29999	; 0x752f
    timeout = HAL_GetTick();
 800d664:	4606      	mov	r6, r0
    while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d666:	6823      	ldr	r3, [r4, #0]
 800d668:	b19b      	cbz	r3, 800d692 <SD_read+0x4e>
    {
    }
    /* incase of a timeout return error */
    if (ReadStatus == 0)
 800d66a:	6823      	ldr	r3, [r4, #0]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d0f3      	beq.n	800d658 <SD_read+0x14>
    {
      res = RES_ERROR;
    }
    else
    {
      ReadStatus = 0;
 800d670:	2300      	movs	r3, #0
 800d672:	6023      	str	r3, [r4, #0]
      timeout = HAL_GetTick();
 800d674:	f7f3 fc66 	bl	8000f44 <HAL_GetTick>

      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d678:	f247 542f 	movw	r4, #29999	; 0x752f
      timeout = HAL_GetTick();
 800d67c:	4605      	mov	r5, r0
      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d67e:	f7f3 fc61 	bl	8000f44 <HAL_GetTick>
 800d682:	1b40      	subs	r0, r0, r5
 800d684:	42a0      	cmp	r0, r4
 800d686:	d8e7      	bhi.n	800d658 <SD_read+0x14>
      {
        if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d688:	f7ff f952 	bl	800c930 <BSP_SD_GetCardState>
 800d68c:	2800      	cmp	r0, #0
 800d68e:	d1f6      	bne.n	800d67e <SD_read+0x3a>
      }
    }
  }

  return res;
}
 800d690:	bd70      	pop	{r4, r5, r6, pc}
    while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d692:	f7f3 fc57 	bl	8000f44 <HAL_GetTick>
 800d696:	1b80      	subs	r0, r0, r6
 800d698:	42a8      	cmp	r0, r5
 800d69a:	d9e4      	bls.n	800d666 <SD_read+0x22>
 800d69c:	e7e5      	b.n	800d66a <SD_read+0x26>
 800d69e:	bf00      	nop
 800d6a0:	200005b4 	.word	0x200005b4

0800d6a4 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d6a4:	b570      	push	{r4, r5, r6, lr}
  DRESULT res = RES_ERROR;
  WriteStatus = 0;
 800d6a6:	4c16      	ldr	r4, [pc, #88]	; (800d700 <SD_write+0x5c>)
{
 800d6a8:	4608      	mov	r0, r1
 800d6aa:	4611      	mov	r1, r2
  WriteStatus = 0;
 800d6ac:	2200      	movs	r2, #0
 800d6ae:	6022      	str	r2, [r4, #0]
   */
  alignedAddr = (uint32_t)buff &  ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	f7ff f92f 	bl	800c914 <BSP_SD_WriteBlocks_DMA>
 800d6b6:	b108      	cbz	r0, 800d6bc <SD_write+0x18>
  DRESULT res = RES_ERROR;
 800d6b8:	2001      	movs	r0, #1
 800d6ba:	bd70      	pop	{r4, r5, r6, pc}
                            (uint32_t) (sector),
                            count) == MSD_OK)
  {
    /* Wait that writing process is completed or a timeout occurs */

    timeout = HAL_GetTick();
 800d6bc:	f7f3 fc42 	bl	8000f44 <HAL_GetTick>
    while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d6c0:	f247 552f 	movw	r5, #29999	; 0x752f
    timeout = HAL_GetTick();
 800d6c4:	4606      	mov	r6, r0
    while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d6c6:	6823      	ldr	r3, [r4, #0]
 800d6c8:	b19b      	cbz	r3, 800d6f2 <SD_write+0x4e>
    {
    }
    /* incase of a timeout return error */
    if (WriteStatus == 0)
 800d6ca:	6823      	ldr	r3, [r4, #0]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d0f3      	beq.n	800d6b8 <SD_write+0x14>
    {
      res = RES_ERROR;
    }
    else
    {
      WriteStatus = 0;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	6023      	str	r3, [r4, #0]
      timeout = HAL_GetTick();
 800d6d4:	f7f3 fc36 	bl	8000f44 <HAL_GetTick>

      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d6d8:	f247 542f 	movw	r4, #29999	; 0x752f
      timeout = HAL_GetTick();
 800d6dc:	4605      	mov	r5, r0
      while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d6de:	f7f3 fc31 	bl	8000f44 <HAL_GetTick>
 800d6e2:	1b40      	subs	r0, r0, r5
 800d6e4:	42a0      	cmp	r0, r4
 800d6e6:	d8e7      	bhi.n	800d6b8 <SD_write+0x14>
      {
        if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d6e8:	f7ff f922 	bl	800c930 <BSP_SD_GetCardState>
 800d6ec:	2800      	cmp	r0, #0
 800d6ee:	d1f6      	bne.n	800d6de <SD_write+0x3a>
      }
    }
  }

  return res;
}
 800d6f0:	bd70      	pop	{r4, r5, r6, pc}
    while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d6f2:	f7f3 fc27 	bl	8000f44 <HAL_GetTick>
 800d6f6:	1b80      	subs	r0, r0, r6
 800d6f8:	42a8      	cmp	r0, r5
 800d6fa:	d9e4      	bls.n	800d6c6 <SD_write+0x22>
 800d6fc:	e7e5      	b.n	800d6ca <SD_write+0x26>
 800d6fe:	bf00      	nop
 800d700:	200005b8 	.word	0x200005b8

0800d704 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d704:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d706:	4b12      	ldr	r3, [pc, #72]	; (800d750 <SD_ioctl+0x4c>)
 800d708:	781b      	ldrb	r3, [r3, #0]
 800d70a:	07db      	lsls	r3, r3, #31
{
 800d70c:	b088      	sub	sp, #32
 800d70e:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d710:	d41b      	bmi.n	800d74a <SD_ioctl+0x46>

  switch (cmd)
 800d712:	2903      	cmp	r1, #3
 800d714:	d803      	bhi.n	800d71e <SD_ioctl+0x1a>
 800d716:	e8df f001 	tbb	[pc, r1]
 800d71a:	0510      	.short	0x0510
 800d71c:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 800d71e:	2004      	movs	r0, #4
  }

  return res;
}
 800d720:	b008      	add	sp, #32
 800d722:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800d724:	4668      	mov	r0, sp
 800d726:	f7ff f90d 	bl	800c944 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d72a:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d72c:	6023      	str	r3, [r4, #0]
 800d72e:	e004      	b.n	800d73a <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 800d730:	4668      	mov	r0, sp
 800d732:	f7ff f907 	bl	800c944 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d736:	9b07      	ldr	r3, [sp, #28]
 800d738:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 800d73a:	2000      	movs	r0, #0
 800d73c:	e7f0      	b.n	800d720 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 800d73e:	4668      	mov	r0, sp
 800d740:	f7ff f900 	bl	800c944 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d744:	9b07      	ldr	r3, [sp, #28]
 800d746:	0a5b      	lsrs	r3, r3, #9
 800d748:	e7f0      	b.n	800d72c <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d74a:	2003      	movs	r0, #3
 800d74c:	e7e8      	b.n	800d720 <SD_ioctl+0x1c>
 800d74e:	bf00      	nop
 800d750:	2000000e 	.word	0x2000000e

0800d754 <BSP_SD_WriteCpltCallback>:
   ===============================================================================
  */
//void BSP_SD_WriteCpltCallback(uint32_t SdCard)
void BSP_SD_WriteCpltCallback(void)
{
  WriteStatus = 1;
 800d754:	4b01      	ldr	r3, [pc, #4]	; (800d75c <BSP_SD_WriteCpltCallback+0x8>)
 800d756:	2201      	movs	r2, #1
 800d758:	601a      	str	r2, [r3, #0]
 800d75a:	4770      	bx	lr
 800d75c:	200005b8 	.word	0x200005b8

0800d760 <BSP_SD_ReadCpltCallback>:
   ===============================================================================
  */
//void BSP_SD_ReadCpltCallback(uint32_t SdCard)
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 800d760:	4b01      	ldr	r3, [pc, #4]	; (800d768 <BSP_SD_ReadCpltCallback+0x8>)
 800d762:	2201      	movs	r2, #1
 800d764:	601a      	str	r2, [r3, #0]
 800d766:	4770      	bx	lr
 800d768:	200005b4 	.word	0x200005b4

0800d76c <MX_SDIO_SD_Init>:
/* SDIO init function */

void MX_SDIO_SD_Init(void)
{

  hsd.Instance = SDIO;
 800d76c:	4b05      	ldr	r3, [pc, #20]	; (800d784 <MX_SDIO_SD_Init+0x18>)
 800d76e:	4a06      	ldr	r2, [pc, #24]	; (800d788 <MX_SDIO_SD_Init+0x1c>)
 800d770:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800d772:	2200      	movs	r2, #0
 800d774:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800d776:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800d778:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800d77a:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800d77c:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800d77e:	619a      	str	r2, [r3, #24]
 800d780:	4770      	bx	lr
 800d782:	bf00      	nop
 800d784:	2000735c 	.word	0x2000735c
 800d788:	40012c00 	.word	0x40012c00

0800d78c <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800d78c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(sdHandle->Instance==SDIO)
 800d790:	6802      	ldr	r2, [r0, #0]
 800d792:	4b46      	ldr	r3, [pc, #280]	; (800d8ac <HAL_SD_MspInit+0x120>)
 800d794:	429a      	cmp	r2, r3
{
 800d796:	b087      	sub	sp, #28
 800d798:	4605      	mov	r5, r0
  if(sdHandle->Instance==SDIO)
 800d79a:	f040 8084 	bne.w	800d8a6 <HAL_SD_MspInit+0x11a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800d79e:	2600      	movs	r6, #0
 800d7a0:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 800d7a4:	9600      	str	r6, [sp, #0]
 800d7a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d7a8:	4841      	ldr	r0, [pc, #260]	; (800d8b0 <HAL_SD_MspInit+0x124>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 800d7aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d7ae:	645a      	str	r2, [r3, #68]	; 0x44
 800d7b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d7b2:	9603      	str	r6, [sp, #12]
    __HAL_RCC_SDIO_CLK_ENABLE();
 800d7b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d7b8:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d7ba:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d7bc:	240c      	movs	r4, #12

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d7be:	f04f 0804 	mov.w	r8, #4
    __HAL_RCC_SDIO_CLK_ENABLE();
 800d7c2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d7c4:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800d7c6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d7ca:	f04f 0902 	mov.w	r9, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d7ce:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800d7d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d7d2:	f8cd 9008 	str.w	r9, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d7d6:	9704      	str	r7, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d7d8:	f7f4 fe52 	bl	8002480 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d7dc:	4835      	ldr	r0, [pc, #212]	; (800d8b4 <HAL_SD_MspInit+0x128>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d7de:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d7e0:	eb0d 0108 	add.w	r1, sp, r8

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 800d7e4:	4c34      	ldr	r4, [pc, #208]	; (800d8b8 <HAL_SD_MspInit+0x12c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d7e6:	f8cd 8004 	str.w	r8, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d7ea:	f8cd 9008 	str.w	r9, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d7ee:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d7f0:	9704      	str	r7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d7f2:	f7f4 fe45 	bl	8002480 <HAL_GPIO_Init>
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d7f6:	4b31      	ldr	r3, [pc, #196]	; (800d8bc <HAL_SD_MspInit+0x130>)
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d7f8:	60e6      	str	r6, [r4, #12]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d7fa:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 800d7fe:	f04f 0e40 	mov.w	lr, #64	; 0x40
 800d802:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d80a:	6123      	str	r3, [r4, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800d80c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d810:	6163      	str	r3, [r4, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800d812:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d816:	61a3      	str	r3, [r4, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800d818:	2320      	movs	r3, #32
 800d81a:	61e3      	str	r3, [r4, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800d81c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800d820:	62e3      	str	r3, [r4, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800d822:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800d824:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800d828:	6226      	str	r6, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800d82a:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800d82e:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800d830:	6323      	str	r3, [r4, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800d832:	f7f4 f963 	bl	8001afc <HAL_DMA_Init>
 800d836:	b118      	cbz	r0, 800d840 <HAL_SD_MspInit+0xb4>
    {
      _Error_Handler(__FILE__, __LINE__);
 800d838:	2183      	movs	r1, #131	; 0x83
 800d83a:	4821      	ldr	r0, [pc, #132]	; (800d8c0 <HAL_SD_MspInit+0x134>)
 800d83c:	f7ff fee0 	bl	800d600 <_Error_Handler>

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800d840:	4820      	ldr	r0, [pc, #128]	; (800d8c4 <HAL_SD_MspInit+0x138>)
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 800d842:	642c      	str	r4, [r5, #64]	; 0x40
 800d844:	63a5      	str	r5, [r4, #56]	; 0x38
    hdma_sdio_rx.Instance = DMA2_Stream6;
 800d846:	4c20      	ldr	r4, [pc, #128]	; (800d8c8 <HAL_SD_MspInit+0x13c>)
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800d848:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d84c:	e884 0009 	stmia.w	r4, {r0, r3}
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d850:	2300      	movs	r3, #0
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d852:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d856:	60a3      	str	r3, [r4, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d858:	60e3      	str	r3, [r4, #12]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800d85a:	6223      	str	r3, [r4, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800d85c:	2304      	movs	r3, #4
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d85e:	6122      	str	r2, [r4, #16]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800d860:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800d862:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800d866:	2303      	movs	r3, #3
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800d868:	6162      	str	r2, [r4, #20]
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800d86a:	62a3      	str	r3, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800d86c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800d870:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800d874:	61a2      	str	r2, [r4, #24]
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800d876:	62e3      	str	r3, [r4, #44]	; 0x2c
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800d878:	2220      	movs	r2, #32
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800d87a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800d87e:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800d880:	61e2      	str	r2, [r4, #28]
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800d882:	6323      	str	r3, [r4, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800d884:	f7f4 f93a 	bl	8001afc <HAL_DMA_Init>
 800d888:	b118      	cbz	r0, 800d892 <HAL_SD_MspInit+0x106>
    {
      _Error_Handler(__FILE__, __LINE__);
 800d88a:	2198      	movs	r1, #152	; 0x98
 800d88c:	480c      	ldr	r0, [pc, #48]	; (800d8c0 <HAL_SD_MspInit+0x134>)
 800d88e:	f7ff feb7 	bl	800d600 <_Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800d892:	2200      	movs	r2, #0
 800d894:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800d896:	63ec      	str	r4, [r5, #60]	; 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800d898:	4611      	mov	r1, r2
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 800d89a:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800d89c:	f7f4 f8b0 	bl	8001a00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800d8a0:	2031      	movs	r0, #49	; 0x31
 800d8a2:	f7f4 f8e1 	bl	8001a68 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 800d8a6:	b007      	add	sp, #28
 800d8a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d8ac:	40012c00 	.word	0x40012c00
 800d8b0:	40020800 	.word	0x40020800
 800d8b4:	40020c00 	.word	0x40020c00
 800d8b8:	200072fc 	.word	0x200072fc
 800d8bc:	40026458 	.word	0x40026458
 800d8c0:	080126cc 	.word	0x080126cc
 800d8c4:	400264a0 	.word	0x400264a0
 800d8c8:	2000729c 	.word	0x2000729c

0800d8cc <MX_SPI2_Init>:

/* SPI2 init function */
void MX_SPI2_Init(void)
{

  hspi2.Instance = SPI2;
 800d8cc:	4810      	ldr	r0, [pc, #64]	; (800d910 <MX_SPI2_Init+0x44>)
{
 800d8ce:	b508      	push	{r3, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800d8d0:	2202      	movs	r2, #2
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800d8d2:	4b10      	ldr	r3, [pc, #64]	; (800d914 <MX_SPI2_Init+0x48>)
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800d8d4:	6102      	str	r2, [r0, #16]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800d8d6:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800d8da:	2201      	movs	r2, #1
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800d8dc:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800d8e0:	6142      	str	r2, [r0, #20]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800d8e2:	2300      	movs	r3, #0
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800d8e4:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800d8e8:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800d8ea:	60c3      	str	r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800d8ec:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800d8ee:	6203      	str	r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800d8f0:	2210      	movs	r2, #16
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800d8f2:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d8f4:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800d8f6:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800d8f8:	61c2      	str	r2, [r0, #28]
  hspi2.Init.CRCPolynomial = 10;
 800d8fa:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800d8fc:	f7f6 f9bf 	bl	8003c7e <HAL_SPI_Init>
 800d900:	b128      	cbz	r0, 800d90e <MX_SPI2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800d902:	214f      	movs	r1, #79	; 0x4f
 800d904:	4804      	ldr	r0, [pc, #16]	; (800d918 <MX_SPI2_Init+0x4c>)
  }

}
 800d906:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800d90a:	f7ff be79 	b.w	800d600 <_Error_Handler>
 800d90e:	bd08      	pop	{r3, pc}
 800d910:	20003b10 	.word	0x20003b10
 800d914:	40003800 	.word	0x40003800
 800d918:	080126da 	.word	0x080126da

0800d91c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800d91c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 800d91e:	6802      	ldr	r2, [r0, #0]
 800d920:	4b10      	ldr	r3, [pc, #64]	; (800d964 <HAL_SPI_MspInit+0x48>)
 800d922:	429a      	cmp	r2, r3
 800d924:	d11a      	bne.n	800d95c <HAL_SPI_MspInit+0x40>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800d926:	2100      	movs	r1, #0
 800d928:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800d92c:	9100      	str	r1, [sp, #0]
 800d92e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d930:	480d      	ldr	r0, [pc, #52]	; (800d968 <HAL_SPI_MspInit+0x4c>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800d932:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d936:	641a      	str	r2, [r3, #64]	; 0x40
 800d938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d93a:	9103      	str	r1, [sp, #12]
    __HAL_RCC_SPI2_CLK_ENABLE();
 800d93c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d940:	9300      	str	r3, [sp, #0]
 800d942:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 800d944:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800d948:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d94a:	2302      	movs	r3, #2
 800d94c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d94e:	2303      	movs	r3, #3
 800d950:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d952:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800d954:	2305      	movs	r3, #5
 800d956:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d958:	f7f4 fd92 	bl	8002480 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800d95c:	b007      	add	sp, #28
 800d95e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d962:	bf00      	nop
 800d964:	40003800 	.word	0x40003800
 800d968:	40020400 	.word	0x40020400

0800d96c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d96c:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d96e:	4b22      	ldr	r3, [pc, #136]	; (800d9f8 <HAL_MspInit+0x8c>)
 800d970:	2400      	movs	r4, #0
 800d972:	9400      	str	r4, [sp, #0]
 800d974:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d976:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d97a:	645a      	str	r2, [r3, #68]	; 0x44
 800d97c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d97e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800d982:	9200      	str	r2, [sp, #0]
 800d984:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d986:	9401      	str	r4, [sp, #4]
 800d988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d98a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800d98e:	641a      	str	r2, [r3, #64]	; 0x40
 800d990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d996:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d998:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800d99a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d99c:	f7f4 f81e 	bl	80019dc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800d9a0:	4622      	mov	r2, r4
 800d9a2:	4621      	mov	r1, r4
 800d9a4:	f06f 000b 	mvn.w	r0, #11
 800d9a8:	f7f4 f82a 	bl	8001a00 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800d9ac:	4622      	mov	r2, r4
 800d9ae:	4621      	mov	r1, r4
 800d9b0:	f06f 000a 	mvn.w	r0, #10
 800d9b4:	f7f4 f824 	bl	8001a00 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800d9b8:	4622      	mov	r2, r4
 800d9ba:	4621      	mov	r1, r4
 800d9bc:	f06f 0009 	mvn.w	r0, #9
 800d9c0:	f7f4 f81e 	bl	8001a00 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800d9c4:	4622      	mov	r2, r4
 800d9c6:	4621      	mov	r1, r4
 800d9c8:	f06f 0004 	mvn.w	r0, #4
 800d9cc:	f7f4 f818 	bl	8001a00 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800d9d0:	4622      	mov	r2, r4
 800d9d2:	4621      	mov	r1, r4
 800d9d4:	f06f 0003 	mvn.w	r0, #3
 800d9d8:	f7f4 f812 	bl	8001a00 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800d9dc:	4622      	mov	r2, r4
 800d9de:	4621      	mov	r1, r4
 800d9e0:	f06f 0001 	mvn.w	r0, #1
 800d9e4:	f7f4 f80c 	bl	8001a00 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800d9e8:	4622      	mov	r2, r4
 800d9ea:	4621      	mov	r1, r4
 800d9ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f0:	f7f4 f806 	bl	8001a00 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d9f4:	b002      	add	sp, #8
 800d9f6:	bd10      	pop	{r4, pc}
 800d9f8:	40023800 	.word	0x40023800

0800d9fc <NMI_Handler>:
 800d9fc:	4770      	bx	lr

0800d9fe <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800d9fe:	e7fe      	b.n	800d9fe <HardFault_Handler>

0800da00 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800da00:	e7fe      	b.n	800da00 <MemManage_Handler>

0800da02 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800da02:	e7fe      	b.n	800da02 <BusFault_Handler>

0800da04 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800da04:	e7fe      	b.n	800da04 <UsageFault_Handler>

0800da06 <SVC_Handler>:
 800da06:	4770      	bx	lr

0800da08 <DebugMon_Handler>:
 800da08:	4770      	bx	lr

0800da0a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800da0a:	4770      	bx	lr

0800da0c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800da0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800da0e:	f7f3 fa8d 	bl	8000f2c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800da12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800da16:	f7f4 b856 	b.w	8001ac6 <HAL_SYSTICK_IRQHandler>

0800da1a <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800da1a:	2008      	movs	r0, #8
 800da1c:	f7f4 be1c 	b.w	8002658 <HAL_GPIO_EXTI_IRQHandler>

0800da20 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800da20:	2010      	movs	r0, #16
 800da22:	f7f4 be19 	b.w	8002658 <HAL_GPIO_EXTI_IRQHandler>
	...

0800da28 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800da28:	4801      	ldr	r0, [pc, #4]	; (800da30 <CAN1_RX0_IRQHandler+0x8>)
 800da2a:	f7f3 bed8 	b.w	80017de <HAL_CAN_IRQHandler>
 800da2e:	bf00      	nop
 800da30:	20003c80 	.word	0x20003c80

0800da34 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800da34:	4801      	ldr	r0, [pc, #4]	; (800da3c <USART3_IRQHandler+0x8>)
 800da36:	f7f6 bff9 	b.w	8004a2c <HAL_UART_IRQHandler>
 800da3a:	bf00      	nop
 800da3c:	2000754c 	.word	0x2000754c

0800da40 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 800da40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800da42:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800da46:	f7f4 fe07 	bl	8002658 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800da4a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800da4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800da52:	f7f4 be01 	b.w	8002658 <HAL_GPIO_EXTI_IRQHandler>
	...

0800da58 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800da58:	4801      	ldr	r0, [pc, #4]	; (800da60 <SDIO_IRQHandler+0x8>)
 800da5a:	f7f5 bfd9 	b.w	8003a10 <HAL_SD_IRQHandler>
 800da5e:	bf00      	nop
 800da60:	2000735c 	.word	0x2000735c

0800da64 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800da64:	4801      	ldr	r0, [pc, #4]	; (800da6c <TIM7_IRQHandler+0x8>)
 800da66:	f7f6 bb90 	b.w	800418a <HAL_TIM_IRQHandler>
 800da6a:	bf00      	nop
 800da6c:	2000750c 	.word	0x2000750c

0800da70 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800da70:	4801      	ldr	r0, [pc, #4]	; (800da78 <DMA2_Stream0_IRQHandler+0x8>)
 800da72:	f7f4 b911 	b.w	8001c98 <HAL_DMA_IRQHandler>
 800da76:	bf00      	nop
 800da78:	20003bb0 	.word	0x20003bb0

0800da7c <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800da7c:	4801      	ldr	r0, [pc, #4]	; (800da84 <DMA2_Stream3_IRQHandler+0x8>)
 800da7e:	f7f4 b90b 	b.w	8001c98 <HAL_DMA_IRQHandler>
 800da82:	bf00      	nop
 800da84:	200072fc 	.word	0x200072fc

0800da88 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800da88:	4801      	ldr	r0, [pc, #4]	; (800da90 <DMA2_Stream6_IRQHandler+0x8>)
 800da8a:	f7f4 b905 	b.w	8001c98 <HAL_DMA_IRQHandler>
 800da8e:	bf00      	nop
 800da90:	2000729c 	.word	0x2000729c

0800da94 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800da94:	490f      	ldr	r1, [pc, #60]	; (800dad4 <SystemInit+0x40>)
 800da96:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800da9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800da9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800daa2:	4b0d      	ldr	r3, [pc, #52]	; (800dad8 <SystemInit+0x44>)
 800daa4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800daa6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800daa8:	f042 0201 	orr.w	r2, r2, #1
 800daac:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800daae:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800dab0:	681a      	ldr	r2, [r3, #0]
 800dab2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800dab6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800daba:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800dabc:	4a07      	ldr	r2, [pc, #28]	; (800dadc <SystemInit+0x48>)
 800dabe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800dac0:	681a      	ldr	r2, [r3, #0]
 800dac2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800dac6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800dac8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800daca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dace:	608b      	str	r3, [r1, #8]
 800dad0:	4770      	bx	lr
 800dad2:	bf00      	nop
 800dad4:	e000ed00 	.word	0xe000ed00
 800dad8:	40023800 	.word	0x40023800
 800dadc:	24003010 	.word	0x24003010

0800dae0 <MX_TIM7_Init>:
  HAL_TIM_MspPostInit(&htim5);

}
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800dae0:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 9999;
 800dae2:	4b10      	ldr	r3, [pc, #64]	; (800db24 <MX_TIM7_Init+0x44>)
  htim7.Instance = TIM7;
 800dae4:	4810      	ldr	r0, [pc, #64]	; (800db28 <MX_TIM7_Init+0x48>)
  htim7.Init.Prescaler = 9999;
 800dae6:	f242 7c0f 	movw	ip, #9999	; 0x270f
 800daea:	e880 1008 	stmia.w	r0, {r3, ip}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800daee:	2400      	movs	r4, #0
  htim7.Init.Period = 8399;
 800daf0:	f242 03cf 	movw	r3, #8399	; 0x20cf
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800daf4:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 8399;
 800daf6:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800daf8:	f7f6 fc4e 	bl	8004398 <HAL_TIM_Base_Init>
 800dafc:	b120      	cbz	r0, 800db08 <MX_TIM7_Init+0x28>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dafe:	f240 1125 	movw	r1, #293	; 0x125
 800db02:	480a      	ldr	r0, [pc, #40]	; (800db2c <MX_TIM7_Init+0x4c>)
 800db04:	f7ff fd7c 	bl	800d600 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800db08:	4669      	mov	r1, sp
 800db0a:	4807      	ldr	r0, [pc, #28]	; (800db28 <MX_TIM7_Init+0x48>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800db0c:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800db0e:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800db10:	f7f6 fd2e 	bl	8004570 <HAL_TIMEx_MasterConfigSynchronization>
 800db14:	b120      	cbz	r0, 800db20 <MX_TIM7_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 800db16:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800db1a:	4804      	ldr	r0, [pc, #16]	; (800db2c <MX_TIM7_Init+0x4c>)
 800db1c:	f7ff fd70 	bl	800d600 <_Error_Handler>
  }

}
 800db20:	b002      	add	sp, #8
 800db22:	bd10      	pop	{r4, pc}
 800db24:	40001400 	.word	0x40001400
 800db28:	2000750c 	.word	0x2000750c
 800db2c:	080126ff 	.word	0x080126ff

0800db30 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 800db30:	6803      	ldr	r3, [r0, #0]
 800db32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800db36:	b086      	sub	sp, #24
  if(tim_baseHandle->Instance==TIM2)
 800db38:	d10d      	bne.n	800db56 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800db3a:	2300      	movs	r3, #0
 800db3c:	9300      	str	r3, [sp, #0]
 800db3e:	4b2e      	ldr	r3, [pc, #184]	; (800dbf8 <HAL_TIM_Base_MspInit+0xc8>)
 800db40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800db42:	f042 0201 	orr.w	r2, r2, #1
 800db46:	641a      	str	r2, [r3, #64]	; 0x40
 800db48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db4a:	f003 0301 	and.w	r3, r3, #1
 800db4e:	9300      	str	r3, [sp, #0]
 800db50:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800db52:	b006      	add	sp, #24
 800db54:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM3)
 800db56:	4a29      	ldr	r2, [pc, #164]	; (800dbfc <HAL_TIM_Base_MspInit+0xcc>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d10c      	bne.n	800db76 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800db5c:	2300      	movs	r3, #0
 800db5e:	9301      	str	r3, [sp, #4]
 800db60:	4b25      	ldr	r3, [pc, #148]	; (800dbf8 <HAL_TIM_Base_MspInit+0xc8>)
 800db62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800db64:	f042 0202 	orr.w	r2, r2, #2
 800db68:	641a      	str	r2, [r3, #64]	; 0x40
 800db6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db6c:	f003 0302 	and.w	r3, r3, #2
 800db70:	9301      	str	r3, [sp, #4]
 800db72:	9b01      	ldr	r3, [sp, #4]
 800db74:	e7ed      	b.n	800db52 <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM4)
 800db76:	4a22      	ldr	r2, [pc, #136]	; (800dc00 <HAL_TIM_Base_MspInit+0xd0>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d10c      	bne.n	800db96 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800db7c:	2300      	movs	r3, #0
 800db7e:	9302      	str	r3, [sp, #8]
 800db80:	4b1d      	ldr	r3, [pc, #116]	; (800dbf8 <HAL_TIM_Base_MspInit+0xc8>)
 800db82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800db84:	f042 0204 	orr.w	r2, r2, #4
 800db88:	641a      	str	r2, [r3, #64]	; 0x40
 800db8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db8c:	f003 0304 	and.w	r3, r3, #4
 800db90:	9302      	str	r3, [sp, #8]
 800db92:	9b02      	ldr	r3, [sp, #8]
 800db94:	e7dd      	b.n	800db52 <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM5)
 800db96:	4a1b      	ldr	r2, [pc, #108]	; (800dc04 <HAL_TIM_Base_MspInit+0xd4>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d10c      	bne.n	800dbb6 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800db9c:	2300      	movs	r3, #0
 800db9e:	9303      	str	r3, [sp, #12]
 800dba0:	4b15      	ldr	r3, [pc, #84]	; (800dbf8 <HAL_TIM_Base_MspInit+0xc8>)
 800dba2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dba4:	f042 0208 	orr.w	r2, r2, #8
 800dba8:	641a      	str	r2, [r3, #64]	; 0x40
 800dbaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbac:	f003 0308 	and.w	r3, r3, #8
 800dbb0:	9303      	str	r3, [sp, #12]
 800dbb2:	9b03      	ldr	r3, [sp, #12]
 800dbb4:	e7cd      	b.n	800db52 <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM7)
 800dbb6:	4a14      	ldr	r2, [pc, #80]	; (800dc08 <HAL_TIM_Base_MspInit+0xd8>)
 800dbb8:	4293      	cmp	r3, r2
 800dbba:	d10c      	bne.n	800dbd6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	9304      	str	r3, [sp, #16]
 800dbc0:	4b0d      	ldr	r3, [pc, #52]	; (800dbf8 <HAL_TIM_Base_MspInit+0xc8>)
 800dbc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dbc4:	f042 0220 	orr.w	r2, r2, #32
 800dbc8:	641a      	str	r2, [r3, #64]	; 0x40
 800dbca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbcc:	f003 0320 	and.w	r3, r3, #32
 800dbd0:	9304      	str	r3, [sp, #16]
 800dbd2:	9b04      	ldr	r3, [sp, #16]
 800dbd4:	e7bd      	b.n	800db52 <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM10)
 800dbd6:	4a0d      	ldr	r2, [pc, #52]	; (800dc0c <HAL_TIM_Base_MspInit+0xdc>)
 800dbd8:	4293      	cmp	r3, r2
 800dbda:	d1ba      	bne.n	800db52 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800dbdc:	2300      	movs	r3, #0
 800dbde:	9305      	str	r3, [sp, #20]
 800dbe0:	4b05      	ldr	r3, [pc, #20]	; (800dbf8 <HAL_TIM_Base_MspInit+0xc8>)
 800dbe2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dbe4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800dbe8:	645a      	str	r2, [r3, #68]	; 0x44
 800dbea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dbf0:	9305      	str	r3, [sp, #20]
 800dbf2:	9b05      	ldr	r3, [sp, #20]
}
 800dbf4:	e7ad      	b.n	800db52 <HAL_TIM_Base_MspInit+0x22>
 800dbf6:	bf00      	nop
 800dbf8:	40023800 	.word	0x40023800
 800dbfc:	40000400 	.word	0x40000400
 800dc00:	40000800 	.word	0x40000800
 800dc04:	40000c00 	.word	0x40000c00
 800dc08:	40001400 	.word	0x40001400
 800dc0c:	40014400 	.word	0x40014400

0800dc10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800dc10:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 800dc12:	6803      	ldr	r3, [r0, #0]
 800dc14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800dc18:	b087      	sub	sp, #28
  if(timHandle->Instance==TIM2)
 800dc1a:	d10b      	bne.n	800dc34 <HAL_TIM_MspPostInit+0x24>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800dc1c:	2320      	movs	r3, #32
 800dc1e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc20:	2302      	movs	r3, #2
 800dc22:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc24:	2300      	movs	r3, #0
 800dc26:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dc28:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800dc2a:	2301      	movs	r3, #1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800dc2c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dc2e:	a901      	add	r1, sp, #4
 800dc30:	4823      	ldr	r0, [pc, #140]	; (800dcc0 <HAL_TIM_MspPostInit+0xb0>)
 800dc32:	e016      	b.n	800dc62 <HAL_TIM_MspPostInit+0x52>
  else if(timHandle->Instance==TIM3)
 800dc34:	4a23      	ldr	r2, [pc, #140]	; (800dcc4 <HAL_TIM_MspPostInit+0xb4>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d117      	bne.n	800dc6a <HAL_TIM_MspPostInit+0x5a>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc3a:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc3c:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 800dc3e:	2321      	movs	r3, #33	; 0x21
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dc40:	a901      	add	r1, sp, #4
 800dc42:	4821      	ldr	r0, [pc, #132]	; (800dcc8 <HAL_TIM_MspPostInit+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 800dc44:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc46:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc48:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dc4a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800dc4c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dc4e:	f7f4 fc17 	bl	8002480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800dc52:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dc54:	481d      	ldr	r0, [pc, #116]	; (800dccc <HAL_TIM_MspPostInit+0xbc>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800dc56:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc58:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc5a:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dc5c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800dc5e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dc60:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dc62:	f7f4 fc0d 	bl	8002480 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 800dc66:	b007      	add	sp, #28
 800dc68:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM4)
 800dc6a:	4a19      	ldr	r2, [pc, #100]	; (800dcd0 <HAL_TIM_MspPostInit+0xc0>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d10b      	bne.n	800dc88 <HAL_TIM_MspPostInit+0x78>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800dc70:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc74:	2200      	movs	r2, #0
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800dc76:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc78:	2302      	movs	r3, #2
 800dc7a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc7c:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dc7e:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800dc80:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800dc82:	a901      	add	r1, sp, #4
 800dc84:	4813      	ldr	r0, [pc, #76]	; (800dcd4 <HAL_TIM_MspPostInit+0xc4>)
 800dc86:	e7ec      	b.n	800dc62 <HAL_TIM_MspPostInit+0x52>
  else if(timHandle->Instance==TIM5)
 800dc88:	4a13      	ldr	r2, [pc, #76]	; (800dcd8 <HAL_TIM_MspPostInit+0xc8>)
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	d107      	bne.n	800dc9e <HAL_TIM_MspPostInit+0x8e>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800dc8e:	2309      	movs	r3, #9
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc90:	2200      	movs	r2, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800dc92:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc94:	2302      	movs	r3, #2
 800dc96:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc98:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dc9a:	9204      	str	r2, [sp, #16]
 800dc9c:	e7c6      	b.n	800dc2c <HAL_TIM_MspPostInit+0x1c>
  else if(timHandle->Instance==TIM10)
 800dc9e:	4a0f      	ldr	r2, [pc, #60]	; (800dcdc <HAL_TIM_MspPostInit+0xcc>)
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d1e0      	bne.n	800dc66 <HAL_TIM_MspPostInit+0x56>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800dca4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dca8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcaa:	2302      	movs	r3, #2
 800dcac:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dcb2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800dcb4:	2303      	movs	r3, #3
 800dcb6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dcb8:	a901      	add	r1, sp, #4
 800dcba:	4803      	ldr	r0, [pc, #12]	; (800dcc8 <HAL_TIM_MspPostInit+0xb8>)
 800dcbc:	e7d1      	b.n	800dc62 <HAL_TIM_MspPostInit+0x52>
 800dcbe:	bf00      	nop
 800dcc0:	40020000 	.word	0x40020000
 800dcc4:	40000400 	.word	0x40000400
 800dcc8:	40020400 	.word	0x40020400
 800dccc:	40020800 	.word	0x40020800
 800dcd0:	40000800 	.word	0x40000800
 800dcd4:	40020c00 	.word	0x40020c00
 800dcd8:	40000c00 	.word	0x40000c00
 800dcdc:	40014400 	.word	0x40014400

0800dce0 <MX_TIM2_Init>:
{
 800dce0:	b500      	push	{lr}
  htim2.Instance = TIM2;
 800dce2:	4825      	ldr	r0, [pc, #148]	; (800dd78 <MX_TIM2_Init+0x98>)
  htim2.Init.Prescaler = 1000-1;
 800dce4:	f240 33e7 	movw	r3, #999	; 0x3e7
 800dce8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
{
 800dcec:	b08f      	sub	sp, #60	; 0x3c
  htim2.Init.Prescaler = 1000-1;
 800dcee:	e880 000a 	stmia.w	r0, {r1, r3}
  htim2.Init.Period = 168-1;
 800dcf2:	22a7      	movs	r2, #167	; 0xa7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 168-1;
 800dcf8:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dcfa:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800dcfc:	f7f6 fb4c 	bl	8004398 <HAL_TIM_Base_Init>
 800dd00:	b118      	cbz	r0, 800dd0a <MX_TIM2_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 800dd02:	214e      	movs	r1, #78	; 0x4e
 800dd04:	481d      	ldr	r0, [pc, #116]	; (800dd7c <MX_TIM2_Init+0x9c>)
 800dd06:	f7ff fc7b 	bl	800d600 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dd0a:	a90e      	add	r1, sp, #56	; 0x38
 800dd0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dd10:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800dd14:	4818      	ldr	r0, [pc, #96]	; (800dd78 <MX_TIM2_Init+0x98>)
 800dd16:	f7f6 f97b 	bl	8004010 <HAL_TIM_ConfigClockSource>
 800dd1a:	b118      	cbz	r0, 800dd24 <MX_TIM2_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
 800dd1c:	2154      	movs	r1, #84	; 0x54
 800dd1e:	4817      	ldr	r0, [pc, #92]	; (800dd7c <MX_TIM2_Init+0x9c>)
 800dd20:	f7ff fc6e 	bl	800d600 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800dd24:	4814      	ldr	r0, [pc, #80]	; (800dd78 <MX_TIM2_Init+0x98>)
 800dd26:	f7f6 fb51 	bl	80043cc <HAL_TIM_PWM_Init>
 800dd2a:	b118      	cbz	r0, 800dd34 <MX_TIM2_Init+0x54>
    _Error_Handler(__FILE__, __LINE__);
 800dd2c:	2159      	movs	r1, #89	; 0x59
 800dd2e:	4813      	ldr	r0, [pc, #76]	; (800dd7c <MX_TIM2_Init+0x9c>)
 800dd30:	f7ff fc66 	bl	800d600 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dd34:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dd36:	a901      	add	r1, sp, #4
 800dd38:	480f      	ldr	r0, [pc, #60]	; (800dd78 <MX_TIM2_Init+0x98>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dd3a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dd3c:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dd3e:	f7f6 fc17 	bl	8004570 <HAL_TIMEx_MasterConfigSynchronization>
 800dd42:	b118      	cbz	r0, 800dd4c <MX_TIM2_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 800dd44:	2160      	movs	r1, #96	; 0x60
 800dd46:	480d      	ldr	r0, [pc, #52]	; (800dd7c <MX_TIM2_Init+0x9c>)
 800dd48:	f7ff fc5a 	bl	800d600 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dd4c:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dd4e:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dd50:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dd52:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 84;
 800dd54:	2354      	movs	r3, #84	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dd56:	4808      	ldr	r0, [pc, #32]	; (800dd78 <MX_TIM2_Init+0x98>)
  sConfigOC.Pulse = 84;
 800dd58:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dd5a:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dd5c:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dd5e:	f7f6 fb7f 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800dd62:	b118      	cbz	r0, 800dd6c <MX_TIM2_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 800dd64:	2169      	movs	r1, #105	; 0x69
 800dd66:	4805      	ldr	r0, [pc, #20]	; (800dd7c <MX_TIM2_Init+0x9c>)
 800dd68:	f7ff fc4a 	bl	800d600 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 800dd6c:	4802      	ldr	r0, [pc, #8]	; (800dd78 <MX_TIM2_Init+0x98>)
 800dd6e:	f7ff ff4f 	bl	800dc10 <HAL_TIM_MspPostInit>
}
 800dd72:	b00f      	add	sp, #60	; 0x3c
 800dd74:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd78:	200074d0 	.word	0x200074d0
 800dd7c:	080126ff 	.word	0x080126ff

0800dd80 <MX_TIM3_Init>:
{
 800dd80:	b500      	push	{lr}
  htim3.Instance = TIM3;
 800dd82:	4832      	ldr	r0, [pc, #200]	; (800de4c <MX_TIM3_Init+0xcc>)
  htim3.Init.Prescaler = 10-1;
 800dd84:	4932      	ldr	r1, [pc, #200]	; (800de50 <MX_TIM3_Init+0xd0>)
 800dd86:	2309      	movs	r3, #9
{
 800dd88:	b08f      	sub	sp, #60	; 0x3c
  htim3.Init.Prescaler = 10-1;
 800dd8a:	e880 000a 	stmia.w	r0, {r1, r3}
  htim3.Init.Period = 42000-1;
 800dd8e:	f24a 420f 	movw	r2, #41999	; 0xa40f
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dd92:	2300      	movs	r3, #0
 800dd94:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 42000-1;
 800dd96:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dd98:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800dd9a:	f7f6 fafd 	bl	8004398 <HAL_TIM_Base_Init>
 800dd9e:	b118      	cbz	r0, 800dda8 <MX_TIM3_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 800dda0:	217d      	movs	r1, #125	; 0x7d
 800dda2:	482c      	ldr	r0, [pc, #176]	; (800de54 <MX_TIM3_Init+0xd4>)
 800dda4:	f7ff fc2c 	bl	800d600 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dda8:	a90e      	add	r1, sp, #56	; 0x38
 800ddaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ddae:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800ddb2:	4826      	ldr	r0, [pc, #152]	; (800de4c <MX_TIM3_Init+0xcc>)
 800ddb4:	f7f6 f92c 	bl	8004010 <HAL_TIM_ConfigClockSource>
 800ddb8:	b118      	cbz	r0, 800ddc2 <MX_TIM3_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 800ddba:	2183      	movs	r1, #131	; 0x83
 800ddbc:	4825      	ldr	r0, [pc, #148]	; (800de54 <MX_TIM3_Init+0xd4>)
 800ddbe:	f7ff fc1f 	bl	800d600 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800ddc2:	4822      	ldr	r0, [pc, #136]	; (800de4c <MX_TIM3_Init+0xcc>)
 800ddc4:	f7f6 fb02 	bl	80043cc <HAL_TIM_PWM_Init>
 800ddc8:	b118      	cbz	r0, 800ddd2 <MX_TIM3_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 800ddca:	2188      	movs	r1, #136	; 0x88
 800ddcc:	4821      	ldr	r0, [pc, #132]	; (800de54 <MX_TIM3_Init+0xd4>)
 800ddce:	f7ff fc17 	bl	800d600 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ddd2:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800ddd4:	a901      	add	r1, sp, #4
 800ddd6:	481d      	ldr	r0, [pc, #116]	; (800de4c <MX_TIM3_Init+0xcc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ddd8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ddda:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800dddc:	f7f6 fbc8 	bl	8004570 <HAL_TIMEx_MasterConfigSynchronization>
 800dde0:	b118      	cbz	r0, 800ddea <MX_TIM3_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 800dde2:	218f      	movs	r1, #143	; 0x8f
 800dde4:	481b      	ldr	r0, [pc, #108]	; (800de54 <MX_TIM3_Init+0xd4>)
 800dde6:	f7ff fc0b 	bl	800d600 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ddea:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ddec:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ddee:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ddf0:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 21000-1;
 800ddf2:	f245 2307 	movw	r3, #20999	; 0x5207
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ddf6:	4815      	ldr	r0, [pc, #84]	; (800de4c <MX_TIM3_Init+0xcc>)
  sConfigOC.Pulse = 21000-1;
 800ddf8:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ddfa:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800ddfc:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ddfe:	f7f6 fb2f 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800de02:	b118      	cbz	r0, 800de0c <MX_TIM3_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 800de04:	2198      	movs	r1, #152	; 0x98
 800de06:	4813      	ldr	r0, [pc, #76]	; (800de54 <MX_TIM3_Init+0xd4>)
 800de08:	f7ff fbfa 	bl	800d600 <_Error_Handler>
  sConfigOC.Pulse = 10500-1;
 800de0c:	f642 1303 	movw	r3, #10499	; 0x2903
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800de10:	2204      	movs	r2, #4
 800de12:	a907      	add	r1, sp, #28
 800de14:	480d      	ldr	r0, [pc, #52]	; (800de4c <MX_TIM3_Init+0xcc>)
  sConfigOC.Pulse = 10500-1;
 800de16:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800de18:	f7f6 fb22 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800de1c:	b118      	cbz	r0, 800de26 <MX_TIM3_Init+0xa6>
    _Error_Handler(__FILE__, __LINE__);
 800de1e:	219e      	movs	r1, #158	; 0x9e
 800de20:	480c      	ldr	r0, [pc, #48]	; (800de54 <MX_TIM3_Init+0xd4>)
 800de22:	f7ff fbed 	bl	800d600 <_Error_Handler>
  sConfigOC.Pulse = 5250-1;
 800de26:	f241 4381 	movw	r3, #5249	; 0x1481
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800de2a:	2208      	movs	r2, #8
 800de2c:	a907      	add	r1, sp, #28
 800de2e:	4807      	ldr	r0, [pc, #28]	; (800de4c <MX_TIM3_Init+0xcc>)
  sConfigOC.Pulse = 5250-1;
 800de30:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800de32:	f7f6 fb15 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800de36:	b118      	cbz	r0, 800de40 <MX_TIM3_Init+0xc0>
    _Error_Handler(__FILE__, __LINE__);
 800de38:	21a4      	movs	r1, #164	; 0xa4
 800de3a:	4806      	ldr	r0, [pc, #24]	; (800de54 <MX_TIM3_Init+0xd4>)
 800de3c:	f7ff fbe0 	bl	800d600 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 800de40:	4802      	ldr	r0, [pc, #8]	; (800de4c <MX_TIM3_Init+0xcc>)
 800de42:	f7ff fee5 	bl	800dc10 <HAL_TIM_MspPostInit>
}
 800de46:	b00f      	add	sp, #60	; 0x3c
 800de48:	f85d fb04 	ldr.w	pc, [sp], #4
 800de4c:	20007494 	.word	0x20007494
 800de50:	40000400 	.word	0x40000400
 800de54:	080126ff 	.word	0x080126ff

0800de58 <MX_TIM4_Init>:
{
 800de58:	b500      	push	{lr}
  htim4.Instance = TIM4;
 800de5a:	4832      	ldr	r0, [pc, #200]	; (800df24 <MX_TIM4_Init+0xcc>)
  htim4.Init.Prescaler = 20-1;
 800de5c:	4932      	ldr	r1, [pc, #200]	; (800df28 <MX_TIM4_Init+0xd0>)
 800de5e:	2313      	movs	r3, #19
{
 800de60:	b08f      	sub	sp, #60	; 0x3c
  htim4.Init.Prescaler = 20-1;
 800de62:	e880 000a 	stmia.w	r0, {r1, r3}
  htim4.Init.Period = 42000-1;
 800de66:	f24a 420f 	movw	r2, #41999	; 0xa40f
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de6a:	2300      	movs	r3, #0
 800de6c:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 42000-1;
 800de6e:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800de70:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800de72:	f7f6 fa91 	bl	8004398 <HAL_TIM_Base_Init>
 800de76:	b118      	cbz	r0, 800de80 <MX_TIM4_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 800de78:	21b8      	movs	r1, #184	; 0xb8
 800de7a:	482c      	ldr	r0, [pc, #176]	; (800df2c <MX_TIM4_Init+0xd4>)
 800de7c:	f7ff fbc0 	bl	800d600 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800de80:	a90e      	add	r1, sp, #56	; 0x38
 800de82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800de86:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800de8a:	4826      	ldr	r0, [pc, #152]	; (800df24 <MX_TIM4_Init+0xcc>)
 800de8c:	f7f6 f8c0 	bl	8004010 <HAL_TIM_ConfigClockSource>
 800de90:	b118      	cbz	r0, 800de9a <MX_TIM4_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 800de92:	21be      	movs	r1, #190	; 0xbe
 800de94:	4825      	ldr	r0, [pc, #148]	; (800df2c <MX_TIM4_Init+0xd4>)
 800de96:	f7ff fbb3 	bl	800d600 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800de9a:	4822      	ldr	r0, [pc, #136]	; (800df24 <MX_TIM4_Init+0xcc>)
 800de9c:	f7f6 fa96 	bl	80043cc <HAL_TIM_PWM_Init>
 800dea0:	b118      	cbz	r0, 800deaa <MX_TIM4_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 800dea2:	21c3      	movs	r1, #195	; 0xc3
 800dea4:	4821      	ldr	r0, [pc, #132]	; (800df2c <MX_TIM4_Init+0xd4>)
 800dea6:	f7ff fbab 	bl	800d600 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800deaa:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800deac:	a901      	add	r1, sp, #4
 800deae:	481d      	ldr	r0, [pc, #116]	; (800df24 <MX_TIM4_Init+0xcc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800deb0:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800deb2:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800deb4:	f7f6 fb5c 	bl	8004570 <HAL_TIMEx_MasterConfigSynchronization>
 800deb8:	b118      	cbz	r0, 800dec2 <MX_TIM4_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 800deba:	21ca      	movs	r1, #202	; 0xca
 800debc:	481b      	ldr	r0, [pc, #108]	; (800df2c <MX_TIM4_Init+0xd4>)
 800debe:	f7ff fb9f 	bl	800d600 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dec2:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dec4:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dec6:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dec8:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 21000-1;
 800deca:	f245 2307 	movw	r3, #20999	; 0x5207
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dece:	4815      	ldr	r0, [pc, #84]	; (800df24 <MX_TIM4_Init+0xcc>)
  sConfigOC.Pulse = 21000-1;
 800ded0:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ded2:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800ded4:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800ded6:	f7f6 fac3 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800deda:	b118      	cbz	r0, 800dee4 <MX_TIM4_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 800dedc:	21d3      	movs	r1, #211	; 0xd3
 800dede:	4813      	ldr	r0, [pc, #76]	; (800df2c <MX_TIM4_Init+0xd4>)
 800dee0:	f7ff fb8e 	bl	800d600 <_Error_Handler>
  sConfigOC.Pulse = 10500-1;
 800dee4:	f642 1303 	movw	r3, #10499	; 0x2903
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800dee8:	2204      	movs	r2, #4
 800deea:	a907      	add	r1, sp, #28
 800deec:	480d      	ldr	r0, [pc, #52]	; (800df24 <MX_TIM4_Init+0xcc>)
  sConfigOC.Pulse = 10500-1;
 800deee:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800def0:	f7f6 fab6 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800def4:	b118      	cbz	r0, 800defe <MX_TIM4_Init+0xa6>
    _Error_Handler(__FILE__, __LINE__);
 800def6:	21d9      	movs	r1, #217	; 0xd9
 800def8:	480c      	ldr	r0, [pc, #48]	; (800df2c <MX_TIM4_Init+0xd4>)
 800defa:	f7ff fb81 	bl	800d600 <_Error_Handler>
  sConfigOC.Pulse = 5250-1;
 800defe:	f241 4381 	movw	r3, #5249	; 0x1481
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800df02:	2208      	movs	r2, #8
 800df04:	a907      	add	r1, sp, #28
 800df06:	4807      	ldr	r0, [pc, #28]	; (800df24 <MX_TIM4_Init+0xcc>)
  sConfigOC.Pulse = 5250-1;
 800df08:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800df0a:	f7f6 faa9 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800df0e:	b118      	cbz	r0, 800df18 <MX_TIM4_Init+0xc0>
    _Error_Handler(__FILE__, __LINE__);
 800df10:	21df      	movs	r1, #223	; 0xdf
 800df12:	4806      	ldr	r0, [pc, #24]	; (800df2c <MX_TIM4_Init+0xd4>)
 800df14:	f7ff fb74 	bl	800d600 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 800df18:	4802      	ldr	r0, [pc, #8]	; (800df24 <MX_TIM4_Init+0xcc>)
 800df1a:	f7ff fe79 	bl	800dc10 <HAL_TIM_MspPostInit>
}
 800df1e:	b00f      	add	sp, #60	; 0x3c
 800df20:	f85d fb04 	ldr.w	pc, [sp], #4
 800df24:	200073e0 	.word	0x200073e0
 800df28:	40000800 	.word	0x40000800
 800df2c:	080126ff 	.word	0x080126ff

0800df30 <MX_TIM5_Init>:
{
 800df30:	b510      	push	{r4, lr}
  htim5.Instance = TIM5;
 800df32:	482c      	ldr	r0, [pc, #176]	; (800dfe4 <MX_TIM5_Init+0xb4>)
  htim5.Init.Prescaler = 84-1;
 800df34:	4a2c      	ldr	r2, [pc, #176]	; (800dfe8 <MX_TIM5_Init+0xb8>)
 800df36:	2353      	movs	r3, #83	; 0x53
 800df38:	e880 000c 	stmia.w	r0, {r2, r3}
{
 800df3c:	b08e      	sub	sp, #56	; 0x38
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800df3e:	2300      	movs	r3, #0
  htim5.Init.Period = 10000-1;
 800df40:	f242 720f 	movw	r2, #9999	; 0x270f
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800df44:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 10000-1;
 800df46:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800df48:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800df4a:	f7f6 fa25 	bl	8004398 <HAL_TIM_Base_Init>
 800df4e:	b118      	cbz	r0, 800df58 <MX_TIM5_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 800df50:	21f3      	movs	r1, #243	; 0xf3
 800df52:	4826      	ldr	r0, [pc, #152]	; (800dfec <MX_TIM5_Init+0xbc>)
 800df54:	f7ff fb54 	bl	800d600 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800df58:	a90e      	add	r1, sp, #56	; 0x38
 800df5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800df5e:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800df62:	4820      	ldr	r0, [pc, #128]	; (800dfe4 <MX_TIM5_Init+0xb4>)
 800df64:	f7f6 f854 	bl	8004010 <HAL_TIM_ConfigClockSource>
 800df68:	b118      	cbz	r0, 800df72 <MX_TIM5_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 800df6a:	21f9      	movs	r1, #249	; 0xf9
 800df6c:	481f      	ldr	r0, [pc, #124]	; (800dfec <MX_TIM5_Init+0xbc>)
 800df6e:	f7ff fb47 	bl	800d600 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800df72:	481c      	ldr	r0, [pc, #112]	; (800dfe4 <MX_TIM5_Init+0xb4>)
 800df74:	f7f6 fa2a 	bl	80043cc <HAL_TIM_PWM_Init>
 800df78:	b118      	cbz	r0, 800df82 <MX_TIM5_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 800df7a:	21fe      	movs	r1, #254	; 0xfe
 800df7c:	481b      	ldr	r0, [pc, #108]	; (800dfec <MX_TIM5_Init+0xbc>)
 800df7e:	f7ff fb3f 	bl	800d600 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800df82:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800df84:	a901      	add	r1, sp, #4
 800df86:	4817      	ldr	r0, [pc, #92]	; (800dfe4 <MX_TIM5_Init+0xb4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800df88:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800df8a:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800df8c:	f7f6 faf0 	bl	8004570 <HAL_TIMEx_MasterConfigSynchronization>
 800df90:	b120      	cbz	r0, 800df9c <MX_TIM5_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 800df92:	f240 1105 	movw	r1, #261	; 0x105
 800df96:	4815      	ldr	r0, [pc, #84]	; (800dfec <MX_TIM5_Init+0xbc>)
 800df98:	f7ff fb32 	bl	800d600 <_Error_Handler>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800df9c:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800df9e:	2360      	movs	r3, #96	; 0x60
 800dfa0:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dfa2:	4622      	mov	r2, r4
  sConfigOC.Pulse = 5000;
 800dfa4:	f241 3388 	movw	r3, #5000	; 0x1388
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dfa8:	a907      	add	r1, sp, #28
 800dfaa:	480e      	ldr	r0, [pc, #56]	; (800dfe4 <MX_TIM5_Init+0xb4>)
  sConfigOC.Pulse = 5000;
 800dfac:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dfae:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dfb0:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dfb2:	f7f6 fa55 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800dfb6:	b120      	cbz	r0, 800dfc2 <MX_TIM5_Init+0x92>
    _Error_Handler(__FILE__, __LINE__);
 800dfb8:	f44f 7187 	mov.w	r1, #270	; 0x10e
 800dfbc:	480b      	ldr	r0, [pc, #44]	; (800dfec <MX_TIM5_Init+0xbc>)
 800dfbe:	f7ff fb1f 	bl	800d600 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dfc2:	220c      	movs	r2, #12
 800dfc4:	a907      	add	r1, sp, #28
 800dfc6:	4807      	ldr	r0, [pc, #28]	; (800dfe4 <MX_TIM5_Init+0xb4>)
  sConfigOC.Pulse = 0;
 800dfc8:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dfca:	f7f6 fa49 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800dfce:	b120      	cbz	r0, 800dfda <MX_TIM5_Init+0xaa>
    _Error_Handler(__FILE__, __LINE__);
 800dfd0:	f44f 718a 	mov.w	r1, #276	; 0x114
 800dfd4:	4805      	ldr	r0, [pc, #20]	; (800dfec <MX_TIM5_Init+0xbc>)
 800dfd6:	f7ff fb13 	bl	800d600 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim5);
 800dfda:	4802      	ldr	r0, [pc, #8]	; (800dfe4 <MX_TIM5_Init+0xb4>)
 800dfdc:	f7ff fe18 	bl	800dc10 <HAL_TIM_MspPostInit>
}
 800dfe0:	b00e      	add	sp, #56	; 0x38
 800dfe2:	bd10      	pop	{r4, pc}
 800dfe4:	20007458 	.word	0x20007458
 800dfe8:	40000c00 	.word	0x40000c00
 800dfec:	080126ff 	.word	0x080126ff

0800dff0 <MX_TIM10_Init>:
{
 800dff0:	b500      	push	{lr}
  htim10.Instance = TIM10;
 800dff2:	481a      	ldr	r0, [pc, #104]	; (800e05c <MX_TIM10_Init+0x6c>)
  htim10.Init.Prescaler = 336-1;
 800dff4:	491a      	ldr	r1, [pc, #104]	; (800e060 <MX_TIM10_Init+0x70>)
 800dff6:	f240 134f 	movw	r3, #335	; 0x14f
{
 800dffa:	b089      	sub	sp, #36	; 0x24
  htim10.Init.Prescaler = 336-1;
 800dffc:	e880 000a 	stmia.w	r0, {r1, r3}
  htim10.Init.Period = 10000-1;
 800e000:	f242 720f 	movw	r2, #9999	; 0x270f
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e004:	2300      	movs	r3, #0
 800e006:	6083      	str	r3, [r0, #8]
  htim10.Init.Period = 10000-1;
 800e008:	60c2      	str	r2, [r0, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e00a:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800e00c:	f7f6 f9c4 	bl	8004398 <HAL_TIM_Base_Init>
 800e010:	b120      	cbz	r0, 800e01c <MX_TIM10_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 800e012:	f44f 719e 	mov.w	r1, #316	; 0x13c
 800e016:	4813      	ldr	r0, [pc, #76]	; (800e064 <MX_TIM10_Init+0x74>)
 800e018:	f7ff faf2 	bl	800d600 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800e01c:	480f      	ldr	r0, [pc, #60]	; (800e05c <MX_TIM10_Init+0x6c>)
 800e01e:	f7f6 f9d5 	bl	80043cc <HAL_TIM_PWM_Init>
 800e022:	b120      	cbz	r0, 800e02e <MX_TIM10_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 800e024:	f240 1141 	movw	r1, #321	; 0x141
 800e028:	480e      	ldr	r0, [pc, #56]	; (800e064 <MX_TIM10_Init+0x74>)
 800e02a:	f7ff fae9 	bl	800d600 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e02e:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e030:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e032:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e034:	a901      	add	r1, sp, #4
  sConfigOC.Pulse = 100;
 800e036:	2364      	movs	r3, #100	; 0x64
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e038:	4808      	ldr	r0, [pc, #32]	; (800e05c <MX_TIM10_Init+0x6c>)
  sConfigOC.Pulse = 100;
 800e03a:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e03c:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e03e:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e040:	f7f6 fa0e 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800e044:	b120      	cbz	r0, 800e050 <MX_TIM10_Init+0x60>
    _Error_Handler(__FILE__, __LINE__);
 800e046:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800e04a:	4806      	ldr	r0, [pc, #24]	; (800e064 <MX_TIM10_Init+0x74>)
 800e04c:	f7ff fad8 	bl	800d600 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim10);
 800e050:	4802      	ldr	r0, [pc, #8]	; (800e05c <MX_TIM10_Init+0x6c>)
 800e052:	f7ff fddd 	bl	800dc10 <HAL_TIM_MspPostInit>
}
 800e056:	b009      	add	sp, #36	; 0x24
 800e058:	f85d fb04 	ldr.w	pc, [sp], #4
 800e05c:	2000741c 	.word	0x2000741c
 800e060:	40014400 	.word	0x40014400
 800e064:	080126ff 	.word	0x080126ff

0800e068 <udp_echoserver_receive_callback>:
extern UART_HandleTypeDef huart3;
uint8_t udp_data;
uint8_t udp_flag;

void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 800e068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e06a:	4614      	mov	r4, r2
	MEMCPY(&udp_data, p->payload, p->len);
 800e06c:	4e10      	ldr	r6, [pc, #64]	; (800e0b0 <udp_echoserver_receive_callback+0x48>)
 800e06e:	8952      	ldrh	r2, [r2, #10]
{
 800e070:	460d      	mov	r5, r1
	MEMCPY(&udp_data, p->payload, p->len);
 800e072:	4630      	mov	r0, r6
 800e074:	6861      	ldr	r1, [r4, #4]
{
 800e076:	461f      	mov	r7, r3
	MEMCPY(&udp_data, p->payload, p->len);
 800e078:	f000 f8dd 	bl	800e236 <memcpy>
	udp_flag = 1;
 800e07c:	4b0d      	ldr	r3, [pc, #52]	; (800e0b4 <udp_echoserver_receive_callback+0x4c>)

	HAL_UART_Transmit(&huart3, &udp_data, 1, 10);
 800e07e:	480e      	ldr	r0, [pc, #56]	; (800e0b8 <udp_echoserver_receive_callback+0x50>)
	udp_flag = 1;
 800e080:	2201      	movs	r2, #1
 800e082:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, &udp_data, 1, 10);
 800e084:	4631      	mov	r1, r6
 800e086:	230a      	movs	r3, #10
 800e088:	f7f6 fc14 	bl	80048b4 <HAL_UART_Transmit>

  /* Connect to the remote client */
  udp_connect(upcb, addr, UDP_CLIENT_PORT);
 800e08c:	2207      	movs	r2, #7
 800e08e:	4639      	mov	r1, r7
 800e090:	4628      	mov	r0, r5
 800e092:	f7fd fb75 	bl	800b780 <udp_connect>
    
  /* Tell the client that we have accepted it */
  udp_send(upcb, p);
 800e096:	4621      	mov	r1, r4
 800e098:	4628      	mov	r0, r5
 800e09a:	f7fd fb67 	bl	800b76c <udp_send>

  /* free the UDP connection, so we can accept new clients */
  udp_disconnect(upcb);
 800e09e:	4628      	mov	r0, r5
 800e0a0:	f7fd fb96 	bl	800b7d0 <udp_disconnect>
	
  /* Free the p buffer */
  pbuf_free(p);
 800e0a4:	4620      	mov	r0, r4
   
}
 800e0a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  pbuf_free(p);
 800e0aa:	f7fa b973 	b.w	8008394 <pbuf_free>
 800e0ae:	bf00      	nop
 800e0b0:	20007549 	.word	0x20007549
 800e0b4:	20007548 	.word	0x20007548
 800e0b8:	2000754c 	.word	0x2000754c

0800e0bc <udp_echoserver_init>:
{
 800e0bc:	b510      	push	{r4, lr}
   upcb = udp_new();
 800e0be:	f7fd fb92 	bl	800b7e6 <udp_new>
   if (upcb)
 800e0c2:	4604      	mov	r4, r0
 800e0c4:	b158      	cbz	r0, 800e0de <udp_echoserver_init+0x22>
      err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 800e0c6:	2207      	movs	r2, #7
 800e0c8:	4905      	ldr	r1, [pc, #20]	; (800e0e0 <udp_echoserver_init+0x24>)
 800e0ca:	f7fd fa5f 	bl	800b58c <udp_bind>
      if(err == ERR_OK)
 800e0ce:	4602      	mov	r2, r0
 800e0d0:	b928      	cbnz	r0, 800e0de <udp_echoserver_init+0x22>
        udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	4903      	ldr	r1, [pc, #12]	; (800e0e4 <udp_echoserver_init+0x28>)
}
 800e0d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 800e0da:	f7fd bb81 	b.w	800b7e0 <udp_recv>
 800e0de:	bd10      	pop	{r4, pc}
 800e0e0:	0801144c 	.word	0x0801144c
 800e0e4:	0800e069 	.word	0x0800e069

0800e0e8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800e0e8:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 800e0ea:	480c      	ldr	r0, [pc, #48]	; (800e11c <MX_USART3_UART_Init+0x34>)
  huart3.Init.BaudRate = 115200;
 800e0ec:	4b0c      	ldr	r3, [pc, #48]	; (800e120 <MX_USART3_UART_Init+0x38>)
 800e0ee:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800e0f2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 800e0f6:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800e0fc:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800e0fe:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800e100:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e102:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800e104:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800e106:	f7f6 fba7 	bl	8004858 <HAL_UART_Init>
 800e10a:	b128      	cbz	r0, 800e118 <MX_USART3_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e10c:	214c      	movs	r1, #76	; 0x4c
 800e10e:	4805      	ldr	r0, [pc, #20]	; (800e124 <MX_USART3_UART_Init+0x3c>)
  }

}
 800e110:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800e114:	f7ff ba74 	b.w	800d600 <_Error_Handler>
 800e118:	bd08      	pop	{r3, pc}
 800e11a:	bf00      	nop
 800e11c:	2000754c 	.word	0x2000754c
 800e120:	40004800 	.word	0x40004800
 800e124:	0801270c 	.word	0x0801270c

0800e128 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800e128:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 800e12a:	6802      	ldr	r2, [r0, #0]
 800e12c:	4b10      	ldr	r3, [pc, #64]	; (800e170 <HAL_UART_MspInit+0x48>)
 800e12e:	429a      	cmp	r2, r3
 800e130:	d11a      	bne.n	800e168 <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800e132:	2300      	movs	r3, #0
 800e134:	9300      	str	r3, [sp, #0]
 800e136:	4b0f      	ldr	r3, [pc, #60]	; (800e174 <HAL_UART_MspInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e138:	480f      	ldr	r0, [pc, #60]	; (800e178 <HAL_UART_MspInit+0x50>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800e13a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e13c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800e140:	641a      	str	r2, [r3, #64]	; 0x40
 800e142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e144:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e148:	9300      	str	r3, [sp, #0]
 800e14a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800e14c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e150:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e152:	2302      	movs	r3, #2
 800e154:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e156:	2301      	movs	r3, #1
 800e158:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e15a:	2303      	movs	r3, #3
 800e15c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e15e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800e160:	2307      	movs	r3, #7
 800e162:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e164:	f7f4 f98c 	bl	8002480 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800e168:	b007      	add	sp, #28
 800e16a:	f85d fb04 	ldr.w	pc, [sp], #4
 800e16e:	bf00      	nop
 800e170:	40004800 	.word	0x40004800
 800e174:	40023800 	.word	0x40023800
 800e178:	40020c00 	.word	0x40020c00

0800e17c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e17c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e1b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e180:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e182:	e003      	b.n	800e18c <LoopCopyDataInit>

0800e184 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e184:	4b0c      	ldr	r3, [pc, #48]	; (800e1b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e186:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e188:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e18a:	3104      	adds	r1, #4

0800e18c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e18c:	480b      	ldr	r0, [pc, #44]	; (800e1bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e18e:	4b0c      	ldr	r3, [pc, #48]	; (800e1c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e190:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e192:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e194:	d3f6      	bcc.n	800e184 <CopyDataInit>
  ldr  r2, =_sbss
 800e196:	4a0b      	ldr	r2, [pc, #44]	; (800e1c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e198:	e002      	b.n	800e1a0 <LoopFillZerobss>

0800e19a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e19a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e19c:	f842 3b04 	str.w	r3, [r2], #4

0800e1a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e1a0:	4b09      	ldr	r3, [pc, #36]	; (800e1c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e1a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e1a4:	d3f9      	bcc.n	800e19a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e1a6:	f7ff fc75 	bl	800da94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e1aa:	f000 f811 	bl	800e1d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e1ae:	f7fe ff59 	bl	800d064 <main>
  bx  lr    
 800e1b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e1b4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e1b8:	080129e8 	.word	0x080129e8
  ldr  r0, =_sdata
 800e1bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e1c0:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 800e1c4:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 800e1c8:	20007590 	.word	0x20007590

0800e1cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e1cc:	e7fe      	b.n	800e1cc <ADC_IRQHandler>
	...

0800e1d0 <__libc_init_array>:
 800e1d0:	b570      	push	{r4, r5, r6, lr}
 800e1d2:	4e0d      	ldr	r6, [pc, #52]	; (800e208 <__libc_init_array+0x38>)
 800e1d4:	4c0d      	ldr	r4, [pc, #52]	; (800e20c <__libc_init_array+0x3c>)
 800e1d6:	1ba4      	subs	r4, r4, r6
 800e1d8:	10a4      	asrs	r4, r4, #2
 800e1da:	2500      	movs	r5, #0
 800e1dc:	42a5      	cmp	r5, r4
 800e1de:	d109      	bne.n	800e1f4 <__libc_init_array+0x24>
 800e1e0:	4e0b      	ldr	r6, [pc, #44]	; (800e210 <__libc_init_array+0x40>)
 800e1e2:	4c0c      	ldr	r4, [pc, #48]	; (800e214 <__libc_init_array+0x44>)
 800e1e4:	f002 fd6c 	bl	8010cc0 <_init>
 800e1e8:	1ba4      	subs	r4, r4, r6
 800e1ea:	10a4      	asrs	r4, r4, #2
 800e1ec:	2500      	movs	r5, #0
 800e1ee:	42a5      	cmp	r5, r4
 800e1f0:	d105      	bne.n	800e1fe <__libc_init_array+0x2e>
 800e1f2:	bd70      	pop	{r4, r5, r6, pc}
 800e1f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e1f8:	4798      	blx	r3
 800e1fa:	3501      	adds	r5, #1
 800e1fc:	e7ee      	b.n	800e1dc <__libc_init_array+0xc>
 800e1fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e202:	4798      	blx	r3
 800e204:	3501      	adds	r5, #1
 800e206:	e7f2      	b.n	800e1ee <__libc_init_array+0x1e>
 800e208:	080129e0 	.word	0x080129e0
 800e20c:	080129e0 	.word	0x080129e0
 800e210:	080129e0 	.word	0x080129e0
 800e214:	080129e4 	.word	0x080129e4

0800e218 <memcmp>:
 800e218:	b510      	push	{r4, lr}
 800e21a:	3901      	subs	r1, #1
 800e21c:	4402      	add	r2, r0
 800e21e:	4290      	cmp	r0, r2
 800e220:	d101      	bne.n	800e226 <memcmp+0xe>
 800e222:	2000      	movs	r0, #0
 800e224:	bd10      	pop	{r4, pc}
 800e226:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e22a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e22e:	42a3      	cmp	r3, r4
 800e230:	d0f5      	beq.n	800e21e <memcmp+0x6>
 800e232:	1b18      	subs	r0, r3, r4
 800e234:	bd10      	pop	{r4, pc}

0800e236 <memcpy>:
 800e236:	b510      	push	{r4, lr}
 800e238:	1e43      	subs	r3, r0, #1
 800e23a:	440a      	add	r2, r1
 800e23c:	4291      	cmp	r1, r2
 800e23e:	d100      	bne.n	800e242 <memcpy+0xc>
 800e240:	bd10      	pop	{r4, pc}
 800e242:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e246:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e24a:	e7f7      	b.n	800e23c <memcpy+0x6>

0800e24c <memset>:
 800e24c:	4402      	add	r2, r0
 800e24e:	4603      	mov	r3, r0
 800e250:	4293      	cmp	r3, r2
 800e252:	d100      	bne.n	800e256 <memset+0xa>
 800e254:	4770      	bx	lr
 800e256:	f803 1b01 	strb.w	r1, [r3], #1
 800e25a:	e7f9      	b.n	800e250 <memset+0x4>

0800e25c <__cvt>:
 800e25c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e260:	ec55 4b10 	vmov	r4, r5, d0
 800e264:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e266:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e26a:	2d00      	cmp	r5, #0
 800e26c:	460e      	mov	r6, r1
 800e26e:	4691      	mov	r9, r2
 800e270:	4619      	mov	r1, r3
 800e272:	bfb8      	it	lt
 800e274:	4622      	movlt	r2, r4
 800e276:	462b      	mov	r3, r5
 800e278:	f027 0720 	bic.w	r7, r7, #32
 800e27c:	bfbb      	ittet	lt
 800e27e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e282:	461d      	movlt	r5, r3
 800e284:	2300      	movge	r3, #0
 800e286:	232d      	movlt	r3, #45	; 0x2d
 800e288:	bfb8      	it	lt
 800e28a:	4614      	movlt	r4, r2
 800e28c:	2f46      	cmp	r7, #70	; 0x46
 800e28e:	700b      	strb	r3, [r1, #0]
 800e290:	d004      	beq.n	800e29c <__cvt+0x40>
 800e292:	2f45      	cmp	r7, #69	; 0x45
 800e294:	d100      	bne.n	800e298 <__cvt+0x3c>
 800e296:	3601      	adds	r6, #1
 800e298:	2102      	movs	r1, #2
 800e29a:	e000      	b.n	800e29e <__cvt+0x42>
 800e29c:	2103      	movs	r1, #3
 800e29e:	ab03      	add	r3, sp, #12
 800e2a0:	9301      	str	r3, [sp, #4]
 800e2a2:	ab02      	add	r3, sp, #8
 800e2a4:	9300      	str	r3, [sp, #0]
 800e2a6:	4632      	mov	r2, r6
 800e2a8:	4653      	mov	r3, sl
 800e2aa:	ec45 4b10 	vmov	d0, r4, r5
 800e2ae:	f000 fd0b 	bl	800ecc8 <_dtoa_r>
 800e2b2:	2f47      	cmp	r7, #71	; 0x47
 800e2b4:	4680      	mov	r8, r0
 800e2b6:	d102      	bne.n	800e2be <__cvt+0x62>
 800e2b8:	f019 0f01 	tst.w	r9, #1
 800e2bc:	d026      	beq.n	800e30c <__cvt+0xb0>
 800e2be:	2f46      	cmp	r7, #70	; 0x46
 800e2c0:	eb08 0906 	add.w	r9, r8, r6
 800e2c4:	d111      	bne.n	800e2ea <__cvt+0x8e>
 800e2c6:	f898 3000 	ldrb.w	r3, [r8]
 800e2ca:	2b30      	cmp	r3, #48	; 0x30
 800e2cc:	d10a      	bne.n	800e2e4 <__cvt+0x88>
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	4629      	mov	r1, r5
 800e2d6:	f7f2 fbf3 	bl	8000ac0 <__aeabi_dcmpeq>
 800e2da:	b918      	cbnz	r0, 800e2e4 <__cvt+0x88>
 800e2dc:	f1c6 0601 	rsb	r6, r6, #1
 800e2e0:	f8ca 6000 	str.w	r6, [sl]
 800e2e4:	f8da 3000 	ldr.w	r3, [sl]
 800e2e8:	4499      	add	r9, r3
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	4620      	mov	r0, r4
 800e2f0:	4629      	mov	r1, r5
 800e2f2:	f7f2 fbe5 	bl	8000ac0 <__aeabi_dcmpeq>
 800e2f6:	b938      	cbnz	r0, 800e308 <__cvt+0xac>
 800e2f8:	2230      	movs	r2, #48	; 0x30
 800e2fa:	9b03      	ldr	r3, [sp, #12]
 800e2fc:	4599      	cmp	r9, r3
 800e2fe:	d905      	bls.n	800e30c <__cvt+0xb0>
 800e300:	1c59      	adds	r1, r3, #1
 800e302:	9103      	str	r1, [sp, #12]
 800e304:	701a      	strb	r2, [r3, #0]
 800e306:	e7f8      	b.n	800e2fa <__cvt+0x9e>
 800e308:	f8cd 900c 	str.w	r9, [sp, #12]
 800e30c:	9b03      	ldr	r3, [sp, #12]
 800e30e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e310:	eba3 0308 	sub.w	r3, r3, r8
 800e314:	4640      	mov	r0, r8
 800e316:	6013      	str	r3, [r2, #0]
 800e318:	b004      	add	sp, #16
 800e31a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e31e <__exponent>:
 800e31e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e320:	4603      	mov	r3, r0
 800e322:	2900      	cmp	r1, #0
 800e324:	bfb8      	it	lt
 800e326:	4249      	neglt	r1, r1
 800e328:	f803 2b02 	strb.w	r2, [r3], #2
 800e32c:	bfb4      	ite	lt
 800e32e:	222d      	movlt	r2, #45	; 0x2d
 800e330:	222b      	movge	r2, #43	; 0x2b
 800e332:	2909      	cmp	r1, #9
 800e334:	7042      	strb	r2, [r0, #1]
 800e336:	dd20      	ble.n	800e37a <__exponent+0x5c>
 800e338:	f10d 0207 	add.w	r2, sp, #7
 800e33c:	4617      	mov	r7, r2
 800e33e:	260a      	movs	r6, #10
 800e340:	fb91 f5f6 	sdiv	r5, r1, r6
 800e344:	fb06 1115 	mls	r1, r6, r5, r1
 800e348:	3130      	adds	r1, #48	; 0x30
 800e34a:	2d09      	cmp	r5, #9
 800e34c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e350:	f102 34ff 	add.w	r4, r2, #4294967295
 800e354:	4629      	mov	r1, r5
 800e356:	dc09      	bgt.n	800e36c <__exponent+0x4e>
 800e358:	3130      	adds	r1, #48	; 0x30
 800e35a:	3a02      	subs	r2, #2
 800e35c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e360:	42ba      	cmp	r2, r7
 800e362:	461c      	mov	r4, r3
 800e364:	d304      	bcc.n	800e370 <__exponent+0x52>
 800e366:	1a20      	subs	r0, r4, r0
 800e368:	b003      	add	sp, #12
 800e36a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e36c:	4622      	mov	r2, r4
 800e36e:	e7e7      	b.n	800e340 <__exponent+0x22>
 800e370:	f812 1b01 	ldrb.w	r1, [r2], #1
 800e374:	f803 1b01 	strb.w	r1, [r3], #1
 800e378:	e7f2      	b.n	800e360 <__exponent+0x42>
 800e37a:	2230      	movs	r2, #48	; 0x30
 800e37c:	461c      	mov	r4, r3
 800e37e:	4411      	add	r1, r2
 800e380:	f804 2b02 	strb.w	r2, [r4], #2
 800e384:	7059      	strb	r1, [r3, #1]
 800e386:	e7ee      	b.n	800e366 <__exponent+0x48>

0800e388 <_printf_float>:
 800e388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e38c:	b08d      	sub	sp, #52	; 0x34
 800e38e:	460c      	mov	r4, r1
 800e390:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e394:	4616      	mov	r6, r2
 800e396:	461f      	mov	r7, r3
 800e398:	4605      	mov	r5, r0
 800e39a:	f001 fb2d 	bl	800f9f8 <_localeconv_r>
 800e39e:	6803      	ldr	r3, [r0, #0]
 800e3a0:	9304      	str	r3, [sp, #16]
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	f7f1 ff14 	bl	80001d0 <strlen>
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	930a      	str	r3, [sp, #40]	; 0x28
 800e3ac:	f8d8 3000 	ldr.w	r3, [r8]
 800e3b0:	9005      	str	r0, [sp, #20]
 800e3b2:	3307      	adds	r3, #7
 800e3b4:	f023 0307 	bic.w	r3, r3, #7
 800e3b8:	f103 0208 	add.w	r2, r3, #8
 800e3bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e3c0:	f8d4 b000 	ldr.w	fp, [r4]
 800e3c4:	f8c8 2000 	str.w	r2, [r8]
 800e3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3cc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e3d0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e3d4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e3d8:	9307      	str	r3, [sp, #28]
 800e3da:	f8cd 8018 	str.w	r8, [sp, #24]
 800e3de:	f04f 32ff 	mov.w	r2, #4294967295
 800e3e2:	4ba5      	ldr	r3, [pc, #660]	; (800e678 <_printf_float+0x2f0>)
 800e3e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3e8:	f7f2 fb9c 	bl	8000b24 <__aeabi_dcmpun>
 800e3ec:	2800      	cmp	r0, #0
 800e3ee:	f040 81fb 	bne.w	800e7e8 <_printf_float+0x460>
 800e3f2:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f6:	4ba0      	ldr	r3, [pc, #640]	; (800e678 <_printf_float+0x2f0>)
 800e3f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3fc:	f7f2 fb74 	bl	8000ae8 <__aeabi_dcmple>
 800e400:	2800      	cmp	r0, #0
 800e402:	f040 81f1 	bne.w	800e7e8 <_printf_float+0x460>
 800e406:	2200      	movs	r2, #0
 800e408:	2300      	movs	r3, #0
 800e40a:	4640      	mov	r0, r8
 800e40c:	4649      	mov	r1, r9
 800e40e:	f7f2 fb61 	bl	8000ad4 <__aeabi_dcmplt>
 800e412:	b110      	cbz	r0, 800e41a <_printf_float+0x92>
 800e414:	232d      	movs	r3, #45	; 0x2d
 800e416:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e41a:	4b98      	ldr	r3, [pc, #608]	; (800e67c <_printf_float+0x2f4>)
 800e41c:	4a98      	ldr	r2, [pc, #608]	; (800e680 <_printf_float+0x2f8>)
 800e41e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e422:	bf8c      	ite	hi
 800e424:	4690      	movhi	r8, r2
 800e426:	4698      	movls	r8, r3
 800e428:	2303      	movs	r3, #3
 800e42a:	f02b 0204 	bic.w	r2, fp, #4
 800e42e:	6123      	str	r3, [r4, #16]
 800e430:	6022      	str	r2, [r4, #0]
 800e432:	f04f 0900 	mov.w	r9, #0
 800e436:	9700      	str	r7, [sp, #0]
 800e438:	4633      	mov	r3, r6
 800e43a:	aa0b      	add	r2, sp, #44	; 0x2c
 800e43c:	4621      	mov	r1, r4
 800e43e:	4628      	mov	r0, r5
 800e440:	f000 f9e2 	bl	800e808 <_printf_common>
 800e444:	3001      	adds	r0, #1
 800e446:	f040 8093 	bne.w	800e570 <_printf_float+0x1e8>
 800e44a:	f04f 30ff 	mov.w	r0, #4294967295
 800e44e:	b00d      	add	sp, #52	; 0x34
 800e450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e454:	6861      	ldr	r1, [r4, #4]
 800e456:	1c4b      	adds	r3, r1, #1
 800e458:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800e45c:	d13f      	bne.n	800e4de <_printf_float+0x156>
 800e45e:	2306      	movs	r3, #6
 800e460:	6063      	str	r3, [r4, #4]
 800e462:	2300      	movs	r3, #0
 800e464:	9303      	str	r3, [sp, #12]
 800e466:	ab0a      	add	r3, sp, #40	; 0x28
 800e468:	9302      	str	r3, [sp, #8]
 800e46a:	ab09      	add	r3, sp, #36	; 0x24
 800e46c:	9300      	str	r3, [sp, #0]
 800e46e:	ec49 8b10 	vmov	d0, r8, r9
 800e472:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e476:	6022      	str	r2, [r4, #0]
 800e478:	f8cd a004 	str.w	sl, [sp, #4]
 800e47c:	6861      	ldr	r1, [r4, #4]
 800e47e:	4628      	mov	r0, r5
 800e480:	f7ff feec 	bl	800e25c <__cvt>
 800e484:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800e488:	2b47      	cmp	r3, #71	; 0x47
 800e48a:	4680      	mov	r8, r0
 800e48c:	d109      	bne.n	800e4a2 <_printf_float+0x11a>
 800e48e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e490:	1cd8      	adds	r0, r3, #3
 800e492:	db02      	blt.n	800e49a <_printf_float+0x112>
 800e494:	6862      	ldr	r2, [r4, #4]
 800e496:	4293      	cmp	r3, r2
 800e498:	dd57      	ble.n	800e54a <_printf_float+0x1c2>
 800e49a:	f1aa 0a02 	sub.w	sl, sl, #2
 800e49e:	fa5f fa8a 	uxtb.w	sl, sl
 800e4a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e4a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e4a8:	d834      	bhi.n	800e514 <_printf_float+0x18c>
 800e4aa:	3901      	subs	r1, #1
 800e4ac:	4652      	mov	r2, sl
 800e4ae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e4b2:	9109      	str	r1, [sp, #36]	; 0x24
 800e4b4:	f7ff ff33 	bl	800e31e <__exponent>
 800e4b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e4ba:	1883      	adds	r3, r0, r2
 800e4bc:	2a01      	cmp	r2, #1
 800e4be:	4681      	mov	r9, r0
 800e4c0:	6123      	str	r3, [r4, #16]
 800e4c2:	dc02      	bgt.n	800e4ca <_printf_float+0x142>
 800e4c4:	6822      	ldr	r2, [r4, #0]
 800e4c6:	07d1      	lsls	r1, r2, #31
 800e4c8:	d501      	bpl.n	800e4ce <_printf_float+0x146>
 800e4ca:	3301      	adds	r3, #1
 800e4cc:	6123      	str	r3, [r4, #16]
 800e4ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d0af      	beq.n	800e436 <_printf_float+0xae>
 800e4d6:	232d      	movs	r3, #45	; 0x2d
 800e4d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e4dc:	e7ab      	b.n	800e436 <_printf_float+0xae>
 800e4de:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800e4e2:	d002      	beq.n	800e4ea <_printf_float+0x162>
 800e4e4:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e4e8:	d1bb      	bne.n	800e462 <_printf_float+0xda>
 800e4ea:	b189      	cbz	r1, 800e510 <_printf_float+0x188>
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	9303      	str	r3, [sp, #12]
 800e4f0:	ab0a      	add	r3, sp, #40	; 0x28
 800e4f2:	9302      	str	r3, [sp, #8]
 800e4f4:	ab09      	add	r3, sp, #36	; 0x24
 800e4f6:	9300      	str	r3, [sp, #0]
 800e4f8:	ec49 8b10 	vmov	d0, r8, r9
 800e4fc:	6022      	str	r2, [r4, #0]
 800e4fe:	f8cd a004 	str.w	sl, [sp, #4]
 800e502:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e506:	4628      	mov	r0, r5
 800e508:	f7ff fea8 	bl	800e25c <__cvt>
 800e50c:	4680      	mov	r8, r0
 800e50e:	e7be      	b.n	800e48e <_printf_float+0x106>
 800e510:	2301      	movs	r3, #1
 800e512:	e7a5      	b.n	800e460 <_printf_float+0xd8>
 800e514:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800e518:	d119      	bne.n	800e54e <_printf_float+0x1c6>
 800e51a:	2900      	cmp	r1, #0
 800e51c:	6863      	ldr	r3, [r4, #4]
 800e51e:	dd0c      	ble.n	800e53a <_printf_float+0x1b2>
 800e520:	6121      	str	r1, [r4, #16]
 800e522:	b913      	cbnz	r3, 800e52a <_printf_float+0x1a2>
 800e524:	6822      	ldr	r2, [r4, #0]
 800e526:	07d2      	lsls	r2, r2, #31
 800e528:	d502      	bpl.n	800e530 <_printf_float+0x1a8>
 800e52a:	3301      	adds	r3, #1
 800e52c:	440b      	add	r3, r1
 800e52e:	6123      	str	r3, [r4, #16]
 800e530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e532:	65a3      	str	r3, [r4, #88]	; 0x58
 800e534:	f04f 0900 	mov.w	r9, #0
 800e538:	e7c9      	b.n	800e4ce <_printf_float+0x146>
 800e53a:	b913      	cbnz	r3, 800e542 <_printf_float+0x1ba>
 800e53c:	6822      	ldr	r2, [r4, #0]
 800e53e:	07d0      	lsls	r0, r2, #31
 800e540:	d501      	bpl.n	800e546 <_printf_float+0x1be>
 800e542:	3302      	adds	r3, #2
 800e544:	e7f3      	b.n	800e52e <_printf_float+0x1a6>
 800e546:	2301      	movs	r3, #1
 800e548:	e7f1      	b.n	800e52e <_printf_float+0x1a6>
 800e54a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800e54e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e552:	4293      	cmp	r3, r2
 800e554:	db05      	blt.n	800e562 <_printf_float+0x1da>
 800e556:	6822      	ldr	r2, [r4, #0]
 800e558:	6123      	str	r3, [r4, #16]
 800e55a:	07d1      	lsls	r1, r2, #31
 800e55c:	d5e8      	bpl.n	800e530 <_printf_float+0x1a8>
 800e55e:	3301      	adds	r3, #1
 800e560:	e7e5      	b.n	800e52e <_printf_float+0x1a6>
 800e562:	2b00      	cmp	r3, #0
 800e564:	bfd4      	ite	le
 800e566:	f1c3 0302 	rsble	r3, r3, #2
 800e56a:	2301      	movgt	r3, #1
 800e56c:	4413      	add	r3, r2
 800e56e:	e7de      	b.n	800e52e <_printf_float+0x1a6>
 800e570:	6823      	ldr	r3, [r4, #0]
 800e572:	055a      	lsls	r2, r3, #21
 800e574:	d407      	bmi.n	800e586 <_printf_float+0x1fe>
 800e576:	6923      	ldr	r3, [r4, #16]
 800e578:	4642      	mov	r2, r8
 800e57a:	4631      	mov	r1, r6
 800e57c:	4628      	mov	r0, r5
 800e57e:	47b8      	blx	r7
 800e580:	3001      	adds	r0, #1
 800e582:	d12b      	bne.n	800e5dc <_printf_float+0x254>
 800e584:	e761      	b.n	800e44a <_printf_float+0xc2>
 800e586:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e58a:	f240 80e2 	bls.w	800e752 <_printf_float+0x3ca>
 800e58e:	2200      	movs	r2, #0
 800e590:	2300      	movs	r3, #0
 800e592:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e596:	f7f2 fa93 	bl	8000ac0 <__aeabi_dcmpeq>
 800e59a:	2800      	cmp	r0, #0
 800e59c:	d03c      	beq.n	800e618 <_printf_float+0x290>
 800e59e:	2301      	movs	r3, #1
 800e5a0:	4a38      	ldr	r2, [pc, #224]	; (800e684 <_printf_float+0x2fc>)
 800e5a2:	4631      	mov	r1, r6
 800e5a4:	4628      	mov	r0, r5
 800e5a6:	47b8      	blx	r7
 800e5a8:	3001      	adds	r0, #1
 800e5aa:	f43f af4e 	beq.w	800e44a <_printf_float+0xc2>
 800e5ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	db02      	blt.n	800e5bc <_printf_float+0x234>
 800e5b6:	6823      	ldr	r3, [r4, #0]
 800e5b8:	07d8      	lsls	r0, r3, #31
 800e5ba:	d50f      	bpl.n	800e5dc <_printf_float+0x254>
 800e5bc:	9b05      	ldr	r3, [sp, #20]
 800e5be:	9a04      	ldr	r2, [sp, #16]
 800e5c0:	4631      	mov	r1, r6
 800e5c2:	4628      	mov	r0, r5
 800e5c4:	47b8      	blx	r7
 800e5c6:	3001      	adds	r0, #1
 800e5c8:	f43f af3f 	beq.w	800e44a <_printf_float+0xc2>
 800e5cc:	f04f 0800 	mov.w	r8, #0
 800e5d0:	f104 091a 	add.w	r9, r4, #26
 800e5d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5d6:	3b01      	subs	r3, #1
 800e5d8:	4598      	cmp	r8, r3
 800e5da:	db12      	blt.n	800e602 <_printf_float+0x27a>
 800e5dc:	6823      	ldr	r3, [r4, #0]
 800e5de:	079b      	lsls	r3, r3, #30
 800e5e0:	d509      	bpl.n	800e5f6 <_printf_float+0x26e>
 800e5e2:	f04f 0800 	mov.w	r8, #0
 800e5e6:	f104 0919 	add.w	r9, r4, #25
 800e5ea:	68e3      	ldr	r3, [r4, #12]
 800e5ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e5ee:	1a9b      	subs	r3, r3, r2
 800e5f0:	4598      	cmp	r8, r3
 800e5f2:	f2c0 80ee 	blt.w	800e7d2 <_printf_float+0x44a>
 800e5f6:	68e0      	ldr	r0, [r4, #12]
 800e5f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5fa:	4298      	cmp	r0, r3
 800e5fc:	bfb8      	it	lt
 800e5fe:	4618      	movlt	r0, r3
 800e600:	e725      	b.n	800e44e <_printf_float+0xc6>
 800e602:	2301      	movs	r3, #1
 800e604:	464a      	mov	r2, r9
 800e606:	4631      	mov	r1, r6
 800e608:	4628      	mov	r0, r5
 800e60a:	47b8      	blx	r7
 800e60c:	3001      	adds	r0, #1
 800e60e:	f43f af1c 	beq.w	800e44a <_printf_float+0xc2>
 800e612:	f108 0801 	add.w	r8, r8, #1
 800e616:	e7dd      	b.n	800e5d4 <_printf_float+0x24c>
 800e618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	dc34      	bgt.n	800e688 <_printf_float+0x300>
 800e61e:	2301      	movs	r3, #1
 800e620:	4a18      	ldr	r2, [pc, #96]	; (800e684 <_printf_float+0x2fc>)
 800e622:	4631      	mov	r1, r6
 800e624:	4628      	mov	r0, r5
 800e626:	47b8      	blx	r7
 800e628:	3001      	adds	r0, #1
 800e62a:	f43f af0e 	beq.w	800e44a <_printf_float+0xc2>
 800e62e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e630:	b923      	cbnz	r3, 800e63c <_printf_float+0x2b4>
 800e632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e634:	b913      	cbnz	r3, 800e63c <_printf_float+0x2b4>
 800e636:	6823      	ldr	r3, [r4, #0]
 800e638:	07d9      	lsls	r1, r3, #31
 800e63a:	d5cf      	bpl.n	800e5dc <_printf_float+0x254>
 800e63c:	9b05      	ldr	r3, [sp, #20]
 800e63e:	9a04      	ldr	r2, [sp, #16]
 800e640:	4631      	mov	r1, r6
 800e642:	4628      	mov	r0, r5
 800e644:	47b8      	blx	r7
 800e646:	3001      	adds	r0, #1
 800e648:	f43f aeff 	beq.w	800e44a <_printf_float+0xc2>
 800e64c:	f04f 0900 	mov.w	r9, #0
 800e650:	f104 0a1a 	add.w	sl, r4, #26
 800e654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e656:	425b      	negs	r3, r3
 800e658:	4599      	cmp	r9, r3
 800e65a:	db01      	blt.n	800e660 <_printf_float+0x2d8>
 800e65c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e65e:	e78b      	b.n	800e578 <_printf_float+0x1f0>
 800e660:	2301      	movs	r3, #1
 800e662:	4652      	mov	r2, sl
 800e664:	4631      	mov	r1, r6
 800e666:	4628      	mov	r0, r5
 800e668:	47b8      	blx	r7
 800e66a:	3001      	adds	r0, #1
 800e66c:	f43f aeed 	beq.w	800e44a <_printf_float+0xc2>
 800e670:	f109 0901 	add.w	r9, r9, #1
 800e674:	e7ee      	b.n	800e654 <_printf_float+0x2cc>
 800e676:	bf00      	nop
 800e678:	7fefffff 	.word	0x7fefffff
 800e67c:	0801271b 	.word	0x0801271b
 800e680:	0801271f 	.word	0x0801271f
 800e684:	080116ae 	.word	0x080116ae
 800e688:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e68a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e68c:	429a      	cmp	r2, r3
 800e68e:	bfa8      	it	ge
 800e690:	461a      	movge	r2, r3
 800e692:	2a00      	cmp	r2, #0
 800e694:	4691      	mov	r9, r2
 800e696:	dc38      	bgt.n	800e70a <_printf_float+0x382>
 800e698:	f104 031a 	add.w	r3, r4, #26
 800e69c:	f04f 0b00 	mov.w	fp, #0
 800e6a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e6a4:	9306      	str	r3, [sp, #24]
 800e6a6:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e6aa:	ebaa 0309 	sub.w	r3, sl, r9
 800e6ae:	459b      	cmp	fp, r3
 800e6b0:	db33      	blt.n	800e71a <_printf_float+0x392>
 800e6b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e6b6:	429a      	cmp	r2, r3
 800e6b8:	db3a      	blt.n	800e730 <_printf_float+0x3a8>
 800e6ba:	6823      	ldr	r3, [r4, #0]
 800e6bc:	07da      	lsls	r2, r3, #31
 800e6be:	d437      	bmi.n	800e730 <_printf_float+0x3a8>
 800e6c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e6c4:	eba3 020a 	sub.w	r2, r3, sl
 800e6c8:	eba3 0901 	sub.w	r9, r3, r1
 800e6cc:	4591      	cmp	r9, r2
 800e6ce:	bfa8      	it	ge
 800e6d0:	4691      	movge	r9, r2
 800e6d2:	f1b9 0f00 	cmp.w	r9, #0
 800e6d6:	dc33      	bgt.n	800e740 <_printf_float+0x3b8>
 800e6d8:	f04f 0800 	mov.w	r8, #0
 800e6dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e6e0:	f104 0a1a 	add.w	sl, r4, #26
 800e6e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e6e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6e8:	1a9b      	subs	r3, r3, r2
 800e6ea:	eba3 0309 	sub.w	r3, r3, r9
 800e6ee:	4598      	cmp	r8, r3
 800e6f0:	f6bf af74 	bge.w	800e5dc <_printf_float+0x254>
 800e6f4:	2301      	movs	r3, #1
 800e6f6:	4652      	mov	r2, sl
 800e6f8:	4631      	mov	r1, r6
 800e6fa:	4628      	mov	r0, r5
 800e6fc:	47b8      	blx	r7
 800e6fe:	3001      	adds	r0, #1
 800e700:	f43f aea3 	beq.w	800e44a <_printf_float+0xc2>
 800e704:	f108 0801 	add.w	r8, r8, #1
 800e708:	e7ec      	b.n	800e6e4 <_printf_float+0x35c>
 800e70a:	4613      	mov	r3, r2
 800e70c:	4631      	mov	r1, r6
 800e70e:	4642      	mov	r2, r8
 800e710:	4628      	mov	r0, r5
 800e712:	47b8      	blx	r7
 800e714:	3001      	adds	r0, #1
 800e716:	d1bf      	bne.n	800e698 <_printf_float+0x310>
 800e718:	e697      	b.n	800e44a <_printf_float+0xc2>
 800e71a:	2301      	movs	r3, #1
 800e71c:	9a06      	ldr	r2, [sp, #24]
 800e71e:	4631      	mov	r1, r6
 800e720:	4628      	mov	r0, r5
 800e722:	47b8      	blx	r7
 800e724:	3001      	adds	r0, #1
 800e726:	f43f ae90 	beq.w	800e44a <_printf_float+0xc2>
 800e72a:	f10b 0b01 	add.w	fp, fp, #1
 800e72e:	e7ba      	b.n	800e6a6 <_printf_float+0x31e>
 800e730:	9b05      	ldr	r3, [sp, #20]
 800e732:	9a04      	ldr	r2, [sp, #16]
 800e734:	4631      	mov	r1, r6
 800e736:	4628      	mov	r0, r5
 800e738:	47b8      	blx	r7
 800e73a:	3001      	adds	r0, #1
 800e73c:	d1c0      	bne.n	800e6c0 <_printf_float+0x338>
 800e73e:	e684      	b.n	800e44a <_printf_float+0xc2>
 800e740:	464b      	mov	r3, r9
 800e742:	eb08 020a 	add.w	r2, r8, sl
 800e746:	4631      	mov	r1, r6
 800e748:	4628      	mov	r0, r5
 800e74a:	47b8      	blx	r7
 800e74c:	3001      	adds	r0, #1
 800e74e:	d1c3      	bne.n	800e6d8 <_printf_float+0x350>
 800e750:	e67b      	b.n	800e44a <_printf_float+0xc2>
 800e752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e754:	2a01      	cmp	r2, #1
 800e756:	dc01      	bgt.n	800e75c <_printf_float+0x3d4>
 800e758:	07db      	lsls	r3, r3, #31
 800e75a:	d537      	bpl.n	800e7cc <_printf_float+0x444>
 800e75c:	2301      	movs	r3, #1
 800e75e:	4642      	mov	r2, r8
 800e760:	4631      	mov	r1, r6
 800e762:	4628      	mov	r0, r5
 800e764:	47b8      	blx	r7
 800e766:	3001      	adds	r0, #1
 800e768:	f43f ae6f 	beq.w	800e44a <_printf_float+0xc2>
 800e76c:	9b05      	ldr	r3, [sp, #20]
 800e76e:	9a04      	ldr	r2, [sp, #16]
 800e770:	4631      	mov	r1, r6
 800e772:	4628      	mov	r0, r5
 800e774:	47b8      	blx	r7
 800e776:	3001      	adds	r0, #1
 800e778:	f43f ae67 	beq.w	800e44a <_printf_float+0xc2>
 800e77c:	2200      	movs	r2, #0
 800e77e:	2300      	movs	r3, #0
 800e780:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e784:	f7f2 f99c 	bl	8000ac0 <__aeabi_dcmpeq>
 800e788:	b158      	cbz	r0, 800e7a2 <_printf_float+0x41a>
 800e78a:	f04f 0800 	mov.w	r8, #0
 800e78e:	f104 0a1a 	add.w	sl, r4, #26
 800e792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e794:	3b01      	subs	r3, #1
 800e796:	4598      	cmp	r8, r3
 800e798:	db0d      	blt.n	800e7b6 <_printf_float+0x42e>
 800e79a:	464b      	mov	r3, r9
 800e79c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e7a0:	e6eb      	b.n	800e57a <_printf_float+0x1f2>
 800e7a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7a4:	f108 0201 	add.w	r2, r8, #1
 800e7a8:	3b01      	subs	r3, #1
 800e7aa:	4631      	mov	r1, r6
 800e7ac:	4628      	mov	r0, r5
 800e7ae:	47b8      	blx	r7
 800e7b0:	3001      	adds	r0, #1
 800e7b2:	d1f2      	bne.n	800e79a <_printf_float+0x412>
 800e7b4:	e649      	b.n	800e44a <_printf_float+0xc2>
 800e7b6:	2301      	movs	r3, #1
 800e7b8:	4652      	mov	r2, sl
 800e7ba:	4631      	mov	r1, r6
 800e7bc:	4628      	mov	r0, r5
 800e7be:	47b8      	blx	r7
 800e7c0:	3001      	adds	r0, #1
 800e7c2:	f43f ae42 	beq.w	800e44a <_printf_float+0xc2>
 800e7c6:	f108 0801 	add.w	r8, r8, #1
 800e7ca:	e7e2      	b.n	800e792 <_printf_float+0x40a>
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	4642      	mov	r2, r8
 800e7d0:	e7eb      	b.n	800e7aa <_printf_float+0x422>
 800e7d2:	2301      	movs	r3, #1
 800e7d4:	464a      	mov	r2, r9
 800e7d6:	4631      	mov	r1, r6
 800e7d8:	4628      	mov	r0, r5
 800e7da:	47b8      	blx	r7
 800e7dc:	3001      	adds	r0, #1
 800e7de:	f43f ae34 	beq.w	800e44a <_printf_float+0xc2>
 800e7e2:	f108 0801 	add.w	r8, r8, #1
 800e7e6:	e700      	b.n	800e5ea <_printf_float+0x262>
 800e7e8:	4642      	mov	r2, r8
 800e7ea:	464b      	mov	r3, r9
 800e7ec:	4640      	mov	r0, r8
 800e7ee:	4649      	mov	r1, r9
 800e7f0:	f7f2 f998 	bl	8000b24 <__aeabi_dcmpun>
 800e7f4:	2800      	cmp	r0, #0
 800e7f6:	f43f ae2d 	beq.w	800e454 <_printf_float+0xcc>
 800e7fa:	4b01      	ldr	r3, [pc, #4]	; (800e800 <_printf_float+0x478>)
 800e7fc:	4a01      	ldr	r2, [pc, #4]	; (800e804 <_printf_float+0x47c>)
 800e7fe:	e60e      	b.n	800e41e <_printf_float+0x96>
 800e800:	08012723 	.word	0x08012723
 800e804:	08012727 	.word	0x08012727

0800e808 <_printf_common>:
 800e808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e80c:	4691      	mov	r9, r2
 800e80e:	461f      	mov	r7, r3
 800e810:	688a      	ldr	r2, [r1, #8]
 800e812:	690b      	ldr	r3, [r1, #16]
 800e814:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e818:	4293      	cmp	r3, r2
 800e81a:	bfb8      	it	lt
 800e81c:	4613      	movlt	r3, r2
 800e81e:	f8c9 3000 	str.w	r3, [r9]
 800e822:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e826:	4606      	mov	r6, r0
 800e828:	460c      	mov	r4, r1
 800e82a:	b112      	cbz	r2, 800e832 <_printf_common+0x2a>
 800e82c:	3301      	adds	r3, #1
 800e82e:	f8c9 3000 	str.w	r3, [r9]
 800e832:	6823      	ldr	r3, [r4, #0]
 800e834:	0699      	lsls	r1, r3, #26
 800e836:	bf42      	ittt	mi
 800e838:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e83c:	3302      	addmi	r3, #2
 800e83e:	f8c9 3000 	strmi.w	r3, [r9]
 800e842:	6825      	ldr	r5, [r4, #0]
 800e844:	f015 0506 	ands.w	r5, r5, #6
 800e848:	d107      	bne.n	800e85a <_printf_common+0x52>
 800e84a:	f104 0a19 	add.w	sl, r4, #25
 800e84e:	68e3      	ldr	r3, [r4, #12]
 800e850:	f8d9 2000 	ldr.w	r2, [r9]
 800e854:	1a9b      	subs	r3, r3, r2
 800e856:	429d      	cmp	r5, r3
 800e858:	db29      	blt.n	800e8ae <_printf_common+0xa6>
 800e85a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e85e:	6822      	ldr	r2, [r4, #0]
 800e860:	3300      	adds	r3, #0
 800e862:	bf18      	it	ne
 800e864:	2301      	movne	r3, #1
 800e866:	0692      	lsls	r2, r2, #26
 800e868:	d42e      	bmi.n	800e8c8 <_printf_common+0xc0>
 800e86a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e86e:	4639      	mov	r1, r7
 800e870:	4630      	mov	r0, r6
 800e872:	47c0      	blx	r8
 800e874:	3001      	adds	r0, #1
 800e876:	d021      	beq.n	800e8bc <_printf_common+0xb4>
 800e878:	6823      	ldr	r3, [r4, #0]
 800e87a:	68e5      	ldr	r5, [r4, #12]
 800e87c:	f8d9 2000 	ldr.w	r2, [r9]
 800e880:	f003 0306 	and.w	r3, r3, #6
 800e884:	2b04      	cmp	r3, #4
 800e886:	bf08      	it	eq
 800e888:	1aad      	subeq	r5, r5, r2
 800e88a:	68a3      	ldr	r3, [r4, #8]
 800e88c:	6922      	ldr	r2, [r4, #16]
 800e88e:	bf0c      	ite	eq
 800e890:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e894:	2500      	movne	r5, #0
 800e896:	4293      	cmp	r3, r2
 800e898:	bfc4      	itt	gt
 800e89a:	1a9b      	subgt	r3, r3, r2
 800e89c:	18ed      	addgt	r5, r5, r3
 800e89e:	f04f 0900 	mov.w	r9, #0
 800e8a2:	341a      	adds	r4, #26
 800e8a4:	454d      	cmp	r5, r9
 800e8a6:	d11b      	bne.n	800e8e0 <_printf_common+0xd8>
 800e8a8:	2000      	movs	r0, #0
 800e8aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8ae:	2301      	movs	r3, #1
 800e8b0:	4652      	mov	r2, sl
 800e8b2:	4639      	mov	r1, r7
 800e8b4:	4630      	mov	r0, r6
 800e8b6:	47c0      	blx	r8
 800e8b8:	3001      	adds	r0, #1
 800e8ba:	d103      	bne.n	800e8c4 <_printf_common+0xbc>
 800e8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e8c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8c4:	3501      	adds	r5, #1
 800e8c6:	e7c2      	b.n	800e84e <_printf_common+0x46>
 800e8c8:	18e1      	adds	r1, r4, r3
 800e8ca:	1c5a      	adds	r2, r3, #1
 800e8cc:	2030      	movs	r0, #48	; 0x30
 800e8ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e8d2:	4422      	add	r2, r4
 800e8d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e8d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e8dc:	3302      	adds	r3, #2
 800e8de:	e7c4      	b.n	800e86a <_printf_common+0x62>
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	4622      	mov	r2, r4
 800e8e4:	4639      	mov	r1, r7
 800e8e6:	4630      	mov	r0, r6
 800e8e8:	47c0      	blx	r8
 800e8ea:	3001      	adds	r0, #1
 800e8ec:	d0e6      	beq.n	800e8bc <_printf_common+0xb4>
 800e8ee:	f109 0901 	add.w	r9, r9, #1
 800e8f2:	e7d7      	b.n	800e8a4 <_printf_common+0x9c>

0800e8f4 <_printf_i>:
 800e8f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8f8:	4617      	mov	r7, r2
 800e8fa:	7e0a      	ldrb	r2, [r1, #24]
 800e8fc:	b085      	sub	sp, #20
 800e8fe:	2a6e      	cmp	r2, #110	; 0x6e
 800e900:	4698      	mov	r8, r3
 800e902:	4606      	mov	r6, r0
 800e904:	460c      	mov	r4, r1
 800e906:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e908:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800e90c:	f000 80bc 	beq.w	800ea88 <_printf_i+0x194>
 800e910:	d81a      	bhi.n	800e948 <_printf_i+0x54>
 800e912:	2a63      	cmp	r2, #99	; 0x63
 800e914:	d02e      	beq.n	800e974 <_printf_i+0x80>
 800e916:	d80a      	bhi.n	800e92e <_printf_i+0x3a>
 800e918:	2a00      	cmp	r2, #0
 800e91a:	f000 80c8 	beq.w	800eaae <_printf_i+0x1ba>
 800e91e:	2a58      	cmp	r2, #88	; 0x58
 800e920:	f000 808a 	beq.w	800ea38 <_printf_i+0x144>
 800e924:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e928:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800e92c:	e02a      	b.n	800e984 <_printf_i+0x90>
 800e92e:	2a64      	cmp	r2, #100	; 0x64
 800e930:	d001      	beq.n	800e936 <_printf_i+0x42>
 800e932:	2a69      	cmp	r2, #105	; 0x69
 800e934:	d1f6      	bne.n	800e924 <_printf_i+0x30>
 800e936:	6821      	ldr	r1, [r4, #0]
 800e938:	681a      	ldr	r2, [r3, #0]
 800e93a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800e93e:	d023      	beq.n	800e988 <_printf_i+0x94>
 800e940:	1d11      	adds	r1, r2, #4
 800e942:	6019      	str	r1, [r3, #0]
 800e944:	6813      	ldr	r3, [r2, #0]
 800e946:	e027      	b.n	800e998 <_printf_i+0xa4>
 800e948:	2a73      	cmp	r2, #115	; 0x73
 800e94a:	f000 80b4 	beq.w	800eab6 <_printf_i+0x1c2>
 800e94e:	d808      	bhi.n	800e962 <_printf_i+0x6e>
 800e950:	2a6f      	cmp	r2, #111	; 0x6f
 800e952:	d02a      	beq.n	800e9aa <_printf_i+0xb6>
 800e954:	2a70      	cmp	r2, #112	; 0x70
 800e956:	d1e5      	bne.n	800e924 <_printf_i+0x30>
 800e958:	680a      	ldr	r2, [r1, #0]
 800e95a:	f042 0220 	orr.w	r2, r2, #32
 800e95e:	600a      	str	r2, [r1, #0]
 800e960:	e003      	b.n	800e96a <_printf_i+0x76>
 800e962:	2a75      	cmp	r2, #117	; 0x75
 800e964:	d021      	beq.n	800e9aa <_printf_i+0xb6>
 800e966:	2a78      	cmp	r2, #120	; 0x78
 800e968:	d1dc      	bne.n	800e924 <_printf_i+0x30>
 800e96a:	2278      	movs	r2, #120	; 0x78
 800e96c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800e970:	496e      	ldr	r1, [pc, #440]	; (800eb2c <_printf_i+0x238>)
 800e972:	e064      	b.n	800ea3e <_printf_i+0x14a>
 800e974:	681a      	ldr	r2, [r3, #0]
 800e976:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800e97a:	1d11      	adds	r1, r2, #4
 800e97c:	6019      	str	r1, [r3, #0]
 800e97e:	6813      	ldr	r3, [r2, #0]
 800e980:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e984:	2301      	movs	r3, #1
 800e986:	e0a3      	b.n	800ead0 <_printf_i+0x1dc>
 800e988:	f011 0f40 	tst.w	r1, #64	; 0x40
 800e98c:	f102 0104 	add.w	r1, r2, #4
 800e990:	6019      	str	r1, [r3, #0]
 800e992:	d0d7      	beq.n	800e944 <_printf_i+0x50>
 800e994:	f9b2 3000 	ldrsh.w	r3, [r2]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	da03      	bge.n	800e9a4 <_printf_i+0xb0>
 800e99c:	222d      	movs	r2, #45	; 0x2d
 800e99e:	425b      	negs	r3, r3
 800e9a0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e9a4:	4962      	ldr	r1, [pc, #392]	; (800eb30 <_printf_i+0x23c>)
 800e9a6:	220a      	movs	r2, #10
 800e9a8:	e017      	b.n	800e9da <_printf_i+0xe6>
 800e9aa:	6820      	ldr	r0, [r4, #0]
 800e9ac:	6819      	ldr	r1, [r3, #0]
 800e9ae:	f010 0f80 	tst.w	r0, #128	; 0x80
 800e9b2:	d003      	beq.n	800e9bc <_printf_i+0xc8>
 800e9b4:	1d08      	adds	r0, r1, #4
 800e9b6:	6018      	str	r0, [r3, #0]
 800e9b8:	680b      	ldr	r3, [r1, #0]
 800e9ba:	e006      	b.n	800e9ca <_printf_i+0xd6>
 800e9bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e9c0:	f101 0004 	add.w	r0, r1, #4
 800e9c4:	6018      	str	r0, [r3, #0]
 800e9c6:	d0f7      	beq.n	800e9b8 <_printf_i+0xc4>
 800e9c8:	880b      	ldrh	r3, [r1, #0]
 800e9ca:	4959      	ldr	r1, [pc, #356]	; (800eb30 <_printf_i+0x23c>)
 800e9cc:	2a6f      	cmp	r2, #111	; 0x6f
 800e9ce:	bf14      	ite	ne
 800e9d0:	220a      	movne	r2, #10
 800e9d2:	2208      	moveq	r2, #8
 800e9d4:	2000      	movs	r0, #0
 800e9d6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800e9da:	6865      	ldr	r5, [r4, #4]
 800e9dc:	60a5      	str	r5, [r4, #8]
 800e9de:	2d00      	cmp	r5, #0
 800e9e0:	f2c0 809c 	blt.w	800eb1c <_printf_i+0x228>
 800e9e4:	6820      	ldr	r0, [r4, #0]
 800e9e6:	f020 0004 	bic.w	r0, r0, #4
 800e9ea:	6020      	str	r0, [r4, #0]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d13f      	bne.n	800ea70 <_printf_i+0x17c>
 800e9f0:	2d00      	cmp	r5, #0
 800e9f2:	f040 8095 	bne.w	800eb20 <_printf_i+0x22c>
 800e9f6:	4675      	mov	r5, lr
 800e9f8:	2a08      	cmp	r2, #8
 800e9fa:	d10b      	bne.n	800ea14 <_printf_i+0x120>
 800e9fc:	6823      	ldr	r3, [r4, #0]
 800e9fe:	07da      	lsls	r2, r3, #31
 800ea00:	d508      	bpl.n	800ea14 <_printf_i+0x120>
 800ea02:	6923      	ldr	r3, [r4, #16]
 800ea04:	6862      	ldr	r2, [r4, #4]
 800ea06:	429a      	cmp	r2, r3
 800ea08:	bfde      	ittt	le
 800ea0a:	2330      	movle	r3, #48	; 0x30
 800ea0c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ea10:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ea14:	ebae 0305 	sub.w	r3, lr, r5
 800ea18:	6123      	str	r3, [r4, #16]
 800ea1a:	f8cd 8000 	str.w	r8, [sp]
 800ea1e:	463b      	mov	r3, r7
 800ea20:	aa03      	add	r2, sp, #12
 800ea22:	4621      	mov	r1, r4
 800ea24:	4630      	mov	r0, r6
 800ea26:	f7ff feef 	bl	800e808 <_printf_common>
 800ea2a:	3001      	adds	r0, #1
 800ea2c:	d155      	bne.n	800eada <_printf_i+0x1e6>
 800ea2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea32:	b005      	add	sp, #20
 800ea34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea38:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800ea3c:	493c      	ldr	r1, [pc, #240]	; (800eb30 <_printf_i+0x23c>)
 800ea3e:	6822      	ldr	r2, [r4, #0]
 800ea40:	6818      	ldr	r0, [r3, #0]
 800ea42:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ea46:	f100 0504 	add.w	r5, r0, #4
 800ea4a:	601d      	str	r5, [r3, #0]
 800ea4c:	d001      	beq.n	800ea52 <_printf_i+0x15e>
 800ea4e:	6803      	ldr	r3, [r0, #0]
 800ea50:	e002      	b.n	800ea58 <_printf_i+0x164>
 800ea52:	0655      	lsls	r5, r2, #25
 800ea54:	d5fb      	bpl.n	800ea4e <_printf_i+0x15a>
 800ea56:	8803      	ldrh	r3, [r0, #0]
 800ea58:	07d0      	lsls	r0, r2, #31
 800ea5a:	bf44      	itt	mi
 800ea5c:	f042 0220 	orrmi.w	r2, r2, #32
 800ea60:	6022      	strmi	r2, [r4, #0]
 800ea62:	b91b      	cbnz	r3, 800ea6c <_printf_i+0x178>
 800ea64:	6822      	ldr	r2, [r4, #0]
 800ea66:	f022 0220 	bic.w	r2, r2, #32
 800ea6a:	6022      	str	r2, [r4, #0]
 800ea6c:	2210      	movs	r2, #16
 800ea6e:	e7b1      	b.n	800e9d4 <_printf_i+0xe0>
 800ea70:	4675      	mov	r5, lr
 800ea72:	fbb3 f0f2 	udiv	r0, r3, r2
 800ea76:	fb02 3310 	mls	r3, r2, r0, r3
 800ea7a:	5ccb      	ldrb	r3, [r1, r3]
 800ea7c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ea80:	4603      	mov	r3, r0
 800ea82:	2800      	cmp	r0, #0
 800ea84:	d1f5      	bne.n	800ea72 <_printf_i+0x17e>
 800ea86:	e7b7      	b.n	800e9f8 <_printf_i+0x104>
 800ea88:	6808      	ldr	r0, [r1, #0]
 800ea8a:	681a      	ldr	r2, [r3, #0]
 800ea8c:	6949      	ldr	r1, [r1, #20]
 800ea8e:	f010 0f80 	tst.w	r0, #128	; 0x80
 800ea92:	d004      	beq.n	800ea9e <_printf_i+0x1aa>
 800ea94:	1d10      	adds	r0, r2, #4
 800ea96:	6018      	str	r0, [r3, #0]
 800ea98:	6813      	ldr	r3, [r2, #0]
 800ea9a:	6019      	str	r1, [r3, #0]
 800ea9c:	e007      	b.n	800eaae <_printf_i+0x1ba>
 800ea9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eaa2:	f102 0004 	add.w	r0, r2, #4
 800eaa6:	6018      	str	r0, [r3, #0]
 800eaa8:	6813      	ldr	r3, [r2, #0]
 800eaaa:	d0f6      	beq.n	800ea9a <_printf_i+0x1a6>
 800eaac:	8019      	strh	r1, [r3, #0]
 800eaae:	2300      	movs	r3, #0
 800eab0:	6123      	str	r3, [r4, #16]
 800eab2:	4675      	mov	r5, lr
 800eab4:	e7b1      	b.n	800ea1a <_printf_i+0x126>
 800eab6:	681a      	ldr	r2, [r3, #0]
 800eab8:	1d11      	adds	r1, r2, #4
 800eaba:	6019      	str	r1, [r3, #0]
 800eabc:	6815      	ldr	r5, [r2, #0]
 800eabe:	6862      	ldr	r2, [r4, #4]
 800eac0:	2100      	movs	r1, #0
 800eac2:	4628      	mov	r0, r5
 800eac4:	f7f1 fb8c 	bl	80001e0 <memchr>
 800eac8:	b108      	cbz	r0, 800eace <_printf_i+0x1da>
 800eaca:	1b40      	subs	r0, r0, r5
 800eacc:	6060      	str	r0, [r4, #4]
 800eace:	6863      	ldr	r3, [r4, #4]
 800ead0:	6123      	str	r3, [r4, #16]
 800ead2:	2300      	movs	r3, #0
 800ead4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ead8:	e79f      	b.n	800ea1a <_printf_i+0x126>
 800eada:	6923      	ldr	r3, [r4, #16]
 800eadc:	462a      	mov	r2, r5
 800eade:	4639      	mov	r1, r7
 800eae0:	4630      	mov	r0, r6
 800eae2:	47c0      	blx	r8
 800eae4:	3001      	adds	r0, #1
 800eae6:	d0a2      	beq.n	800ea2e <_printf_i+0x13a>
 800eae8:	6823      	ldr	r3, [r4, #0]
 800eaea:	079b      	lsls	r3, r3, #30
 800eaec:	d507      	bpl.n	800eafe <_printf_i+0x20a>
 800eaee:	2500      	movs	r5, #0
 800eaf0:	f104 0919 	add.w	r9, r4, #25
 800eaf4:	68e3      	ldr	r3, [r4, #12]
 800eaf6:	9a03      	ldr	r2, [sp, #12]
 800eaf8:	1a9b      	subs	r3, r3, r2
 800eafa:	429d      	cmp	r5, r3
 800eafc:	db05      	blt.n	800eb0a <_printf_i+0x216>
 800eafe:	68e0      	ldr	r0, [r4, #12]
 800eb00:	9b03      	ldr	r3, [sp, #12]
 800eb02:	4298      	cmp	r0, r3
 800eb04:	bfb8      	it	lt
 800eb06:	4618      	movlt	r0, r3
 800eb08:	e793      	b.n	800ea32 <_printf_i+0x13e>
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	464a      	mov	r2, r9
 800eb0e:	4639      	mov	r1, r7
 800eb10:	4630      	mov	r0, r6
 800eb12:	47c0      	blx	r8
 800eb14:	3001      	adds	r0, #1
 800eb16:	d08a      	beq.n	800ea2e <_printf_i+0x13a>
 800eb18:	3501      	adds	r5, #1
 800eb1a:	e7eb      	b.n	800eaf4 <_printf_i+0x200>
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d1a7      	bne.n	800ea70 <_printf_i+0x17c>
 800eb20:	780b      	ldrb	r3, [r1, #0]
 800eb22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eb26:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb2a:	e765      	b.n	800e9f8 <_printf_i+0x104>
 800eb2c:	0801273c 	.word	0x0801273c
 800eb30:	0801272b 	.word	0x0801272b

0800eb34 <iprintf>:
 800eb34:	b40f      	push	{r0, r1, r2, r3}
 800eb36:	4b0a      	ldr	r3, [pc, #40]	; (800eb60 <iprintf+0x2c>)
 800eb38:	b513      	push	{r0, r1, r4, lr}
 800eb3a:	681c      	ldr	r4, [r3, #0]
 800eb3c:	b124      	cbz	r4, 800eb48 <iprintf+0x14>
 800eb3e:	69a3      	ldr	r3, [r4, #24]
 800eb40:	b913      	cbnz	r3, 800eb48 <iprintf+0x14>
 800eb42:	4620      	mov	r0, r4
 800eb44:	f000 fece 	bl	800f8e4 <__sinit>
 800eb48:	ab05      	add	r3, sp, #20
 800eb4a:	9a04      	ldr	r2, [sp, #16]
 800eb4c:	68a1      	ldr	r1, [r4, #8]
 800eb4e:	9301      	str	r3, [sp, #4]
 800eb50:	4620      	mov	r0, r4
 800eb52:	f001 fc6b 	bl	801042c <_vfiprintf_r>
 800eb56:	b002      	add	sp, #8
 800eb58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb5c:	b004      	add	sp, #16
 800eb5e:	4770      	bx	lr
 800eb60:	20000014 	.word	0x20000014

0800eb64 <siprintf>:
 800eb64:	b40e      	push	{r1, r2, r3}
 800eb66:	b500      	push	{lr}
 800eb68:	b09c      	sub	sp, #112	; 0x70
 800eb6a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800eb6e:	ab1d      	add	r3, sp, #116	; 0x74
 800eb70:	f8ad 1014 	strh.w	r1, [sp, #20]
 800eb74:	9002      	str	r0, [sp, #8]
 800eb76:	9006      	str	r0, [sp, #24]
 800eb78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eb7c:	480a      	ldr	r0, [pc, #40]	; (800eba8 <siprintf+0x44>)
 800eb7e:	9104      	str	r1, [sp, #16]
 800eb80:	9107      	str	r1, [sp, #28]
 800eb82:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800eb86:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb8a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800eb8e:	6800      	ldr	r0, [r0, #0]
 800eb90:	9301      	str	r3, [sp, #4]
 800eb92:	a902      	add	r1, sp, #8
 800eb94:	f001 fb2c 	bl	80101f0 <_svfiprintf_r>
 800eb98:	9b02      	ldr	r3, [sp, #8]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	701a      	strb	r2, [r3, #0]
 800eb9e:	b01c      	add	sp, #112	; 0x70
 800eba0:	f85d eb04 	ldr.w	lr, [sp], #4
 800eba4:	b003      	add	sp, #12
 800eba6:	4770      	bx	lr
 800eba8:	20000014 	.word	0x20000014

0800ebac <quorem>:
 800ebac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebb0:	6903      	ldr	r3, [r0, #16]
 800ebb2:	690c      	ldr	r4, [r1, #16]
 800ebb4:	429c      	cmp	r4, r3
 800ebb6:	4680      	mov	r8, r0
 800ebb8:	f300 8082 	bgt.w	800ecc0 <quorem+0x114>
 800ebbc:	3c01      	subs	r4, #1
 800ebbe:	f101 0714 	add.w	r7, r1, #20
 800ebc2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800ebc6:	f100 0614 	add.w	r6, r0, #20
 800ebca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ebce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ebd2:	eb06 030e 	add.w	r3, r6, lr
 800ebd6:	3501      	adds	r5, #1
 800ebd8:	eb07 090e 	add.w	r9, r7, lr
 800ebdc:	9301      	str	r3, [sp, #4]
 800ebde:	fbb0 f5f5 	udiv	r5, r0, r5
 800ebe2:	b395      	cbz	r5, 800ec4a <quorem+0x9e>
 800ebe4:	f04f 0a00 	mov.w	sl, #0
 800ebe8:	4638      	mov	r0, r7
 800ebea:	46b4      	mov	ip, r6
 800ebec:	46d3      	mov	fp, sl
 800ebee:	f850 2b04 	ldr.w	r2, [r0], #4
 800ebf2:	b293      	uxth	r3, r2
 800ebf4:	fb05 a303 	mla	r3, r5, r3, sl
 800ebf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	ebab 0303 	sub.w	r3, fp, r3
 800ec02:	0c12      	lsrs	r2, r2, #16
 800ec04:	f8bc b000 	ldrh.w	fp, [ip]
 800ec08:	fb05 a202 	mla	r2, r5, r2, sl
 800ec0c:	fa13 f38b 	uxtah	r3, r3, fp
 800ec10:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ec14:	fa1f fb82 	uxth.w	fp, r2
 800ec18:	f8dc 2000 	ldr.w	r2, [ip]
 800ec1c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ec20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec2a:	4581      	cmp	r9, r0
 800ec2c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ec30:	f84c 3b04 	str.w	r3, [ip], #4
 800ec34:	d2db      	bcs.n	800ebee <quorem+0x42>
 800ec36:	f856 300e 	ldr.w	r3, [r6, lr]
 800ec3a:	b933      	cbnz	r3, 800ec4a <quorem+0x9e>
 800ec3c:	9b01      	ldr	r3, [sp, #4]
 800ec3e:	3b04      	subs	r3, #4
 800ec40:	429e      	cmp	r6, r3
 800ec42:	461a      	mov	r2, r3
 800ec44:	d330      	bcc.n	800eca8 <quorem+0xfc>
 800ec46:	f8c8 4010 	str.w	r4, [r8, #16]
 800ec4a:	4640      	mov	r0, r8
 800ec4c:	f001 f8f3 	bl	800fe36 <__mcmp>
 800ec50:	2800      	cmp	r0, #0
 800ec52:	db25      	blt.n	800eca0 <quorem+0xf4>
 800ec54:	3501      	adds	r5, #1
 800ec56:	4630      	mov	r0, r6
 800ec58:	f04f 0e00 	mov.w	lr, #0
 800ec5c:	f857 2b04 	ldr.w	r2, [r7], #4
 800ec60:	f8d0 c000 	ldr.w	ip, [r0]
 800ec64:	b293      	uxth	r3, r2
 800ec66:	ebae 0303 	sub.w	r3, lr, r3
 800ec6a:	0c12      	lsrs	r2, r2, #16
 800ec6c:	fa13 f38c 	uxtah	r3, r3, ip
 800ec70:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ec74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ec78:	b29b      	uxth	r3, r3
 800ec7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec7e:	45b9      	cmp	r9, r7
 800ec80:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ec84:	f840 3b04 	str.w	r3, [r0], #4
 800ec88:	d2e8      	bcs.n	800ec5c <quorem+0xb0>
 800ec8a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ec8e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ec92:	b92a      	cbnz	r2, 800eca0 <quorem+0xf4>
 800ec94:	3b04      	subs	r3, #4
 800ec96:	429e      	cmp	r6, r3
 800ec98:	461a      	mov	r2, r3
 800ec9a:	d30b      	bcc.n	800ecb4 <quorem+0x108>
 800ec9c:	f8c8 4010 	str.w	r4, [r8, #16]
 800eca0:	4628      	mov	r0, r5
 800eca2:	b003      	add	sp, #12
 800eca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca8:	6812      	ldr	r2, [r2, #0]
 800ecaa:	3b04      	subs	r3, #4
 800ecac:	2a00      	cmp	r2, #0
 800ecae:	d1ca      	bne.n	800ec46 <quorem+0x9a>
 800ecb0:	3c01      	subs	r4, #1
 800ecb2:	e7c5      	b.n	800ec40 <quorem+0x94>
 800ecb4:	6812      	ldr	r2, [r2, #0]
 800ecb6:	3b04      	subs	r3, #4
 800ecb8:	2a00      	cmp	r2, #0
 800ecba:	d1ef      	bne.n	800ec9c <quorem+0xf0>
 800ecbc:	3c01      	subs	r4, #1
 800ecbe:	e7ea      	b.n	800ec96 <quorem+0xea>
 800ecc0:	2000      	movs	r0, #0
 800ecc2:	e7ee      	b.n	800eca2 <quorem+0xf6>
 800ecc4:	0000      	movs	r0, r0
	...

0800ecc8 <_dtoa_r>:
 800ecc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eccc:	ec57 6b10 	vmov	r6, r7, d0
 800ecd0:	b097      	sub	sp, #92	; 0x5c
 800ecd2:	e9cd 6700 	strd	r6, r7, [sp]
 800ecd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ecd8:	9107      	str	r1, [sp, #28]
 800ecda:	4604      	mov	r4, r0
 800ecdc:	920a      	str	r2, [sp, #40]	; 0x28
 800ecde:	930f      	str	r3, [sp, #60]	; 0x3c
 800ece0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ece2:	b93e      	cbnz	r6, 800ecf4 <_dtoa_r+0x2c>
 800ece4:	2010      	movs	r0, #16
 800ece6:	f000 fe95 	bl	800fa14 <malloc>
 800ecea:	6260      	str	r0, [r4, #36]	; 0x24
 800ecec:	6046      	str	r6, [r0, #4]
 800ecee:	6086      	str	r6, [r0, #8]
 800ecf0:	6006      	str	r6, [r0, #0]
 800ecf2:	60c6      	str	r6, [r0, #12]
 800ecf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ecf6:	6819      	ldr	r1, [r3, #0]
 800ecf8:	b151      	cbz	r1, 800ed10 <_dtoa_r+0x48>
 800ecfa:	685a      	ldr	r2, [r3, #4]
 800ecfc:	604a      	str	r2, [r1, #4]
 800ecfe:	2301      	movs	r3, #1
 800ed00:	4093      	lsls	r3, r2
 800ed02:	608b      	str	r3, [r1, #8]
 800ed04:	4620      	mov	r0, r4
 800ed06:	f000 fec1 	bl	800fa8c <_Bfree>
 800ed0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	601a      	str	r2, [r3, #0]
 800ed10:	9b01      	ldr	r3, [sp, #4]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	bfbf      	itttt	lt
 800ed16:	2301      	movlt	r3, #1
 800ed18:	602b      	strlt	r3, [r5, #0]
 800ed1a:	9b01      	ldrlt	r3, [sp, #4]
 800ed1c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ed20:	bfb2      	itee	lt
 800ed22:	9301      	strlt	r3, [sp, #4]
 800ed24:	2300      	movge	r3, #0
 800ed26:	602b      	strge	r3, [r5, #0]
 800ed28:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ed2c:	4ba8      	ldr	r3, [pc, #672]	; (800efd0 <_dtoa_r+0x308>)
 800ed2e:	ea33 0308 	bics.w	r3, r3, r8
 800ed32:	d11b      	bne.n	800ed6c <_dtoa_r+0xa4>
 800ed34:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ed36:	f242 730f 	movw	r3, #9999	; 0x270f
 800ed3a:	6013      	str	r3, [r2, #0]
 800ed3c:	9b00      	ldr	r3, [sp, #0]
 800ed3e:	b923      	cbnz	r3, 800ed4a <_dtoa_r+0x82>
 800ed40:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ed44:	2800      	cmp	r0, #0
 800ed46:	f000 8578 	beq.w	800f83a <_dtoa_r+0xb72>
 800ed4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed4c:	b953      	cbnz	r3, 800ed64 <_dtoa_r+0x9c>
 800ed4e:	4ba1      	ldr	r3, [pc, #644]	; (800efd4 <_dtoa_r+0x30c>)
 800ed50:	e021      	b.n	800ed96 <_dtoa_r+0xce>
 800ed52:	4ba1      	ldr	r3, [pc, #644]	; (800efd8 <_dtoa_r+0x310>)
 800ed54:	9302      	str	r3, [sp, #8]
 800ed56:	3308      	adds	r3, #8
 800ed58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ed5a:	6013      	str	r3, [r2, #0]
 800ed5c:	9802      	ldr	r0, [sp, #8]
 800ed5e:	b017      	add	sp, #92	; 0x5c
 800ed60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed64:	4b9b      	ldr	r3, [pc, #620]	; (800efd4 <_dtoa_r+0x30c>)
 800ed66:	9302      	str	r3, [sp, #8]
 800ed68:	3303      	adds	r3, #3
 800ed6a:	e7f5      	b.n	800ed58 <_dtoa_r+0x90>
 800ed6c:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ed70:	2200      	movs	r2, #0
 800ed72:	2300      	movs	r3, #0
 800ed74:	4630      	mov	r0, r6
 800ed76:	4639      	mov	r1, r7
 800ed78:	f7f1 fea2 	bl	8000ac0 <__aeabi_dcmpeq>
 800ed7c:	4681      	mov	r9, r0
 800ed7e:	b160      	cbz	r0, 800ed9a <_dtoa_r+0xd2>
 800ed80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ed82:	2301      	movs	r3, #1
 800ed84:	6013      	str	r3, [r2, #0]
 800ed86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	f000 8553 	beq.w	800f834 <_dtoa_r+0xb6c>
 800ed8e:	4b93      	ldr	r3, [pc, #588]	; (800efdc <_dtoa_r+0x314>)
 800ed90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ed92:	6013      	str	r3, [r2, #0]
 800ed94:	3b01      	subs	r3, #1
 800ed96:	9302      	str	r3, [sp, #8]
 800ed98:	e7e0      	b.n	800ed5c <_dtoa_r+0x94>
 800ed9a:	aa14      	add	r2, sp, #80	; 0x50
 800ed9c:	a915      	add	r1, sp, #84	; 0x54
 800ed9e:	ec47 6b10 	vmov	d0, r6, r7
 800eda2:	4620      	mov	r0, r4
 800eda4:	f001 f8bf 	bl	800ff26 <__d2b>
 800eda8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800edac:	4682      	mov	sl, r0
 800edae:	2d00      	cmp	r5, #0
 800edb0:	d07e      	beq.n	800eeb0 <_dtoa_r+0x1e8>
 800edb2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800edb6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800edba:	4630      	mov	r0, r6
 800edbc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800edc0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800edc4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800edc8:	2200      	movs	r2, #0
 800edca:	4b85      	ldr	r3, [pc, #532]	; (800efe0 <_dtoa_r+0x318>)
 800edcc:	f7f1 fa5c 	bl	8000288 <__aeabi_dsub>
 800edd0:	a379      	add	r3, pc, #484	; (adr r3, 800efb8 <_dtoa_r+0x2f0>)
 800edd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edd6:	f7f1 fc0b 	bl	80005f0 <__aeabi_dmul>
 800edda:	a379      	add	r3, pc, #484	; (adr r3, 800efc0 <_dtoa_r+0x2f8>)
 800eddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ede0:	f7f1 fa54 	bl	800028c <__adddf3>
 800ede4:	4606      	mov	r6, r0
 800ede6:	4628      	mov	r0, r5
 800ede8:	460f      	mov	r7, r1
 800edea:	f7f1 fb9b 	bl	8000524 <__aeabi_i2d>
 800edee:	a376      	add	r3, pc, #472	; (adr r3, 800efc8 <_dtoa_r+0x300>)
 800edf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf4:	f7f1 fbfc 	bl	80005f0 <__aeabi_dmul>
 800edf8:	4602      	mov	r2, r0
 800edfa:	460b      	mov	r3, r1
 800edfc:	4630      	mov	r0, r6
 800edfe:	4639      	mov	r1, r7
 800ee00:	f7f1 fa44 	bl	800028c <__adddf3>
 800ee04:	4606      	mov	r6, r0
 800ee06:	460f      	mov	r7, r1
 800ee08:	f7f1 fea2 	bl	8000b50 <__aeabi_d2iz>
 800ee0c:	2200      	movs	r2, #0
 800ee0e:	4683      	mov	fp, r0
 800ee10:	2300      	movs	r3, #0
 800ee12:	4630      	mov	r0, r6
 800ee14:	4639      	mov	r1, r7
 800ee16:	f7f1 fe5d 	bl	8000ad4 <__aeabi_dcmplt>
 800ee1a:	b158      	cbz	r0, 800ee34 <_dtoa_r+0x16c>
 800ee1c:	4658      	mov	r0, fp
 800ee1e:	f7f1 fb81 	bl	8000524 <__aeabi_i2d>
 800ee22:	4602      	mov	r2, r0
 800ee24:	460b      	mov	r3, r1
 800ee26:	4630      	mov	r0, r6
 800ee28:	4639      	mov	r1, r7
 800ee2a:	f7f1 fe49 	bl	8000ac0 <__aeabi_dcmpeq>
 800ee2e:	b908      	cbnz	r0, 800ee34 <_dtoa_r+0x16c>
 800ee30:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ee34:	f1bb 0f16 	cmp.w	fp, #22
 800ee38:	d859      	bhi.n	800eeee <_dtoa_r+0x226>
 800ee3a:	496a      	ldr	r1, [pc, #424]	; (800efe4 <_dtoa_r+0x31c>)
 800ee3c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800ee40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee48:	f7f1 fe62 	bl	8000b10 <__aeabi_dcmpgt>
 800ee4c:	2800      	cmp	r0, #0
 800ee4e:	d050      	beq.n	800eef2 <_dtoa_r+0x22a>
 800ee50:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ee54:	2300      	movs	r3, #0
 800ee56:	930e      	str	r3, [sp, #56]	; 0x38
 800ee58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ee5a:	1b5d      	subs	r5, r3, r5
 800ee5c:	1e6b      	subs	r3, r5, #1
 800ee5e:	9306      	str	r3, [sp, #24]
 800ee60:	bf45      	ittet	mi
 800ee62:	f1c5 0301 	rsbmi	r3, r5, #1
 800ee66:	9305      	strmi	r3, [sp, #20]
 800ee68:	2300      	movpl	r3, #0
 800ee6a:	2300      	movmi	r3, #0
 800ee6c:	bf4c      	ite	mi
 800ee6e:	9306      	strmi	r3, [sp, #24]
 800ee70:	9305      	strpl	r3, [sp, #20]
 800ee72:	f1bb 0f00 	cmp.w	fp, #0
 800ee76:	db3e      	blt.n	800eef6 <_dtoa_r+0x22e>
 800ee78:	9b06      	ldr	r3, [sp, #24]
 800ee7a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ee7e:	445b      	add	r3, fp
 800ee80:	9306      	str	r3, [sp, #24]
 800ee82:	2300      	movs	r3, #0
 800ee84:	9308      	str	r3, [sp, #32]
 800ee86:	9b07      	ldr	r3, [sp, #28]
 800ee88:	2b09      	cmp	r3, #9
 800ee8a:	f200 80af 	bhi.w	800efec <_dtoa_r+0x324>
 800ee8e:	2b05      	cmp	r3, #5
 800ee90:	bfc4      	itt	gt
 800ee92:	3b04      	subgt	r3, #4
 800ee94:	9307      	strgt	r3, [sp, #28]
 800ee96:	9b07      	ldr	r3, [sp, #28]
 800ee98:	f1a3 0302 	sub.w	r3, r3, #2
 800ee9c:	bfcc      	ite	gt
 800ee9e:	2600      	movgt	r6, #0
 800eea0:	2601      	movle	r6, #1
 800eea2:	2b03      	cmp	r3, #3
 800eea4:	f200 80ae 	bhi.w	800f004 <_dtoa_r+0x33c>
 800eea8:	e8df f003 	tbb	[pc, r3]
 800eeac:	772f8482 	.word	0x772f8482
 800eeb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eeb2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800eeb4:	441d      	add	r5, r3
 800eeb6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800eeba:	2b20      	cmp	r3, #32
 800eebc:	dd11      	ble.n	800eee2 <_dtoa_r+0x21a>
 800eebe:	9a00      	ldr	r2, [sp, #0]
 800eec0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800eec4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800eec8:	fa22 f000 	lsr.w	r0, r2, r0
 800eecc:	fa08 f303 	lsl.w	r3, r8, r3
 800eed0:	4318      	orrs	r0, r3
 800eed2:	f7f1 fb17 	bl	8000504 <__aeabi_ui2d>
 800eed6:	2301      	movs	r3, #1
 800eed8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800eedc:	3d01      	subs	r5, #1
 800eede:	9312      	str	r3, [sp, #72]	; 0x48
 800eee0:	e772      	b.n	800edc8 <_dtoa_r+0x100>
 800eee2:	f1c3 0020 	rsb	r0, r3, #32
 800eee6:	9b00      	ldr	r3, [sp, #0]
 800eee8:	fa03 f000 	lsl.w	r0, r3, r0
 800eeec:	e7f1      	b.n	800eed2 <_dtoa_r+0x20a>
 800eeee:	2301      	movs	r3, #1
 800eef0:	e7b1      	b.n	800ee56 <_dtoa_r+0x18e>
 800eef2:	900e      	str	r0, [sp, #56]	; 0x38
 800eef4:	e7b0      	b.n	800ee58 <_dtoa_r+0x190>
 800eef6:	9b05      	ldr	r3, [sp, #20]
 800eef8:	eba3 030b 	sub.w	r3, r3, fp
 800eefc:	9305      	str	r3, [sp, #20]
 800eefe:	f1cb 0300 	rsb	r3, fp, #0
 800ef02:	9308      	str	r3, [sp, #32]
 800ef04:	2300      	movs	r3, #0
 800ef06:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef08:	e7bd      	b.n	800ee86 <_dtoa_r+0x1be>
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	9309      	str	r3, [sp, #36]	; 0x24
 800ef0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	dd7a      	ble.n	800f00a <_dtoa_r+0x342>
 800ef14:	9304      	str	r3, [sp, #16]
 800ef16:	9303      	str	r3, [sp, #12]
 800ef18:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	606a      	str	r2, [r5, #4]
 800ef1e:	2104      	movs	r1, #4
 800ef20:	f101 0214 	add.w	r2, r1, #20
 800ef24:	429a      	cmp	r2, r3
 800ef26:	d975      	bls.n	800f014 <_dtoa_r+0x34c>
 800ef28:	6869      	ldr	r1, [r5, #4]
 800ef2a:	4620      	mov	r0, r4
 800ef2c:	f000 fd7a 	bl	800fa24 <_Balloc>
 800ef30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef32:	6028      	str	r0, [r5, #0]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	9302      	str	r3, [sp, #8]
 800ef38:	9b03      	ldr	r3, [sp, #12]
 800ef3a:	2b0e      	cmp	r3, #14
 800ef3c:	f200 80e5 	bhi.w	800f10a <_dtoa_r+0x442>
 800ef40:	2e00      	cmp	r6, #0
 800ef42:	f000 80e2 	beq.w	800f10a <_dtoa_r+0x442>
 800ef46:	ed9d 7b00 	vldr	d7, [sp]
 800ef4a:	f1bb 0f00 	cmp.w	fp, #0
 800ef4e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ef52:	dd74      	ble.n	800f03e <_dtoa_r+0x376>
 800ef54:	4a23      	ldr	r2, [pc, #140]	; (800efe4 <_dtoa_r+0x31c>)
 800ef56:	f00b 030f 	and.w	r3, fp, #15
 800ef5a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800ef5e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ef62:	06f0      	lsls	r0, r6, #27
 800ef64:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ef68:	d559      	bpl.n	800f01e <_dtoa_r+0x356>
 800ef6a:	4b1f      	ldr	r3, [pc, #124]	; (800efe8 <_dtoa_r+0x320>)
 800ef6c:	ec51 0b17 	vmov	r0, r1, d7
 800ef70:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ef74:	f7f1 fc66 	bl	8000844 <__aeabi_ddiv>
 800ef78:	e9cd 0100 	strd	r0, r1, [sp]
 800ef7c:	f006 060f 	and.w	r6, r6, #15
 800ef80:	2503      	movs	r5, #3
 800ef82:	4f19      	ldr	r7, [pc, #100]	; (800efe8 <_dtoa_r+0x320>)
 800ef84:	2e00      	cmp	r6, #0
 800ef86:	d14c      	bne.n	800f022 <_dtoa_r+0x35a>
 800ef88:	4642      	mov	r2, r8
 800ef8a:	464b      	mov	r3, r9
 800ef8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef90:	f7f1 fc58 	bl	8000844 <__aeabi_ddiv>
 800ef94:	e9cd 0100 	strd	r0, r1, [sp]
 800ef98:	e06a      	b.n	800f070 <_dtoa_r+0x3a8>
 800ef9a:	2301      	movs	r3, #1
 800ef9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ef9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efa0:	445b      	add	r3, fp
 800efa2:	9304      	str	r3, [sp, #16]
 800efa4:	3301      	adds	r3, #1
 800efa6:	2b01      	cmp	r3, #1
 800efa8:	9303      	str	r3, [sp, #12]
 800efaa:	bfb8      	it	lt
 800efac:	2301      	movlt	r3, #1
 800efae:	e7b3      	b.n	800ef18 <_dtoa_r+0x250>
 800efb0:	2300      	movs	r3, #0
 800efb2:	e7ab      	b.n	800ef0c <_dtoa_r+0x244>
 800efb4:	2300      	movs	r3, #0
 800efb6:	e7f1      	b.n	800ef9c <_dtoa_r+0x2d4>
 800efb8:	636f4361 	.word	0x636f4361
 800efbc:	3fd287a7 	.word	0x3fd287a7
 800efc0:	8b60c8b3 	.word	0x8b60c8b3
 800efc4:	3fc68a28 	.word	0x3fc68a28
 800efc8:	509f79fb 	.word	0x509f79fb
 800efcc:	3fd34413 	.word	0x3fd34413
 800efd0:	7ff00000 	.word	0x7ff00000
 800efd4:	08012756 	.word	0x08012756
 800efd8:	0801274d 	.word	0x0801274d
 800efdc:	080116af 	.word	0x080116af
 800efe0:	3ff80000 	.word	0x3ff80000
 800efe4:	080127e8 	.word	0x080127e8
 800efe8:	080127c0 	.word	0x080127c0
 800efec:	2601      	movs	r6, #1
 800efee:	2300      	movs	r3, #0
 800eff0:	9307      	str	r3, [sp, #28]
 800eff2:	9609      	str	r6, [sp, #36]	; 0x24
 800eff4:	f04f 33ff 	mov.w	r3, #4294967295
 800eff8:	9304      	str	r3, [sp, #16]
 800effa:	9303      	str	r3, [sp, #12]
 800effc:	2200      	movs	r2, #0
 800effe:	2312      	movs	r3, #18
 800f000:	920a      	str	r2, [sp, #40]	; 0x28
 800f002:	e789      	b.n	800ef18 <_dtoa_r+0x250>
 800f004:	2301      	movs	r3, #1
 800f006:	9309      	str	r3, [sp, #36]	; 0x24
 800f008:	e7f4      	b.n	800eff4 <_dtoa_r+0x32c>
 800f00a:	2301      	movs	r3, #1
 800f00c:	9304      	str	r3, [sp, #16]
 800f00e:	9303      	str	r3, [sp, #12]
 800f010:	461a      	mov	r2, r3
 800f012:	e7f5      	b.n	800f000 <_dtoa_r+0x338>
 800f014:	686a      	ldr	r2, [r5, #4]
 800f016:	3201      	adds	r2, #1
 800f018:	606a      	str	r2, [r5, #4]
 800f01a:	0049      	lsls	r1, r1, #1
 800f01c:	e780      	b.n	800ef20 <_dtoa_r+0x258>
 800f01e:	2502      	movs	r5, #2
 800f020:	e7af      	b.n	800ef82 <_dtoa_r+0x2ba>
 800f022:	07f1      	lsls	r1, r6, #31
 800f024:	d508      	bpl.n	800f038 <_dtoa_r+0x370>
 800f026:	4640      	mov	r0, r8
 800f028:	4649      	mov	r1, r9
 800f02a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f02e:	f7f1 fadf 	bl	80005f0 <__aeabi_dmul>
 800f032:	3501      	adds	r5, #1
 800f034:	4680      	mov	r8, r0
 800f036:	4689      	mov	r9, r1
 800f038:	1076      	asrs	r6, r6, #1
 800f03a:	3708      	adds	r7, #8
 800f03c:	e7a2      	b.n	800ef84 <_dtoa_r+0x2bc>
 800f03e:	f000 809d 	beq.w	800f17c <_dtoa_r+0x4b4>
 800f042:	f1cb 0600 	rsb	r6, fp, #0
 800f046:	4b9f      	ldr	r3, [pc, #636]	; (800f2c4 <_dtoa_r+0x5fc>)
 800f048:	4f9f      	ldr	r7, [pc, #636]	; (800f2c8 <_dtoa_r+0x600>)
 800f04a:	f006 020f 	and.w	r2, r6, #15
 800f04e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f056:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f05a:	f7f1 fac9 	bl	80005f0 <__aeabi_dmul>
 800f05e:	e9cd 0100 	strd	r0, r1, [sp]
 800f062:	1136      	asrs	r6, r6, #4
 800f064:	2300      	movs	r3, #0
 800f066:	2502      	movs	r5, #2
 800f068:	2e00      	cmp	r6, #0
 800f06a:	d17c      	bne.n	800f166 <_dtoa_r+0x49e>
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d191      	bne.n	800ef94 <_dtoa_r+0x2cc>
 800f070:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f072:	2b00      	cmp	r3, #0
 800f074:	f000 8084 	beq.w	800f180 <_dtoa_r+0x4b8>
 800f078:	e9dd 8900 	ldrd	r8, r9, [sp]
 800f07c:	2200      	movs	r2, #0
 800f07e:	4b93      	ldr	r3, [pc, #588]	; (800f2cc <_dtoa_r+0x604>)
 800f080:	4640      	mov	r0, r8
 800f082:	4649      	mov	r1, r9
 800f084:	f7f1 fd26 	bl	8000ad4 <__aeabi_dcmplt>
 800f088:	2800      	cmp	r0, #0
 800f08a:	d079      	beq.n	800f180 <_dtoa_r+0x4b8>
 800f08c:	9b03      	ldr	r3, [sp, #12]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d076      	beq.n	800f180 <_dtoa_r+0x4b8>
 800f092:	9b04      	ldr	r3, [sp, #16]
 800f094:	2b00      	cmp	r3, #0
 800f096:	dd34      	ble.n	800f102 <_dtoa_r+0x43a>
 800f098:	2200      	movs	r2, #0
 800f09a:	4b8d      	ldr	r3, [pc, #564]	; (800f2d0 <_dtoa_r+0x608>)
 800f09c:	4640      	mov	r0, r8
 800f09e:	4649      	mov	r1, r9
 800f0a0:	f7f1 faa6 	bl	80005f0 <__aeabi_dmul>
 800f0a4:	e9cd 0100 	strd	r0, r1, [sp]
 800f0a8:	9e04      	ldr	r6, [sp, #16]
 800f0aa:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f0ae:	3501      	adds	r5, #1
 800f0b0:	4628      	mov	r0, r5
 800f0b2:	f7f1 fa37 	bl	8000524 <__aeabi_i2d>
 800f0b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f0ba:	f7f1 fa99 	bl	80005f0 <__aeabi_dmul>
 800f0be:	2200      	movs	r2, #0
 800f0c0:	4b84      	ldr	r3, [pc, #528]	; (800f2d4 <_dtoa_r+0x60c>)
 800f0c2:	f7f1 f8e3 	bl	800028c <__adddf3>
 800f0c6:	4680      	mov	r8, r0
 800f0c8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800f0cc:	2e00      	cmp	r6, #0
 800f0ce:	d15a      	bne.n	800f186 <_dtoa_r+0x4be>
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	4b81      	ldr	r3, [pc, #516]	; (800f2d8 <_dtoa_r+0x610>)
 800f0d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f0d8:	f7f1 f8d6 	bl	8000288 <__aeabi_dsub>
 800f0dc:	4642      	mov	r2, r8
 800f0de:	464b      	mov	r3, r9
 800f0e0:	e9cd 0100 	strd	r0, r1, [sp]
 800f0e4:	f7f1 fd14 	bl	8000b10 <__aeabi_dcmpgt>
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	f040 829b 	bne.w	800f624 <_dtoa_r+0x95c>
 800f0ee:	4642      	mov	r2, r8
 800f0f0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f0f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f0f8:	f7f1 fcec 	bl	8000ad4 <__aeabi_dcmplt>
 800f0fc:	2800      	cmp	r0, #0
 800f0fe:	f040 828f 	bne.w	800f620 <_dtoa_r+0x958>
 800f102:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f106:	e9cd 2300 	strd	r2, r3, [sp]
 800f10a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	f2c0 8150 	blt.w	800f3b2 <_dtoa_r+0x6ea>
 800f112:	f1bb 0f0e 	cmp.w	fp, #14
 800f116:	f300 814c 	bgt.w	800f3b2 <_dtoa_r+0x6ea>
 800f11a:	4b6a      	ldr	r3, [pc, #424]	; (800f2c4 <_dtoa_r+0x5fc>)
 800f11c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f120:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f126:	2b00      	cmp	r3, #0
 800f128:	f280 80da 	bge.w	800f2e0 <_dtoa_r+0x618>
 800f12c:	9b03      	ldr	r3, [sp, #12]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	f300 80d6 	bgt.w	800f2e0 <_dtoa_r+0x618>
 800f134:	f040 8273 	bne.w	800f61e <_dtoa_r+0x956>
 800f138:	2200      	movs	r2, #0
 800f13a:	4b67      	ldr	r3, [pc, #412]	; (800f2d8 <_dtoa_r+0x610>)
 800f13c:	4640      	mov	r0, r8
 800f13e:	4649      	mov	r1, r9
 800f140:	f7f1 fa56 	bl	80005f0 <__aeabi_dmul>
 800f144:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f148:	f7f1 fcd8 	bl	8000afc <__aeabi_dcmpge>
 800f14c:	9e03      	ldr	r6, [sp, #12]
 800f14e:	4637      	mov	r7, r6
 800f150:	2800      	cmp	r0, #0
 800f152:	f040 824a 	bne.w	800f5ea <_dtoa_r+0x922>
 800f156:	9b02      	ldr	r3, [sp, #8]
 800f158:	9a02      	ldr	r2, [sp, #8]
 800f15a:	1c5d      	adds	r5, r3, #1
 800f15c:	2331      	movs	r3, #49	; 0x31
 800f15e:	7013      	strb	r3, [r2, #0]
 800f160:	f10b 0b01 	add.w	fp, fp, #1
 800f164:	e245      	b.n	800f5f2 <_dtoa_r+0x92a>
 800f166:	07f2      	lsls	r2, r6, #31
 800f168:	d505      	bpl.n	800f176 <_dtoa_r+0x4ae>
 800f16a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f16e:	f7f1 fa3f 	bl	80005f0 <__aeabi_dmul>
 800f172:	3501      	adds	r5, #1
 800f174:	2301      	movs	r3, #1
 800f176:	1076      	asrs	r6, r6, #1
 800f178:	3708      	adds	r7, #8
 800f17a:	e775      	b.n	800f068 <_dtoa_r+0x3a0>
 800f17c:	2502      	movs	r5, #2
 800f17e:	e777      	b.n	800f070 <_dtoa_r+0x3a8>
 800f180:	465f      	mov	r7, fp
 800f182:	9e03      	ldr	r6, [sp, #12]
 800f184:	e794      	b.n	800f0b0 <_dtoa_r+0x3e8>
 800f186:	9a02      	ldr	r2, [sp, #8]
 800f188:	4b4e      	ldr	r3, [pc, #312]	; (800f2c4 <_dtoa_r+0x5fc>)
 800f18a:	4432      	add	r2, r6
 800f18c:	9213      	str	r2, [sp, #76]	; 0x4c
 800f18e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f190:	1e71      	subs	r1, r6, #1
 800f192:	2a00      	cmp	r2, #0
 800f194:	d048      	beq.n	800f228 <_dtoa_r+0x560>
 800f196:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800f19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f19e:	2000      	movs	r0, #0
 800f1a0:	494e      	ldr	r1, [pc, #312]	; (800f2dc <_dtoa_r+0x614>)
 800f1a2:	f7f1 fb4f 	bl	8000844 <__aeabi_ddiv>
 800f1a6:	4642      	mov	r2, r8
 800f1a8:	464b      	mov	r3, r9
 800f1aa:	f7f1 f86d 	bl	8000288 <__aeabi_dsub>
 800f1ae:	9d02      	ldr	r5, [sp, #8]
 800f1b0:	4680      	mov	r8, r0
 800f1b2:	4689      	mov	r9, r1
 800f1b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f1b8:	f7f1 fcca 	bl	8000b50 <__aeabi_d2iz>
 800f1bc:	4606      	mov	r6, r0
 800f1be:	f7f1 f9b1 	bl	8000524 <__aeabi_i2d>
 800f1c2:	4602      	mov	r2, r0
 800f1c4:	460b      	mov	r3, r1
 800f1c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f1ca:	f7f1 f85d 	bl	8000288 <__aeabi_dsub>
 800f1ce:	3630      	adds	r6, #48	; 0x30
 800f1d0:	f805 6b01 	strb.w	r6, [r5], #1
 800f1d4:	4642      	mov	r2, r8
 800f1d6:	464b      	mov	r3, r9
 800f1d8:	e9cd 0100 	strd	r0, r1, [sp]
 800f1dc:	f7f1 fc7a 	bl	8000ad4 <__aeabi_dcmplt>
 800f1e0:	2800      	cmp	r0, #0
 800f1e2:	d165      	bne.n	800f2b0 <_dtoa_r+0x5e8>
 800f1e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f1e8:	2000      	movs	r0, #0
 800f1ea:	4938      	ldr	r1, [pc, #224]	; (800f2cc <_dtoa_r+0x604>)
 800f1ec:	f7f1 f84c 	bl	8000288 <__aeabi_dsub>
 800f1f0:	4642      	mov	r2, r8
 800f1f2:	464b      	mov	r3, r9
 800f1f4:	f7f1 fc6e 	bl	8000ad4 <__aeabi_dcmplt>
 800f1f8:	2800      	cmp	r0, #0
 800f1fa:	f040 80ba 	bne.w	800f372 <_dtoa_r+0x6aa>
 800f1fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f200:	429d      	cmp	r5, r3
 800f202:	f43f af7e 	beq.w	800f102 <_dtoa_r+0x43a>
 800f206:	2200      	movs	r2, #0
 800f208:	4b31      	ldr	r3, [pc, #196]	; (800f2d0 <_dtoa_r+0x608>)
 800f20a:	4640      	mov	r0, r8
 800f20c:	4649      	mov	r1, r9
 800f20e:	f7f1 f9ef 	bl	80005f0 <__aeabi_dmul>
 800f212:	2200      	movs	r2, #0
 800f214:	4680      	mov	r8, r0
 800f216:	4689      	mov	r9, r1
 800f218:	4b2d      	ldr	r3, [pc, #180]	; (800f2d0 <_dtoa_r+0x608>)
 800f21a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f21e:	f7f1 f9e7 	bl	80005f0 <__aeabi_dmul>
 800f222:	e9cd 0100 	strd	r0, r1, [sp]
 800f226:	e7c5      	b.n	800f1b4 <_dtoa_r+0x4ec>
 800f228:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800f22c:	4642      	mov	r2, r8
 800f22e:	464b      	mov	r3, r9
 800f230:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f234:	f7f1 f9dc 	bl	80005f0 <__aeabi_dmul>
 800f238:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f23c:	9d02      	ldr	r5, [sp, #8]
 800f23e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f242:	f7f1 fc85 	bl	8000b50 <__aeabi_d2iz>
 800f246:	4606      	mov	r6, r0
 800f248:	f7f1 f96c 	bl	8000524 <__aeabi_i2d>
 800f24c:	3630      	adds	r6, #48	; 0x30
 800f24e:	4602      	mov	r2, r0
 800f250:	460b      	mov	r3, r1
 800f252:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f256:	f7f1 f817 	bl	8000288 <__aeabi_dsub>
 800f25a:	f805 6b01 	strb.w	r6, [r5], #1
 800f25e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f260:	42ab      	cmp	r3, r5
 800f262:	4680      	mov	r8, r0
 800f264:	4689      	mov	r9, r1
 800f266:	f04f 0200 	mov.w	r2, #0
 800f26a:	d125      	bne.n	800f2b8 <_dtoa_r+0x5f0>
 800f26c:	4b1b      	ldr	r3, [pc, #108]	; (800f2dc <_dtoa_r+0x614>)
 800f26e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f272:	f7f1 f80b 	bl	800028c <__adddf3>
 800f276:	4602      	mov	r2, r0
 800f278:	460b      	mov	r3, r1
 800f27a:	4640      	mov	r0, r8
 800f27c:	4649      	mov	r1, r9
 800f27e:	f7f1 fc47 	bl	8000b10 <__aeabi_dcmpgt>
 800f282:	2800      	cmp	r0, #0
 800f284:	d175      	bne.n	800f372 <_dtoa_r+0x6aa>
 800f286:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f28a:	2000      	movs	r0, #0
 800f28c:	4913      	ldr	r1, [pc, #76]	; (800f2dc <_dtoa_r+0x614>)
 800f28e:	f7f0 fffb 	bl	8000288 <__aeabi_dsub>
 800f292:	4602      	mov	r2, r0
 800f294:	460b      	mov	r3, r1
 800f296:	4640      	mov	r0, r8
 800f298:	4649      	mov	r1, r9
 800f29a:	f7f1 fc1b 	bl	8000ad4 <__aeabi_dcmplt>
 800f29e:	2800      	cmp	r0, #0
 800f2a0:	f43f af2f 	beq.w	800f102 <_dtoa_r+0x43a>
 800f2a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f2a8:	2b30      	cmp	r3, #48	; 0x30
 800f2aa:	f105 32ff 	add.w	r2, r5, #4294967295
 800f2ae:	d001      	beq.n	800f2b4 <_dtoa_r+0x5ec>
 800f2b0:	46bb      	mov	fp, r7
 800f2b2:	e04d      	b.n	800f350 <_dtoa_r+0x688>
 800f2b4:	4615      	mov	r5, r2
 800f2b6:	e7f5      	b.n	800f2a4 <_dtoa_r+0x5dc>
 800f2b8:	4b05      	ldr	r3, [pc, #20]	; (800f2d0 <_dtoa_r+0x608>)
 800f2ba:	f7f1 f999 	bl	80005f0 <__aeabi_dmul>
 800f2be:	e9cd 0100 	strd	r0, r1, [sp]
 800f2c2:	e7bc      	b.n	800f23e <_dtoa_r+0x576>
 800f2c4:	080127e8 	.word	0x080127e8
 800f2c8:	080127c0 	.word	0x080127c0
 800f2cc:	3ff00000 	.word	0x3ff00000
 800f2d0:	40240000 	.word	0x40240000
 800f2d4:	401c0000 	.word	0x401c0000
 800f2d8:	40140000 	.word	0x40140000
 800f2dc:	3fe00000 	.word	0x3fe00000
 800f2e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f2e4:	9d02      	ldr	r5, [sp, #8]
 800f2e6:	4642      	mov	r2, r8
 800f2e8:	464b      	mov	r3, r9
 800f2ea:	4630      	mov	r0, r6
 800f2ec:	4639      	mov	r1, r7
 800f2ee:	f7f1 faa9 	bl	8000844 <__aeabi_ddiv>
 800f2f2:	f7f1 fc2d 	bl	8000b50 <__aeabi_d2iz>
 800f2f6:	9000      	str	r0, [sp, #0]
 800f2f8:	f7f1 f914 	bl	8000524 <__aeabi_i2d>
 800f2fc:	4642      	mov	r2, r8
 800f2fe:	464b      	mov	r3, r9
 800f300:	f7f1 f976 	bl	80005f0 <__aeabi_dmul>
 800f304:	4602      	mov	r2, r0
 800f306:	460b      	mov	r3, r1
 800f308:	4630      	mov	r0, r6
 800f30a:	4639      	mov	r1, r7
 800f30c:	f7f0 ffbc 	bl	8000288 <__aeabi_dsub>
 800f310:	9e00      	ldr	r6, [sp, #0]
 800f312:	9f03      	ldr	r7, [sp, #12]
 800f314:	3630      	adds	r6, #48	; 0x30
 800f316:	f805 6b01 	strb.w	r6, [r5], #1
 800f31a:	9e02      	ldr	r6, [sp, #8]
 800f31c:	1bae      	subs	r6, r5, r6
 800f31e:	42b7      	cmp	r7, r6
 800f320:	4602      	mov	r2, r0
 800f322:	460b      	mov	r3, r1
 800f324:	d138      	bne.n	800f398 <_dtoa_r+0x6d0>
 800f326:	f7f0 ffb1 	bl	800028c <__adddf3>
 800f32a:	4606      	mov	r6, r0
 800f32c:	460f      	mov	r7, r1
 800f32e:	4602      	mov	r2, r0
 800f330:	460b      	mov	r3, r1
 800f332:	4640      	mov	r0, r8
 800f334:	4649      	mov	r1, r9
 800f336:	f7f1 fbcd 	bl	8000ad4 <__aeabi_dcmplt>
 800f33a:	b9c8      	cbnz	r0, 800f370 <_dtoa_r+0x6a8>
 800f33c:	4632      	mov	r2, r6
 800f33e:	463b      	mov	r3, r7
 800f340:	4640      	mov	r0, r8
 800f342:	4649      	mov	r1, r9
 800f344:	f7f1 fbbc 	bl	8000ac0 <__aeabi_dcmpeq>
 800f348:	b110      	cbz	r0, 800f350 <_dtoa_r+0x688>
 800f34a:	9b00      	ldr	r3, [sp, #0]
 800f34c:	07db      	lsls	r3, r3, #31
 800f34e:	d40f      	bmi.n	800f370 <_dtoa_r+0x6a8>
 800f350:	4651      	mov	r1, sl
 800f352:	4620      	mov	r0, r4
 800f354:	f000 fb9a 	bl	800fa8c <_Bfree>
 800f358:	2300      	movs	r3, #0
 800f35a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f35c:	702b      	strb	r3, [r5, #0]
 800f35e:	f10b 0301 	add.w	r3, fp, #1
 800f362:	6013      	str	r3, [r2, #0]
 800f364:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f366:	2b00      	cmp	r3, #0
 800f368:	f43f acf8 	beq.w	800ed5c <_dtoa_r+0x94>
 800f36c:	601d      	str	r5, [r3, #0]
 800f36e:	e4f5      	b.n	800ed5c <_dtoa_r+0x94>
 800f370:	465f      	mov	r7, fp
 800f372:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f376:	2a39      	cmp	r2, #57	; 0x39
 800f378:	f105 33ff 	add.w	r3, r5, #4294967295
 800f37c:	d106      	bne.n	800f38c <_dtoa_r+0x6c4>
 800f37e:	9a02      	ldr	r2, [sp, #8]
 800f380:	429a      	cmp	r2, r3
 800f382:	d107      	bne.n	800f394 <_dtoa_r+0x6cc>
 800f384:	2330      	movs	r3, #48	; 0x30
 800f386:	7013      	strb	r3, [r2, #0]
 800f388:	3701      	adds	r7, #1
 800f38a:	4613      	mov	r3, r2
 800f38c:	781a      	ldrb	r2, [r3, #0]
 800f38e:	3201      	adds	r2, #1
 800f390:	701a      	strb	r2, [r3, #0]
 800f392:	e78d      	b.n	800f2b0 <_dtoa_r+0x5e8>
 800f394:	461d      	mov	r5, r3
 800f396:	e7ec      	b.n	800f372 <_dtoa_r+0x6aa>
 800f398:	2200      	movs	r2, #0
 800f39a:	4ba4      	ldr	r3, [pc, #656]	; (800f62c <_dtoa_r+0x964>)
 800f39c:	f7f1 f928 	bl	80005f0 <__aeabi_dmul>
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	4606      	mov	r6, r0
 800f3a6:	460f      	mov	r7, r1
 800f3a8:	f7f1 fb8a 	bl	8000ac0 <__aeabi_dcmpeq>
 800f3ac:	2800      	cmp	r0, #0
 800f3ae:	d09a      	beq.n	800f2e6 <_dtoa_r+0x61e>
 800f3b0:	e7ce      	b.n	800f350 <_dtoa_r+0x688>
 800f3b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3b4:	2a00      	cmp	r2, #0
 800f3b6:	f000 80cd 	beq.w	800f554 <_dtoa_r+0x88c>
 800f3ba:	9a07      	ldr	r2, [sp, #28]
 800f3bc:	2a01      	cmp	r2, #1
 800f3be:	f300 80af 	bgt.w	800f520 <_dtoa_r+0x858>
 800f3c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f3c4:	2a00      	cmp	r2, #0
 800f3c6:	f000 80a7 	beq.w	800f518 <_dtoa_r+0x850>
 800f3ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f3ce:	9e08      	ldr	r6, [sp, #32]
 800f3d0:	9d05      	ldr	r5, [sp, #20]
 800f3d2:	9a05      	ldr	r2, [sp, #20]
 800f3d4:	441a      	add	r2, r3
 800f3d6:	9205      	str	r2, [sp, #20]
 800f3d8:	9a06      	ldr	r2, [sp, #24]
 800f3da:	2101      	movs	r1, #1
 800f3dc:	441a      	add	r2, r3
 800f3de:	4620      	mov	r0, r4
 800f3e0:	9206      	str	r2, [sp, #24]
 800f3e2:	f000 fbf3 	bl	800fbcc <__i2b>
 800f3e6:	4607      	mov	r7, r0
 800f3e8:	2d00      	cmp	r5, #0
 800f3ea:	dd0c      	ble.n	800f406 <_dtoa_r+0x73e>
 800f3ec:	9b06      	ldr	r3, [sp, #24]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	dd09      	ble.n	800f406 <_dtoa_r+0x73e>
 800f3f2:	42ab      	cmp	r3, r5
 800f3f4:	9a05      	ldr	r2, [sp, #20]
 800f3f6:	bfa8      	it	ge
 800f3f8:	462b      	movge	r3, r5
 800f3fa:	1ad2      	subs	r2, r2, r3
 800f3fc:	9205      	str	r2, [sp, #20]
 800f3fe:	9a06      	ldr	r2, [sp, #24]
 800f400:	1aed      	subs	r5, r5, r3
 800f402:	1ad3      	subs	r3, r2, r3
 800f404:	9306      	str	r3, [sp, #24]
 800f406:	9b08      	ldr	r3, [sp, #32]
 800f408:	b1f3      	cbz	r3, 800f448 <_dtoa_r+0x780>
 800f40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	f000 80a5 	beq.w	800f55c <_dtoa_r+0x894>
 800f412:	2e00      	cmp	r6, #0
 800f414:	dd10      	ble.n	800f438 <_dtoa_r+0x770>
 800f416:	4639      	mov	r1, r7
 800f418:	4632      	mov	r2, r6
 800f41a:	4620      	mov	r0, r4
 800f41c:	f000 fc6c 	bl	800fcf8 <__pow5mult>
 800f420:	4652      	mov	r2, sl
 800f422:	4601      	mov	r1, r0
 800f424:	4607      	mov	r7, r0
 800f426:	4620      	mov	r0, r4
 800f428:	f000 fbd9 	bl	800fbde <__multiply>
 800f42c:	4651      	mov	r1, sl
 800f42e:	4680      	mov	r8, r0
 800f430:	4620      	mov	r0, r4
 800f432:	f000 fb2b 	bl	800fa8c <_Bfree>
 800f436:	46c2      	mov	sl, r8
 800f438:	9b08      	ldr	r3, [sp, #32]
 800f43a:	1b9a      	subs	r2, r3, r6
 800f43c:	d004      	beq.n	800f448 <_dtoa_r+0x780>
 800f43e:	4651      	mov	r1, sl
 800f440:	4620      	mov	r0, r4
 800f442:	f000 fc59 	bl	800fcf8 <__pow5mult>
 800f446:	4682      	mov	sl, r0
 800f448:	2101      	movs	r1, #1
 800f44a:	4620      	mov	r0, r4
 800f44c:	f000 fbbe 	bl	800fbcc <__i2b>
 800f450:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f452:	2b00      	cmp	r3, #0
 800f454:	4606      	mov	r6, r0
 800f456:	f340 8083 	ble.w	800f560 <_dtoa_r+0x898>
 800f45a:	461a      	mov	r2, r3
 800f45c:	4601      	mov	r1, r0
 800f45e:	4620      	mov	r0, r4
 800f460:	f000 fc4a 	bl	800fcf8 <__pow5mult>
 800f464:	9b07      	ldr	r3, [sp, #28]
 800f466:	2b01      	cmp	r3, #1
 800f468:	4606      	mov	r6, r0
 800f46a:	dd7c      	ble.n	800f566 <_dtoa_r+0x89e>
 800f46c:	f04f 0800 	mov.w	r8, #0
 800f470:	6933      	ldr	r3, [r6, #16]
 800f472:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f476:	6918      	ldr	r0, [r3, #16]
 800f478:	f000 fb5a 	bl	800fb30 <__hi0bits>
 800f47c:	f1c0 0020 	rsb	r0, r0, #32
 800f480:	9b06      	ldr	r3, [sp, #24]
 800f482:	4418      	add	r0, r3
 800f484:	f010 001f 	ands.w	r0, r0, #31
 800f488:	f000 8096 	beq.w	800f5b8 <_dtoa_r+0x8f0>
 800f48c:	f1c0 0320 	rsb	r3, r0, #32
 800f490:	2b04      	cmp	r3, #4
 800f492:	f340 8087 	ble.w	800f5a4 <_dtoa_r+0x8dc>
 800f496:	9b05      	ldr	r3, [sp, #20]
 800f498:	f1c0 001c 	rsb	r0, r0, #28
 800f49c:	4403      	add	r3, r0
 800f49e:	9305      	str	r3, [sp, #20]
 800f4a0:	9b06      	ldr	r3, [sp, #24]
 800f4a2:	4405      	add	r5, r0
 800f4a4:	4403      	add	r3, r0
 800f4a6:	9306      	str	r3, [sp, #24]
 800f4a8:	9b05      	ldr	r3, [sp, #20]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	dd05      	ble.n	800f4ba <_dtoa_r+0x7f2>
 800f4ae:	4651      	mov	r1, sl
 800f4b0:	461a      	mov	r2, r3
 800f4b2:	4620      	mov	r0, r4
 800f4b4:	f000 fc6e 	bl	800fd94 <__lshift>
 800f4b8:	4682      	mov	sl, r0
 800f4ba:	9b06      	ldr	r3, [sp, #24]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	dd05      	ble.n	800f4cc <_dtoa_r+0x804>
 800f4c0:	4631      	mov	r1, r6
 800f4c2:	461a      	mov	r2, r3
 800f4c4:	4620      	mov	r0, r4
 800f4c6:	f000 fc65 	bl	800fd94 <__lshift>
 800f4ca:	4606      	mov	r6, r0
 800f4cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d074      	beq.n	800f5bc <_dtoa_r+0x8f4>
 800f4d2:	4631      	mov	r1, r6
 800f4d4:	4650      	mov	r0, sl
 800f4d6:	f000 fcae 	bl	800fe36 <__mcmp>
 800f4da:	2800      	cmp	r0, #0
 800f4dc:	da6e      	bge.n	800f5bc <_dtoa_r+0x8f4>
 800f4de:	2300      	movs	r3, #0
 800f4e0:	4651      	mov	r1, sl
 800f4e2:	220a      	movs	r2, #10
 800f4e4:	4620      	mov	r0, r4
 800f4e6:	f000 fae8 	bl	800faba <__multadd>
 800f4ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f4f0:	4682      	mov	sl, r0
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	f000 81a8 	beq.w	800f848 <_dtoa_r+0xb80>
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	4639      	mov	r1, r7
 800f4fc:	220a      	movs	r2, #10
 800f4fe:	4620      	mov	r0, r4
 800f500:	f000 fadb 	bl	800faba <__multadd>
 800f504:	9b04      	ldr	r3, [sp, #16]
 800f506:	2b00      	cmp	r3, #0
 800f508:	4607      	mov	r7, r0
 800f50a:	f300 80c8 	bgt.w	800f69e <_dtoa_r+0x9d6>
 800f50e:	9b07      	ldr	r3, [sp, #28]
 800f510:	2b02      	cmp	r3, #2
 800f512:	f340 80c4 	ble.w	800f69e <_dtoa_r+0x9d6>
 800f516:	e059      	b.n	800f5cc <_dtoa_r+0x904>
 800f518:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f51a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f51e:	e756      	b.n	800f3ce <_dtoa_r+0x706>
 800f520:	9b03      	ldr	r3, [sp, #12]
 800f522:	1e5e      	subs	r6, r3, #1
 800f524:	9b08      	ldr	r3, [sp, #32]
 800f526:	42b3      	cmp	r3, r6
 800f528:	bfbf      	itttt	lt
 800f52a:	9b08      	ldrlt	r3, [sp, #32]
 800f52c:	9608      	strlt	r6, [sp, #32]
 800f52e:	1af2      	sublt	r2, r6, r3
 800f530:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800f532:	bfb6      	itet	lt
 800f534:	189b      	addlt	r3, r3, r2
 800f536:	1b9e      	subge	r6, r3, r6
 800f538:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800f53a:	9b03      	ldr	r3, [sp, #12]
 800f53c:	bfb8      	it	lt
 800f53e:	2600      	movlt	r6, #0
 800f540:	2b00      	cmp	r3, #0
 800f542:	bfb9      	ittee	lt
 800f544:	9b05      	ldrlt	r3, [sp, #20]
 800f546:	9a03      	ldrlt	r2, [sp, #12]
 800f548:	9d05      	ldrge	r5, [sp, #20]
 800f54a:	9b03      	ldrge	r3, [sp, #12]
 800f54c:	bfbc      	itt	lt
 800f54e:	1a9d      	sublt	r5, r3, r2
 800f550:	2300      	movlt	r3, #0
 800f552:	e73e      	b.n	800f3d2 <_dtoa_r+0x70a>
 800f554:	9e08      	ldr	r6, [sp, #32]
 800f556:	9d05      	ldr	r5, [sp, #20]
 800f558:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f55a:	e745      	b.n	800f3e8 <_dtoa_r+0x720>
 800f55c:	9a08      	ldr	r2, [sp, #32]
 800f55e:	e76e      	b.n	800f43e <_dtoa_r+0x776>
 800f560:	9b07      	ldr	r3, [sp, #28]
 800f562:	2b01      	cmp	r3, #1
 800f564:	dc19      	bgt.n	800f59a <_dtoa_r+0x8d2>
 800f566:	9b00      	ldr	r3, [sp, #0]
 800f568:	b9bb      	cbnz	r3, 800f59a <_dtoa_r+0x8d2>
 800f56a:	9b01      	ldr	r3, [sp, #4]
 800f56c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f570:	b99b      	cbnz	r3, 800f59a <_dtoa_r+0x8d2>
 800f572:	9b01      	ldr	r3, [sp, #4]
 800f574:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f578:	0d1b      	lsrs	r3, r3, #20
 800f57a:	051b      	lsls	r3, r3, #20
 800f57c:	b183      	cbz	r3, 800f5a0 <_dtoa_r+0x8d8>
 800f57e:	9b05      	ldr	r3, [sp, #20]
 800f580:	3301      	adds	r3, #1
 800f582:	9305      	str	r3, [sp, #20]
 800f584:	9b06      	ldr	r3, [sp, #24]
 800f586:	3301      	adds	r3, #1
 800f588:	9306      	str	r3, [sp, #24]
 800f58a:	f04f 0801 	mov.w	r8, #1
 800f58e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f590:	2b00      	cmp	r3, #0
 800f592:	f47f af6d 	bne.w	800f470 <_dtoa_r+0x7a8>
 800f596:	2001      	movs	r0, #1
 800f598:	e772      	b.n	800f480 <_dtoa_r+0x7b8>
 800f59a:	f04f 0800 	mov.w	r8, #0
 800f59e:	e7f6      	b.n	800f58e <_dtoa_r+0x8c6>
 800f5a0:	4698      	mov	r8, r3
 800f5a2:	e7f4      	b.n	800f58e <_dtoa_r+0x8c6>
 800f5a4:	d080      	beq.n	800f4a8 <_dtoa_r+0x7e0>
 800f5a6:	9a05      	ldr	r2, [sp, #20]
 800f5a8:	331c      	adds	r3, #28
 800f5aa:	441a      	add	r2, r3
 800f5ac:	9205      	str	r2, [sp, #20]
 800f5ae:	9a06      	ldr	r2, [sp, #24]
 800f5b0:	441a      	add	r2, r3
 800f5b2:	441d      	add	r5, r3
 800f5b4:	4613      	mov	r3, r2
 800f5b6:	e776      	b.n	800f4a6 <_dtoa_r+0x7de>
 800f5b8:	4603      	mov	r3, r0
 800f5ba:	e7f4      	b.n	800f5a6 <_dtoa_r+0x8de>
 800f5bc:	9b03      	ldr	r3, [sp, #12]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	dc36      	bgt.n	800f630 <_dtoa_r+0x968>
 800f5c2:	9b07      	ldr	r3, [sp, #28]
 800f5c4:	2b02      	cmp	r3, #2
 800f5c6:	dd33      	ble.n	800f630 <_dtoa_r+0x968>
 800f5c8:	9b03      	ldr	r3, [sp, #12]
 800f5ca:	9304      	str	r3, [sp, #16]
 800f5cc:	9b04      	ldr	r3, [sp, #16]
 800f5ce:	b963      	cbnz	r3, 800f5ea <_dtoa_r+0x922>
 800f5d0:	4631      	mov	r1, r6
 800f5d2:	2205      	movs	r2, #5
 800f5d4:	4620      	mov	r0, r4
 800f5d6:	f000 fa70 	bl	800faba <__multadd>
 800f5da:	4601      	mov	r1, r0
 800f5dc:	4606      	mov	r6, r0
 800f5de:	4650      	mov	r0, sl
 800f5e0:	f000 fc29 	bl	800fe36 <__mcmp>
 800f5e4:	2800      	cmp	r0, #0
 800f5e6:	f73f adb6 	bgt.w	800f156 <_dtoa_r+0x48e>
 800f5ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5ec:	9d02      	ldr	r5, [sp, #8]
 800f5ee:	ea6f 0b03 	mvn.w	fp, r3
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	9303      	str	r3, [sp, #12]
 800f5f6:	4631      	mov	r1, r6
 800f5f8:	4620      	mov	r0, r4
 800f5fa:	f000 fa47 	bl	800fa8c <_Bfree>
 800f5fe:	2f00      	cmp	r7, #0
 800f600:	f43f aea6 	beq.w	800f350 <_dtoa_r+0x688>
 800f604:	9b03      	ldr	r3, [sp, #12]
 800f606:	b12b      	cbz	r3, 800f614 <_dtoa_r+0x94c>
 800f608:	42bb      	cmp	r3, r7
 800f60a:	d003      	beq.n	800f614 <_dtoa_r+0x94c>
 800f60c:	4619      	mov	r1, r3
 800f60e:	4620      	mov	r0, r4
 800f610:	f000 fa3c 	bl	800fa8c <_Bfree>
 800f614:	4639      	mov	r1, r7
 800f616:	4620      	mov	r0, r4
 800f618:	f000 fa38 	bl	800fa8c <_Bfree>
 800f61c:	e698      	b.n	800f350 <_dtoa_r+0x688>
 800f61e:	2600      	movs	r6, #0
 800f620:	4637      	mov	r7, r6
 800f622:	e7e2      	b.n	800f5ea <_dtoa_r+0x922>
 800f624:	46bb      	mov	fp, r7
 800f626:	4637      	mov	r7, r6
 800f628:	e595      	b.n	800f156 <_dtoa_r+0x48e>
 800f62a:	bf00      	nop
 800f62c:	40240000 	.word	0x40240000
 800f630:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f632:	bb93      	cbnz	r3, 800f69a <_dtoa_r+0x9d2>
 800f634:	9b03      	ldr	r3, [sp, #12]
 800f636:	9304      	str	r3, [sp, #16]
 800f638:	9d02      	ldr	r5, [sp, #8]
 800f63a:	4631      	mov	r1, r6
 800f63c:	4650      	mov	r0, sl
 800f63e:	f7ff fab5 	bl	800ebac <quorem>
 800f642:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f646:	f805 9b01 	strb.w	r9, [r5], #1
 800f64a:	9b02      	ldr	r3, [sp, #8]
 800f64c:	9a04      	ldr	r2, [sp, #16]
 800f64e:	1aeb      	subs	r3, r5, r3
 800f650:	429a      	cmp	r2, r3
 800f652:	f300 80dc 	bgt.w	800f80e <_dtoa_r+0xb46>
 800f656:	9b02      	ldr	r3, [sp, #8]
 800f658:	2a01      	cmp	r2, #1
 800f65a:	bfac      	ite	ge
 800f65c:	189b      	addge	r3, r3, r2
 800f65e:	3301      	addlt	r3, #1
 800f660:	4698      	mov	r8, r3
 800f662:	2300      	movs	r3, #0
 800f664:	9303      	str	r3, [sp, #12]
 800f666:	4651      	mov	r1, sl
 800f668:	2201      	movs	r2, #1
 800f66a:	4620      	mov	r0, r4
 800f66c:	f000 fb92 	bl	800fd94 <__lshift>
 800f670:	4631      	mov	r1, r6
 800f672:	4682      	mov	sl, r0
 800f674:	f000 fbdf 	bl	800fe36 <__mcmp>
 800f678:	2800      	cmp	r0, #0
 800f67a:	f300 808d 	bgt.w	800f798 <_dtoa_r+0xad0>
 800f67e:	d103      	bne.n	800f688 <_dtoa_r+0x9c0>
 800f680:	f019 0f01 	tst.w	r9, #1
 800f684:	f040 8088 	bne.w	800f798 <_dtoa_r+0xad0>
 800f688:	4645      	mov	r5, r8
 800f68a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f68e:	2b30      	cmp	r3, #48	; 0x30
 800f690:	f105 32ff 	add.w	r2, r5, #4294967295
 800f694:	d1af      	bne.n	800f5f6 <_dtoa_r+0x92e>
 800f696:	4615      	mov	r5, r2
 800f698:	e7f7      	b.n	800f68a <_dtoa_r+0x9c2>
 800f69a:	9b03      	ldr	r3, [sp, #12]
 800f69c:	9304      	str	r3, [sp, #16]
 800f69e:	2d00      	cmp	r5, #0
 800f6a0:	dd05      	ble.n	800f6ae <_dtoa_r+0x9e6>
 800f6a2:	4639      	mov	r1, r7
 800f6a4:	462a      	mov	r2, r5
 800f6a6:	4620      	mov	r0, r4
 800f6a8:	f000 fb74 	bl	800fd94 <__lshift>
 800f6ac:	4607      	mov	r7, r0
 800f6ae:	f1b8 0f00 	cmp.w	r8, #0
 800f6b2:	d04c      	beq.n	800f74e <_dtoa_r+0xa86>
 800f6b4:	6879      	ldr	r1, [r7, #4]
 800f6b6:	4620      	mov	r0, r4
 800f6b8:	f000 f9b4 	bl	800fa24 <_Balloc>
 800f6bc:	693a      	ldr	r2, [r7, #16]
 800f6be:	3202      	adds	r2, #2
 800f6c0:	4605      	mov	r5, r0
 800f6c2:	0092      	lsls	r2, r2, #2
 800f6c4:	f107 010c 	add.w	r1, r7, #12
 800f6c8:	300c      	adds	r0, #12
 800f6ca:	f7fe fdb4 	bl	800e236 <memcpy>
 800f6ce:	2201      	movs	r2, #1
 800f6d0:	4629      	mov	r1, r5
 800f6d2:	4620      	mov	r0, r4
 800f6d4:	f000 fb5e 	bl	800fd94 <__lshift>
 800f6d8:	9b00      	ldr	r3, [sp, #0]
 800f6da:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f6de:	9703      	str	r7, [sp, #12]
 800f6e0:	f003 0301 	and.w	r3, r3, #1
 800f6e4:	4607      	mov	r7, r0
 800f6e6:	9305      	str	r3, [sp, #20]
 800f6e8:	4631      	mov	r1, r6
 800f6ea:	4650      	mov	r0, sl
 800f6ec:	f7ff fa5e 	bl	800ebac <quorem>
 800f6f0:	9903      	ldr	r1, [sp, #12]
 800f6f2:	4605      	mov	r5, r0
 800f6f4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f6f8:	4650      	mov	r0, sl
 800f6fa:	f000 fb9c 	bl	800fe36 <__mcmp>
 800f6fe:	463a      	mov	r2, r7
 800f700:	9000      	str	r0, [sp, #0]
 800f702:	4631      	mov	r1, r6
 800f704:	4620      	mov	r0, r4
 800f706:	f000 fbb0 	bl	800fe6a <__mdiff>
 800f70a:	68c3      	ldr	r3, [r0, #12]
 800f70c:	4602      	mov	r2, r0
 800f70e:	bb03      	cbnz	r3, 800f752 <_dtoa_r+0xa8a>
 800f710:	4601      	mov	r1, r0
 800f712:	9006      	str	r0, [sp, #24]
 800f714:	4650      	mov	r0, sl
 800f716:	f000 fb8e 	bl	800fe36 <__mcmp>
 800f71a:	9a06      	ldr	r2, [sp, #24]
 800f71c:	4603      	mov	r3, r0
 800f71e:	4611      	mov	r1, r2
 800f720:	4620      	mov	r0, r4
 800f722:	9306      	str	r3, [sp, #24]
 800f724:	f000 f9b2 	bl	800fa8c <_Bfree>
 800f728:	9b06      	ldr	r3, [sp, #24]
 800f72a:	b9a3      	cbnz	r3, 800f756 <_dtoa_r+0xa8e>
 800f72c:	9a07      	ldr	r2, [sp, #28]
 800f72e:	b992      	cbnz	r2, 800f756 <_dtoa_r+0xa8e>
 800f730:	9a05      	ldr	r2, [sp, #20]
 800f732:	b982      	cbnz	r2, 800f756 <_dtoa_r+0xa8e>
 800f734:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f738:	d029      	beq.n	800f78e <_dtoa_r+0xac6>
 800f73a:	9b00      	ldr	r3, [sp, #0]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	dd01      	ble.n	800f744 <_dtoa_r+0xa7c>
 800f740:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800f744:	f108 0501 	add.w	r5, r8, #1
 800f748:	f888 9000 	strb.w	r9, [r8]
 800f74c:	e753      	b.n	800f5f6 <_dtoa_r+0x92e>
 800f74e:	4638      	mov	r0, r7
 800f750:	e7c2      	b.n	800f6d8 <_dtoa_r+0xa10>
 800f752:	2301      	movs	r3, #1
 800f754:	e7e3      	b.n	800f71e <_dtoa_r+0xa56>
 800f756:	9a00      	ldr	r2, [sp, #0]
 800f758:	2a00      	cmp	r2, #0
 800f75a:	db04      	blt.n	800f766 <_dtoa_r+0xa9e>
 800f75c:	d125      	bne.n	800f7aa <_dtoa_r+0xae2>
 800f75e:	9a07      	ldr	r2, [sp, #28]
 800f760:	bb1a      	cbnz	r2, 800f7aa <_dtoa_r+0xae2>
 800f762:	9a05      	ldr	r2, [sp, #20]
 800f764:	bb0a      	cbnz	r2, 800f7aa <_dtoa_r+0xae2>
 800f766:	2b00      	cmp	r3, #0
 800f768:	ddec      	ble.n	800f744 <_dtoa_r+0xa7c>
 800f76a:	4651      	mov	r1, sl
 800f76c:	2201      	movs	r2, #1
 800f76e:	4620      	mov	r0, r4
 800f770:	f000 fb10 	bl	800fd94 <__lshift>
 800f774:	4631      	mov	r1, r6
 800f776:	4682      	mov	sl, r0
 800f778:	f000 fb5d 	bl	800fe36 <__mcmp>
 800f77c:	2800      	cmp	r0, #0
 800f77e:	dc03      	bgt.n	800f788 <_dtoa_r+0xac0>
 800f780:	d1e0      	bne.n	800f744 <_dtoa_r+0xa7c>
 800f782:	f019 0f01 	tst.w	r9, #1
 800f786:	d0dd      	beq.n	800f744 <_dtoa_r+0xa7c>
 800f788:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f78c:	d1d8      	bne.n	800f740 <_dtoa_r+0xa78>
 800f78e:	2339      	movs	r3, #57	; 0x39
 800f790:	f888 3000 	strb.w	r3, [r8]
 800f794:	f108 0801 	add.w	r8, r8, #1
 800f798:	4645      	mov	r5, r8
 800f79a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f79e:	2b39      	cmp	r3, #57	; 0x39
 800f7a0:	f105 32ff 	add.w	r2, r5, #4294967295
 800f7a4:	d03b      	beq.n	800f81e <_dtoa_r+0xb56>
 800f7a6:	3301      	adds	r3, #1
 800f7a8:	e040      	b.n	800f82c <_dtoa_r+0xb64>
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	f108 0501 	add.w	r5, r8, #1
 800f7b0:	dd05      	ble.n	800f7be <_dtoa_r+0xaf6>
 800f7b2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f7b6:	d0ea      	beq.n	800f78e <_dtoa_r+0xac6>
 800f7b8:	f109 0901 	add.w	r9, r9, #1
 800f7bc:	e7c4      	b.n	800f748 <_dtoa_r+0xa80>
 800f7be:	9b02      	ldr	r3, [sp, #8]
 800f7c0:	9a04      	ldr	r2, [sp, #16]
 800f7c2:	f805 9c01 	strb.w	r9, [r5, #-1]
 800f7c6:	1aeb      	subs	r3, r5, r3
 800f7c8:	4293      	cmp	r3, r2
 800f7ca:	46a8      	mov	r8, r5
 800f7cc:	f43f af4b 	beq.w	800f666 <_dtoa_r+0x99e>
 800f7d0:	4651      	mov	r1, sl
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	220a      	movs	r2, #10
 800f7d6:	4620      	mov	r0, r4
 800f7d8:	f000 f96f 	bl	800faba <__multadd>
 800f7dc:	9b03      	ldr	r3, [sp, #12]
 800f7de:	9903      	ldr	r1, [sp, #12]
 800f7e0:	42bb      	cmp	r3, r7
 800f7e2:	4682      	mov	sl, r0
 800f7e4:	f04f 0300 	mov.w	r3, #0
 800f7e8:	f04f 020a 	mov.w	r2, #10
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	d104      	bne.n	800f7fa <_dtoa_r+0xb32>
 800f7f0:	f000 f963 	bl	800faba <__multadd>
 800f7f4:	9003      	str	r0, [sp, #12]
 800f7f6:	4607      	mov	r7, r0
 800f7f8:	e776      	b.n	800f6e8 <_dtoa_r+0xa20>
 800f7fa:	f000 f95e 	bl	800faba <__multadd>
 800f7fe:	2300      	movs	r3, #0
 800f800:	9003      	str	r0, [sp, #12]
 800f802:	220a      	movs	r2, #10
 800f804:	4639      	mov	r1, r7
 800f806:	4620      	mov	r0, r4
 800f808:	f000 f957 	bl	800faba <__multadd>
 800f80c:	e7f3      	b.n	800f7f6 <_dtoa_r+0xb2e>
 800f80e:	4651      	mov	r1, sl
 800f810:	2300      	movs	r3, #0
 800f812:	220a      	movs	r2, #10
 800f814:	4620      	mov	r0, r4
 800f816:	f000 f950 	bl	800faba <__multadd>
 800f81a:	4682      	mov	sl, r0
 800f81c:	e70d      	b.n	800f63a <_dtoa_r+0x972>
 800f81e:	9b02      	ldr	r3, [sp, #8]
 800f820:	4293      	cmp	r3, r2
 800f822:	d105      	bne.n	800f830 <_dtoa_r+0xb68>
 800f824:	9a02      	ldr	r2, [sp, #8]
 800f826:	f10b 0b01 	add.w	fp, fp, #1
 800f82a:	2331      	movs	r3, #49	; 0x31
 800f82c:	7013      	strb	r3, [r2, #0]
 800f82e:	e6e2      	b.n	800f5f6 <_dtoa_r+0x92e>
 800f830:	4615      	mov	r5, r2
 800f832:	e7b2      	b.n	800f79a <_dtoa_r+0xad2>
 800f834:	4b09      	ldr	r3, [pc, #36]	; (800f85c <_dtoa_r+0xb94>)
 800f836:	f7ff baae 	b.w	800ed96 <_dtoa_r+0xce>
 800f83a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	f47f aa88 	bne.w	800ed52 <_dtoa_r+0x8a>
 800f842:	4b07      	ldr	r3, [pc, #28]	; (800f860 <_dtoa_r+0xb98>)
 800f844:	f7ff baa7 	b.w	800ed96 <_dtoa_r+0xce>
 800f848:	9b04      	ldr	r3, [sp, #16]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	f73f aef4 	bgt.w	800f638 <_dtoa_r+0x970>
 800f850:	9b07      	ldr	r3, [sp, #28]
 800f852:	2b02      	cmp	r3, #2
 800f854:	f77f aef0 	ble.w	800f638 <_dtoa_r+0x970>
 800f858:	e6b8      	b.n	800f5cc <_dtoa_r+0x904>
 800f85a:	bf00      	nop
 800f85c:	080116ae 	.word	0x080116ae
 800f860:	0801274d 	.word	0x0801274d

0800f864 <_cleanup_r>:
 800f864:	4901      	ldr	r1, [pc, #4]	; (800f86c <_cleanup_r+0x8>)
 800f866:	f000 b8a9 	b.w	800f9bc <_fwalk_reent>
 800f86a:	bf00      	nop
 800f86c:	080109d5 	.word	0x080109d5

0800f870 <std.isra.0>:
 800f870:	2300      	movs	r3, #0
 800f872:	b510      	push	{r4, lr}
 800f874:	4604      	mov	r4, r0
 800f876:	6003      	str	r3, [r0, #0]
 800f878:	6043      	str	r3, [r0, #4]
 800f87a:	6083      	str	r3, [r0, #8]
 800f87c:	8181      	strh	r1, [r0, #12]
 800f87e:	6643      	str	r3, [r0, #100]	; 0x64
 800f880:	81c2      	strh	r2, [r0, #14]
 800f882:	6103      	str	r3, [r0, #16]
 800f884:	6143      	str	r3, [r0, #20]
 800f886:	6183      	str	r3, [r0, #24]
 800f888:	4619      	mov	r1, r3
 800f88a:	2208      	movs	r2, #8
 800f88c:	305c      	adds	r0, #92	; 0x5c
 800f88e:	f7fe fcdd 	bl	800e24c <memset>
 800f892:	4b05      	ldr	r3, [pc, #20]	; (800f8a8 <std.isra.0+0x38>)
 800f894:	6263      	str	r3, [r4, #36]	; 0x24
 800f896:	4b05      	ldr	r3, [pc, #20]	; (800f8ac <std.isra.0+0x3c>)
 800f898:	62a3      	str	r3, [r4, #40]	; 0x28
 800f89a:	4b05      	ldr	r3, [pc, #20]	; (800f8b0 <std.isra.0+0x40>)
 800f89c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f89e:	4b05      	ldr	r3, [pc, #20]	; (800f8b4 <std.isra.0+0x44>)
 800f8a0:	6224      	str	r4, [r4, #32]
 800f8a2:	6323      	str	r3, [r4, #48]	; 0x30
 800f8a4:	bd10      	pop	{r4, pc}
 800f8a6:	bf00      	nop
 800f8a8:	08010679 	.word	0x08010679
 800f8ac:	0801069b 	.word	0x0801069b
 800f8b0:	080106d3 	.word	0x080106d3
 800f8b4:	080106f7 	.word	0x080106f7

0800f8b8 <__sfmoreglue>:
 800f8b8:	b570      	push	{r4, r5, r6, lr}
 800f8ba:	1e4a      	subs	r2, r1, #1
 800f8bc:	2568      	movs	r5, #104	; 0x68
 800f8be:	4355      	muls	r5, r2
 800f8c0:	460e      	mov	r6, r1
 800f8c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f8c6:	f000 fbd9 	bl	801007c <_malloc_r>
 800f8ca:	4604      	mov	r4, r0
 800f8cc:	b140      	cbz	r0, 800f8e0 <__sfmoreglue+0x28>
 800f8ce:	2100      	movs	r1, #0
 800f8d0:	e880 0042 	stmia.w	r0, {r1, r6}
 800f8d4:	300c      	adds	r0, #12
 800f8d6:	60a0      	str	r0, [r4, #8]
 800f8d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f8dc:	f7fe fcb6 	bl	800e24c <memset>
 800f8e0:	4620      	mov	r0, r4
 800f8e2:	bd70      	pop	{r4, r5, r6, pc}

0800f8e4 <__sinit>:
 800f8e4:	6983      	ldr	r3, [r0, #24]
 800f8e6:	b510      	push	{r4, lr}
 800f8e8:	4604      	mov	r4, r0
 800f8ea:	bb33      	cbnz	r3, 800f93a <__sinit+0x56>
 800f8ec:	6483      	str	r3, [r0, #72]	; 0x48
 800f8ee:	64c3      	str	r3, [r0, #76]	; 0x4c
 800f8f0:	6503      	str	r3, [r0, #80]	; 0x50
 800f8f2:	4b12      	ldr	r3, [pc, #72]	; (800f93c <__sinit+0x58>)
 800f8f4:	4a12      	ldr	r2, [pc, #72]	; (800f940 <__sinit+0x5c>)
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	6282      	str	r2, [r0, #40]	; 0x28
 800f8fa:	4298      	cmp	r0, r3
 800f8fc:	bf04      	itt	eq
 800f8fe:	2301      	moveq	r3, #1
 800f900:	6183      	streq	r3, [r0, #24]
 800f902:	f000 f81f 	bl	800f944 <__sfp>
 800f906:	6060      	str	r0, [r4, #4]
 800f908:	4620      	mov	r0, r4
 800f90a:	f000 f81b 	bl	800f944 <__sfp>
 800f90e:	60a0      	str	r0, [r4, #8]
 800f910:	4620      	mov	r0, r4
 800f912:	f000 f817 	bl	800f944 <__sfp>
 800f916:	2200      	movs	r2, #0
 800f918:	60e0      	str	r0, [r4, #12]
 800f91a:	2104      	movs	r1, #4
 800f91c:	6860      	ldr	r0, [r4, #4]
 800f91e:	f7ff ffa7 	bl	800f870 <std.isra.0>
 800f922:	2201      	movs	r2, #1
 800f924:	2109      	movs	r1, #9
 800f926:	68a0      	ldr	r0, [r4, #8]
 800f928:	f7ff ffa2 	bl	800f870 <std.isra.0>
 800f92c:	2202      	movs	r2, #2
 800f92e:	2112      	movs	r1, #18
 800f930:	68e0      	ldr	r0, [r4, #12]
 800f932:	f7ff ff9d 	bl	800f870 <std.isra.0>
 800f936:	2301      	movs	r3, #1
 800f938:	61a3      	str	r3, [r4, #24]
 800f93a:	bd10      	pop	{r4, pc}
 800f93c:	080127bc 	.word	0x080127bc
 800f940:	0800f865 	.word	0x0800f865

0800f944 <__sfp>:
 800f944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f946:	4b1c      	ldr	r3, [pc, #112]	; (800f9b8 <__sfp+0x74>)
 800f948:	681e      	ldr	r6, [r3, #0]
 800f94a:	69b3      	ldr	r3, [r6, #24]
 800f94c:	4607      	mov	r7, r0
 800f94e:	b913      	cbnz	r3, 800f956 <__sfp+0x12>
 800f950:	4630      	mov	r0, r6
 800f952:	f7ff ffc7 	bl	800f8e4 <__sinit>
 800f956:	3648      	adds	r6, #72	; 0x48
 800f958:	68b4      	ldr	r4, [r6, #8]
 800f95a:	6873      	ldr	r3, [r6, #4]
 800f95c:	3b01      	subs	r3, #1
 800f95e:	d503      	bpl.n	800f968 <__sfp+0x24>
 800f960:	6833      	ldr	r3, [r6, #0]
 800f962:	b133      	cbz	r3, 800f972 <__sfp+0x2e>
 800f964:	6836      	ldr	r6, [r6, #0]
 800f966:	e7f7      	b.n	800f958 <__sfp+0x14>
 800f968:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f96c:	b16d      	cbz	r5, 800f98a <__sfp+0x46>
 800f96e:	3468      	adds	r4, #104	; 0x68
 800f970:	e7f4      	b.n	800f95c <__sfp+0x18>
 800f972:	2104      	movs	r1, #4
 800f974:	4638      	mov	r0, r7
 800f976:	f7ff ff9f 	bl	800f8b8 <__sfmoreglue>
 800f97a:	6030      	str	r0, [r6, #0]
 800f97c:	2800      	cmp	r0, #0
 800f97e:	d1f1      	bne.n	800f964 <__sfp+0x20>
 800f980:	230c      	movs	r3, #12
 800f982:	603b      	str	r3, [r7, #0]
 800f984:	4604      	mov	r4, r0
 800f986:	4620      	mov	r0, r4
 800f988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f98a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f98e:	81e3      	strh	r3, [r4, #14]
 800f990:	2301      	movs	r3, #1
 800f992:	81a3      	strh	r3, [r4, #12]
 800f994:	6665      	str	r5, [r4, #100]	; 0x64
 800f996:	6025      	str	r5, [r4, #0]
 800f998:	60a5      	str	r5, [r4, #8]
 800f99a:	6065      	str	r5, [r4, #4]
 800f99c:	6125      	str	r5, [r4, #16]
 800f99e:	6165      	str	r5, [r4, #20]
 800f9a0:	61a5      	str	r5, [r4, #24]
 800f9a2:	2208      	movs	r2, #8
 800f9a4:	4629      	mov	r1, r5
 800f9a6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f9aa:	f7fe fc4f 	bl	800e24c <memset>
 800f9ae:	6365      	str	r5, [r4, #52]	; 0x34
 800f9b0:	63a5      	str	r5, [r4, #56]	; 0x38
 800f9b2:	64a5      	str	r5, [r4, #72]	; 0x48
 800f9b4:	64e5      	str	r5, [r4, #76]	; 0x4c
 800f9b6:	e7e6      	b.n	800f986 <__sfp+0x42>
 800f9b8:	080127bc 	.word	0x080127bc

0800f9bc <_fwalk_reent>:
 800f9bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9c0:	4680      	mov	r8, r0
 800f9c2:	4689      	mov	r9, r1
 800f9c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f9c8:	2600      	movs	r6, #0
 800f9ca:	b914      	cbnz	r4, 800f9d2 <_fwalk_reent+0x16>
 800f9cc:	4630      	mov	r0, r6
 800f9ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9d2:	68a5      	ldr	r5, [r4, #8]
 800f9d4:	6867      	ldr	r7, [r4, #4]
 800f9d6:	3f01      	subs	r7, #1
 800f9d8:	d501      	bpl.n	800f9de <_fwalk_reent+0x22>
 800f9da:	6824      	ldr	r4, [r4, #0]
 800f9dc:	e7f5      	b.n	800f9ca <_fwalk_reent+0xe>
 800f9de:	89ab      	ldrh	r3, [r5, #12]
 800f9e0:	2b01      	cmp	r3, #1
 800f9e2:	d907      	bls.n	800f9f4 <_fwalk_reent+0x38>
 800f9e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f9e8:	3301      	adds	r3, #1
 800f9ea:	d003      	beq.n	800f9f4 <_fwalk_reent+0x38>
 800f9ec:	4629      	mov	r1, r5
 800f9ee:	4640      	mov	r0, r8
 800f9f0:	47c8      	blx	r9
 800f9f2:	4306      	orrs	r6, r0
 800f9f4:	3568      	adds	r5, #104	; 0x68
 800f9f6:	e7ee      	b.n	800f9d6 <_fwalk_reent+0x1a>

0800f9f8 <_localeconv_r>:
 800f9f8:	4b04      	ldr	r3, [pc, #16]	; (800fa0c <_localeconv_r+0x14>)
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	6a18      	ldr	r0, [r3, #32]
 800f9fe:	4b04      	ldr	r3, [pc, #16]	; (800fa10 <_localeconv_r+0x18>)
 800fa00:	2800      	cmp	r0, #0
 800fa02:	bf08      	it	eq
 800fa04:	4618      	moveq	r0, r3
 800fa06:	30f0      	adds	r0, #240	; 0xf0
 800fa08:	4770      	bx	lr
 800fa0a:	bf00      	nop
 800fa0c:	20000014 	.word	0x20000014
 800fa10:	20000078 	.word	0x20000078

0800fa14 <malloc>:
 800fa14:	4b02      	ldr	r3, [pc, #8]	; (800fa20 <malloc+0xc>)
 800fa16:	4601      	mov	r1, r0
 800fa18:	6818      	ldr	r0, [r3, #0]
 800fa1a:	f000 bb2f 	b.w	801007c <_malloc_r>
 800fa1e:	bf00      	nop
 800fa20:	20000014 	.word	0x20000014

0800fa24 <_Balloc>:
 800fa24:	b570      	push	{r4, r5, r6, lr}
 800fa26:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fa28:	4604      	mov	r4, r0
 800fa2a:	460e      	mov	r6, r1
 800fa2c:	b93d      	cbnz	r5, 800fa3e <_Balloc+0x1a>
 800fa2e:	2010      	movs	r0, #16
 800fa30:	f7ff fff0 	bl	800fa14 <malloc>
 800fa34:	6260      	str	r0, [r4, #36]	; 0x24
 800fa36:	6045      	str	r5, [r0, #4]
 800fa38:	6085      	str	r5, [r0, #8]
 800fa3a:	6005      	str	r5, [r0, #0]
 800fa3c:	60c5      	str	r5, [r0, #12]
 800fa3e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fa40:	68eb      	ldr	r3, [r5, #12]
 800fa42:	b183      	cbz	r3, 800fa66 <_Balloc+0x42>
 800fa44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa46:	68db      	ldr	r3, [r3, #12]
 800fa48:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fa4c:	b9b8      	cbnz	r0, 800fa7e <_Balloc+0x5a>
 800fa4e:	2101      	movs	r1, #1
 800fa50:	fa01 f506 	lsl.w	r5, r1, r6
 800fa54:	1d6a      	adds	r2, r5, #5
 800fa56:	0092      	lsls	r2, r2, #2
 800fa58:	4620      	mov	r0, r4
 800fa5a:	f000 fab3 	bl	800ffc4 <_calloc_r>
 800fa5e:	b160      	cbz	r0, 800fa7a <_Balloc+0x56>
 800fa60:	6046      	str	r6, [r0, #4]
 800fa62:	6085      	str	r5, [r0, #8]
 800fa64:	e00e      	b.n	800fa84 <_Balloc+0x60>
 800fa66:	2221      	movs	r2, #33	; 0x21
 800fa68:	2104      	movs	r1, #4
 800fa6a:	4620      	mov	r0, r4
 800fa6c:	f000 faaa 	bl	800ffc4 <_calloc_r>
 800fa70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa72:	60e8      	str	r0, [r5, #12]
 800fa74:	68db      	ldr	r3, [r3, #12]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d1e4      	bne.n	800fa44 <_Balloc+0x20>
 800fa7a:	2000      	movs	r0, #0
 800fa7c:	bd70      	pop	{r4, r5, r6, pc}
 800fa7e:	6802      	ldr	r2, [r0, #0]
 800fa80:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800fa84:	2300      	movs	r3, #0
 800fa86:	6103      	str	r3, [r0, #16]
 800fa88:	60c3      	str	r3, [r0, #12]
 800fa8a:	bd70      	pop	{r4, r5, r6, pc}

0800fa8c <_Bfree>:
 800fa8c:	b570      	push	{r4, r5, r6, lr}
 800fa8e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fa90:	4606      	mov	r6, r0
 800fa92:	460d      	mov	r5, r1
 800fa94:	b93c      	cbnz	r4, 800faa6 <_Bfree+0x1a>
 800fa96:	2010      	movs	r0, #16
 800fa98:	f7ff ffbc 	bl	800fa14 <malloc>
 800fa9c:	6270      	str	r0, [r6, #36]	; 0x24
 800fa9e:	6044      	str	r4, [r0, #4]
 800faa0:	6084      	str	r4, [r0, #8]
 800faa2:	6004      	str	r4, [r0, #0]
 800faa4:	60c4      	str	r4, [r0, #12]
 800faa6:	b13d      	cbz	r5, 800fab8 <_Bfree+0x2c>
 800faa8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800faaa:	686a      	ldr	r2, [r5, #4]
 800faac:	68db      	ldr	r3, [r3, #12]
 800faae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fab2:	6029      	str	r1, [r5, #0]
 800fab4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800fab8:	bd70      	pop	{r4, r5, r6, pc}

0800faba <__multadd>:
 800faba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fabe:	690d      	ldr	r5, [r1, #16]
 800fac0:	461f      	mov	r7, r3
 800fac2:	4606      	mov	r6, r0
 800fac4:	460c      	mov	r4, r1
 800fac6:	f101 0e14 	add.w	lr, r1, #20
 800faca:	2300      	movs	r3, #0
 800facc:	f8de 0000 	ldr.w	r0, [lr]
 800fad0:	b281      	uxth	r1, r0
 800fad2:	fb02 7101 	mla	r1, r2, r1, r7
 800fad6:	0c0f      	lsrs	r7, r1, #16
 800fad8:	0c00      	lsrs	r0, r0, #16
 800fada:	fb02 7000 	mla	r0, r2, r0, r7
 800fade:	b289      	uxth	r1, r1
 800fae0:	3301      	adds	r3, #1
 800fae2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800fae6:	429d      	cmp	r5, r3
 800fae8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800faec:	f84e 1b04 	str.w	r1, [lr], #4
 800faf0:	dcec      	bgt.n	800facc <__multadd+0x12>
 800faf2:	b1d7      	cbz	r7, 800fb2a <__multadd+0x70>
 800faf4:	68a3      	ldr	r3, [r4, #8]
 800faf6:	429d      	cmp	r5, r3
 800faf8:	db12      	blt.n	800fb20 <__multadd+0x66>
 800fafa:	6861      	ldr	r1, [r4, #4]
 800fafc:	4630      	mov	r0, r6
 800fafe:	3101      	adds	r1, #1
 800fb00:	f7ff ff90 	bl	800fa24 <_Balloc>
 800fb04:	6922      	ldr	r2, [r4, #16]
 800fb06:	3202      	adds	r2, #2
 800fb08:	f104 010c 	add.w	r1, r4, #12
 800fb0c:	4680      	mov	r8, r0
 800fb0e:	0092      	lsls	r2, r2, #2
 800fb10:	300c      	adds	r0, #12
 800fb12:	f7fe fb90 	bl	800e236 <memcpy>
 800fb16:	4621      	mov	r1, r4
 800fb18:	4630      	mov	r0, r6
 800fb1a:	f7ff ffb7 	bl	800fa8c <_Bfree>
 800fb1e:	4644      	mov	r4, r8
 800fb20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fb24:	3501      	adds	r5, #1
 800fb26:	615f      	str	r7, [r3, #20]
 800fb28:	6125      	str	r5, [r4, #16]
 800fb2a:	4620      	mov	r0, r4
 800fb2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fb30 <__hi0bits>:
 800fb30:	0c02      	lsrs	r2, r0, #16
 800fb32:	0412      	lsls	r2, r2, #16
 800fb34:	4603      	mov	r3, r0
 800fb36:	b9b2      	cbnz	r2, 800fb66 <__hi0bits+0x36>
 800fb38:	0403      	lsls	r3, r0, #16
 800fb3a:	2010      	movs	r0, #16
 800fb3c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800fb40:	bf04      	itt	eq
 800fb42:	021b      	lsleq	r3, r3, #8
 800fb44:	3008      	addeq	r0, #8
 800fb46:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fb4a:	bf04      	itt	eq
 800fb4c:	011b      	lsleq	r3, r3, #4
 800fb4e:	3004      	addeq	r0, #4
 800fb50:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fb54:	bf04      	itt	eq
 800fb56:	009b      	lsleq	r3, r3, #2
 800fb58:	3002      	addeq	r0, #2
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	db06      	blt.n	800fb6c <__hi0bits+0x3c>
 800fb5e:	005b      	lsls	r3, r3, #1
 800fb60:	d503      	bpl.n	800fb6a <__hi0bits+0x3a>
 800fb62:	3001      	adds	r0, #1
 800fb64:	4770      	bx	lr
 800fb66:	2000      	movs	r0, #0
 800fb68:	e7e8      	b.n	800fb3c <__hi0bits+0xc>
 800fb6a:	2020      	movs	r0, #32
 800fb6c:	4770      	bx	lr

0800fb6e <__lo0bits>:
 800fb6e:	6803      	ldr	r3, [r0, #0]
 800fb70:	f013 0207 	ands.w	r2, r3, #7
 800fb74:	4601      	mov	r1, r0
 800fb76:	d00b      	beq.n	800fb90 <__lo0bits+0x22>
 800fb78:	07da      	lsls	r2, r3, #31
 800fb7a:	d423      	bmi.n	800fbc4 <__lo0bits+0x56>
 800fb7c:	0798      	lsls	r0, r3, #30
 800fb7e:	bf49      	itett	mi
 800fb80:	085b      	lsrmi	r3, r3, #1
 800fb82:	089b      	lsrpl	r3, r3, #2
 800fb84:	2001      	movmi	r0, #1
 800fb86:	600b      	strmi	r3, [r1, #0]
 800fb88:	bf5c      	itt	pl
 800fb8a:	600b      	strpl	r3, [r1, #0]
 800fb8c:	2002      	movpl	r0, #2
 800fb8e:	4770      	bx	lr
 800fb90:	b298      	uxth	r0, r3
 800fb92:	b9a8      	cbnz	r0, 800fbc0 <__lo0bits+0x52>
 800fb94:	0c1b      	lsrs	r3, r3, #16
 800fb96:	2010      	movs	r0, #16
 800fb98:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fb9c:	bf04      	itt	eq
 800fb9e:	0a1b      	lsreq	r3, r3, #8
 800fba0:	3008      	addeq	r0, #8
 800fba2:	071a      	lsls	r2, r3, #28
 800fba4:	bf04      	itt	eq
 800fba6:	091b      	lsreq	r3, r3, #4
 800fba8:	3004      	addeq	r0, #4
 800fbaa:	079a      	lsls	r2, r3, #30
 800fbac:	bf04      	itt	eq
 800fbae:	089b      	lsreq	r3, r3, #2
 800fbb0:	3002      	addeq	r0, #2
 800fbb2:	07da      	lsls	r2, r3, #31
 800fbb4:	d402      	bmi.n	800fbbc <__lo0bits+0x4e>
 800fbb6:	085b      	lsrs	r3, r3, #1
 800fbb8:	d006      	beq.n	800fbc8 <__lo0bits+0x5a>
 800fbba:	3001      	adds	r0, #1
 800fbbc:	600b      	str	r3, [r1, #0]
 800fbbe:	4770      	bx	lr
 800fbc0:	4610      	mov	r0, r2
 800fbc2:	e7e9      	b.n	800fb98 <__lo0bits+0x2a>
 800fbc4:	2000      	movs	r0, #0
 800fbc6:	4770      	bx	lr
 800fbc8:	2020      	movs	r0, #32
 800fbca:	4770      	bx	lr

0800fbcc <__i2b>:
 800fbcc:	b510      	push	{r4, lr}
 800fbce:	460c      	mov	r4, r1
 800fbd0:	2101      	movs	r1, #1
 800fbd2:	f7ff ff27 	bl	800fa24 <_Balloc>
 800fbd6:	2201      	movs	r2, #1
 800fbd8:	6144      	str	r4, [r0, #20]
 800fbda:	6102      	str	r2, [r0, #16]
 800fbdc:	bd10      	pop	{r4, pc}

0800fbde <__multiply>:
 800fbde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbe2:	4614      	mov	r4, r2
 800fbe4:	690a      	ldr	r2, [r1, #16]
 800fbe6:	6923      	ldr	r3, [r4, #16]
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	bfb8      	it	lt
 800fbec:	460b      	movlt	r3, r1
 800fbee:	4689      	mov	r9, r1
 800fbf0:	bfbc      	itt	lt
 800fbf2:	46a1      	movlt	r9, r4
 800fbf4:	461c      	movlt	r4, r3
 800fbf6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fbfa:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800fbfe:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800fc02:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fc06:	eb07 060a 	add.w	r6, r7, sl
 800fc0a:	429e      	cmp	r6, r3
 800fc0c:	bfc8      	it	gt
 800fc0e:	3101      	addgt	r1, #1
 800fc10:	f7ff ff08 	bl	800fa24 <_Balloc>
 800fc14:	f100 0514 	add.w	r5, r0, #20
 800fc18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fc1c:	462b      	mov	r3, r5
 800fc1e:	2200      	movs	r2, #0
 800fc20:	4543      	cmp	r3, r8
 800fc22:	d316      	bcc.n	800fc52 <__multiply+0x74>
 800fc24:	f104 0214 	add.w	r2, r4, #20
 800fc28:	f109 0114 	add.w	r1, r9, #20
 800fc2c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800fc30:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800fc34:	9301      	str	r3, [sp, #4]
 800fc36:	9c01      	ldr	r4, [sp, #4]
 800fc38:	4294      	cmp	r4, r2
 800fc3a:	4613      	mov	r3, r2
 800fc3c:	d80c      	bhi.n	800fc58 <__multiply+0x7a>
 800fc3e:	2e00      	cmp	r6, #0
 800fc40:	dd03      	ble.n	800fc4a <__multiply+0x6c>
 800fc42:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d054      	beq.n	800fcf4 <__multiply+0x116>
 800fc4a:	6106      	str	r6, [r0, #16]
 800fc4c:	b003      	add	sp, #12
 800fc4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc52:	f843 2b04 	str.w	r2, [r3], #4
 800fc56:	e7e3      	b.n	800fc20 <__multiply+0x42>
 800fc58:	f8b3 a000 	ldrh.w	sl, [r3]
 800fc5c:	3204      	adds	r2, #4
 800fc5e:	f1ba 0f00 	cmp.w	sl, #0
 800fc62:	d020      	beq.n	800fca6 <__multiply+0xc8>
 800fc64:	46ae      	mov	lr, r5
 800fc66:	4689      	mov	r9, r1
 800fc68:	f04f 0c00 	mov.w	ip, #0
 800fc6c:	f859 4b04 	ldr.w	r4, [r9], #4
 800fc70:	f8be b000 	ldrh.w	fp, [lr]
 800fc74:	b2a3      	uxth	r3, r4
 800fc76:	fb0a b303 	mla	r3, sl, r3, fp
 800fc7a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800fc7e:	f8de 4000 	ldr.w	r4, [lr]
 800fc82:	4463      	add	r3, ip
 800fc84:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800fc88:	fb0a c40b 	mla	r4, sl, fp, ip
 800fc8c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800fc90:	b29b      	uxth	r3, r3
 800fc92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fc96:	454f      	cmp	r7, r9
 800fc98:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800fc9c:	f84e 3b04 	str.w	r3, [lr], #4
 800fca0:	d8e4      	bhi.n	800fc6c <__multiply+0x8e>
 800fca2:	f8ce c000 	str.w	ip, [lr]
 800fca6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800fcaa:	f1b9 0f00 	cmp.w	r9, #0
 800fcae:	d01f      	beq.n	800fcf0 <__multiply+0x112>
 800fcb0:	682b      	ldr	r3, [r5, #0]
 800fcb2:	46ae      	mov	lr, r5
 800fcb4:	468c      	mov	ip, r1
 800fcb6:	f04f 0a00 	mov.w	sl, #0
 800fcba:	f8bc 4000 	ldrh.w	r4, [ip]
 800fcbe:	f8be b002 	ldrh.w	fp, [lr, #2]
 800fcc2:	fb09 b404 	mla	r4, r9, r4, fp
 800fcc6:	44a2      	add	sl, r4
 800fcc8:	b29b      	uxth	r3, r3
 800fcca:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800fcce:	f84e 3b04 	str.w	r3, [lr], #4
 800fcd2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fcd6:	f8be 4000 	ldrh.w	r4, [lr]
 800fcda:	0c1b      	lsrs	r3, r3, #16
 800fcdc:	fb09 4303 	mla	r3, r9, r3, r4
 800fce0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800fce4:	4567      	cmp	r7, ip
 800fce6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fcea:	d8e6      	bhi.n	800fcba <__multiply+0xdc>
 800fcec:	f8ce 3000 	str.w	r3, [lr]
 800fcf0:	3504      	adds	r5, #4
 800fcf2:	e7a0      	b.n	800fc36 <__multiply+0x58>
 800fcf4:	3e01      	subs	r6, #1
 800fcf6:	e7a2      	b.n	800fc3e <__multiply+0x60>

0800fcf8 <__pow5mult>:
 800fcf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fcfc:	4615      	mov	r5, r2
 800fcfe:	f012 0203 	ands.w	r2, r2, #3
 800fd02:	4606      	mov	r6, r0
 800fd04:	460f      	mov	r7, r1
 800fd06:	d007      	beq.n	800fd18 <__pow5mult+0x20>
 800fd08:	3a01      	subs	r2, #1
 800fd0a:	4c21      	ldr	r4, [pc, #132]	; (800fd90 <__pow5mult+0x98>)
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fd12:	f7ff fed2 	bl	800faba <__multadd>
 800fd16:	4607      	mov	r7, r0
 800fd18:	10ad      	asrs	r5, r5, #2
 800fd1a:	d035      	beq.n	800fd88 <__pow5mult+0x90>
 800fd1c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fd1e:	b93c      	cbnz	r4, 800fd30 <__pow5mult+0x38>
 800fd20:	2010      	movs	r0, #16
 800fd22:	f7ff fe77 	bl	800fa14 <malloc>
 800fd26:	6270      	str	r0, [r6, #36]	; 0x24
 800fd28:	6044      	str	r4, [r0, #4]
 800fd2a:	6084      	str	r4, [r0, #8]
 800fd2c:	6004      	str	r4, [r0, #0]
 800fd2e:	60c4      	str	r4, [r0, #12]
 800fd30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fd34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fd38:	b94c      	cbnz	r4, 800fd4e <__pow5mult+0x56>
 800fd3a:	f240 2171 	movw	r1, #625	; 0x271
 800fd3e:	4630      	mov	r0, r6
 800fd40:	f7ff ff44 	bl	800fbcc <__i2b>
 800fd44:	2300      	movs	r3, #0
 800fd46:	f8c8 0008 	str.w	r0, [r8, #8]
 800fd4a:	4604      	mov	r4, r0
 800fd4c:	6003      	str	r3, [r0, #0]
 800fd4e:	f04f 0800 	mov.w	r8, #0
 800fd52:	07eb      	lsls	r3, r5, #31
 800fd54:	d50a      	bpl.n	800fd6c <__pow5mult+0x74>
 800fd56:	4639      	mov	r1, r7
 800fd58:	4622      	mov	r2, r4
 800fd5a:	4630      	mov	r0, r6
 800fd5c:	f7ff ff3f 	bl	800fbde <__multiply>
 800fd60:	4639      	mov	r1, r7
 800fd62:	4681      	mov	r9, r0
 800fd64:	4630      	mov	r0, r6
 800fd66:	f7ff fe91 	bl	800fa8c <_Bfree>
 800fd6a:	464f      	mov	r7, r9
 800fd6c:	106d      	asrs	r5, r5, #1
 800fd6e:	d00b      	beq.n	800fd88 <__pow5mult+0x90>
 800fd70:	6820      	ldr	r0, [r4, #0]
 800fd72:	b938      	cbnz	r0, 800fd84 <__pow5mult+0x8c>
 800fd74:	4622      	mov	r2, r4
 800fd76:	4621      	mov	r1, r4
 800fd78:	4630      	mov	r0, r6
 800fd7a:	f7ff ff30 	bl	800fbde <__multiply>
 800fd7e:	6020      	str	r0, [r4, #0]
 800fd80:	f8c0 8000 	str.w	r8, [r0]
 800fd84:	4604      	mov	r4, r0
 800fd86:	e7e4      	b.n	800fd52 <__pow5mult+0x5a>
 800fd88:	4638      	mov	r0, r7
 800fd8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd8e:	bf00      	nop
 800fd90:	080128b0 	.word	0x080128b0

0800fd94 <__lshift>:
 800fd94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd98:	460c      	mov	r4, r1
 800fd9a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fd9e:	6923      	ldr	r3, [r4, #16]
 800fda0:	6849      	ldr	r1, [r1, #4]
 800fda2:	eb0a 0903 	add.w	r9, sl, r3
 800fda6:	68a3      	ldr	r3, [r4, #8]
 800fda8:	4607      	mov	r7, r0
 800fdaa:	4616      	mov	r6, r2
 800fdac:	f109 0501 	add.w	r5, r9, #1
 800fdb0:	42ab      	cmp	r3, r5
 800fdb2:	db31      	blt.n	800fe18 <__lshift+0x84>
 800fdb4:	4638      	mov	r0, r7
 800fdb6:	f7ff fe35 	bl	800fa24 <_Balloc>
 800fdba:	2200      	movs	r2, #0
 800fdbc:	4680      	mov	r8, r0
 800fdbe:	f100 0314 	add.w	r3, r0, #20
 800fdc2:	4611      	mov	r1, r2
 800fdc4:	4552      	cmp	r2, sl
 800fdc6:	db2a      	blt.n	800fe1e <__lshift+0x8a>
 800fdc8:	6920      	ldr	r0, [r4, #16]
 800fdca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fdce:	f104 0114 	add.w	r1, r4, #20
 800fdd2:	f016 021f 	ands.w	r2, r6, #31
 800fdd6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800fdda:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800fdde:	d022      	beq.n	800fe26 <__lshift+0x92>
 800fde0:	f1c2 0c20 	rsb	ip, r2, #32
 800fde4:	2000      	movs	r0, #0
 800fde6:	680e      	ldr	r6, [r1, #0]
 800fde8:	4096      	lsls	r6, r2
 800fdea:	4330      	orrs	r0, r6
 800fdec:	f843 0b04 	str.w	r0, [r3], #4
 800fdf0:	f851 0b04 	ldr.w	r0, [r1], #4
 800fdf4:	458e      	cmp	lr, r1
 800fdf6:	fa20 f00c 	lsr.w	r0, r0, ip
 800fdfa:	d8f4      	bhi.n	800fde6 <__lshift+0x52>
 800fdfc:	6018      	str	r0, [r3, #0]
 800fdfe:	b108      	cbz	r0, 800fe04 <__lshift+0x70>
 800fe00:	f109 0502 	add.w	r5, r9, #2
 800fe04:	3d01      	subs	r5, #1
 800fe06:	4638      	mov	r0, r7
 800fe08:	f8c8 5010 	str.w	r5, [r8, #16]
 800fe0c:	4621      	mov	r1, r4
 800fe0e:	f7ff fe3d 	bl	800fa8c <_Bfree>
 800fe12:	4640      	mov	r0, r8
 800fe14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe18:	3101      	adds	r1, #1
 800fe1a:	005b      	lsls	r3, r3, #1
 800fe1c:	e7c8      	b.n	800fdb0 <__lshift+0x1c>
 800fe1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800fe22:	3201      	adds	r2, #1
 800fe24:	e7ce      	b.n	800fdc4 <__lshift+0x30>
 800fe26:	3b04      	subs	r3, #4
 800fe28:	f851 2b04 	ldr.w	r2, [r1], #4
 800fe2c:	f843 2f04 	str.w	r2, [r3, #4]!
 800fe30:	458e      	cmp	lr, r1
 800fe32:	d8f9      	bhi.n	800fe28 <__lshift+0x94>
 800fe34:	e7e6      	b.n	800fe04 <__lshift+0x70>

0800fe36 <__mcmp>:
 800fe36:	6903      	ldr	r3, [r0, #16]
 800fe38:	690a      	ldr	r2, [r1, #16]
 800fe3a:	1a9b      	subs	r3, r3, r2
 800fe3c:	b530      	push	{r4, r5, lr}
 800fe3e:	d10c      	bne.n	800fe5a <__mcmp+0x24>
 800fe40:	0092      	lsls	r2, r2, #2
 800fe42:	3014      	adds	r0, #20
 800fe44:	3114      	adds	r1, #20
 800fe46:	1884      	adds	r4, r0, r2
 800fe48:	4411      	add	r1, r2
 800fe4a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fe4e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fe52:	4295      	cmp	r5, r2
 800fe54:	d003      	beq.n	800fe5e <__mcmp+0x28>
 800fe56:	d305      	bcc.n	800fe64 <__mcmp+0x2e>
 800fe58:	2301      	movs	r3, #1
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	bd30      	pop	{r4, r5, pc}
 800fe5e:	42a0      	cmp	r0, r4
 800fe60:	d3f3      	bcc.n	800fe4a <__mcmp+0x14>
 800fe62:	e7fa      	b.n	800fe5a <__mcmp+0x24>
 800fe64:	f04f 33ff 	mov.w	r3, #4294967295
 800fe68:	e7f7      	b.n	800fe5a <__mcmp+0x24>

0800fe6a <__mdiff>:
 800fe6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe6e:	460d      	mov	r5, r1
 800fe70:	4607      	mov	r7, r0
 800fe72:	4611      	mov	r1, r2
 800fe74:	4628      	mov	r0, r5
 800fe76:	4614      	mov	r4, r2
 800fe78:	f7ff ffdd 	bl	800fe36 <__mcmp>
 800fe7c:	1e06      	subs	r6, r0, #0
 800fe7e:	d108      	bne.n	800fe92 <__mdiff+0x28>
 800fe80:	4631      	mov	r1, r6
 800fe82:	4638      	mov	r0, r7
 800fe84:	f7ff fdce 	bl	800fa24 <_Balloc>
 800fe88:	2301      	movs	r3, #1
 800fe8a:	6103      	str	r3, [r0, #16]
 800fe8c:	6146      	str	r6, [r0, #20]
 800fe8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe92:	bfa4      	itt	ge
 800fe94:	4623      	movge	r3, r4
 800fe96:	462c      	movge	r4, r5
 800fe98:	4638      	mov	r0, r7
 800fe9a:	6861      	ldr	r1, [r4, #4]
 800fe9c:	bfa6      	itte	ge
 800fe9e:	461d      	movge	r5, r3
 800fea0:	2600      	movge	r6, #0
 800fea2:	2601      	movlt	r6, #1
 800fea4:	f7ff fdbe 	bl	800fa24 <_Balloc>
 800fea8:	692b      	ldr	r3, [r5, #16]
 800feaa:	60c6      	str	r6, [r0, #12]
 800feac:	6926      	ldr	r6, [r4, #16]
 800feae:	f105 0914 	add.w	r9, r5, #20
 800feb2:	f104 0214 	add.w	r2, r4, #20
 800feb6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800feba:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800febe:	f100 0514 	add.w	r5, r0, #20
 800fec2:	f04f 0c00 	mov.w	ip, #0
 800fec6:	f852 ab04 	ldr.w	sl, [r2], #4
 800feca:	f859 4b04 	ldr.w	r4, [r9], #4
 800fece:	fa1c f18a 	uxtah	r1, ip, sl
 800fed2:	b2a3      	uxth	r3, r4
 800fed4:	1ac9      	subs	r1, r1, r3
 800fed6:	0c23      	lsrs	r3, r4, #16
 800fed8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800fedc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800fee0:	b289      	uxth	r1, r1
 800fee2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800fee6:	45c8      	cmp	r8, r9
 800fee8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800feec:	4696      	mov	lr, r2
 800feee:	f845 3b04 	str.w	r3, [r5], #4
 800fef2:	d8e8      	bhi.n	800fec6 <__mdiff+0x5c>
 800fef4:	45be      	cmp	lr, r7
 800fef6:	d305      	bcc.n	800ff04 <__mdiff+0x9a>
 800fef8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800fefc:	b18b      	cbz	r3, 800ff22 <__mdiff+0xb8>
 800fefe:	6106      	str	r6, [r0, #16]
 800ff00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff04:	f85e 1b04 	ldr.w	r1, [lr], #4
 800ff08:	fa1c f381 	uxtah	r3, ip, r1
 800ff0c:	141a      	asrs	r2, r3, #16
 800ff0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ff12:	b29b      	uxth	r3, r3
 800ff14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ff1c:	f845 3b04 	str.w	r3, [r5], #4
 800ff20:	e7e8      	b.n	800fef4 <__mdiff+0x8a>
 800ff22:	3e01      	subs	r6, #1
 800ff24:	e7e8      	b.n	800fef8 <__mdiff+0x8e>

0800ff26 <__d2b>:
 800ff26:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ff2a:	460e      	mov	r6, r1
 800ff2c:	2101      	movs	r1, #1
 800ff2e:	ec59 8b10 	vmov	r8, r9, d0
 800ff32:	4615      	mov	r5, r2
 800ff34:	f7ff fd76 	bl	800fa24 <_Balloc>
 800ff38:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ff3c:	4607      	mov	r7, r0
 800ff3e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ff42:	bb34      	cbnz	r4, 800ff92 <__d2b+0x6c>
 800ff44:	9301      	str	r3, [sp, #4]
 800ff46:	f1b8 0f00 	cmp.w	r8, #0
 800ff4a:	d027      	beq.n	800ff9c <__d2b+0x76>
 800ff4c:	a802      	add	r0, sp, #8
 800ff4e:	f840 8d08 	str.w	r8, [r0, #-8]!
 800ff52:	f7ff fe0c 	bl	800fb6e <__lo0bits>
 800ff56:	9900      	ldr	r1, [sp, #0]
 800ff58:	b1f0      	cbz	r0, 800ff98 <__d2b+0x72>
 800ff5a:	9a01      	ldr	r2, [sp, #4]
 800ff5c:	f1c0 0320 	rsb	r3, r0, #32
 800ff60:	fa02 f303 	lsl.w	r3, r2, r3
 800ff64:	430b      	orrs	r3, r1
 800ff66:	40c2      	lsrs	r2, r0
 800ff68:	617b      	str	r3, [r7, #20]
 800ff6a:	9201      	str	r2, [sp, #4]
 800ff6c:	9b01      	ldr	r3, [sp, #4]
 800ff6e:	61bb      	str	r3, [r7, #24]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	bf14      	ite	ne
 800ff74:	2102      	movne	r1, #2
 800ff76:	2101      	moveq	r1, #1
 800ff78:	6139      	str	r1, [r7, #16]
 800ff7a:	b1c4      	cbz	r4, 800ffae <__d2b+0x88>
 800ff7c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ff80:	4404      	add	r4, r0
 800ff82:	6034      	str	r4, [r6, #0]
 800ff84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ff88:	6028      	str	r0, [r5, #0]
 800ff8a:	4638      	mov	r0, r7
 800ff8c:	b003      	add	sp, #12
 800ff8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ff96:	e7d5      	b.n	800ff44 <__d2b+0x1e>
 800ff98:	6179      	str	r1, [r7, #20]
 800ff9a:	e7e7      	b.n	800ff6c <__d2b+0x46>
 800ff9c:	a801      	add	r0, sp, #4
 800ff9e:	f7ff fde6 	bl	800fb6e <__lo0bits>
 800ffa2:	9b01      	ldr	r3, [sp, #4]
 800ffa4:	617b      	str	r3, [r7, #20]
 800ffa6:	2101      	movs	r1, #1
 800ffa8:	6139      	str	r1, [r7, #16]
 800ffaa:	3020      	adds	r0, #32
 800ffac:	e7e5      	b.n	800ff7a <__d2b+0x54>
 800ffae:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ffb2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ffb6:	6030      	str	r0, [r6, #0]
 800ffb8:	6918      	ldr	r0, [r3, #16]
 800ffba:	f7ff fdb9 	bl	800fb30 <__hi0bits>
 800ffbe:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ffc2:	e7e1      	b.n	800ff88 <__d2b+0x62>

0800ffc4 <_calloc_r>:
 800ffc4:	b538      	push	{r3, r4, r5, lr}
 800ffc6:	fb02 f401 	mul.w	r4, r2, r1
 800ffca:	4621      	mov	r1, r4
 800ffcc:	f000 f856 	bl	801007c <_malloc_r>
 800ffd0:	4605      	mov	r5, r0
 800ffd2:	b118      	cbz	r0, 800ffdc <_calloc_r+0x18>
 800ffd4:	4622      	mov	r2, r4
 800ffd6:	2100      	movs	r1, #0
 800ffd8:	f7fe f938 	bl	800e24c <memset>
 800ffdc:	4628      	mov	r0, r5
 800ffde:	bd38      	pop	{r3, r4, r5, pc}

0800ffe0 <_free_r>:
 800ffe0:	b538      	push	{r3, r4, r5, lr}
 800ffe2:	4605      	mov	r5, r0
 800ffe4:	2900      	cmp	r1, #0
 800ffe6:	d045      	beq.n	8010074 <_free_r+0x94>
 800ffe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ffec:	1f0c      	subs	r4, r1, #4
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	bfb8      	it	lt
 800fff2:	18e4      	addlt	r4, r4, r3
 800fff4:	f000 fdba 	bl	8010b6c <__malloc_lock>
 800fff8:	4a1f      	ldr	r2, [pc, #124]	; (8010078 <_free_r+0x98>)
 800fffa:	6813      	ldr	r3, [r2, #0]
 800fffc:	4610      	mov	r0, r2
 800fffe:	b933      	cbnz	r3, 801000e <_free_r+0x2e>
 8010000:	6063      	str	r3, [r4, #4]
 8010002:	6014      	str	r4, [r2, #0]
 8010004:	4628      	mov	r0, r5
 8010006:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801000a:	f000 bdb0 	b.w	8010b6e <__malloc_unlock>
 801000e:	42a3      	cmp	r3, r4
 8010010:	d90c      	bls.n	801002c <_free_r+0x4c>
 8010012:	6821      	ldr	r1, [r4, #0]
 8010014:	1862      	adds	r2, r4, r1
 8010016:	4293      	cmp	r3, r2
 8010018:	bf04      	itt	eq
 801001a:	681a      	ldreq	r2, [r3, #0]
 801001c:	685b      	ldreq	r3, [r3, #4]
 801001e:	6063      	str	r3, [r4, #4]
 8010020:	bf04      	itt	eq
 8010022:	1852      	addeq	r2, r2, r1
 8010024:	6022      	streq	r2, [r4, #0]
 8010026:	6004      	str	r4, [r0, #0]
 8010028:	e7ec      	b.n	8010004 <_free_r+0x24>
 801002a:	4613      	mov	r3, r2
 801002c:	685a      	ldr	r2, [r3, #4]
 801002e:	b10a      	cbz	r2, 8010034 <_free_r+0x54>
 8010030:	42a2      	cmp	r2, r4
 8010032:	d9fa      	bls.n	801002a <_free_r+0x4a>
 8010034:	6819      	ldr	r1, [r3, #0]
 8010036:	1858      	adds	r0, r3, r1
 8010038:	42a0      	cmp	r0, r4
 801003a:	d10b      	bne.n	8010054 <_free_r+0x74>
 801003c:	6820      	ldr	r0, [r4, #0]
 801003e:	4401      	add	r1, r0
 8010040:	1858      	adds	r0, r3, r1
 8010042:	4282      	cmp	r2, r0
 8010044:	6019      	str	r1, [r3, #0]
 8010046:	d1dd      	bne.n	8010004 <_free_r+0x24>
 8010048:	6810      	ldr	r0, [r2, #0]
 801004a:	6852      	ldr	r2, [r2, #4]
 801004c:	605a      	str	r2, [r3, #4]
 801004e:	4401      	add	r1, r0
 8010050:	6019      	str	r1, [r3, #0]
 8010052:	e7d7      	b.n	8010004 <_free_r+0x24>
 8010054:	d902      	bls.n	801005c <_free_r+0x7c>
 8010056:	230c      	movs	r3, #12
 8010058:	602b      	str	r3, [r5, #0]
 801005a:	e7d3      	b.n	8010004 <_free_r+0x24>
 801005c:	6820      	ldr	r0, [r4, #0]
 801005e:	1821      	adds	r1, r4, r0
 8010060:	428a      	cmp	r2, r1
 8010062:	bf04      	itt	eq
 8010064:	6811      	ldreq	r1, [r2, #0]
 8010066:	6852      	ldreq	r2, [r2, #4]
 8010068:	6062      	str	r2, [r4, #4]
 801006a:	bf04      	itt	eq
 801006c:	1809      	addeq	r1, r1, r0
 801006e:	6021      	streq	r1, [r4, #0]
 8010070:	605c      	str	r4, [r3, #4]
 8010072:	e7c7      	b.n	8010004 <_free_r+0x24>
 8010074:	bd38      	pop	{r3, r4, r5, pc}
 8010076:	bf00      	nop
 8010078:	200005bc 	.word	0x200005bc

0801007c <_malloc_r>:
 801007c:	b570      	push	{r4, r5, r6, lr}
 801007e:	1ccd      	adds	r5, r1, #3
 8010080:	f025 0503 	bic.w	r5, r5, #3
 8010084:	3508      	adds	r5, #8
 8010086:	2d0c      	cmp	r5, #12
 8010088:	bf38      	it	cc
 801008a:	250c      	movcc	r5, #12
 801008c:	2d00      	cmp	r5, #0
 801008e:	4606      	mov	r6, r0
 8010090:	db01      	blt.n	8010096 <_malloc_r+0x1a>
 8010092:	42a9      	cmp	r1, r5
 8010094:	d903      	bls.n	801009e <_malloc_r+0x22>
 8010096:	230c      	movs	r3, #12
 8010098:	6033      	str	r3, [r6, #0]
 801009a:	2000      	movs	r0, #0
 801009c:	bd70      	pop	{r4, r5, r6, pc}
 801009e:	f000 fd65 	bl	8010b6c <__malloc_lock>
 80100a2:	4a23      	ldr	r2, [pc, #140]	; (8010130 <_malloc_r+0xb4>)
 80100a4:	6814      	ldr	r4, [r2, #0]
 80100a6:	4621      	mov	r1, r4
 80100a8:	b991      	cbnz	r1, 80100d0 <_malloc_r+0x54>
 80100aa:	4c22      	ldr	r4, [pc, #136]	; (8010134 <_malloc_r+0xb8>)
 80100ac:	6823      	ldr	r3, [r4, #0]
 80100ae:	b91b      	cbnz	r3, 80100b8 <_malloc_r+0x3c>
 80100b0:	4630      	mov	r0, r6
 80100b2:	f000 fad1 	bl	8010658 <_sbrk_r>
 80100b6:	6020      	str	r0, [r4, #0]
 80100b8:	4629      	mov	r1, r5
 80100ba:	4630      	mov	r0, r6
 80100bc:	f000 facc 	bl	8010658 <_sbrk_r>
 80100c0:	1c43      	adds	r3, r0, #1
 80100c2:	d126      	bne.n	8010112 <_malloc_r+0x96>
 80100c4:	230c      	movs	r3, #12
 80100c6:	6033      	str	r3, [r6, #0]
 80100c8:	4630      	mov	r0, r6
 80100ca:	f000 fd50 	bl	8010b6e <__malloc_unlock>
 80100ce:	e7e4      	b.n	801009a <_malloc_r+0x1e>
 80100d0:	680b      	ldr	r3, [r1, #0]
 80100d2:	1b5b      	subs	r3, r3, r5
 80100d4:	d41a      	bmi.n	801010c <_malloc_r+0x90>
 80100d6:	2b0b      	cmp	r3, #11
 80100d8:	d90f      	bls.n	80100fa <_malloc_r+0x7e>
 80100da:	600b      	str	r3, [r1, #0]
 80100dc:	50cd      	str	r5, [r1, r3]
 80100de:	18cc      	adds	r4, r1, r3
 80100e0:	4630      	mov	r0, r6
 80100e2:	f000 fd44 	bl	8010b6e <__malloc_unlock>
 80100e6:	f104 000b 	add.w	r0, r4, #11
 80100ea:	1d23      	adds	r3, r4, #4
 80100ec:	f020 0007 	bic.w	r0, r0, #7
 80100f0:	1ac3      	subs	r3, r0, r3
 80100f2:	d01b      	beq.n	801012c <_malloc_r+0xb0>
 80100f4:	425a      	negs	r2, r3
 80100f6:	50e2      	str	r2, [r4, r3]
 80100f8:	bd70      	pop	{r4, r5, r6, pc}
 80100fa:	428c      	cmp	r4, r1
 80100fc:	bf0d      	iteet	eq
 80100fe:	6863      	ldreq	r3, [r4, #4]
 8010100:	684b      	ldrne	r3, [r1, #4]
 8010102:	6063      	strne	r3, [r4, #4]
 8010104:	6013      	streq	r3, [r2, #0]
 8010106:	bf18      	it	ne
 8010108:	460c      	movne	r4, r1
 801010a:	e7e9      	b.n	80100e0 <_malloc_r+0x64>
 801010c:	460c      	mov	r4, r1
 801010e:	6849      	ldr	r1, [r1, #4]
 8010110:	e7ca      	b.n	80100a8 <_malloc_r+0x2c>
 8010112:	1cc4      	adds	r4, r0, #3
 8010114:	f024 0403 	bic.w	r4, r4, #3
 8010118:	42a0      	cmp	r0, r4
 801011a:	d005      	beq.n	8010128 <_malloc_r+0xac>
 801011c:	1a21      	subs	r1, r4, r0
 801011e:	4630      	mov	r0, r6
 8010120:	f000 fa9a 	bl	8010658 <_sbrk_r>
 8010124:	3001      	adds	r0, #1
 8010126:	d0cd      	beq.n	80100c4 <_malloc_r+0x48>
 8010128:	6025      	str	r5, [r4, #0]
 801012a:	e7d9      	b.n	80100e0 <_malloc_r+0x64>
 801012c:	bd70      	pop	{r4, r5, r6, pc}
 801012e:	bf00      	nop
 8010130:	200005bc 	.word	0x200005bc
 8010134:	200005c0 	.word	0x200005c0

08010138 <__ssputs_r>:
 8010138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801013c:	688e      	ldr	r6, [r1, #8]
 801013e:	429e      	cmp	r6, r3
 8010140:	4682      	mov	sl, r0
 8010142:	460c      	mov	r4, r1
 8010144:	4691      	mov	r9, r2
 8010146:	4698      	mov	r8, r3
 8010148:	d835      	bhi.n	80101b6 <__ssputs_r+0x7e>
 801014a:	898a      	ldrh	r2, [r1, #12]
 801014c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010150:	d031      	beq.n	80101b6 <__ssputs_r+0x7e>
 8010152:	6825      	ldr	r5, [r4, #0]
 8010154:	6909      	ldr	r1, [r1, #16]
 8010156:	1a6f      	subs	r7, r5, r1
 8010158:	6965      	ldr	r5, [r4, #20]
 801015a:	2302      	movs	r3, #2
 801015c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010160:	fb95 f5f3 	sdiv	r5, r5, r3
 8010164:	f108 0301 	add.w	r3, r8, #1
 8010168:	443b      	add	r3, r7
 801016a:	429d      	cmp	r5, r3
 801016c:	bf38      	it	cc
 801016e:	461d      	movcc	r5, r3
 8010170:	0553      	lsls	r3, r2, #21
 8010172:	d531      	bpl.n	80101d8 <__ssputs_r+0xa0>
 8010174:	4629      	mov	r1, r5
 8010176:	f7ff ff81 	bl	801007c <_malloc_r>
 801017a:	4606      	mov	r6, r0
 801017c:	b950      	cbnz	r0, 8010194 <__ssputs_r+0x5c>
 801017e:	230c      	movs	r3, #12
 8010180:	f8ca 3000 	str.w	r3, [sl]
 8010184:	89a3      	ldrh	r3, [r4, #12]
 8010186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801018a:	81a3      	strh	r3, [r4, #12]
 801018c:	f04f 30ff 	mov.w	r0, #4294967295
 8010190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010194:	463a      	mov	r2, r7
 8010196:	6921      	ldr	r1, [r4, #16]
 8010198:	f7fe f84d 	bl	800e236 <memcpy>
 801019c:	89a3      	ldrh	r3, [r4, #12]
 801019e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80101a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101a6:	81a3      	strh	r3, [r4, #12]
 80101a8:	6126      	str	r6, [r4, #16]
 80101aa:	6165      	str	r5, [r4, #20]
 80101ac:	443e      	add	r6, r7
 80101ae:	1bed      	subs	r5, r5, r7
 80101b0:	6026      	str	r6, [r4, #0]
 80101b2:	60a5      	str	r5, [r4, #8]
 80101b4:	4646      	mov	r6, r8
 80101b6:	4546      	cmp	r6, r8
 80101b8:	bf28      	it	cs
 80101ba:	4646      	movcs	r6, r8
 80101bc:	4632      	mov	r2, r6
 80101be:	4649      	mov	r1, r9
 80101c0:	6820      	ldr	r0, [r4, #0]
 80101c2:	f000 fcb9 	bl	8010b38 <memmove>
 80101c6:	68a3      	ldr	r3, [r4, #8]
 80101c8:	1b9b      	subs	r3, r3, r6
 80101ca:	60a3      	str	r3, [r4, #8]
 80101cc:	6823      	ldr	r3, [r4, #0]
 80101ce:	441e      	add	r6, r3
 80101d0:	6026      	str	r6, [r4, #0]
 80101d2:	2000      	movs	r0, #0
 80101d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101d8:	462a      	mov	r2, r5
 80101da:	f000 fcc9 	bl	8010b70 <_realloc_r>
 80101de:	4606      	mov	r6, r0
 80101e0:	2800      	cmp	r0, #0
 80101e2:	d1e1      	bne.n	80101a8 <__ssputs_r+0x70>
 80101e4:	6921      	ldr	r1, [r4, #16]
 80101e6:	4650      	mov	r0, sl
 80101e8:	f7ff fefa 	bl	800ffe0 <_free_r>
 80101ec:	e7c7      	b.n	801017e <__ssputs_r+0x46>
	...

080101f0 <_svfiprintf_r>:
 80101f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101f4:	b09d      	sub	sp, #116	; 0x74
 80101f6:	4680      	mov	r8, r0
 80101f8:	9303      	str	r3, [sp, #12]
 80101fa:	898b      	ldrh	r3, [r1, #12]
 80101fc:	061c      	lsls	r4, r3, #24
 80101fe:	460d      	mov	r5, r1
 8010200:	4616      	mov	r6, r2
 8010202:	d50f      	bpl.n	8010224 <_svfiprintf_r+0x34>
 8010204:	690b      	ldr	r3, [r1, #16]
 8010206:	b96b      	cbnz	r3, 8010224 <_svfiprintf_r+0x34>
 8010208:	2140      	movs	r1, #64	; 0x40
 801020a:	f7ff ff37 	bl	801007c <_malloc_r>
 801020e:	6028      	str	r0, [r5, #0]
 8010210:	6128      	str	r0, [r5, #16]
 8010212:	b928      	cbnz	r0, 8010220 <_svfiprintf_r+0x30>
 8010214:	230c      	movs	r3, #12
 8010216:	f8c8 3000 	str.w	r3, [r8]
 801021a:	f04f 30ff 	mov.w	r0, #4294967295
 801021e:	e0c5      	b.n	80103ac <_svfiprintf_r+0x1bc>
 8010220:	2340      	movs	r3, #64	; 0x40
 8010222:	616b      	str	r3, [r5, #20]
 8010224:	2300      	movs	r3, #0
 8010226:	9309      	str	r3, [sp, #36]	; 0x24
 8010228:	2320      	movs	r3, #32
 801022a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801022e:	2330      	movs	r3, #48	; 0x30
 8010230:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010234:	f04f 0b01 	mov.w	fp, #1
 8010238:	4637      	mov	r7, r6
 801023a:	463c      	mov	r4, r7
 801023c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010240:	2b00      	cmp	r3, #0
 8010242:	d13c      	bne.n	80102be <_svfiprintf_r+0xce>
 8010244:	ebb7 0a06 	subs.w	sl, r7, r6
 8010248:	d00b      	beq.n	8010262 <_svfiprintf_r+0x72>
 801024a:	4653      	mov	r3, sl
 801024c:	4632      	mov	r2, r6
 801024e:	4629      	mov	r1, r5
 8010250:	4640      	mov	r0, r8
 8010252:	f7ff ff71 	bl	8010138 <__ssputs_r>
 8010256:	3001      	adds	r0, #1
 8010258:	f000 80a3 	beq.w	80103a2 <_svfiprintf_r+0x1b2>
 801025c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801025e:	4453      	add	r3, sl
 8010260:	9309      	str	r3, [sp, #36]	; 0x24
 8010262:	783b      	ldrb	r3, [r7, #0]
 8010264:	2b00      	cmp	r3, #0
 8010266:	f000 809c 	beq.w	80103a2 <_svfiprintf_r+0x1b2>
 801026a:	2300      	movs	r3, #0
 801026c:	f04f 32ff 	mov.w	r2, #4294967295
 8010270:	9304      	str	r3, [sp, #16]
 8010272:	9307      	str	r3, [sp, #28]
 8010274:	9205      	str	r2, [sp, #20]
 8010276:	9306      	str	r3, [sp, #24]
 8010278:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801027c:	931a      	str	r3, [sp, #104]	; 0x68
 801027e:	2205      	movs	r2, #5
 8010280:	7821      	ldrb	r1, [r4, #0]
 8010282:	4850      	ldr	r0, [pc, #320]	; (80103c4 <_svfiprintf_r+0x1d4>)
 8010284:	f7ef ffac 	bl	80001e0 <memchr>
 8010288:	1c67      	adds	r7, r4, #1
 801028a:	9b04      	ldr	r3, [sp, #16]
 801028c:	b9d8      	cbnz	r0, 80102c6 <_svfiprintf_r+0xd6>
 801028e:	06d9      	lsls	r1, r3, #27
 8010290:	bf44      	itt	mi
 8010292:	2220      	movmi	r2, #32
 8010294:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010298:	071a      	lsls	r2, r3, #28
 801029a:	bf44      	itt	mi
 801029c:	222b      	movmi	r2, #43	; 0x2b
 801029e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80102a2:	7822      	ldrb	r2, [r4, #0]
 80102a4:	2a2a      	cmp	r2, #42	; 0x2a
 80102a6:	d016      	beq.n	80102d6 <_svfiprintf_r+0xe6>
 80102a8:	9a07      	ldr	r2, [sp, #28]
 80102aa:	2100      	movs	r1, #0
 80102ac:	200a      	movs	r0, #10
 80102ae:	4627      	mov	r7, r4
 80102b0:	3401      	adds	r4, #1
 80102b2:	783b      	ldrb	r3, [r7, #0]
 80102b4:	3b30      	subs	r3, #48	; 0x30
 80102b6:	2b09      	cmp	r3, #9
 80102b8:	d951      	bls.n	801035e <_svfiprintf_r+0x16e>
 80102ba:	b1c9      	cbz	r1, 80102f0 <_svfiprintf_r+0x100>
 80102bc:	e011      	b.n	80102e2 <_svfiprintf_r+0xf2>
 80102be:	2b25      	cmp	r3, #37	; 0x25
 80102c0:	d0c0      	beq.n	8010244 <_svfiprintf_r+0x54>
 80102c2:	4627      	mov	r7, r4
 80102c4:	e7b9      	b.n	801023a <_svfiprintf_r+0x4a>
 80102c6:	4a3f      	ldr	r2, [pc, #252]	; (80103c4 <_svfiprintf_r+0x1d4>)
 80102c8:	1a80      	subs	r0, r0, r2
 80102ca:	fa0b f000 	lsl.w	r0, fp, r0
 80102ce:	4318      	orrs	r0, r3
 80102d0:	9004      	str	r0, [sp, #16]
 80102d2:	463c      	mov	r4, r7
 80102d4:	e7d3      	b.n	801027e <_svfiprintf_r+0x8e>
 80102d6:	9a03      	ldr	r2, [sp, #12]
 80102d8:	1d11      	adds	r1, r2, #4
 80102da:	6812      	ldr	r2, [r2, #0]
 80102dc:	9103      	str	r1, [sp, #12]
 80102de:	2a00      	cmp	r2, #0
 80102e0:	db01      	blt.n	80102e6 <_svfiprintf_r+0xf6>
 80102e2:	9207      	str	r2, [sp, #28]
 80102e4:	e004      	b.n	80102f0 <_svfiprintf_r+0x100>
 80102e6:	4252      	negs	r2, r2
 80102e8:	f043 0302 	orr.w	r3, r3, #2
 80102ec:	9207      	str	r2, [sp, #28]
 80102ee:	9304      	str	r3, [sp, #16]
 80102f0:	783b      	ldrb	r3, [r7, #0]
 80102f2:	2b2e      	cmp	r3, #46	; 0x2e
 80102f4:	d10e      	bne.n	8010314 <_svfiprintf_r+0x124>
 80102f6:	787b      	ldrb	r3, [r7, #1]
 80102f8:	2b2a      	cmp	r3, #42	; 0x2a
 80102fa:	f107 0101 	add.w	r1, r7, #1
 80102fe:	d132      	bne.n	8010366 <_svfiprintf_r+0x176>
 8010300:	9b03      	ldr	r3, [sp, #12]
 8010302:	1d1a      	adds	r2, r3, #4
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	9203      	str	r2, [sp, #12]
 8010308:	2b00      	cmp	r3, #0
 801030a:	bfb8      	it	lt
 801030c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010310:	3702      	adds	r7, #2
 8010312:	9305      	str	r3, [sp, #20]
 8010314:	4c2c      	ldr	r4, [pc, #176]	; (80103c8 <_svfiprintf_r+0x1d8>)
 8010316:	7839      	ldrb	r1, [r7, #0]
 8010318:	2203      	movs	r2, #3
 801031a:	4620      	mov	r0, r4
 801031c:	f7ef ff60 	bl	80001e0 <memchr>
 8010320:	b138      	cbz	r0, 8010332 <_svfiprintf_r+0x142>
 8010322:	2340      	movs	r3, #64	; 0x40
 8010324:	1b00      	subs	r0, r0, r4
 8010326:	fa03 f000 	lsl.w	r0, r3, r0
 801032a:	9b04      	ldr	r3, [sp, #16]
 801032c:	4303      	orrs	r3, r0
 801032e:	9304      	str	r3, [sp, #16]
 8010330:	3701      	adds	r7, #1
 8010332:	7839      	ldrb	r1, [r7, #0]
 8010334:	4825      	ldr	r0, [pc, #148]	; (80103cc <_svfiprintf_r+0x1dc>)
 8010336:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801033a:	2206      	movs	r2, #6
 801033c:	1c7e      	adds	r6, r7, #1
 801033e:	f7ef ff4f 	bl	80001e0 <memchr>
 8010342:	2800      	cmp	r0, #0
 8010344:	d035      	beq.n	80103b2 <_svfiprintf_r+0x1c2>
 8010346:	4b22      	ldr	r3, [pc, #136]	; (80103d0 <_svfiprintf_r+0x1e0>)
 8010348:	b9fb      	cbnz	r3, 801038a <_svfiprintf_r+0x19a>
 801034a:	9b03      	ldr	r3, [sp, #12]
 801034c:	3307      	adds	r3, #7
 801034e:	f023 0307 	bic.w	r3, r3, #7
 8010352:	3308      	adds	r3, #8
 8010354:	9303      	str	r3, [sp, #12]
 8010356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010358:	444b      	add	r3, r9
 801035a:	9309      	str	r3, [sp, #36]	; 0x24
 801035c:	e76c      	b.n	8010238 <_svfiprintf_r+0x48>
 801035e:	fb00 3202 	mla	r2, r0, r2, r3
 8010362:	2101      	movs	r1, #1
 8010364:	e7a3      	b.n	80102ae <_svfiprintf_r+0xbe>
 8010366:	2300      	movs	r3, #0
 8010368:	9305      	str	r3, [sp, #20]
 801036a:	4618      	mov	r0, r3
 801036c:	240a      	movs	r4, #10
 801036e:	460f      	mov	r7, r1
 8010370:	3101      	adds	r1, #1
 8010372:	783a      	ldrb	r2, [r7, #0]
 8010374:	3a30      	subs	r2, #48	; 0x30
 8010376:	2a09      	cmp	r2, #9
 8010378:	d903      	bls.n	8010382 <_svfiprintf_r+0x192>
 801037a:	2b00      	cmp	r3, #0
 801037c:	d0ca      	beq.n	8010314 <_svfiprintf_r+0x124>
 801037e:	9005      	str	r0, [sp, #20]
 8010380:	e7c8      	b.n	8010314 <_svfiprintf_r+0x124>
 8010382:	fb04 2000 	mla	r0, r4, r0, r2
 8010386:	2301      	movs	r3, #1
 8010388:	e7f1      	b.n	801036e <_svfiprintf_r+0x17e>
 801038a:	ab03      	add	r3, sp, #12
 801038c:	9300      	str	r3, [sp, #0]
 801038e:	462a      	mov	r2, r5
 8010390:	4b10      	ldr	r3, [pc, #64]	; (80103d4 <_svfiprintf_r+0x1e4>)
 8010392:	a904      	add	r1, sp, #16
 8010394:	4640      	mov	r0, r8
 8010396:	f7fd fff7 	bl	800e388 <_printf_float>
 801039a:	f1b0 3fff 	cmp.w	r0, #4294967295
 801039e:	4681      	mov	r9, r0
 80103a0:	d1d9      	bne.n	8010356 <_svfiprintf_r+0x166>
 80103a2:	89ab      	ldrh	r3, [r5, #12]
 80103a4:	065b      	lsls	r3, r3, #25
 80103a6:	f53f af38 	bmi.w	801021a <_svfiprintf_r+0x2a>
 80103aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80103ac:	b01d      	add	sp, #116	; 0x74
 80103ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103b2:	ab03      	add	r3, sp, #12
 80103b4:	9300      	str	r3, [sp, #0]
 80103b6:	462a      	mov	r2, r5
 80103b8:	4b06      	ldr	r3, [pc, #24]	; (80103d4 <_svfiprintf_r+0x1e4>)
 80103ba:	a904      	add	r1, sp, #16
 80103bc:	4640      	mov	r0, r8
 80103be:	f7fe fa99 	bl	800e8f4 <_printf_i>
 80103c2:	e7ea      	b.n	801039a <_svfiprintf_r+0x1aa>
 80103c4:	080128bc 	.word	0x080128bc
 80103c8:	080128c2 	.word	0x080128c2
 80103cc:	080128c6 	.word	0x080128c6
 80103d0:	0800e389 	.word	0x0800e389
 80103d4:	08010139 	.word	0x08010139

080103d8 <__sfputc_r>:
 80103d8:	6893      	ldr	r3, [r2, #8]
 80103da:	3b01      	subs	r3, #1
 80103dc:	2b00      	cmp	r3, #0
 80103de:	b410      	push	{r4}
 80103e0:	6093      	str	r3, [r2, #8]
 80103e2:	da09      	bge.n	80103f8 <__sfputc_r+0x20>
 80103e4:	6994      	ldr	r4, [r2, #24]
 80103e6:	42a3      	cmp	r3, r4
 80103e8:	db02      	blt.n	80103f0 <__sfputc_r+0x18>
 80103ea:	b2cb      	uxtb	r3, r1
 80103ec:	2b0a      	cmp	r3, #10
 80103ee:	d103      	bne.n	80103f8 <__sfputc_r+0x20>
 80103f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80103f4:	f000 b984 	b.w	8010700 <__swbuf_r>
 80103f8:	6813      	ldr	r3, [r2, #0]
 80103fa:	1c58      	adds	r0, r3, #1
 80103fc:	6010      	str	r0, [r2, #0]
 80103fe:	7019      	strb	r1, [r3, #0]
 8010400:	b2c8      	uxtb	r0, r1
 8010402:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010406:	4770      	bx	lr

08010408 <__sfputs_r>:
 8010408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801040a:	4606      	mov	r6, r0
 801040c:	460f      	mov	r7, r1
 801040e:	4614      	mov	r4, r2
 8010410:	18d5      	adds	r5, r2, r3
 8010412:	42ac      	cmp	r4, r5
 8010414:	d101      	bne.n	801041a <__sfputs_r+0x12>
 8010416:	2000      	movs	r0, #0
 8010418:	e007      	b.n	801042a <__sfputs_r+0x22>
 801041a:	463a      	mov	r2, r7
 801041c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010420:	4630      	mov	r0, r6
 8010422:	f7ff ffd9 	bl	80103d8 <__sfputc_r>
 8010426:	1c43      	adds	r3, r0, #1
 8010428:	d1f3      	bne.n	8010412 <__sfputs_r+0xa>
 801042a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801042c <_vfiprintf_r>:
 801042c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010430:	b09d      	sub	sp, #116	; 0x74
 8010432:	460c      	mov	r4, r1
 8010434:	4617      	mov	r7, r2
 8010436:	9303      	str	r3, [sp, #12]
 8010438:	4606      	mov	r6, r0
 801043a:	b118      	cbz	r0, 8010444 <_vfiprintf_r+0x18>
 801043c:	6983      	ldr	r3, [r0, #24]
 801043e:	b90b      	cbnz	r3, 8010444 <_vfiprintf_r+0x18>
 8010440:	f7ff fa50 	bl	800f8e4 <__sinit>
 8010444:	4b7c      	ldr	r3, [pc, #496]	; (8010638 <_vfiprintf_r+0x20c>)
 8010446:	429c      	cmp	r4, r3
 8010448:	d157      	bne.n	80104fa <_vfiprintf_r+0xce>
 801044a:	6874      	ldr	r4, [r6, #4]
 801044c:	89a3      	ldrh	r3, [r4, #12]
 801044e:	0718      	lsls	r0, r3, #28
 8010450:	d55d      	bpl.n	801050e <_vfiprintf_r+0xe2>
 8010452:	6923      	ldr	r3, [r4, #16]
 8010454:	2b00      	cmp	r3, #0
 8010456:	d05a      	beq.n	801050e <_vfiprintf_r+0xe2>
 8010458:	2300      	movs	r3, #0
 801045a:	9309      	str	r3, [sp, #36]	; 0x24
 801045c:	2320      	movs	r3, #32
 801045e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010462:	2330      	movs	r3, #48	; 0x30
 8010464:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010468:	f04f 0b01 	mov.w	fp, #1
 801046c:	46b8      	mov	r8, r7
 801046e:	4645      	mov	r5, r8
 8010470:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010474:	2b00      	cmp	r3, #0
 8010476:	d155      	bne.n	8010524 <_vfiprintf_r+0xf8>
 8010478:	ebb8 0a07 	subs.w	sl, r8, r7
 801047c:	d00b      	beq.n	8010496 <_vfiprintf_r+0x6a>
 801047e:	4653      	mov	r3, sl
 8010480:	463a      	mov	r2, r7
 8010482:	4621      	mov	r1, r4
 8010484:	4630      	mov	r0, r6
 8010486:	f7ff ffbf 	bl	8010408 <__sfputs_r>
 801048a:	3001      	adds	r0, #1
 801048c:	f000 80c4 	beq.w	8010618 <_vfiprintf_r+0x1ec>
 8010490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010492:	4453      	add	r3, sl
 8010494:	9309      	str	r3, [sp, #36]	; 0x24
 8010496:	f898 3000 	ldrb.w	r3, [r8]
 801049a:	2b00      	cmp	r3, #0
 801049c:	f000 80bc 	beq.w	8010618 <_vfiprintf_r+0x1ec>
 80104a0:	2300      	movs	r3, #0
 80104a2:	f04f 32ff 	mov.w	r2, #4294967295
 80104a6:	9304      	str	r3, [sp, #16]
 80104a8:	9307      	str	r3, [sp, #28]
 80104aa:	9205      	str	r2, [sp, #20]
 80104ac:	9306      	str	r3, [sp, #24]
 80104ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80104b2:	931a      	str	r3, [sp, #104]	; 0x68
 80104b4:	2205      	movs	r2, #5
 80104b6:	7829      	ldrb	r1, [r5, #0]
 80104b8:	4860      	ldr	r0, [pc, #384]	; (801063c <_vfiprintf_r+0x210>)
 80104ba:	f7ef fe91 	bl	80001e0 <memchr>
 80104be:	f105 0801 	add.w	r8, r5, #1
 80104c2:	9b04      	ldr	r3, [sp, #16]
 80104c4:	2800      	cmp	r0, #0
 80104c6:	d131      	bne.n	801052c <_vfiprintf_r+0x100>
 80104c8:	06d9      	lsls	r1, r3, #27
 80104ca:	bf44      	itt	mi
 80104cc:	2220      	movmi	r2, #32
 80104ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80104d2:	071a      	lsls	r2, r3, #28
 80104d4:	bf44      	itt	mi
 80104d6:	222b      	movmi	r2, #43	; 0x2b
 80104d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80104dc:	782a      	ldrb	r2, [r5, #0]
 80104de:	2a2a      	cmp	r2, #42	; 0x2a
 80104e0:	d02c      	beq.n	801053c <_vfiprintf_r+0x110>
 80104e2:	9a07      	ldr	r2, [sp, #28]
 80104e4:	2100      	movs	r1, #0
 80104e6:	200a      	movs	r0, #10
 80104e8:	46a8      	mov	r8, r5
 80104ea:	3501      	adds	r5, #1
 80104ec:	f898 3000 	ldrb.w	r3, [r8]
 80104f0:	3b30      	subs	r3, #48	; 0x30
 80104f2:	2b09      	cmp	r3, #9
 80104f4:	d96d      	bls.n	80105d2 <_vfiprintf_r+0x1a6>
 80104f6:	b371      	cbz	r1, 8010556 <_vfiprintf_r+0x12a>
 80104f8:	e026      	b.n	8010548 <_vfiprintf_r+0x11c>
 80104fa:	4b51      	ldr	r3, [pc, #324]	; (8010640 <_vfiprintf_r+0x214>)
 80104fc:	429c      	cmp	r4, r3
 80104fe:	d101      	bne.n	8010504 <_vfiprintf_r+0xd8>
 8010500:	68b4      	ldr	r4, [r6, #8]
 8010502:	e7a3      	b.n	801044c <_vfiprintf_r+0x20>
 8010504:	4b4f      	ldr	r3, [pc, #316]	; (8010644 <_vfiprintf_r+0x218>)
 8010506:	429c      	cmp	r4, r3
 8010508:	bf08      	it	eq
 801050a:	68f4      	ldreq	r4, [r6, #12]
 801050c:	e79e      	b.n	801044c <_vfiprintf_r+0x20>
 801050e:	4621      	mov	r1, r4
 8010510:	4630      	mov	r0, r6
 8010512:	f000 f959 	bl	80107c8 <__swsetup_r>
 8010516:	2800      	cmp	r0, #0
 8010518:	d09e      	beq.n	8010458 <_vfiprintf_r+0x2c>
 801051a:	f04f 30ff 	mov.w	r0, #4294967295
 801051e:	b01d      	add	sp, #116	; 0x74
 8010520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010524:	2b25      	cmp	r3, #37	; 0x25
 8010526:	d0a7      	beq.n	8010478 <_vfiprintf_r+0x4c>
 8010528:	46a8      	mov	r8, r5
 801052a:	e7a0      	b.n	801046e <_vfiprintf_r+0x42>
 801052c:	4a43      	ldr	r2, [pc, #268]	; (801063c <_vfiprintf_r+0x210>)
 801052e:	1a80      	subs	r0, r0, r2
 8010530:	fa0b f000 	lsl.w	r0, fp, r0
 8010534:	4318      	orrs	r0, r3
 8010536:	9004      	str	r0, [sp, #16]
 8010538:	4645      	mov	r5, r8
 801053a:	e7bb      	b.n	80104b4 <_vfiprintf_r+0x88>
 801053c:	9a03      	ldr	r2, [sp, #12]
 801053e:	1d11      	adds	r1, r2, #4
 8010540:	6812      	ldr	r2, [r2, #0]
 8010542:	9103      	str	r1, [sp, #12]
 8010544:	2a00      	cmp	r2, #0
 8010546:	db01      	blt.n	801054c <_vfiprintf_r+0x120>
 8010548:	9207      	str	r2, [sp, #28]
 801054a:	e004      	b.n	8010556 <_vfiprintf_r+0x12a>
 801054c:	4252      	negs	r2, r2
 801054e:	f043 0302 	orr.w	r3, r3, #2
 8010552:	9207      	str	r2, [sp, #28]
 8010554:	9304      	str	r3, [sp, #16]
 8010556:	f898 3000 	ldrb.w	r3, [r8]
 801055a:	2b2e      	cmp	r3, #46	; 0x2e
 801055c:	d110      	bne.n	8010580 <_vfiprintf_r+0x154>
 801055e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8010562:	2b2a      	cmp	r3, #42	; 0x2a
 8010564:	f108 0101 	add.w	r1, r8, #1
 8010568:	d137      	bne.n	80105da <_vfiprintf_r+0x1ae>
 801056a:	9b03      	ldr	r3, [sp, #12]
 801056c:	1d1a      	adds	r2, r3, #4
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	9203      	str	r2, [sp, #12]
 8010572:	2b00      	cmp	r3, #0
 8010574:	bfb8      	it	lt
 8010576:	f04f 33ff 	movlt.w	r3, #4294967295
 801057a:	f108 0802 	add.w	r8, r8, #2
 801057e:	9305      	str	r3, [sp, #20]
 8010580:	4d31      	ldr	r5, [pc, #196]	; (8010648 <_vfiprintf_r+0x21c>)
 8010582:	f898 1000 	ldrb.w	r1, [r8]
 8010586:	2203      	movs	r2, #3
 8010588:	4628      	mov	r0, r5
 801058a:	f7ef fe29 	bl	80001e0 <memchr>
 801058e:	b140      	cbz	r0, 80105a2 <_vfiprintf_r+0x176>
 8010590:	2340      	movs	r3, #64	; 0x40
 8010592:	1b40      	subs	r0, r0, r5
 8010594:	fa03 f000 	lsl.w	r0, r3, r0
 8010598:	9b04      	ldr	r3, [sp, #16]
 801059a:	4303      	orrs	r3, r0
 801059c:	9304      	str	r3, [sp, #16]
 801059e:	f108 0801 	add.w	r8, r8, #1
 80105a2:	f898 1000 	ldrb.w	r1, [r8]
 80105a6:	4829      	ldr	r0, [pc, #164]	; (801064c <_vfiprintf_r+0x220>)
 80105a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80105ac:	2206      	movs	r2, #6
 80105ae:	f108 0701 	add.w	r7, r8, #1
 80105b2:	f7ef fe15 	bl	80001e0 <memchr>
 80105b6:	2800      	cmp	r0, #0
 80105b8:	d034      	beq.n	8010624 <_vfiprintf_r+0x1f8>
 80105ba:	4b25      	ldr	r3, [pc, #148]	; (8010650 <_vfiprintf_r+0x224>)
 80105bc:	bb03      	cbnz	r3, 8010600 <_vfiprintf_r+0x1d4>
 80105be:	9b03      	ldr	r3, [sp, #12]
 80105c0:	3307      	adds	r3, #7
 80105c2:	f023 0307 	bic.w	r3, r3, #7
 80105c6:	3308      	adds	r3, #8
 80105c8:	9303      	str	r3, [sp, #12]
 80105ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105cc:	444b      	add	r3, r9
 80105ce:	9309      	str	r3, [sp, #36]	; 0x24
 80105d0:	e74c      	b.n	801046c <_vfiprintf_r+0x40>
 80105d2:	fb00 3202 	mla	r2, r0, r2, r3
 80105d6:	2101      	movs	r1, #1
 80105d8:	e786      	b.n	80104e8 <_vfiprintf_r+0xbc>
 80105da:	2300      	movs	r3, #0
 80105dc:	9305      	str	r3, [sp, #20]
 80105de:	4618      	mov	r0, r3
 80105e0:	250a      	movs	r5, #10
 80105e2:	4688      	mov	r8, r1
 80105e4:	3101      	adds	r1, #1
 80105e6:	f898 2000 	ldrb.w	r2, [r8]
 80105ea:	3a30      	subs	r2, #48	; 0x30
 80105ec:	2a09      	cmp	r2, #9
 80105ee:	d903      	bls.n	80105f8 <_vfiprintf_r+0x1cc>
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d0c5      	beq.n	8010580 <_vfiprintf_r+0x154>
 80105f4:	9005      	str	r0, [sp, #20]
 80105f6:	e7c3      	b.n	8010580 <_vfiprintf_r+0x154>
 80105f8:	fb05 2000 	mla	r0, r5, r0, r2
 80105fc:	2301      	movs	r3, #1
 80105fe:	e7f0      	b.n	80105e2 <_vfiprintf_r+0x1b6>
 8010600:	ab03      	add	r3, sp, #12
 8010602:	9300      	str	r3, [sp, #0]
 8010604:	4622      	mov	r2, r4
 8010606:	4b13      	ldr	r3, [pc, #76]	; (8010654 <_vfiprintf_r+0x228>)
 8010608:	a904      	add	r1, sp, #16
 801060a:	4630      	mov	r0, r6
 801060c:	f7fd febc 	bl	800e388 <_printf_float>
 8010610:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010614:	4681      	mov	r9, r0
 8010616:	d1d8      	bne.n	80105ca <_vfiprintf_r+0x19e>
 8010618:	89a3      	ldrh	r3, [r4, #12]
 801061a:	065b      	lsls	r3, r3, #25
 801061c:	f53f af7d 	bmi.w	801051a <_vfiprintf_r+0xee>
 8010620:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010622:	e77c      	b.n	801051e <_vfiprintf_r+0xf2>
 8010624:	ab03      	add	r3, sp, #12
 8010626:	9300      	str	r3, [sp, #0]
 8010628:	4622      	mov	r2, r4
 801062a:	4b0a      	ldr	r3, [pc, #40]	; (8010654 <_vfiprintf_r+0x228>)
 801062c:	a904      	add	r1, sp, #16
 801062e:	4630      	mov	r0, r6
 8010630:	f7fe f960 	bl	800e8f4 <_printf_i>
 8010634:	e7ec      	b.n	8010610 <_vfiprintf_r+0x1e4>
 8010636:	bf00      	nop
 8010638:	0801277c 	.word	0x0801277c
 801063c:	080128bc 	.word	0x080128bc
 8010640:	0801279c 	.word	0x0801279c
 8010644:	0801275c 	.word	0x0801275c
 8010648:	080128c2 	.word	0x080128c2
 801064c:	080128c6 	.word	0x080128c6
 8010650:	0800e389 	.word	0x0800e389
 8010654:	08010409 	.word	0x08010409

08010658 <_sbrk_r>:
 8010658:	b538      	push	{r3, r4, r5, lr}
 801065a:	4c06      	ldr	r4, [pc, #24]	; (8010674 <_sbrk_r+0x1c>)
 801065c:	2300      	movs	r3, #0
 801065e:	4605      	mov	r5, r0
 8010660:	4608      	mov	r0, r1
 8010662:	6023      	str	r3, [r4, #0]
 8010664:	f000 fb1e 	bl	8010ca4 <_sbrk>
 8010668:	1c43      	adds	r3, r0, #1
 801066a:	d102      	bne.n	8010672 <_sbrk_r+0x1a>
 801066c:	6823      	ldr	r3, [r4, #0]
 801066e:	b103      	cbz	r3, 8010672 <_sbrk_r+0x1a>
 8010670:	602b      	str	r3, [r5, #0]
 8010672:	bd38      	pop	{r3, r4, r5, pc}
 8010674:	2000758c 	.word	0x2000758c

08010678 <__sread>:
 8010678:	b510      	push	{r4, lr}
 801067a:	460c      	mov	r4, r1
 801067c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010680:	f000 fa9c 	bl	8010bbc <_read_r>
 8010684:	2800      	cmp	r0, #0
 8010686:	bfab      	itete	ge
 8010688:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801068a:	89a3      	ldrhlt	r3, [r4, #12]
 801068c:	181b      	addge	r3, r3, r0
 801068e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010692:	bfac      	ite	ge
 8010694:	6563      	strge	r3, [r4, #84]	; 0x54
 8010696:	81a3      	strhlt	r3, [r4, #12]
 8010698:	bd10      	pop	{r4, pc}

0801069a <__swrite>:
 801069a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801069e:	461f      	mov	r7, r3
 80106a0:	898b      	ldrh	r3, [r1, #12]
 80106a2:	05db      	lsls	r3, r3, #23
 80106a4:	4605      	mov	r5, r0
 80106a6:	460c      	mov	r4, r1
 80106a8:	4616      	mov	r6, r2
 80106aa:	d505      	bpl.n	80106b8 <__swrite+0x1e>
 80106ac:	2302      	movs	r3, #2
 80106ae:	2200      	movs	r2, #0
 80106b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106b4:	f000 f9b8 	bl	8010a28 <_lseek_r>
 80106b8:	89a3      	ldrh	r3, [r4, #12]
 80106ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80106be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80106c2:	81a3      	strh	r3, [r4, #12]
 80106c4:	4632      	mov	r2, r6
 80106c6:	463b      	mov	r3, r7
 80106c8:	4628      	mov	r0, r5
 80106ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80106ce:	f000 b869 	b.w	80107a4 <_write_r>

080106d2 <__sseek>:
 80106d2:	b510      	push	{r4, lr}
 80106d4:	460c      	mov	r4, r1
 80106d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106da:	f000 f9a5 	bl	8010a28 <_lseek_r>
 80106de:	1c43      	adds	r3, r0, #1
 80106e0:	89a3      	ldrh	r3, [r4, #12]
 80106e2:	bf15      	itete	ne
 80106e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80106e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80106ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80106ee:	81a3      	strheq	r3, [r4, #12]
 80106f0:	bf18      	it	ne
 80106f2:	81a3      	strhne	r3, [r4, #12]
 80106f4:	bd10      	pop	{r4, pc}

080106f6 <__sclose>:
 80106f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106fa:	f000 b8d3 	b.w	80108a4 <_close_r>
	...

08010700 <__swbuf_r>:
 8010700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010702:	460e      	mov	r6, r1
 8010704:	4614      	mov	r4, r2
 8010706:	4605      	mov	r5, r0
 8010708:	b118      	cbz	r0, 8010712 <__swbuf_r+0x12>
 801070a:	6983      	ldr	r3, [r0, #24]
 801070c:	b90b      	cbnz	r3, 8010712 <__swbuf_r+0x12>
 801070e:	f7ff f8e9 	bl	800f8e4 <__sinit>
 8010712:	4b21      	ldr	r3, [pc, #132]	; (8010798 <__swbuf_r+0x98>)
 8010714:	429c      	cmp	r4, r3
 8010716:	d12a      	bne.n	801076e <__swbuf_r+0x6e>
 8010718:	686c      	ldr	r4, [r5, #4]
 801071a:	69a3      	ldr	r3, [r4, #24]
 801071c:	60a3      	str	r3, [r4, #8]
 801071e:	89a3      	ldrh	r3, [r4, #12]
 8010720:	071a      	lsls	r2, r3, #28
 8010722:	d52e      	bpl.n	8010782 <__swbuf_r+0x82>
 8010724:	6923      	ldr	r3, [r4, #16]
 8010726:	b363      	cbz	r3, 8010782 <__swbuf_r+0x82>
 8010728:	6923      	ldr	r3, [r4, #16]
 801072a:	6820      	ldr	r0, [r4, #0]
 801072c:	1ac0      	subs	r0, r0, r3
 801072e:	6963      	ldr	r3, [r4, #20]
 8010730:	b2f6      	uxtb	r6, r6
 8010732:	4298      	cmp	r0, r3
 8010734:	4637      	mov	r7, r6
 8010736:	db04      	blt.n	8010742 <__swbuf_r+0x42>
 8010738:	4621      	mov	r1, r4
 801073a:	4628      	mov	r0, r5
 801073c:	f000 f94a 	bl	80109d4 <_fflush_r>
 8010740:	bb28      	cbnz	r0, 801078e <__swbuf_r+0x8e>
 8010742:	68a3      	ldr	r3, [r4, #8]
 8010744:	3b01      	subs	r3, #1
 8010746:	60a3      	str	r3, [r4, #8]
 8010748:	6823      	ldr	r3, [r4, #0]
 801074a:	1c5a      	adds	r2, r3, #1
 801074c:	6022      	str	r2, [r4, #0]
 801074e:	701e      	strb	r6, [r3, #0]
 8010750:	6963      	ldr	r3, [r4, #20]
 8010752:	3001      	adds	r0, #1
 8010754:	4298      	cmp	r0, r3
 8010756:	d004      	beq.n	8010762 <__swbuf_r+0x62>
 8010758:	89a3      	ldrh	r3, [r4, #12]
 801075a:	07db      	lsls	r3, r3, #31
 801075c:	d519      	bpl.n	8010792 <__swbuf_r+0x92>
 801075e:	2e0a      	cmp	r6, #10
 8010760:	d117      	bne.n	8010792 <__swbuf_r+0x92>
 8010762:	4621      	mov	r1, r4
 8010764:	4628      	mov	r0, r5
 8010766:	f000 f935 	bl	80109d4 <_fflush_r>
 801076a:	b190      	cbz	r0, 8010792 <__swbuf_r+0x92>
 801076c:	e00f      	b.n	801078e <__swbuf_r+0x8e>
 801076e:	4b0b      	ldr	r3, [pc, #44]	; (801079c <__swbuf_r+0x9c>)
 8010770:	429c      	cmp	r4, r3
 8010772:	d101      	bne.n	8010778 <__swbuf_r+0x78>
 8010774:	68ac      	ldr	r4, [r5, #8]
 8010776:	e7d0      	b.n	801071a <__swbuf_r+0x1a>
 8010778:	4b09      	ldr	r3, [pc, #36]	; (80107a0 <__swbuf_r+0xa0>)
 801077a:	429c      	cmp	r4, r3
 801077c:	bf08      	it	eq
 801077e:	68ec      	ldreq	r4, [r5, #12]
 8010780:	e7cb      	b.n	801071a <__swbuf_r+0x1a>
 8010782:	4621      	mov	r1, r4
 8010784:	4628      	mov	r0, r5
 8010786:	f000 f81f 	bl	80107c8 <__swsetup_r>
 801078a:	2800      	cmp	r0, #0
 801078c:	d0cc      	beq.n	8010728 <__swbuf_r+0x28>
 801078e:	f04f 37ff 	mov.w	r7, #4294967295
 8010792:	4638      	mov	r0, r7
 8010794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010796:	bf00      	nop
 8010798:	0801277c 	.word	0x0801277c
 801079c:	0801279c 	.word	0x0801279c
 80107a0:	0801275c 	.word	0x0801275c

080107a4 <_write_r>:
 80107a4:	b538      	push	{r3, r4, r5, lr}
 80107a6:	4c07      	ldr	r4, [pc, #28]	; (80107c4 <_write_r+0x20>)
 80107a8:	4605      	mov	r5, r0
 80107aa:	4608      	mov	r0, r1
 80107ac:	4611      	mov	r1, r2
 80107ae:	2200      	movs	r2, #0
 80107b0:	6022      	str	r2, [r4, #0]
 80107b2:	461a      	mov	r2, r3
 80107b4:	f7fc fbf2 	bl	800cf9c <_write>
 80107b8:	1c43      	adds	r3, r0, #1
 80107ba:	d102      	bne.n	80107c2 <_write_r+0x1e>
 80107bc:	6823      	ldr	r3, [r4, #0]
 80107be:	b103      	cbz	r3, 80107c2 <_write_r+0x1e>
 80107c0:	602b      	str	r3, [r5, #0]
 80107c2:	bd38      	pop	{r3, r4, r5, pc}
 80107c4:	2000758c 	.word	0x2000758c

080107c8 <__swsetup_r>:
 80107c8:	4b32      	ldr	r3, [pc, #200]	; (8010894 <__swsetup_r+0xcc>)
 80107ca:	b570      	push	{r4, r5, r6, lr}
 80107cc:	681d      	ldr	r5, [r3, #0]
 80107ce:	4606      	mov	r6, r0
 80107d0:	460c      	mov	r4, r1
 80107d2:	b125      	cbz	r5, 80107de <__swsetup_r+0x16>
 80107d4:	69ab      	ldr	r3, [r5, #24]
 80107d6:	b913      	cbnz	r3, 80107de <__swsetup_r+0x16>
 80107d8:	4628      	mov	r0, r5
 80107da:	f7ff f883 	bl	800f8e4 <__sinit>
 80107de:	4b2e      	ldr	r3, [pc, #184]	; (8010898 <__swsetup_r+0xd0>)
 80107e0:	429c      	cmp	r4, r3
 80107e2:	d10f      	bne.n	8010804 <__swsetup_r+0x3c>
 80107e4:	686c      	ldr	r4, [r5, #4]
 80107e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107ea:	b29a      	uxth	r2, r3
 80107ec:	0715      	lsls	r5, r2, #28
 80107ee:	d42c      	bmi.n	801084a <__swsetup_r+0x82>
 80107f0:	06d0      	lsls	r0, r2, #27
 80107f2:	d411      	bmi.n	8010818 <__swsetup_r+0x50>
 80107f4:	2209      	movs	r2, #9
 80107f6:	6032      	str	r2, [r6, #0]
 80107f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107fc:	81a3      	strh	r3, [r4, #12]
 80107fe:	f04f 30ff 	mov.w	r0, #4294967295
 8010802:	bd70      	pop	{r4, r5, r6, pc}
 8010804:	4b25      	ldr	r3, [pc, #148]	; (801089c <__swsetup_r+0xd4>)
 8010806:	429c      	cmp	r4, r3
 8010808:	d101      	bne.n	801080e <__swsetup_r+0x46>
 801080a:	68ac      	ldr	r4, [r5, #8]
 801080c:	e7eb      	b.n	80107e6 <__swsetup_r+0x1e>
 801080e:	4b24      	ldr	r3, [pc, #144]	; (80108a0 <__swsetup_r+0xd8>)
 8010810:	429c      	cmp	r4, r3
 8010812:	bf08      	it	eq
 8010814:	68ec      	ldreq	r4, [r5, #12]
 8010816:	e7e6      	b.n	80107e6 <__swsetup_r+0x1e>
 8010818:	0751      	lsls	r1, r2, #29
 801081a:	d512      	bpl.n	8010842 <__swsetup_r+0x7a>
 801081c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801081e:	b141      	cbz	r1, 8010832 <__swsetup_r+0x6a>
 8010820:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010824:	4299      	cmp	r1, r3
 8010826:	d002      	beq.n	801082e <__swsetup_r+0x66>
 8010828:	4630      	mov	r0, r6
 801082a:	f7ff fbd9 	bl	800ffe0 <_free_r>
 801082e:	2300      	movs	r3, #0
 8010830:	6363      	str	r3, [r4, #52]	; 0x34
 8010832:	89a3      	ldrh	r3, [r4, #12]
 8010834:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010838:	81a3      	strh	r3, [r4, #12]
 801083a:	2300      	movs	r3, #0
 801083c:	6063      	str	r3, [r4, #4]
 801083e:	6923      	ldr	r3, [r4, #16]
 8010840:	6023      	str	r3, [r4, #0]
 8010842:	89a3      	ldrh	r3, [r4, #12]
 8010844:	f043 0308 	orr.w	r3, r3, #8
 8010848:	81a3      	strh	r3, [r4, #12]
 801084a:	6923      	ldr	r3, [r4, #16]
 801084c:	b94b      	cbnz	r3, 8010862 <__swsetup_r+0x9a>
 801084e:	89a3      	ldrh	r3, [r4, #12]
 8010850:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010854:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010858:	d003      	beq.n	8010862 <__swsetup_r+0x9a>
 801085a:	4621      	mov	r1, r4
 801085c:	4630      	mov	r0, r6
 801085e:	f000 f919 	bl	8010a94 <__smakebuf_r>
 8010862:	89a2      	ldrh	r2, [r4, #12]
 8010864:	f012 0301 	ands.w	r3, r2, #1
 8010868:	d00c      	beq.n	8010884 <__swsetup_r+0xbc>
 801086a:	2300      	movs	r3, #0
 801086c:	60a3      	str	r3, [r4, #8]
 801086e:	6963      	ldr	r3, [r4, #20]
 8010870:	425b      	negs	r3, r3
 8010872:	61a3      	str	r3, [r4, #24]
 8010874:	6923      	ldr	r3, [r4, #16]
 8010876:	b953      	cbnz	r3, 801088e <__swsetup_r+0xc6>
 8010878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801087c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8010880:	d1ba      	bne.n	80107f8 <__swsetup_r+0x30>
 8010882:	bd70      	pop	{r4, r5, r6, pc}
 8010884:	0792      	lsls	r2, r2, #30
 8010886:	bf58      	it	pl
 8010888:	6963      	ldrpl	r3, [r4, #20]
 801088a:	60a3      	str	r3, [r4, #8]
 801088c:	e7f2      	b.n	8010874 <__swsetup_r+0xac>
 801088e:	2000      	movs	r0, #0
 8010890:	e7f7      	b.n	8010882 <__swsetup_r+0xba>
 8010892:	bf00      	nop
 8010894:	20000014 	.word	0x20000014
 8010898:	0801277c 	.word	0x0801277c
 801089c:	0801279c 	.word	0x0801279c
 80108a0:	0801275c 	.word	0x0801275c

080108a4 <_close_r>:
 80108a4:	b538      	push	{r3, r4, r5, lr}
 80108a6:	4c06      	ldr	r4, [pc, #24]	; (80108c0 <_close_r+0x1c>)
 80108a8:	2300      	movs	r3, #0
 80108aa:	4605      	mov	r5, r0
 80108ac:	4608      	mov	r0, r1
 80108ae:	6023      	str	r3, [r4, #0]
 80108b0:	f000 f9d0 	bl	8010c54 <_close>
 80108b4:	1c43      	adds	r3, r0, #1
 80108b6:	d102      	bne.n	80108be <_close_r+0x1a>
 80108b8:	6823      	ldr	r3, [r4, #0]
 80108ba:	b103      	cbz	r3, 80108be <_close_r+0x1a>
 80108bc:	602b      	str	r3, [r5, #0]
 80108be:	bd38      	pop	{r3, r4, r5, pc}
 80108c0:	2000758c 	.word	0x2000758c

080108c4 <__sflush_r>:
 80108c4:	898a      	ldrh	r2, [r1, #12]
 80108c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108ca:	4605      	mov	r5, r0
 80108cc:	0710      	lsls	r0, r2, #28
 80108ce:	460c      	mov	r4, r1
 80108d0:	d45a      	bmi.n	8010988 <__sflush_r+0xc4>
 80108d2:	684b      	ldr	r3, [r1, #4]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	dc05      	bgt.n	80108e4 <__sflush_r+0x20>
 80108d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80108da:	2b00      	cmp	r3, #0
 80108dc:	dc02      	bgt.n	80108e4 <__sflush_r+0x20>
 80108de:	2000      	movs	r0, #0
 80108e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80108e6:	2e00      	cmp	r6, #0
 80108e8:	d0f9      	beq.n	80108de <__sflush_r+0x1a>
 80108ea:	2300      	movs	r3, #0
 80108ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80108f0:	682f      	ldr	r7, [r5, #0]
 80108f2:	602b      	str	r3, [r5, #0]
 80108f4:	d033      	beq.n	801095e <__sflush_r+0x9a>
 80108f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80108f8:	89a3      	ldrh	r3, [r4, #12]
 80108fa:	075a      	lsls	r2, r3, #29
 80108fc:	d505      	bpl.n	801090a <__sflush_r+0x46>
 80108fe:	6863      	ldr	r3, [r4, #4]
 8010900:	1ac0      	subs	r0, r0, r3
 8010902:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010904:	b10b      	cbz	r3, 801090a <__sflush_r+0x46>
 8010906:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010908:	1ac0      	subs	r0, r0, r3
 801090a:	2300      	movs	r3, #0
 801090c:	4602      	mov	r2, r0
 801090e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010910:	6a21      	ldr	r1, [r4, #32]
 8010912:	4628      	mov	r0, r5
 8010914:	47b0      	blx	r6
 8010916:	1c43      	adds	r3, r0, #1
 8010918:	89a3      	ldrh	r3, [r4, #12]
 801091a:	d106      	bne.n	801092a <__sflush_r+0x66>
 801091c:	6829      	ldr	r1, [r5, #0]
 801091e:	291d      	cmp	r1, #29
 8010920:	d84b      	bhi.n	80109ba <__sflush_r+0xf6>
 8010922:	4a2b      	ldr	r2, [pc, #172]	; (80109d0 <__sflush_r+0x10c>)
 8010924:	40ca      	lsrs	r2, r1
 8010926:	07d6      	lsls	r6, r2, #31
 8010928:	d547      	bpl.n	80109ba <__sflush_r+0xf6>
 801092a:	2200      	movs	r2, #0
 801092c:	6062      	str	r2, [r4, #4]
 801092e:	04d9      	lsls	r1, r3, #19
 8010930:	6922      	ldr	r2, [r4, #16]
 8010932:	6022      	str	r2, [r4, #0]
 8010934:	d504      	bpl.n	8010940 <__sflush_r+0x7c>
 8010936:	1c42      	adds	r2, r0, #1
 8010938:	d101      	bne.n	801093e <__sflush_r+0x7a>
 801093a:	682b      	ldr	r3, [r5, #0]
 801093c:	b903      	cbnz	r3, 8010940 <__sflush_r+0x7c>
 801093e:	6560      	str	r0, [r4, #84]	; 0x54
 8010940:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010942:	602f      	str	r7, [r5, #0]
 8010944:	2900      	cmp	r1, #0
 8010946:	d0ca      	beq.n	80108de <__sflush_r+0x1a>
 8010948:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801094c:	4299      	cmp	r1, r3
 801094e:	d002      	beq.n	8010956 <__sflush_r+0x92>
 8010950:	4628      	mov	r0, r5
 8010952:	f7ff fb45 	bl	800ffe0 <_free_r>
 8010956:	2000      	movs	r0, #0
 8010958:	6360      	str	r0, [r4, #52]	; 0x34
 801095a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801095e:	6a21      	ldr	r1, [r4, #32]
 8010960:	2301      	movs	r3, #1
 8010962:	4628      	mov	r0, r5
 8010964:	47b0      	blx	r6
 8010966:	1c41      	adds	r1, r0, #1
 8010968:	d1c6      	bne.n	80108f8 <__sflush_r+0x34>
 801096a:	682b      	ldr	r3, [r5, #0]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d0c3      	beq.n	80108f8 <__sflush_r+0x34>
 8010970:	2b1d      	cmp	r3, #29
 8010972:	d001      	beq.n	8010978 <__sflush_r+0xb4>
 8010974:	2b16      	cmp	r3, #22
 8010976:	d101      	bne.n	801097c <__sflush_r+0xb8>
 8010978:	602f      	str	r7, [r5, #0]
 801097a:	e7b0      	b.n	80108de <__sflush_r+0x1a>
 801097c:	89a3      	ldrh	r3, [r4, #12]
 801097e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010982:	81a3      	strh	r3, [r4, #12]
 8010984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010988:	690f      	ldr	r7, [r1, #16]
 801098a:	2f00      	cmp	r7, #0
 801098c:	d0a7      	beq.n	80108de <__sflush_r+0x1a>
 801098e:	0793      	lsls	r3, r2, #30
 8010990:	680e      	ldr	r6, [r1, #0]
 8010992:	bf08      	it	eq
 8010994:	694b      	ldreq	r3, [r1, #20]
 8010996:	600f      	str	r7, [r1, #0]
 8010998:	bf18      	it	ne
 801099a:	2300      	movne	r3, #0
 801099c:	eba6 0807 	sub.w	r8, r6, r7
 80109a0:	608b      	str	r3, [r1, #8]
 80109a2:	f1b8 0f00 	cmp.w	r8, #0
 80109a6:	dd9a      	ble.n	80108de <__sflush_r+0x1a>
 80109a8:	4643      	mov	r3, r8
 80109aa:	463a      	mov	r2, r7
 80109ac:	6a21      	ldr	r1, [r4, #32]
 80109ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80109b0:	4628      	mov	r0, r5
 80109b2:	47b0      	blx	r6
 80109b4:	2800      	cmp	r0, #0
 80109b6:	dc07      	bgt.n	80109c8 <__sflush_r+0x104>
 80109b8:	89a3      	ldrh	r3, [r4, #12]
 80109ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109be:	81a3      	strh	r3, [r4, #12]
 80109c0:	f04f 30ff 	mov.w	r0, #4294967295
 80109c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109c8:	4407      	add	r7, r0
 80109ca:	eba8 0800 	sub.w	r8, r8, r0
 80109ce:	e7e8      	b.n	80109a2 <__sflush_r+0xde>
 80109d0:	20400001 	.word	0x20400001

080109d4 <_fflush_r>:
 80109d4:	b538      	push	{r3, r4, r5, lr}
 80109d6:	690b      	ldr	r3, [r1, #16]
 80109d8:	4605      	mov	r5, r0
 80109da:	460c      	mov	r4, r1
 80109dc:	b1db      	cbz	r3, 8010a16 <_fflush_r+0x42>
 80109de:	b118      	cbz	r0, 80109e8 <_fflush_r+0x14>
 80109e0:	6983      	ldr	r3, [r0, #24]
 80109e2:	b90b      	cbnz	r3, 80109e8 <_fflush_r+0x14>
 80109e4:	f7fe ff7e 	bl	800f8e4 <__sinit>
 80109e8:	4b0c      	ldr	r3, [pc, #48]	; (8010a1c <_fflush_r+0x48>)
 80109ea:	429c      	cmp	r4, r3
 80109ec:	d109      	bne.n	8010a02 <_fflush_r+0x2e>
 80109ee:	686c      	ldr	r4, [r5, #4]
 80109f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109f4:	b17b      	cbz	r3, 8010a16 <_fflush_r+0x42>
 80109f6:	4621      	mov	r1, r4
 80109f8:	4628      	mov	r0, r5
 80109fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109fe:	f7ff bf61 	b.w	80108c4 <__sflush_r>
 8010a02:	4b07      	ldr	r3, [pc, #28]	; (8010a20 <_fflush_r+0x4c>)
 8010a04:	429c      	cmp	r4, r3
 8010a06:	d101      	bne.n	8010a0c <_fflush_r+0x38>
 8010a08:	68ac      	ldr	r4, [r5, #8]
 8010a0a:	e7f1      	b.n	80109f0 <_fflush_r+0x1c>
 8010a0c:	4b05      	ldr	r3, [pc, #20]	; (8010a24 <_fflush_r+0x50>)
 8010a0e:	429c      	cmp	r4, r3
 8010a10:	bf08      	it	eq
 8010a12:	68ec      	ldreq	r4, [r5, #12]
 8010a14:	e7ec      	b.n	80109f0 <_fflush_r+0x1c>
 8010a16:	2000      	movs	r0, #0
 8010a18:	bd38      	pop	{r3, r4, r5, pc}
 8010a1a:	bf00      	nop
 8010a1c:	0801277c 	.word	0x0801277c
 8010a20:	0801279c 	.word	0x0801279c
 8010a24:	0801275c 	.word	0x0801275c

08010a28 <_lseek_r>:
 8010a28:	b538      	push	{r3, r4, r5, lr}
 8010a2a:	4c07      	ldr	r4, [pc, #28]	; (8010a48 <_lseek_r+0x20>)
 8010a2c:	4605      	mov	r5, r0
 8010a2e:	4608      	mov	r0, r1
 8010a30:	4611      	mov	r1, r2
 8010a32:	2200      	movs	r2, #0
 8010a34:	6022      	str	r2, [r4, #0]
 8010a36:	461a      	mov	r2, r3
 8010a38:	f000 f924 	bl	8010c84 <_lseek>
 8010a3c:	1c43      	adds	r3, r0, #1
 8010a3e:	d102      	bne.n	8010a46 <_lseek_r+0x1e>
 8010a40:	6823      	ldr	r3, [r4, #0]
 8010a42:	b103      	cbz	r3, 8010a46 <_lseek_r+0x1e>
 8010a44:	602b      	str	r3, [r5, #0]
 8010a46:	bd38      	pop	{r3, r4, r5, pc}
 8010a48:	2000758c 	.word	0x2000758c

08010a4c <__swhatbuf_r>:
 8010a4c:	b570      	push	{r4, r5, r6, lr}
 8010a4e:	460e      	mov	r6, r1
 8010a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a54:	2900      	cmp	r1, #0
 8010a56:	b090      	sub	sp, #64	; 0x40
 8010a58:	4614      	mov	r4, r2
 8010a5a:	461d      	mov	r5, r3
 8010a5c:	da07      	bge.n	8010a6e <__swhatbuf_r+0x22>
 8010a5e:	2300      	movs	r3, #0
 8010a60:	602b      	str	r3, [r5, #0]
 8010a62:	89b3      	ldrh	r3, [r6, #12]
 8010a64:	061a      	lsls	r2, r3, #24
 8010a66:	d410      	bmi.n	8010a8a <__swhatbuf_r+0x3e>
 8010a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a6c:	e00e      	b.n	8010a8c <__swhatbuf_r+0x40>
 8010a6e:	aa01      	add	r2, sp, #4
 8010a70:	f000 f8c4 	bl	8010bfc <_fstat_r>
 8010a74:	2800      	cmp	r0, #0
 8010a76:	dbf2      	blt.n	8010a5e <__swhatbuf_r+0x12>
 8010a78:	9a02      	ldr	r2, [sp, #8]
 8010a7a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010a7e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010a82:	425a      	negs	r2, r3
 8010a84:	415a      	adcs	r2, r3
 8010a86:	602a      	str	r2, [r5, #0]
 8010a88:	e7ee      	b.n	8010a68 <__swhatbuf_r+0x1c>
 8010a8a:	2340      	movs	r3, #64	; 0x40
 8010a8c:	2000      	movs	r0, #0
 8010a8e:	6023      	str	r3, [r4, #0]
 8010a90:	b010      	add	sp, #64	; 0x40
 8010a92:	bd70      	pop	{r4, r5, r6, pc}

08010a94 <__smakebuf_r>:
 8010a94:	898b      	ldrh	r3, [r1, #12]
 8010a96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a98:	079d      	lsls	r5, r3, #30
 8010a9a:	4606      	mov	r6, r0
 8010a9c:	460c      	mov	r4, r1
 8010a9e:	d507      	bpl.n	8010ab0 <__smakebuf_r+0x1c>
 8010aa0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010aa4:	6023      	str	r3, [r4, #0]
 8010aa6:	6123      	str	r3, [r4, #16]
 8010aa8:	2301      	movs	r3, #1
 8010aaa:	6163      	str	r3, [r4, #20]
 8010aac:	b002      	add	sp, #8
 8010aae:	bd70      	pop	{r4, r5, r6, pc}
 8010ab0:	ab01      	add	r3, sp, #4
 8010ab2:	466a      	mov	r2, sp
 8010ab4:	f7ff ffca 	bl	8010a4c <__swhatbuf_r>
 8010ab8:	9900      	ldr	r1, [sp, #0]
 8010aba:	4605      	mov	r5, r0
 8010abc:	4630      	mov	r0, r6
 8010abe:	f7ff fadd 	bl	801007c <_malloc_r>
 8010ac2:	b948      	cbnz	r0, 8010ad8 <__smakebuf_r+0x44>
 8010ac4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ac8:	059a      	lsls	r2, r3, #22
 8010aca:	d4ef      	bmi.n	8010aac <__smakebuf_r+0x18>
 8010acc:	f023 0303 	bic.w	r3, r3, #3
 8010ad0:	f043 0302 	orr.w	r3, r3, #2
 8010ad4:	81a3      	strh	r3, [r4, #12]
 8010ad6:	e7e3      	b.n	8010aa0 <__smakebuf_r+0xc>
 8010ad8:	4b0d      	ldr	r3, [pc, #52]	; (8010b10 <__smakebuf_r+0x7c>)
 8010ada:	62b3      	str	r3, [r6, #40]	; 0x28
 8010adc:	89a3      	ldrh	r3, [r4, #12]
 8010ade:	6020      	str	r0, [r4, #0]
 8010ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ae4:	81a3      	strh	r3, [r4, #12]
 8010ae6:	9b00      	ldr	r3, [sp, #0]
 8010ae8:	6163      	str	r3, [r4, #20]
 8010aea:	9b01      	ldr	r3, [sp, #4]
 8010aec:	6120      	str	r0, [r4, #16]
 8010aee:	b15b      	cbz	r3, 8010b08 <__smakebuf_r+0x74>
 8010af0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010af4:	4630      	mov	r0, r6
 8010af6:	f000 f893 	bl	8010c20 <_isatty_r>
 8010afa:	b128      	cbz	r0, 8010b08 <__smakebuf_r+0x74>
 8010afc:	89a3      	ldrh	r3, [r4, #12]
 8010afe:	f023 0303 	bic.w	r3, r3, #3
 8010b02:	f043 0301 	orr.w	r3, r3, #1
 8010b06:	81a3      	strh	r3, [r4, #12]
 8010b08:	89a3      	ldrh	r3, [r4, #12]
 8010b0a:	431d      	orrs	r5, r3
 8010b0c:	81a5      	strh	r5, [r4, #12]
 8010b0e:	e7cd      	b.n	8010aac <__smakebuf_r+0x18>
 8010b10:	0800f865 	.word	0x0800f865

08010b14 <__ascii_mbtowc>:
 8010b14:	b082      	sub	sp, #8
 8010b16:	b901      	cbnz	r1, 8010b1a <__ascii_mbtowc+0x6>
 8010b18:	a901      	add	r1, sp, #4
 8010b1a:	b142      	cbz	r2, 8010b2e <__ascii_mbtowc+0x1a>
 8010b1c:	b14b      	cbz	r3, 8010b32 <__ascii_mbtowc+0x1e>
 8010b1e:	7813      	ldrb	r3, [r2, #0]
 8010b20:	600b      	str	r3, [r1, #0]
 8010b22:	7812      	ldrb	r2, [r2, #0]
 8010b24:	1c10      	adds	r0, r2, #0
 8010b26:	bf18      	it	ne
 8010b28:	2001      	movne	r0, #1
 8010b2a:	b002      	add	sp, #8
 8010b2c:	4770      	bx	lr
 8010b2e:	4610      	mov	r0, r2
 8010b30:	e7fb      	b.n	8010b2a <__ascii_mbtowc+0x16>
 8010b32:	f06f 0001 	mvn.w	r0, #1
 8010b36:	e7f8      	b.n	8010b2a <__ascii_mbtowc+0x16>

08010b38 <memmove>:
 8010b38:	4288      	cmp	r0, r1
 8010b3a:	b510      	push	{r4, lr}
 8010b3c:	eb01 0302 	add.w	r3, r1, r2
 8010b40:	d803      	bhi.n	8010b4a <memmove+0x12>
 8010b42:	1e42      	subs	r2, r0, #1
 8010b44:	4299      	cmp	r1, r3
 8010b46:	d10c      	bne.n	8010b62 <memmove+0x2a>
 8010b48:	bd10      	pop	{r4, pc}
 8010b4a:	4298      	cmp	r0, r3
 8010b4c:	d2f9      	bcs.n	8010b42 <memmove+0xa>
 8010b4e:	1881      	adds	r1, r0, r2
 8010b50:	1ad2      	subs	r2, r2, r3
 8010b52:	42d3      	cmn	r3, r2
 8010b54:	d100      	bne.n	8010b58 <memmove+0x20>
 8010b56:	bd10      	pop	{r4, pc}
 8010b58:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b5c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010b60:	e7f7      	b.n	8010b52 <memmove+0x1a>
 8010b62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b66:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010b6a:	e7eb      	b.n	8010b44 <memmove+0xc>

08010b6c <__malloc_lock>:
 8010b6c:	4770      	bx	lr

08010b6e <__malloc_unlock>:
 8010b6e:	4770      	bx	lr

08010b70 <_realloc_r>:
 8010b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b72:	4607      	mov	r7, r0
 8010b74:	4614      	mov	r4, r2
 8010b76:	460e      	mov	r6, r1
 8010b78:	b921      	cbnz	r1, 8010b84 <_realloc_r+0x14>
 8010b7a:	4611      	mov	r1, r2
 8010b7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010b80:	f7ff ba7c 	b.w	801007c <_malloc_r>
 8010b84:	b922      	cbnz	r2, 8010b90 <_realloc_r+0x20>
 8010b86:	f7ff fa2b 	bl	800ffe0 <_free_r>
 8010b8a:	4625      	mov	r5, r4
 8010b8c:	4628      	mov	r0, r5
 8010b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b90:	f000 f856 	bl	8010c40 <_malloc_usable_size_r>
 8010b94:	4284      	cmp	r4, r0
 8010b96:	d90f      	bls.n	8010bb8 <_realloc_r+0x48>
 8010b98:	4621      	mov	r1, r4
 8010b9a:	4638      	mov	r0, r7
 8010b9c:	f7ff fa6e 	bl	801007c <_malloc_r>
 8010ba0:	4605      	mov	r5, r0
 8010ba2:	2800      	cmp	r0, #0
 8010ba4:	d0f2      	beq.n	8010b8c <_realloc_r+0x1c>
 8010ba6:	4631      	mov	r1, r6
 8010ba8:	4622      	mov	r2, r4
 8010baa:	f7fd fb44 	bl	800e236 <memcpy>
 8010bae:	4631      	mov	r1, r6
 8010bb0:	4638      	mov	r0, r7
 8010bb2:	f7ff fa15 	bl	800ffe0 <_free_r>
 8010bb6:	e7e9      	b.n	8010b8c <_realloc_r+0x1c>
 8010bb8:	4635      	mov	r5, r6
 8010bba:	e7e7      	b.n	8010b8c <_realloc_r+0x1c>

08010bbc <_read_r>:
 8010bbc:	b538      	push	{r3, r4, r5, lr}
 8010bbe:	4c07      	ldr	r4, [pc, #28]	; (8010bdc <_read_r+0x20>)
 8010bc0:	4605      	mov	r5, r0
 8010bc2:	4608      	mov	r0, r1
 8010bc4:	4611      	mov	r1, r2
 8010bc6:	2200      	movs	r2, #0
 8010bc8:	6022      	str	r2, [r4, #0]
 8010bca:	461a      	mov	r2, r3
 8010bcc:	f000 f862 	bl	8010c94 <_read>
 8010bd0:	1c43      	adds	r3, r0, #1
 8010bd2:	d102      	bne.n	8010bda <_read_r+0x1e>
 8010bd4:	6823      	ldr	r3, [r4, #0]
 8010bd6:	b103      	cbz	r3, 8010bda <_read_r+0x1e>
 8010bd8:	602b      	str	r3, [r5, #0]
 8010bda:	bd38      	pop	{r3, r4, r5, pc}
 8010bdc:	2000758c 	.word	0x2000758c

08010be0 <__ascii_wctomb>:
 8010be0:	b149      	cbz	r1, 8010bf6 <__ascii_wctomb+0x16>
 8010be2:	2aff      	cmp	r2, #255	; 0xff
 8010be4:	bf85      	ittet	hi
 8010be6:	238a      	movhi	r3, #138	; 0x8a
 8010be8:	6003      	strhi	r3, [r0, #0]
 8010bea:	700a      	strbls	r2, [r1, #0]
 8010bec:	f04f 30ff 	movhi.w	r0, #4294967295
 8010bf0:	bf98      	it	ls
 8010bf2:	2001      	movls	r0, #1
 8010bf4:	4770      	bx	lr
 8010bf6:	4608      	mov	r0, r1
 8010bf8:	4770      	bx	lr
	...

08010bfc <_fstat_r>:
 8010bfc:	b538      	push	{r3, r4, r5, lr}
 8010bfe:	4c07      	ldr	r4, [pc, #28]	; (8010c1c <_fstat_r+0x20>)
 8010c00:	2300      	movs	r3, #0
 8010c02:	4605      	mov	r5, r0
 8010c04:	4608      	mov	r0, r1
 8010c06:	4611      	mov	r1, r2
 8010c08:	6023      	str	r3, [r4, #0]
 8010c0a:	f000 f82b 	bl	8010c64 <_fstat>
 8010c0e:	1c43      	adds	r3, r0, #1
 8010c10:	d102      	bne.n	8010c18 <_fstat_r+0x1c>
 8010c12:	6823      	ldr	r3, [r4, #0]
 8010c14:	b103      	cbz	r3, 8010c18 <_fstat_r+0x1c>
 8010c16:	602b      	str	r3, [r5, #0]
 8010c18:	bd38      	pop	{r3, r4, r5, pc}
 8010c1a:	bf00      	nop
 8010c1c:	2000758c 	.word	0x2000758c

08010c20 <_isatty_r>:
 8010c20:	b538      	push	{r3, r4, r5, lr}
 8010c22:	4c06      	ldr	r4, [pc, #24]	; (8010c3c <_isatty_r+0x1c>)
 8010c24:	2300      	movs	r3, #0
 8010c26:	4605      	mov	r5, r0
 8010c28:	4608      	mov	r0, r1
 8010c2a:	6023      	str	r3, [r4, #0]
 8010c2c:	f000 f822 	bl	8010c74 <_isatty>
 8010c30:	1c43      	adds	r3, r0, #1
 8010c32:	d102      	bne.n	8010c3a <_isatty_r+0x1a>
 8010c34:	6823      	ldr	r3, [r4, #0]
 8010c36:	b103      	cbz	r3, 8010c3a <_isatty_r+0x1a>
 8010c38:	602b      	str	r3, [r5, #0]
 8010c3a:	bd38      	pop	{r3, r4, r5, pc}
 8010c3c:	2000758c 	.word	0x2000758c

08010c40 <_malloc_usable_size_r>:
 8010c40:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8010c44:	2800      	cmp	r0, #0
 8010c46:	f1a0 0004 	sub.w	r0, r0, #4
 8010c4a:	bfbc      	itt	lt
 8010c4c:	580b      	ldrlt	r3, [r1, r0]
 8010c4e:	18c0      	addlt	r0, r0, r3
 8010c50:	4770      	bx	lr
	...

08010c54 <_close>:
 8010c54:	4b02      	ldr	r3, [pc, #8]	; (8010c60 <_close+0xc>)
 8010c56:	2258      	movs	r2, #88	; 0x58
 8010c58:	601a      	str	r2, [r3, #0]
 8010c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8010c5e:	4770      	bx	lr
 8010c60:	2000758c 	.word	0x2000758c

08010c64 <_fstat>:
 8010c64:	4b02      	ldr	r3, [pc, #8]	; (8010c70 <_fstat+0xc>)
 8010c66:	2258      	movs	r2, #88	; 0x58
 8010c68:	601a      	str	r2, [r3, #0]
 8010c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8010c6e:	4770      	bx	lr
 8010c70:	2000758c 	.word	0x2000758c

08010c74 <_isatty>:
 8010c74:	4b02      	ldr	r3, [pc, #8]	; (8010c80 <_isatty+0xc>)
 8010c76:	2258      	movs	r2, #88	; 0x58
 8010c78:	601a      	str	r2, [r3, #0]
 8010c7a:	2000      	movs	r0, #0
 8010c7c:	4770      	bx	lr
 8010c7e:	bf00      	nop
 8010c80:	2000758c 	.word	0x2000758c

08010c84 <_lseek>:
 8010c84:	4b02      	ldr	r3, [pc, #8]	; (8010c90 <_lseek+0xc>)
 8010c86:	2258      	movs	r2, #88	; 0x58
 8010c88:	601a      	str	r2, [r3, #0]
 8010c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8010c8e:	4770      	bx	lr
 8010c90:	2000758c 	.word	0x2000758c

08010c94 <_read>:
 8010c94:	4b02      	ldr	r3, [pc, #8]	; (8010ca0 <_read+0xc>)
 8010c96:	2258      	movs	r2, #88	; 0x58
 8010c98:	601a      	str	r2, [r3, #0]
 8010c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8010c9e:	4770      	bx	lr
 8010ca0:	2000758c 	.word	0x2000758c

08010ca4 <_sbrk>:
 8010ca4:	4b04      	ldr	r3, [pc, #16]	; (8010cb8 <_sbrk+0x14>)
 8010ca6:	6819      	ldr	r1, [r3, #0]
 8010ca8:	4602      	mov	r2, r0
 8010caa:	b909      	cbnz	r1, 8010cb0 <_sbrk+0xc>
 8010cac:	4903      	ldr	r1, [pc, #12]	; (8010cbc <_sbrk+0x18>)
 8010cae:	6019      	str	r1, [r3, #0]
 8010cb0:	6818      	ldr	r0, [r3, #0]
 8010cb2:	4402      	add	r2, r0
 8010cb4:	601a      	str	r2, [r3, #0]
 8010cb6:	4770      	bx	lr
 8010cb8:	200005c4 	.word	0x200005c4
 8010cbc:	20007590 	.word	0x20007590

08010cc0 <_init>:
 8010cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cc2:	bf00      	nop
 8010cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cc6:	bc08      	pop	{r3}
 8010cc8:	469e      	mov	lr, r3
 8010cca:	4770      	bx	lr

08010ccc <_fini>:
 8010ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cce:	bf00      	nop
 8010cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010cd2:	bc08      	pop	{r3}
 8010cd4:	469e      	mov	lr, r3
 8010cd6:	4770      	bx	lr
