// Verilog HDL and netlist files of
// "MU0_lib memory_mu0 functional"

// HDL models

// HDL file for MU0_lib, memory_mu0, functional.
/home/p11469sd/Cadence/COMP12111/MU0_lib/memory_mu0/functional/verilog.v



// End HDL models

// Netlisted models

// netlist file - MU0_lib, memory_mu0, functional.
ihnl/cds0/netlist


// End HDL models
