\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___memory_map_type}{ADC\+\_\+\+Memory\+Map\+Type}} \\*ADC declaration structure for its registers }{\pageref{struct_a_d_c___memory_map_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_m___motor_configuration}{DCM\+\_\+\+Motor\+Configuration}} \\*DC Motor configuration structure for motor initialization }{\pageref{struct_d_c_m___motor_configuration}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___config_type}{EXTI\+\_\+\+Config\+Type}} \\*Interrupt configuration structure to initialize the interrupt with }{\pageref{struct_e_x_t_i___config_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type}{EXTI\+\_\+\+Type}} \\*EXTI Configuration structure for interrupt initialization process }{\pageref{struct_e_x_t_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}} \\*GPIO declaration structure for its registers }{\pageref{struct_g_p_i_ox___memory_map_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_a_d_c___config_type}{MADC\+\_\+\+Config\+Type}} }{\pageref{struct_m_a_d_c___config_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_g_p_i_ox___config_type}{MGPIOx\+\_\+\+Config\+Type}} \\*MDIO Configuration structure for a speific PIN initialization }{\pageref{struct_m_g_p_i_ox___config_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_s_y_s_c_f_g___mem_map__t}{MSYSCFG\+\_\+\+Mem\+Map\+\_\+t}} \\*System configuration structure to initialize the SYSCFG module with }{\pageref{struct_m_s_y_s_c_f_g___mem_map__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___memory_map_type}{NVIC\+\_\+\+Memory\+Map\+Type}} \\*NVIC configuration structure for NVIC memory map }{\pageref{struct_n_v_i_c___memory_map_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___memory_map_type}{RCC\+\_\+\+Memory\+Map\+Type}} \\*RCC declaration structure for its registers }{\pageref{struct_r_c_c___memory_map_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___memory_map_type}{SCB\+\_\+\+Memory\+Map\+Type}} \\*System control block memory map structure }{\pageref{struct_s_c_b___memory_map_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___memory_map_type}{SPI\+\_\+\+Memory\+Map\+Type}} }{\pageref{struct_s_p_i___memory_map_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Systick memory map structure declaration for the Systick\textquotesingle{}s registers }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{USART\+\_\+\+Clock\+Init\+Type\+Def}} }{\pageref{struct_u_s_a_r_t___clock_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___init_type}{USART\+\_\+\+Init\+Type}} }{\pageref{struct_u_s_a_r_t___init_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type}{USART\+\_\+\+Memory\+Map\+Type}} }{\pageref{struct_u_s_a_r_t___memory_map_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_user_info__t}{User\+Info\+\_\+t}} }{\pageref{struct_user_info__t}}{}
\end{DoxyCompactList}
