INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ben/project_1/project_1.srcs/sim_1/new/mod_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ben/project_1/project_1.srcs/sim_1/new/mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod
