#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.17763
#Hostname: DESKTOP-AN3SH4R
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Nov 15 14:28:26 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports cam_pclk
Executing : get_ports cam_pclk successfully.
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000}
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000} successfully.
Executing : get_ports pixclk_in
Executing : get_ports pixclk_in successfully.
Executing : create_clock -name pixclk_in [get_ports pixclk_in] -period 6.700 -waveform {0.000 3.350}
Executing : create_clock -name pixclk_in [get_ports pixclk_in] -period 6.700 -waveform {0.000 3.350} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_ip.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins u_ddr3_ip.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_ip.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins u_ddr3_ip.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_ip.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins u_ddr3_ip.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_ip.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins u_ddr3_ip.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_ddr3_ip.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_ip.u_clkbufg_gate/CLKOUT
Executing : get_pins u_ddr3_ip.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_ddr3_ip.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_ddr3_ip.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll_clk.clkout0
Executing : get_nets u_pll_clk.clkout0 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk_10 -source [get_ports sys_clk] [get_nets u_pll_clk.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5
Executing : create_generated_clock -name clk_10 -source [get_ports sys_clk] [get_nets u_pll_clk.clkout0] -master_clock [get_clocks sys_clk] -multiply_by 1 -divide_by 5 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_nets u_pll_clk.clkout2
Executing : get_nets u_pll_clk.clkout2 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name clk_74 -source [get_ports sys_clk] [get_nets u_pll_clk.clkout2] -master_clock [get_clocks sys_clk] -multiply_by 3 -divide_by 2
Executing : create_generated_clock -name clk_74 -source [get_ports sys_clk] [get_nets u_pll_clk.clkout2] -master_clock [get_clocks sys_clk] -multiply_by 3 -divide_by 2 successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold successfully.
Executing : get_clocks pixclk_in
Executing : get_clocks pixclk_in successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks pixclk_in] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks pixclk_in] -setup -hold successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks sys_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_clocks clk_10
Executing : get_clocks clk_10 successfully.
Executing : set_clock_groups -name clk_10 -asynchronous -group [get_clocks clk_10]
Executing : set_clock_groups -name clk_10 -asynchronous -group [get_clocks clk_10] successfully.
Executing : get_clocks clk_74
Executing : get_clocks clk_74 successfully.
Executing : set_clock_groups -name clk_74 -asynchronous -group [get_clocks clk_74]
Executing : set_clock_groups -name clk_74 -asynchronous -group [get_clocks clk_74] successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk]
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk] successfully.
Executing : get_clocks pixclk_in
Executing : get_clocks pixclk_in successfully.
Executing : set_clock_groups -name pixclk_in -asynchronous -group [get_clocks pixclk_in]
Executing : set_clock_groups -name pixclk_in -asynchronous -group [get_clocks pixclk_in] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_clocks eth_rxc
Executing : get_clocks eth_rxc successfully.
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc]
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc] successfully.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 17)] | Port b_out[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 24)] | Port b_out[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 38)] | Port b_out[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 59)] | Port g_out[7] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 66)] | Port g_out[6] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 73)] | Port g_out[5] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 108)] | Port g_out[0] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 115)] | Port r_out[7] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 122)] | Port r_out[6] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 129)] | Port r_out[5] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 164)] | Port r_out[0] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 171)] | Port iic_sda has been placed at location V20, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 199)] | Port iic_scl has been placed at location V19, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 213)] | Port pix_clk has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 494)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 515)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 529)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 784)] | Port eth_tx_ctl has been placed at location B18, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 791)] | Port eth_txd[3] has been placed at location A18, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 798)] | Port eth_txd[2] has been placed at location C18, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 805)] | Port eth_txd[1] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 819)] | Port eth_rst_n has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 835)] | Port cam_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 875)] | Port cam_sda has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 962)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 967)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 972)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 977)] | Port g_in[2] has been placed at location W18, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 982)] | Port g_in[1] has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 1042)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 1058)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 1073)] | Port key[5] has been placed at location H20, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango_projection/ziguang/source/top.fdc(line number: 1078)] | Port key[4] has been placed at location J19, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_ov5640_dri/u_i2c_dr/dri_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : get_pins eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3:CLKOUT0
Executing : get_pins eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth_rxc] [get_pins eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred -source [get_ports eth_rxc] [get_pins eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3:CLKOUT0] -master_clock eth_rxc -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: DRC-2018: [D:/pango_projection/ziguang/source/top.fdc(line number: 1117)] The waveform of clock "clk_74" is {0.000, 6.666, 13.333} in sdc, but according config of instance u_pll_clk/u_pll_e3(GTP_PLL_E3) and reference clock "sys_clk", the waveform of clock "clk_74" should be {0.000, 3.333, 6.667}, please check the constraint.
Start pre-mapping.
I: Removed bmsLT inst N52 that is redundant to N25
I: Removed bmsLT inst N79 that is redundant to N25
I: Removed bmsLT inst N44 that is redundant to N17
I: Removed bmsLT inst N71 that is redundant to N17
I: Constant propagation done on eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on eth_udp_loop_inst/u_sync_fifo_2048x32b/U_ipml_fifo_sync_fifo_2048x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on uu1/u_vsdma_control/N284 (bmsPMUX).
I: Constant propagation done on u_ddr3_ip/u_ddrphy_top/u_dll_freeze_sync/N0 (bmsWIDEINV).
I: Constant propagation done on u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N204 (bmsWIDEINV).
I: Constant propagation done on u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N205 (bmsREDAND).
I: Constant propagation done on u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N232 (bmsREDAND).
I: Constant propagation done on u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N233 (bmsREDAND).
I: Removed bmsREDOR inst N523 that is redundant to N238
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsWIDEDFFCPE inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/top/top.v(line number:241)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  state[1] state[0]
I: to  state_3 state_2 state_1 state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/AXI-interconnecter/AXI_Arbiter_W.v(line number:101)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_axi_Interconnect/u_AXI_Arbiter_W/state[2] u_axi_Interconnect/u_AXI_Arbiter_W/state[1] u_axi_Interconnect/u_AXI_Arbiter_W/state[0]
I: to  u_axi_Interconnect/u_AXI_Arbiter_W/state_3 u_axi_Interconnect/u_AXI_Arbiter_W/state_2 u_axi_Interconnect/u_AXI_Arbiter_W/state_1 u_axi_Interconnect/u_AXI_Arbiter_W/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 100 => 1000
I: Encoding type of FSM 'cur_state_fsm[7:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/ov5640/i2c_dri.v(line number:88)] The user initial state for regs on FSM cur_state_fsm[7:0] is 00000001 and be encoded 00000001.
I: Encoding table of FSM 'cur_state_fsm[7:0]':
I: from  u_ov5640_dri/u_i2c_dr/cur_state[7] u_ov5640_dri/u_i2c_dr/cur_state[6] u_ov5640_dri/u_i2c_dr/cur_state[5] u_ov5640_dri/u_i2c_dr/cur_state[4] u_ov5640_dri/u_i2c_dr/cur_state[3] u_ov5640_dri/u_i2c_dr/cur_state[2] u_ov5640_dri/u_i2c_dr/cur_state[1] u_ov5640_dri/u_i2c_dr/cur_state[0]
I: to  u_ov5640_dri/u_i2c_dr/cur_state_7 u_ov5640_dri/u_i2c_dr/cur_state_6 u_ov5640_dri/u_i2c_dr/cur_state_5 u_ov5640_dri/u_i2c_dr/cur_state_4 u_ov5640_dri/u_i2c_dr/cur_state_3 u_ov5640_dri/u_i2c_dr/cur_state_2 u_ov5640_dri/u_i2c_dr/cur_state_1 u_ov5640_dri/u_i2c_dr/cur_state_0
I: 00000001 => 00000001
I: 00000010 => 00000010
I: 00000100 => 00000100
I: 00001000 => 00001000
I: 00010000 => 00010000
I: 00100000 => 00100000
I: 01000000 => 01000000
I: 10000000 => 10000000
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/eth/udp/udp_rx.v(line number:72)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  eth_udp_loop_inst/u_udp/u_udp_rx/cur_state[6] eth_udp_loop_inst/u_udp/u_udp_rx/cur_state[5] eth_udp_loop_inst/u_udp/u_udp_rx/cur_state[4] eth_udp_loop_inst/u_udp/u_udp_rx/cur_state[3] eth_udp_loop_inst/u_udp/u_udp_rx/cur_state[2] eth_udp_loop_inst/u_udp/u_udp_rx/cur_state[1] eth_udp_loop_inst/u_udp/u_udp_rx/cur_state[0]
I: to  eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_6 eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_5 eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_4 eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_3 eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_2 eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_1 eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/eth/udp/udp_tx.v(line number:138)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  eth_udp_loop_inst/u_udp/u_udp_tx/cur_state[6] eth_udp_loop_inst/u_udp/u_udp_tx/cur_state[5] eth_udp_loop_inst/u_udp/u_udp_tx/cur_state[4] eth_udp_loop_inst/u_udp/u_udp_tx/cur_state[3] eth_udp_loop_inst/u_udp/u_udp_tx/cur_state[2] eth_udp_loop_inst/u_udp/u_udp_tx/cur_state[1] eth_udp_loop_inst/u_udp/u_udp_tx/cur_state[0]
I: to  eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_6 eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_5 eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_4 eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_3 eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_2 eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_1 eth_udp_loop_inst/u_udp/u_udp_tx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'cur_state_fsm[4:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/eth/arp/arp_rx.v(line number:70)] The user initial state for regs on FSM cur_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'cur_state_fsm[4:0]':
I: from  eth_udp_loop_inst/u_arp/u_arp_rx/cur_state[4] eth_udp_loop_inst/u_arp/u_arp_rx/cur_state[3] eth_udp_loop_inst/u_arp/u_arp_rx/cur_state[2] eth_udp_loop_inst/u_arp/u_arp_rx/cur_state[1] eth_udp_loop_inst/u_arp/u_arp_rx/cur_state[0]
I: to  eth_udp_loop_inst/u_arp/u_arp_rx/cur_state_4 eth_udp_loop_inst/u_arp/u_arp_rx/cur_state_3 eth_udp_loop_inst/u_arp/u_arp_rx/cur_state_2 eth_udp_loop_inst/u_arp/u_arp_rx/cur_state_1 eth_udp_loop_inst/u_arp/u_arp_rx/cur_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'cur_state_fsm[4:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/eth/arp/arp_tx.v(line number:99)] The user initial state for regs on FSM cur_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'cur_state_fsm[4:0]':
I: from  eth_udp_loop_inst/u_arp/u_arp_tx/cur_state[4] eth_udp_loop_inst/u_arp/u_arp_tx/cur_state[3] eth_udp_loop_inst/u_arp/u_arp_tx/cur_state[2] eth_udp_loop_inst/u_arp/u_arp_tx/cur_state[1] eth_udp_loop_inst/u_arp/u_arp_tx/cur_state[0]
I: to  eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_4 eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_3 eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_2 eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_1 eth_udp_loop_inst/u_arp/u_arp_tx/cur_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/xiaodou.v(line number:44)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u1/state[3] u1/state[2] u1/state[1] u1/state[0]
I: to  u1/state_3 u1/state_2 u1/state_1 u1/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/xiaodou.v(line number:44)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u2/state[3] u2/state[2] u2/state[1] u2/state[0]
I: to  u2/state_3 u2/state_2 u2/state_1 u2/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/xiaodou.v(line number:44)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u3/state[3] u3/state[2] u3/state[1] u3/state[0]
I: to  u3/state_3 u3/state_2 u3/state_1 u3/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/xiaodou.v(line number:44)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u4/state[3] u4/state[2] u4/state[1] u4/state[0]
I: to  u4/state_3 u4/state_2 u4/state_1 u4/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/xiaodou.v(line number:44)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u5/state[3] u5/state[2] u5/state[1] u5/state[0]
I: to  u5/state_3 u5/state_2 u5/state_1 u5/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/xiaodou.v(line number:44)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u6/state[3] u6/state[2] u6/state[1] u6/state[0]
I: to  u6/state_3 u6/state_2 u6/state_1 u6/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/xiaodou.v(line number:44)] The user initial state for regs on FSM state_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u7/state[3] u7/state[2] u7/state[1] u7/state[0]
I: to  u7/state_3 u7/state_2 u7/state_1 u7/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'VSDMA_READ_ENABLE.R_MS_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/video_stream_dma/vsdma_control.v(line number:314)] The user initial state for regs on FSM VSDMA_READ_ENABLE.R_MS_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'VSDMA_READ_ENABLE.R_MS_fsm[1:0]':
I: from  uu1/u_vsdma_control/VSDMA_READ_ENABLE.R_MS[1] uu1/u_vsdma_control/VSDMA_READ_ENABLE.R_MS[0]
I: to  uu1/u_vsdma_control/VSDMA_READ_ENABLE.R_MS_3 uu1/u_vsdma_control/VSDMA_READ_ENABLE.R_MS_2 uu1/u_vsdma_control/VSDMA_READ_ENABLE.R_MS_1 uu1/u_vsdma_control/VSDMA_READ_ENABLE.R_MS_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/video_stream_dma/vsdma_control.v(line number:171)] The user initial state for regs on FSM VSDMA_WRITE_ENABLE.W_MS_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]':
I: from  uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[1] uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[0]
I: to  uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_3 uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_2 uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_1 uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'init_state_fsm[4:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number:437)] The user initial state for regs on FSM init_state_fsm[4:0] is 00000 and be encoded 0000000001.
I: Encoding table of FSM 'init_state_fsm[4:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
I: 00000 => 0000000001
I: 00001 => 0000000010
I: 00010 => 0000000100
I: 00011 => 0000001000
I: 00100 => 0000010000
I: 00101 => 0000100000
I: 00110 => 0001000000
I: 00111 => 0010000000
I: 01000 => 0100000000
I: 01001 => 1000000000
I: Encoding type of FSM 'main_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number:156)] The user initial state for regs on FSM main_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'main_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wrlvl_state_fsm[4:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number:225)] The user initial state for regs on FSM wrlvl_state_fsm[4:0] is 00000 and be encoded 00000001.
I: Encoding table of FSM 'wrlvl_state_fsm[4:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
I: 00000 => 00000001
I: 00001 => 00000010
I: 00010 => 00000100
I: 00011 => 00001000
I: 00100 => 00010000
I: 00101 => 00100000
I: 00110 => 01000000
I: 01011 => 10000000
I: Encoding type of FSM 'rdcal_state_fsm[4:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number:620)] The user initial state for regs on FSM rdcal_state_fsm[4:0] is 00000 and be encoded 00000000000000000001.
I: Encoding table of FSM 'rdcal_state_fsm[4:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Removed bmsREDAND inst rdcal_state_fsm[4:0]_11 that is redundant to N465
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number:510)] The user initial state for regs on FSM upcal_state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number:133)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number:267)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_0
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:953)] The user initial state for regs on FSM cstate_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:820)] The user initial state for regs on FSM mode_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[1:0] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[3:2] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
I: 00 => 01
I: 11 => 10
W: Public-4008: Instance 'dcp2dfi_odt_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dcp2dfi_odt_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number:382)] The user initial state for regs on FSM state_fsm[9:0] is 0000000001 and be encoded 0000000001.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[0]
I: to  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_9 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_8 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_7 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_6 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_5 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_4 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_3 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_2 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_1 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_0
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number:383)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
I: to  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_6 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_5 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_4 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_3 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_2 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_1 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/ipcore/ddr3_ip/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number:272)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/MS72xx/iic_dri.v(line number:398)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_ms72xx_ctl/iic_dri_rx/state[2] u_ms72xx_ctl/iic_dri_rx/state[1] u_ms72xx_ctl/iic_dri_rx/state[0]
I: to  u_ms72xx_ctl/iic_dri_rx/state_6 u_ms72xx_ctl/iic_dri_rx/state_5 u_ms72xx_ctl/iic_dri_rx/state_4 u_ms72xx_ctl/iic_dri_rx/state_3 u_ms72xx_ctl/iic_dri_rx/state_2 u_ms72xx_ctl/iic_dri_rx/state_1 u_ms72xx_ctl/iic_dri_rx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/MS72xx/iic_dri.v(line number:398)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_ms72xx_ctl/iic_dri_tx/state[2] u_ms72xx_ctl/iic_dri_tx/state[1] u_ms72xx_ctl/iic_dri_tx/state[0]
I: to  u_ms72xx_ctl/iic_dri_tx/state_6 u_ms72xx_ctl/iic_dri_tx/state_5 u_ms72xx_ctl/iic_dri_tx/state_4 u_ms72xx_ctl/iic_dri_tx/state_3 u_ms72xx_ctl/iic_dri_tx/state_2 u_ms72xx_ctl/iic_dri_tx/state_1 u_ms72xx_ctl/iic_dri_tx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/MS72xx/ms7200_ctl.v(line number:411)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 00001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_ms72xx_ctl/ms7200_ctl/state[6] u_ms72xx_ctl/ms7200_ctl/state[5] u_ms72xx_ctl/ms7200_ctl/state[4] u_ms72xx_ctl/ms7200_ctl/state[3] u_ms72xx_ctl/ms7200_ctl/state[2] u_ms72xx_ctl/ms7200_ctl/state[1] u_ms72xx_ctl/ms7200_ctl/state[0]
I: to  u_ms72xx_ctl/ms7200_ctl/state_4 u_ms72xx_ctl/ms7200_ctl/state_3 u_ms72xx_ctl/ms7200_ctl/state_2 u_ms72xx_ctl/ms7200_ctl/state_1 u_ms72xx_ctl/ms7200_ctl/state_0
I: 0000001 => 00001
I: 0000010 => 00010
I: 0000100 => 00100
I: 0010000 => 01000
I: 0100000 => 10000
I: Encoding type of FSM 'state_fsm[5:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/MS72xx/ms7210_ctl.v(line number:118)] The user initial state for regs on FSM state_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'state_fsm[5:0]':
I: from  u_ms72xx_ctl/ms7210_ctl/state[5] u_ms72xx_ctl/ms7210_ctl/state[4] u_ms72xx_ctl/ms7210_ctl/state[3] u_ms72xx_ctl/ms7210_ctl/state[2] u_ms72xx_ctl/ms7210_ctl/state[1] u_ms72xx_ctl/ms7210_ctl/state[0]
I: to  u_ms72xx_ctl/ms7210_ctl/state_5 u_ms72xx_ctl/ms7210_ctl/state_4 u_ms72xx_ctl/ms7210_ctl/state_3 u_ms72xx_ctl/ms7210_ctl/state_2 u_ms72xx_ctl/ms7210_ctl/state_1 u_ms72xx_ctl/ms7210_ctl/state_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/video_stream_dma/vsdma_control.v(line number:171)] The user initial state for regs on FSM VSDMA_WRITE_ENABLE.W_MS_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]':
I: from  uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[1] uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[0]
I: to  uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_3 uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_2 uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_1 uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/video_stream_dma/vsdma_control.v(line number:171)] The user initial state for regs on FSM VSDMA_WRITE_ENABLE.W_MS_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]':
I: from  uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[1] uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[0]
I: to  uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_3 uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_2 uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_1 uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]' is: onehot.
I: [D:/pango_projection/ziguang/source/video_stream_dma/vsdma_control.v(line number:171)] The user initial state for regs on FSM VSDMA_WRITE_ENABLE.W_MS_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'VSDMA_WRITE_ENABLE.W_MS_fsm[1:0]':
I: from  uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[1] uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS[0]
I: to  uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_3 uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_2 uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_1 uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.W_MS_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
W: Public-4008: Instance 'delay_cnt[23:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
