|position_velocity_interface_unit
clk => GP_CAM2_LATCH_ENBL.CLK
clk => LS_CAM_LATCH_DATA_INPUT[0].CLK
clk => LS_CAM_LATCH_DATA_INPUT[1].CLK
clk => LS_CAM_LATCH_DATA_INPUT[2].CLK
clk => LS_CAM_LATCH_DATA_INPUT[3].CLK
clk => LS_CAM_LATCH_DATA_INPUT[4].CLK
clk => LS_CAM_LATCH_DATA_INPUT[5].CLK
clk => PB_COMPARE[13].CLK
clk => PB_COMPARE[12].CLK
clk => PB_COMPARE[11].CLK
clk => PB_COMPARE[10].CLK
clk => PB_COMPARE[9].CLK
clk => PB_COMPARE[8].CLK
clk => PB_COMPARE[7].CLK
clk => PB_COMPARE[6].CLK
clk => PB_COMPARE[5].CLK
clk => PB_COMPARE[4].CLK
clk => PB_COMPARE[3].CLK
clk => PB_COMPARE[2].CLK
clk => BOUNCEBACK_COMPARE[13].CLK
clk => BOUNCEBACK_COMPARE[12].CLK
clk => BOUNCEBACK_COMPARE[11].CLK
clk => BOUNCEBACK_COMPARE[10].CLK
clk => BOUNCEBACK_COMPARE[9].CLK
clk => BOUNCEBACK_COMPARE[8].CLK
clk => BOUNCEBACK_COMPARE[7].CLK
clk => BOUNCEBACK_COMPARE[6].CLK
clk => BOUNCEBACK_COMPARE[5].CLK
clk => BOUNCEBACK_COMPARE[4].CLK
clk => BOUNCEBACK_COMPARE[3].CLK
clk => BOUNCEBACK_COMPARE[2].CLK
clk => BOUNCEBACK_COMPARE[1].CLK
clk => BOUNCEBACK_COMPARE[0].CLK
clk => pb_int~reg0.CLK
clk => bounceback_int~reg0.CLK
clk => POSITION_COUNT[23].CLK
clk => POSITION_COUNT[22].CLK
clk => POSITION_COUNT[21].CLK
clk => POSITION_COUNT[20].CLK
clk => POSITION_COUNT[19].CLK
clk => POSITION_COUNT[18].CLK
clk => POSITION_COUNT[17].CLK
clk => POSITION_COUNT[16].CLK
clk => POSITION_COUNT[15].CLK
clk => POSITION_COUNT[14].CLK
clk => POSITION_COUNT[13].CLK
clk => POSITION_COUNT[12].CLK
clk => POSITION_COUNT[11].CLK
clk => POSITION_COUNT[10].CLK
clk => POSITION_COUNT[9].CLK
clk => POSITION_COUNT[8].CLK
clk => POSITION_COUNT[7].CLK
clk => POSITION_COUNT[6].CLK
clk => POSITION_COUNT[5].CLK
clk => POSITION_COUNT[4].CLK
clk => POSITION_COUNT[3].CLK
clk => POSITION_COUNT[2].CLK
clk => POSITION_COUNT[1].CLK
clk => POSITION_COUNT[0].CLK
clk => DIRECTION.CLK
clk => data_output[31]~reg0.CLK
clk => data_output[30]~reg0.CLK
clk => data_output[29]~reg0.CLK
clk => data_output[28]~reg0.CLK
clk => data_output[27]~reg0.CLK
clk => data_output[26]~reg0.CLK
clk => data_output[25]~reg0.CLK
clk => data_output[24]~reg0.CLK
clk => data_output[23]~reg0.CLK
clk => data_output[22]~reg0.CLK
clk => data_output[21]~reg0.CLK
clk => data_output[20]~reg0.CLK
clk => data_output[19]~reg0.CLK
clk => data_output[18]~reg0.CLK
clk => data_output[17]~reg0.CLK
clk => data_output[16]~reg0.CLK
clk => data_output[15]~reg0.CLK
clk => data_output[14]~reg0.CLK
clk => data_output[13]~reg0.CLK
clk => data_output[12]~reg0.CLK
clk => data_output[11]~reg0.CLK
clk => data_output[10]~reg0.CLK
clk => data_output[9]~reg0.CLK
clk => data_output[8]~reg0.CLK
clk => data_output[7]~reg0.CLK
clk => data_output[6]~reg0.CLK
clk => data_output[5]~reg0.CLK
clk => data_output[4]~reg0.CLK
clk => data_output[3]~reg0.CLK
clk => data_output[2]~reg0.CLK
clk => data_output[1]~reg0.CLK
clk => data_output[0]~reg0.CLK
clk => POSITION_PRELOAD[23].CLK
clk => POSITION_PRELOAD[22].CLK
clk => POSITION_PRELOAD[21].CLK
clk => POSITION_PRELOAD[20].CLK
clk => POSITION_PRELOAD[19].CLK
clk => POSITION_PRELOAD[18].CLK
clk => POSITION_PRELOAD[17].CLK
clk => POSITION_PRELOAD[16].CLK
clk => POSITION_PRELOAD[15].CLK
clk => POSITION_PRELOAD[14].CLK
clk => POSITION_PRELOAD[13].CLK
clk => POSITION_PRELOAD[12].CLK
clk => POSITION_PRELOAD[11].CLK
clk => POSITION_PRELOAD[10].CLK
clk => POSITION_PRELOAD[9].CLK
clk => POSITION_PRELOAD[8].CLK
clk => POSITION_PRELOAD[7].CLK
clk => POSITION_PRELOAD[6].CLK
clk => POSITION_PRELOAD[5].CLK
clk => POSITION_PRELOAD[4].CLK
clk => POSITION_PRELOAD[3].CLK
clk => POSITION_PRELOAD[2].CLK
clk => POSITION_PRELOAD[1].CLK
clk => POSITION_PRELOAD[0].CLK
clk => VEL_CLK_DIVISOR[3].CLK
clk => VEL_CLK_DIVISOR[2].CLK
clk => VEL_CLK_DIVISOR[1].CLK
clk => VEL_CLK_DIVISOR[0].CLK
clk => CNT[3].CLK
clk => CNT[2].CLK
clk => CNT[1].CLK
clk => CNT[0].CLK
clk => VELOCITY_COUNT[31].CLK
clk => VELOCITY_COUNT[30].CLK
clk => VELOCITY_COUNT[29].CLK
clk => VELOCITY_COUNT[28].CLK
clk => VELOCITY_COUNT[27].CLK
clk => VELOCITY_COUNT[26].CLK
clk => VELOCITY_COUNT[25].CLK
clk => VELOCITY_COUNT[24].CLK
clk => VELOCITY_COUNT[23].CLK
clk => VELOCITY_COUNT[22].CLK
clk => VELOCITY_COUNT[21].CLK
clk => VELOCITY_COUNT[20].CLK
clk => VELOCITY_COUNT[19].CLK
clk => VELOCITY_COUNT[18].CLK
clk => VELOCITY_COUNT[17].CLK
clk => VELOCITY_COUNT[16].CLK
clk => VELOCITY_COUNT[15].CLK
clk => VELOCITY_COUNT[14].CLK
clk => VELOCITY_COUNT[13].CLK
clk => VELOCITY_COUNT[12].CLK
clk => VELOCITY_COUNT[11].CLK
clk => VELOCITY_COUNT[10].CLK
clk => VELOCITY_COUNT[9].CLK
clk => VELOCITY_COUNT[8].CLK
clk => VELOCITY_COUNT[7].CLK
clk => VELOCITY_COUNT[6].CLK
clk => VELOCITY_COUNT[5].CLK
clk => VELOCITY_COUNT[4].CLK
clk => VELOCITY_COUNT[3].CLK
clk => VELOCITY_COUNT[2].CLK
clk => VELOCITY_COUNT[1].CLK
clk => VELOCITY_COUNT[0].CLK
clk => ENABLE_WAS_LOW.CLK
clk => LATCHED_V_COUNT_Q1[31].CLK
clk => LATCHED_V_COUNT_Q1[30].CLK
clk => LATCHED_V_COUNT_Q1[29].CLK
clk => LATCHED_V_COUNT_Q1[28].CLK
clk => LATCHED_V_COUNT_Q1[27].CLK
clk => LATCHED_V_COUNT_Q1[26].CLK
clk => LATCHED_V_COUNT_Q1[25].CLK
clk => LATCHED_V_COUNT_Q1[24].CLK
clk => LATCHED_V_COUNT_Q1[23].CLK
clk => LATCHED_V_COUNT_Q1[22].CLK
clk => LATCHED_V_COUNT_Q1[21].CLK
clk => LATCHED_V_COUNT_Q1[20].CLK
clk => LATCHED_V_COUNT_Q1[19].CLK
clk => LATCHED_V_COUNT_Q1[18].CLK
clk => LATCHED_V_COUNT_Q1[17].CLK
clk => LATCHED_V_COUNT_Q1[16].CLK
clk => LATCHED_V_COUNT_Q1[15].CLK
clk => LATCHED_V_COUNT_Q1[14].CLK
clk => LATCHED_V_COUNT_Q1[13].CLK
clk => LATCHED_V_COUNT_Q1[12].CLK
clk => LATCHED_V_COUNT_Q1[11].CLK
clk => LATCHED_V_COUNT_Q1[10].CLK
clk => LATCHED_V_COUNT_Q1[9].CLK
clk => LATCHED_V_COUNT_Q1[8].CLK
clk => LATCHED_V_COUNT_Q1[7].CLK
clk => LATCHED_V_COUNT_Q1[6].CLK
clk => LATCHED_V_COUNT_Q1[5].CLK
clk => LATCHED_V_COUNT_Q1[4].CLK
clk => LATCHED_V_COUNT_Q1[3].CLK
clk => LATCHED_V_COUNT_Q1[2].CLK
clk => LATCHED_V_COUNT_Q1[1].CLK
clk => LATCHED_V_COUNT_Q1[0].CLK
clk => LATCHED_V_COUNT_Q2[31].CLK
clk => LATCHED_V_COUNT_Q2[30].CLK
clk => LATCHED_V_COUNT_Q2[29].CLK
clk => LATCHED_V_COUNT_Q2[28].CLK
clk => LATCHED_V_COUNT_Q2[27].CLK
clk => LATCHED_V_COUNT_Q2[26].CLK
clk => LATCHED_V_COUNT_Q2[25].CLK
clk => LATCHED_V_COUNT_Q2[24].CLK
clk => LATCHED_V_COUNT_Q2[23].CLK
clk => LATCHED_V_COUNT_Q2[22].CLK
clk => LATCHED_V_COUNT_Q2[21].CLK
clk => LATCHED_V_COUNT_Q2[20].CLK
clk => LATCHED_V_COUNT_Q2[19].CLK
clk => LATCHED_V_COUNT_Q2[18].CLK
clk => LATCHED_V_COUNT_Q2[17].CLK
clk => LATCHED_V_COUNT_Q2[16].CLK
clk => LATCHED_V_COUNT_Q2[15].CLK
clk => LATCHED_V_COUNT_Q2[14].CLK
clk => LATCHED_V_COUNT_Q2[13].CLK
clk => LATCHED_V_COUNT_Q2[12].CLK
clk => LATCHED_V_COUNT_Q2[11].CLK
clk => LATCHED_V_COUNT_Q2[10].CLK
clk => LATCHED_V_COUNT_Q2[9].CLK
clk => LATCHED_V_COUNT_Q2[8].CLK
clk => LATCHED_V_COUNT_Q2[7].CLK
clk => LATCHED_V_COUNT_Q2[6].CLK
clk => LATCHED_V_COUNT_Q2[5].CLK
clk => LATCHED_V_COUNT_Q2[4].CLK
clk => LATCHED_V_COUNT_Q2[3].CLK
clk => LATCHED_V_COUNT_Q2[2].CLK
clk => LATCHED_V_COUNT_Q2[1].CLK
clk => LATCHED_V_COUNT_Q2[0].CLK
clk => LATCHED_V_COUNT_Q3[31].CLK
clk => LATCHED_V_COUNT_Q3[30].CLK
clk => LATCHED_V_COUNT_Q3[29].CLK
clk => LATCHED_V_COUNT_Q3[28].CLK
clk => LATCHED_V_COUNT_Q3[27].CLK
clk => LATCHED_V_COUNT_Q3[26].CLK
clk => LATCHED_V_COUNT_Q3[25].CLK
clk => LATCHED_V_COUNT_Q3[24].CLK
clk => LATCHED_V_COUNT_Q3[23].CLK
clk => LATCHED_V_COUNT_Q3[22].CLK
clk => LATCHED_V_COUNT_Q3[21].CLK
clk => LATCHED_V_COUNT_Q3[20].CLK
clk => LATCHED_V_COUNT_Q3[19].CLK
clk => LATCHED_V_COUNT_Q3[18].CLK
clk => LATCHED_V_COUNT_Q3[17].CLK
clk => LATCHED_V_COUNT_Q3[16].CLK
clk => LATCHED_V_COUNT_Q3[15].CLK
clk => LATCHED_V_COUNT_Q3[14].CLK
clk => LATCHED_V_COUNT_Q3[13].CLK
clk => LATCHED_V_COUNT_Q3[12].CLK
clk => LATCHED_V_COUNT_Q3[11].CLK
clk => LATCHED_V_COUNT_Q3[10].CLK
clk => LATCHED_V_COUNT_Q3[9].CLK
clk => LATCHED_V_COUNT_Q3[8].CLK
clk => LATCHED_V_COUNT_Q3[7].CLK
clk => LATCHED_V_COUNT_Q3[6].CLK
clk => LATCHED_V_COUNT_Q3[5].CLK
clk => LATCHED_V_COUNT_Q3[4].CLK
clk => LATCHED_V_COUNT_Q3[3].CLK
clk => LATCHED_V_COUNT_Q3[2].CLK
clk => LATCHED_V_COUNT_Q3[1].CLK
clk => LATCHED_V_COUNT_Q3[0].CLK
clk => LATCHED_V_COUNT_Q4[31].CLK
clk => LATCHED_V_COUNT_Q4[30].CLK
clk => LATCHED_V_COUNT_Q4[29].CLK
clk => LATCHED_V_COUNT_Q4[28].CLK
clk => LATCHED_V_COUNT_Q4[27].CLK
clk => LATCHED_V_COUNT_Q4[26].CLK
clk => LATCHED_V_COUNT_Q4[25].CLK
clk => LATCHED_V_COUNT_Q4[24].CLK
clk => LATCHED_V_COUNT_Q4[23].CLK
clk => LATCHED_V_COUNT_Q4[22].CLK
clk => LATCHED_V_COUNT_Q4[21].CLK
clk => LATCHED_V_COUNT_Q4[20].CLK
clk => LATCHED_V_COUNT_Q4[19].CLK
clk => LATCHED_V_COUNT_Q4[18].CLK
clk => LATCHED_V_COUNT_Q4[17].CLK
clk => LATCHED_V_COUNT_Q4[16].CLK
clk => LATCHED_V_COUNT_Q4[15].CLK
clk => LATCHED_V_COUNT_Q4[14].CLK
clk => LATCHED_V_COUNT_Q4[13].CLK
clk => LATCHED_V_COUNT_Q4[12].CLK
clk => LATCHED_V_COUNT_Q4[11].CLK
clk => LATCHED_V_COUNT_Q4[10].CLK
clk => LATCHED_V_COUNT_Q4[9].CLK
clk => LATCHED_V_COUNT_Q4[8].CLK
clk => LATCHED_V_COUNT_Q4[7].CLK
clk => LATCHED_V_COUNT_Q4[6].CLK
clk => LATCHED_V_COUNT_Q4[5].CLK
clk => LATCHED_V_COUNT_Q4[4].CLK
clk => LATCHED_V_COUNT_Q4[3].CLK
clk => LATCHED_V_COUNT_Q4[2].CLK
clk => LATCHED_V_COUNT_Q4[1].CLK
clk => LATCHED_V_COUNT_Q4[0].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[31].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[30].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[29].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[28].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[27].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[26].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[25].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[24].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[23].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[22].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[21].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[20].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[19].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[18].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[17].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[16].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[15].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[14].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[13].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[12].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[11].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[10].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[9].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[8].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[7].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[6].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[5].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[4].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[3].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[2].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[1].CLK
clk => PREVIOUS_LATCHED_V_COUNT_Q1[0].CLK
clk => PREV_Q1.CLK
clk => Q1_HAS_CHANGED.CLK
clk => Q2_HAS_CHANGED.CLK
clk => Q3_HAS_CHANGED.CLK
clk => Q4_HAS_CHANGED.CLK
clk => LAST_SP_WAS_Q1.CLK
clk => PREV_Q2.CLK
clk => PREV_Q3.CLK
clk => PREV_Q4.CLK
clk => VELOCITY[31].CLK
clk => VELOCITY[30].CLK
clk => VELOCITY[29].CLK
clk => VELOCITY[28].CLK
clk => VELOCITY[27].CLK
clk => VELOCITY[26].CLK
clk => VELOCITY[25].CLK
clk => VELOCITY[24].CLK
clk => VELOCITY[23].CLK
clk => VELOCITY[22].CLK
clk => VELOCITY[21].CLK
clk => VELOCITY[20].CLK
clk => VELOCITY[19].CLK
clk => VELOCITY[18].CLK
clk => VELOCITY[17].CLK
clk => VELOCITY[16].CLK
clk => VELOCITY[15].CLK
clk => VELOCITY[14].CLK
clk => VELOCITY[13].CLK
clk => VELOCITY[12].CLK
clk => VELOCITY[11].CLK
clk => VELOCITY[10].CLK
clk => VELOCITY[9].CLK
clk => VELOCITY[8].CLK
clk => VELOCITY[7].CLK
clk => VELOCITY[6].CLK
clk => VELOCITY[5].CLK
clk => VELOCITY[4].CLK
clk => VELOCITY[3].CLK
clk => VELOCITY[2].CLK
clk => VELOCITY[1].CLK
clk => VELOCITY[0].CLK
clk => latch_w_enbl:gp_pos_latch_inst2.clock
clk => latch_w_enbl:gp_pos_latch_inst1.clock
clk => latch_w_enbl:ls6_latch.clock
clk => latch_w_enbl:ls5_latch.clock
clk => latch_w_enbl:ls4_latch.clock
clk => latch_w_enbl:ls3_latch.clock
clk => latch_w_enbl:ls2_latch.clock
clk => latch_w_enbl:ls1_latch.clock
clk => gp_pos_cam:gp_pos_cam_inst2.inclock
clk => gp_pos_cam:gp_pos_cam_inst1.inclock
clk => ls_cam:ls_cam_inst.inclock
clk => GP_CAM1_LATCH_ENBL.CLK
rst => LS_CAM_LATCH_DATA_INPUT[1].ACLR
rst => LS_CAM_LATCH_DATA_INPUT[2].ACLR
rst => LS_CAM_LATCH_DATA_INPUT[3].ACLR
rst => LS_CAM_LATCH_DATA_INPUT[4].ACLR
rst => LS_CAM_LATCH_DATA_INPUT[5].ACLR
rst => PB_COMPARE[13].ACLR
rst => PB_COMPARE[12].ACLR
rst => PB_COMPARE[11].ACLR
rst => PB_COMPARE[10].ACLR
rst => PB_COMPARE[9].ACLR
rst => PB_COMPARE[8].ACLR
rst => PB_COMPARE[7].ACLR
rst => PB_COMPARE[6].ACLR
rst => PB_COMPARE[5].ACLR
rst => PB_COMPARE[4].ACLR
rst => PB_COMPARE[3].ACLR
rst => BOUNCEBACK_COMPARE[12].PRESET
rst => BOUNCEBACK_COMPARE[13].ACLR
rst => i~113.IN0
rst => BOUNCEBACK_COMPARE[11].PRESET
rst => BOUNCEBACK_COMPARE[10].PRESET
rst => BOUNCEBACK_COMPARE[9].PRESET
rst => BOUNCEBACK_COMPARE[8].PRESET
rst => BOUNCEBACK_COMPARE[7].PRESET
rst => BOUNCEBACK_COMPARE[6].PRESET
rst => BOUNCEBACK_COMPARE[5].PRESET
rst => BOUNCEBACK_COMPARE[4].PRESET
rst => BOUNCEBACK_COMPARE[3].PRESET
rst => BOUNCEBACK_COMPARE[2].PRESET
rst => BOUNCEBACK_COMPARE[1].PRESET
rst => BOUNCEBACK_COMPARE[0].PRESET
rst => PREV_Q1.PRESET
rst => pb_int~reg0.ACLR
rst => bounceback_int~reg0.ACLR
rst => CNT[3].ACLR
rst => i~117.IN0
rst => CNT[2].ACLR
rst => CNT[1].ACLR
rst => CNT[0].ACLR
rst => VELOCITY_COUNT[31].ACLR
rst => VELOCITY_COUNT[30].ACLR
rst => VELOCITY_COUNT[29].ACLR
rst => VELOCITY_COUNT[28].ACLR
rst => VELOCITY_COUNT[27].ACLR
rst => VELOCITY_COUNT[26].ACLR
rst => VELOCITY_COUNT[25].ACLR
rst => VELOCITY_COUNT[24].ACLR
rst => VELOCITY_COUNT[23].ACLR
rst => VELOCITY_COUNT[22].ACLR
rst => VELOCITY_COUNT[21].ACLR
rst => VELOCITY_COUNT[20].ACLR
rst => VELOCITY_COUNT[19].ACLR
rst => VELOCITY_COUNT[18].ACLR
rst => VELOCITY_COUNT[17].ACLR
rst => VELOCITY_COUNT[16].ACLR
rst => VELOCITY_COUNT[15].ACLR
rst => VELOCITY_COUNT[14].ACLR
rst => VELOCITY_COUNT[13].ACLR
rst => VELOCITY_COUNT[12].ACLR
rst => VELOCITY_COUNT[11].ACLR
rst => VELOCITY_COUNT[10].ACLR
rst => VELOCITY_COUNT[9].ACLR
rst => VELOCITY_COUNT[8].ACLR
rst => VELOCITY_COUNT[7].ACLR
rst => VELOCITY_COUNT[6].ACLR
rst => VELOCITY_COUNT[5].ACLR
rst => VELOCITY_COUNT[4].ACLR
rst => VELOCITY_COUNT[3].ACLR
rst => VELOCITY_COUNT[2].ACLR
rst => VELOCITY_COUNT[1].ACLR
rst => VELOCITY_COUNT[0].ACLR
rst => ENABLE_WAS_LOW.ACLR
rst => LATCHED_V_COUNT_Q1[31].ACLR
rst => LATCHED_V_COUNT_Q1[30].ACLR
rst => LATCHED_V_COUNT_Q1[29].ACLR
rst => LATCHED_V_COUNT_Q1[28].ACLR
rst => LATCHED_V_COUNT_Q1[27].ACLR
rst => LATCHED_V_COUNT_Q1[26].ACLR
rst => LATCHED_V_COUNT_Q1[25].ACLR
rst => LATCHED_V_COUNT_Q1[24].ACLR
rst => LATCHED_V_COUNT_Q1[23].ACLR
rst => LATCHED_V_COUNT_Q1[22].ACLR
rst => LATCHED_V_COUNT_Q1[21].ACLR
rst => LATCHED_V_COUNT_Q1[20].ACLR
rst => LATCHED_V_COUNT_Q1[19].ACLR
rst => LATCHED_V_COUNT_Q1[18].ACLR
rst => LATCHED_V_COUNT_Q1[17].ACLR
rst => LATCHED_V_COUNT_Q1[16].ACLR
rst => LATCHED_V_COUNT_Q1[15].ACLR
rst => LATCHED_V_COUNT_Q1[14].ACLR
rst => LATCHED_V_COUNT_Q1[13].ACLR
rst => LATCHED_V_COUNT_Q1[12].ACLR
rst => LATCHED_V_COUNT_Q1[11].ACLR
rst => LATCHED_V_COUNT_Q1[10].ACLR
rst => LATCHED_V_COUNT_Q1[9].ACLR
rst => LATCHED_V_COUNT_Q1[8].ACLR
rst => LATCHED_V_COUNT_Q1[7].ACLR
rst => LATCHED_V_COUNT_Q1[6].ACLR
rst => LATCHED_V_COUNT_Q1[5].ACLR
rst => LATCHED_V_COUNT_Q1[4].ACLR
rst => LATCHED_V_COUNT_Q1[3].ACLR
rst => LATCHED_V_COUNT_Q1[2].ACLR
rst => LATCHED_V_COUNT_Q1[1].ACLR
rst => LATCHED_V_COUNT_Q1[0].ACLR
rst => LATCHED_V_COUNT_Q2[31].ACLR
rst => LATCHED_V_COUNT_Q2[30].ACLR
rst => LATCHED_V_COUNT_Q2[29].ACLR
rst => LATCHED_V_COUNT_Q2[28].ACLR
rst => LATCHED_V_COUNT_Q2[27].ACLR
rst => LATCHED_V_COUNT_Q2[26].ACLR
rst => LATCHED_V_COUNT_Q2[25].ACLR
rst => LATCHED_V_COUNT_Q2[24].ACLR
rst => LATCHED_V_COUNT_Q2[23].ACLR
rst => LATCHED_V_COUNT_Q2[22].ACLR
rst => LATCHED_V_COUNT_Q2[21].ACLR
rst => LATCHED_V_COUNT_Q2[20].ACLR
rst => LATCHED_V_COUNT_Q2[19].ACLR
rst => LATCHED_V_COUNT_Q2[18].ACLR
rst => LATCHED_V_COUNT_Q2[17].ACLR
rst => LATCHED_V_COUNT_Q2[16].ACLR
rst => LATCHED_V_COUNT_Q2[15].ACLR
rst => LATCHED_V_COUNT_Q2[14].ACLR
rst => LATCHED_V_COUNT_Q2[13].ACLR
rst => LATCHED_V_COUNT_Q2[12].ACLR
rst => LATCHED_V_COUNT_Q2[11].ACLR
rst => LATCHED_V_COUNT_Q2[10].ACLR
rst => LATCHED_V_COUNT_Q2[9].ACLR
rst => LATCHED_V_COUNT_Q2[8].ACLR
rst => LATCHED_V_COUNT_Q2[7].ACLR
rst => LATCHED_V_COUNT_Q2[6].ACLR
rst => LATCHED_V_COUNT_Q2[5].ACLR
rst => LATCHED_V_COUNT_Q2[4].ACLR
rst => LATCHED_V_COUNT_Q2[3].ACLR
rst => LATCHED_V_COUNT_Q2[2].ACLR
rst => LATCHED_V_COUNT_Q2[1].ACLR
rst => LATCHED_V_COUNT_Q2[0].ACLR
rst => LATCHED_V_COUNT_Q3[31].ACLR
rst => LATCHED_V_COUNT_Q3[30].ACLR
rst => LATCHED_V_COUNT_Q3[29].ACLR
rst => LATCHED_V_COUNT_Q3[28].ACLR
rst => LATCHED_V_COUNT_Q3[27].ACLR
rst => LATCHED_V_COUNT_Q3[26].ACLR
rst => LATCHED_V_COUNT_Q3[25].ACLR
rst => LATCHED_V_COUNT_Q3[24].ACLR
rst => LATCHED_V_COUNT_Q3[23].ACLR
rst => LATCHED_V_COUNT_Q3[22].ACLR
rst => LATCHED_V_COUNT_Q3[21].ACLR
rst => LATCHED_V_COUNT_Q3[20].ACLR
rst => LATCHED_V_COUNT_Q3[19].ACLR
rst => LATCHED_V_COUNT_Q3[18].ACLR
rst => LATCHED_V_COUNT_Q3[17].ACLR
rst => LATCHED_V_COUNT_Q3[16].ACLR
rst => LATCHED_V_COUNT_Q3[15].ACLR
rst => LATCHED_V_COUNT_Q3[14].ACLR
rst => LATCHED_V_COUNT_Q3[13].ACLR
rst => LATCHED_V_COUNT_Q3[12].ACLR
rst => LATCHED_V_COUNT_Q3[11].ACLR
rst => LATCHED_V_COUNT_Q3[10].ACLR
rst => LATCHED_V_COUNT_Q3[9].ACLR
rst => LATCHED_V_COUNT_Q3[8].ACLR
rst => LATCHED_V_COUNT_Q3[7].ACLR
rst => LATCHED_V_COUNT_Q3[6].ACLR
rst => LATCHED_V_COUNT_Q3[5].ACLR
rst => LATCHED_V_COUNT_Q3[4].ACLR
rst => LATCHED_V_COUNT_Q3[3].ACLR
rst => LATCHED_V_COUNT_Q3[2].ACLR
rst => LATCHED_V_COUNT_Q3[1].ACLR
rst => LATCHED_V_COUNT_Q3[0].ACLR
rst => LATCHED_V_COUNT_Q4[31].ACLR
rst => LATCHED_V_COUNT_Q4[30].ACLR
rst => LATCHED_V_COUNT_Q4[29].ACLR
rst => LATCHED_V_COUNT_Q4[28].ACLR
rst => LATCHED_V_COUNT_Q4[27].ACLR
rst => LATCHED_V_COUNT_Q4[26].ACLR
rst => LATCHED_V_COUNT_Q4[25].ACLR
rst => LATCHED_V_COUNT_Q4[24].ACLR
rst => LATCHED_V_COUNT_Q4[23].ACLR
rst => LATCHED_V_COUNT_Q4[22].ACLR
rst => LATCHED_V_COUNT_Q4[21].ACLR
rst => LATCHED_V_COUNT_Q4[20].ACLR
rst => LATCHED_V_COUNT_Q4[19].ACLR
rst => LATCHED_V_COUNT_Q4[18].ACLR
rst => LATCHED_V_COUNT_Q4[17].ACLR
rst => LATCHED_V_COUNT_Q4[16].ACLR
rst => LATCHED_V_COUNT_Q4[15].ACLR
rst => LATCHED_V_COUNT_Q4[14].ACLR
rst => LATCHED_V_COUNT_Q4[13].ACLR
rst => LATCHED_V_COUNT_Q4[12].ACLR
rst => LATCHED_V_COUNT_Q4[11].ACLR
rst => LATCHED_V_COUNT_Q4[10].ACLR
rst => LATCHED_V_COUNT_Q4[9].ACLR
rst => LATCHED_V_COUNT_Q4[8].ACLR
rst => LATCHED_V_COUNT_Q4[7].ACLR
rst => LATCHED_V_COUNT_Q4[6].ACLR
rst => LATCHED_V_COUNT_Q4[5].ACLR
rst => LATCHED_V_COUNT_Q4[4].ACLR
rst => LATCHED_V_COUNT_Q4[3].ACLR
rst => LATCHED_V_COUNT_Q4[2].ACLR
rst => LATCHED_V_COUNT_Q4[1].ACLR
rst => LATCHED_V_COUNT_Q4[0].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[31].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[30].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[29].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[28].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[27].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[26].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[25].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[24].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[23].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[22].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[21].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[20].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[19].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[18].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[17].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[16].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[15].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[14].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[13].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[12].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[11].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[10].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[9].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[8].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[7].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[6].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[5].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[4].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[3].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[2].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[1].ACLR
rst => PREVIOUS_LATCHED_V_COUNT_Q1[0].ACLR
rst => Q1_HAS_CHANGED.ACLR
rst => Q2_HAS_CHANGED.ACLR
rst => Q3_HAS_CHANGED.ACLR
rst => Q4_HAS_CHANGED.ACLR
rst => LAST_SP_WAS_Q1.ACLR
rst => i~907.OUTPUTSELECT
rst => i~908.OUTPUTSELECT
rst => i~909.OUTPUTSELECT
rst => i~910.OUTPUTSELECT
rst => i~911.OUTPUTSELECT
rst => i~912.OUTPUTSELECT
rst => i~913.OUTPUTSELECT
rst => i~914.OUTPUTSELECT
rst => i~915.OUTPUTSELECT
rst => i~916.OUTPUTSELECT
rst => i~917.OUTPUTSELECT
rst => i~918.OUTPUTSELECT
rst => i~919.OUTPUTSELECT
rst => i~920.OUTPUTSELECT
rst => i~921.OUTPUTSELECT
rst => i~922.OUTPUTSELECT
rst => i~923.OUTPUTSELECT
rst => i~924.OUTPUTSELECT
rst => i~925.OUTPUTSELECT
rst => i~926.OUTPUTSELECT
rst => i~927.OUTPUTSELECT
rst => i~928.OUTPUTSELECT
rst => i~929.OUTPUTSELECT
rst => i~930.OUTPUTSELECT
rst => i~931.OUTPUTSELECT
rst => i~932.OUTPUTSELECT
rst => i~933.OUTPUTSELECT
rst => i~934.OUTPUTSELECT
rst => i~935.OUTPUTSELECT
rst => i~936.OUTPUTSELECT
rst => i~937.OUTPUTSELECT
rst => i~938.OUTPUTSELECT
rst => i~939.OUTPUTSELECT
rst => i~940.OUTPUTSELECT
rst => i~941.OUTPUTSELECT
rst => latch_w_enbl:ls6_latch.sclr
rst => latch_w_enbl:ls5_latch.sclr
rst => latch_w_enbl:ls4_latch.sclr
rst => latch_w_enbl:ls3_latch.sclr
rst => latch_w_enbl:ls2_latch.sclr
rst => latch_w_enbl:ls1_latch.sclr
rst => PB_COMPARE[2].PRESET
rst => LS_CAM_LATCH_DATA_INPUT[0].ACLR
preload => i~117.IN1
up_dn => i~7.IN0
up_dn => i~8.IN0
up_dn => i~13.IN0
up_dn => i~18.IN0
up_dn => i~23.IN0
up_dn => i~28.IN0
up_dn => i~33.IN0
up_dn => i~119.IN0
up_dn => i~390.DATAB
up_dn => i~422.DATAB
up_dn => i~486.DATAB
up_dn => i~582.DATAB
up_dn => i~118.IN0
x4 => i~168.OUTPUTSELECT
x4 => i~169.OUTPUTSELECT
x4 => i~170.OUTPUTSELECT
x4 => i~171.OUTPUTSELECT
x4 => i~172.OUTPUTSELECT
x4 => i~173.OUTPUTSELECT
x4 => i~174.OUTPUTSELECT
x4 => i~175.OUTPUTSELECT
x4 => i~176.OUTPUTSELECT
x4 => i~177.OUTPUTSELECT
x4 => i~178.OUTPUTSELECT
x4 => i~179.OUTPUTSELECT
x4 => i~180.OUTPUTSELECT
x4 => i~181.OUTPUTSELECT
x4 => i~182.OUTPUTSELECT
x4 => i~183.OUTPUTSELECT
x4 => i~184.OUTPUTSELECT
x4 => i~185.OUTPUTSELECT
x4 => i~186.OUTPUTSELECT
x4 => i~187.OUTPUTSELECT
x4 => i~188.OUTPUTSELECT
x4 => i~189.OUTPUTSELECT
x4 => i~190.OUTPUTSELECT
x4 => i~191.OUTPUTSELECT
x4 => i~192.OUTPUTSELECT
speed_pulse_q1 => i~346.IN0
speed_pulse_q1 => i~347.DATAB
speed_pulse_q1 => i~348.IN0
speed_pulse_q2 => i~349.IN0
speed_pulse_q2 => i~350.DATAB
speed_pulse_q2 => i~351.IN0
speed_pulse_q3 => i~352.IN0
speed_pulse_q3 => i~353.DATAB
speed_pulse_q3 => i~354.IN0
speed_pulse_q4 => i~355.IN0
speed_pulse_q4 => i~356.DATAB
speed_pulse_q4 => i~357.IN0
cs => WR_ENBL.IN0
cs => RD_ENBL.IN0
addr[0] => LessThan_7.IN8
addr[0] => reduce_nor_11.IN1
addr[0] => i~2.IN0
addr[0] => Mux_372.IN3
addr[0] => Mux_373.IN3
addr[0] => Mux_374.IN3
addr[0] => Mux_375.IN3
addr[0] => Mux_376.IN3
addr[0] => Mux_377.IN3
addr[0] => Mux_378.IN3
addr[0] => Mux_379.IN3
addr[0] => Mux_380.IN3
addr[0] => Mux_381.IN3
addr[0] => Mux_382.IN3
addr[0] => Mux_383.IN3
addr[0] => Mux_384.IN3
addr[0] => Mux_385.IN3
addr[0] => Mux_386.IN3
addr[0] => Mux_387.IN3
addr[0] => Mux_388.IN3
addr[0] => Mux_389.IN3
addr[0] => Mux_390.IN3
addr[0] => Mux_391.IN3
addr[0] => Mux_392.IN3
addr[0] => Mux_393.IN3
addr[0] => Mux_394.IN3
addr[0] => Mux_395.IN3
addr[0] => Mux_396.IN3
addr[0] => Mux_397.IN3
addr[0] => Mux_398.IN3
addr[0] => Mux_399.IN3
addr[0] => Mux_400.IN3
addr[0] => Mux_401.IN3
addr[0] => Mux_402.IN3
addr[0] => Mux_403.IN3
addr[0] => Mux_468.IN3
addr[0] => Mux_469.IN3
addr[0] => Mux_470.IN3
addr[0] => Mux_471.IN3
addr[0] => Mux_472.IN3
addr[0] => Mux_473.IN3
addr[0] => Mux_474.IN3
addr[0] => Mux_475.IN3
addr[0] => Mux_476.IN3
addr[0] => Mux_477.IN3
addr[0] => Mux_478.IN3
addr[0] => Mux_479.IN3
addr[0] => Mux_480.IN3
addr[0] => Mux_481.IN3
addr[0] => Mux_482.IN3
addr[0] => Mux_483.IN3
addr[0] => Mux_484.IN3
addr[0] => Mux_485.IN3
addr[0] => Mux_486.IN3
addr[0] => Mux_487.IN3
addr[0] => Mux_488.IN3
addr[0] => Mux_489.IN3
addr[0] => Mux_490.IN3
addr[0] => Mux_491.IN3
addr[0] => Mux_492.IN3
addr[0] => Mux_493.IN3
addr[0] => Mux_494.IN3
addr[0] => Mux_495.IN3
addr[0] => ls_cam:ls_cam_inst.wraddress[0]
addr[1] => LessThan_7.IN7
addr[1] => i~3.IN0
addr[1] => Mux_372.IN2
addr[1] => Mux_373.IN2
addr[1] => Mux_374.IN2
addr[1] => Mux_375.IN2
addr[1] => Mux_376.IN2
addr[1] => Mux_377.IN2
addr[1] => Mux_378.IN2
addr[1] => Mux_379.IN2
addr[1] => Mux_380.IN2
addr[1] => Mux_381.IN2
addr[1] => Mux_382.IN2
addr[1] => Mux_383.IN2
addr[1] => Mux_384.IN2
addr[1] => Mux_385.IN2
addr[1] => Mux_386.IN2
addr[1] => Mux_387.IN2
addr[1] => Mux_388.IN2
addr[1] => Mux_389.IN2
addr[1] => Mux_390.IN2
addr[1] => Mux_391.IN2
addr[1] => Mux_392.IN2
addr[1] => Mux_393.IN2
addr[1] => Mux_394.IN2
addr[1] => Mux_395.IN2
addr[1] => Mux_396.IN2
addr[1] => Mux_397.IN2
addr[1] => Mux_398.IN2
addr[1] => Mux_399.IN2
addr[1] => Mux_400.IN2
addr[1] => Mux_401.IN2
addr[1] => Mux_402.IN2
addr[1] => Mux_403.IN2
addr[1] => Mux_468.IN2
addr[1] => Mux_469.IN2
addr[1] => Mux_470.IN2
addr[1] => Mux_471.IN2
addr[1] => Mux_472.IN2
addr[1] => Mux_473.IN2
addr[1] => Mux_474.IN2
addr[1] => Mux_475.IN2
addr[1] => Mux_476.IN2
addr[1] => Mux_477.IN2
addr[1] => Mux_478.IN2
addr[1] => Mux_479.IN2
addr[1] => Mux_480.IN2
addr[1] => Mux_481.IN2
addr[1] => Mux_482.IN2
addr[1] => Mux_483.IN2
addr[1] => Mux_484.IN2
addr[1] => Mux_485.IN2
addr[1] => Mux_486.IN2
addr[1] => Mux_487.IN2
addr[1] => Mux_488.IN2
addr[1] => Mux_489.IN2
addr[1] => Mux_490.IN2
addr[1] => Mux_491.IN2
addr[1] => Mux_492.IN2
addr[1] => Mux_493.IN2
addr[1] => Mux_494.IN2
addr[1] => Mux_495.IN2
addr[1] => ls_cam:ls_cam_inst.wraddress[1]
addr[2] => LessThan_7.IN6
addr[2] => i~4.IN0
addr[2] => Mux_372.IN1
addr[2] => Mux_373.IN1
addr[2] => Mux_374.IN1
addr[2] => Mux_375.IN1
addr[2] => Mux_376.IN1
addr[2] => Mux_377.IN1
addr[2] => Mux_378.IN1
addr[2] => Mux_379.IN1
addr[2] => Mux_380.IN1
addr[2] => Mux_381.IN1
addr[2] => Mux_382.IN1
addr[2] => Mux_383.IN1
addr[2] => Mux_384.IN1
addr[2] => Mux_385.IN1
addr[2] => Mux_386.IN1
addr[2] => Mux_387.IN1
addr[2] => Mux_388.IN1
addr[2] => Mux_389.IN1
addr[2] => Mux_390.IN1
addr[2] => Mux_391.IN1
addr[2] => Mux_392.IN1
addr[2] => Mux_393.IN1
addr[2] => Mux_394.IN1
addr[2] => Mux_395.IN1
addr[2] => Mux_396.IN1
addr[2] => Mux_397.IN1
addr[2] => Mux_398.IN1
addr[2] => Mux_399.IN1
addr[2] => Mux_400.IN1
addr[2] => Mux_401.IN1
addr[2] => Mux_402.IN1
addr[2] => Mux_403.IN1
addr[2] => Mux_468.IN1
addr[2] => Mux_469.IN1
addr[2] => Mux_470.IN1
addr[2] => Mux_471.IN1
addr[2] => Mux_472.IN1
addr[2] => Mux_473.IN1
addr[2] => Mux_474.IN1
addr[2] => Mux_475.IN1
addr[2] => Mux_476.IN1
addr[2] => Mux_477.IN1
addr[2] => Mux_478.IN1
addr[2] => Mux_479.IN1
addr[2] => Mux_480.IN1
addr[2] => Mux_481.IN1
addr[2] => Mux_482.IN1
addr[2] => Mux_483.IN1
addr[2] => Mux_484.IN1
addr[2] => Mux_485.IN1
addr[2] => Mux_486.IN1
addr[2] => Mux_487.IN1
addr[2] => Mux_488.IN1
addr[2] => Mux_489.IN1
addr[2] => Mux_490.IN1
addr[2] => Mux_491.IN1
addr[2] => Mux_492.IN1
addr[2] => Mux_493.IN1
addr[2] => Mux_494.IN1
addr[2] => Mux_495.IN1
addr[2] => ls_cam:ls_cam_inst.wraddress[2]
addr[3] => LessThan_7.IN5
addr[3] => reduce_nor_11.IN0
addr[3] => reduce_nor_16.IN0
addr[3] => Mux_372.IN0
addr[3] => Mux_373.IN0
addr[3] => Mux_374.IN0
addr[3] => Mux_375.IN0
addr[3] => Mux_376.IN0
addr[3] => Mux_377.IN0
addr[3] => Mux_378.IN0
addr[3] => Mux_379.IN0
addr[3] => Mux_380.IN0
addr[3] => Mux_381.IN0
addr[3] => Mux_382.IN0
addr[3] => Mux_383.IN0
addr[3] => Mux_384.IN0
addr[3] => Mux_385.IN0
addr[3] => Mux_386.IN0
addr[3] => Mux_387.IN0
addr[3] => Mux_388.IN0
addr[3] => Mux_389.IN0
addr[3] => Mux_390.IN0
addr[3] => Mux_391.IN0
addr[3] => Mux_392.IN0
addr[3] => Mux_393.IN0
addr[3] => Mux_394.IN0
addr[3] => Mux_395.IN0
addr[3] => Mux_396.IN0
addr[3] => Mux_397.IN0
addr[3] => Mux_398.IN0
addr[3] => Mux_399.IN0
addr[3] => Mux_400.IN0
addr[3] => Mux_401.IN0
addr[3] => Mux_402.IN0
addr[3] => Mux_403.IN0
addr[3] => Mux_468.IN0
addr[3] => Mux_469.IN0
addr[3] => Mux_470.IN0
addr[3] => Mux_471.IN0
addr[3] => Mux_472.IN0
addr[3] => Mux_473.IN0
addr[3] => Mux_474.IN0
addr[3] => Mux_475.IN0
addr[3] => Mux_476.IN0
addr[3] => Mux_477.IN0
addr[3] => Mux_478.IN0
addr[3] => Mux_479.IN0
addr[3] => Mux_480.IN0
addr[3] => Mux_481.IN0
addr[3] => Mux_482.IN0
addr[3] => Mux_483.IN0
addr[3] => Mux_484.IN0
addr[3] => Mux_485.IN0
addr[3] => Mux_486.IN0
addr[3] => Mux_487.IN0
addr[3] => Mux_488.IN0
addr[3] => Mux_489.IN0
addr[3] => Mux_490.IN0
addr[3] => Mux_491.IN0
addr[3] => Mux_492.IN0
addr[3] => Mux_493.IN0
addr[3] => Mux_494.IN0
addr[3] => Mux_495.IN0
readn => i~1.IN0
writen => i~0.IN0
quad_err => i~391.DATAB
quad_err => i~423.DATAB
quad_err => i~487.DATAB
quad_err => i~583.DATAB
data_input[0] => INPUT_TO_LS_CAM[0].DATAB
data_input[0] => INPUT_TO_GP_POS_CAM1[0].DATAB
data_input[0] => INPUT_TO_GP_POS_CAM2[0].DATAB
data_input[0] => Mux_491.IN4
data_input[0] => Mux_495.IN4
data_input[1] => INPUT_TO_LS_CAM[1].DATAB
data_input[1] => INPUT_TO_GP_POS_CAM1[1].DATAB
data_input[1] => INPUT_TO_GP_POS_CAM2[1].DATAB
data_input[1] => Mux_490.IN4
data_input[1] => Mux_494.IN4
data_input[2] => INPUT_TO_LS_CAM[2].DATAB
data_input[2] => INPUT_TO_GP_POS_CAM1[2].DATAB
data_input[2] => INPUT_TO_GP_POS_CAM2[2].DATAB
data_input[2] => Mux_489.IN4
data_input[2] => Mux_493.IN4
data_input[3] => INPUT_TO_LS_CAM[3].DATAB
data_input[3] => INPUT_TO_GP_POS_CAM1[3].DATAB
data_input[3] => INPUT_TO_GP_POS_CAM2[3].DATAB
data_input[3] => Mux_488.IN4
data_input[3] => Mux_492.IN4
data_input[4] => INPUT_TO_LS_CAM[4].DATAB
data_input[4] => INPUT_TO_GP_POS_CAM1[4].DATAB
data_input[4] => INPUT_TO_GP_POS_CAM2[4].DATAB
data_input[4] => Mux_487.IN4
data_input[5] => INPUT_TO_LS_CAM[5].DATAB
data_input[5] => INPUT_TO_GP_POS_CAM1[5].DATAB
data_input[5] => INPUT_TO_GP_POS_CAM2[5].DATAB
data_input[5] => Mux_486.IN4
data_input[6] => INPUT_TO_LS_CAM[6].DATAB
data_input[6] => INPUT_TO_GP_POS_CAM1[6].DATAB
data_input[6] => INPUT_TO_GP_POS_CAM2[6].DATAB
data_input[6] => Mux_485.IN4
data_input[7] => INPUT_TO_LS_CAM[7].DATAB
data_input[7] => INPUT_TO_GP_POS_CAM1[7].DATAB
data_input[7] => INPUT_TO_GP_POS_CAM2[7].DATAB
data_input[7] => Mux_484.IN4
data_input[8] => INPUT_TO_LS_CAM[8].DATAB
data_input[8] => INPUT_TO_GP_POS_CAM1[8].DATAB
data_input[8] => INPUT_TO_GP_POS_CAM2[8].DATAB
data_input[8] => Mux_483.IN4
data_input[9] => INPUT_TO_LS_CAM[9].DATAB
data_input[9] => INPUT_TO_GP_POS_CAM1[9].DATAB
data_input[9] => INPUT_TO_GP_POS_CAM2[9].DATAB
data_input[9] => Mux_482.IN4
data_input[10] => INPUT_TO_LS_CAM[10].DATAB
data_input[10] => INPUT_TO_GP_POS_CAM1[10].DATAB
data_input[10] => INPUT_TO_GP_POS_CAM2[10].DATAB
data_input[10] => Mux_481.IN4
data_input[11] => INPUT_TO_LS_CAM[11].DATAB
data_input[11] => INPUT_TO_GP_POS_CAM1[11].DATAB
data_input[11] => INPUT_TO_GP_POS_CAM2[11].DATAB
data_input[11] => Mux_480.IN4
data_input[12] => INPUT_TO_LS_CAM[12].DATAB
data_input[12] => INPUT_TO_GP_POS_CAM1[12].DATAB
data_input[12] => INPUT_TO_GP_POS_CAM2[12].DATAB
data_input[12] => Mux_479.IN4
data_input[13] => INPUT_TO_LS_CAM[13].DATAB
data_input[13] => INPUT_TO_GP_POS_CAM1[13].DATAB
data_input[13] => INPUT_TO_GP_POS_CAM2[13].DATAB
data_input[13] => Mux_478.IN4
data_input[14] => INPUT_TO_LS_CAM[14].DATAB
data_input[14] => INPUT_TO_GP_POS_CAM1[14].DATAB
data_input[14] => INPUT_TO_GP_POS_CAM2[14].DATAB
data_input[14] => Mux_477.IN4
data_input[15] => INPUT_TO_LS_CAM[15].DATAB
data_input[15] => INPUT_TO_GP_POS_CAM1[15].DATAB
data_input[15] => INPUT_TO_GP_POS_CAM2[15].DATAB
data_input[15] => Mux_476.IN4
data_input[16] => INPUT_TO_LS_CAM[16].DATAB
data_input[16] => INPUT_TO_GP_POS_CAM1[16].DATAB
data_input[16] => INPUT_TO_GP_POS_CAM2[16].DATAB
data_input[16] => Mux_475.IN4
data_input[17] => INPUT_TO_LS_CAM[17].DATAB
data_input[17] => INPUT_TO_GP_POS_CAM1[17].DATAB
data_input[17] => INPUT_TO_GP_POS_CAM2[17].DATAB
data_input[17] => Mux_474.IN4
data_input[18] => INPUT_TO_LS_CAM[18].DATAB
data_input[18] => INPUT_TO_GP_POS_CAM1[18].DATAB
data_input[18] => INPUT_TO_GP_POS_CAM2[18].DATAB
data_input[18] => Mux_473.IN4
data_input[19] => INPUT_TO_LS_CAM[19].DATAB
data_input[19] => INPUT_TO_GP_POS_CAM1[19].DATAB
data_input[19] => INPUT_TO_GP_POS_CAM2[19].DATAB
data_input[19] => Mux_472.IN4
data_input[20] => INPUT_TO_LS_CAM[20].DATAB
data_input[20] => INPUT_TO_GP_POS_CAM1[20].DATAB
data_input[20] => INPUT_TO_GP_POS_CAM2[20].DATAB
data_input[20] => Mux_471.IN4
data_input[21] => INPUT_TO_LS_CAM[21].DATAB
data_input[21] => INPUT_TO_GP_POS_CAM1[21].DATAB
data_input[21] => INPUT_TO_GP_POS_CAM2[21].DATAB
data_input[21] => Mux_470.IN4
data_input[22] => INPUT_TO_LS_CAM[22].DATAB
data_input[22] => INPUT_TO_GP_POS_CAM1[22].DATAB
data_input[22] => INPUT_TO_GP_POS_CAM2[22].DATAB
data_input[22] => Mux_469.IN4
data_input[23] => INPUT_TO_LS_CAM[23].DATAB
data_input[23] => INPUT_TO_GP_POS_CAM1[23].DATAB
data_input[23] => INPUT_TO_GP_POS_CAM2[23].DATAB
data_input[23] => Mux_468.IN4
data_output[0] <= data_output[0]~reg0
data_output[1] <= data_output[1]~reg0
data_output[2] <= data_output[2]~reg0
data_output[3] <= data_output[3]~reg0
data_output[4] <= data_output[4]~reg0
data_output[5] <= data_output[5]~reg0
data_output[6] <= data_output[6]~reg0
data_output[7] <= data_output[7]~reg0
data_output[8] <= data_output[8]~reg0
data_output[9] <= data_output[9]~reg0
data_output[10] <= data_output[10]~reg0
data_output[11] <= data_output[11]~reg0
data_output[12] <= data_output[12]~reg0
data_output[13] <= data_output[13]~reg0
data_output[14] <= data_output[14]~reg0
data_output[15] <= data_output[15]~reg0
data_output[16] <= data_output[16]~reg0
data_output[17] <= data_output[17]~reg0
data_output[18] <= data_output[18]~reg0
data_output[19] <= data_output[19]~reg0
data_output[20] <= data_output[20]~reg0
data_output[21] <= data_output[21]~reg0
data_output[22] <= data_output[22]~reg0
data_output[23] <= data_output[23]~reg0
data_output[24] <= data_output[24]~reg0
data_output[25] <= data_output[25]~reg0
data_output[26] <= data_output[26]~reg0
data_output[27] <= data_output[27]~reg0
data_output[28] <= data_output[28]~reg0
data_output[29] <= data_output[29]~reg0
data_output[30] <= data_output[30]~reg0
data_output[31] <= data_output[31]~reg0
pb_int <= pb_int~reg0
bounceback_int <= bounceback_int~reg0
ls_int[0] <= latch_w_enbl:ls1_latch.q
ls_int[1] <= latch_w_enbl:ls2_latch.q
ls_int[2] <= latch_w_enbl:ls3_latch.q
ls_int[3] <= latch_w_enbl:ls4_latch.q
ls_int[4] <= latch_w_enbl:ls5_latch.q
ls_int[5] <= latch_w_enbl:ls6_latch.q
cont_pos_int[0] <= latch_w_enbl:gp_pos_latch_inst1.q
cont_pos_int[1] <= latch_w_enbl:gp_pos_latch_inst2.q


|position_velocity_interface_unit|ls_cam:ls_cam_inst
pattern[0] => altcam:altcam_component.pattern[0]
pattern[1] => altcam:altcam_component.pattern[1]
pattern[2] => altcam:altcam_component.pattern[2]
pattern[3] => altcam:altcam_component.pattern[3]
pattern[4] => altcam:altcam_component.pattern[4]
pattern[5] => altcam:altcam_component.pattern[5]
pattern[6] => altcam:altcam_component.pattern[6]
pattern[7] => altcam:altcam_component.pattern[7]
pattern[8] => altcam:altcam_component.pattern[8]
pattern[9] => altcam:altcam_component.pattern[9]
pattern[10] => altcam:altcam_component.pattern[10]
pattern[11] => altcam:altcam_component.pattern[11]
pattern[12] => altcam:altcam_component.pattern[12]
pattern[13] => altcam:altcam_component.pattern[13]
pattern[14] => altcam:altcam_component.pattern[14]
pattern[15] => altcam:altcam_component.pattern[15]
pattern[16] => altcam:altcam_component.pattern[16]
pattern[17] => altcam:altcam_component.pattern[17]
pattern[18] => altcam:altcam_component.pattern[18]
pattern[19] => altcam:altcam_component.pattern[19]
pattern[20] => altcam:altcam_component.pattern[20]
pattern[21] => altcam:altcam_component.pattern[21]
pattern[22] => altcam:altcam_component.pattern[22]
pattern[23] => altcam:altcam_component.pattern[23]
wraddress[0] => altcam:altcam_component.wraddress[0]
wraddress[1] => altcam:altcam_component.wraddress[1]
wraddress[2] => altcam:altcam_component.wraddress[2]
wren => altcam:altcam_component.wren
inclock => altcam:altcam_component.inclock
mbits[0] <= altcam:altcam_component.mbits[0]
mbits[1] <= altcam:altcam_component.mbits[1]
mbits[2] <= altcam:altcam_component.mbits[2]
mbits[3] <= altcam:altcam_component.mbits[3]
mbits[4] <= altcam:altcam_component.mbits[4]
mbits[5] <= altcam:altcam_component.mbits[5]


|position_velocity_interface_unit|ls_cam:ls_cam_inst|altcam:altcam_component
pattern[0] => pattern_reg_node[0].DATAIN
pattern[1] => pattern_reg_node[1].DATAIN
pattern[2] => pattern_reg_node[2].DATAIN
pattern[3] => pattern_reg_node[3].DATAIN
pattern[4] => pattern_reg_node[4].DATAIN
pattern[5] => pattern_reg_node[5].DATAIN
pattern[6] => pattern_reg_node[6].DATAIN
pattern[7] => pattern_reg_node[7].DATAIN
pattern[8] => pattern_reg_node[8].DATAIN
pattern[9] => pattern_reg_node[9].DATAIN
pattern[10] => pattern_reg_node[10].DATAIN
pattern[11] => pattern_reg_node[11].DATAIN
pattern[12] => pattern_reg_node[12].DATAIN
pattern[13] => pattern_reg_node[13].DATAIN
pattern[14] => pattern_reg_node[14].DATAIN
pattern[15] => pattern_reg_node[15].DATAIN
pattern[16] => pattern_reg_node[16].DATAIN
pattern[17] => pattern_reg_node[17].DATAIN
pattern[18] => pattern_reg_node[18].DATAIN
pattern[19] => pattern_reg_node[19].DATAIN
pattern[20] => pattern_reg_node[20].DATAIN
pattern[21] => pattern_reg_node[21].DATAIN
pattern[22] => pattern_reg_node[22].DATAIN
pattern[23] => pattern_reg_node[23].DATAIN
wraddress[0] => $00023.WADDR
wraddress[1] => $00023.WADDR
wraddress[2] => $00023.WADDR
wren => altr_temp~6.IN0
wren => altr_temp~8.IN1
wren => altr_temp~9.IN0
wren => altr_temp~11.IN1
wren => altr_temp~12.IN0
wren => altr_temp~14.IN1
wren => $00023.WE
inclock => pattern_reg_node[23].CLK
inclock => pattern_reg_node[22].CLK
inclock => pattern_reg_node[21].CLK
inclock => pattern_reg_node[20].CLK
inclock => pattern_reg_node[19].CLK
inclock => pattern_reg_node[18].CLK
inclock => pattern_reg_node[17].CLK
inclock => pattern_reg_node[16].CLK
inclock => pattern_reg_node[15].CLK
inclock => pattern_reg_node[14].CLK
inclock => pattern_reg_node[13].CLK
inclock => pattern_reg_node[12].CLK
inclock => pattern_reg_node[11].CLK
inclock => pattern_reg_node[10].CLK
inclock => pattern_reg_node[9].CLK
inclock => pattern_reg_node[8].CLK
inclock => pattern_reg_node[7].CLK
inclock => pattern_reg_node[6].CLK
inclock => pattern_reg_node[5].CLK
inclock => pattern_reg_node[4].CLK
inclock => pattern_reg_node[3].CLK
inclock => pattern_reg_node[2].CLK
inclock => pattern_reg_node[1].CLK
inclock => pattern_reg_node[0].CLK
inclock => wsm~0.IN1
inclock => $00023.CLK0
inclocken => pattern_reg_node[23].ENA
inclocken => pattern_reg_node[22].ENA
inclocken => pattern_reg_node[21].ENA
inclocken => pattern_reg_node[20].ENA
inclocken => pattern_reg_node[19].ENA
inclocken => pattern_reg_node[18].ENA
inclocken => pattern_reg_node[17].ENA
inclocken => pattern_reg_node[16].ENA
inclocken => pattern_reg_node[15].ENA
inclocken => pattern_reg_node[14].ENA
inclocken => pattern_reg_node[13].ENA
inclocken => pattern_reg_node[12].ENA
inclocken => pattern_reg_node[11].ENA
inclocken => pattern_reg_node[10].ENA
inclocken => pattern_reg_node[9].ENA
inclocken => pattern_reg_node[8].ENA
inclocken => pattern_reg_node[7].ENA
inclocken => pattern_reg_node[6].ENA
inclocken => pattern_reg_node[5].ENA
inclocken => pattern_reg_node[4].ENA
inclocken => pattern_reg_node[3].ENA
inclocken => pattern_reg_node[2].ENA
inclocken => pattern_reg_node[1].ENA
inclocken => pattern_reg_node[0].ENA
inclocken => wsm~1.IN1
inclocken => $00023.ENA0
mnext => mnext_node.IN0
maddress[0] <= <UNC>
maddress[1] <= <UNC>
maddress[2] <= <UNC>
mbits[0] <= mbits_unreg_node[0]
mbits[1] <= mbits_unreg_node[1]
mbits[2] <= mbits_unreg_node[2]
mbits[3] <= mbits_unreg_node[3]
mbits[4] <= mbits_unreg_node[4]
mbits[5] <= mbits_unreg_node[5]
mfound <= mfound_reg_node
mcount[0] <= waddr_node[3]
mcount[1] <= waddr_node[3]
mcount[2] <= waddr_node[3]
rdbusy <= waddr_node[3]
wrbusy <= WS1W


|position_velocity_interface_unit|ls_cam:ls_cam_inst|altcam:altcam_component|lpm_and:2D_flag_ander
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => result[8].DATAIN
data[0][9] => result[9].DATAIN
data[0][10] => result[10].DATAIN
data[0][11] => result[11].DATAIN
data[0][12] => result[12].DATAIN
data[0][13] => result[13].DATAIN
data[0][14] => result[14].DATAIN
data[0][15] => result[15].DATAIN
result[0] <= data[0][0]
result[1] <= data[0][1]
result[2] <= data[0][2]
result[3] <= data[0][3]
result[4] <= data[0][4]
result[5] <= data[0][5]
result[6] <= data[0][6]
result[7] <= data[0][7]
result[8] <= data[0][8]
result[9] <= data[0][9]
result[10] <= data[0][10]
result[11] <= data[0][11]
result[12] <= data[0][12]
result[13] <= data[0][13]
result[14] <= data[0][14]
result[15] <= data[0][15]


|position_velocity_interface_unit|ls_cam:ls_cam_inst|altcam:altcam_component|lpm_or:match_flags_orer
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
result[0] <= or_node[0][5]


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst1
pattern[0] => altcam:altcam_component.pattern[0]
pattern[1] => altcam:altcam_component.pattern[1]
pattern[2] => altcam:altcam_component.pattern[2]
pattern[3] => altcam:altcam_component.pattern[3]
pattern[4] => altcam:altcam_component.pattern[4]
pattern[5] => altcam:altcam_component.pattern[5]
pattern[6] => altcam:altcam_component.pattern[6]
pattern[7] => altcam:altcam_component.pattern[7]
pattern[8] => altcam:altcam_component.pattern[8]
pattern[9] => altcam:altcam_component.pattern[9]
pattern[10] => altcam:altcam_component.pattern[10]
pattern[11] => altcam:altcam_component.pattern[11]
pattern[12] => altcam:altcam_component.pattern[12]
pattern[13] => altcam:altcam_component.pattern[13]
pattern[14] => altcam:altcam_component.pattern[14]
pattern[15] => altcam:altcam_component.pattern[15]
pattern[16] => altcam:altcam_component.pattern[16]
pattern[17] => altcam:altcam_component.pattern[17]
pattern[18] => altcam:altcam_component.pattern[18]
pattern[19] => altcam:altcam_component.pattern[19]
pattern[20] => altcam:altcam_component.pattern[20]
pattern[21] => altcam:altcam_component.pattern[21]
pattern[22] => altcam:altcam_component.pattern[22]
pattern[23] => altcam:altcam_component.pattern[23]
wraddress[0] => altcam:altcam_component.wraddress[0]
wren => altcam:altcam_component.wren
inclock => altcam:altcam_component.inclock
mbits[0] <= altcam:altcam_component.mbits[0]
mbits[1] <= altcam:altcam_component.mbits[1]


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component
pattern[0] => pattern_reg_node[0].DATAIN
pattern[1] => pattern_reg_node[1].DATAIN
pattern[2] => pattern_reg_node[2].DATAIN
pattern[3] => pattern_reg_node[3].DATAIN
pattern[4] => pattern_reg_node[4].DATAIN
pattern[5] => pattern_reg_node[5].DATAIN
pattern[6] => pattern_reg_node[6].DATAIN
pattern[7] => pattern_reg_node[7].DATAIN
pattern[8] => pattern_reg_node[8].DATAIN
pattern[9] => pattern_reg_node[9].DATAIN
pattern[10] => pattern_reg_node[10].DATAIN
pattern[11] => pattern_reg_node[11].DATAIN
pattern[12] => pattern_reg_node[12].DATAIN
pattern[13] => pattern_reg_node[13].DATAIN
pattern[14] => pattern_reg_node[14].DATAIN
pattern[15] => pattern_reg_node[15].DATAIN
pattern[16] => pattern_reg_node[16].DATAIN
pattern[17] => pattern_reg_node[17].DATAIN
pattern[18] => pattern_reg_node[18].DATAIN
pattern[19] => pattern_reg_node[19].DATAIN
pattern[20] => pattern_reg_node[20].DATAIN
pattern[21] => pattern_reg_node[21].DATAIN
pattern[22] => pattern_reg_node[22].DATAIN
pattern[23] => pattern_reg_node[23].DATAIN
wraddress[0] => $00023.WADDR
wren => altr_temp~6.IN0
wren => altr_temp~8.IN1
wren => altr_temp~9.IN0
wren => altr_temp~11.IN1
wren => altr_temp~12.IN0
wren => altr_temp~14.IN1
wren => $00023.WE
inclock => pattern_reg_node[23].CLK
inclock => pattern_reg_node[22].CLK
inclock => pattern_reg_node[21].CLK
inclock => pattern_reg_node[20].CLK
inclock => pattern_reg_node[19].CLK
inclock => pattern_reg_node[18].CLK
inclock => pattern_reg_node[17].CLK
inclock => pattern_reg_node[16].CLK
inclock => pattern_reg_node[15].CLK
inclock => pattern_reg_node[14].CLK
inclock => pattern_reg_node[13].CLK
inclock => pattern_reg_node[12].CLK
inclock => pattern_reg_node[11].CLK
inclock => pattern_reg_node[10].CLK
inclock => pattern_reg_node[9].CLK
inclock => pattern_reg_node[8].CLK
inclock => pattern_reg_node[7].CLK
inclock => pattern_reg_node[6].CLK
inclock => pattern_reg_node[5].CLK
inclock => pattern_reg_node[4].CLK
inclock => pattern_reg_node[3].CLK
inclock => pattern_reg_node[2].CLK
inclock => pattern_reg_node[1].CLK
inclock => pattern_reg_node[0].CLK
inclock => wsm~0.IN1
inclock => $00023.CLK0
inclocken => pattern_reg_node[23].ENA
inclocken => pattern_reg_node[22].ENA
inclocken => pattern_reg_node[21].ENA
inclocken => pattern_reg_node[20].ENA
inclocken => pattern_reg_node[19].ENA
inclocken => pattern_reg_node[18].ENA
inclocken => pattern_reg_node[17].ENA
inclocken => pattern_reg_node[16].ENA
inclocken => pattern_reg_node[15].ENA
inclocken => pattern_reg_node[14].ENA
inclocken => pattern_reg_node[13].ENA
inclocken => pattern_reg_node[12].ENA
inclocken => pattern_reg_node[11].ENA
inclocken => pattern_reg_node[10].ENA
inclocken => pattern_reg_node[9].ENA
inclocken => pattern_reg_node[8].ENA
inclocken => pattern_reg_node[7].ENA
inclocken => pattern_reg_node[6].ENA
inclocken => pattern_reg_node[5].ENA
inclocken => pattern_reg_node[4].ENA
inclocken => pattern_reg_node[3].ENA
inclocken => pattern_reg_node[2].ENA
inclocken => pattern_reg_node[1].ENA
inclocken => pattern_reg_node[0].ENA
inclocken => wsm~1.IN1
inclocken => $00023.ENA0
mnext => mnext_node.IN0
maddress[0] <= <UNC>
mbits[0] <= mbits_unreg_node[0]
mbits[1] <= mbits_unreg_node[1]
mfound <= mfound_reg_node
mcount[0] <= waddr_node[1]
rdbusy <= waddr_node[1]
wrbusy <= WS1W


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|lpm_and:2D_flag_ander
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => result[8].DATAIN
data[0][9] => result[9].DATAIN
data[0][10] => result[10].DATAIN
data[0][11] => result[11].DATAIN
data[0][12] => result[12].DATAIN
data[0][13] => result[13].DATAIN
data[0][14] => result[14].DATAIN
data[0][15] => result[15].DATAIN
result[0] <= data[0][0]
result[1] <= data[0][1]
result[2] <= data[0][2]
result[3] <= data[0][3]
result[4] <= data[0][4]
result[5] <= data[0][5]
result[6] <= data[0][6]
result[7] <= data[0][7]
result[8] <= data[0][8]
result[9] <= data[0][9]
result[10] <= data[0][10]
result[11] <= data[0][11]
result[12] <= data[0][12]
result[13] <= data[0][13]
result[14] <= data[0][14]
result[15] <= data[0][15]


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|lpm_or:match_flags_orer
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1]


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst2
pattern[0] => altcam:altcam_component.pattern[0]
pattern[1] => altcam:altcam_component.pattern[1]
pattern[2] => altcam:altcam_component.pattern[2]
pattern[3] => altcam:altcam_component.pattern[3]
pattern[4] => altcam:altcam_component.pattern[4]
pattern[5] => altcam:altcam_component.pattern[5]
pattern[6] => altcam:altcam_component.pattern[6]
pattern[7] => altcam:altcam_component.pattern[7]
pattern[8] => altcam:altcam_component.pattern[8]
pattern[9] => altcam:altcam_component.pattern[9]
pattern[10] => altcam:altcam_component.pattern[10]
pattern[11] => altcam:altcam_component.pattern[11]
pattern[12] => altcam:altcam_component.pattern[12]
pattern[13] => altcam:altcam_component.pattern[13]
pattern[14] => altcam:altcam_component.pattern[14]
pattern[15] => altcam:altcam_component.pattern[15]
pattern[16] => altcam:altcam_component.pattern[16]
pattern[17] => altcam:altcam_component.pattern[17]
pattern[18] => altcam:altcam_component.pattern[18]
pattern[19] => altcam:altcam_component.pattern[19]
pattern[20] => altcam:altcam_component.pattern[20]
pattern[21] => altcam:altcam_component.pattern[21]
pattern[22] => altcam:altcam_component.pattern[22]
pattern[23] => altcam:altcam_component.pattern[23]
wraddress[0] => altcam:altcam_component.wraddress[0]
wren => altcam:altcam_component.wren
inclock => altcam:altcam_component.inclock
mbits[0] <= altcam:altcam_component.mbits[0]
mbits[1] <= altcam:altcam_component.mbits[1]


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component
pattern[0] => pattern_reg_node[0].DATAIN
pattern[1] => pattern_reg_node[1].DATAIN
pattern[2] => pattern_reg_node[2].DATAIN
pattern[3] => pattern_reg_node[3].DATAIN
pattern[4] => pattern_reg_node[4].DATAIN
pattern[5] => pattern_reg_node[5].DATAIN
pattern[6] => pattern_reg_node[6].DATAIN
pattern[7] => pattern_reg_node[7].DATAIN
pattern[8] => pattern_reg_node[8].DATAIN
pattern[9] => pattern_reg_node[9].DATAIN
pattern[10] => pattern_reg_node[10].DATAIN
pattern[11] => pattern_reg_node[11].DATAIN
pattern[12] => pattern_reg_node[12].DATAIN
pattern[13] => pattern_reg_node[13].DATAIN
pattern[14] => pattern_reg_node[14].DATAIN
pattern[15] => pattern_reg_node[15].DATAIN
pattern[16] => pattern_reg_node[16].DATAIN
pattern[17] => pattern_reg_node[17].DATAIN
pattern[18] => pattern_reg_node[18].DATAIN
pattern[19] => pattern_reg_node[19].DATAIN
pattern[20] => pattern_reg_node[20].DATAIN
pattern[21] => pattern_reg_node[21].DATAIN
pattern[22] => pattern_reg_node[22].DATAIN
pattern[23] => pattern_reg_node[23].DATAIN
wraddress[0] => $00023.WADDR
wren => altr_temp~6.IN0
wren => altr_temp~8.IN1
wren => altr_temp~9.IN0
wren => altr_temp~11.IN1
wren => altr_temp~12.IN0
wren => altr_temp~14.IN1
wren => $00023.WE
inclock => pattern_reg_node[23].CLK
inclock => pattern_reg_node[22].CLK
inclock => pattern_reg_node[21].CLK
inclock => pattern_reg_node[20].CLK
inclock => pattern_reg_node[19].CLK
inclock => pattern_reg_node[18].CLK
inclock => pattern_reg_node[17].CLK
inclock => pattern_reg_node[16].CLK
inclock => pattern_reg_node[15].CLK
inclock => pattern_reg_node[14].CLK
inclock => pattern_reg_node[13].CLK
inclock => pattern_reg_node[12].CLK
inclock => pattern_reg_node[11].CLK
inclock => pattern_reg_node[10].CLK
inclock => pattern_reg_node[9].CLK
inclock => pattern_reg_node[8].CLK
inclock => pattern_reg_node[7].CLK
inclock => pattern_reg_node[6].CLK
inclock => pattern_reg_node[5].CLK
inclock => pattern_reg_node[4].CLK
inclock => pattern_reg_node[3].CLK
inclock => pattern_reg_node[2].CLK
inclock => pattern_reg_node[1].CLK
inclock => pattern_reg_node[0].CLK
inclock => wsm~0.IN1
inclock => $00023.CLK0
inclocken => pattern_reg_node[23].ENA
inclocken => pattern_reg_node[22].ENA
inclocken => pattern_reg_node[21].ENA
inclocken => pattern_reg_node[20].ENA
inclocken => pattern_reg_node[19].ENA
inclocken => pattern_reg_node[18].ENA
inclocken => pattern_reg_node[17].ENA
inclocken => pattern_reg_node[16].ENA
inclocken => pattern_reg_node[15].ENA
inclocken => pattern_reg_node[14].ENA
inclocken => pattern_reg_node[13].ENA
inclocken => pattern_reg_node[12].ENA
inclocken => pattern_reg_node[11].ENA
inclocken => pattern_reg_node[10].ENA
inclocken => pattern_reg_node[9].ENA
inclocken => pattern_reg_node[8].ENA
inclocken => pattern_reg_node[7].ENA
inclocken => pattern_reg_node[6].ENA
inclocken => pattern_reg_node[5].ENA
inclocken => pattern_reg_node[4].ENA
inclocken => pattern_reg_node[3].ENA
inclocken => pattern_reg_node[2].ENA
inclocken => pattern_reg_node[1].ENA
inclocken => pattern_reg_node[0].ENA
inclocken => wsm~1.IN1
inclocken => $00023.ENA0
mnext => mnext_node.IN0
maddress[0] <= <UNC>
mbits[0] <= mbits_unreg_node[0]
mbits[1] <= mbits_unreg_node[1]
mfound <= mfound_reg_node
mcount[0] <= waddr_node[1]
rdbusy <= waddr_node[1]
wrbusy <= WS1W


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|lpm_and:2D_flag_ander
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => result[8].DATAIN
data[0][9] => result[9].DATAIN
data[0][10] => result[10].DATAIN
data[0][11] => result[11].DATAIN
data[0][12] => result[12].DATAIN
data[0][13] => result[13].DATAIN
data[0][14] => result[14].DATAIN
data[0][15] => result[15].DATAIN
result[0] <= data[0][0]
result[1] <= data[0][1]
result[2] <= data[0][2]
result[3] <= data[0][3]
result[4] <= data[0][4]
result[5] <= data[0][5]
result[6] <= data[0][6]
result[7] <= data[0][7]
result[8] <= data[0][8]
result[9] <= data[0][9]
result[10] <= data[0][10]
result[11] <= data[0][11]
result[12] <= data[0][12]
result[13] <= data[0][13]
result[14] <= data[0][14]
result[15] <= data[0][15]


|position_velocity_interface_unit|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|lpm_or:match_flags_orer
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1]


|position_velocity_interface_unit|latch_w_enbl:ls1_latch
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:ls1_latch|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


|position_velocity_interface_unit|latch_w_enbl:ls2_latch
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:ls2_latch|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


|position_velocity_interface_unit|latch_w_enbl:ls3_latch
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:ls3_latch|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


|position_velocity_interface_unit|latch_w_enbl:ls4_latch
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:ls4_latch|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


|position_velocity_interface_unit|latch_w_enbl:ls5_latch
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:ls5_latch|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


|position_velocity_interface_unit|latch_w_enbl:ls6_latch
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:ls6_latch|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


|position_velocity_interface_unit|latch_w_enbl:gp_pos_latch_inst1
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:gp_pos_latch_inst1|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


|position_velocity_interface_unit|latch_w_enbl:gp_pos_latch_inst2
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|position_velocity_interface_unit|latch_w_enbl:gp_pos_latch_inst2|lpm_ff:lpm_ff_component
data[0] => altr_temp~2.IN1
data[0] => altr_temp~4.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
sclr => nxd[0]~0.IN0
sset => nxd[0]~1.IN0
sload => altr_temp~2.IN0
sload => altr_temp~3.IN0
q[0] <= dffs[0]


