INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_files/vgatest/vgatest.srcs/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_files/vgatest/vgatest.src/sources/clock_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_files/vgatest/vgatest.src/sources/image_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_files/vgatest/vgatest.src/sources/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_files/vgatest/vgatest.src/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
