INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'Multiplier_16bit'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'Multiplier_16bit'...
Delivering associated files for 'Multiplier_16bit'...
Generating implementation netlist for 'Multiplier_16bit'...
INFO:sim - Pre-processing HDL files for 'Multiplier_16bit'...
Running synthesis for 'Multiplier_16bit'
Running ngcbuild...
Writing VEO instantiation template for 'Multiplier_16bit'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'Multiplier_16bit'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multiplie
r_16bit
Delivered 1 file into directory
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multiplie
r_16bit
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Multiplier_16bit'...
Generating metadata file...
Generating ISE project file for 'Multiplier_16bit'...
Generating ISE project...
XCO file found: Multiplier_16bit.xco
XMDF file found: Multiplier_16bit_xmdf.tcl
Adding
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multiplie
r_16bit.asy -view all -origin_type imported
Adding
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multiplie
r_16bit.ngc -view all -origin_type created
Checking file
"C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multipli
er_16bit.ngc" for project device match ...
File
"C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multipli
er_16bit.ngc" device information matches project device.
Adding
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multiplie
r_16bit.sym -view all -origin_type imported
Adding
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multiplie
r_16bit.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multi
   plier_16bit.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/multiplier/ipcore_dir/tmp/_cg/Multiplie
r_16bit.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Multiplier_16bit"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Multiplier_16bit'.
