// Seed: 1584142462
module module_0;
  id_2(
      .id_0(id_3),
      .id_1(1),
      .id_2(id_3 && 1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_3),
      .id_7(1),
      .id_8(1),
      .id_9(1'b0),
      .id_10(),
      .id_11(id_1),
      .id_12(id_3),
      .id_13(id_1),
      .id_14(id_1),
      .id_15(id_1[(1)]),
      .id_16(1),
      .id_17(id_1),
      .id_18(1)
  );
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wire  id_2,
    input  logic id_3,
    input  tri0  id_4
);
  assign id_1 = id_3;
  assign id_1 = 1;
  module_0();
  always_comb id_1 <= id_0;
endmodule
