// Define the module parameters (in this case, none)
module TopModule (
  // Input signal (1024-bit vector)
  input [1023:0] in,
  
  // Select line (8-bit signed)
  input [7:0] sel
  
);

// Add a parameter for the number of bits per input
parameter BIT_WIDTH = 4;

// Create an 8-bit signed to 1-bit unsigned converter for the select line
assign signed_sel = {{sel[2:1], sel[0]}};

// Initialize output vector
assign out = in[signed_sel];

endmodule