# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:40:09 on Mar 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit HdlTop.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 23:40:10 on Mar 11,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:41:35 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../../src/hdlTop/JtagHdlTop.sv(68): Expected an interface instance as an actual for 'jtagIf'.
# ** Error: ../../src/hdlTop/JtagHdlTop.sv(62): Expected an interface instance as an actual for 'jtagIf'.
# Optimization failed
# Error loading design
# End time: 00:41:36 on Mar 12,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:42:24 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-7063) ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(24): Failed to find 'Clk' in hierarchical name '/jtagIf/Clk'.
# ** Error (suppressible): (vopt-7063) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23): Failed to find 'Clk' in hierarchical name '/jtagIf/Clk'.
# Optimization failed
# Error loading design
# End time: 00:42:25 on Mar 12,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:43:57 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Error: (vsim-7065) ../../src/hvlTop/jtagSlaveAgent/JtagSlaveAgent.sv(45): Illegal assignment to class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_sqr_if_base #(class work.JtagSlavePkg::JtagSlaveTransaction, class work.JtagSlavePkg::JtagSlaveTransaction)) from class mtiUvm.uvm_pkg::uvm_seq_item_pull_imp #(class work.JtagSlavePkg::JtagSlaveSequencer, class work.JtagSlavePkg::JtagSlaveSequencer, class mtiUvm.uvm_pkg::uvm_sequencer #(class work.JtagSlavePkg::JtagSlaveSequencer, class work.JtagSlavePkg::JtagSlaveSequencer))
#    Time: 0 ps  Iteration: 0  Region: /JtagSlavePkg File: ../../src/hvlTop/jtagSlaveAgent/JtagSlavePkg.sv
# ** Error: (vsim-8754) ../../src/hvlTop/jtagSlaveAgent/JtagSlaveAgent.sv(45): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_seq_item_pull_imp #(class work.JtagSlavePkg::JtagSlaveSequencer, class work.JtagSlavePkg::JtagSlaveSequencer, class mtiUvm.uvm_pkg::uvm_sequencer #(class work.JtagSlavePkg::JtagSlaveSequencer, class work.JtagSlavePkg::JtagSlaveSequencer))' for formal 'provider' of 'connect' is not compatible with the formal's type 'class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_sqr_if_base #(class work.JtagSlavePkg::JtagSlaveTransaction, class work.JtagSlavePkg::JtagSlaveTransaction))'.
#    Time: 0 ps  Iteration: 0  Region: /JtagSlavePkg File: ../../src/hvlTop/jtagSlaveAgent/JtagSlavePkg.sv
# ** Error: (vsim-7065) ../../src/hvlTop/jtagMasterAgent//JtagMasterAgent.sv(56): Illegal assignment to class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_sqr_if_base #(class work.JtagMasterPkg::JtagMasterTransaction, class work.JtagMasterPkg::JtagMasterTransaction)) from class mtiUvm.uvm_pkg::uvm_seq_item_pull_imp #(class work.JtagMasterPkg::JtagMasterSequencer, class work.JtagMasterPkg::JtagMasterSequencer, class mtiUvm.uvm_pkg::uvm_sequencer #(class work.JtagMasterPkg::JtagMasterSequencer, class work.JtagMasterPkg::JtagMasterSequencer))
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterPkg File: ../../src/hvlTop/jtagMasterAgent/JtagMasterPkg.sv
# ** Error: (vsim-8754) ../../src/hvlTop/jtagMasterAgent//JtagMasterAgent.sv(56): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_seq_item_pull_imp #(class work.JtagMasterPkg::JtagMasterSequencer, class work.JtagMasterPkg::JtagMasterSequencer, class mtiUvm.uvm_pkg::uvm_sequencer #(class work.JtagMasterPkg::JtagMasterSequencer, class work.JtagMasterPkg::JtagMasterSequencer))' for formal 'provider' of 'connect' is not compatible with the formal's type 'class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_sqr_if_base #(class work.JtagMasterPkg::JtagMasterTransaction, class work.JtagMasterPkg::JtagMasterTransaction))'.
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterPkg File: ../../src/hvlTop/jtagMasterAgent/JtagMasterPkg.sv
# Error loading design
# End time: 00:44:03 on Mar 12,2025, Elapsed time: 0:00:06
# Errors: 4, Warnings: 0
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:48:59 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# ** Error: (vsim-8268) ../../src/hvlTop/jtagSlaveAgent/jtagSlaveSequences//JtagSlaveBaseSequence.sv(19): No Default value for formal 'parent' in task/function create.
#    Time: 0 ps  Iteration: 0  Region: /JtagSlaveSequencePkg::JtagSlaveBaseSequence File: ../../src/hvlTop/jtagSlaveAgent/jtagSlaveSequences/JtagSlaveSequencePkg.sv
# ** Error: (vsim-8268) ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterBaseSequence.sv(20): No Default value for formal 'parent' in task/function create.
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterSequencePkg::JtagMasterBaseSequence File: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences/JtagMasterSequencePkg.sv
# ** Error: (vsim-3567) ../../src/hvlTop/tb/jtagVirtualSequences//JtagMasterTestingVirtualSequence.sv(23): No field named 'jtagMasterBaseSequencer'.
#    Time: 0 ps  Iteration: 0  Region: /JtagVirtualSequencePkg::JtagMasterTestingVirtualSequence File: ../../src/hvlTop/tb/jtagVirtualSequences/JtagVirtualSequencePkg.sv
# ** Error (suppressible): (vsim-2997) ../../src/hvlTop/tb/jtagVirtualSequences//JtagMasterTestingVirtualSequence.sv(23): Cannot assign a packed type 'reg' to an unpacked type 'class mtiUvm.uvm_pkg::uvm_sequencer_base'.
#    Time: 0 ps  Iteration: 0  Region: /JtagVirtualSequencePkg::JtagMasterTestingVirtualSequence File: ../../src/hvlTop/tb/jtagVirtualSequences/JtagVirtualSequencePkg.sv
# ** Error: (vsim-8754) ../../src/hvlTop/tb/jtagVirtualSequences//JtagMasterTestingVirtualSequence.sv(23): Actual input arg. of type 'reg' for formal 'l_sequencer' of 'create_item' is not compatible with the formal's type 'class mtiUvm.uvm_pkg::uvm_sequencer_base'.
#    Time: 0 ps  Iteration: 0  Region: /JtagVirtualSequencePkg::JtagMasterTestingVirtualSequence File: ../../src/hvlTop/tb/jtagVirtualSequences/JtagVirtualSequencePkg.sv
# ** Error: (vsim-7065) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(67): Illegal assignment to class mtiUvm.uvm_pkg::uvm_component from class work.JtagSlavePkg::JtagSlaveTransaction
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-8754) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_component' for formal 'name' of 'new' is not compatible with the formal's type 'string'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-3046) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Too many arguments to 'new'. Expected 1, found 2.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-7065) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(67): Illegal assignment to class mtiUvm.uvm_pkg::uvm_component from class work.JtagMasterPkg::JtagMasterTransaction
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-8754) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_component' for formal 'name' of 'new' is not compatible with the formal's type 'string'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-3046) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Too many arguments to 'new'. Expected 1, found 2.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# Error loading design
# End time: 00:49:04 on Mar 12,2025, Elapsed time: 0:00:05
# Errors: 11, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:54:15 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# ** Error: (vsim-8268) ../../src/hvlTop/jtagSlaveAgent/jtagSlaveSequences//JtagSlaveBaseSequence.sv(17): No Default value for formal 'parent' in task/function create.
#    Time: 0 ps  Iteration: 0  Region: /JtagSlaveSequencePkg::JtagSlaveBaseSequence File: ../../src/hvlTop/jtagSlaveAgent/jtagSlaveSequences/JtagSlaveSequencePkg.sv
# ** Error: (vsim-8268) ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterBaseSequence.sv(18): No Default value for formal 'parent' in task/function create.
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterSequencePkg::JtagMasterBaseSequence File: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences/JtagMasterSequencePkg.sv
# ** Error: (vsim-7065) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(67): Illegal assignment to class mtiUvm.uvm_pkg::uvm_component from class work.JtagSlavePkg::JtagSlaveTransaction
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-8754) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_component' for formal 'name' of 'new' is not compatible with the formal's type 'string'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-3046) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Too many arguments to 'new'. Expected 1, found 2.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-7065) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(67): Illegal assignment to class mtiUvm.uvm_pkg::uvm_component from class work.JtagMasterPkg::JtagMasterTransaction
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-8754) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_component' for formal 'name' of 'new' is not compatible with the formal's type 'string'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-3046) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Too many arguments to 'new'. Expected 1, found 2.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# Error loading design
# End time: 00:54:20 on Mar 12,2025, Elapsed time: 0:00:05
# Errors: 8, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:58:05 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# ** Error: (vsim-8268) ../../src/hvlTop/jtagSlaveAgent/jtagSlaveSequences//JtagSlaveBaseSequence.sv(17): No Default value for formal 'parent' in task/function create.
#    Time: 0 ps  Iteration: 0  Region: /JtagSlaveSequencePkg::JtagSlaveBaseSequence File: ../../src/hvlTop/jtagSlaveAgent/jtagSlaveSequences/JtagSlaveSequencePkg.sv
# ** Error: (vsim-8268) ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterBaseSequence.sv(18): No Default value for formal 'parent' in task/function create.
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterSequencePkg::JtagMasterBaseSequence File: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences/JtagMasterSequencePkg.sv
# ** Error: (vsim-7065) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(67): Illegal assignment to class mtiUvm.uvm_pkg::uvm_component from class work.JtagSlavePkg::JtagSlaveTransaction
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-8754) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_component' for formal 'name' of 'new' is not compatible with the formal's type 'string'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-3046) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Too many arguments to 'new'. Expected 1, found 2.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagSlavePkg::JtagSlaveTransaction, "JtagSlaveTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-7065) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(67): Illegal assignment to class mtiUvm.uvm_pkg::uvm_component from class work.JtagMasterPkg::JtagMasterTransaction
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-8754) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_component' for formal 'name' of 'new' is not compatible with the formal's type 'string'.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# ** Error: (vsim-3046) /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh(66): Too many arguments to 'new'. Expected 1, found 2.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg::uvm_component_registry #(JtagMasterPkg::JtagMasterTransaction, "JtagMasterTransaction") File: /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/uvm_pkg.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# Error loading design
# End time: 00:58:12 on Mar 12,2025, Elapsed time: 0:00:07
# Errors: 8, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:01:24 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# UVM_FATAL ../../src/hvlTop/jtagEnv/JtagEnv.sv(25) @ 0: uvm_test_top.jtagEnv [JtagEnv] FAILED TO GET ENV CONFIG
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [HDL_TOP]     1
# [JtagEnv]     1
# [Questa UVM]     2
# [RNTST]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ps  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# Saving coverage database on exit...
# End time: 01:01:30 on Mar 12,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:04:23 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @651 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @667 
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @675 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @691 
#         analysis_export                   uvm_analysis_imp            -     @730 
#         get_ap                            uvm_analysis_port           -     @722 
#         get_peek_export                   uvm_get_peek_imp            -     @706 
#         put_ap                            uvm_analysis_port           -     @714 
#         put_export                        uvm_put_imp                 -     @698 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @683 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @738 
#         analysis_export                   uvm_analysis_imp            -     @777 
#         get_ap                            uvm_analysis_port           -     @769 
#         get_peek_export                   uvm_get_peek_imp            -     @753 
#         put_ap                            uvm_analysis_port           -     @761 
#         put_export                        uvm_put_imp                 -     @745 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @794 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @787 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @803 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ** Failure: (vsim-7073) ../../src/hvlTop/tb/jtagVirtualSequences//JtagMasterTestingVirtualSequence.sv(23): Attempt to dereference null class reference ((local::this.jtagMasterAgentConfig<11>)) in constraint.
#    Time: 0 ps  Iteration: 52  Process: /uvm_pkg::uvm_sequence_base::start/#FORK#294_f6b34bb File: ../../src/hvlTop/tb/jtagVirtualSequences//JtagMasterTestingVirtualSequence.sv
# Break in Task JtagVirtualSequencePkg/JtagMasterTestingVirtualSequence::body at ../../src/hvlTop/tb/jtagVirtualSequences//JtagMasterTestingVirtualSequence.sv line 23
# Stopped at ../../src/hvlTop/tb/jtagVirtualSequences//JtagMasterTestingVirtualSequence.sv line 23
#  exit
# Saving coverage database on exit...
# End time: 01:04:30 on Mar 12,2025, Elapsed time: 0:00:07
# Errors: 1, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+UartBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:31:14 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @790 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @800 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @813 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @829 
#         analysis_export                   uvm_analysis_imp            -     @868 
#         get_ap                            uvm_analysis_port           -     @860 
#         get_peek_export                   uvm_get_peek_imp            -     @844 
#         put_ap                            uvm_analysis_port           -     @852 
#         put_export                        uvm_put_imp                 -     @836 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @821 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @876 
#         analysis_export                   uvm_analysis_imp            -     @915 
#         get_ap                            uvm_analysis_port           -     @907 
#         get_peek_export                   uvm_get_peek_imp            -     @891 
#         put_ap                            uvm_analysis_port           -     @899 
#         put_export                        uvm_put_imp                 -     @883 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @932 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @925 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @941 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @968                              
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:31:21 on Mar 12,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 09:34:10 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @790 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @800 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @813 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @829 
#         analysis_export                   uvm_analysis_imp            -     @868 
#         get_ap                            uvm_analysis_port           -     @860 
#         get_peek_export                   uvm_get_peek_imp            -     @844 
#         put_ap                            uvm_analysis_port           -     @852 
#         put_export                        uvm_put_imp                 -     @836 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @821 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @876 
#         analysis_export                   uvm_analysis_imp            -     @915 
#         get_ap                            uvm_analysis_port           -     @907 
#         get_peek_export                   uvm_get_peek_imp            -     @891 
#         put_ap                            uvm_analysis_port           -     @899 
#         put_export                        uvm_put_imp                 -     @883 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @932 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @925 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @941 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @968                              
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 09:34:17 on Mar 12,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 12:34:54 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Error: (vsim-7065) ../../src/hvlTop/jtagMasterAgent//JtagMasterAgent.sv(63): Illegal assignment to class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_tlm_if_base #(class work.JtagMasterPkg::JtagMasterTransaction, class work.JtagMasterPkg::JtagMasterTransaction)) from class mtiUvm.uvm_pkg::uvm_analysis_imp #(int, class mtiUvm.uvm_pkg::uvm_subscriber #(int))
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterPkg File: ../../src/hvlTop/jtagMasterAgent/JtagMasterPkg.sv
# ** Error: (vsim-8754) ../../src/hvlTop/jtagMasterAgent//JtagMasterAgent.sv(63): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_analysis_imp #(int, class mtiUvm.uvm_pkg::uvm_subscriber #(int))' for formal 'provider' of 'connect' is not compatible with the formal's type 'class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_tlm_if_base #(class work.JtagMasterPkg::JtagMasterTransaction, class work.JtagMasterPkg::JtagMasterTransaction))'.
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterPkg File: ../../src/hvlTop/jtagMasterAgent/JtagMasterPkg.sv
# Error loading design
# End time: 12:35:00 on Mar 12,2025, Elapsed time: 0:00:06
# Errors: 2, Warnings: 0
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 12:36:52 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @816 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @829 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @845 
#         analysis_export                   uvm_analysis_imp            -     @884 
#         get_ap                            uvm_analysis_port           -     @876 
#         get_peek_export                   uvm_get_peek_imp            -     @860 
#         put_ap                            uvm_analysis_port           -     @868 
#         put_export                        uvm_put_imp                 -     @852 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @837 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @892 
#         analysis_export                   uvm_analysis_imp            -     @931 
#         get_ap                            uvm_analysis_port           -     @923 
#         get_peek_export                   uvm_get_peek_imp            -     @907 
#         put_ap                            uvm_analysis_port           -     @915 
#         put_export                        uvm_put_imp                 -     @899 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @948 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @941 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @957 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @984                              
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 12:36:59 on Mar 12,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 12:39:45 on Mar 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @816 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @829 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @845 
#         analysis_export                   uvm_analysis_imp            -     @884 
#         get_ap                            uvm_analysis_port           -     @876 
#         get_peek_export                   uvm_get_peek_imp            -     @860 
#         put_ap                            uvm_analysis_port           -     @868 
#         put_export                        uvm_put_imp                 -     @852 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @837 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @892 
#         analysis_export                   uvm_analysis_imp            -     @931 
#         get_ap                            uvm_analysis_port           -     @923 
#         get_peek_export                   uvm_get_peek_imp            -     @907 
#         put_ap                            uvm_analysis_port           -     @915 
#         put_export                        uvm_put_imp                 -     @899 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @963 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @941 
#         analysis_imp                      uvm_analysis_imp            -     @948 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @956 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @973 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1000                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 12:39:52 on Mar 12,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:43:34 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @816 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @829 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @845 
#         analysis_export                   uvm_analysis_imp            -     @884 
#         get_ap                            uvm_analysis_port           -     @876 
#         get_peek_export                   uvm_get_peek_imp            -     @860 
#         put_ap                            uvm_analysis_port           -     @868 
#         put_export                        uvm_put_imp                 -     @852 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @837 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @892 
#         analysis_export                   uvm_analysis_imp            -     @931 
#         get_ap                            uvm_analysis_port           -     @923 
#         get_peek_export                   uvm_get_peek_imp            -     @907 
#         put_ap                            uvm_analysis_port           -     @915 
#         put_export                        uvm_put_imp                 -     @899 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @963 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @941 
#         analysis_imp                      uvm_analysis_imp            -     @948 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @956 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @973 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1000                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:43:38 on Mar 23,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:02:51 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @816 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @829 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @845 
#         analysis_export                   uvm_analysis_imp            -     @884 
#         get_ap                            uvm_analysis_port           -     @876 
#         get_peek_export                   uvm_get_peek_imp            -     @860 
#         put_ap                            uvm_analysis_port           -     @868 
#         put_export                        uvm_put_imp                 -     @852 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @837 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @892 
#         analysis_export                   uvm_analysis_imp            -     @931 
#         get_ap                            uvm_analysis_port           -     @923 
#         get_peek_export                   uvm_get_peek_imp            -     @907 
#         put_ap                            uvm_analysis_port           -     @915 
#         put_export                        uvm_put_imp                 -     @899 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @963 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @941 
#         analysis_imp                      uvm_analysis_imp            -     @948 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @956 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @973 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1000    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:02:58 on Mar 23,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:32:21 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# the configured struct is '{jtagTestVectorWidth:0, jtagInstructionWidth:0, jtagInstructionOpcode:bypassRegister}
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:32:25 on Mar 23,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:34:28 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# the configured struct is '{jtagTestVectorWidth:testVectorWidth8Bit, jtagInstructionWidth:0, jtagInstructionOpcode:bypassRegister}
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:34:33 on Mar 23,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:44:38 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# the configured struct is '{jtagTestVectorWidth:testVectorWidth8Bit, jtagInstructionWidth:0, jtagInstructionOpcode:x}
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:44:43 on Mar 23,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:45:51 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# the configured struct is '{jtagTestVectorWidth:testVectorWidth8Bit, jtagInstructionWidth:instructionWidth3Bit, jtagInstructionOpcode:X}
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:45:55 on Mar 23,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:46:58 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# the configured struct is '{jtagTestVectorWidth:testVectorWidth8Bit, jtagInstructionWidth:instructionWidth3Bit, jtagInstructionOpcode:X}
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:47:03 on Mar 23,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:47:58 on Mar 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# the configured struct is '{jtagTestVectorWidth:testVectorWidth8Bit, jtagInstructionWidth:instructionWidth3Bit, jtagInstructionOpcode:X}
# The opcode is xx000
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:48:02 on Mar 23,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:23:07 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 48  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_f6d1dc2 File: ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv
# Fatal error in Function JtagMasterPkg/JtagMasterSeqItemConverter::fromClass at ../../src/hvlTop/jtagMasterAgent//JtagMasterSeqItemConverter.sv line 20
# 
# HDL call sequence:
# Stopped at ../../src/hvlTop/jtagMasterAgent//JtagMasterSeqItemConverter.sv 20 Function JtagMasterPkg/JtagMasterSeqItemConverter::fromClass
# called from  ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv 32 Task JtagMasterPkg/JtagMasterDriver::run_phase
# called from  /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
#  exit
# End time: 00:23:12 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 2, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:26:32 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 48  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_f6d1dc2 File: ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv
# Fatal error in Function JtagMasterPkg/JtagMasterSeqItemConverter::fromClass at ../../src/hvlTop/jtagMasterAgent//JtagMasterSeqItemConverter.sv line 20
# 
# HDL call sequence:
# Stopped at ../../src/hvlTop/jtagMasterAgent//JtagMasterSeqItemConverter.sv 20 Function JtagMasterPkg/JtagMasterSeqItemConverter::fromClass
# called from  ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv 32 Task JtagMasterPkg/JtagMasterDriver::run_phase
# called from  /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
#  exit
# End time: 00:26:37 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 2, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:28:04 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 48  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_f6d1dc2 File: ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv
# Fatal error in Function JtagMasterPkg/JtagMasterSeqItemConverter::fromClass at ../../src/hvlTop/jtagMasterAgent//JtagMasterSeqItemConverter.sv line 20
# 
# HDL call sequence:
# Stopped at ../../src/hvlTop/jtagMasterAgent//JtagMasterSeqItemConverter.sv 20 Function JtagMasterPkg/JtagMasterSeqItemConverter::fromClass
# called from  ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv 32 Task JtagMasterPkg/JtagMasterDriver::run_phase
# called from  /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
#  exit
# End time: 00:28:08 on Mar 24,2025, Elapsed time: 0:00:04
# Errors: 2, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:31:14 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxx01100100 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:31:19 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:33:10 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxx01100100 
# the test width is 001000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:33:14 on Mar 24,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:34:58 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @817 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @830 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @846 
#         analysis_export                   uvm_analysis_imp            -     @885 
#         get_ap                            uvm_analysis_port           -     @877 
#         get_peek_export                   uvm_get_peek_imp            -     @861 
#         put_ap                            uvm_analysis_port           -     @869 
#         put_export                        uvm_put_imp                 -     @853 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @838 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @893 
#         analysis_export                   uvm_analysis_imp            -     @932 
#         get_ap                            uvm_analysis_port           -     @924 
#         get_peek_export                   uvm_get_peek_imp            -     @908 
#         put_ap                            uvm_analysis_port           -     @916 
#         put_export                        uvm_put_imp                 -     @900 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @964 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @942 
#         analysis_imp                      uvm_analysis_imp            -     @949 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @957 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @974 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1001    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# the generated test is 00000000000000000000000001100100
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxx01100100 
# the test width is 001000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 ns  Iteration: 64  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:35:05 on Mar 24,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:04:53 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# ** Fatal: (vsim-8274) ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv(38): Virtual interface elem. 'DriverToBfm' not found in 'JtagMasterDriverBfm'.
#    Time: 0 ps  Iteration: 0  Region: /JtagMasterPkg::JtagMasterDriver File: ../../src/hvlTop/jtagMasterAgent//JtagMasterDriverProxy.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 01:04:57 on Mar 24,2025, Elapsed time: 0:00:04
# Errors: 1, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:05:53 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# the tms value is 0 and serial in is x
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:05:58 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:06:47 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# the tms value is 0 and serial in is x
# the tms value is 1 and serial in is x
# the tms value is 1 and serial in is x
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:06:52 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 02:49:32 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# the tms value is 0 and serial in is x
# the tms value is 1 and serial in is x
# the tms value is 1 and serial in is x
# the tms value is 0 and serial in is x
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2700: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2700 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 02:49:39 on Mar 24,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 02:55:20 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# the tms value is 1 and serial in is x
# the tms value is 1 and serial in is x
# the tms value is 0 and serial in is x
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 02:55:25 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 02:56:53 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# the tms value is 1 and serial in is x
# the tms value is 1 and serial in is x
# in capture state now 900
# the tms value is 0 and serial in is x
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 02:56:57 on Mar 24,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 02:57:47 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 02:57:52 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:27:32 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:27:37 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:29:19 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState
# THE STATE IS jtagDrScanState
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState
# THE STATE IS jtagCaptureIrState
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:29:24 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:31:17 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState @300
# THE STATE IS jtagDrScanState @500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState @700
# THE STATE IS jtagCaptureIrState @900
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:31:21 on Mar 24,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:33:30 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState @300
# THE STATE IS jtagDrScanState @500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState @700
# THE STATE IS jtagCaptureIrState @900
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 1
# the tms value is 0 and serial in is 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:33:35 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:35:05 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState @300
# THE STATE IS jtagDrScanState @500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState @700
# THE STATE IS jtagCaptureIrState @900
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0 @1100
# the tms value is 0 and serial in is 0 @1300
# the tms value is 0 and serial in is 1 @1500
# the tms value is 0 and serial in is 0 @1700
# the tms value is 0 and serial in is 0 @1900
# the tms value is 0 and serial in is 1 @2100
# the tms value is 0 and serial in is 1 @2300
# the tms value is 0 and serial in is 0 @2500
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:35:09 on Mar 24,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:36:56 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState @300
# THE STATE IS jtagDrScanState @500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState @700
# THE STATE IS jtagCaptureIrState @900
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0 @1100
# The serial in from driver is 0 @                1100
# The serial in from driver is 1 @                1300
# the tms value is 0 and serial in is 0 @1300
# the tms value is 0 and serial in is 1 @1500
# The serial in from driver is 0 @                1500
# The serial in from driver is 0 @                1700
# the tms value is 0 and serial in is 0 @1700
# the tms value is 0 and serial in is 0 @1900
# The serial in from driver is 1 @                1900
# The serial in from driver is 1 @                2100
# the tms value is 0 and serial in is 1 @2100
# the tms value is 0 and serial in is 1 @2300
# The serial in from driver is 0 @                2300
# the tms value is 0 and serial in is 0 @2500
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:37:02 on Mar 24,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:41:42 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState @300
# THE STATE IS jtagDrScanState @500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState @700
# THE STATE IS jtagCaptureIrState @900
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0 @1100 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0
# The serial in from driver is 0 @                1100
# The serial in from driver is 1 @                1300
# the tms value is 0 and serial in is 0 @1300 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00
# the tms value is 0 and serial in is 1 @1500 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxx001
# The serial in from driver is 0 @                1500
# The serial in from driver is 0 @                1700
# the tms value is 0 and serial in is 0 @1700 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxx0010
# the tms value is 0 and serial in is 0 @1900 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxx00100
# The serial in from driver is 1 @                1900
# The serial in from driver is 1 @                2100
# the tms value is 0 and serial in is 1 @2100 temp is xxxxxxxxxxxxxxxxxxxxxxxxxx001001
# the tms value is 0 and serial in is 1 @2300 temp is xxxxxxxxxxxxxxxxxxxxxxxxx0010011
# The serial in from driver is 0 @                2300
# the tms value is 0 and serial in is 0 @2500 temp is xxxxxxxxxxxxxxxxxxxxxxxx00100110
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:41:47 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 11:12:39 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState @300
# THE STATE IS jtagDrScanState @500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState @700
# THE STATE IS jtagCaptureIrState @900
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# The serial in from driver is 0 @                1100
# The serial in from driver is 1 @                1300
# @1300 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0 @1300 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0
# the tms value is 0 and serial in is 1 @1500 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01
# The serial in from driver is 0 @                1500
# The serial in from driver is 0 @                1700
# the tms value is 0 and serial in is 0 @1700 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxx010
# the tms value is 0 and serial in is 0 @1900 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxx0100
# The serial in from driver is 1 @                1900
# The serial in from driver is 1 @                2100
# the tms value is 0 and serial in is 1 @2100 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxx01001
# the tms value is 0 and serial in is 1 @2300 temp is xxxxxxxxxxxxxxxxxxxxxxxxxx010011
# The serial in from driver is 0 @                2300
# the tms value is 0 and serial in is 0 @2500 temp is xxxxxxxxxxxxxxxxxxxxxxxxx0100110
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 11:12:44 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 11:14:26 on Mar 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# first tms is being sent @100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagIdleState @300
# THE STATE IS jtagDrScanState @500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagIrScanState @700
# THE STATE IS jtagCaptureIrState @900
# in capture state now 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0 @1100 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0
# The serial in from driver is 0 @                1100
# The serial in from driver is 1 @                1300
# the tms value is 0 and serial in is 0 @1300 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00
# the tms value is 0 and serial in is 1 @1500 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxx001
# The serial in from driver is 0 @                1500
# The serial in from driver is 0 @                1700
# the tms value is 0 and serial in is 0 @1700 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxx0010
# the tms value is 0 and serial in is 0 @1900 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxx00100
# The serial in from driver is 1 @                1900
# The serial in from driver is 1 @                2100
# the tms value is 0 and serial in is 1 @2100 temp is xxxxxxxxxxxxxxxxxxxxxxxxxx001001
# the tms value is 0 and serial in is 1 @2300 temp is xxxxxxxxxxxxxxxxxxxxxxxxx0010011
# The serial in from driver is 0 @                2300
# the tms value is 0 and serial in is 0 @2500 temp is xxxxxxxxxxxxxxxxxxxxxxxx00100110
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2500 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 11:14:31 on Mar 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 15:45:45 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
#  first tms captured @300 the tms value is 0 and serial in is x
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# @500 the tms value is 1 and serial in is x
# @700 the tms value is 1 and serial in is x
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# @900 the tms value is 0 and serial in is x
# @1100 the tms value is 0 and serial in is 0
# the tms value is 0 and serial in is 0 @1100 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# the tms value is 0 and serial in is 0 @1300 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00
# the tms value is 0 and serial in is 0 @1500 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxxx000
# THE STATE IS jtagExit1IrState @                1500
# THE STATE IS jtagUpdateIrState @                1700
# the tms value is 1 and serial in is 0 @1700 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxxx0000
# the tms value is 1 and serial in is 0 @1900 temp is xxxxxxxxxxxxxxxxxxxxxxxxxxx00000
# THE STATE IS jtagDrScanState @                1900
# THE STATE IS jtagCaptureDrState @                2100
# the tms value is 1 and serial in is 0 @2100 temp is xxxxxxxxxxxxxxxxxxxxxxxxxx000000
# the tms value is 0 and serial in is 0 @2300 temp is xxxxxxxxxxxxxxxxxxxxxxxxx0000000
# THE STATE IS jtagShiftDrState @                2300
# THE STATE IS jtagShiftDrState @                2500
# the tms value is 0 and serial in is 0 @2500 temp is xxxxxxxxxxxxxxxxxxxxxxxx00000000
# the tms value is 0 and serial in is 0 @2700 temp is xxxxxxxxxxxxxxxxxxxxxxx000000000
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# the tms value is 0 and serial in is 1 @2900 temp is xxxxxxxxxxxxxxxxxxxxxx0000000001
# the tms value is 0 and serial in is 0 @3100 temp is xxxxxxxxxxxxxxxxxxxxx00000000010
# THE STATE IS jtagExit1DrState @                3100
# THE STATE IS jtagUpdateDrState @                3300
# the tms value is 1 and serial in is 0 @3300 temp is xxxxxxxxxxxxxxxxxxxx000000000100
# the tms value is 1 and serial in is 0 @3500 temp is xxxxxxxxxxxxxxxxxxx0000000001000
# THE STATE IS jtagIdleState @                3500
# THE STATE IS jtagResetState @                3700
# the tms value is 0 and serial in is 0 @3700 temp is xxxxxxxxxxxxxxxxxx00000000010000
# the tms value is 0 and serial in is 0 @3900 temp is xxxxxxxxxxxxxxxxx000000000100000
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagResetState @                4100
# the tms value is 0 and serial in is 0 @4100 temp is xxxxxxxxxxxxxxxx0000000001000000
# the tms value is 0 and serial in is 0 @4300 temp is xxxxxxxxxxxxxxx00000000010000000
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagResetState @                4500
# the tms value is 0 and serial in is 0 @4500 temp is xxxxxxxxxxxxxx000000000100000000
# the tms value is 0 and serial in is 0 @4700 temp is xxxxxxxxxxxxx0000000001000000000
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagResetState @                4900
# the tms value is 0 and serial in is 0 @4900 temp is xxxxxxxxxxxx00000000010000000000
# the tms value is 0 and serial in is 0 @5100 temp is xxxxxxxxxxx000000000100000000000
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagResetState @                5300
# the tms value is 0 and serial in is 0 @5300 temp is xxxxxxxxxx0000000001000000000000
# the tms value is 0 and serial in is 0 @5500 temp is xxxxxxxxx00000000010000000000000
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagResetState @                5700
# the tms value is 0 and serial in is 0 @5700 temp is xxxxxxxx000000000100000000000000
# the tms value is 0 and serial in is 0 @5900 temp is xxxxxxx0000000001000000000000000
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagResetState @                6100
# the tms value is 0 and serial in is 0 @6100 temp is xxxxxx00000000010000000000000000
# the tms value is 0 and serial in is 0 @6300 temp is xxxxx000000000100000000000000000
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 15:45:52 on Mar 25,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 15:46:47 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @965 
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @943 
#         analysis_imp                      uvm_analysis_imp            -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @958 
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @975 
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1002    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE IS jtagExit1IrState @                1500
# THE STATE IS jtagUpdateIrState @                1700
# THE STATE IS jtagDrScanState @                1900
# THE STATE IS jtagCaptureDrState @                2100
# THE STATE IS jtagShiftDrState @                2300
# THE STATE IS jtagShiftDrState @                2500
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE IS jtagExit1DrState @                3100
# THE STATE IS jtagUpdateDrState @                3300
# THE STATE IS jtagIdleState @                3500
# THE STATE IS jtagResetState @                3700
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagResetState @                4100
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagResetState @                4500
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagResetState @                4900
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagResetState @                5300
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagResetState @                5700
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagResetState @                6100
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 15:46:52 on Mar 25,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:04:15 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1108
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1142    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE IS jtagExit1IrState @                1500
# THE STATE IS jtagUpdateIrState @                1700
# THE STATE IS jtagDrScanState @                1900
# THE STATE IS jtagCaptureDrState @                2100
# THE STATE IS jtagShiftDrState @                2300
# THE STATE IS jtagShiftDrState @                2500
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE IS jtagExit1DrState @                3100
# THE STATE IS jtagUpdateDrState @                3300
# THE STATE IS jtagIdleState @                3500
# THE STATE IS jtagResetState @                3700
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagResetState @                4100
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagResetState @                4500
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagResetState @                4900
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagResetState @                5300
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagResetState @                5700
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagResetState @                6100
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:04:20 on Mar 25,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:36:42 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# ** Fatal: (vsim-8274) ../../src/hvlTop/jtagSlaveAgent/JtagSlaveDriverProxy.sv(30): Virtual interface elem. 'observedata' not found in 'JtagSlaveDriverBfm'.
#    Time: 0 ps  Iteration: 0  Region: /JtagSlavePkg::JtagSlaveDriver File: ../../src/hvlTop/jtagSlaveAgent/JtagSlaveDriverProxy.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 22:36:46 on Mar 25,2025, Elapsed time: 0:00:04
# Errors: 1, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:37:14 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100
# THE STATE in slave IS jtagIdleState @                 300
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500
# THE STATE in slave IS jtagIrScanState @                 700
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900
# THE STATE in slave IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1500
# THE STATE IS jtagExit1IrState @                1500
# THE STATE IS jtagUpdateIrState @                1700
# THE STATE in slave IS jtagExit1IrState @                1700
# THE STATE in slave IS jtagUpdateIrState @                1900
# THE STATE IS jtagDrScanState @                1900
# THE STATE IS jtagCaptureDrState @                2100
# THE STATE in slave IS jtagDrScanState @                2100
# THE STATE in slave IS jtagCaptureDrState @                2300
# THE STATE IS jtagShiftDrState @                2300
# THE STATE IS jtagShiftDrState @                2500
# THE STATE in slave IS jtagShiftDrState @                2500
# THE STATE in slave IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                3100
# THE STATE IS jtagExit1DrState @                3100
# THE STATE IS jtagUpdateDrState @                3300
# THE STATE in slave IS jtagExit1DrState @                3300
# THE STATE in slave IS jtagUpdateDrState @                3500
# THE STATE IS jtagIdleState @                3500
# THE STATE IS jtagResetState @                3700
# THE STATE in slave IS jtagIdleState @                3700
# THE STATE in slave IS jtagResetState @                3900
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagResetState @                4100
# THE STATE in slave IS jtagIdleState @                4100
# THE STATE in slave IS jtagResetState @                4300
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagResetState @                4500
# THE STATE in slave IS jtagIdleState @                4500
# THE STATE in slave IS jtagResetState @                4700
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagResetState @                4900
# THE STATE in slave IS jtagIdleState @                4900
# THE STATE in slave IS jtagResetState @                5100
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagResetState @                5300
# THE STATE in slave IS jtagIdleState @                5300
# THE STATE in slave IS jtagResetState @                5500
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagResetState @                5700
# THE STATE in slave IS jtagIdleState @                5700
# THE STATE in slave IS jtagResetState @                5900
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagResetState @                6100
# THE STATE in slave IS jtagIdleState @                6100
# THE STATE in slave IS jtagResetState @                6300
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:37:21 on Mar 25,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:56:54 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100
# THE STATE in slave IS jtagIdleState @                 300
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500
# THE STATE in slave IS jtagIrScanState @                 700
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900
# THE STATE in slave IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1500
# THE STATE IS jtagExit1IrState @                1500
# THE STATE IS jtagUpdateIrState @                1700
# THE STATE in slave IS jtagExit1IrState @                1700
# THE STATE in slave IS jtagUpdateIrState @                1900
# THE STATE IS jtagDrScanState @                1900
# THE STATE IS jtagCaptureDrState @                2100
# THE STATE in slave IS jtagDrScanState @                2100
# THE STATE in slave IS jtagCaptureDrState @                2300
# THE STATE IS jtagShiftDrState @                2300
# THE STATE IS jtagShiftDrState @                2500
# THE STATE in slave IS jtagShiftDrState @                2500
# THE STATE in slave IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                3100
# THE STATE IS jtagExit1DrState @                3100
# THE STATE IS jtagUpdateDrState @                3300
# THE STATE in slave IS jtagExit1DrState @                3300
# THE STATE in slave IS jtagUpdateDrState @                3500
# THE STATE IS jtagIdleState @                3500
# THE STATE IS jtagIdleState @                3700
# THE STATE in slave IS jtagIdleState @                3700
# THE STATE in slave IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6300
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:57:01 on Mar 25,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:07:16 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00100
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01000
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 1000x
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 000xx
# THE STATE IS jtagShiftIrState @                1900
# THE STATE IS jtagExit1IrState @                2100
# THE STATE in slave IS jtagShiftIrState @                2100 instruction is 00xxx
# THE STATE in slave IS jtagExit1IrState @                2300 instruction is 0xxxx
# THE STATE IS jtagUpdateIrState @                2300
# THE STATE IS jtagDrScanState @                2500
# THE STATE in slave IS jtagUpdateIrState @                2500 instruction is 0xxxx
# THE STATE in slave IS jtagDrScanState @                2700 instruction is 0xxxx
# THE STATE IS jtagCaptureDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagCaptureDrState @                2900 instruction is 0xxxx
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 0xxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 0xxxx
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 0xxxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagExit1DrState @                3700
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 0xxxx
# THE STATE in slave IS jtagExit1DrState @                3900 instruction is 0xxxx
# THE STATE IS jtagUpdateDrState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagUpdateDrState @                4100 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                4300 instruction is 0xxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                4700 instruction is 0xxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 0xxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 0xxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 0xxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 0xxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:07:24 on Mar 25,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:11:01 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00101
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01010
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 1010x
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 010xx
# THE STATE IS jtagShiftIrState @                1900
# THE STATE IS jtagExit1IrState @                2100
# THE STATE in slave IS jtagShiftIrState @                2100 instruction is 10xxx
# THE STATE in slave IS jtagExit1IrState @                2300 instruction is 0xxxx
# THE STATE IS jtagUpdateIrState @                2300
# THE STATE IS jtagDrScanState @                2500
# THE STATE in slave IS jtagUpdateIrState @                2500 instruction is 0xxxx
# THE STATE in slave IS jtagDrScanState @                2700 instruction is 0xxxx
# THE STATE IS jtagCaptureDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagCaptureDrState @                2900 instruction is 0xxxx
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 0xxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 0xxxx
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 0xxxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagExit1DrState @                3700
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 0xxxx
# THE STATE in slave IS jtagExit1DrState @                3900 instruction is 0xxxx
# THE STATE IS jtagUpdateDrState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagUpdateDrState @                4100 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                4300 instruction is 0xxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                4700 instruction is 0xxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 0xxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 0xxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 0xxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 0xxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 0xxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:11:08 on Mar 25,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:13:52 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00100
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01001
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 10010
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 0010x
# THE STATE IS jtagShiftIrState @                1900
# THE STATE IS jtagExit1IrState @                2100
# THE STATE in slave IS jtagShiftIrState @                2100 instruction is 010xx
# THE STATE in slave IS jtagExit1IrState @                2300 instruction is 10xxx
# THE STATE IS jtagUpdateIrState @                2300
# THE STATE IS jtagDrScanState @                2500
# THE STATE in slave IS jtagUpdateIrState @                2500 instruction is 10xxx
# THE STATE in slave IS jtagDrScanState @                2700 instruction is 10xxx
# THE STATE IS jtagCaptureDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagCaptureDrState @                2900 instruction is 10xxx
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 10xxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 10xxx
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 10xxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagExit1DrState @                3700
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 10xxx
# THE STATE in slave IS jtagExit1DrState @                3900 instruction is 10xxx
# THE STATE IS jtagUpdateDrState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagUpdateDrState @                4100 instruction is 10xxx
# THE STATE in slave IS jtagIdleState @                4300 instruction is 10xxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 10xxx
# THE STATE in slave IS jtagIdleState @                4700 instruction is 10xxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 10xxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 10xxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 10xxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 10xxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 10xxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 10xxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 10xxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 10xxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:13:57 on Mar 25,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:15:11 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00100
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01001
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 10010
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100
# THE STATE IS jtagShiftIrState @                1900
# THE STATE IS jtagExit1IrState @                2100
# THE STATE in slave IS jtagShiftIrState @                2100 instruction is 01000
# THE STATE in slave IS jtagExit1IrState @                2300 instruction is 1000x
# THE STATE IS jtagUpdateIrState @                2300
# THE STATE IS jtagDrScanState @                2500
# THE STATE in slave IS jtagUpdateIrState @                2500 instruction is 1000x
# THE STATE in slave IS jtagDrScanState @                2700 instruction is 1000x
# THE STATE IS jtagCaptureDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagCaptureDrState @                2900 instruction is 1000x
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 1000x
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 1000x
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 1000x
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagExit1DrState @                3700
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 1000x
# THE STATE in slave IS jtagExit1DrState @                3900 instruction is 1000x
# THE STATE IS jtagUpdateDrState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagUpdateDrState @                4100 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                4300 instruction is 1000x
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                4700 instruction is 1000x
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                5100 instruction is 1000x
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                5500 instruction is 1000x
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                5900 instruction is 1000x
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                6300 instruction is 1000x
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:15:16 on Mar 25,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:51:52 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00101
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01010
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 10100
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01000
# THE STATE IS jtagShiftIrState @                1900
# THE STATE IS jtagExit1IrState @                2100
# THE STATE in slave IS jtagShiftIrState @                2100 instruction is 1000x
# THE STATE in slave IS jtagExit1IrState @                2300 instruction is 000xx
# THE STATE IS jtagUpdateIrState @                2300
# THE STATE IS jtagDrScanState @                2500
# THE STATE in slave IS jtagUpdateIrState @                2500 instruction is 000xx
# THE STATE in slave IS jtagDrScanState @                2700 instruction is 000xx
# THE STATE IS jtagCaptureDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagCaptureDrState @                2900 instruction is 000xx
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 000xx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 000xx
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 000xx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagExit1DrState @                3700
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 000xx
# THE STATE in slave IS jtagExit1DrState @                3900 instruction is 000xx
# THE STATE IS jtagUpdateDrState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagUpdateDrState @                4100 instruction is 000xx
# THE STATE in slave IS jtagIdleState @                4300 instruction is 000xx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 000xx
# THE STATE in slave IS jtagIdleState @                4700 instruction is 000xx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 000xx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 000xx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 000xx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 000xx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 000xx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 000xx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 000xx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 000xx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:51:57 on Mar 25,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:53:49 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00100
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01001
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 10010
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100
# THE STATE IS jtagShiftIrState @                1900
# THE STATE IS jtagExit1IrState @                2100
# THE STATE in slave IS jtagShiftIrState @                2100 instruction is 01000
# THE STATE in slave IS jtagExit1IrState @                2300 instruction is 1000x
# THE STATE IS jtagUpdateIrState @                2300
# THE STATE IS jtagDrScanState @                2500
# THE STATE in slave IS jtagUpdateIrState @                2500 instruction is 1000x
# THE STATE in slave IS jtagDrScanState @                2700 instruction is 1000x
# THE STATE IS jtagCaptureDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagCaptureDrState @                2900 instruction is 1000x
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 1000x
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 1000x
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 1000x
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagExit1DrState @                3700
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 1000x
# THE STATE in slave IS jtagExit1DrState @                3900 instruction is 1000x
# THE STATE IS jtagUpdateDrState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagUpdateDrState @                4100 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                4300 instruction is 1000x
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                4700 instruction is 1000x
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                5100 instruction is 1000x
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                5500 instruction is 1000x
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                5900 instruction is 1000x
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 1000x
# THE STATE in slave IS jtagIdleState @                6300 instruction is 1000x
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:53:54 on Mar 25,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:55:11 on Mar 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00100
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01001
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 10010
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 01000
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 01000
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 01000
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 01000
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 01000
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 01000
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 01000
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 01000
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 01000
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 01000
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 01000
# THE STATE in slave IS jtagIdleState @                4300 instruction is 01000
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 01000
# THE STATE in slave IS jtagIdleState @                4700 instruction is 01000
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 01000
# THE STATE in slave IS jtagIdleState @                5100 instruction is 01000
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 01000
# THE STATE in slave IS jtagIdleState @                5500 instruction is 01000
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 01000
# THE STATE in slave IS jtagIdleState @                5900 instruction is 01000
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 01000
# THE STATE in slave IS jtagIdleState @                6300 instruction is 01000
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:55:15 on Mar 25,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:15:12 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:15:17 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:28:15 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(48): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:28:20 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 35
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:29:23 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(48): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(233): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:29:28 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 35
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:31:23 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 and register bank data is xxxxx
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(49): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 and register bank data is xxxxx
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:31:28 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 35
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:33:41 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 and register bank data is xxxxx
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(49): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 and register bank data is xxxxx
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^^^^^^**************8entered here
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:33:48 on Mar 26,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 35
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:34:58 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(48): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(49): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 1
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 and register bank data is xxxxx
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:35:02 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 36
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:38:54 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(235): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(48): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(49): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 and register bank data is xxxxx
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 and register bank data is xxxxx
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 and register bank data is xxxxx
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 and register bank data is xxxxx
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 and register bank data is xxxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 and register bank data is xxxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 and register bank data is xxxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 and register bank data is xxxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:38:58 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 19
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:44:09 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and register bank data is xxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 and register bank data is xxxxx
# monkey u failed
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 and register bank data is xxxxx
# monkey u failed
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 and register bank data is xxxxx
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(236): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 and register bank data is xxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:44:16 on Mar 26,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 34
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:47:42 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:47:46 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:49:06 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:49:11 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:51:41 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:51:45 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:53:12 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# 
#  serial in is 0 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 
# 
#  serial in is 1 
# 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# 
#  serial in is 1 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 
# 
#  serial in is 0 
# 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# 
#  serial in is 0 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:53:19 on Mar 26,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:54:21 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# 
#  serial in is 0 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00010 
# 
#  serial in is 1 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# 
#  serial in is 1 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00010 
# 
#  serial in is 0 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00010 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# 
#  serial in is 0 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:54:25 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:55:06 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# 
#  serial in is 0 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# 
#  serial in is 1 
#  	 instruction is 00001 
# 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 00000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# 
#  serial in is 1 
#  	 instruction is 00000 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 00000 
# 
#  serial in is 0 
#  	 instruction is 00000 
# 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00000 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# 
#  serial in is 0 
#  	 instruction is 00000 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00000 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00000 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00000 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00000 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00000 
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00000 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00000 
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00000 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00000 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00000 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00000 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00000 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00000 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00000 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00000 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00000 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00000 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00000 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00000 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00000 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00000 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00000 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:55:13 on Mar 26,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 00:58:35 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# 
#  serial in is 0 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00100 
# 
#  serial in is 1 
#  	 instruction is 00100 
# 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 01001 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# 
#  serial in is 1 
#  	 instruction is 01001 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 10011 
# 
#  serial in is 0 
#  	 instruction is 10011 
# 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00110 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# 
#  serial in is 0 
#  	 instruction is 00110 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 01100 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 01100 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 01100 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 01100 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 01100 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 01100 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 01100 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 01100 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 01100 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 01100 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 01100 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 01100 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 01100 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 01100 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 01100 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 01100 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 01100 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 01100 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 01100 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 01100 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 01100 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 01100 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 00:58:39 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:00:59 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# 
#  serial in is 0 
#  	 instruction is 00010 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# 
#  serial in is 1 
#  	 instruction is 00001 
# 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# 
#  serial in is 1 
#  	 instruction is 10000 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# 
#  serial in is 0 
#  	 instruction is 11000 
# 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# 
#  serial in is 0 
#  	 instruction is 01100 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00110 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00110 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:01:04 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:03:35 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00110 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00110 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:03:41 on Mar 26,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:05:06 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00110 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00110 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:05:11 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:09:01 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# monkey u failed
# monkey u failed
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# monkey u failed
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# monkey u failed
# monkey u failed
# monkey u failed
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# monkey u failed
# monkey u failed
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00110 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00110 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:09:05 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:09:29 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# monkey u failed
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(44): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# monkey u failed
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# monkey u failed
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# monkey u failed
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 010xx and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:09:34 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:10:41 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:10:46 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:11:32 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# monkey u failed
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(44): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# monkey u failed
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# monkey u failed
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# monkey u failed
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 010xx and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:11:38 on Mar 26,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:12:22 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:12:27 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:12:50 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:12:57 on Mar 26,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:13:50 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# monkey u failed
# monkey u failed
##########1d size of array is 0 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# monkey u failed
# monkey u failed
##########1d size of array is 1 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# monkey u failed
# monkey u failed
##########1d size of array is 1 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# monkey u failed
# monkey u failed
##########1d size of array is 1 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 010xx and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:13:54 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:23:44 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(49): (vopt-2240) Treating stand-alone use of function 'next' as an implicit VOID cast.
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:23:51 on Mar 26,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:24:40 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(50): (vopt-2240) Treating stand-alone use of function 'next' as an implicit VOID cast.
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:24:44 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:27:28 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(49): (vopt-2240) Treating stand-alone use of function 'next' as an implicit VOID cast.
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# the next enum moved is bypassRegister
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:27:32 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:28:31 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10xxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 110xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1110x and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01110 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00111 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00011 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00001 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00000 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:28:35 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:29:50 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 01000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 00100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00010 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00010 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00010 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00010 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00010 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10xxxxxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 110xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00010 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1110xxxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01110xxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 001110xx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00010 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0001110x and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00001110 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00000111 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00010 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00010 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00010 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00010 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00010 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00010 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00010 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00010 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00010 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:29:55 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:31:02 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10xxxxxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 110xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1110xxxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01110xxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 001110xx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0001110x and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00001110 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00000111 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00110 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00110 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:31:06 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:32:11 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 000xxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0000xxxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10000xxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 110000xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagExit1DrState @                3500
# THE STATE IS jtagUpdateDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1110000x and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01110000 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00111000 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                3700 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                3900 instruction is 00110 
# THE STATE IS jtagIdleState @                3900
# THE STATE IS jtagIdleState @                4100
# THE STATE in slave IS jtagIdleState @                4100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4300 instruction is 00110 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:32:17 on Mar 26,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:35:41 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 000xxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0000xxxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10000xxx and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 110000xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1110000x and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01110000 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00111000 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00011100 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00001110 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00000111 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00000011 and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10000001 and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11000000 and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11100000 and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11110000 and data in is 1
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111000 and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111100 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01111110 and data in is 0
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00111111 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:35:47 on Mar 26,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:37:14 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:37:18 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:48:48 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:48:53 on Mar 26,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 01:52:21 on Mar 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 01:52:25 on Mar 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:49:30 on Mar 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:49:34 on Mar 27,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 11:06:50 on Mar 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @818 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @831 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @847 
#         analysis_export                   uvm_analysis_imp            -     @886 
#         get_ap                            uvm_analysis_port           -     @878 
#         get_peek_export                   uvm_get_peek_imp            -     @862 
#         put_ap                            uvm_analysis_port           -     @870 
#         put_export                        uvm_put_imp                 -     @854 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @839 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @894 
#         analysis_export                   uvm_analysis_imp            -     @933 
#         get_ap                            uvm_analysis_port           -     @925 
#         get_peek_export                   uvm_get_peek_imp            -     @909 
#         put_ap                            uvm_analysis_port           -     @917 
#         put_export                        uvm_put_imp                 -     @901 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1097
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1075
#         analysis_imp                      uvm_analysis_imp            -     @1082
#       jtagSlaveDriver                     JtagSlaveDriver             -     @943 
#         rsp_port                          uvm_analysis_port           -     @958 
#         seq_item_port                     uvm_seq_item_pull_port      -     @950 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1090
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1109
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @966 
#         rsp_export                        uvm_analysis_export         -     @973 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1067
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1143    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 11:06:55 on Mar 27,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:39:02 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1113
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1147    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE IS jtagResetState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagIdleState @                 300
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE IS jtagDrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagIrScanState @                 700
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE IS jtagCaptureIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagShiftIrState @                1900
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE IS jtagExit1IrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagUpdateIrState @                2300
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE IS jtagDrScanState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagCaptureDrState @                2700
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# THE STATE IS jtagExit1DrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagUpdateDrState @                4700
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:39:09 on Mar 28,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:41:16 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1113
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1147    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxx100
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxx0100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxx00100
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxx100100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxx1100100
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ********************
#  THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxx01100100
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:41:20 on Mar 28,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 16:34:19 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-7063) ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterMonitorBfm.sv(93): Failed to find 'jtagPacketSttruct' in hierarchical name '/jtagPacketSttruct/jtagTestVector'.
# Optimization failed
# Error loading design
# End time: 16:34:20 on Mar 28,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 16:35:28 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1113
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1147    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ********************
#  THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 16:35:35 on Mar 28,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:13:42 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1113
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1147    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ********************
#  THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:13:47 on Mar 28,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:47:41 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_component.svh(1750) @ 0: jtagSlaveMonitorAnalysisPort [CLDEXT] Cannot set 'jtagSlaveMonitorAnalysisPort' as a child of 'uvm_test_top.jtagEnv.JtagSlaveAgent.jtagSlaveMonitor', which already has a child by that name.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [CLDEXT]     1
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ps  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# Saving coverage database on exit...
# End time: 23:47:48 on Mar 28,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 23:49:22 on Mar 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ********************
#  THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 23:49:27 on Mar 28,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:34:44 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ********************
#  THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:34:49 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:47:22 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ********************
#  THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:47:27 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:48:37 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagExit1DrState @                4300
# THE STATE IS jtagUpdateDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagExit1DrState @                4500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateDrState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:48:41 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:50:00 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                4500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagExit1DrState @                5700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE in slave IS jtagExit1DrState @                5900 instruction is 00110 
# THE STATE IS jtagUpdateDrState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagUpdateDrState @                6100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:50:04 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:51:42 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# THE STATE IS jtagExit1DrState @                3900
# THE STATE IS jtagUpdateDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagExit1DrState @                4100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateDrState @                4300 instruction is 00110 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:51:49 on Mar 29,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 10:52:45 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1DrState @                3900
# THE STATE IS jtagUpdateDrState @                4100
# ********************
#  THE STATE IS jtagExit1DrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagExit1DrState @                4100 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                4300 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                4300
# THE STATE IS jtagIdleState @                4500
# ********************
#  THE STATE IS jtagIdleState @                4500 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                4700 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 10:52:49 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 11:33:21 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagExit1DrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagExit1DrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagExit1DrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagUpdateDrState @                4300
# THE STATE IS jtagIdleState @                4500
# ********************
#  THE STATE IS jtagUpdateDrState @                4500 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagUpdateDrState @                4500 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                4700 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                4700
# THE STATE IS jtagIdleState @                4900
# ********************
#  THE STATE IS jtagIdleState @                4900 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                4900 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5100 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                5100
# THE STATE IS jtagIdleState @                5300
# ********************
#  THE STATE IS jtagIdleState @                5300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                5300 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5500 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                5500
# THE STATE IS jtagIdleState @                5700
# ********************
#  THE STATE IS jtagIdleState @                5700 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                5700 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                5900 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                5900
# THE STATE IS jtagIdleState @                6100
# ********************
#  THE STATE IS jtagIdleState @                6100 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagIdleState @                6100 instruction is 00110 
# THE STATE in slave IS jtagIdleState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagIdleState @                6300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 11:33:26 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 11:34:10 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                4500 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4900 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5300 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5700 instruction is 00110 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is x
# THE STATE in slave IS jtagExit1DrState @                6100 instruction is 00110 
# THE STATE in slave IS jtagUpdateDrState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 11:34:16 on Mar 29,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 11:56:32 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx 
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                4500 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4700 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4900 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5100 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5300 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5500 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5700 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5900 instruction is 00110 
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is x
# THE STATE in slave IS jtagExit1DrState @                6100 instruction is 00110 
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateDrState @                6300 instruction is 00110 
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 11:56:37 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:47:21 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and serial out is x
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and serial out is x
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and serial out is x
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 and serial out is x
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 and serial out is x
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                4500 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4700 instruction is 00110 and serial out is 0
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4900 instruction is 00110 and serial out is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5100 instruction is 00110 and serial out is 1
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5300 instruction is 00110 and serial out is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5500 instruction is 00110 and serial out is 0
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5700 instruction is 00110 and serial out is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5900 instruction is 00110 and serial out is 1
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is x
# THE STATE in slave IS jtagExit1DrState @                6100 instruction is 00110 and serial out is 0
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE in slave IS jtagUpdateDrState @                6300 instruction is 00110 and serial out is 0
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:47:26 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:49:57 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagResetState @                 100 instruction is xxxxx and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE in slave IS jtagIdleState @                 300 instruction is xxxxx and serial out is x
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                 500 instruction is xxxxx and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE in slave IS jtagIrScanState @                 700 instruction is xxxxx and serial out is x
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagCaptureIrState @                 900 instruction is xxxxx and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE in slave IS jtagShiftIrState @                1100 instruction is 00010 and serial out is x
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1300 instruction is 00001 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE in slave IS jtagShiftIrState @                1500 instruction is 10000 and serial out is x
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftIrState @                1700 instruction is 11000 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE in slave IS jtagShiftIrState @                1900 instruction is 01100 and serial out is x
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagExit1IrState @                2100 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE in slave IS jtagUpdateIrState @                2300 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagDrScanState @                2500 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE in slave IS jtagCaptureDrState @                2700 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE in slave IS jtagShiftDrState @                2900 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3100 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3300 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                3500 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3700 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE in slave IS jtagShiftDrState @                3900 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4100 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE in slave IS jtagShiftDrState @                4300 instruction is 00110 and serial out is x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# THE STATE in slave IS jtagShiftDrState @                4500 instruction is 00110 and serial out is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4700 instruction is 00110 and serial out is 0
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# THE STATE in slave IS jtagShiftDrState @                4900 instruction is 00110 and serial out is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5100 instruction is 00110 and serial out is 1
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5300 instruction is 00110 and serial out is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5500 instruction is 00110 and serial out is 0
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5700 instruction is 00110 and serial out is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE in slave IS jtagShiftDrState @                5900 instruction is 00110 and serial out is 1
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is x
# THE STATE in slave IS jtagExit1DrState @                6100 instruction is 00110 and serial out is 0
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE in slave IS jtagUpdateDrState @                6300 instruction is 00110 and serial out is 0
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:50:02 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:51:29 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is x
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:51:34 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:52:45 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is x
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:52:49 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:57:43 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 10xxxxxx and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 110xxxxx and data in is 1
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1110xxxx and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is 11110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11110xxx and data in is 1
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 111110xx and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is 111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is 1111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1111110x and data in is 1
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111110 and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is 11111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 10111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 110111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 1110111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 11110111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 111110111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 11111111 and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1111110111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1111110111111110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:57:49 on Mar 29,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:58:36 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100
# ********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                 300
# THE STATE IS jtagIrScanState @                 500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagCaptureIrState @                 700
# THE STATE IS jtagShiftIrState @                 900
# ********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftIrState @                1100
# THE STATE IS jtagShiftIrState @                1300
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IS jtagShiftIrState @                1500
# THE STATE IS jtagShiftIrState @                1700
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagExit1IrState @                1900
# THE STATE IS jtagUpdateIrState @                2100
# ********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                2300
# THE STATE IS jtagCaptureDrState @                2500
# ********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftDrState @                2700
# THE STATE IS jtagShiftDrState @                2900
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0xxxxxxx and data in is 0
# THE STATE IS jtagShiftDrState @                3100
# THE STATE IS jtagShiftDrState @                3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00xxxxxx and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100xxxxx and data in is 1
# THE STATE IS jtagShiftDrState @                3500
# THE STATE IS jtagShiftDrState @                3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 0100xxxx and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 00100xxx and data in is 0
# THE STATE IS jtagShiftDrState @                3900
# THE STATE IS jtagShiftDrState @                4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 100100xx and data in is 1
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 1100100x and data in is 1
# THE STATE IS jtagShiftDrState @                4300
# THE STATE IS jtagShiftDrState @                4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is 01100100 and data in is 0
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is x0110010 and data in is x
# THE STATE IS jtagShiftDrState @                4700
# THE STATE IS jtagShiftDrState @                4900
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xx011001 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxx01100 and data in is x
# THE STATE IS jtagShiftDrState @                5100
# THE STATE IS jtagShiftDrState @                5300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxx0110 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxx011 and data in is x
# THE STATE IS jtagShiftDrState @                5500
# THE STATE IS jtagShiftDrState @                5700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxx01 and data in is x
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxx0 and data in is x
# THE STATE IS jtagExit1DrState @                5900
# THE STATE IS jtagUpdateDrState @                6100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# ^^^^^^^^^^^^^^^^^^^^**************8entered here regiser value is xxxxxxxx and data in is x
# ********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagIdleState @                6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:58:42 on Mar 29,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 15:15:28 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 15:15:33 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 15:19:28 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1
# IN MONITOR SLAVE SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 1
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 15:19:32 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 15:22:02 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1
# IN MONITOR SLAVE SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x
# IN MONITOR SLAVE SERIAL OUT IS 1
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 15:22:07 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:17:45 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../../src/hdlTop/JtagHdlTop.sv(70): Variable '/HdlTop/jtagIf/jtagSerialOut', driven via a port connection, is multiply driven. See ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /HdlTop File: ../../src/hdlTop/JtagHdlTop.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:17:50 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 4
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:20:10 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:20:14 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:21:00 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:21:04 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:30:33 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:30:37 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:31:23 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:31:29 on Mar 29,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:32:54 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# THE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:33:00 on Mar 29,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:33:37 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xIN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# @@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@1@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@0@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@x@@@@@@@@@@@@@@@@@@@@@@xTHE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:33:41 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:34:13 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0100xxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00100xxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100100xxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagExit1DrState @                5900 and serial in is x
# THE STATE IS jtagUpdateDrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagIdleState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:34:18 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:38:17 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE STATE IS jtagIdleState @                 100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagDrScanState @                 300 and serial in is x
# THE STATE IS jtagIrScanState @                 500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagCaptureIrState @                 700 and serial in is x
# THE STATE IS jtagShiftIrState @                 900 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagShiftIrState @                1100 and serial in is 0
# THE STATE IS jtagShiftIrState @                1300 and serial in is 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagShiftIrState @                1500 and serial in is 1
# THE STATE IS jtagShiftIrState @                1700 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagExit1IrState @                1900 and serial in is 0
# THE STATE IS jtagUpdateIrState @                2100 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagDrScanState @                2300 and serial in is x
# THE STATE IS jtagCaptureDrState @                2500 and serial in is x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE STATE IS jtagShiftDrState @                2700 and serial in is x
# THE STATE IS jtagShiftDrState @                2900 and serial in is 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# entered here regiser value is 0xxxxxxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3100 and serial in is 0
# THE STATE IS jtagShiftDrState @                3300 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00xxxxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100xxxxx and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3500 and serial in is 0
# THE STATE IS jtagShiftDrState @                3700 and serial in is 0
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 0100xxxx and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 00100xxx and data in driver is  0 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                3900 and serial in is 1
# THE STATE IS jtagShiftDrState @                4100 and serial in is 1
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 100100xx and data in driver is  1 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 1100100x and data in driver is  1 AND SERIAL OUT IS x
# THE STATE IS jtagShiftDrState @                4300 and serial in is 0
# THE STATE IS jtagShiftDrState @                4500 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is 01100100 and data in driver is  0 AND SERIAL OUT IS x
# IN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is x0110010 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                4700 and serial in is x
# THE STATE IS jtagShiftDrState @                4900 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xx011001 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxx01100 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5100 and serial in is x
# THE STATE IS jtagShiftDrState @                5300 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxx0110 and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0100xxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxx011 and data in driver is  x AND SERIAL OUT IS 0
# THE STATE IS jtagShiftDrState @                5500 and serial in is x
# THE STATE IS jtagShiftDrState @                5700 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxx01 and data in driver is  x AND SERIAL OUT IS 1
# IN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00100xxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100100xxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxx0 and data in driver is  x AND SERIAL OUT IS 1
# THE STATE IS jtagShiftDrState @                5900 and serial in is x
# THE STATE IS jtagExit1DrState @                6100 and serial in is x
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS 0
# IN MONITOR SLAVE SERIAL OUT IS 1
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6300 and jtag instruction obtained is xxxxx and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 01100100xxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# entered here regiser value is xxxxxxxx and data in driver is  x AND SERIAL OUT IS x
# THE STATE IS jtagUpdateDrState @                6300 and serial in is x
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:38:21 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:54:43 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE SERIAL DATA IN MASTER IS 0 @2900
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110000011100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110011100100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110110101100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000111001110100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000111100111100 @                   0
# THE SERIAL DATA IN MASTER IS 1 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000000000100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000011001100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000110010100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001001001011100 @                   0
# THE SERIAL DATA IN MASTER IS x @4700
# THE SERIAL DATA IN MASTER IS x @4900
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001001100100100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001001111101100 @                   1
# THE SERIAL DATA IN MASTER IS x @5100
# THE SERIAL DATA IN MASTER IS x @5300
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001010010110100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0100xxxxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001010101111100 @                   0
# THE SERIAL DATA IN MASTER IS x @5500
# THE SERIAL DATA IN MASTER IS x @5700
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011001000100 @                   1
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00100xxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100100xxxxxxxxxxxxxxxxxxxxxxxxx^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011100001100 @                   1
# THE SERIAL DATA IN MASTER IS x @5900
# ^^^^^^^^^^^^^^^666ENUM SIZE IS 3 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011111010100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxUVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:54:50 on Mar 29,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:55:59 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxTHE SERIAL DATA IN MASTER IS 0 @2900
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3100 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxthe next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110000011100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110011100100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3500 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0000000000000000000000000000000000000000000000000000110110101100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000111001110100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3900 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0000000000000000000000000000000000000000000000000000111100111100 @                   0
# THE SERIAL DATA IN MASTER IS 1 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000000000100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4300 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0000000000000000000000000000000000000000000000000001000011001100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000110010100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4700 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0000000000000000000000000000000000000000000000000001001001011100 @                   0
# THE SERIAL DATA IN MASTER IS x @4700
# THE SERIAL DATA IN MASTER IS x @4900
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001001100100100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# THE MONITOR TESTVECTOR IS
# 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0000000000000000000000000000000000000000000000000001001111101100 @                   1
# THE SERIAL DATA IN MASTER IS x @5100
# THE SERIAL DATA IN MASTER IS x @5300
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001010010110100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# THE MONITOR TESTVECTOR IS
# 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# THE MONITOR TESTVECTOR IS
# 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0000000000000000000000000000000000000000000000000001010101111100 @                   0
# THE SERIAL DATA IN MASTER IS x @5500
# THE SERIAL DATA IN MASTER IS x @5700
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011001000100 @                   1
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# THE MONITOR TESTVECTOR IS
# 00100xxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# THE MONITOR TESTVECTOR IS
# 100100xxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0000000000000000000000000000000000000000000000000001011100001100 @                   1
# THE SERIAL DATA IN MASTER IS x @5900
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011111010100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxTHE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxUVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:56:04 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:56:29 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110000011100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110011100100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000110110101100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000111001110100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000000111100111100 @                   0
# THE SERIAL DATA IN MASTER IS 1 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000000000100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000011001100 @                   0
# THE SERIAL DATA IN MASTER IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001000110010100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS x @                4700 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001001001011100 @                   0
# THE SERIAL DATA IN MASTER IS x @4700
# THE SERIAL DATA IN MASTER IS x @4900
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001001100100100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001001111101100 @                   1
# THE SERIAL DATA IN MASTER IS x @5100
# THE SERIAL DATA IN MASTER IS x @5300
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001010010110100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001010101111100 @                   0
# THE SERIAL DATA IN MASTER IS x @5500
# THE SERIAL DATA IN MASTER IS x @5700
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011001000100 @                   1
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011100001100 @                   1
# THE SERIAL DATA IN MASTER IS x @5900
# serial out in slave driver is 0000000000000000000000000000000000000000000000000001011111010100 @                   0
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:56:34 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 17:58:20 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100
# THE SERIAL DATA IN MASTER IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# serial out in slave driver is x @                3300
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500
# THE SERIAL DATA IN MASTER IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# serial out in slave driver is x @                3700
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900
# THE SERIAL DATA IN MASTER IS 1 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# serial out in slave driver is x @                4100
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300
# THE SERIAL DATA IN MASTER IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# serial out in slave driver is x @                4500
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS x @                4700 
# serial out in slave driver is 0 @                4700
# THE SERIAL DATA IN MASTER IS x @4700
# THE SERIAL DATA IN MASTER IS x @4900
# serial out in slave driver is 0 @                4900
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# serial out in slave driver is 1 @                5100
# THE SERIAL DATA IN MASTER IS x @5100
# THE SERIAL DATA IN MASTER IS x @5300
# serial out in slave driver is 0 @                5300
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500
# THE SERIAL DATA IN MASTER IS x @5500
# THE SERIAL DATA IN MASTER IS x @5700
# serial out in slave driver is 1 @                5700
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 1 @                5900
# THE SERIAL DATA IN MASTER IS x @5900
# serial out in slave driver is 0 @                6100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 17:58:24 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 18:18:35 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0
# IN MASTER TMS IS 1
# IN MASTER TMS IS 1
# IN MASTER TMS IS 0
# IN MASTER TMS IS 0
# IN MASTER TMS IS 0
# IN MASTER TMS IS 0
# IN MASTER TMS IS 0
# IN MASTER TMS IS 0
# IN MASTER TMS IS 1
# IN MASTER TMS IS 1
# IN MASTER TMS IS 1
# IN MASTER TMS IS 0
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0
# serial out in slave driver is x @                3300
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0
# serial out in slave driver is x @                3700
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0
# serial out in slave driver is x @                4100
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0
# serial out in slave driver is x @                4500
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS x @                4700 
# serial out in slave driver is 0 @                4700
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0
# serial out in slave driver is 0 @                4900
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# serial out in slave driver is 1 @                5100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0
# serial out in slave driver is 0 @                5300
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0
# serial out in slave driver is 1 @                5700
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 1 @                5900
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1
# IN MASTER TMS IS 1
# serial out in slave driver is 0 @                6100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MASTER TMS IS 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 18:18:40 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 18:28:06 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# serial out in slave driver is x @                3300
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# serial out in slave driver is x @                3700
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# serial out in slave driver is x @                4100
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# serial out in slave driver is x @                4500
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS x @                4700 
# serial out in slave driver is 0 @                4700
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# serial out in slave driver is 0 @                4900
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# serial out in slave driver is 1 @                5100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# serial out in slave driver is 0 @                5300
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# serial out in slave driver is 1 @                5700
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 1 @                5900
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# serial out in slave driver is 0 @                6100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MASTER TMS IS 0 @6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 18:28:10 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:37:44 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# serial out in slave driver is x @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS x @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# serial out in slave driver is 0 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# serial out in slave driver is 1 @                5100 and data is xxx01100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500 and data is xxxxx011
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 1 @                5900 and data is xxxxxxx0
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# serial out in slave driver is 0 @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MASTER TMS IS 0 @6300
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:37:49 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:42:31 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @300
# IN MASTER TMS IS 1 @700
# IN MASTER TMS IS 1 @1100
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1900
# IN MASTER TMS IS 0 @2300
# IN MASTER TMS IS 0 @2700
# IN MASTER TMS IS 0 @3100
# IN MASTER TMS IS 0 @3500
# IN MASTER TMS IS 1 @3900
# IN MASTER TMS IS 1 @4300
# IN MASTER TMS IS 1 @4700
# IN MASTER TMS IS 0 @5100
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS 0 @6100
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS 1 @6500
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS 0 @6900
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS 0 @7300
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS 1 @7700
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS 1 @8100
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS 0 @8500
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS 0 @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS 0 @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS 0 @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS 0 @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS 0 @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS 0 @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS 1 @11900
# IN MASTER TMS IS 1 @12300
# IN MASTER TMS IS 0 @12700
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12700: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12700 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:42:35 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:46:27 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# serial out in slave driver is x @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS x @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# serial out in slave driver is 0 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# serial out in slave driver is 1 @                5100 and data is xxx01100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500 and data is xxxxx011
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 1 @                5900 and data is xxxxxxx0
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# serial out in slave driver is 0 @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:46:32 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:47:22 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxthe next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3500 and data is 100xxxxx
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3900 and data is 00100xxx
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                4300 and data is 1100100x
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# serial out in slave driver is x @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0 @                4700 and data is x0110010
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# serial out in slave driver is 0 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                5100 and data is xxx01100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0 @                5500 and data is xxxxx011
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00100xxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100100xxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                5900 and data is xxxxxxx0
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# serial out in slave driver is 0 @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:47:27 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:50:57 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(45): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# serial out in slave driver is x @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS x @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# serial out in slave driver is 0 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5100 
# serial out in slave driver is 1 @                5100 and data is xxx01100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500 and data is xxxxx011
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 1 @                5900 and data is xxxxxxx0
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# serial out in slave driver is 0 @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:51:02 on Mar 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:55:22 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:55:26 on Mar 29,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:56:08 on Mar 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxthe next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3500 and data is 100xxxxx
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3900 and data is 00100xxx
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                4300 and data is 1100100x
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0 @                4700 and data is x0110010
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0 @                5100 and data is xxx01100
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 00100xxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                5500 and data is xxxxx011
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 100100xxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1100100xxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0 @                5900 and data is xxxxxxx0
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1DrState @6100 and jtag instruction obtained is xxxxx and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 01100100xxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateDrState @6300 and jtag instruction obtained is xxxxx and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# 01100100xxxxxxxxxxxxxxxxxxxxxxxIN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:56:15 on Mar 29,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 09:17:26 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 09:17:33 on Apr 01,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:47:24 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:47:29 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:48:40 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:48:45 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:50:06 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:50:10 on Apr 01,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 14:53:49 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01100100
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 14:53:54 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 15:11:21 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01100100
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01100100
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 15:11:26 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 15:12:18 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS x @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is x0110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is x01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS x @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is xx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is xx011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is xxx01100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is xxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS x @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is xxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is xxxx0110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is xxxxx011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is xxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS x @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is xxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is xxxxxx01
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is xxxxxxx0
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is xxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS x @5900
# IN MASTER TMS IS 1 @5900
# IN MASTER TMS IS 1 @6100
# ********************
#  THE STATE IS jtagExit1DrState @                6100 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                6100 and data is xxxxxxxx
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01100100
# ********************
#  THE STATE IS jtagUpdateDrState @                6300 and jtag instruction obtained is 00110 and data is xxxxxxxx01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01100100 
#  
# 
# IN MASTER TMS IS 0 @6300
# IN MASTER TMS IS x @6500
# IN MASTER TMS IS x @6700
# IN MASTER TMS IS x @6900
# IN MASTER TMS IS x @7100
# IN MASTER TMS IS x @7300
# IN MASTER TMS IS x @7500
# IN MASTER TMS IS x @7700
# IN MASTER TMS IS x @7900
# IN MASTER TMS IS x @8100
# IN MASTER TMS IS x @8300
# IN MASTER TMS IS x @8500
# IN MASTER TMS IS x @8700
# IN MASTER TMS IS x @8900
# IN MASTER TMS IS x @9100
# IN MASTER TMS IS x @9300
# IN MASTER TMS IS x @9500
# IN MASTER TMS IS x @9700
# IN MASTER TMS IS x @9900
# IN MASTER TMS IS x @10100
# IN MASTER TMS IS x @10300
# IN MASTER TMS IS x @10500
# IN MASTER TMS IS x @10700
# IN MASTER TMS IS x @10900
# IN MASTER TMS IS x @11100
# IN MASTER TMS IS x @11300
# IN MASTER TMS IS x @11500
# IN MASTER TMS IS x @11700
# IN MASTER TMS IS x @11900
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 15:12:25 on Apr 01,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 16:27:02 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../src/hvlTop/jtagMasterAgent/jtagMasterSequences//JtagMasterTestVectorSequence.sv(19): (vopt-2239) Treating stand-alone use of presumed external function as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# -----------------------------------------------------
# Name           Type                   Size  Value    
# -----------------------------------------------------
# req            JtagMasterTransaction  -     @1152    
#   TEST VECTOR  integral               32    'b1100100
# -----------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 00xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 00xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 100xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 0100xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 00100xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 1 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 100100xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 1100100x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 1100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 01100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 01100100
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 0 @                4700 and data is 00110010
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is 001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 0 @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is 0001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is 00011001
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 0 @                5100 and data is 00001100
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is 00001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 0 @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is 000001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is 00000110
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 1 @                5500 and data is 00000011
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is 0000001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is 00000001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                5700 and data is 00000001
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5900 
# serial out in slave driver is 0 @                5900 and data is 00000000
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is 000000001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# ********************
#  THE STATE IS jtagShiftDrState @                6100 and jtag instruction obtained is 00110 and data is 0000000001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                6100 and data is 00000000
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6100 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx00110010
# serial out in slave driver is 0 @                6300 and data is x0000000
# ********************
#  THE STATE IS jtagShiftDrState @                6300 and jtag instruction obtained is 00110 and data is x0000000001100100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 16:27:07 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 16:28:34 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 110xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 1110xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 01110xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 001110xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 0001110x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 10001110
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 1 @                4700 and data is 01000111
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is 00100011
# IN MONITOR SLAVE SERIAL OUT IS 1 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 1 @                5100 and data is 10010001
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is 11001000
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500 and data is 11100100
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5700 and data is 11110010
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5900 
# serial out in slave driver is 1 @                5900 and data is 01111001
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# ********************
#  THE STATE IS jtagShiftDrState @                6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                6100 and data is 00111100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# serial out in slave driver is 0 @                6300 and data is x0011110
# ********************
#  THE STATE IS jtagShiftDrState @                6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 16:28:41 on Apr 01,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 16:34:17 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 110xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 1110xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 01110xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 001110xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 0001110x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 10001110
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 1 @                4700 and data is 01000111
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is 00100011
# IN MONITOR SLAVE SERIAL OUT IS 1 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 1 @                5100 and data is 10010001
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is 11001000
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500 and data is 11100100
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5700 and data is 11110010
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5900 
# serial out in slave driver is 1 @                5900 and data is 01111001
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# ********************
#  THE STATE IS jtagShiftDrState @                6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                6100 and data is 00111100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# serial out in slave driver is 0 @                6300 and data is x0011110
# ********************
#  THE STATE IS jtagShiftDrState @                6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 16:34:21 on Apr 01,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 16:36:07 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# ********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# the next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# serial out in slave driver is x @                3500 and data is 110xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 1110xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# serial out in slave driver is x @                3900 and data is 01110xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 001110xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# serial out in slave driver is x @                4300 and data is 0001110x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 10001110
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# serial out in slave driver is 1 @                4700 and data is 01000111
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is 00100011
# IN MONITOR SLAVE SERIAL OUT IS 1 @                4900 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# serial out in slave driver is 1 @                5100 and data is 10010001
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is 11001000
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# serial out in slave driver is 0 @                5500 and data is 11100100
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5700 and data is 11110010
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5900 
# serial out in slave driver is 1 @                5900 and data is 01111001
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# ********************
#  THE STATE IS jtagShiftDrState @                6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                6100 and data is 00111100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# serial out in slave driver is 0 @                6300 and data is x0011110
# ********************
#  THE STATE IS jtagShiftDrState @                6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 16:36:11 on Apr 01,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 16:37:58 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxthe next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3500 and data is 110xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 1110xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3900 and data is 01110xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 001110xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                4300 and data is 0001110x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 10001110
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                4700 and data is 01000111
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is 00100011
# IN MONITOR SLAVE SERIAL OUT IS 1 @                4900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                5100 and data is 10010001
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is 11001000
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 01110xxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0 @                5500 and data is 11100100
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5700 and data is 11110010
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 001110xxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0001110xxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                5900 and data is 01111001
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# ********************
#  THE STATE IS jtagShiftDrState @                6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                6100 and data is 00111100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 10001110xxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 010001110xxxxxxxxxxxxxxxxxxxxxxTHE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# serial out in slave driver is 0 @                6300 and data is x0011110
# ********************
#  THE STATE IS jtagShiftDrState @                6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 16:38:03 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:22:03 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# ********************
#  THE STATE IS jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# ********************
#  THE STATE IS jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# ********************
#  THE STATE IS jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# ********************
#  THE STATE IS jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# ********************
#  THE STATE IS jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# ********************
#  THE STATE IS jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# ********************
#  THE STATE IS jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxi*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx********************
#  THE STATE IS jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# ********************
#  THE STATE IS jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxthe next enum moved is userDefinedRegister
# the next enum moved is boundaryScanRegisters
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# ********************
#  THE STATE IS jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3500 and data is 110xxxxx
# ********************
#  THE STATE IS jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# ********************
#  THE STATE IS jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                3700 and data is 1110xxxx
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                3900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                3900 and data is 01110xxx
# ********************
#  THE STATE IS jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# ********************
#  THE STATE IS jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is x @                4100 and data is 001110xx
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS x @                4300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is x @                4300 and data is 0001110x
# ********************
#  THE STATE IS jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# ********************
#  THE STATE IS jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                4500 and data is 10001110
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE MONITOR TESTVECTOR IS
# xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                4700 and data is 01000111
# ********************
#  THE STATE IS jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# ********************
#  THE STATE IS jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 1 @                4900 and data is 00100011
# IN MONITOR SLAVE SERIAL OUT IS 1 @                4900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                5100 and data is 10010001
# ********************
#  THE STATE IS jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# ********************
#  THE STATE IS jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5300 and data is 11001000
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 01110xxxxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 0 @                5500 and data is 11100100
# ********************
#  THE STATE IS jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# ********************
#  THE STATE IS jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                5700 and data is 11110010
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 001110xxxxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                5900 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 0001110xxxxxxxxxxxxxxxxxxxxxxxxserial out in slave driver is 1 @                5900 and data is 01111001
# ********************
#  THE STATE IS jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# ********************
#  THE STATE IS jtagShiftDrState @                6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# serial out in slave driver is 0 @                6100 and data is 00111100
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE MONITOR TESTVECTOR IS
# 10001110xxxxxxxxxxxxxxxxxxxxxxxIN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# i*$$$$$$$$$$$$$$$$$$$$$$$$$$$4********************
#   in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE MONITOR TESTVECTOR IS
# 010001110xxxxxxxxxxxxxxxxxxxxxxTHE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# serial out in slave driver is 0 @                6300 and data is x0011110
# ********************
#  THE STATE IS jtagShiftDrState @                6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:22:08 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:24:32 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# THE STATE IN MASTER MONITOR jtagResetState @                 100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @                 300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagDrScanState @                 500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @                 700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagCaptureIrState @                 900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @                1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @                1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @                1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @                1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @                1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagExit1IrState @                2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @                2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagDrScanState @                2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @                2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @                2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE IN MASTER MONITOR jtagShiftDrState @                3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @                3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @                3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @                3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @                3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @                4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @                4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @                4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @                4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @                4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                4900 
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @                5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @                5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @                5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @                5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5900 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @                5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @                6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @                6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# THE SERIAL DATA IN MASTER IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:24:37 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:25:45 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3100 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3300 
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3500 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3700 
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                3900 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                4100 
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                4300 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS x @                4500 
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                4700 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                4900 
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5100 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                5300 
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5500 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 1 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5700 
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                5900 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE SERIAL DATA IN MASTER IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# IN MONITOR SLAVE SERIAL OUT IS 1 @                6100 
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN MONITOR SLAVE SERIAL OUT IS 0 @                6300 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# 
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# THE SERIAL DATA IN MASTER IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:25:52 on Apr 01,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:28:23 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# THE SERIAL DATA IN MASTER IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:28:27 on Apr 01,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:31:13 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:31:18 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:34:52 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx 
#  
# 
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS x @6500
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS x @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS x @6900
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS x @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS x @7300
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS x @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS x @7700
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS x @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS x @8100
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS x @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS x @8500
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS x @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS x @8900
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS x @9100
# THE SERIAL DATA IN MASTER IS x @9300
# IN MASTER TMS IS x @9300
# THE SERIAL DATA IN MASTER IS x @9500
# IN MASTER TMS IS x @9500
# THE SERIAL DATA IN MASTER IS x @9700
# IN MASTER TMS IS x @9700
# THE SERIAL DATA IN MASTER IS x @9900
# IN MASTER TMS IS x @9900
# THE SERIAL DATA IN MASTER IS x @10100
# IN MASTER TMS IS x @10100
# THE SERIAL DATA IN MASTER IS x @10300
# IN MASTER TMS IS x @10300
# THE SERIAL DATA IN MASTER IS x @10500
# IN MASTER TMS IS x @10500
# THE SERIAL DATA IN MASTER IS x @10700
# IN MASTER TMS IS x @10700
# THE SERIAL DATA IN MASTER IS x @10900
# IN MASTER TMS IS x @10900
# THE SERIAL DATA IN MASTER IS x @11100
# IN MASTER TMS IS x @11100
# THE SERIAL DATA IN MASTER IS x @11300
# IN MASTER TMS IS x @11300
# THE SERIAL DATA IN MASTER IS x @11500
# IN MASTER TMS IS x @11500
# THE SERIAL DATA IN MASTER IS x @11700
# IN MASTER TMS IS x @11700
# THE SERIAL DATA IN MASTER IS x @11900
# IN MASTER TMS IS x @11900
# THE SERIAL DATA IN MASTER IS x @12100
# IN MASTER TMS IS x @12100
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:34:57 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:35:43 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS 0 @6500
# THE STATE IN MASTER MONITOR jtagShiftDrState @6500 and jtag instruction obtained is 00110 and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6500 and jtag instruction obtained is xxxxx and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6700 and jtag instruction obtained is xxxxx and data is 00010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @6700 and jtag instruction obtained is 00110 and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS 0 @6900
# THE STATE IN MASTER MONITOR jtagShiftDrState @6900 and jtag instruction obtained is 00110 and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6900 and jtag instruction obtained is xxxxx and data is 000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7100 and jtag instruction obtained is xxxxx and data is 0000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7100 and jtag instruction obtained is 00110 and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS 0 @7300
# THE STATE IN MASTER MONITOR jtagShiftDrState @7300 and jtag instruction obtained is 00110 and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7300 and jtag instruction obtained is xxxxx and data is 00000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7500 and jtag instruction obtained is xxxxx and data is 000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7500 and jtag instruction obtained is 00110 and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS 0 @7700
# THE STATE IN MASTER MONITOR jtagShiftDrState @7700 and jtag instruction obtained is 00110 and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7700 and jtag instruction obtained is xxxxx and data is 0000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7900 and jtag instruction obtained is xxxxx and data is 00000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7900 and jtag instruction obtained is 00110 and data is xxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS 0 @8100
# THE STATE IN MASTER MONITOR jtagShiftDrState @8100 and jtag instruction obtained is 00110 and data is xxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8100 and jtag instruction obtained is xxxxx and data is 000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8300 and jtag instruction obtained is xxxxx and data is 0000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @8300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS 0 @8500
# THE STATE IN MASTER MONITOR jtagShiftDrState @8500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8500 and jtag instruction obtained is xxxxx and data is 00000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8700 and jtag instruction obtained is xxxxx and data is 000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @8700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @8900
# THE STATE IN MASTER MONITOR jtagShiftDrState @8900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8900 and jtag instruction obtained is xxxxx and data is 0000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @9100 and jtag instruction obtained is xxxxx and data is 00000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @9100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS 1 @9100
# IN MASTER TMS IS 1 @9300
# THE STATE IN MASTER MONITOR jtagExit1DrState @9300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1DrState @9300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagUpdateDrState @9500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateDrState @9500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9500
# IN MASTER TMS IS 0 @9700
# THE STATE IN MASTER MONITOR jtagIdleState @9700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @9700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @9900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @9900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9900
# IN MASTER TMS IS 0 @10100
# THE STATE IN MASTER MONITOR jtagIdleState @10100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10300
# IN MASTER TMS IS 0 @10500
# THE STATE IN MASTER MONITOR jtagIdleState @10500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10700
# IN MASTER TMS IS 0 @10900
# THE STATE IN MASTER MONITOR jtagIdleState @10900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11100
# IN MASTER TMS IS 0 @11300
# THE STATE IN MASTER MONITOR jtagIdleState @11300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11500
# IN MASTER TMS IS 0 @11700
# THE STATE IN MASTER MONITOR jtagIdleState @11700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11900
# IN MASTER TMS IS 0 @12100
# THE STATE IN MASTER MONITOR jtagIdleState @12100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @12100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @12300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx00000000
# THE STATE IN MASTER MONITOR jtagIdleState @12300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0011110010001110 
#  
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:35:47 on Apr 01,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:38:11 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# serial out in slave driver is x @                3500 and data is 110xxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is x @                3700 and data is 1110xxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# serial out in slave driver is x @                3900 and data is 01110xxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is x @                4100 and data is 001110xx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# serial out in slave driver is x @                4300 and data is 0001110x
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is 0 @                4500 and data is 10001110
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# serial out in slave driver is 1 @                4700 and data is 01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is 1 @                4900 and data is 00100011
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# serial out in slave driver is 1 @                5100 and data is 10010001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is 0 @                5300 and data is 11001000
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# serial out in slave driver is 0 @                5500 and data is 11100100
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is 0 @                5700 and data is 11110010
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# serial out in slave driver is 1 @                5900 and data is 01111001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# serial out in slave driver is 0 @                6100 and data is 00111100
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# serial out in slave driver is 0 @                6300 and data is x0011110
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS 0 @6500
# THE STATE IN MASTER MONITOR jtagShiftDrState @6500 and jtag instruction obtained is 00110 and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6500 and jtag instruction obtained is xxxxx and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6700 and jtag instruction obtained is xxxxx and data is 00010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @6700 and jtag instruction obtained is 00110 and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS 0 @6900
# THE STATE IN MASTER MONITOR jtagShiftDrState @6900 and jtag instruction obtained is 00110 and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6900 and jtag instruction obtained is xxxxx and data is 000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7100 and jtag instruction obtained is xxxxx and data is 0000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7100 and jtag instruction obtained is 00110 and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS 0 @7300
# THE STATE IN MASTER MONITOR jtagShiftDrState @7300 and jtag instruction obtained is 00110 and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7300 and jtag instruction obtained is xxxxx and data is 00000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7500 and jtag instruction obtained is xxxxx and data is 000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7500 and jtag instruction obtained is 00110 and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS 0 @7700
# THE STATE IN MASTER MONITOR jtagShiftDrState @7700 and jtag instruction obtained is 00110 and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7700 and jtag instruction obtained is xxxxx and data is 0000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7900 and jtag instruction obtained is xxxxx and data is 00000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7900 and jtag instruction obtained is 00110 and data is xxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS 0 @8100
# THE STATE IN MASTER MONITOR jtagShiftDrState @8100 and jtag instruction obtained is 00110 and data is xxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8100 and jtag instruction obtained is xxxxx and data is 000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8300 and jtag instruction obtained is xxxxx and data is 0000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @8300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS 0 @8500
# THE STATE IN MASTER MONITOR jtagShiftDrState @8500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8500 and jtag instruction obtained is xxxxx and data is 00000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8700 and jtag instruction obtained is xxxxx and data is 000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @8700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @8900
# THE STATE IN MASTER MONITOR jtagShiftDrState @8900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8900 and jtag instruction obtained is xxxxx and data is 0000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @9100 and jtag instruction obtained is xxxxx and data is 00000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @9100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS 1 @9100
# IN MASTER TMS IS 1 @9300
# THE STATE IN MASTER MONITOR jtagExit1DrState @9300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1DrState @9300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagUpdateDrState @9500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateDrState @9500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9500
# IN MASTER TMS IS 0 @9700
# THE STATE IN MASTER MONITOR jtagIdleState @9700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @9700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @9900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @9900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9900
# IN MASTER TMS IS 0 @10100
# THE STATE IN MASTER MONITOR jtagIdleState @10100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10300
# IN MASTER TMS IS 0 @10500
# THE STATE IN MASTER MONITOR jtagIdleState @10500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10700
# IN MASTER TMS IS 0 @10900
# THE STATE IN MASTER MONITOR jtagIdleState @10900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11100
# IN MASTER TMS IS 0 @11300
# THE STATE IN MASTER MONITOR jtagIdleState @11300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11500
# IN MASTER TMS IS 0 @11700
# THE STATE IN MASTER MONITOR jtagIdleState @11700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11900
# IN MASTER TMS IS 0 @12100
# THE STATE IN MASTER MONITOR jtagIdleState @12100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @12100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @12300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx00000000
# THE STATE IN MASTER MONITOR jtagIdleState @12300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0011110010001110 
#  
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:38:16 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:44:19 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3500 and data is 110xxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3700 and data is 1110xxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3900 and data is 01110xxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4100 and data is 001110xx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4300 and data is 0001110x
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                4500 and data is 10001110
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4700 and data is 01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4900 and data is 00100011
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5100 and data is 10010001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5300 and data is 11001000
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5500 and data is 11100100
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5700 and data is 11110010
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5900 and data is 01111001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6100 and data is 00111100
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6300 and data is x0011110
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS 0 @6500
# THE STATE IN MASTER MONITOR jtagShiftDrState @6500 and jtag instruction obtained is 00110 and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6500 and jtag instruction obtained is xxxxx and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6700 and jtag instruction obtained is xxxxx and data is 00010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @6700 and jtag instruction obtained is 00110 and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS 0 @6900
# THE STATE IN MASTER MONITOR jtagShiftDrState @6900 and jtag instruction obtained is 00110 and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @6900 and jtag instruction obtained is xxxxx and data is 000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7100 and jtag instruction obtained is xxxxx and data is 0000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7100 and jtag instruction obtained is 00110 and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS 0 @7300
# THE STATE IN MASTER MONITOR jtagShiftDrState @7300 and jtag instruction obtained is 00110 and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7300 and jtag instruction obtained is xxxxx and data is 00000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7500 and jtag instruction obtained is xxxxx and data is 000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7500 and jtag instruction obtained is 00110 and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS 0 @7700
# THE STATE IN MASTER MONITOR jtagShiftDrState @7700 and jtag instruction obtained is 00110 and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7700 and jtag instruction obtained is xxxxx and data is 0000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7900 and jtag instruction obtained is xxxxx and data is 00000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @7900 and jtag instruction obtained is 00110 and data is xxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS 0 @8100
# THE STATE IN MASTER MONITOR jtagShiftDrState @8100 and jtag instruction obtained is 00110 and data is xxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8100 and jtag instruction obtained is xxxxx and data is 000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8300 and jtag instruction obtained is xxxxx and data is 0000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @8300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS 0 @8500
# THE STATE IN MASTER MONITOR jtagShiftDrState @8500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8500 and jtag instruction obtained is xxxxx and data is 00000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8700 and jtag instruction obtained is xxxxx and data is 000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @8700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @8900
# THE STATE IN MASTER MONITOR jtagShiftDrState @8900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8900 and jtag instruction obtained is xxxxx and data is 0000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @9100 and jtag instruction obtained is xxxxx and data is 00000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftDrState @9100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS 1 @9100
# IN MASTER TMS IS 1 @9300
# THE STATE IN MASTER MONITOR jtagExit1DrState @9300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1DrState @9300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagUpdateDrState @9500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateDrState @9500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9500
# IN MASTER TMS IS 0 @9700
# THE STATE IN MASTER MONITOR jtagIdleState @9700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @9700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @9900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @9900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9900
# IN MASTER TMS IS 0 @10100
# THE STATE IN MASTER MONITOR jtagIdleState @10100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10300
# IN MASTER TMS IS 0 @10500
# THE STATE IN MASTER MONITOR jtagIdleState @10500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10700
# IN MASTER TMS IS 0 @10900
# THE STATE IN MASTER MONITOR jtagIdleState @10900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11100
# IN MASTER TMS IS 0 @11300
# THE STATE IN MASTER MONITOR jtagIdleState @11300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11500 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11500
# IN MASTER TMS IS 0 @11700
# THE STATE IN MASTER MONITOR jtagIdleState @11700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11700 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11900 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11900
# IN MASTER TMS IS 0 @12100
# THE STATE IN MASTER MONITOR jtagIdleState @12100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @12100 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagIdleState @12300 and jtag instruction obtained is xxxxx and data is 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS 000000000000000010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxx00000000
# THE STATE IN MASTER MONITOR jtagIdleState @12300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0011110010001110 
#  
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:44:24 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:47:04 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3500 and data is 110xxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3700 and data is 1110xxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3900 and data is 01110xxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4100 and data is 001110xx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4300 and data is 0001110x
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                4500 and data is 10001110
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4700 and data is 01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4900 and data is 00100011
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5100 and data is 10010001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5300 and data is 11001000
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5500 and data is 11100100
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5700 and data is 11110010
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5900 and data is 01111001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6100 and data is 00111100
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6300 and data is x0011110
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS 0 @6500
# THE STATE IN MASTER MONITOR jtagShiftDrState @6500 and jtag instruction obtained is 00110 and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6500 and data is xx001111
# in SLAVE THE STATE IS jtagShiftDrState @6500 and jtag instruction obtained is xxxxx and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6700 and jtag instruction obtained is xxxxx and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6700 and data is xxx00111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6700 and jtag instruction obtained is 00110 and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS 0 @6900
# THE STATE IN MASTER MONITOR jtagShiftDrState @6900 and jtag instruction obtained is 00110 and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6900 and data is xxxx0011
# in SLAVE THE STATE IS jtagShiftDrState @6900 and jtag instruction obtained is xxxxx and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7100 and jtag instruction obtained is xxxxx and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                7100 and data is xxxxx001
# THE STATE IN MASTER MONITOR jtagShiftDrState @7100 and jtag instruction obtained is 00110 and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS 0 @7300
# THE STATE IN MASTER MONITOR jtagShiftDrState @7300 and jtag instruction obtained is 00110 and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7300 and data is xxxxxx00
# in SLAVE THE STATE IS jtagShiftDrState @7300 and jtag instruction obtained is xxxxx and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7500 and jtag instruction obtained is xxxxx and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7500 and data is xxxxxxx0
# THE STATE IN MASTER MONITOR jtagShiftDrState @7500 and jtag instruction obtained is 00110 and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS 0 @7700
# THE STATE IN MASTER MONITOR jtagShiftDrState @7700 and jtag instruction obtained is 00110 and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7700 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7700 and jtag instruction obtained is xxxxx and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7900 and jtag instruction obtained is xxxxx and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7900 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @7900 and jtag instruction obtained is 00110 and data is xxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS 0 @8100
# THE STATE IN MASTER MONITOR jtagShiftDrState @8100 and jtag instruction obtained is 00110 and data is xxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8100 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8100 and jtag instruction obtained is xxxxx and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8300 and jtag instruction obtained is xxxxx and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8300 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS 0 @8500
# THE STATE IN MASTER MONITOR jtagShiftDrState @8500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8500 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8500 and jtag instruction obtained is xxxxx and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8700 and jtag instruction obtained is xxxxx and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8700 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @8900
# THE STATE IN MASTER MONITOR jtagShiftDrState @8900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8900 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8900 and jtag instruction obtained is xxxxx and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @9100 and jtag instruction obtained is xxxxx and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                9100 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @9100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS 1 @9100
# IN MASTER TMS IS 1 @9300
# THE STATE IN MASTER MONITOR jtagExit1DrState @9300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 1
# serial out in slave driver is x @                9300 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagExit1DrState @9300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateDrState @9500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateDrState @9500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9500
# IN MASTER TMS IS 0 @9700
# THE STATE IN MASTER MONITOR jtagIdleState @9700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @9700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @9900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @9900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9900
# IN MASTER TMS IS 0 @10100
# THE STATE IN MASTER MONITOR jtagIdleState @10100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10300
# IN MASTER TMS IS 0 @10500
# THE STATE IN MASTER MONITOR jtagIdleState @10500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10700
# IN MASTER TMS IS 0 @10900
# THE STATE IN MASTER MONITOR jtagIdleState @10900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11100
# IN MASTER TMS IS 0 @11300
# THE STATE IN MASTER MONITOR jtagIdleState @11300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11500
# IN MASTER TMS IS 0 @11700
# THE STATE IN MASTER MONITOR jtagIdleState @11700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11900
# IN MASTER TMS IS 0 @12100
# THE STATE IN MASTER MONITOR jtagIdleState @12100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @12100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @12300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagIdleState @12300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0011110010001110 
#  
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:47:10 on Apr 01,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:56:19 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3500 and data is 110xxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3700 and data is 1110xxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3900 and data is 01110xxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4100 and data is 001110xx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4300 and data is 0001110x
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                4500 and data is 10001110
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4700 and data is 01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4900 and data is 00100011
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5100 and data is 10010001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5300 and data is 11001000
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5500 and data is 11100100
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5700 and data is 11110010
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5900 and data is 01111001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6100 and data is 00111100
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6300 and data is x0011110
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS 0 @6500
# THE STATE IN MASTER MONITOR jtagShiftDrState @6500 and jtag instruction obtained is 00110 and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6500 and data is xx001111
# in SLAVE THE STATE IS jtagShiftDrState @6500 and jtag instruction obtained is xxxxx and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6700 and jtag instruction obtained is xxxxx and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6700 and data is xxx00111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6700 and jtag instruction obtained is 00110 and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS 0 @6900
# THE STATE IN MASTER MONITOR jtagShiftDrState @6900 and jtag instruction obtained is 00110 and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6900 and data is xxxx0011
# in SLAVE THE STATE IS jtagShiftDrState @6900 and jtag instruction obtained is xxxxx and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7100 and jtag instruction obtained is xxxxx and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                7100 and data is xxxxx001
# THE STATE IN MASTER MONITOR jtagShiftDrState @7100 and jtag instruction obtained is 00110 and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS 0 @7300
# THE STATE IN MASTER MONITOR jtagShiftDrState @7300 and jtag instruction obtained is 00110 and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7300 and data is xxxxxx00
# in SLAVE THE STATE IS jtagShiftDrState @7300 and jtag instruction obtained is xxxxx and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7500 and jtag instruction obtained is xxxxx and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7500 and data is xxxxxxx0
# THE STATE IN MASTER MONITOR jtagShiftDrState @7500 and jtag instruction obtained is 00110 and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS 0 @7700
# THE STATE IN MASTER MONITOR jtagShiftDrState @7700 and jtag instruction obtained is 00110 and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7700 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7700 and jtag instruction obtained is xxxxx and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7900 and jtag instruction obtained is xxxxx and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7900 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @7900 and jtag instruction obtained is 00110 and data is xxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS 0 @8100
# THE STATE IN MASTER MONITOR jtagShiftDrState @8100 and jtag instruction obtained is 00110 and data is xxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8100 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8100 and jtag instruction obtained is xxxxx and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8300 and jtag instruction obtained is xxxxx and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8300 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS 0 @8500
# THE STATE IN MASTER MONITOR jtagShiftDrState @8500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8500 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8500 and jtag instruction obtained is xxxxx and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8700 and jtag instruction obtained is xxxxx and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8700 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @8900
# THE STATE IN MASTER MONITOR jtagShiftDrState @8900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8900 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8900 and jtag instruction obtained is xxxxx and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @9100 and jtag instruction obtained is xxxxx and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                9100 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @9100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS 1 @9100
# IN MASTER TMS IS 1 @9300
# THE STATE IN MASTER MONITOR jtagExit1DrState @9300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 1
# serial out in slave driver is x @                9300 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagExit1DrState @9300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateDrState @9500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateDrState @9500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9500
# IN MASTER TMS IS 0 @9700
# THE STATE IN MASTER MONITOR jtagIdleState @9700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @9700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @9900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @9900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9900
# IN MASTER TMS IS 0 @10100
# THE STATE IN MASTER MONITOR jtagIdleState @10100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10300
# IN MASTER TMS IS 0 @10500
# THE STATE IN MASTER MONITOR jtagIdleState @10500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10700
# IN MASTER TMS IS 0 @10900
# THE STATE IN MASTER MONITOR jtagIdleState @10900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11100
# IN MASTER TMS IS 0 @11300
# THE STATE IN MASTER MONITOR jtagIdleState @11300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11500
# IN MASTER TMS IS 0 @11700
# THE STATE IN MASTER MONITOR jtagIdleState @11700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11900
# IN MASTER TMS IS 0 @12100
# THE STATE IN MASTER MONITOR jtagIdleState @12100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @12100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @12300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagIdleState @12300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
#  
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:56:25 on Apr 01,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:57:51 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3500 and data is 110xxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3700 and data is 1110xxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3900 and data is 01110xxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4100 and data is 001110xx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4300 and data is 0001110x
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                4500 and data is 10001110
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4700 and data is 01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4900 and data is 00100011
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5100 and data is 10010001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5300 and data is 11001000
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5500 and data is 11100100
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5700 and data is 11110010
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5900 and data is 01111001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6100 and data is 00111100
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6300 and data is x0011110
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS 0 @6500
# THE STATE IN MASTER MONITOR jtagShiftDrState @6500 and jtag instruction obtained is 00110 and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6500 and data is xx001111
# in SLAVE THE STATE IS jtagShiftDrState @6500 and jtag instruction obtained is xxxxx and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6700 and jtag instruction obtained is xxxxx and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6700 and data is xxx00111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6700 and jtag instruction obtained is 00110 and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS 0 @6900
# THE STATE IN MASTER MONITOR jtagShiftDrState @6900 and jtag instruction obtained is 00110 and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6900 and data is xxxx0011
# in SLAVE THE STATE IS jtagShiftDrState @6900 and jtag instruction obtained is xxxxx and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7100 and jtag instruction obtained is xxxxx and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                7100 and data is xxxxx001
# THE STATE IN MASTER MONITOR jtagShiftDrState @7100 and jtag instruction obtained is 00110 and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS 0 @7300
# THE STATE IN MASTER MONITOR jtagShiftDrState @7300 and jtag instruction obtained is 00110 and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7300 and data is xxxxxx00
# in SLAVE THE STATE IS jtagShiftDrState @7300 and jtag instruction obtained is xxxxx and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7500 and jtag instruction obtained is xxxxx and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7500 and data is xxxxxxx0
# THE STATE IN MASTER MONITOR jtagShiftDrState @7500 and jtag instruction obtained is 00110 and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS 0 @7700
# THE STATE IN MASTER MONITOR jtagShiftDrState @7700 and jtag instruction obtained is 00110 and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7700 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7700 and jtag instruction obtained is xxxxx and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7900 and jtag instruction obtained is xxxxx and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7900 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @7900 and jtag instruction obtained is 00110 and data is xxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS 0 @8100
# THE STATE IN MASTER MONITOR jtagShiftDrState @8100 and jtag instruction obtained is 00110 and data is xxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8100 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8100 and jtag instruction obtained is xxxxx and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8300 and jtag instruction obtained is xxxxx and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8300 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS 0 @8500
# THE STATE IN MASTER MONITOR jtagShiftDrState @8500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8500 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8500 and jtag instruction obtained is xxxxx and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8700 and jtag instruction obtained is xxxxx and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8700 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @8900
# THE STATE IN MASTER MONITOR jtagShiftDrState @8900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8900 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8900 and jtag instruction obtained is xxxxx and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @9100 and jtag instruction obtained is xxxxx and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                9100 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @9100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS 1 @9100
# IN MASTER TMS IS 1 @9300
# THE STATE IN MASTER MONITOR jtagExit1DrState @9300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 1
# serial out in slave driver is x @                9300 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagExit1DrState @9300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateDrState @9500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateDrState @9500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9500
# IN MASTER TMS IS 0 @9700
# THE STATE IN MASTER MONITOR jtagIdleState @9700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @9700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @9900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @9900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9900
# IN MASTER TMS IS 0 @10100
# THE STATE IN MASTER MONITOR jtagIdleState @10100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10300
# IN MASTER TMS IS 0 @10500
# THE STATE IN MASTER MONITOR jtagIdleState @10500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10700
# IN MASTER TMS IS 0 @10900
# THE STATE IN MASTER MONITOR jtagIdleState @10900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11100
# IN MASTER TMS IS 0 @11300
# THE STATE IN MASTER MONITOR jtagIdleState @11300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11500
# IN MASTER TMS IS 0 @11700
# THE STATE IN MASTER MONITOR jtagIdleState @11700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11900
# IN MASTER TMS IS 0 @12100
# THE STATE IN MASTER MONITOR jtagIdleState @12100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @12100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @12300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagIdleState @12300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MASTER CONVERTER IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE MASTER SIDE INPUT SEQUENCE IS xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
#  
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:57:55 on Apr 01,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim -vopt work.HvlTop work.HdlTop -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=JtagBaseTest" "+UVM_VERBOSITY=UVM_MEDIUM" "+define+JtagBaseTest" -l JtagBaseTest/JtagBaseTest.log -sva -coverage -c -do "log -r /*; add wave -r /*; coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb; run -all; exit" -wlf JtagBaseTest/waveform.wlf 
# Start time: 22:58:52 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading work.JtagGlobalPkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.JtagSlavePkg(fast)
# Loading work.JtagSlaveSequencePkg(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagMasterPkg(fast)
# Loading work.JtagMasterSequencePkg(fast)
# Loading work.JtagEnvPkg(fast)
# Loading work.JtagVirtualSequencePkg(fast)
# Loading work.JtagBaseTestPkg(fast)
# Loading work.HvlTop(fast)
# Loading work.HdlTop(fast)
# Loading work.JtagInterface_sv_unit(fast)
# Loading work.JtagIf(fast)
# Loading work.JtagMasterAgentBfm(fast)
# Loading work.JtagMasterDriverBfm_sv_unit(fast)
# Loading work.JtagMasterDriverBfm(fast)
# Loading work.JtagMasterMonitorBfm_sv_unit(fast)
# Loading work.JtagMasterMonitorBfm(fast)
# Loading work.JtagSlaveAgentBfm(fast)
# Loading work.JtagSlaveDriverBfm_sv_unit(fast)
# Loading work.JtagSlaveDriverBfm(fast)
# Loading work.JtagSlaveMonitorBfm_sv_unit(fast)
# Loading work.JtagSlaveMonitorBfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  coverage save -onexit -assert -directive -cvg -codeAll JtagBaseTest/JtagBaseTest_coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test JtagBaseTest...
# UVM_INFO ../../src/hdlTop/JtagHdlTop.sv(15) @ 0: reporter [HDL_TOP] HDL_TOP
# UVM_INFO ../../src/hdlTop/jtagMasterAgentBfm/JtagMasterAgentBfm.sv(17) @ 0: reporter [jtag Master agent bfm] JTAG Master AGENT BFM
# UVM_INFO ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveAgentBfm.sv(16) @ 0: reporter [jtag slave agent bfm] JTAG SLAVE AGENT BFM
# CONNECTING DRIVER AND SEQUENCER
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------------
# Name                                      Type                        Size  Value
# ---------------------------------------------------------------------------------
# uvm_test_top                              JtagBaseTest                -     @473 
#   jtagEnv                                 JtagEnv                     -     @511 
#     JtagMasterAgent                       JtagMasterAgent             -     @635 
#       jtagMasterAnalysisPort              uvm_analysis_port           -     @805 
#       jtagMasterCoverage                  JtagMasterCoverage          -     @790 
#         analysis_imp                      uvm_analysis_imp            -     @797 
#       jtagMasterDriver                    JtagMasterDriver            -     @651 
#         rsp_port                          uvm_analysis_port           -     @666 
#         seq_item_port                     uvm_seq_item_pull_port      -     @658 
#       jtagMasterMonitor                   JtagMasterMonitor           -     @783 
#         jtagMasterMonitorAnalysisPort     uvm_analysis_port           -     @822 
#       jtagMasterSequencer                 JtagMasterSequencer         -     @674 
#         rsp_export                        uvm_analysis_export         -     @681 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @775 
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagScoreboard                        JtagScoreboard              -     @519 
#       jtagScoreboardMasterAnalysisExport  uvm_analysis_export         -     @835 
#       jtagScoreboardMasterAnalysisFifo    uvm_tlm_analysis_fifo #(T)  -     @851 
#         analysis_export                   uvm_analysis_imp            -     @890 
#         get_ap                            uvm_analysis_port           -     @882 
#         get_peek_export                   uvm_get_peek_imp            -     @866 
#         put_ap                            uvm_analysis_port           -     @874 
#         put_export                        uvm_put_imp                 -     @858 
#       jtagScoreboardSlaveAnalysisExport   uvm_analysis_export         -     @843 
#       jtagScoreboardSlaveAnalysisFifo     uvm_tlm_analysis_fifo #(T)  -     @898 
#         analysis_export                   uvm_analysis_imp            -     @937 
#         get_ap                            uvm_analysis_port           -     @929 
#         get_peek_export                   uvm_get_peek_imp            -     @913 
#         put_ap                            uvm_analysis_port           -     @921 
#         put_export                        uvm_put_imp                 -     @905 
#     JtagSlaveAgent                        JtagSlaveAgent              -     @642 
#       jtagSlaveAnalysisPort               uvm_analysis_port           -     @1101
#       jtagSlaveCoverage                   JtagSlaveCoverage           -     @1079
#         analysis_imp                      uvm_analysis_imp            -     @1086
#       jtagSlaveDriver                     JtagSlaveDriver             -     @947 
#         rsp_port                          uvm_analysis_port           -     @962 
#         seq_item_port                     uvm_seq_item_pull_port      -     @954 
#       jtagSlaveMonitor                    JtagSlaveMonitor            -     @1094
#         jtagSlaveMonitorAnalysisPort      uvm_analysis_port           -     @1118
#       jtagSlaveSequencer                  JtagSlaveSequencer          -     @970 
#         rsp_export                        uvm_analysis_export         -     @977 
#         seq_item_export                   uvm_seq_item_pull_imp       -     @1071
#         arbitration_queue                 array                       0     -    
#         lock_queue                        array                       0     -    
#         num_last_reqs                     integral                    32    'd1  
#         num_last_rsps                     integral                    32    'd1  
#     JtagVirtualSequencer                  JtagVirtualSequencer        -     @526 
#       rsp_export                          uvm_analysis_export         -     @533 
#       seq_item_export                     uvm_seq_item_pull_imp       -     @627 
#       arbitration_queue                   array                       0     -    
#       lock_queue                          array                       0     -    
#       num_last_reqs                       integral                    32    'd1  
#       num_last_rsps                       integral                    32    'd1  
# ---------------------------------------------------------------------------------
# 
# ENTERED TO DRIVER PROXY SUCCESSFULLY
# The test vector is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
# UVM_WARNING @ 0: uvm_test_top.jtagEnv.JtagMasterAgent.jtagMasterSequencer@@JtagMasterTestingVirtualSequence.jtagMasterTestVectorSequence [uvm_sequence_base] Body definition undefined
# ------------------------------------------------------------------------------
# Name           Type                   Size  Value                             
# ------------------------------------------------------------------------------
# req            JtagMasterTransaction  -     @1152                             
#   TEST VECTOR  integral               32    'b11110011111010010011110010001110
# ------------------------------------------------------------------------------
# IN MASTER TMS IS 0 @100
# THE STATE IN MASTER MONITOR jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagResetState @100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @300
# IN MASTER TMS IS 1 @500
# THE STATE IN MASTER MONITOR jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIrScanState @700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @700
# IN MASTER TMS IS 0 @900
# THE STATE IN MASTER MONITOR jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagCaptureIrState @900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1100
# IN MASTER TMS IS 0 @1300
# THE STATE IN MASTER MONITOR jtagShiftIrState @1300 and jtag instruction obtained is xxxx0 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1500 and jtag instruction obtained is xxx10 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @1500
# IN MASTER TMS IS 0 @1700
# THE STATE IN MASTER MONITOR jtagShiftIrState @1700 and jtag instruction obtained is xx110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftIrState @1700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftIrState @1900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagShiftIrState @1900 and jtag instruction obtained is x0110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @1900
# IN MASTER TMS IS 1 @2100
# THE STATE IN MASTER MONITOR jtagExit1IrState @2100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagExit1IrState @2100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateIrState @2300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateIrState @2300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 1 @2300
# IN MASTER TMS IS 0 @2500
# THE STATE IN MASTER MONITOR jtagDrScanState @2500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagDrScanState @2500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagCaptureDrState @2700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagCaptureDrState @2700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @2700
# THE SERIAL DATA IN MASTER IS 0 @2900
# IN MASTER TMS IS 0 @2900
# THE STATE IN MASTER MONITOR jtagShiftDrState @2900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @2900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# ** Warning: (vsim-3829) ../../src/hdlTop/jtagSlaveAgentBfm/JtagSlaveDriverBfm.sv(46): Non-existent associative array entry. Returning default value.
# serial out in slave driver is x @                3100 and data is 0xxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3100 and jtag instruction obtained is 00110 and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3100
# IN MASTER TMS IS 0 @3100
# THE SERIAL DATA IN MASTER IS 1 @3300
# IN MASTER TMS IS 0 @3300
# THE STATE IN MASTER MONITOR jtagShiftDrState @3300 and jtag instruction obtained is 00110 and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3300 and data is 10xxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @3300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3500 and data is 110xxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3500 and jtag instruction obtained is 00110 and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @3500
# IN MASTER TMS IS 0 @3500
# THE SERIAL DATA IN MASTER IS 0 @3700
# IN MASTER TMS IS 0 @3700
# THE STATE IN MASTER MONITOR jtagShiftDrState @3700 and jtag instruction obtained is 00110 and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3700 and data is 1110xxxx
# in SLAVE THE STATE IS jtagShiftDrState @3700 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @3900 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                3900 and data is 01110xxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @3900 and jtag instruction obtained is 00110 and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @3900
# IN MASTER TMS IS 0 @3900
# THE SERIAL DATA IN MASTER IS 0 @4100
# IN MASTER TMS IS 0 @4100
# THE STATE IN MASTER MONITOR jtagShiftDrState @4100 and jtag instruction obtained is 00110 and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4100 and data is 001110xx
# in SLAVE THE STATE IS jtagShiftDrState @4100 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4300 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                4300 and data is 0001110x
# THE STATE IN MASTER MONITOR jtagShiftDrState @4300 and jtag instruction obtained is 00110 and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @4300
# IN MASTER TMS IS 0 @4300
# THE SERIAL DATA IN MASTER IS 0 @4500
# IN MASTER TMS IS 0 @4500
# THE STATE IN MASTER MONITOR jtagShiftDrState @4500 and jtag instruction obtained is 00110 and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                4500 and data is 10001110
# in SLAVE THE STATE IS jtagShiftDrState @4500 and jtag instruction obtained is xxxxx and data is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @4700 and jtag instruction obtained is xxxxx and data is 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4700 and data is 01000111
# THE STATE IN MASTER MONITOR jtagShiftDrState @4700 and jtag instruction obtained is 00110 and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @4700
# IN MASTER TMS IS 0 @4700
# THE SERIAL DATA IN MASTER IS 1 @4900
# IN MASTER TMS IS 0 @4900
# THE STATE IN MASTER MONITOR jtagShiftDrState @4900 and jtag instruction obtained is 00110 and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                4900 and data is 00100011
# in SLAVE THE STATE IS jtagShiftDrState @4900 and jtag instruction obtained is xxxxx and data is 10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5100 and jtag instruction obtained is xxxxx and data is 110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5100 and data is 10010001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5100 and jtag instruction obtained is 00110 and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5100
# IN MASTER TMS IS 0 @5100
# THE SERIAL DATA IN MASTER IS 1 @5300
# IN MASTER TMS IS 0 @5300
# THE STATE IN MASTER MONITOR jtagShiftDrState @5300 and jtag instruction obtained is 00110 and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5300 and data is 11001000
# in SLAVE THE STATE IS jtagShiftDrState @5300 and jtag instruction obtained is xxxxx and data is 1110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5500 and jtag instruction obtained is xxxxx and data is 01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5500 and data is 11100100
# THE STATE IN MASTER MONITOR jtagShiftDrState @5500 and jtag instruction obtained is 00110 and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 1 @5500
# IN MASTER TMS IS 0 @5500
# THE SERIAL DATA IN MASTER IS 0 @5700
# IN MASTER TMS IS 0 @5700
# THE STATE IN MASTER MONITOR jtagShiftDrState @5700 and jtag instruction obtained is 00110 and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                5700 and data is 11110010
# in SLAVE THE STATE IS jtagShiftDrState @5700 and jtag instruction obtained is xxxxx and data is 001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @5900 and jtag instruction obtained is xxxxx and data is 0001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                5900 and data is 01111001
# THE STATE IN MASTER MONITOR jtagShiftDrState @5900 and jtag instruction obtained is 00110 and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS 0 @5900
# IN MASTER TMS IS 0 @5900
# THE SERIAL DATA IN MASTER IS x @6100
# IN MASTER TMS IS 0 @6100
# THE STATE IN MASTER MONITOR jtagShiftDrState @6100 and jtag instruction obtained is 00110 and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6100 and data is 00111100
# in SLAVE THE STATE IS jtagShiftDrState @6100 and jtag instruction obtained is xxxxx and data is 10001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6300 and jtag instruction obtained is xxxxx and data is 010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                6300 and data is x0011110
# THE STATE IN MASTER MONITOR jtagShiftDrState @6300 and jtag instruction obtained is 00110 and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6300
# IN MASTER TMS IS 0 @6300
# THE SERIAL DATA IN MASTER IS x @6500
# IN MASTER TMS IS 0 @6500
# THE STATE IN MASTER MONITOR jtagShiftDrState @6500 and jtag instruction obtained is 00110 and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6500 and data is xx001111
# in SLAVE THE STATE IS jtagShiftDrState @6500 and jtag instruction obtained is xxxxx and data is 0010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @6700 and jtag instruction obtained is xxxxx and data is 10010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6700 and data is xxx00111
# THE STATE IN MASTER MONITOR jtagShiftDrState @6700 and jtag instruction obtained is 00110 and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @6700
# IN MASTER TMS IS 0 @6700
# THE SERIAL DATA IN MASTER IS x @6900
# IN MASTER TMS IS 0 @6900
# THE STATE IN MASTER MONITOR jtagShiftDrState @6900 and jtag instruction obtained is 00110 and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                6900 and data is xxxx0011
# in SLAVE THE STATE IS jtagShiftDrState @6900 and jtag instruction obtained is xxxxx and data is 110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7100 and jtag instruction obtained is xxxxx and data is 1110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 1 @                7100 and data is xxxxx001
# THE STATE IN MASTER MONITOR jtagShiftDrState @7100 and jtag instruction obtained is 00110 and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7100
# IN MASTER TMS IS 0 @7100
# THE SERIAL DATA IN MASTER IS x @7300
# IN MASTER TMS IS 0 @7300
# THE STATE IN MASTER MONITOR jtagShiftDrState @7300 and jtag instruction obtained is 00110 and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7300 and data is xxxxxx00
# in SLAVE THE STATE IS jtagShiftDrState @7300 and jtag instruction obtained is xxxxx and data is 11110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 1 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7500 and jtag instruction obtained is xxxxx and data is 011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is 0 @                7500 and data is xxxxxxx0
# THE STATE IN MASTER MONITOR jtagShiftDrState @7500 and jtag instruction obtained is 00110 and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7500
# IN MASTER TMS IS 0 @7500
# THE SERIAL DATA IN MASTER IS x @7700
# IN MASTER TMS IS 0 @7700
# THE STATE IN MASTER MONITOR jtagShiftDrState @7700 and jtag instruction obtained is 00110 and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7700 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @7700 and jtag instruction obtained is xxxxx and data is 0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is 0 *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @7900 and jtag instruction obtained is xxxxx and data is x0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                7900 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @7900 and jtag instruction obtained is 00110 and data is xxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @7900
# IN MASTER TMS IS 0 @7900
# THE SERIAL DATA IN MASTER IS x @8100
# IN MASTER TMS IS 0 @8100
# THE STATE IN MASTER MONITOR jtagShiftDrState @8100 and jtag instruction obtained is 00110 and data is xxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8100 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8100 and jtag instruction obtained is xxxxx and data is xx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8300 and jtag instruction obtained is xxxxx and data is xxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8300 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8300
# IN MASTER TMS IS 0 @8300
# THE SERIAL DATA IN MASTER IS x @8500
# IN MASTER TMS IS 0 @8500
# THE STATE IN MASTER MONITOR jtagShiftDrState @8500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8500 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8500 and jtag instruction obtained is xxxxx and data is xxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @8700 and jtag instruction obtained is xxxxx and data is xxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8700 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @8700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @8700
# IN MASTER TMS IS 0 @8700
# THE SERIAL DATA IN MASTER IS x @8900
# IN MASTER TMS IS 0 @8900
# THE STATE IN MASTER MONITOR jtagShiftDrState @8900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                8900 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagShiftDrState @8900 and jtag instruction obtained is xxxxx and data is xxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagShiftDrState @9100 and jtag instruction obtained is xxxxx and data is xxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# IN SLAVE THE SHIFT DR TMS VALUE IS 0
# serial out in slave driver is x @                9100 and data is xxxxxxxx
# THE STATE IN MASTER MONITOR jtagShiftDrState @9100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE SERIAL DATA IN MASTER IS x @9100
# IN MASTER TMS IS 1 @9100
# IN MASTER TMS IS 1 @9300
# THE STATE IN MASTER MONITOR jtagExit1DrState @9300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN SLAVE THE SHIFT DR TMS VALUE IS 1
# serial out in slave driver is x @                9300 and data is xxxxxxxx
# in SLAVE THE STATE IS jtagExit1DrState @9300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagUpdateDrState @9500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagUpdateDrState @9500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9500
# IN MASTER TMS IS 0 @9700
# THE STATE IN MASTER MONITOR jtagIdleState @9700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @9700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @9900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @9900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @9900
# IN MASTER TMS IS 0 @10100
# THE STATE IN MASTER MONITOR jtagIdleState @10100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10300
# IN MASTER TMS IS 0 @10500
# THE STATE IN MASTER MONITOR jtagIdleState @10500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @10700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @10700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @10700
# IN MASTER TMS IS 0 @10900
# THE STATE IN MASTER MONITOR jtagIdleState @10900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @10900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11100
# IN MASTER TMS IS 0 @11300
# THE STATE IN MASTER MONITOR jtagIdleState @11300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11500 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11500 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11500
# IN MASTER TMS IS 0 @11700
# THE STATE IN MASTER MONITOR jtagIdleState @11700 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @11700 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @11900 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE STATE IN MASTER MONITOR jtagIdleState @11900 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IN MASTER TMS IS 0 @11900
# IN MASTER TMS IS 0 @12100
# THE STATE IN MASTER MONITOR jtagIdleState @12100 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# in SLAVE THE STATE IS jtagIdleState @12100 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# in SLAVE THE STATE IS jtagIdleState @12300 and jtag instruction obtained is xxxxx and data is xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx and jtagseriot is x *************************
# 
# THE INPUT TEST VECTOR IN SEQ CONVERTER IS xxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE CONTENT IN SLAVE SIDE IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# THE STATE IN MASTER MONITOR jtagIdleState @12300 and jtag instruction obtained is 00110 and data is xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MASTER CONVERTER IS xxxxxxxxxxxxxxxx0011110010001110
# THE MASTER SIDE INPUT SEQUENCE IS xxxxxxxxxxxxxxxx0011110010001110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
#  
#  THE VECTOR IN MASTER SIDE IS xxxxxxxxxxxxxxxx0011110010001110 
#  
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 12300: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [HDL_TOP]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [jtag Master agent bfm]     1
# [jtag slave agent bfm]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 12300 ps  Iteration: 65  Instance: /HvlTop
# Saving coverage database on exit...
# End time: 22:58:57 on Apr 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
