// Seed: 2441157398
module module_0 (
    output tri0 id_0,
    input supply1 id_1
);
  assign id_0 = id_1;
  wire id_3;
  wire id_4;
  wire id_5 = id_4;
  assign id_0 = 1;
  supply0 id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input logic id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    output supply1 id_9,
    output supply0 id_10,
    output logic id_11
);
  assign id_10 = 1;
  assign id_4  = id_3;
  always id_1 <= id_2;
  always id_1 = id_4++;
  assign id_9 = 1;
  final @(negedge (1)) fork id_11 <= 'h0; join_any
  id_13(
      1
  ); module_0(
      id_9, id_5
  );
endmodule
