#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 28 11:50:36 2023
# Process ID: 16324
# Current directory: D:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.runs/design_1_uiFDMA_0_0_synth_1
# Command line: vivado.exe -log design_1_uiFDMA_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uiFDMA_0_0.tcl
# Log file: D:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.runs/design_1_uiFDMA_0_0_synth_1/design_1_uiFDMA_0_0.vds
# Journal file: D:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.runs/design_1_uiFDMA_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_uiFDMA_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'd:/12_RFMU/RFMU_v0_5_3/ipdef'.
File in use: d:/12_RFMU/RFMU_v0_5_3/ipdef/uifdma/FDMA.xml
File ignored: d:/12_RFMU/RFMU_v0_5_3/ipdef/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'd:/12_RFMU/RFMU_v0_5_3/ipdef'.
File in use: d:/12_RFMU/RFMU_v0_5_3/ipdef/uifdma/FDMA_rtl.xml
File ignored: d:/12_RFMU/RFMU_v0_5_3/ipdef/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/12_RFMU/RFMU_v0_5_3/ipdef'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_uiFDMA_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.254 ; gain = 242.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_uiFDMA_0_0' [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uiFDMA_0_0/synth/design_1_uiFDMA_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'uiFDMA' [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ipshared/4624/uiFDMA.v:24]
	Parameter M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter M_AXI_ID bound to: 0 - type: integer 
	Parameter M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXI_BYTES bound to: 16 - type: integer 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ipshared/4624/uiFDMA.v:99]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ipshared/4624/uiFDMA.v:99]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ipshared/4624/uiFDMA.v:99]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ipshared/4624/uiFDMA.v:99]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity uiFDMA does not have driver. [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ipshared/4624/uiFDMA.v:63]
INFO: [Synth 8-6155] done synthesizing module 'uiFDMA' (1#1) [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ipshared/4624/uiFDMA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_uiFDMA_0_0' (2#1) [d:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uiFDMA_0_0/synth/design_1_uiFDMA_0_0.v:58]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_WID[0]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design uiFDMA has unconnected port M_AXI_RLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.738 ; gain = 319.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.738 ; gain = 319.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.738 ; gain = 319.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1085.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1171.828 ; gain = 2.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.828 ; gain = 406.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.828 ; gain = 406.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.828 ; gain = 406.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.828 ; gain = 406.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uiFDMA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWID[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWSIZE[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWSIZE[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWSIZE[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWBURST[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWBURST[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWLOCK driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWCACHE[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWCACHE[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWCACHE[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWCACHE[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWPROT[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWPROT[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWPROT[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWQOS[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWQOS[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWQOS[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_AWQOS[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_WSTRB[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_BREADY driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARID[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARSIZE[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARSIZE[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARSIZE[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARBURST[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARBURST[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARLOCK driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARCACHE[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARCACHE[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARCACHE[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARCACHE[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARPROT[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARPROT[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARPROT[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARQOS[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARQOS[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARQOS[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_uiFDMA_0_0 has port M_AXI_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_WID[0]
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design design_1_uiFDMA_0_0 has unconnected port M_AXI_RLAST
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.828 ; gain = 406.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.828 ; gain = 406.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.828 ; gain = 406.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.164 ; gain = 414.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    34|
|2     |LUT1   |     8|
|3     |LUT2   |    10|
|4     |LUT3   |    28|
|5     |LUT4   |    91|
|6     |LUT5   |    36|
|7     |LUT6   |    24|
|8     |FDRE   |   176|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   409|
|2     |  inst   |uiFDMA |   409|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1184.957 ; gain = 333.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.957 ; gain = 419.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1195.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1204.945 ; gain = 733.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.runs/design_1_uiFDMA_0_0_synth_1/design_1_uiFDMA_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_uiFDMA_0_0, cache-ID = dc2ed57d3857cf5b
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1204.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/12_RFMU/RFMU_v0_5_3/soc_prj/zed_9361/zed_9361.runs/design_1_uiFDMA_0_0_synth_1/design_1_uiFDMA_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_uiFDMA_0_0_utilization_synth.rpt -pb design_1_uiFDMA_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 28 11:51:02 2023...
