// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="feedforward_burst_feedforward_burst,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=110520,HLS_SYN_TPT=none,HLS_SYN_MEM=19,HLS_SYN_DSP=0,HLS_SYN_FF=2844,HLS_SYN_LUT=5262,HLS_VERSION=2024_2}" *)

module feedforward_burst (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 69'd1;
parameter    ap_ST_fsm_state2 = 69'd2;
parameter    ap_ST_fsm_state3 = 69'd4;
parameter    ap_ST_fsm_state4 = 69'd8;
parameter    ap_ST_fsm_state5 = 69'd16;
parameter    ap_ST_fsm_state6 = 69'd32;
parameter    ap_ST_fsm_state7 = 69'd64;
parameter    ap_ST_fsm_state8 = 69'd128;
parameter    ap_ST_fsm_state9 = 69'd256;
parameter    ap_ST_fsm_state10 = 69'd512;
parameter    ap_ST_fsm_state11 = 69'd1024;
parameter    ap_ST_fsm_state12 = 69'd2048;
parameter    ap_ST_fsm_state13 = 69'd4096;
parameter    ap_ST_fsm_state14 = 69'd8192;
parameter    ap_ST_fsm_state15 = 69'd16384;
parameter    ap_ST_fsm_state16 = 69'd32768;
parameter    ap_ST_fsm_state17 = 69'd65536;
parameter    ap_ST_fsm_state18 = 69'd131072;
parameter    ap_ST_fsm_state19 = 69'd262144;
parameter    ap_ST_fsm_state20 = 69'd524288;
parameter    ap_ST_fsm_state21 = 69'd1048576;
parameter    ap_ST_fsm_state22 = 69'd2097152;
parameter    ap_ST_fsm_state23 = 69'd4194304;
parameter    ap_ST_fsm_state24 = 69'd8388608;
parameter    ap_ST_fsm_state25 = 69'd16777216;
parameter    ap_ST_fsm_state26 = 69'd33554432;
parameter    ap_ST_fsm_state27 = 69'd67108864;
parameter    ap_ST_fsm_state28 = 69'd134217728;
parameter    ap_ST_fsm_state29 = 69'd268435456;
parameter    ap_ST_fsm_state30 = 69'd536870912;
parameter    ap_ST_fsm_state31 = 69'd1073741824;
parameter    ap_ST_fsm_state32 = 69'd2147483648;
parameter    ap_ST_fsm_state33 = 69'd4294967296;
parameter    ap_ST_fsm_state34 = 69'd8589934592;
parameter    ap_ST_fsm_state35 = 69'd17179869184;
parameter    ap_ST_fsm_state36 = 69'd34359738368;
parameter    ap_ST_fsm_state37 = 69'd68719476736;
parameter    ap_ST_fsm_state38 = 69'd137438953472;
parameter    ap_ST_fsm_state39 = 69'd274877906944;
parameter    ap_ST_fsm_state40 = 69'd549755813888;
parameter    ap_ST_fsm_state41 = 69'd1099511627776;
parameter    ap_ST_fsm_state42 = 69'd2199023255552;
parameter    ap_ST_fsm_state43 = 69'd4398046511104;
parameter    ap_ST_fsm_state44 = 69'd8796093022208;
parameter    ap_ST_fsm_state45 = 69'd17592186044416;
parameter    ap_ST_fsm_state46 = 69'd35184372088832;
parameter    ap_ST_fsm_state47 = 69'd70368744177664;
parameter    ap_ST_fsm_state48 = 69'd140737488355328;
parameter    ap_ST_fsm_state49 = 69'd281474976710656;
parameter    ap_ST_fsm_state50 = 69'd562949953421312;
parameter    ap_ST_fsm_state51 = 69'd1125899906842624;
parameter    ap_ST_fsm_state52 = 69'd2251799813685248;
parameter    ap_ST_fsm_state53 = 69'd4503599627370496;
parameter    ap_ST_fsm_state54 = 69'd9007199254740992;
parameter    ap_ST_fsm_state55 = 69'd18014398509481984;
parameter    ap_ST_fsm_state56 = 69'd36028797018963968;
parameter    ap_ST_fsm_state57 = 69'd72057594037927936;
parameter    ap_ST_fsm_state58 = 69'd144115188075855872;
parameter    ap_ST_fsm_state59 = 69'd288230376151711744;
parameter    ap_ST_fsm_state60 = 69'd576460752303423488;
parameter    ap_ST_fsm_state61 = 69'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 69'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 69'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 69'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 69'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 69'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 69'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 69'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 69'd295147905179352825856;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [68:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_r;
wire   [63:0] output_r;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state62;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state69;
reg   [61:0] trunc_ln_reg_991;
reg   [61:0] trunc_ln4_reg_997;
wire    ap_CS_fsm_state26;
reg   [0:0] layer2_quant_load_reg_1018;
wire    ap_CS_fsm_state27;
reg   [0:0] layer2_quant_load_1_reg_1023;
reg   [0:0] layer2_quant_load_2_reg_1038;
wire    ap_CS_fsm_state28;
reg   [0:0] layer2_quant_load_3_reg_1043;
reg   [0:0] layer2_quant_load_4_reg_1058;
wire    ap_CS_fsm_state29;
reg   [0:0] layer2_quant_load_5_reg_1063;
reg   [0:0] layer2_quant_load_6_reg_1078;
wire    ap_CS_fsm_state30;
reg   [0:0] layer2_quant_load_7_reg_1083;
reg   [0:0] layer2_quant_load_8_reg_1098;
wire    ap_CS_fsm_state31;
reg   [0:0] layer2_quant_load_9_reg_1103;
reg   [0:0] layer2_quant_load_10_reg_1118;
wire    ap_CS_fsm_state32;
reg   [0:0] layer2_quant_load_11_reg_1123;
reg   [0:0] layer2_quant_load_12_reg_1138;
wire    ap_CS_fsm_state33;
reg   [0:0] layer2_quant_load_13_reg_1143;
reg   [0:0] layer2_quant_load_14_reg_1158;
wire    ap_CS_fsm_state34;
reg   [0:0] layer2_quant_load_15_reg_1163;
reg   [0:0] layer2_quant_load_16_reg_1178;
wire    ap_CS_fsm_state35;
reg   [0:0] layer2_quant_load_17_reg_1183;
reg   [0:0] layer2_quant_load_18_reg_1198;
wire    ap_CS_fsm_state36;
reg   [0:0] layer2_quant_load_19_reg_1203;
reg   [0:0] layer2_quant_load_20_reg_1218;
wire    ap_CS_fsm_state37;
reg   [0:0] layer2_quant_load_21_reg_1223;
reg   [0:0] layer2_quant_load_22_reg_1238;
wire    ap_CS_fsm_state38;
reg   [0:0] layer2_quant_load_23_reg_1243;
reg   [0:0] layer2_quant_load_24_reg_1258;
wire    ap_CS_fsm_state39;
reg   [0:0] layer2_quant_load_25_reg_1263;
reg   [0:0] layer2_quant_load_26_reg_1278;
wire    ap_CS_fsm_state40;
reg   [0:0] layer2_quant_load_27_reg_1283;
reg   [0:0] layer2_quant_load_28_reg_1298;
wire    ap_CS_fsm_state41;
reg   [0:0] layer2_quant_load_29_reg_1303;
reg   [0:0] layer2_quant_load_30_reg_1318;
wire    ap_CS_fsm_state42;
reg   [0:0] layer2_quant_load_31_reg_1323;
reg   [0:0] layer2_quant_load_32_reg_1338;
wire    ap_CS_fsm_state43;
reg   [0:0] layer2_quant_load_33_reg_1343;
reg   [0:0] layer2_quant_load_34_reg_1358;
wire    ap_CS_fsm_state44;
reg   [0:0] layer2_quant_load_35_reg_1363;
reg   [0:0] layer2_quant_load_36_reg_1378;
wire    ap_CS_fsm_state45;
reg   [0:0] layer2_quant_load_37_reg_1383;
reg   [0:0] layer2_quant_load_38_reg_1398;
wire    ap_CS_fsm_state46;
reg   [0:0] layer2_quant_load_39_reg_1403;
reg   [0:0] layer2_quant_load_40_reg_1418;
wire    ap_CS_fsm_state47;
reg   [0:0] layer2_quant_load_41_reg_1423;
reg   [0:0] layer2_quant_load_42_reg_1438;
wire    ap_CS_fsm_state48;
reg   [0:0] layer2_quant_load_43_reg_1443;
reg   [0:0] layer2_quant_load_44_reg_1458;
wire    ap_CS_fsm_state49;
reg   [0:0] layer2_quant_load_45_reg_1463;
reg   [0:0] layer2_quant_load_46_reg_1478;
wire    ap_CS_fsm_state50;
reg   [0:0] layer2_quant_load_47_reg_1483;
reg   [0:0] layer2_quant_load_48_reg_1498;
wire    ap_CS_fsm_state51;
reg   [0:0] layer2_quant_load_49_reg_1503;
reg   [0:0] layer2_quant_load_50_reg_1518;
wire    ap_CS_fsm_state52;
reg   [0:0] layer2_quant_load_51_reg_1523;
reg   [0:0] layer2_quant_load_52_reg_1538;
wire    ap_CS_fsm_state53;
reg   [0:0] layer2_quant_load_53_reg_1543;
reg   [0:0] layer2_quant_load_54_reg_1558;
wire    ap_CS_fsm_state54;
reg   [0:0] layer2_quant_load_55_reg_1563;
reg   [0:0] layer2_quant_load_56_reg_1578;
wire    ap_CS_fsm_state55;
reg   [0:0] layer2_quant_load_57_reg_1583;
reg   [0:0] layer2_quant_load_58_reg_1598;
wire    ap_CS_fsm_state56;
reg   [0:0] layer2_quant_load_59_reg_1603;
reg   [0:0] layer2_quant_load_60_reg_1618;
wire    ap_CS_fsm_state57;
reg   [0:0] layer2_quant_load_61_reg_1623;
reg   [0:0] layer2_quant_load_62_reg_1638;
wire    ap_CS_fsm_state58;
reg   [0:0] layer2_quant_load_63_reg_1643;
reg   [9:0] X0_input_address0;
reg    X0_input_ce0;
reg    X0_input_we0;
reg   [31:0] X0_input_d0;
wire   [31:0] X0_input_q0;
reg    X0_input_ce1;
wire   [31:0] X0_input_q1;
reg   [5:0] layer1_activations_address0;
reg    layer1_activations_ce0;
reg    layer1_activations_we0;
reg   [31:0] layer1_activations_d0;
wire   [31:0] layer1_activations_q0;
reg    layer1_activations_ce1;
wire   [31:0] layer1_activations_q1;
reg   [5:0] layer1_activations_1_address0;
reg    layer1_activations_1_ce0;
reg    layer1_activations_1_we0;
reg   [31:0] layer1_activations_1_d0;
wire   [31:0] layer1_activations_1_q0;
reg    layer1_activations_1_ce1;
wire   [31:0] layer1_activations_1_q1;
reg   [3:0] layer2_activations_address0;
reg    layer2_activations_ce0;
reg    layer2_activations_we0;
reg   [31:0] layer2_activations_d0;
wire   [31:0] layer2_activations_q0;
reg    layer2_activations_ce1;
wire   [31:0] layer2_activations_q1;
reg   [3:0] layer2_activations_1_address0;
reg    layer2_activations_1_ce0;
reg    layer2_activations_1_we0;
reg   [31:0] layer2_activations_1_d0;
wire   [31:0] layer2_activations_1_q0;
reg    layer2_activations_1_ce1;
wire   [31:0] layer2_activations_1_q1;
reg   [3:0] layer2_activations_2_address0;
reg    layer2_activations_2_ce0;
reg    layer2_activations_2_we0;
reg   [31:0] layer2_activations_2_d0;
wire   [31:0] layer2_activations_2_q0;
reg    layer2_activations_2_ce1;
wire   [31:0] layer2_activations_2_q1;
reg   [3:0] layer2_activations_3_address0;
reg    layer2_activations_3_ce0;
reg    layer2_activations_3_we0;
reg   [31:0] layer2_activations_3_d0;
wire   [31:0] layer2_activations_3_q0;
reg    layer2_activations_3_ce1;
wire   [31:0] layer2_activations_3_q1;
reg   [3:0] layer3_activations_address0;
reg    layer3_activations_ce0;
reg    layer3_activations_we0;
reg   [31:0] layer3_activations_d0;
wire   [31:0] layer3_activations_q0;
reg    layer3_activations_ce1;
wire   [31:0] layer3_activations_q1;
reg   [6:0] layer1_quant_address0;
reg    layer1_quant_ce0;
reg    layer1_quant_we0;
wire   [0:0] layer1_quant_q0;
reg   [5:0] layer2_quant_address0;
reg    layer2_quant_ce0;
reg    layer2_quant_we0;
wire   [0:0] layer2_quant_q0;
wire   [0:0] layer2_quant_q1;
wire    grp_feedforward_burst_Pipeline_1_fu_802_ap_start;
wire    grp_feedforward_burst_Pipeline_1_fu_802_ap_done;
wire    grp_feedforward_burst_Pipeline_1_fu_802_ap_idle;
wire    grp_feedforward_burst_Pipeline_1_fu_802_ap_ready;
wire    grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWID;
wire   [31:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWUSER;
wire    grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WVALID;
wire   [31:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WDATA;
wire   [3:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WSTRB;
wire    grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WLAST;
wire   [0:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WID;
wire   [0:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WUSER;
wire    grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARID;
wire   [31:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARUSER;
wire    grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_RREADY;
wire    grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_BREADY;
wire   [9:0] grp_feedforward_burst_Pipeline_1_fu_802_X0_input_address0;
wire    grp_feedforward_burst_Pipeline_1_fu_802_X0_input_ce0;
wire    grp_feedforward_burst_Pipeline_1_fu_802_X0_input_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_1_fu_802_X0_input_d0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_ready;
wire   [9:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_d0;
wire   [9:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_ce1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_ready;
wire   [9:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_X0_input_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_X0_input_ce0;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_d0;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_d0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_ready;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_d0;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_ce1;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_d0;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_ce1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_ready;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_ce0;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_1_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_1_ce0;
wire   [6:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_we0;
wire   [0:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_d0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_ready;
wire   [6:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer1_quant_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer1_quant_ce0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_d0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_ready;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_ce1;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_ce1;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_ce1;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_ce1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_ready;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_ce0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_1_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_1_ce0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_2_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_2_ce0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_3_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_3_ce0;
wire   [5:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_we0;
wire   [0:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_d0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_ready;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_d0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_done;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_idle;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_ready;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_address0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_ce0;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_we0;
wire   [31:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_d0;
wire   [3:0] grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_address1;
wire    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_ce1;
wire    grp_feedforward_burst_Pipeline_11_fu_943_ap_start;
wire    grp_feedforward_burst_Pipeline_11_fu_943_ap_done;
wire    grp_feedforward_burst_Pipeline_11_fu_943_ap_idle;
wire    grp_feedforward_burst_Pipeline_11_fu_943_ap_ready;
wire    grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWID;
wire   [31:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWUSER;
wire    grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WVALID;
wire   [31:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WDATA;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WSTRB;
wire    grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WLAST;
wire   [0:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WID;
wire   [0:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WUSER;
wire    grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARID;
wire   [31:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARUSER;
wire    grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_RREADY;
wire    grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_BREADY;
wire   [3:0] grp_feedforward_burst_Pipeline_11_fu_943_layer3_activations_address0;
wire    grp_feedforward_burst_Pipeline_11_fu_943_layer3_activations_ce0;
reg    gmem_0_AWVALID;
wire    gmem_0_AWREADY;
reg   [63:0] gmem_0_AWADDR;
reg   [31:0] gmem_0_AWLEN;
reg    gmem_0_WVALID;
wire    gmem_0_WREADY;
reg    gmem_0_ARVALID;
wire    gmem_0_ARREADY;
reg   [63:0] gmem_0_ARADDR;
reg   [31:0] gmem_0_ARLEN;
wire    gmem_0_RVALID;
reg    gmem_0_RREADY;
wire   [31:0] gmem_0_RDATA;
wire   [8:0] gmem_0_RFIFONUM;
wire    gmem_0_BVALID;
reg    gmem_0_BREADY;
reg    grp_feedforward_burst_Pipeline_1_fu_802_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start_reg;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start_reg;
wire    ap_CS_fsm_state59;
reg    grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start_reg;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
reg    grp_feedforward_burst_Pipeline_11_fu_943_ap_start_reg;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire  signed [63:0] sext_ln204_fu_971_p1;
wire  signed [63:0] sext_ln257_fu_981_p1;
reg    layer2_quant_ce1_local;
reg   [5:0] layer2_quant_address1_local;
reg    layer2_quant_ce0_local;
reg   [5:0] layer2_quant_address0_local;
reg   [68:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 69'd1;
#0 grp_feedforward_burst_Pipeline_1_fu_802_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start_reg = 1'b0;
#0 grp_feedforward_burst_Pipeline_11_fu_943_ap_start_reg = 1'b0;
end

feedforward_burst_X0_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
X0_input_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X0_input_address0),
    .ce0(X0_input_ce0),
    .we0(X0_input_we0),
    .d0(X0_input_d0),
    .q0(X0_input_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_address1),
    .ce1(X0_input_ce1),
    .q1(X0_input_q1)
);

feedforward_burst_layer1_activations_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer1_activations_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer1_activations_address0),
    .ce0(layer1_activations_ce0),
    .we0(layer1_activations_we0),
    .d0(layer1_activations_d0),
    .q0(layer1_activations_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_address1),
    .ce1(layer1_activations_ce1),
    .q1(layer1_activations_q1)
);

feedforward_burst_layer1_activations_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer1_activations_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer1_activations_1_address0),
    .ce0(layer1_activations_1_ce0),
    .we0(layer1_activations_1_we0),
    .d0(layer1_activations_1_d0),
    .q0(layer1_activations_1_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_address1),
    .ce1(layer1_activations_1_ce1),
    .q1(layer1_activations_1_q1)
);

feedforward_burst_layer2_activations_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer2_activations_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer2_activations_address0),
    .ce0(layer2_activations_ce0),
    .we0(layer2_activations_we0),
    .d0(layer2_activations_d0),
    .q0(layer2_activations_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_address1),
    .ce1(layer2_activations_ce1),
    .q1(layer2_activations_q1)
);

feedforward_burst_layer2_activations_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer2_activations_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer2_activations_1_address0),
    .ce0(layer2_activations_1_ce0),
    .we0(layer2_activations_1_we0),
    .d0(layer2_activations_1_d0),
    .q0(layer2_activations_1_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_address1),
    .ce1(layer2_activations_1_ce1),
    .q1(layer2_activations_1_q1)
);

feedforward_burst_layer2_activations_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer2_activations_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer2_activations_2_address0),
    .ce0(layer2_activations_2_ce0),
    .we0(layer2_activations_2_we0),
    .d0(layer2_activations_2_d0),
    .q0(layer2_activations_2_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_address1),
    .ce1(layer2_activations_2_ce1),
    .q1(layer2_activations_2_q1)
);

feedforward_burst_layer2_activations_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
layer2_activations_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer2_activations_3_address0),
    .ce0(layer2_activations_3_ce0),
    .we0(layer2_activations_3_we0),
    .d0(layer2_activations_3_d0),
    .q0(layer2_activations_3_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_address1),
    .ce1(layer2_activations_3_ce1),
    .q1(layer2_activations_3_q1)
);

feedforward_burst_layer3_activations_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer3_activations_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer3_activations_address0),
    .ce0(layer3_activations_ce0),
    .we0(layer3_activations_we0),
    .d0(layer3_activations_d0),
    .q0(layer3_activations_q0),
    .address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_address1),
    .ce1(layer3_activations_ce1),
    .q1(layer3_activations_q1)
);

feedforward_burst_layer1_quant_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
layer1_quant_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer1_quant_address0),
    .ce0(layer1_quant_ce0),
    .we0(layer1_quant_we0),
    .d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_d0),
    .q0(layer1_quant_q0)
);

feedforward_burst_layer2_quant_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer2_quant_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(layer2_quant_address0),
    .ce0(layer2_quant_ce0),
    .we0(layer2_quant_we0),
    .d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_d0),
    .q0(layer2_quant_q0),
    .address1(layer2_quant_address1_local),
    .ce1(layer2_quant_ce1_local),
    .q1(layer2_quant_q1)
);

feedforward_burst_feedforward_burst_Pipeline_1 grp_feedforward_burst_Pipeline_1_fu_802(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_1_fu_802_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_1_fu_802_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_1_fu_802_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_1_fu_802_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(1'b0),
    .m_axi_gmem_0_AWADDR(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(1'b0),
    .m_axi_gmem_0_WDATA(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(1'b0),
    .m_axi_gmem_0_BREADY(grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .sext_ln204(trunc_ln_reg_991),
    .X0_input_address0(grp_feedforward_burst_Pipeline_1_fu_802_X0_input_address0),
    .X0_input_ce0(grp_feedforward_burst_Pipeline_1_fu_802_X0_input_ce0),
    .X0_input_we0(grp_feedforward_burst_Pipeline_1_fu_802_X0_input_we0),
    .X0_input_d0(grp_feedforward_burst_Pipeline_1_fu_802_X0_input_d0)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_206_1 grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_ready),
    .X0_input_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_address0),
    .X0_input_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_ce0),
    .X0_input_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_we0),
    .X0_input_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_d0),
    .X0_input_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_address1),
    .X0_input_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_ce1),
    .X0_input_q1(X0_input_q1)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2 grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_ready),
    .X0_input_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_X0_input_address0),
    .X0_input_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_X0_input_ce0),
    .X0_input_q0(X0_input_q0),
    .layer1_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_address0),
    .layer1_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_ce0),
    .layer1_activations_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_we0),
    .layer1_activations_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_d0),
    .layer1_activations_1_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_address0),
    .layer1_activations_1_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_ce0),
    .layer1_activations_1_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_we0),
    .layer1_activations_1_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_d0)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_216_2 grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_ready),
    .layer1_activations_1_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_address0),
    .layer1_activations_1_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_ce0),
    .layer1_activations_1_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_we0),
    .layer1_activations_1_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_d0),
    .layer1_activations_1_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_address1),
    .layer1_activations_1_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_ce1),
    .layer1_activations_1_q1(layer1_activations_1_q1),
    .layer1_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_address0),
    .layer1_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_ce0),
    .layer1_activations_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_we0),
    .layer1_activations_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_d0),
    .layer1_activations_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_address1),
    .layer1_activations_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_ce1),
    .layer1_activations_q1(layer1_activations_q1)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_223_3 grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_ready),
    .layer1_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_address0),
    .layer1_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_ce0),
    .layer1_activations_q0(layer1_activations_q0),
    .layer1_activations_1_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_1_address0),
    .layer1_activations_1_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_1_ce0),
    .layer1_activations_1_q0(layer1_activations_1_q0),
    .layer1_quant_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_address0),
    .layer1_quant_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_ce0),
    .layer1_quant_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_we0),
    .layer1_quant_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_d0)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21 grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_ready),
    .layer1_quant_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer1_quant_address0),
    .layer1_quant_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer1_quant_ce0),
    .layer1_quant_q0(layer1_quant_q0),
    .layer2_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_address0),
    .layer2_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_ce0),
    .layer2_activations_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_we0),
    .layer2_activations_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_d0),
    .layer2_activations_1_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_address0),
    .layer2_activations_1_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_ce0),
    .layer2_activations_1_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_we0),
    .layer2_activations_1_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_d0),
    .layer2_activations_2_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_address0),
    .layer2_activations_2_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_ce0),
    .layer2_activations_2_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_we0),
    .layer2_activations_2_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_d0),
    .layer2_activations_3_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_address0),
    .layer2_activations_3_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_ce0),
    .layer2_activations_3_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_we0),
    .layer2_activations_3_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_d0)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_233_4 grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_ready),
    .layer2_activations_3_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_address0),
    .layer2_activations_3_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_ce0),
    .layer2_activations_3_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_we0),
    .layer2_activations_3_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_d0),
    .layer2_activations_3_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_address1),
    .layer2_activations_3_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_ce1),
    .layer2_activations_3_q1(layer2_activations_3_q1),
    .layer2_activations_2_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_address0),
    .layer2_activations_2_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_ce0),
    .layer2_activations_2_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_we0),
    .layer2_activations_2_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_d0),
    .layer2_activations_2_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_address1),
    .layer2_activations_2_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_ce1),
    .layer2_activations_2_q1(layer2_activations_2_q1),
    .layer2_activations_1_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_address0),
    .layer2_activations_1_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_ce0),
    .layer2_activations_1_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_we0),
    .layer2_activations_1_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_d0),
    .layer2_activations_1_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_address1),
    .layer2_activations_1_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_ce1),
    .layer2_activations_1_q1(layer2_activations_1_q1),
    .layer2_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_address0),
    .layer2_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_ce0),
    .layer2_activations_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_we0),
    .layer2_activations_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_d0),
    .layer2_activations_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_address1),
    .layer2_activations_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_ce1),
    .layer2_activations_q1(layer2_activations_q1)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_240_5 grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_ready),
    .layer2_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_address0),
    .layer2_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_ce0),
    .layer2_activations_q0(layer2_activations_q0),
    .layer2_activations_1_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_1_address0),
    .layer2_activations_1_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_1_ce0),
    .layer2_activations_1_q0(layer2_activations_1_q0),
    .layer2_activations_2_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_2_address0),
    .layer2_activations_2_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_2_ce0),
    .layer2_activations_2_q0(layer2_activations_2_q0),
    .layer2_activations_3_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_3_address0),
    .layer2_activations_3_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_3_ce0),
    .layer2_activations_3_q0(layer2_activations_3_q0),
    .layer2_quant_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_address0),
    .layer2_quant_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_ce0),
    .layer2_quant_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_we0),
    .layer2_quant_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_d0)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_49_1 grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_ready),
    .layer2_quant_load(layer2_quant_load_reg_1018),
    .layer2_quant_load_1(layer2_quant_load_1_reg_1023),
    .layer2_quant_load_2(layer2_quant_load_2_reg_1038),
    .layer2_quant_load_3(layer2_quant_load_3_reg_1043),
    .layer2_quant_load_4(layer2_quant_load_4_reg_1058),
    .layer2_quant_load_5(layer2_quant_load_5_reg_1063),
    .layer2_quant_load_6(layer2_quant_load_6_reg_1078),
    .layer2_quant_load_7(layer2_quant_load_7_reg_1083),
    .layer2_quant_load_8(layer2_quant_load_8_reg_1098),
    .layer2_quant_load_9(layer2_quant_load_9_reg_1103),
    .layer2_quant_load_10(layer2_quant_load_10_reg_1118),
    .layer2_quant_load_11(layer2_quant_load_11_reg_1123),
    .layer2_quant_load_12(layer2_quant_load_12_reg_1138),
    .layer2_quant_load_13(layer2_quant_load_13_reg_1143),
    .layer2_quant_load_14(layer2_quant_load_14_reg_1158),
    .layer2_quant_load_15(layer2_quant_load_15_reg_1163),
    .layer2_quant_load_16(layer2_quant_load_16_reg_1178),
    .layer2_quant_load_17(layer2_quant_load_17_reg_1183),
    .layer2_quant_load_18(layer2_quant_load_18_reg_1198),
    .layer2_quant_load_19(layer2_quant_load_19_reg_1203),
    .layer2_quant_load_20(layer2_quant_load_20_reg_1218),
    .layer2_quant_load_21(layer2_quant_load_21_reg_1223),
    .layer2_quant_load_22(layer2_quant_load_22_reg_1238),
    .layer2_quant_load_23(layer2_quant_load_23_reg_1243),
    .layer2_quant_load_24(layer2_quant_load_24_reg_1258),
    .layer2_quant_load_25(layer2_quant_load_25_reg_1263),
    .layer2_quant_load_26(layer2_quant_load_26_reg_1278),
    .layer2_quant_load_27(layer2_quant_load_27_reg_1283),
    .layer2_quant_load_28(layer2_quant_load_28_reg_1298),
    .layer2_quant_load_29(layer2_quant_load_29_reg_1303),
    .layer2_quant_load_30(layer2_quant_load_30_reg_1318),
    .layer2_quant_load_31(layer2_quant_load_31_reg_1323),
    .layer2_quant_load_32(layer2_quant_load_32_reg_1338),
    .layer2_quant_load_33(layer2_quant_load_33_reg_1343),
    .layer2_quant_load_34(layer2_quant_load_34_reg_1358),
    .layer2_quant_load_35(layer2_quant_load_35_reg_1363),
    .layer2_quant_load_36(layer2_quant_load_36_reg_1378),
    .layer2_quant_load_37(layer2_quant_load_37_reg_1383),
    .layer2_quant_load_38(layer2_quant_load_38_reg_1398),
    .layer2_quant_load_39(layer2_quant_load_39_reg_1403),
    .layer2_quant_load_40(layer2_quant_load_40_reg_1418),
    .layer2_quant_load_41(layer2_quant_load_41_reg_1423),
    .layer2_quant_load_42(layer2_quant_load_42_reg_1438),
    .layer2_quant_load_43(layer2_quant_load_43_reg_1443),
    .layer2_quant_load_44(layer2_quant_load_44_reg_1458),
    .layer2_quant_load_45(layer2_quant_load_45_reg_1463),
    .layer2_quant_load_46(layer2_quant_load_46_reg_1478),
    .layer2_quant_load_47(layer2_quant_load_47_reg_1483),
    .layer2_quant_load_48(layer2_quant_load_48_reg_1498),
    .layer2_quant_load_49(layer2_quant_load_49_reg_1503),
    .layer2_quant_load_50(layer2_quant_load_50_reg_1518),
    .layer2_quant_load_51(layer2_quant_load_51_reg_1523),
    .layer2_quant_load_52(layer2_quant_load_52_reg_1538),
    .layer2_quant_load_53(layer2_quant_load_53_reg_1543),
    .layer2_quant_load_54(layer2_quant_load_54_reg_1558),
    .layer2_quant_load_55(layer2_quant_load_55_reg_1563),
    .layer2_quant_load_56(layer2_quant_load_56_reg_1578),
    .layer2_quant_load_57(layer2_quant_load_57_reg_1583),
    .layer2_quant_load_58(layer2_quant_load_58_reg_1598),
    .layer2_quant_load_59(layer2_quant_load_59_reg_1603),
    .layer2_quant_load_60(layer2_quant_load_60_reg_1618),
    .layer2_quant_load_61(layer2_quant_load_61_reg_1623),
    .layer2_quant_load_62(layer2_quant_load_62_reg_1638),
    .layer2_quant_load_63(layer2_quant_load_63_reg_1643),
    .layer3_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_address0),
    .layer3_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_ce0),
    .layer3_activations_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_we0),
    .layer3_activations_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_d0)
);

feedforward_burst_feedforward_burst_Pipeline_VITIS_LOOP_250_6 grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_ready),
    .layer3_activations_address0(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_address0),
    .layer3_activations_ce0(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_ce0),
    .layer3_activations_we0(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_we0),
    .layer3_activations_d0(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_d0),
    .layer3_activations_address1(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_address1),
    .layer3_activations_ce1(grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_ce1),
    .layer3_activations_q1(layer3_activations_q1)
);

feedforward_burst_feedforward_burst_Pipeline_11 grp_feedforward_burst_Pipeline_11_fu_943(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_feedforward_burst_Pipeline_11_fu_943_ap_start),
    .ap_done(grp_feedforward_burst_Pipeline_11_fu_943_ap_done),
    .ap_idle(grp_feedforward_burst_Pipeline_11_fu_943_ap_idle),
    .ap_ready(grp_feedforward_burst_Pipeline_11_fu_943_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(gmem_0_AWREADY),
    .m_axi_gmem_0_AWADDR(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(gmem_0_WREADY),
    .m_axi_gmem_0_WDATA(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(1'b0),
    .m_axi_gmem_0_ARADDR(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(1'b0),
    .m_axi_gmem_0_RREADY(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(32'd0),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(9'd0),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(gmem_0_BVALID),
    .m_axi_gmem_0_BREADY(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .sext_ln257(trunc_ln4_reg_997),
    .layer3_activations_address0(grp_feedforward_burst_Pipeline_11_fu_943_layer3_activations_address0),
    .layer3_activations_ce0(grp_feedforward_burst_Pipeline_11_fu_943_layer3_activations_ce0),
    .layer3_activations_q0(layer3_activations_q0)
);

feedforward_burst_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .output_r(output_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

feedforward_burst_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_0_ARVALID),
    .I_CH0_ARREADY(gmem_0_ARREADY),
    .I_CH0_ARADDR(gmem_0_ARADDR),
    .I_CH0_ARLEN(gmem_0_ARLEN),
    .I_CH0_RVALID(gmem_0_RVALID),
    .I_CH0_RREADY(gmem_0_RREADY),
    .I_CH0_RDATA(gmem_0_RDATA),
    .I_CH0_RFIFONUM(gmem_0_RFIFONUM),
    .I_CH0_AWVALID(gmem_0_AWVALID),
    .I_CH0_AWREADY(gmem_0_AWREADY),
    .I_CH0_AWADDR(gmem_0_AWADDR),
    .I_CH0_AWLEN(gmem_0_AWLEN),
    .I_CH0_WVALID(gmem_0_WVALID),
    .I_CH0_WREADY(gmem_0_WREADY),
    .I_CH0_WDATA(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WDATA),
    .I_CH0_WSTRB(grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WSTRB),
    .I_CH0_BVALID(gmem_0_BVALID),
    .I_CH0_BREADY(gmem_0_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_11_fu_943_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state63)) begin
            grp_feedforward_burst_Pipeline_11_fu_943_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_11_fu_943_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_11_fu_943_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_1_fu_802_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_feedforward_burst_Pipeline_1_fu_802_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_1_fu_802_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_1_fu_802_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state58)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start_reg <= 1'b1;
        end else if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_ready == 1'b1)) begin
            grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        layer2_quant_load_10_reg_1118 <= layer2_quant_q1;
        layer2_quant_load_11_reg_1123 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        layer2_quant_load_12_reg_1138 <= layer2_quant_q1;
        layer2_quant_load_13_reg_1143 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        layer2_quant_load_14_reg_1158 <= layer2_quant_q1;
        layer2_quant_load_15_reg_1163 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        layer2_quant_load_16_reg_1178 <= layer2_quant_q1;
        layer2_quant_load_17_reg_1183 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        layer2_quant_load_18_reg_1198 <= layer2_quant_q1;
        layer2_quant_load_19_reg_1203 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        layer2_quant_load_1_reg_1023 <= layer2_quant_q0;
        layer2_quant_load_reg_1018 <= layer2_quant_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        layer2_quant_load_20_reg_1218 <= layer2_quant_q1;
        layer2_quant_load_21_reg_1223 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer2_quant_load_22_reg_1238 <= layer2_quant_q1;
        layer2_quant_load_23_reg_1243 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer2_quant_load_24_reg_1258 <= layer2_quant_q1;
        layer2_quant_load_25_reg_1263 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer2_quant_load_26_reg_1278 <= layer2_quant_q1;
        layer2_quant_load_27_reg_1283 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        layer2_quant_load_28_reg_1298 <= layer2_quant_q1;
        layer2_quant_load_29_reg_1303 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        layer2_quant_load_2_reg_1038 <= layer2_quant_q1;
        layer2_quant_load_3_reg_1043 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        layer2_quant_load_30_reg_1318 <= layer2_quant_q1;
        layer2_quant_load_31_reg_1323 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        layer2_quant_load_32_reg_1338 <= layer2_quant_q1;
        layer2_quant_load_33_reg_1343 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        layer2_quant_load_34_reg_1358 <= layer2_quant_q1;
        layer2_quant_load_35_reg_1363 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        layer2_quant_load_36_reg_1378 <= layer2_quant_q1;
        layer2_quant_load_37_reg_1383 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        layer2_quant_load_38_reg_1398 <= layer2_quant_q1;
        layer2_quant_load_39_reg_1403 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        layer2_quant_load_40_reg_1418 <= layer2_quant_q1;
        layer2_quant_load_41_reg_1423 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        layer2_quant_load_42_reg_1438 <= layer2_quant_q1;
        layer2_quant_load_43_reg_1443 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        layer2_quant_load_44_reg_1458 <= layer2_quant_q1;
        layer2_quant_load_45_reg_1463 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        layer2_quant_load_46_reg_1478 <= layer2_quant_q1;
        layer2_quant_load_47_reg_1483 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        layer2_quant_load_48_reg_1498 <= layer2_quant_q1;
        layer2_quant_load_49_reg_1503 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        layer2_quant_load_4_reg_1058 <= layer2_quant_q1;
        layer2_quant_load_5_reg_1063 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        layer2_quant_load_50_reg_1518 <= layer2_quant_q1;
        layer2_quant_load_51_reg_1523 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        layer2_quant_load_52_reg_1538 <= layer2_quant_q1;
        layer2_quant_load_53_reg_1543 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        layer2_quant_load_54_reg_1558 <= layer2_quant_q1;
        layer2_quant_load_55_reg_1563 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        layer2_quant_load_56_reg_1578 <= layer2_quant_q1;
        layer2_quant_load_57_reg_1583 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        layer2_quant_load_58_reg_1598 <= layer2_quant_q1;
        layer2_quant_load_59_reg_1603 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        layer2_quant_load_60_reg_1618 <= layer2_quant_q1;
        layer2_quant_load_61_reg_1623 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        layer2_quant_load_62_reg_1638 <= layer2_quant_q1;
        layer2_quant_load_63_reg_1643 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        layer2_quant_load_6_reg_1078 <= layer2_quant_q1;
        layer2_quant_load_7_reg_1083 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        layer2_quant_load_8_reg_1098 <= layer2_quant_q1;
        layer2_quant_load_9_reg_1103 <= layer2_quant_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln4_reg_997 <= {{output_r[63:2]}};
        trunc_ln_reg_991 <= {{input_r[63:2]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        X0_input_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_X0_input_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        X0_input_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        X0_input_address0 = grp_feedforward_burst_Pipeline_1_fu_802_X0_input_address0;
    end else begin
        X0_input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        X0_input_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_X0_input_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        X0_input_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        X0_input_ce0 = grp_feedforward_burst_Pipeline_1_fu_802_X0_input_ce0;
    end else begin
        X0_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        X0_input_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_ce1;
    end else begin
        X0_input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        X0_input_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        X0_input_d0 = grp_feedforward_burst_Pipeline_1_fu_802_X0_input_d0;
    end else begin
        X0_input_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        X0_input_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_X0_input_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        X0_input_we0 = grp_feedforward_burst_Pipeline_1_fu_802_X0_input_we0;
    end else begin
        X0_input_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_1_fu_802_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_done == 1'b0)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

assign ap_ST_fsm_state63_blk = 1'b0;

always @ (*) begin
    if ((grp_feedforward_burst_Pipeline_11_fu_943_ap_done == 1'b0)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) & (gmem_0_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) & (gmem_0_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_0_ARREADY == 1'b1))) begin
        gmem_0_ARADDR = sext_ln204_fu_971_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_0_ARADDR = grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARADDR;
    end else begin
        gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_0_ARREADY == 1'b1))) begin
        gmem_0_ARLEN = 64'd784;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_0_ARLEN = grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARLEN;
    end else begin
        gmem_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_0_ARREADY == 1'b1))) begin
        gmem_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_0_ARVALID = grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_ARVALID;
    end else begin
        gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) & (gmem_0_AWREADY == 1'b1))) begin
        gmem_0_AWADDR = sext_ln257_fu_981_p1;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63))) begin
        gmem_0_AWADDR = grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWADDR;
    end else begin
        gmem_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) & (gmem_0_AWREADY == 1'b1))) begin
        gmem_0_AWLEN = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63))) begin
        gmem_0_AWLEN = grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWLEN;
    end else begin
        gmem_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) & (gmem_0_AWREADY == 1'b1))) begin
        gmem_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63))) begin
        gmem_0_AWVALID = grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_AWVALID;
    end else begin
        gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) & (gmem_0_BVALID == 1'b1))) begin
        gmem_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63))) begin
        gmem_0_BREADY = grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_BREADY;
    end else begin
        gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_0_RREADY = grp_feedforward_burst_Pipeline_1_fu_802_m_axi_gmem_0_RREADY;
    end else begin
        gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63))) begin
        gmem_0_WVALID = grp_feedforward_burst_Pipeline_11_fu_943_m_axi_gmem_0_WVALID;
    end else begin
        gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        layer1_activations_1_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_1_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_1_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_address0;
    end else begin
        layer1_activations_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        layer1_activations_1_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_1_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_1_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_ce0;
    end else begin
        layer1_activations_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_1_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_ce1;
    end else begin
        layer1_activations_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_1_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_1_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_d0;
    end else begin
        layer1_activations_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_1_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_1_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_1_we0;
    end else begin
        layer1_activations_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        layer1_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_address0;
    end else begin
        layer1_activations_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        layer1_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_activations_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_ce0;
    end else begin
        layer1_activations_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_ce1;
    end else begin
        layer1_activations_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_d0;
    end else begin
        layer1_activations_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        layer1_activations_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_layer1_activations_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer1_activations_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_layer1_activations_we0;
    end else begin
        layer1_activations_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        layer1_quant_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer1_quant_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer1_quant_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_address0;
    end else begin
        layer1_quant_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        layer1_quant_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer1_quant_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer1_quant_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_ce0;
    end else begin
        layer1_quant_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        layer1_quant_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_layer1_quant_we0;
    end else begin
        layer1_quant_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_1_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_1_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_1_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_address0;
    end else begin
        layer2_activations_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_1_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_1_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_1_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_ce0;
    end else begin
        layer2_activations_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_1_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_ce1;
    end else begin
        layer2_activations_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_1_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_1_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_d0;
    end else begin
        layer2_activations_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_1_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_1_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_1_we0;
    end else begin
        layer2_activations_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_2_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_2_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_2_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_address0;
    end else begin
        layer2_activations_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_2_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_2_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_2_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_ce0;
    end else begin
        layer2_activations_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_2_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_ce1;
    end else begin
        layer2_activations_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_2_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_2_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_d0;
    end else begin
        layer2_activations_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_2_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_2_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_2_we0;
    end else begin
        layer2_activations_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_3_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_3_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_3_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_address0;
    end else begin
        layer2_activations_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_3_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_3_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_3_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_ce0;
    end else begin
        layer2_activations_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_3_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_ce1;
    end else begin
        layer2_activations_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_3_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_3_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_d0;
    end else begin
        layer2_activations_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_3_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_3_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_3_we0;
    end else begin
        layer2_activations_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_address0;
    end else begin
        layer2_activations_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_activations_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_ce0;
    end else begin
        layer2_activations_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_ce1;
    end else begin
        layer2_activations_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_d0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_d0;
    end else begin
        layer2_activations_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        layer2_activations_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_layer2_activations_we0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer2_activations_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_layer2_activations_we0;
    end else begin
        layer2_activations_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_quant_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_address0;
    end else begin
        layer2_quant_address0 = layer2_quant_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        layer2_quant_address0_local = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        layer2_quant_address0_local = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        layer2_quant_address0_local = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        layer2_quant_address0_local = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        layer2_quant_address0_local = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        layer2_quant_address0_local = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        layer2_quant_address0_local = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        layer2_quant_address0_local = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer2_quant_address0_local = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        layer2_quant_address0_local = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        layer2_quant_address0_local = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer2_quant_address0_local = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        layer2_quant_address0_local = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        layer2_quant_address0_local = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer2_quant_address0_local = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer2_quant_address0_local = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer2_quant_address0_local = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer2_quant_address0_local = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer2_quant_address0_local = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer2_quant_address0_local = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer2_quant_address0_local = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer2_quant_address0_local = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer2_quant_address0_local = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer2_quant_address0_local = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer2_quant_address0_local = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer2_quant_address0_local = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer2_quant_address0_local = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer2_quant_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer2_quant_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer2_quant_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer2_quant_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer2_quant_address0_local = 64'd1;
    end else begin
        layer2_quant_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        layer2_quant_address1_local = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        layer2_quant_address1_local = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        layer2_quant_address1_local = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        layer2_quant_address1_local = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        layer2_quant_address1_local = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        layer2_quant_address1_local = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        layer2_quant_address1_local = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        layer2_quant_address1_local = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        layer2_quant_address1_local = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        layer2_quant_address1_local = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        layer2_quant_address1_local = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        layer2_quant_address1_local = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        layer2_quant_address1_local = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        layer2_quant_address1_local = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        layer2_quant_address1_local = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        layer2_quant_address1_local = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        layer2_quant_address1_local = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer2_quant_address1_local = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer2_quant_address1_local = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer2_quant_address1_local = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer2_quant_address1_local = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer2_quant_address1_local = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer2_quant_address1_local = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer2_quant_address1_local = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer2_quant_address1_local = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer2_quant_address1_local = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer2_quant_address1_local = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer2_quant_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer2_quant_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer2_quant_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer2_quant_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer2_quant_address1_local = 64'd0;
    end else begin
        layer2_quant_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_quant_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_ce0;
    end else begin
        layer2_quant_ce0 = layer2_quant_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        layer2_quant_ce0_local = 1'b1;
    end else begin
        layer2_quant_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        layer2_quant_ce1_local = 1'b1;
    end else begin
        layer2_quant_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer2_quant_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_layer2_quant_we0;
    end else begin
        layer2_quant_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        layer3_activations_address0 = grp_feedforward_burst_Pipeline_11_fu_943_layer3_activations_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        layer3_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        layer3_activations_address0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_address0;
    end else begin
        layer3_activations_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        layer3_activations_ce0 = grp_feedforward_burst_Pipeline_11_fu_943_layer3_activations_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        layer3_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        layer3_activations_ce0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_ce0;
    end else begin
        layer3_activations_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        layer3_activations_ce1 = grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_ce1;
    end else begin
        layer3_activations_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        layer3_activations_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_d0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        layer3_activations_d0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_d0;
    end else begin
        layer3_activations_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        layer3_activations_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_layer3_activations_we0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        layer3_activations_we0 = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_layer3_activations_we0;
    end else begin
        layer3_activations_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_feedforward_burst_Pipeline_1_fu_802_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & (gmem_0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((grp_feedforward_burst_Pipeline_11_fu_943_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (gmem_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_feedforward_burst_Pipeline_11_fu_943_ap_start = grp_feedforward_burst_Pipeline_11_fu_943_ap_start_reg;

assign grp_feedforward_burst_Pipeline_1_fu_802_ap_start = grp_feedforward_burst_Pipeline_1_fu_802_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start_reg;

assign grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start = grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start_reg;

assign sext_ln204_fu_971_p1 = $signed(trunc_ln_reg_991);

assign sext_ln257_fu_981_p1 = $signed(trunc_ln4_reg_997);

endmodule //feedforward_burst
