{
  "rubric_id": "design_high_swing_single_stage",
  "version": "0.1.0",
  "weights": { "structure": 0.50, "topology_terms": 0.20, "netlist_presence": 0.20, "safety": 0.10 },
  "criteria": [
    {
      "id": "structure",
      "desc": "Describes single-stage current-mirror OTA with high-swing path (PMOS to VDD, NMOS mirror to ground) and single-ended output.",
      "required": true,
      "section": "Structure",
      "patterns_any": ["single-stage", "current mirror", "high-swing", "PMOS", "NMOS", "VDD", "ground", "output"],
      "min_any": 3,
      "weight": 0.50
    },
    {
      "id": "topology_terms",
      "desc": "Mentions high-swing and current-mirror single-stage OTA.",
      "section": "Topology",
      "patterns_any": ["high-swing", "current mirror", "single-stage"],
      "min_any": 2,
      "weight": 0.20
    },
    {
      "id": "netlist_presence",
      "desc": "Provides a SPICE-like netlist in a code block with transistor lines and placeholder W/L.",
      "section": "Netlist",
      "patterns_any": ["```", "M", "W=", "L="],
      "min_any": 3,
      "weight": 0.20
    },
    {
      "id": "safety",
      "desc": "Avoids cascoded/two-stage claims (keep single-stage).",
      "anti_patterns": ["cascode", "cascoded", "two-stage", "second stage"],
      "weight": 0.10
    }
  ],
  "scoring": { "hallucination_penalty": 0.15, "min_pass": 0.70 }
}

