Analysis & Synthesis report for coherent_average_tb
Wed May 10 18:47:33 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |coherent_average_tb|coherent_average_sm:CA|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for coherent_average_sm:CA|altsyncram:y_rtl_0|altsyncram_m6n1:auto_generated
 17. Source assignments for coherent_average_sm:CA|altsyncram:y_rtl_1|altsyncram_s9j1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |coherent_average_tb
 19. Parameter Settings for User Entity Instance: clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: data_source:data_sim_rapida
 21. Parameter Settings for User Entity Instance: data_source:data_sim_lenta
 22. Parameter Settings for User Entity Instance: lockin:lockin_simple
 23. Parameter Settings for User Entity Instance: lockin_amplitude:amplitud_li_inst
 24. Parameter Settings for User Entity Instance: coherent_average_sm:CA
 25. Parameter Settings for User Entity Instance: lockin:lockin_corto
 26. Parameter Settings for User Entity Instance: lockin_amplitude:amplitud_ca_li_inst
 27. Parameter Settings for Inferred Entity Instance: coherent_average_sm:CA|altsyncram:y_rtl_0
 28. Parameter Settings for Inferred Entity Instance: coherent_average_sm:CA|altsyncram:y_rtl_1
 29. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div1
 33. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod2
 34. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div2
 35. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod3
 36. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div3
 37. Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod4
 38. Parameter Settings for Inferred Entity Instance: lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: lockin_amplitude:amplitud_li_inst|lpm_divide:Div0
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "descomponer_en_digitos:desc_li"
 42. Port Connectivity Checks: "lockin_amplitude:amplitud_ca_li_inst"
 43. Port Connectivity Checks: "lockin:lockin_corto"
 44. Port Connectivity Checks: "coherent_average_sm:CA"
 45. Port Connectivity Checks: "lockin_amplitude:amplitud_li_inst"
 46. Port Connectivity Checks: "lockin:lockin_simple"
 47. Port Connectivity Checks: "clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i"
 48. Port Connectivity Checks: "clocks:u0|clocks_pll_0:pll_0"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 10 18:47:33 2023       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; coherent_average_tb                         ;
; Top-level Entity Name           ; coherent_average_tb                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1411                                        ;
; Total pins                      ; 99                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,912                                       ;
; Total DSP Blocks                ; 26                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                          ; Setting             ; Default Value       ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                          ; 5CSEMA5F31C6        ;                     ;
; Top-level entity name                                                           ; coherent_average_tb ; coherent_average_tb ;
; Family name                                                                     ; Cyclone V           ; Cyclone V           ;
; Use smart compilation                                                           ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                  ; On                  ;
; Enable compact report table                                                     ; Off                 ; Off                 ;
; Restructure Multiplexers                                                        ; Auto                ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                 ;
; Preserve fewer node names                                                       ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto                ; Auto                ;
; Safe State Machine                                                              ; Off                 ; Off                 ;
; Extract Verilog State Machines                                                  ; On                  ; On                  ;
; Extract VHDL State Machines                                                     ; On                  ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                  ;
; Parallel Synthesis                                                              ; On                  ; On                  ;
; DSP Block Balancing                                                             ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                              ; On                  ; On                  ;
; Power-Up Don't Care                                                             ; On                  ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                      ; On                  ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                 ;
; Optimization Technique                                                          ; Balanced            ; Balanced            ;
; Carry Chain Length                                                              ; 70                  ; 70                  ;
; Auto Carry Chains                                                               ; On                  ; On                  ;
; Auto Open-Drain Pins                                                            ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                 ;
; Auto ROM Replacement                                                            ; On                  ; On                  ;
; Auto RAM Replacement                                                            ; On                  ; On                  ;
; Auto DSP Block Replacement                                                      ; On                  ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                  ;
; Strict RAM Replacement                                                          ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                           ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                  ; On                  ;
; Report Parameter Settings                                                       ; On                  ; On                  ;
; Report Source Assignments                                                       ; On                  ; On                  ;
; Report Connectivity Checks                                                      ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                               ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                 ;
; Clock MUX Protection                                                            ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                 ;
; Block Design Naming                                                             ; Auto                ; Auto                ;
; SDC constraint protection                                                       ; Off                 ; Off                 ;
; Synthesis Effort                                                                ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                 ;
+---------------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+--------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                    ; Library ;
+--------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; testbench.v                                ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/testbench.v                                ;         ;
; clocks/synthesis/clocks.v                  ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/clocks.v                  ; clocks  ;
; clocks/synthesis/submodules/clocks_pll_0.v ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v ; clocks  ;
; segment7.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/segment7.v                                 ;         ;
; descomponer_en_digitos.v                   ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v                   ;         ;
; BCD_display.v                              ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v                              ;         ;
; data_source.v                              ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v                              ;         ;
; coherent_average_tb.v                      ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v                      ;         ;
; lockin.v                                   ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v                                   ;         ;
; lockin_amplitude.v                         ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v                         ;         ;
; coherent_average_sm.v                      ; yes             ; User Verilog HDL File        ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v                      ;         ;
; lu_tables/x32_16b.mem                      ; yes             ; Auto-Found Unspecified File  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lu_tables/x32_16b.mem                      ;         ;
; lu_tables/y32_16b.mem                      ; yes             ; Auto-Found Unspecified File  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lu_tables/y32_16b.mem                      ;         ;
; lu_tables/y128_16b.mem                     ; yes             ; Auto-Found Unspecified File  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lu_tables/y128_16b.mem                     ;         ;
; lu_tables/x128_16b.mem                     ; yes             ; Auto-Found Unspecified File  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lu_tables/x128_16b.mem                     ;         ;
; lu_tables/x32_12b.mem                      ; yes             ; Auto-Found Unspecified File  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lu_tables/x32_12b.mem                      ;         ;
; lu_tables/x128_14b.mem                     ; yes             ; Auto-Found Unspecified File  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lu_tables/x128_14b.mem                     ;         ;
; altera_pll.v                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                             ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; aglobal171.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                           ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; altdpram.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; db/altsyncram_m6n1.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/altsyncram_m6n1.tdf                     ;         ;
; db/altsyncram_s9j1.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/altsyncram_s9j1.tdf                     ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                           ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                                          ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                      ;         ;
; db/lpm_divide_n3m.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_n3m.tdf                      ;         ;
; db/sign_div_unsign_qlh.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_qlh.tdf                 ;         ;
; db/alt_u_div_qve.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_qve.tdf                       ;         ;
; db/lpm_divide_kbm.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_kbm.tdf                      ;         ;
; db/lpm_divide_nbm.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_nbm.tdf                      ;         ;
; db/sign_div_unsign_tlh.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_tlh.tdf                 ;         ;
; db/alt_u_div_00f.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_00f.tdf                       ;         ;
; db/lpm_divide_1dm.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_1dm.tdf                      ;         ;
; db/sign_div_unsign_7nh.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_7nh.tdf                 ;         ;
; db/alt_u_div_k2f.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_k2f.tdf                       ;         ;
; db/lpm_divide_5dm.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_5dm.tdf                      ;         ;
; db/sign_div_unsign_bnh.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_bnh.tdf                 ;         ;
; db/alt_u_div_s2f.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_s2f.tdf                       ;         ;
; db/lpm_divide_9dm.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_9dm.tdf                      ;         ;
; db/sign_div_unsign_fnh.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_fnh.tdf                 ;         ;
; db/alt_u_div_43f.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_43f.tdf                       ;         ;
+--------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 2572         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 4734         ;
;     -- 7 input functions                    ; 27           ;
;     -- 6 input functions                    ; 98           ;
;     -- 5 input functions                    ; 552          ;
;     -- 4 input functions                    ; 1045         ;
;     -- <=3 input functions                  ; 3012         ;
;                                             ;              ;
; Dedicated logic registers                   ; 1411         ;
;                                             ;              ;
; I/O pins                                    ; 99           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 6912         ;
;                                             ;              ;
; Total DSP Blocks                            ; 26           ;
;                                             ;              ;
; Total PLLs                                  ; 4            ;
;     -- PLLs                                 ; 4            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 1168         ;
; Total fan-out                               ; 22795        ;
; Average fan-out                             ; 3.55         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Entity Name            ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |coherent_average_tb                      ; 4734 (15)           ; 1411 (0)                  ; 6912              ; 26         ; 99   ; 0            ; |coherent_average_tb                                                                                                                                      ; coherent_average_tb    ; work         ;
;    |BCD_display:display|                  ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|BCD_display:display                                                                                                                  ; BCD_display            ; work         ;
;       |segment7:hex0|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|BCD_display:display|segment7:hex0                                                                                                    ; segment7               ; work         ;
;       |segment7:hex1|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|BCD_display:display|segment7:hex1                                                                                                    ; segment7               ; work         ;
;       |segment7:hex2|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|BCD_display:display|segment7:hex2                                                                                                    ; segment7               ; work         ;
;       |segment7:hex3|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|BCD_display:display|segment7:hex3                                                                                                    ; segment7               ; work         ;
;       |segment7:hex4|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|BCD_display:display|segment7:hex4                                                                                                    ; segment7               ; work         ;
;    |clocks:u0|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|clocks:u0                                                                                                                            ; clocks                 ; clocks       ;
;       |clocks_pll_0:pll_0|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|clocks:u0|clocks_pll_0:pll_0                                                                                                         ; clocks_pll_0           ; clocks       ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i                                                                                 ; altera_pll             ; work         ;
;    |coherent_average_sm:CA|               ; 159 (159)           ; 244 (244)                 ; 6912              ; 0          ; 0    ; 0            ; |coherent_average_tb|coherent_average_sm:CA                                                                                                               ; coherent_average_sm    ; work         ;
;       |altsyncram:y_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |coherent_average_tb|coherent_average_sm:CA|altsyncram:y_rtl_0                                                                                            ; altsyncram             ; work         ;
;          |altsyncram_m6n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |coherent_average_tb|coherent_average_sm:CA|altsyncram:y_rtl_0|altsyncram_m6n1:auto_generated                                                             ; altsyncram_m6n1        ; work         ;
;       |altsyncram:y_rtl_1|                ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |coherent_average_tb|coherent_average_sm:CA|altsyncram:y_rtl_1                                                                                            ; altsyncram             ; work         ;
;          |altsyncram_s9j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |coherent_average_tb|coherent_average_sm:CA|altsyncram:y_rtl_1|altsyncram_s9j1:auto_generated                                                             ; altsyncram_s9j1        ; work         ;
;    |data_source:data_sim_lenta|           ; 62 (62)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|data_source:data_sim_lenta                                                                                                           ; data_source            ; work         ;
;    |data_source:data_sim_rapida|          ; 62 (62)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|data_source:data_sim_rapida                                                                                                          ; data_source            ; work         ;
;    |descomponer_en_digitos:desc_li|       ; 1000 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li                                                                                                       ; descomponer_en_digitos ; work         ;
;       |lpm_divide:Div0|                   ; 138 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div0                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_kbm:auto_generated|  ; 138 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div0|lpm_divide_kbm:auto_generated                                                         ; lpm_divide_kbm         ; work         ;
;             |sign_div_unsign_qlh:divider| ; 138 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div0|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|    ; 138 (138)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div0|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider       ; alt_u_div_qve          ; work         ;
;       |lpm_divide:Div1|                   ; 175 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div1                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 175 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div1|lpm_divide_nbm:auto_generated                                                         ; lpm_divide_nbm         ; work         ;
;             |sign_div_unsign_tlh:divider| ; 175 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                             ; sign_div_unsign_tlh    ; work         ;
;                |alt_u_div_00f:divider|    ; 175 (175)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider       ; alt_u_div_00f          ; work         ;
;       |lpm_divide:Div2|                   ; 165 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div2                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_1dm:auto_generated|  ; 165 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div2|lpm_divide_1dm:auto_generated                                                         ; lpm_divide_1dm         ; work         ;
;             |sign_div_unsign_7nh:divider| ; 165 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div2|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider                             ; sign_div_unsign_7nh    ; work         ;
;                |alt_u_div_k2f:divider|    ; 165 (165)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div2|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider       ; alt_u_div_k2f          ; work         ;
;       |lpm_divide:Div3|                   ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div3                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_5dm:auto_generated|  ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div3|lpm_divide_5dm:auto_generated                                                         ; lpm_divide_5dm         ; work         ;
;             |sign_div_unsign_bnh:divider| ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div3|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                             ; sign_div_unsign_bnh    ; work         ;
;                |alt_u_div_s2f:divider|    ; 83 (83)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Div3|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider       ; alt_u_div_s2f          ; work         ;
;       |lpm_divide:Mod0|                   ; 142 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod0                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 142 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod0|lpm_divide_n3m:auto_generated                                                         ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider| ; 142 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|    ; 142 (142)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider       ; alt_u_div_qve          ; work         ;
;       |lpm_divide:Mod1|                   ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod1                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod1|lpm_divide_n3m:auto_generated                                                         ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider| ; 126 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|    ; 126 (126)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider       ; alt_u_div_qve          ; work         ;
;       |lpm_divide:Mod2|                   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod2                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod2|lpm_divide_n3m:auto_generated                                                         ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider       ; alt_u_div_qve          ; work         ;
;       |lpm_divide:Mod3|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod3                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod3|lpm_divide_n3m:auto_generated                                                         ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider| ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|    ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider       ; alt_u_div_qve          ; work         ;
;       |lpm_divide:Mod4|                   ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod4                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod4|lpm_divide_n3m:auto_generated                                                         ; lpm_divide_n3m         ; work         ;
;             |sign_div_unsign_qlh:divider| ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh    ; work         ;
;                |alt_u_div_qve:divider|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|descomponer_en_digitos:desc_li|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider       ; alt_u_div_qve          ; work         ;
;    |lockin:lockin_corto|                  ; 278 (278)           ; 351 (351)                 ; 0                 ; 6          ; 0    ; 0            ; |coherent_average_tb|lockin:lockin_corto                                                                                                                  ; lockin                 ; work         ;
;    |lockin:lockin_simple|                 ; 270 (270)           ; 272 (272)                 ; 0                 ; 4          ; 0    ; 0            ; |coherent_average_tb|lockin:lockin_simple                                                                                                                 ; lockin                 ; work         ;
;    |lockin_amplitude:amplitud_ca_li_inst| ; 1470 (309)          ; 271 (271)                 ; 0                 ; 8          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_ca_li_inst                                                                                                 ; lockin_amplitude       ; work         ;
;       |lpm_divide:Div0|                   ; 1161 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_9dm:auto_generated|  ; 1161 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0|lpm_divide_9dm:auto_generated                                                   ; lpm_divide_9dm         ; work         ;
;             |sign_div_unsign_fnh:divider| ; 1161 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh    ; work         ;
;                |alt_u_div_43f:divider|    ; 1161 (1161)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_43f:divider ; alt_u_div_43f          ; work         ;
;    |lockin_amplitude:amplitud_li_inst|    ; 1383 (222)          ; 239 (239)                 ; 0                 ; 8          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_li_inst                                                                                                    ; lockin_amplitude       ; work         ;
;       |lpm_divide:Div0|                   ; 1161 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_li_inst|lpm_divide:Div0                                                                                    ; lpm_divide             ; work         ;
;          |lpm_divide_9dm:auto_generated|  ; 1161 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_li_inst|lpm_divide:Div0|lpm_divide_9dm:auto_generated                                                      ; lpm_divide_9dm         ; work         ;
;             |sign_div_unsign_fnh:divider| ; 1161 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_li_inst|lpm_divide:Div0|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider                          ; sign_div_unsign_fnh    ; work         ;
;                |alt_u_div_43f:divider|    ; 1161 (1161)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |coherent_average_tb|lockin_amplitude:amplitud_li_inst|lpm_divide:Div0|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_43f:divider    ; alt_u_div_43f          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; coherent_average_sm:CA|altsyncram:y_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 27           ; 128          ; 27           ; 3456 ; None ;
; coherent_average_sm:CA|altsyncram:y_rtl_1|altsyncram_s9j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 27           ; 128          ; 27           ; 3456 ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 6           ;
; Sum of two 18x18                         ; 2           ;
; Independent 27x27                        ; 18          ;
; Total number of DSP blocks               ; 26          ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 28          ;
; Fixed Point Dedicated Output Adder Chain ; 4           ;
+------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; N/A    ; Qsys         ; 17.1    ; N/A          ; N/A          ; |coherent_average_tb|clocks:u0                    ; clocks.qsys     ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |coherent_average_tb|clocks:u0|clocks_pll_0:pll_0 ; clocks.qsys     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |coherent_average_tb|coherent_average_sm:CA|state                                                                                            ;
+---------------------+---------------+---------------+---------------+----------------+-----------------+---------------------+------------------+------------+
; Name                ; state.extra_3 ; state.extra_2 ; state.extra_1 ; state.finished ; state.limpiando ; state.transmitiendo ; state.calculando ; state.idle ;
+---------------------+---------------+---------------+---------------+----------------+-----------------+---------------------+------------------+------------+
; state.idle          ; 0             ; 0             ; 0             ; 0              ; 0               ; 0                   ; 0                ; 0          ;
; state.calculando    ; 0             ; 0             ; 0             ; 0              ; 0               ; 0                   ; 1                ; 1          ;
; state.transmitiendo ; 0             ; 0             ; 0             ; 0              ; 0               ; 1                   ; 0                ; 1          ;
; state.limpiando     ; 0             ; 0             ; 0             ; 0              ; 1               ; 0                   ; 0                ; 1          ;
; state.finished      ; 0             ; 0             ; 0             ; 1              ; 0               ; 0                   ; 0                ; 1          ;
; state.extra_1       ; 0             ; 0             ; 1             ; 0              ; 0               ; 0                   ; 0                ; 1          ;
; state.extra_2       ; 0             ; 1             ; 0             ; 0              ; 0               ; 0                   ; 0                ; 1          ;
; state.extra_3       ; 1             ; 0             ; 0             ; 0              ; 0               ; 0                   ; 0                ; 1          ;
+---------------------+---------------+---------------+---------------+----------------+-----------------+---------------------+------------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+------------------------------------------------------+--------------------------------------------------------+
; Register name                                        ; Reason for Removal                                     ;
+------------------------------------------------------+--------------------------------------------------------+
; lockin_amplitude:amplitud_ca_li_inst|a[0,1]          ; Stuck at GND due to stuck port data_in                 ;
; lockin_amplitude:amplitud_ca_li_inst|sq_root[32..62] ; Stuck at GND due to stuck port data_in                 ;
; lockin:lockin_corto|x_1[27..42]                      ; Stuck at GND due to stuck port data_in                 ;
; lockin_amplitude:amplitud_li_inst|a[0,1]             ; Stuck at GND due to stuck port data_in                 ;
; lockin_amplitude:amplitud_li_inst|sq_root[32..62]    ; Stuck at GND due to stuck port data_in                 ;
; lockin:lockin_simple|x_1[14..29]                     ; Stuck at GND due to stuck port data_in                 ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][15]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][14]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][13]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][12]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][11]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][10]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][9]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][8]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][7]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][6]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][5]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][4]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][3]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][2]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][1]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][0]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][15]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][14]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][13]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][12]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][11]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][10]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][9]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][8]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][7]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][6]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][5]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][4]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][3]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][2]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][1]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][0]           ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][18]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][18]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][19]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][19]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][20]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][20]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][21]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][21]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][22]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][22]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][23]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][23]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][24]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][24]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][25]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][25]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][26]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][26]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][27]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][27]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][28]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][28]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_lh_pl[0][29]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hl_pl[0][29]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][18]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][18]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][19]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][19]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][20]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][20]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][21]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][21]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][22]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][22]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][23]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][23]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][24]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][24]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][25]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][25]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][26]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][26]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][27]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][27]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][28]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][28]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_lh_pl[0][29]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hl_pl[0][29]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][31]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][32]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][33]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][34]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][35]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][36]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][37]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][31]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][32]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][33]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][34]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][35]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][36]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][37]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][30]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][31]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][32]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][33]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][34]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_ll_pl[0][35]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][18]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][19]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][20]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][21]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][22]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~mult_hh_pl[0][23]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][30]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][31]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][32]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][33]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][34]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_ll_pl[0][35]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][0]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][1]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][2]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][3]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][4]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][5]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][6]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][7]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][8]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][9]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][10]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][11]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][12]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][13]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][14]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][15]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][16]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][17]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][18]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][19]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][20]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][21]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][22]         ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~mult_hh_pl[0][23]         ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][43]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][44]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][45]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][46]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][47]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][48]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][49]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][50]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][51]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][52]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_ll_pl[0][53]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][0]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][1]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][2]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][3]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][4]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][5]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][6]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][7]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][8]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][9]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][10]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][11]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][12]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][13]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][14]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][15]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][27]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][28]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][29]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][30]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hh_pl[0][31]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][43]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][44]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][45]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][46]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][47]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][48]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][49]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][50]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][51]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][52]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_ll_pl[0][53]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][0]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][1]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][2]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][3]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][4]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][5]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][6]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][7]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][8]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][9]           ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][10]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][11]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][12]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][13]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][14]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][15]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][27]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][28]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][29]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][30]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hh_pl[0][31]          ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][12]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][13]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][14]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][15]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][16]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][17]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][18]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][19]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][20]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][21]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][22]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][23]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][24]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][25]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][26]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][27]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][28]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][29]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult1~add_lh_hlmac_pl[0][30]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][12]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][13]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][14]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][15]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][16]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][17]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][18]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][19]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][20]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][21]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][22]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][23]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][24]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][25]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][26]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][27]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][28]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][29]    ; Lost fanout                                            ;
; lockin:lockin_simple|Mult0~add_lh_hlmac_pl[0][30]    ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][27]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][28]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][29]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][30]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][31]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][32]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][33]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][34]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][35]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][36]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][37]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][38]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][39]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][40]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][41]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_lh_pl[0][42]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][27]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][28]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][29]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][30]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][31]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][32]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][33]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][34]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][35]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][36]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][37]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][38]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][39]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][40]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][41]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult1~mult_hl_pl[0][42]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][27]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][28]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][29]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][30]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][31]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][32]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][33]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][34]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][35]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][36]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][37]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][38]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][39]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][40]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][41]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_lh_pl[0][42]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][16]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][17]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][18]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][19]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][20]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][21]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][22]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][23]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][24]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][25]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][26]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][27]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][28]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][29]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][30]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][31]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][32]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][33]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][34]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][35]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][36]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][37]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][38]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][39]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][40]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][41]          ; Lost fanout                                            ;
; lockin:lockin_corto|Mult0~mult_hl_pl[0][42]          ; Lost fanout                                            ;
; lockin:lockin_corto|ref_sen_actual[16..41]           ; Merged with lockin:lockin_corto|ref_sen_actual[42]     ;
; lockin:lockin_corto|ref_cos_actual[16..41]           ; Merged with lockin:lockin_corto|ref_cos_actual[42]     ;
; lockin:lockin_simple|ref_sen_actual[16..28]          ; Merged with lockin:lockin_simple|ref_sen_actual[29]    ;
; lockin:lockin_simple|ref_cos_actual[16..28]          ; Merged with lockin:lockin_simple|ref_cos_actual[29]    ;
; lockin_amplitude:amplitud_li_inst|i[5]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[5]  ;
; lockin_amplitude:amplitud_li_inst|i[31]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[31] ;
; lockin_amplitude:amplitud_li_inst|i[30]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[30] ;
; lockin_amplitude:amplitud_li_inst|i[29]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[29] ;
; lockin_amplitude:amplitud_li_inst|i[28]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[28] ;
; lockin_amplitude:amplitud_li_inst|i[27]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[27] ;
; lockin_amplitude:amplitud_li_inst|i[26]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[26] ;
; lockin_amplitude:amplitud_li_inst|i[25]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[25] ;
; lockin_amplitude:amplitud_li_inst|i[24]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[24] ;
; lockin_amplitude:amplitud_li_inst|i[23]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[23] ;
; lockin_amplitude:amplitud_li_inst|i[22]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[22] ;
; lockin_amplitude:amplitud_li_inst|i[21]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[21] ;
; lockin_amplitude:amplitud_li_inst|i[20]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[20] ;
; lockin_amplitude:amplitud_li_inst|i[19]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[19] ;
; lockin_amplitude:amplitud_li_inst|i[18]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[18] ;
; lockin_amplitude:amplitud_li_inst|i[17]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[17] ;
; lockin_amplitude:amplitud_li_inst|i[16]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[16] ;
; lockin_amplitude:amplitud_li_inst|i[15]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[15] ;
; lockin_amplitude:amplitud_li_inst|i[14]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[14] ;
; lockin_amplitude:amplitud_li_inst|i[13]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[13] ;
; lockin_amplitude:amplitud_li_inst|i[12]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[12] ;
; lockin_amplitude:amplitud_li_inst|i[11]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[11] ;
; lockin_amplitude:amplitud_li_inst|i[10]              ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[10] ;
; lockin_amplitude:amplitud_li_inst|i[9]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[9]  ;
; lockin_amplitude:amplitud_li_inst|i[8]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[8]  ;
; lockin_amplitude:amplitud_li_inst|i[7]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[7]  ;
; lockin_amplitude:amplitud_li_inst|i[6]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[6]  ;
; lockin_amplitude:amplitud_li_inst|i[4]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[4]  ;
; lockin_amplitude:amplitud_li_inst|i[3]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[3]  ;
; lockin_amplitude:amplitud_li_inst|i[2]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[2]  ;
; lockin_amplitude:amplitud_li_inst|i[1]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[1]  ;
; lockin_amplitude:amplitud_li_inst|i[0]               ; Merged with lockin_amplitude:amplitud_ca_li_inst|i[0]  ;
; coherent_average_sm:CA|state~4                       ; Lost fanout                                            ;
; coherent_average_sm:CA|state~5                       ; Lost fanout                                            ;
; coherent_average_sm:CA|state~6                       ; Lost fanout                                            ;
; coherent_average_sm:CA|state~7                       ; Lost fanout                                            ;
; coherent_average_sm:CA|state.extra_1                 ; Stuck at GND due to stuck port data_in                 ;
; coherent_average_sm:CA|state.extra_2                 ; Stuck at GND due to stuck port data_in                 ;
; coherent_average_sm:CA|state.extra_3                 ; Stuck at GND due to stuck port data_in                 ;
; Total Number of Removed Registers = 731              ;                                                        ;
+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1411  ;
; Number of registers using Synchronous Clear  ; 224   ;
; Number of registers using Synchronous Load   ; 161   ;
; Number of registers using Asynchronous Clear ; 1162  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 896   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                 ;
+-------------------------------------------+--------------------------------+
; Register Name                             ; RAM Name                       ;
+-------------------------------------------+--------------------------------+
; coherent_average_sm:CA|y_rtl_0_bypass[0]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[1]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[2]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[3]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[4]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[5]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[6]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[7]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[8]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[9]  ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[10] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[11] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[12] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[13] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[14] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[15] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[16] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[17] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[18] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[19] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[20] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[21] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[22] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[23] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[24] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[25] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[26] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[27] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[28] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[29] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[30] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[31] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[32] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[33] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[34] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[35] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[36] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[37] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[38] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[39] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[40] ; coherent_average_sm:CA|y_rtl_0 ;
; coherent_average_sm:CA|y_rtl_0_bypass[41] ; coherent_average_sm:CA|y_rtl_0 ;
+-------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |coherent_average_tb|lockin_amplitude:amplitud_ca_li_inst|r[31] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |coherent_average_tb|lockin_amplitude:amplitud_li_inst|r[0]     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |coherent_average_tb|coherent_average_sm:CA|y_actual[8]         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |coherent_average_tb|coherent_average_sm:CA|Selector47          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for coherent_average_sm:CA|altsyncram:y_rtl_0|altsyncram_m6n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for coherent_average_sm:CA|altsyncram:y_rtl_1|altsyncram_s9j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |coherent_average_tb ;
+-------------------+-------+---------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                    ;
+-------------------+-------+---------------------------------------------------------+
; simulacion        ; 0     ; Signed Integer                                          ;
; N_ma              ; 1     ; Signed Integer                                          ;
; N_ca              ; 8192  ; Signed Integer                                          ;
; M                 ; 128   ; Signed Integer                                          ;
; Q_signal          ; 14    ; Signed Integer                                          ;
; N                 ; 8192  ; Signed Integer                                          ;
; Q_in_li           ; 14    ; Signed Integer                                          ;
; Q_productos_li    ; 30    ; Signed Integer                                          ;
; Q_sumas_li        ; 50    ; Signed Integer                                          ;
; Q_in_ca           ; 14    ; Signed Integer                                          ;
; Q_out_ca          ; 27    ; Signed Integer                                          ;
; Q_in_li_ca        ; 27    ; Signed Integer                                          ;
; Q_productos_li_ca ; 43    ; Signed Integer                                          ;
; Q_sumas_li_ca     ; 50    ; Signed Integer                                          ;
+-------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 4                      ; Signed Integer                    ;
; operation_mode                       ; direct                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                            ;
; phase_shift0                         ; 0 ps                   ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                            ;
; phase_shift1                         ; 0 ps                   ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 60.000000 MHz          ; String                            ;
; phase_shift2                         ; 0 ps                   ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 10.000000 MHz          ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_bw_sel                           ; low                    ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_source:data_sim_rapida ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; M              ; 128   ; Signed Integer                                  ;
; Q              ; 14    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_source:data_sim_lenta ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; M              ; 128   ; Signed Integer                                 ;
; Q              ; 14    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin:lockin_simple ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; Q_in           ; 14    ; Signed Integer                           ;
; M              ; 128   ; Signed Integer                           ;
; N              ; 8192  ; Signed Integer                           ;
; ref_mean_value ; 32767 ; Signed Integer                           ;
; Q_productos    ; 30    ; Signed Integer                           ;
; Q_sumas        ; 50    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_amplitude:amplitud_li_inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 64    ; Signed Integer                                        ;
; N_lockin       ; 8192  ; Signed Integer                                        ;
; M              ; 128   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: coherent_average_sm:CA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; M              ; 128   ; Signed Integer                             ;
; Q_in           ; 14    ; Signed Integer                             ;
; Q_out          ; 27    ; Signed Integer                             ;
; N              ; 8192  ; Signed Integer                             ;
; simulacion     ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin:lockin_corto ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Q_in           ; 27    ; Signed Integer                          ;
; M              ; 128   ; Signed Integer                          ;
; N              ; 1     ; Signed Integer                          ;
; ref_mean_value ; 32767 ; Signed Integer                          ;
; Q_productos    ; 43    ; Signed Integer                          ;
; Q_sumas        ; 50    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lockin_amplitude:amplitud_ca_li_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 64    ; Signed Integer                                           ;
; N_lockin       ; 8192  ; Signed Integer                                           ;
; M              ; 128   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: coherent_average_sm:CA|altsyncram:y_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 27                   ; Untyped                        ;
; WIDTHAD_A                          ; 7                    ; Untyped                        ;
; NUMWORDS_A                         ; 128                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 27                   ; Untyped                        ;
; WIDTHAD_B                          ; 7                    ; Untyped                        ;
; NUMWORDS_B                         ; 128                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_m6n1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: coherent_average_sm:CA|altsyncram:y_rtl_1 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 27                   ; Untyped                        ;
; WIDTHAD_A                          ; 7                    ; Untyped                        ;
; NUMWORDS_A                         ; 128                  ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 27                   ; Untyped                        ;
; WIDTHAD_B                          ; 7                    ; Untyped                        ;
; NUMWORDS_B                         ; 128                  ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_s9j1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 14             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: descomponer_en_digitos:desc_li|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                     ;
; LPM_WIDTHD             ; 15             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_9dm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lockin_amplitude:amplitud_li_inst|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                  ;
; LPM_WIDTHD             ; 15             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_9dm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 2                                         ;
; Entity Instance                           ; coherent_average_sm:CA|altsyncram:y_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 27                                        ;
;     -- NUMWORDS_A                         ; 128                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 27                                        ;
;     -- NUMWORDS_B                         ; 128                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; coherent_average_sm:CA|altsyncram:y_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 27                                        ;
;     -- NUMWORDS_A                         ; 128                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 27                                        ;
;     -- NUMWORDS_B                         ; 128                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "descomponer_en_digitos:desc_li"                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; digit0 ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "digit0[4..4]" have no fanouts ;
; digit1 ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "digit1[4..4]" have no fanouts ;
; digit2 ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "digit2[4..4]" have no fanouts ;
; digit3 ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "digit3[4..4]" have no fanouts ;
; digit4 ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "digit4[4..4]" have no fanouts ;
; digit5 ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "digit5[4..4]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lockin_amplitude:amplitud_ca_li_inst"                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                         ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; res_fase[63..50] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; res_cuad[63..50] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; done             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; amplitud         ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (16 bits) it drives; bit(s) "amplitud[63..16]" have no fanouts ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lockin:lockin_corto"                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "coherent_average_sm:CA"                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (27 bits) it drives; bit(s) "data_out[31..27]" have no fanouts ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lockin_amplitude:amplitud_li_inst"                                                                                                          ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                         ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; res_fase[63..50] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; res_cuad[63..50] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; done             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; amplitud         ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (16 bits) it drives; bit(s) "amplitud[63..16]" have no fanouts ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lockin:lockin_simple"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "clocks:u0|clocks_pll_0:pll_0" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; locked ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1411                        ;
;     CLR               ; 24                          ;
;     CLR SCLR          ; 162                         ;
;     CLR SCLR SLD      ; 14                          ;
;     CLR SLD           ; 120                         ;
;     ENA               ; 54                          ;
;     ENA CLR           ; 767                         ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA CLR SLD       ; 27                          ;
;     plain             ; 195                         ;
; arriav_lcell_comb     ; 4741                        ;
;     arith             ; 2396                        ;
;         0 data inputs ; 238                         ;
;         1 data inputs ; 710                         ;
;         2 data inputs ; 560                         ;
;         3 data inputs ; 369                         ;
;         4 data inputs ; 519                         ;
;     extend            ; 27                          ;
;         7 data inputs ; 27                          ;
;     normal            ; 2192                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 695                         ;
;         3 data inputs ; 273                         ;
;         4 data inputs ; 526                         ;
;         5 data inputs ; 552                         ;
;         6 data inputs ; 98                          ;
;     shared            ; 126                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 8                           ;
;         3 data inputs ; 106                         ;
; arriav_mac            ; 26                          ;
; boundary_port         ; 99                          ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 54                          ;
;                       ;                             ;
; Max LUT depth         ; 107.90                      ;
; Average LUT depth     ; 41.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 10 18:47:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off coherent_average_tb -c coherent_average_tb
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/testbench.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file clocks/synthesis/clocks.v
    Info (12023): Found entity 1: clocks File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/clocks.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file clocks/synthesis/submodules/clocks_pll_0.v
    Info (12023): Found entity 1: clocks_pll_0 File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v Line: 2
Warning (12019): Can't analyze file -- file sqrt.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file segment7.v
    Info (12023): Found entity 1: segment7 File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/segment7.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file descomponer_en_digitos.v
    Info (12023): Found entity 1: descomponer_en_digitos File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcd_display.v
    Info (12023): Found entity 1: BCD_display File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_source.v
    Info (12023): Found entity 1: data_source File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file coherent_average.v
    Info (12023): Found entity 1: coherent_average File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file coherent_average_tb.v
    Info (12023): Found entity 1: coherent_average_tb File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lockin.v
    Info (12023): Found entity 1: lockin File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file input_signals.v
    Info (12023): Found entity 1: input_signals File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/input_signals.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lockin_amplitude.v
    Info (12023): Found entity 1: lockin_amplitude File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file coherent_average_sm.v
    Info (12023): Found entity 1: coherent_average_sm File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 2
Warning (10222): Verilog HDL Parameter Declaration warning at lockin_amplitude.v(13): Parameter Declaration in module "lockin_amplitude" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at lockin_amplitude.v(17): Parameter Declaration in module "lockin_amplitude" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(24): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(25): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(26): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(27): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(28): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(29): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(30): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at coherent_average_sm.v(31): Parameter Declaration in module "coherent_average_sm" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 31
Info (12127): Elaborating entity "coherent_average_tb" for the top level hierarchy
Warning (10034): Output port "LEDR" at coherent_average_tb.v(14) has no driver File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
Info (12128): Elaborating entity "clocks" for hierarchy "clocks:u0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 108
Info (12128): Elaborating entity "clocks_pll_0" for hierarchy "clocks:u0|clocks_pll_0:pll_0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/clocks.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v Line: 94
Info (12133): Instantiated megafunction "clocks:u0|clocks_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/clocks/synthesis/submodules/clocks_pll_0.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "60.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "data_source" for hierarchy "data_source:data_sim_rapida" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 138
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(1): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 1
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(2): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 2
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(3): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 3
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(4): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 4
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(5): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 5
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(6): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 6
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(7): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 7
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(8): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 8
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(9): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 9
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(10): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 10
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(11): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 11
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(12): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 12
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(13): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 13
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(14): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 14
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(15): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 15
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(16): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 16
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(17): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 17
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(18): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 18
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(19): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 19
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(20): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 20
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(21): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 21
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(22): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 22
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(23): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 23
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(24): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 24
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(25): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 25
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(26): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 26
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(27): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 27
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(28): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 28
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(29): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 29
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(30): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 30
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(31): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 31
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(32): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 32
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(33): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 33
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(34): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 34
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(35): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 35
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(36): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 36
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(37): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 37
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(38): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 38
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(39): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 39
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(40): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 40
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(41): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 41
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(42): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 42
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(43): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 43
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(44): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 44
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(45): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 45
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(46): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 46
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(47): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 47
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(48): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 48
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(49): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 49
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(50): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 50
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(51): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 51
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(52): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 52
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(53): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 53
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(54): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 54
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(55): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 55
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(56): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 56
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(57): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 57
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(58): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 58
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(59): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 59
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(60): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 60
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(61): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 61
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(62): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 62
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(63): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 63
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(64): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 64
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(65): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 65
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(66): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 66
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(67): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 67
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(68): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 68
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(69): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 69
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(70): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 70
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(71): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 71
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(72): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 72
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(73): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 73
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(74): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 74
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(75): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 75
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(76): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 76
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(77): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 77
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(78): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 78
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(79): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 79
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(80): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 80
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(81): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 81
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(82): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 82
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(83): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 83
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(84): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 84
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(85): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 85
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(86): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 86
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(87): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 87
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(88): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 88
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(89): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 89
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(90): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 90
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(91): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 91
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(92): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 92
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(93): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 93
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(94): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 94
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(95): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 95
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(96): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 96
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(97): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 97
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(98): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 98
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(99): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 99
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(100): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 100
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(101): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 101
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(102): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 102
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(103): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 103
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(104): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 104
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(105): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 105
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(106): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 106
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(107): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 107
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(108): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 108
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(109): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 109
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(110): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 110
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(111): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 111
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(112): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 112
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(113): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 113
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(114): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 114
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(115): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 115
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(116): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 116
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(117): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 117
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(118): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 118
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(119): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 119
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(120): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 120
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(121): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 121
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(122): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 122
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(123): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 123
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(124): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 124
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(125): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 125
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(126): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 126
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(127): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 127
Warning (10230): Verilog HDL assignment warning at x128_14b.mem(128): truncated value with size 16 to match size of target (14) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/LU_tables/x128_14b.mem Line: 128
Warning (10230): Verilog HDL assignment warning at data_source.v(38): truncated value with size 32 to match size of target (1) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 38
Warning (10230): Verilog HDL assignment warning at data_source.v(50): truncated value with size 32 to match size of target (16) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 50
Warning (10030): Net "buffer.data_a" at data_source.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 24
Warning (10030): Net "buffer.waddr_a" at data_source.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 24
Warning (10030): Net "buffer.we_a" at data_source.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 24
Info (12128): Elaborating entity "lockin" for hierarchy "lockin:lockin_simple" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 177
Warning (10036): Verilog HDL or VHDL warning at lockin.v(58): object "x_valid_2" assigned a value but never read File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 58
Warning (10230): Verilog HDL assignment warning at lockin.v(92): truncated value with size 32 to match size of target (30) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 92
Warning (10230): Verilog HDL assignment warning at lockin.v(93): truncated value with size 32 to match size of target (30) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 93
Warning (10230): Verilog HDL assignment warning at lockin.v(95): truncated value with size 32 to match size of target (8) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 95
Warning (10230): Verilog HDL assignment warning at lockin.v(108): truncated value with size 32 to match size of target (16) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 108
Warning (10030): Net "ref_sen.data_a" at lockin.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
Warning (10030): Net "ref_sen.waddr_a" at lockin.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
Warning (10030): Net "ref_cos.data_a" at lockin.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
Warning (10030): Net "ref_cos.waddr_a" at lockin.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
Warning (10030): Net "ref_sen.we_a" at lockin.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
Warning (10030): Net "ref_cos.we_a" at lockin.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
Info (12128): Elaborating entity "lockin_amplitude" for hierarchy "lockin_amplitude:amplitud_li_inst" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 201
Info (12128): Elaborating entity "coherent_average_sm" for hierarchy "coherent_average_sm:CA" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 224
Warning (10230): Verilog HDL assignment warning at coherent_average_sm.v(136): truncated value with size 32 to match size of target (7) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 136
Warning (10230): Verilog HDL assignment warning at coherent_average_sm.v(146): truncated value with size 32 to match size of target (16) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 146
Warning (10230): Verilog HDL assignment warning at coherent_average_sm.v(164): truncated value with size 32 to match size of target (7) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 164
Info (10264): Verilog HDL Case Statement information at coherent_average_sm.v(120): all case item expressions in this case statement are onehot File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 120
Warning (10230): Verilog HDL assignment warning at coherent_average_sm.v(210): truncated value with size 32 to match size of target (7) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 210
Info (10264): Verilog HDL Case Statement information at coherent_average_sm.v(195): all case item expressions in this case statement are onehot File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_sm.v Line: 195
Info (12128): Elaborating entity "lockin" for hierarchy "lockin:lockin_corto" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 245
Warning (10036): Verilog HDL or VHDL warning at lockin.v(58): object "x_valid_2" assigned a value but never read File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 58
Warning (10230): Verilog HDL assignment warning at lockin.v(95): truncated value with size 32 to match size of target (8) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 95
Warning (10230): Verilog HDL assignment warning at lockin.v(108): truncated value with size 32 to match size of target (16) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 108
Warning (10030): Net "ref_sen.data_a" at lockin.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
Warning (10030): Net "ref_sen.waddr_a" at lockin.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
Warning (10030): Net "ref_cos.data_a" at lockin.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
Warning (10030): Net "ref_cos.waddr_a" at lockin.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
Warning (10030): Net "ref_sen.we_a" at lockin.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
Warning (10030): Net "ref_cos.we_a" at lockin.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
Info (12128): Elaborating entity "descomponer_en_digitos" for hierarchy "descomponer_en_digitos:desc_li" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 288
Warning (10230): Verilog HDL assignment warning at descomponer_en_digitos.v(13): truncated value with size 32 to match size of target (5) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 13
Warning (10230): Verilog HDL assignment warning at descomponer_en_digitos.v(14): truncated value with size 32 to match size of target (5) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 14
Warning (10230): Verilog HDL assignment warning at descomponer_en_digitos.v(15): truncated value with size 32 to match size of target (5) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 15
Warning (10230): Verilog HDL assignment warning at descomponer_en_digitos.v(16): truncated value with size 32 to match size of target (5) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 16
Warning (10230): Verilog HDL assignment warning at descomponer_en_digitos.v(17): truncated value with size 32 to match size of target (5) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 17
Warning (10230): Verilog HDL assignment warning at descomponer_en_digitos.v(18): truncated value with size 32 to match size of target (5) File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 18
Info (12128): Elaborating entity "BCD_display" for hierarchy "BCD_display:display" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 296
Info (12128): Elaborating entity "segment7" for hierarchy "BCD_display:display|segment7:hex0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/BCD_display.v Line: 24
Warning (276020): Inferred RAM node "coherent_average_sm:CA|y_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "coherent_average_sm:CA|y_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "lockin:lockin_corto|ref_sen" is uninferred due to inappropriate RAM size File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
    Info (276004): RAM logic "lockin:lockin_corto|ref_cos" is uninferred due to inappropriate RAM size File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
    Info (276004): RAM logic "lockin:lockin_simple|ref_sen" is uninferred due to inappropriate RAM size File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 27
    Info (276004): RAM logic "lockin:lockin_simple|ref_cos" is uninferred due to inappropriate RAM size File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin.v Line: 30
    Info (276004): RAM logic "data_source:data_sim_lenta|buffer" is uninferred due to inappropriate RAM size File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 24
    Info (276004): RAM logic "data_source:data_sim_rapida|buffer" is uninferred due to inappropriate RAM size File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/data_source.v Line: 24
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "coherent_average_sm:CA|y_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 27
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 27
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "coherent_average_sm:CA|y_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 27
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 27
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Mod0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 13
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Div0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Mod1" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Div1" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Mod2" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Div2" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Mod3" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Div3" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "descomponer_en_digitos:desc_li|Mod4" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lockin_amplitude:amplitud_ca_li_inst|Div0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lockin_amplitude:amplitud_li_inst|Div0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v Line: 23
Info (12130): Elaborated megafunction instantiation "coherent_average_sm:CA|altsyncram:y_rtl_0"
Info (12133): Instantiated megafunction "coherent_average_sm:CA|altsyncram:y_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "27"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "27"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6n1.tdf
    Info (12023): Found entity 1: altsyncram_m6n1 File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/altsyncram_m6n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "coherent_average_sm:CA|altsyncram:y_rtl_1"
Info (12133): Instantiated megafunction "coherent_average_sm:CA|altsyncram:y_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "27"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "27"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9j1.tdf
    Info (12023): Found entity 1: altsyncram_s9j1 File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/altsyncram_s9j1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "descomponer_en_digitos:desc_li|lpm_divide:Mod0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 13
Info (12133): Instantiated megafunction "descomponer_en_digitos:desc_li|lpm_divide:Mod0" with the following parameter: File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 13
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_n3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_qve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "descomponer_en_digitos:desc_li|lpm_divide:Div0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 14
Info (12133): Instantiated megafunction "descomponer_en_digitos:desc_li|lpm_divide:Div0" with the following parameter: File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_kbm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "descomponer_en_digitos:desc_li|lpm_divide:Div1" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 15
Info (12133): Instantiated megafunction "descomponer_en_digitos:desc_li|lpm_divide:Div1" with the following parameter: File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_nbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_00f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "descomponer_en_digitos:desc_li|lpm_divide:Div2" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 16
Info (12133): Instantiated megafunction "descomponer_en_digitos:desc_li|lpm_divide:Div2" with the following parameter: File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_1dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_k2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "descomponer_en_digitos:desc_li|lpm_divide:Div3" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 17
Info (12133): Instantiated megafunction "descomponer_en_digitos:desc_li|lpm_divide:Div3" with the following parameter: File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/descomponer_en_digitos.v Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_5dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_s2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v Line: 23
Info (12133): Instantiated megafunction "lockin_amplitude:amplitud_ca_li_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/lockin_amplitude.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9dm.tdf
    Info (12023): Found entity 1: lpm_divide_9dm File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/lpm_divide_9dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/sign_div_unsign_fnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf
    Info (12023): Found entity 1: alt_u_div_43f File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/db/alt_u_div_43f.tdf Line: 22
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 14
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 32
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 32
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 32
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 32
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 32
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 32
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 520 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "ADC_DAC_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "DE1_SOC_ADA" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "Lock_In" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "SSVEP_ADC_BL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "embedded_adc_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "func_generator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "ghrd_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "signal_processing" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "signal_processing_template" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing_template -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing_template -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/output_files/coherent_average_tb.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 8
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/coherent_average_tb.v Line: 11
Info (21057): Implemented 5621 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 5438 logic cells
    Info (21064): Implemented 54 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 26 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 434 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Wed May 10 18:47:33 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/MatiOliva/Documents/00-ProyectosQuartus/lia_ca_articulo/coherent_average_tb/output_files/coherent_average_tb.map.smsg.


