0.6
2018.3
Dec  7 2018
00:33:28
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sim_1/new/DBU_tb.sv,1750677154,systemVerilog,,,,DBU_tb,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sim_1/new/Top_Design_tb.sv,1750766417,systemVerilog,,,,Top_Design_tb,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sim_1/new/modular_add_tb.v,1749896470,verilog,,,,modular_add_tb,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sim_1/new/modular_sub_tb.v,1749896864,verilog,,,,modular_sub_tb,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/Mem0/sim/Mem0.v,1750763694,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/Control_Unit.v,,Mem0,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/Mem1/sim/Mem1.v,1750763745,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/Mem0/sim/Mem0.v,,Mem1,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/Twiddle_Factors_ROM/sim/Twiddle_Factors_ROM.v,1750764319,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/Mem1/sim/Mem1.v,,Twiddle_Factors_ROM,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add31_rom/sim/add31_rom.v,1749803802,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add7_rom/sim/add7_rom.v,,add31_rom,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add32_rom/sim/add32_rom.v,1749803597,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add31_rom/sim/add31_rom.v,,add32_rom,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add7_rom/sim/add7_rom.v,1749803812,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index32_rom/sim/index32_rom.v,,add7_rom,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index31_rom/sim/index31_rom.v,1749803834,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index7_rom/sim/index7_rom.v,,index31_rom,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index32_rom/sim/index32_rom.v,1749803823,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index31_rom/sim/index31_rom.v,,index32_rom,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/index7_rom/sim/index7_rom.v,1749803844,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/Twiddle_Factors_ROM/sim/Twiddle_Factors_ROM.v,,index7_rom,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/reconstruct_rom/sim/reconstruct_rom.v,1749803792,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/ip/add32_rom/sim/add32_rom.v,,reconstruct_rom,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/Control_Unit.v,1750765954,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DBU_v2.v,,Control_Unit,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DBU.v,1750674856,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DMM_v2.v,,DBU,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DBU_v2.v,1750683968,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DMM_v2.v,,DBU_v2,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/DMM_v2.v,1749809070,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/Top_Design.v,,DMM_v2,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/Top_Design.v,1750765977,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/modular_add.v,,Top_Design,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/modular_add.v,1749894998,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/modular_sub.v,,modular_add,,,,,,,,
E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sources_1/new/modular_sub.v,1749894935,verilog,,E:/Vivado_Project/NTT_Accelerator/NTT_Accelerator.srcs/sim_1/new/modular_sub_tb.v,,modular_sub,,,,,,,,
