// Seed: 2887128799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  assign module_1.id_10 = 0;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_18;
endmodule
module module_1 #(
    parameter id_6 = 32'd62,
    parameter id_7 = 32'd83
) (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wand id_5,
    output uwire _id_6,
    input tri1 _id_7,
    input wire id_8,
    input uwire id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    input uwire id_13,
    input wire id_14,
    output supply0 id_15
);
  logic [-1 : -1  +  id_6  -  id_7] id_17;
  ;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
