{"vcs1":{"timestamp_begin":1682797556.602360295, "rt":0.97, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682797557.608156541, "rt":1.04, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1682797558.667914356, "rt":0.64, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682797556.312214050}
{"VCS_COMP_START_TIME": 1682797556.312214050}
{"VCS_COMP_END_TIME": 1682797560.142464547}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340912}}
{"stitch_vcselab": {"peak_mem": 238988}}
