<stg><name>lab3_z2</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="14" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inA_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inA_ar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_ar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %store_ln7 = store i14 0, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln7 = br void

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i14 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="14">
<![CDATA[
:1 %zext_ln7 = zext i14 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %icmp_ln7 = icmp_eq  i14 %i_1, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4 %add_ln7 = add i14 %i_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln7 = br i1 %icmp_ln7, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %inA_ar_addr = getelementptr i16 %inA_ar, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="inA_ar_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="13">
<![CDATA[
.split:2 %temp = load i13 %inA_ar_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:8 %store_ln7 = store i14 %add_ln7, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="13">
<![CDATA[
.split:2 %temp = load i13 %inA_ar_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="16">
<![CDATA[
.split:3 %zext_ln11 = zext i16 %temp

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %out_ar_addr = getelementptr i16 %out_ar, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="out_ar_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="13">
<![CDATA[
.split:5 %out_ar_load = load i13 %out_ar_addr

]]></Node>
<StgValue><ssdm name="out_ar_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="13">
<![CDATA[
.split:5 %out_ar_load = load i13 %out_ar_addr

]]></Node>
<StgValue><ssdm name="out_ar_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:6 %add_ln11 = add i16 %out_ar_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
.split:7 %store_ln11 = store i16 %add_ln11, i13 %out_ar_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="inA_ar" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inA_ar"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="out_ar" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="StgValue_41" to="i" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="46" from="empty_1" to="spectopmodule_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="49" from="inA_ar" to="specinterface_ln0" fromId="39" toId="8">
</dataflow>
<dataflow id="51" from="empty" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="inA_ar" to="specbitsmap_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="73" from="out_ar" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="74" from="empty" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="90" from="out_ar" to="specbitsmap_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln7" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="i" to="store_ln7" fromId="6" toId="12">
</dataflow>
<dataflow id="94" from="i" to="i_1" fromId="6" toId="14">
</dataflow>
<dataflow id="95" from="i_1" to="zext_ln7" fromId="14" toId="15">
</dataflow>
<dataflow id="96" from="i_1" to="icmp_ln7" fromId="14" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln7" fromId="97" toId="16">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="99" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="empty" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_101" to="empty" fromId="101" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_101" to="empty" fromId="101" toId="17">
</dataflow>
<dataflow id="105" from="i_1" to="add_ln7" fromId="14" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_106" to="add_ln7" fromId="106" toId="18">
</dataflow>
<dataflow id="108" from="icmp_ln7" to="br_ln7" fromId="16" toId="19">
</dataflow>
<dataflow id="109" from="inA_ar" to="inA_ar_addr" fromId="39" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_110" to="inA_ar_addr" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="zext_ln7" to="inA_ar_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="113" from="inA_ar_addr" to="temp" fromId="20" toId="21">
</dataflow>
<dataflow id="114" from="add_ln7" to="store_ln7" fromId="18" toId="22">
</dataflow>
<dataflow id="115" from="i" to="store_ln7" fromId="6" toId="22">
</dataflow>
<dataflow id="116" from="inA_ar_addr" to="temp" fromId="20" toId="24">
</dataflow>
<dataflow id="117" from="temp" to="zext_ln11" fromId="24" toId="25">
</dataflow>
<dataflow id="118" from="out_ar" to="out_ar_addr" fromId="40" toId="26">
</dataflow>
<dataflow id="119" from="StgValue_110" to="out_ar_addr" fromId="110" toId="26">
</dataflow>
<dataflow id="120" from="zext_ln11" to="out_ar_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="121" from="out_ar_addr" to="out_ar_load" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="out_ar_addr" to="out_ar_load" fromId="26" toId="28">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="123" toId="29">
</dataflow>
<dataflow id="126" from="empty_2" to="specloopname_ln5" fromId="125" toId="29">
</dataflow>
<dataflow id="127" from="out_ar_load" to="add_ln11" fromId="28" toId="30">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln11" fromId="128" toId="30">
</dataflow>
<dataflow id="130" from="add_ln11" to="store_ln11" fromId="30" toId="31">
</dataflow>
<dataflow id="131" from="out_ar_addr" to="store_ln11" fromId="26" toId="31">
</dataflow>
<dataflow id="132" from="icmp_ln7" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
