

================================================================
== Vitis HLS Report for 'mq_montysqr'
================================================================
* Date:           Mon Mar  4 11:09:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  6.284 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  1.000 us|  1.000 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|     62|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|      59|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|      59|    130|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_16ns_14ns_32s_32_4_1_U124  |mac_muladd_16ns_14ns_32s_32_4_1  |  i0 * i1 + i2|
    |mul_mul_16s_14ns_16_4_1_U123          |mul_mul_16s_14ns_16_4_1          |       i0 * i1|
    |mul_mul_17s_17s_32_4_1_U122           |mul_mul_17s_17s_32_4_1           |       i0 * i0|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |z_85_fu_51_p2          |         +|   0|  0|  24|          17|          15|
    |z_86_fu_73_p2          |         +|   0|  0|  24|          17|          17|
    |select_ln422_fu_65_p3  |    select|   0|  0|  14|           1|          14|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  62|          35|          46|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    |ap_return  |   9|          2|   17|         34|
    +-----------+----+-----------+-----+-----------+
    |Total      |  68|         13|   18|         45|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  10|   0|   10|          0|
    |ap_return_preg  |  17|   0|   17|          0|
    |z_reg_107       |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  59|   0|   59|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   mq_montysqr|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   mq_montysqr|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   mq_montysqr|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   mq_montysqr|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   mq_montysqr|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   mq_montysqr|  return value|
|ap_return  |  out|   17|  ap_ctrl_hs|   mq_montysqr|  return value|
|x          |   in|   17|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

