

================================================================
== Synthesis Summary Report of 'insert_sort'
================================================================
+ General Information: 
    * Date:           Thu May 22 09:26:21 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        insert_sort
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                 Modules                 | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ insert_sort                            |     -|  0.53|        -|       -|         -|        -|     -|        no|     -|   -|  328 (~0%)|  390 (~0%)|    -|
    | o VITIS_LOOP_4_1                        |     -|  3.65|        -|       -|         -|        -|     -|        no|     -|   -|          -|          -|    -|
    |  + insert_sort_Pipeline_VITIS_LOOP_7_2  |     -|  0.53|        -|       -|         -|        -|     -|        no|     -|   -|  183 (~0%)|  233 (~0%)|    -|
    |   o VITIS_LOOP_7_2                      |    II|  3.65|        -|       -|         3|        3|     -|       yes|     -|   -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 14       |
| A_d0       | 32       |
| A_q0       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| + insert_sort                          | 0   |        |          |     |        |         |
|   add_ln4_fu_99_p2                     | -   |        | add_ln4  | add | fabric | 0       |
|  + insert_sort_Pipeline_VITIS_LOOP_7_2 | 0   |        |          |     |        |         |
|    add_ln9_fu_165_p2                   | -   |        | add_ln9  | add | fabric | 0       |
+----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

