<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Status Register - stat</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Status Register - stat</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r.html">Component : FPGA Manager Module - ALT_FPGAMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Provides status fields for software for the FPGA Manager.</p>
<p>The Mode field tells software what configuration phase the FPGA currently is in. For regular configuration through the PINs or through the HPS, these states map directly to customer configuration documentation.</p>
<p>For Configuration Via PCI Express (CVP), the IOCSR configuration is done through the PINS or through HPS. Then the complete configuration is done through the PCI Express Bus. When CVP is being done, InitPhase indicates only IOCSR configuration has completed. CVP_CONF_DONE is available in the CB Monitor for observation by software.</p>
<p>The MSEL field provides a read only register for software to read the MSEL value driven from the external pins.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[2:0] </td><td align="left">RW </td><td align="left">0x5 </td><td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">Mode</a> </td></tr>
<tr>
<td align="left">[7:3] </td><td align="left">R </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">MSEL</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Mode - mode </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbc7a509bbd859f67c8b0682241b25f4e"></a><a class="anchor" id="ALT_FPGAMGR_STAT_MOD"></a></p>
<p>Reports FPGA state</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga1bbaf96e46e095184ca38eb510fa9010">ALT_FPGAMGR_STAT_MOD_E_FPGAOFF</a> </td><td align="left">0x0 </td><td align="left">FPGA Powered Off </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga6af73228caa29a8b0899c6a76009dc1a">ALT_FPGAMGR_STAT_MOD_E_RSTPHASE</a> </td><td align="left">0x1 </td><td align="left">FPGA in Reset Phase </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga490fad6543f18f59c9593ec8c9c82c83">ALT_FPGAMGR_STAT_MOD_E_CFGPHASE</a> </td><td align="left">0x2 </td><td align="left">FPGA in Configuration Phase </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga984a2aa631ec2e9bf2dc7ca9241eadfc">ALT_FPGAMGR_STAT_MOD_E_INITPHASE</a> </td><td align="left">0x3 </td><td align="left">FPGA in Initialization Phase. In CVP </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">configuration, this state indicates IO </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">configuration has completed. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga9c2adf3aa25ae3b4ffcde3a5467f0f96">ALT_FPGAMGR_STAT_MOD_E_USERMOD</a> </td><td align="left">0x4 </td><td align="left">FPGA in User Mode </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga65212a9fc8eddd149ff35ffcd1293b72">ALT_FPGAMGR_STAT_MOD_E_UNKNOWN</a> </td><td align="left">0x5 </td><td align="left">FPGA state has not yet been determined. This </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">only occurs briefly after reset. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1bbaf96e46e095184ca38eb510fa9010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga1bbaf96e46e095184ca38eb510fa9010">ALT_FPGAMGR_STAT_MOD_E_FPGAOFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1bbaf96e46e095184ca38eb510fa9010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af73228caa29a8b0899c6a76009dc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga6af73228caa29a8b0899c6a76009dc1a">ALT_FPGAMGR_STAT_MOD_E_RSTPHASE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6af73228caa29a8b0899c6a76009dc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490fad6543f18f59c9593ec8c9c82c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga490fad6543f18f59c9593ec8c9c82c83">ALT_FPGAMGR_STAT_MOD_E_CFGPHASE</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga490fad6543f18f59c9593ec8c9c82c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984a2aa631ec2e9bf2dc7ca9241eadfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga984a2aa631ec2e9bf2dc7ca9241eadfc">ALT_FPGAMGR_STAT_MOD_E_INITPHASE</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga984a2aa631ec2e9bf2dc7ca9241eadfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2adf3aa25ae3b4ffcde3a5467f0f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga9c2adf3aa25ae3b4ffcde3a5467f0f96">ALT_FPGAMGR_STAT_MOD_E_USERMOD</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga9c2adf3aa25ae3b4ffcde3a5467f0f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65212a9fc8eddd149ff35ffcd1293b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga65212a9fc8eddd149ff35ffcd1293b72">ALT_FPGAMGR_STAT_MOD_E_UNKNOWN</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga65212a9fc8eddd149ff35ffcd1293b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d15be6a48215e5ce53664dabf1584a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga17d15be6a48215e5ce53664dabf1584a">ALT_FPGAMGR_STAT_MOD_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga17d15be6a48215e5ce53664dabf1584a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f3d3f5f8c1667a28afa8739846866f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga99f3d3f5f8c1667a28afa8739846866f">ALT_FPGAMGR_STAT_MOD_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga99f3d3f5f8c1667a28afa8739846866f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa04e2be2be4283dd3fc99590e305aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gafa04e2be2be4283dd3fc99590e305aa2">ALT_FPGAMGR_STAT_MOD_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafa04e2be2be4283dd3fc99590e305aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac741ba2f8b0dff05c321a07f8e28ffab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gac741ba2f8b0dff05c321a07f8e28ffab">ALT_FPGAMGR_STAT_MOD_SET_MSK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="separator:gac741ba2f8b0dff05c321a07f8e28ffab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaba05dd22c080fe64e0079e949b72a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaaaba05dd22c080fe64e0079e949b72a1">ALT_FPGAMGR_STAT_MOD_CLR_MSK</a>&#160;&#160;&#160;0xfffffff8</td></tr>
<tr class="separator:gaaaba05dd22c080fe64e0079e949b72a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a5e10325771a1dad511902a00861df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gae1a5e10325771a1dad511902a00861df">ALT_FPGAMGR_STAT_MOD_RESET</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gae1a5e10325771a1dad511902a00861df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cf2e102b5acc76b3ebab3c17393f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gac2cf2e102b5acc76b3ebab3c17393f70">ALT_FPGAMGR_STAT_MOD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000007) &gt;&gt; 0)</td></tr>
<tr class="separator:gac2cf2e102b5acc76b3ebab3c17393f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0224615e610760ca7ea794081db234d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gae0224615e610760ca7ea794081db234d">ALT_FPGAMGR_STAT_MOD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000007)</td></tr>
<tr class="separator:gae0224615e610760ca7ea794081db234d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MSEL - msel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb0ed9f8c547a357d55ae9edf7e593129"></a><a class="anchor" id="ALT_FPGAMGR_STAT_MSEL"></a></p>
<p>This read-only field allows software to observe the MSEL inputs from the device pins. The MSEL pins define the FPGA configuration mode.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga7f88d23926eb60917ebb7115ca4729f7">ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_NOAES_NODC</a> </td><td align="left">0x0 </td><td align="left">16-bit Passive Parallel with Fast Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; No AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x1 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaa1022eb56c6d1214bdb0b82502803d64">ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_AES_NODC</a> </td><td align="left">0x1 </td><td align="left">16-bit Passive Parallel with Fast Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; With AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x4 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga31c2d9623a3a5878dd9ec4d151e23d6a">ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_AESOPT_DC</a> </td><td align="left">0x2 </td><td align="left">16-bit Passive Parallel with Fast Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; AES Optional; With Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x8 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga462e7da67c6ed38584cce893ec7a4050">ALT_FPGAMGR_STAT_MSEL_E_RSVD3</a> </td><td align="left">0x3 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga6b85ec94f2561ad67f2a815d69315d47">ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_NOAES_NODC</a> </td><td align="left">0x4 </td><td align="left">16-bit Passive Parallel with Slow Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; No AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x1 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga4266c86525f76f00079b62ff1e7c51b7">ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_AES_NODC</a> </td><td align="left">0x5 </td><td align="left">16-bit Passive Parallel with Slow Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; With AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x4 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga247de51282507009a59f72c378f3be8a">ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_AESOPT_DC</a> </td><td align="left">0x6 </td><td align="left">16-bit Passive Parallel with Slow Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; AES Optional; With Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x8 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga9702363b5a7245b12914db809d975a0f">ALT_FPGAMGR_STAT_MSEL_E_RSVD7</a> </td><td align="left">0x7 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga72ad374d3ece309e3f3cb0a21e4939b0">ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_NOAES_NODC</a> </td><td align="left">0x8 </td><td align="left">32-bit Passive Parallel with Fast Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; No AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x1 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gac4bf83efddda303de199c76528ac8ac3">ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_AES_NODC</a> </td><td align="left">0x9 </td><td align="left">32-bit Passive Parallel with Fast Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; With AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x4 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaabb96d41f190c2202e34ddfb0e3117cf">ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_AESOPT_DC</a> </td><td align="left">0xa </td><td align="left">32-bit Passive Parallel with Fast Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; AES Optional; With Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x8 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaf1eb252a771c5994699618f72063dd5c">ALT_FPGAMGR_STAT_MSEL_E_RSVD11</a> </td><td align="left">0xb </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga59a2c3effb6a6580cece36925210b206">ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_NOAES_NODC</a> </td><td align="left">0xc </td><td align="left">32-bit Passive Parallel with Slow Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; No AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x1 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga22db5a772934bdb3f5cc0f32599cca86">ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_AES_NODC</a> </td><td align="left">0xd </td><td align="left">32-bit Passive Parallel with Slow Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; With AES Encryption; No Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x4 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga24dc92eab984d795bf3459ddef63ac66">ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_AESOPT_DC</a> </td><td align="left">0xe </td><td align="left">32-bit Passive Parallel with Slow Power on Reset </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">Delay; AES Optional; With Data Compression. </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">CDRATIO must be programmed to x8 </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gabe9c6f3e88ae0f4c9c916dbdd674f3b9">ALT_FPGAMGR_STAT_MSEL_E_RSVD15</a> </td><td align="left">0xf </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gabfc9ef3b3214e10704299a5ca3369219">ALT_FPGAMGR_STAT_MSEL_E_RSVD16</a> </td><td align="left">0x10 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaadc2448a238244d1ba6cdbc2bf72b546">ALT_FPGAMGR_STAT_MSEL_E_RSVD17</a> </td><td align="left">0x11 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga62436254cbcdbaf1af5a65f7a2c71305">ALT_FPGAMGR_STAT_MSEL_E_RSVD18</a> </td><td align="left">0x12 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gae1e0869a55b87bc1d209daa42e54e510">ALT_FPGAMGR_STAT_MSEL_E_RSVD19</a> </td><td align="left">0x13 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gab0155a80e9646900d056bc5a01b0b95e">ALT_FPGAMGR_STAT_MSEL_E_RSVD20</a> </td><td align="left">0x14 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaf61550ecc9f7e985e2790e4abb4e2dab">ALT_FPGAMGR_STAT_MSEL_E_RSVD21</a> </td><td align="left">0x15 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaa866fd2c725909f5e638fb2002b34e73">ALT_FPGAMGR_STAT_MSEL_E_RSVD22</a> </td><td align="left">0x16 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gac453153c3c02a83c6ffc9682b9fa608e">ALT_FPGAMGR_STAT_MSEL_E_RSVD23</a> </td><td align="left">0x17 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga71f3468dced1f74d38259ce0ab20caec">ALT_FPGAMGR_STAT_MSEL_E_RSVD24</a> </td><td align="left">0x18 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga287ce4999c9b7e2476a8b54b93c0e04d">ALT_FPGAMGR_STAT_MSEL_E_RSVD25</a> </td><td align="left">0x19 </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga5474048d34034ac49a7d30b1aecbdc95">ALT_FPGAMGR_STAT_MSEL_E_RSVD26</a> </td><td align="left">0x1a </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaee8d4e2261b4b9e4641d626d89450178">ALT_FPGAMGR_STAT_MSEL_E_RSVD27</a> </td><td align="left">0x1b </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga9dd60145c85db3c2b7adaa9205368449">ALT_FPGAMGR_STAT_MSEL_E_RSVD28</a> </td><td align="left">0x1c </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gad14316d8c964cd31ce4ed422fee810d1">ALT_FPGAMGR_STAT_MSEL_E_RSVD29</a> </td><td align="left">0x1d </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga5b8fb978d77486613695e51d6ae68ded">ALT_FPGAMGR_STAT_MSEL_E_RSVD30</a> </td><td align="left">0x1e </td><td align="left">Reserved </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga67aa85c42e6f9d0722eddd5b4e0057ab">ALT_FPGAMGR_STAT_MSEL_E_RSVD31</a> </td><td align="left">0x1f </td><td align="left">Reserved </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7f88d23926eb60917ebb7115ca4729f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga7f88d23926eb60917ebb7115ca4729f7">ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_NOAES_NODC</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7f88d23926eb60917ebb7115ca4729f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1022eb56c6d1214bdb0b82502803d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaa1022eb56c6d1214bdb0b82502803d64">ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_AES_NODC</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa1022eb56c6d1214bdb0b82502803d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c2d9623a3a5878dd9ec4d151e23d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga31c2d9623a3a5878dd9ec4d151e23d6a">ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_AESOPT_DC</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga31c2d9623a3a5878dd9ec4d151e23d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462e7da67c6ed38584cce893ec7a4050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga462e7da67c6ed38584cce893ec7a4050">ALT_FPGAMGR_STAT_MSEL_E_RSVD3</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga462e7da67c6ed38584cce893ec7a4050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b85ec94f2561ad67f2a815d69315d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga6b85ec94f2561ad67f2a815d69315d47">ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_NOAES_NODC</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga6b85ec94f2561ad67f2a815d69315d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4266c86525f76f00079b62ff1e7c51b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga4266c86525f76f00079b62ff1e7c51b7">ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_AES_NODC</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga4266c86525f76f00079b62ff1e7c51b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247de51282507009a59f72c378f3be8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga247de51282507009a59f72c378f3be8a">ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_AESOPT_DC</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga247de51282507009a59f72c378f3be8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9702363b5a7245b12914db809d975a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga9702363b5a7245b12914db809d975a0f">ALT_FPGAMGR_STAT_MSEL_E_RSVD7</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga9702363b5a7245b12914db809d975a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ad374d3ece309e3f3cb0a21e4939b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga72ad374d3ece309e3f3cb0a21e4939b0">ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_NOAES_NODC</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga72ad374d3ece309e3f3cb0a21e4939b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4bf83efddda303de199c76528ac8ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gac4bf83efddda303de199c76528ac8ac3">ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_AES_NODC</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:gac4bf83efddda303de199c76528ac8ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb96d41f190c2202e34ddfb0e3117cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaabb96d41f190c2202e34ddfb0e3117cf">ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_AESOPT_DC</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:gaabb96d41f190c2202e34ddfb0e3117cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1eb252a771c5994699618f72063dd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaf1eb252a771c5994699618f72063dd5c">ALT_FPGAMGR_STAT_MSEL_E_RSVD11</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gaf1eb252a771c5994699618f72063dd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a2c3effb6a6580cece36925210b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga59a2c3effb6a6580cece36925210b206">ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_NOAES_NODC</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:ga59a2c3effb6a6580cece36925210b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22db5a772934bdb3f5cc0f32599cca86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga22db5a772934bdb3f5cc0f32599cca86">ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_AES_NODC</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:ga22db5a772934bdb3f5cc0f32599cca86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dc92eab984d795bf3459ddef63ac66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga24dc92eab984d795bf3459ddef63ac66">ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_AESOPT_DC</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga24dc92eab984d795bf3459ddef63ac66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9c6f3e88ae0f4c9c916dbdd674f3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gabe9c6f3e88ae0f4c9c916dbdd674f3b9">ALT_FPGAMGR_STAT_MSEL_E_RSVD15</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gabe9c6f3e88ae0f4c9c916dbdd674f3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc9ef3b3214e10704299a5ca3369219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gabfc9ef3b3214e10704299a5ca3369219">ALT_FPGAMGR_STAT_MSEL_E_RSVD16</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gabfc9ef3b3214e10704299a5ca3369219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc2448a238244d1ba6cdbc2bf72b546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaadc2448a238244d1ba6cdbc2bf72b546">ALT_FPGAMGR_STAT_MSEL_E_RSVD17</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:gaadc2448a238244d1ba6cdbc2bf72b546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62436254cbcdbaf1af5a65f7a2c71305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga62436254cbcdbaf1af5a65f7a2c71305">ALT_FPGAMGR_STAT_MSEL_E_RSVD18</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:ga62436254cbcdbaf1af5a65f7a2c71305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e0869a55b87bc1d209daa42e54e510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gae1e0869a55b87bc1d209daa42e54e510">ALT_FPGAMGR_STAT_MSEL_E_RSVD19</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:gae1e0869a55b87bc1d209daa42e54e510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0155a80e9646900d056bc5a01b0b95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gab0155a80e9646900d056bc5a01b0b95e">ALT_FPGAMGR_STAT_MSEL_E_RSVD20</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:gab0155a80e9646900d056bc5a01b0b95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61550ecc9f7e985e2790e4abb4e2dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaf61550ecc9f7e985e2790e4abb4e2dab">ALT_FPGAMGR_STAT_MSEL_E_RSVD21</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="separator:gaf61550ecc9f7e985e2790e4abb4e2dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa866fd2c725909f5e638fb2002b34e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaa866fd2c725909f5e638fb2002b34e73">ALT_FPGAMGR_STAT_MSEL_E_RSVD22</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="separator:gaa866fd2c725909f5e638fb2002b34e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac453153c3c02a83c6ffc9682b9fa608e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gac453153c3c02a83c6ffc9682b9fa608e">ALT_FPGAMGR_STAT_MSEL_E_RSVD23</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:gac453153c3c02a83c6ffc9682b9fa608e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f3468dced1f74d38259ce0ab20caec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga71f3468dced1f74d38259ce0ab20caec">ALT_FPGAMGR_STAT_MSEL_E_RSVD24</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga71f3468dced1f74d38259ce0ab20caec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287ce4999c9b7e2476a8b54b93c0e04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga287ce4999c9b7e2476a8b54b93c0e04d">ALT_FPGAMGR_STAT_MSEL_E_RSVD25</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="separator:ga287ce4999c9b7e2476a8b54b93c0e04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5474048d34034ac49a7d30b1aecbdc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga5474048d34034ac49a7d30b1aecbdc95">ALT_FPGAMGR_STAT_MSEL_E_RSVD26</a>&#160;&#160;&#160;0x1a</td></tr>
<tr class="separator:ga5474048d34034ac49a7d30b1aecbdc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8d4e2261b4b9e4641d626d89450178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaee8d4e2261b4b9e4641d626d89450178">ALT_FPGAMGR_STAT_MSEL_E_RSVD27</a>&#160;&#160;&#160;0x1b</td></tr>
<tr class="separator:gaee8d4e2261b4b9e4641d626d89450178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd60145c85db3c2b7adaa9205368449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga9dd60145c85db3c2b7adaa9205368449">ALT_FPGAMGR_STAT_MSEL_E_RSVD28</a>&#160;&#160;&#160;0x1c</td></tr>
<tr class="separator:ga9dd60145c85db3c2b7adaa9205368449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14316d8c964cd31ce4ed422fee810d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gad14316d8c964cd31ce4ed422fee810d1">ALT_FPGAMGR_STAT_MSEL_E_RSVD29</a>&#160;&#160;&#160;0x1d</td></tr>
<tr class="separator:gad14316d8c964cd31ce4ed422fee810d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8fb978d77486613695e51d6ae68ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga5b8fb978d77486613695e51d6ae68ded">ALT_FPGAMGR_STAT_MSEL_E_RSVD30</a>&#160;&#160;&#160;0x1e</td></tr>
<tr class="separator:ga5b8fb978d77486613695e51d6ae68ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67aa85c42e6f9d0722eddd5b4e0057ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga67aa85c42e6f9d0722eddd5b4e0057ab">ALT_FPGAMGR_STAT_MSEL_E_RSVD31</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:ga67aa85c42e6f9d0722eddd5b4e0057ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ee866848a9f6deb577712b748383b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga15ee866848a9f6deb577712b748383b8">ALT_FPGAMGR_STAT_MSEL_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga15ee866848a9f6deb577712b748383b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693b334a98ffde8161b3d117610465a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga693b334a98ffde8161b3d117610465a7">ALT_FPGAMGR_STAT_MSEL_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga693b334a98ffde8161b3d117610465a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cbef4cae3ef8a8216bc5290cfc156e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga0cbef4cae3ef8a8216bc5290cfc156e7">ALT_FPGAMGR_STAT_MSEL_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0cbef4cae3ef8a8216bc5290cfc156e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d462208f1572fbd7dc6117f5041eb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga6d462208f1572fbd7dc6117f5041eb6f">ALT_FPGAMGR_STAT_MSEL_SET_MSK</a>&#160;&#160;&#160;0x000000f8</td></tr>
<tr class="separator:ga6d462208f1572fbd7dc6117f5041eb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b5493c77f460fbd62e8a94a1595e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gac6b5493c77f460fbd62e8a94a1595e4a">ALT_FPGAMGR_STAT_MSEL_CLR_MSK</a>&#160;&#160;&#160;0xffffff07</td></tr>
<tr class="separator:gac6b5493c77f460fbd62e8a94a1595e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf519a09fdf087b59f5e0d652243a1dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaf519a09fdf087b59f5e0d652243a1dd0">ALT_FPGAMGR_STAT_MSEL_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaf519a09fdf087b59f5e0d652243a1dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5df8030ac002d70af4dd232f4433fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gabf5df8030ac002d70af4dd232f4433fd">ALT_FPGAMGR_STAT_MSEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000f8) &gt;&gt; 3)</td></tr>
<tr class="separator:gabf5df8030ac002d70af4dd232f4433fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38d77ff5a0961421f8834574597658a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#gaf38d77ff5a0961421f8834574597658a">ALT_FPGAMGR_STAT_MSEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x000000f8)</td></tr>
<tr class="separator:gaf38d77ff5a0961421f8834574597658a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___f_p_g_a_m_g_r___s_t_a_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#struct_a_l_t___f_p_g_a_m_g_r___s_t_a_t__s">ALT_FPGAMGR_STAT_s</a></td></tr>
<tr class="separator:struct_a_l_t___f_p_g_a_m_g_r___s_t_a_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga555ffd9c9750d139bac3c5f87273cc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga555ffd9c9750d139bac3c5f87273cc0e">ALT_FPGAMGR_STAT_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga555ffd9c9750d139bac3c5f87273cc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga95bf3e5b0d6a4b3de548a1bae387888d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#struct_a_l_t___f_p_g_a_m_g_r___s_t_a_t__s">ALT_FPGAMGR_STAT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga95bf3e5b0d6a4b3de548a1bae387888d">ALT_FPGAMGR_STAT_t</a></td></tr>
<tr class="separator:ga95bf3e5b0d6a4b3de548a1bae387888d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___f_p_g_a_m_g_r___s_t_a_t__s" id="struct_a_l_t___f_p_g_a_m_g_r___s_t_a_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_FPGAMGR_STAT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html">ALT_FPGAMGR_STAT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a03f06335924419ae6edcac97d95a89ae"></a>uint32_t</td>
<td class="fieldname">
mode: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">Mode</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9a91cb6dbcefe0008b5d15fda965a582"></a>const uint32_t</td>
<td class="fieldname">
msel: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">MSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3eaa80645acfdec1281d129b30842fbe"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 24</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1bbaf96e46e095184ca38eb510fa9010"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_E_FPGAOFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a></p>
<p>FPGA Powered Off </p>

</div>
</div>
<a class="anchor" id="ga6af73228caa29a8b0899c6a76009dc1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_E_RSTPHASE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a></p>
<p>FPGA in Reset Phase </p>

</div>
</div>
<a class="anchor" id="ga490fad6543f18f59c9593ec8c9c82c83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_E_CFGPHASE&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a></p>
<p>FPGA in Configuration Phase </p>

</div>
</div>
<a class="anchor" id="ga984a2aa631ec2e9bf2dc7ca9241eadfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_E_INITPHASE&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a></p>
<p>FPGA in Initialization Phase. In CVP configuration, this state indicates IO configuration has completed. </p>

</div>
</div>
<a class="anchor" id="ga9c2adf3aa25ae3b4ffcde3a5467f0f96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_E_USERMOD&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a></p>
<p>FPGA in User Mode </p>

</div>
</div>
<a class="anchor" id="ga65212a9fc8eddd149ff35ffcd1293b72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_E_UNKNOWN&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a></p>
<p>FPGA state has not yet been determined. This only occurs briefly after reset. </p>

</div>
</div>
<a class="anchor" id="ga17d15be6a48215e5ce53664dabf1584a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga99f3d3f5f8c1667a28afa8739846866f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafa04e2be2be4283dd3fc99590e305aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac741ba2f8b0dff05c321a07f8e28ffab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_SET_MSK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaaba05dd22c080fe64e0079e949b72a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_CLR_MSK&#160;&#160;&#160;0xfffffff8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae1a5e10325771a1dad511902a00861df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_RESET&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2cf2e102b5acc76b3ebab3c17393f70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000007) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae0224615e610760ca7ea794081db234d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MOD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MOD">ALT_FPGAMGR_STAT_MOD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7f88d23926eb60917ebb7115ca4729f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_NOAES_NODC&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; No AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x1 </p>

</div>
</div>
<a class="anchor" id="gaa1022eb56c6d1214bdb0b82502803d64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_AES_NODC&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; With AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x4 </p>

</div>
</div>
<a class="anchor" id="ga31c2d9623a3a5878dd9ec4d151e23d6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP16_FAST_AESOPT_DC&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; AES Optional; With Data Compression.</p>
<p>CDRATIO must be programmed to x8 </p>

</div>
</div>
<a class="anchor" id="ga462e7da67c6ed38584cce893ec7a4050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD3&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga6b85ec94f2561ad67f2a815d69315d47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_NOAES_NODC&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; No AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x1 </p>

</div>
</div>
<a class="anchor" id="ga4266c86525f76f00079b62ff1e7c51b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_AES_NODC&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; With AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x4 </p>

</div>
</div>
<a class="anchor" id="ga247de51282507009a59f72c378f3be8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP16_SLOW_AESOPT_DC&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; AES Optional; With Data Compression.</p>
<p>CDRATIO must be programmed to x8 </p>

</div>
</div>
<a class="anchor" id="ga9702363b5a7245b12914db809d975a0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD7&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga72ad374d3ece309e3f3cb0a21e4939b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_NOAES_NODC&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; No AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x1 </p>

</div>
</div>
<a class="anchor" id="gac4bf83efddda303de199c76528ac8ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_AES_NODC&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; With AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x4 </p>

</div>
</div>
<a class="anchor" id="gaabb96d41f190c2202e34ddfb0e3117cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP32_FAST_AESOPT_DC&#160;&#160;&#160;0xa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; AES Optional; With Data Compression.</p>
<p>CDRATIO must be programmed to x8 </p>

</div>
</div>
<a class="anchor" id="gaf1eb252a771c5994699618f72063dd5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD11&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga59a2c3effb6a6580cece36925210b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_NOAES_NODC&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; No AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x1 </p>

</div>
</div>
<a class="anchor" id="ga22db5a772934bdb3f5cc0f32599cca86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_AES_NODC&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; With AES Encryption; No Data Compression.</p>
<p>CDRATIO must be programmed to x4 </p>

</div>
</div>
<a class="anchor" id="ga24dc92eab984d795bf3459ddef63ac66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_PP32_SLOW_AESOPT_DC&#160;&#160;&#160;0xe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; AES Optional; With Data Compression.</p>
<p>CDRATIO must be programmed to x8 </p>

</div>
</div>
<a class="anchor" id="gabe9c6f3e88ae0f4c9c916dbdd674f3b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD15&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gabfc9ef3b3214e10704299a5ca3369219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD16&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gaadc2448a238244d1ba6cdbc2bf72b546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD17&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga62436254cbcdbaf1af5a65f7a2c71305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD18&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gae1e0869a55b87bc1d209daa42e54e510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD19&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gab0155a80e9646900d056bc5a01b0b95e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD20&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gaf61550ecc9f7e985e2790e4abb4e2dab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD21&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gaa866fd2c725909f5e638fb2002b34e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD22&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gac453153c3c02a83c6ffc9682b9fa608e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD23&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga71f3468dced1f74d38259ce0ab20caec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD24&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga287ce4999c9b7e2476a8b54b93c0e04d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD25&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga5474048d34034ac49a7d30b1aecbdc95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD26&#160;&#160;&#160;0x1a</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gaee8d4e2261b4b9e4641d626d89450178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD27&#160;&#160;&#160;0x1b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga9dd60145c85db3c2b7adaa9205368449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD28&#160;&#160;&#160;0x1c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="gad14316d8c964cd31ce4ed422fee810d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD29&#160;&#160;&#160;0x1d</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga5b8fb978d77486613695e51d6ae68ded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD30&#160;&#160;&#160;0x1e</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga67aa85c42e6f9d0722eddd5b4e0057ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_E_RSVD31&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a></p>
<p>Reserved </p>

</div>
</div>
<a class="anchor" id="ga15ee866848a9f6deb577712b748383b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga693b334a98ffde8161b3d117610465a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0cbef4cae3ef8a8216bc5290cfc156e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6d462208f1572fbd7dc6117f5041eb6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_SET_MSK&#160;&#160;&#160;0x000000f8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac6b5493c77f460fbd62e8a94a1595e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_CLR_MSK&#160;&#160;&#160;0xffffff07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf519a09fdf087b59f5e0d652243a1dd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf5df8030ac002d70af4dd232f4433fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000f8) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf38d77ff5a0961421f8834574597658a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_MSEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x000000f8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ALT_FPGAMGR_STAT_MSEL">ALT_FPGAMGR_STAT_MSEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga555ffd9c9750d139bac3c5f87273cc0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGAMGR_STAT_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html">ALT_FPGAMGR_STAT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga95bf3e5b0d6a4b3de548a1bae387888d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#struct_a_l_t___f_p_g_a_m_g_r___s_t_a_t__s">ALT_FPGAMGR_STAT_s</a> <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html#ga95bf3e5b0d6a4b3de548a1bae387888d">ALT_FPGAMGR_STAT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___f_p_g_a_m_g_r___s_t_a_t.html">ALT_FPGAMGR_STAT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:02 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
