INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fofog/Documents/GitHub/Compilateur-MICroprocesseur/ALUflpga/test_fpga_alu.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
