Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b0eccd467a248149ef6d0b452cf34e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CORDIC_exp_top_tb_behav xil_defaultlib.CORDIC_exp_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_pkg.sv" Line 17. Module lampFPU_COR_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lampFPU_COR_addsub
Compiling module xil_defaultlib.lampFPU_COR_top
Compiling module xil_defaultlib.CORDIC_exp_top
Compiling module xil_defaultlib.CORDIC_exp_top_tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.lampFPU_COR_pkg
Built simulation snapshot CORDIC_exp_top_tb_behav
