Received: from mail.loongson.cn (mail.loongson.cn [114.242.206.163])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 7B40E2D0C9C
	for <loongarch@lists.linux.dev>; Wed, 28 Jan 2026 03:03:43 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=114.242.206.163
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1769569425; cv=none; b=psw6YJ6VT2qFWHD9Q8sxUJRWIWSb06uDa7iGKDYqD3x9heGfE2embsc05n9GZGUcVMWeOH86YUO+zemnh7Omh2/ky6XXMQd5ui6APHYJA+uYDmVtIohwXTrdJthSI900/yirY5oPidcKL2lI9/eDrpWO+sklsSW/hPuLfwXNHXc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1769569425; c=relaxed/simple;
	bh=5IF9vTs1CTliJUkSEFAaRm/bX3qtI0wgMi0WxYzm8I4=;
	h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:
	 MIME-Version; b=LRD0Hl5gEIYQ6ijEfBU01ET3mOACpMhY5vbxMF03DpZZ/Hji4EvWYX2P2tguwEb70ywzp1ilMzRNK9z5K+6/G5Kj1t8kVrxuHWn2PwceuiS8iqlUn1NsI+NV8HDzcO2CbwRLYZQP2mN/P7v4Nl8AmfdDjdXqeuwfdeBn7y6aGrM=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=loongson.cn; spf=pass smtp.mailfrom=loongson.cn; arc=none smtp.client-ip=114.242.206.163
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=loongson.cn
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=loongson.cn
Received: from loongson.cn (unknown [10.2.5.213])
	by gateway (Coremail) with SMTP id _____8DxfcOGfHlpCGMNAA--.43958S3;
	Wed, 28 Jan 2026 11:03:34 +0800 (CST)
Received: from localhost.localdomain (unknown [10.2.5.213])
	by front1 (Coremail) with SMTP id qMiowJBxSeCGfHlpj0g2AA--.40015S2;
	Wed, 28 Jan 2026 11:03:34 +0800 (CST)
From: Bibo Mao <maobibo@loongson.cn>
To: Huacai Chen <chenhuacai@kernel.org>,
	WANG Xuerui <kernel@xen0n.name>,
	Tianrui Zhao <zhaotianrui@loongson.cn>
Cc: loongarch@lists.linux.dev,
	linux-kernel@vger.kernel.org,
	kvm@vger.kernel.org
Subject: [PATCH 4/4] LoongArch: KVM: Add register LOONGARCH_CSR_IPR during vCPU context switch
Date: Wed, 28 Jan 2026 11:03:26 +0800
Message-Id: <20260128030326.3377462-5-maobibo@loongson.cn>
X-Mailer: git-send-email 2.39.3
In-Reply-To: <20260128030326.3377462-1-maobibo@loongson.cn>
References: <20260128030326.3377462-1-maobibo@loongson.cn>
Precedence: bulk
X-Mailing-List: loongarch@lists.linux.dev
List-Id: <loongarch.lists.linux.dev>
List-Subscribe: <mailto:loongarch+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:loongarch+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-CM-TRANSID:qMiowJBxSeCGfHlpj0g2AA--.40015S2
X-CM-SenderInfo: xpdruxter6z05rqj20fqof0/
X-Coremail-Antispam: 1Uk129KBjDUn29KB7ZKAUJUUUUU529EdanIXcx71UUUUU7KY7
	ZEXasCq-sGcSsGvfJ3UbIjqfuFe4nvWSU5nxnvy29KBjDU0xBIdaVrnUUvcSsGvfC2Kfnx
	nUUI43ZEXa7xR_UUUUUUUUU==

Register LOONGARCH_CSR_IPR is interrupt priority setting for nested
interrupt handling. Though LoongArch Linux avec driver does not use
this register, however KVM hypervisor needs need save or restore this
register during vCPU context switch, Linux avec driver may use this
register in future or other OS may use it.

Signed-off-by: Bibo Mao <maobibo@loongson.cn>
---
 arch/loongarch/kvm/vcpu.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/loongarch/kvm/vcpu.c b/arch/loongarch/kvm/vcpu.c
index 6d9953d0b7be..b224df0f6d0a 100644
--- a/arch/loongarch/kvm/vcpu.c
+++ b/arch/loongarch/kvm/vcpu.c
@@ -1666,6 +1666,7 @@ static int _kvm_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
 		kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_ISR1);
 		kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_ISR2);
 		kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_ISR3);
+		kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_IPR);
 	}
 
 	/* Restore Root.GINTC from unused Guest.GINTC register */
@@ -1761,6 +1762,7 @@ static int _kvm_vcpu_put(struct kvm_vcpu *vcpu, int cpu)
 		kvm_save_hw_gcsr(csr, LOONGARCH_CSR_ISR1);
 		kvm_save_hw_gcsr(csr, LOONGARCH_CSR_ISR2);
 		kvm_save_hw_gcsr(csr, LOONGARCH_CSR_ISR3);
+		kvm_save_hw_gcsr(csr, LOONGARCH_CSR_IPR);
 	}
 
 	vcpu->arch.aux_inuse |= KVM_LARCH_SWCSR_LATEST;
-- 
2.39.3

