INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/AD4134/vivado/ad4134fw.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/work/AD4134/src/spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/work/AD4134/src/spi_master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master_tb'
ERROR: [VRFC 10-488] character with value 0x9f is not a graphic literal character [C:/work/AD4134/src/spi_master_tb.vhd:93]
ERROR: [VRFC 10-9458] unit 'sim' is ignored due to previous errors [C:/work/AD4134/src/spi_master_tb.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/work/AD4134/src/spi_master_tb.vhd' is ignored due to errors
