Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 10 12:18:47 2023
| Host         : LAPTOP-GGLQ4SR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/x_ball_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_ball_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_1_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_game/y_pad_reg_2_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.803        0.000                      0                  303        0.237        0.000                      0                  303        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.803        0.000                      0                  303        0.237        0.000                      0                  303        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_p2/r_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 2.244ns (29.320%)  route 5.410ns (70.680%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.451    12.102    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I1_O)        0.116    12.218 r  display_game/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.572    12.790    score_p2/E[0]
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436    14.777    score_p2/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDCE (Setup_fdce_C_CE)      -0.409    14.593    score_p2/r_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_p2/r_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 2.244ns (29.320%)  route 5.410ns (70.680%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.451    12.102    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I1_O)        0.116    12.218 r  display_game/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.572    12.790    score_p2/E[0]
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436    14.777    score_p2/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDCE (Setup_fdce_C_CE)      -0.409    14.593    score_p2/r_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_p2/r_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 2.244ns (29.320%)  route 5.410ns (70.680%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.451    12.102    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I1_O)        0.116    12.218 r  display_game/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.572    12.790    score_p2/E[0]
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436    14.777    score_p2/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDCE (Setup_fdce_C_CE)      -0.409    14.593    score_p2/r_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_p2/r_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 2.244ns (29.320%)  route 5.410ns (70.680%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.451    12.102    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I1_O)        0.116    12.218 r  display_game/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.572    12.790    score_p2/E[0]
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.436    14.777    score_p2/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  score_p2/r_dig1_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDCE (Setup_fdce_C_CE)      -0.409    14.593    score_p2/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 2.281ns (29.125%)  route 5.551ns (70.875%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 r  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 r  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.702    11.399    display_game/goal_reg[0]_i_3_n_0
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.523 f  display_game/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=10, routed)          0.909    12.433    display_game/FSM_onehot_state_reg_reg[1]_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I0_O)        0.153    12.586 r  display_game/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.382    12.968    display_game_n_28
    SLICE_X10Y25         FDPE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X10Y25         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y25         FDPE (Setup_fdpe_C_D)       -0.223    14.777    FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.252ns (28.726%)  route 5.588ns (71.274%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.613    12.264    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.388 r  display_game/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.588    12.976    timer_unit/E[0]
    SLICE_X11Y27         FDPE                                         r  timer_unit/timer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.437    14.778    timer_unit/clk_IBUF_BUFG
    SLICE_X11Y27         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y27         FDPE (Setup_fdpe_C_CE)      -0.205    14.798    timer_unit/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 2.252ns (28.863%)  route 5.550ns (71.137%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.613    12.264    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.388 r  display_game/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.551    12.939    timer_unit/E[0]
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.433    14.774    timer_unit/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDPE (Setup_fdpe_C_CE)      -0.169    14.830    timer_unit/timer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 2.252ns (28.863%)  route 5.550ns (71.137%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.613    12.264    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.388 r  display_game/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.551    12.939    timer_unit/E[0]
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.433    14.774    timer_unit/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDPE (Setup_fdpe_C_CE)      -0.169    14.830    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 2.252ns (28.863%)  route 5.550ns (71.137%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.613    12.264    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.388 r  display_game/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.551    12.939    timer_unit/E[0]
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.433    14.774    timer_unit/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDPE (Setup_fdpe_C_CE)      -0.169    14.830    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 display_game/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 2.252ns (28.863%)  route 5.550ns (71.137%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.615     5.136    display_game/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  display_game/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.478     5.614 f  display_game/y_ball_reg_reg[0]/Q
                         net (fo=27, routed)          1.272     6.887    display_game/y_ball_reg_reg[9]_0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  display_game/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.646     7.828    display_game/sq_ball_on0_carry_i_9_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.150     7.978 r  display_game/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.819     8.797    display_game/y_ball_reg_reg[9]_1
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.352     9.149 r  display_game/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.149    display_game/i__carry__0_i_1__0_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.505 f  display_game/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.819    10.324    display_game/x_delta_next2
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.373    10.697 f  display_game/goal_reg[0]_i_3/O
                         net (fo=5, routed)           0.830    11.527    display_game/goal_reg[0]_i_3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.651 f  display_game/goal_reg[0]_i_1/O
                         net (fo=14, routed)          0.613    12.264    display_game/x_ball_reg_reg[3]_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.388 r  display_game/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.551    12.939    timer_unit/E[0]
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.433    14.774    timer_unit/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[5]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDPE (Setup_fdpe_C_CE)      -0.169    14.830    timer_unit/timer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  1.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/Lbtn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/Lbtn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.561     1.444    uart/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  uart/Lbtn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  uart/Lbtn_reg/Q
                         net (fo=3, routed)           0.149     1.757    uart/allbtn[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  uart/Lbtn_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart/Lbtn_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  uart/Lbtn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.829     1.956    uart/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  uart/Lbtn_reg/C
                         clock pessimism             -0.512     1.444    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121     1.565    uart/Lbtn_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display_game/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_game/x_ball_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.252ns (62.721%)  route 0.150ns (37.279%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.554     1.437    display_game/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  display_game/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  display_game/x_delta_reg_reg[2]/Q
                         net (fo=16, routed)          0.150     1.728    display_game/x_delta_reg[2]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  display_game/x_ball_next_carry_i_7/O
                         net (fo=1, routed)           0.000     1.773    display_game/x_ball_next_carry_i_7_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.839 r  display_game/x_ball_next_carry/O[1]
                         net (fo=1, routed)           0.000     1.839    display_game/x_ball_next_carry_n_6
    SLICE_X8Y26          FDCE                                         r  display_game/x_ball_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.821     1.948    display_game/clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  display_game/x_ball_reg_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.134     1.584    display_game/x_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 score_p1/r_dig0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_p1/r_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.187ns (44.292%)  route 0.235ns (55.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    score_p1/clk_IBUF_BUFG
    SLICE_X9Y28          FDCE                                         r  score_p1/r_dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  score_p1/r_dig0_reg[1]/Q
                         net (fo=5, routed)           0.235     1.815    score_p1/Q[1]
    SLICE_X10Y28         LUT4 (Prop_lut4_I1_O)        0.046     1.861 r  score_p1/r_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    score_p1/dig0_next[2]
    SLICE_X10Y28         FDCE                                         r  score_p1/r_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.824     1.951    score_p1/clk_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  score_p1/r_dig0_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.131     1.604    score_p1/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.085%)  route 0.170ns (44.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.553     1.436    timer_unit/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.600 r  timer_unit/timer_reg_reg[2]/Q
                         net (fo=5, routed)           0.170     1.771    timer_unit/timer_reg[2]
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    timer_unit/timer_next[2]
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.820     1.947    timer_unit/clk_IBUF_BUFG
    SLICE_X12Y25         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y25         FDPE (Hold_fdpe_C_D)         0.121     1.557    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.553     1.436    timer_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE                                         r  timer_unit/timer_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  timer_unit/timer_reg_reg[6]/Q
                         net (fo=3, routed)           0.167     1.744    display_game/timer_reg_reg[6]_3[5]
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.789 r  display_game/timer_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.789    timer_unit/D[5]
    SLICE_X11Y25         FDPE                                         r  timer_unit/timer_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.820     1.947    timer_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE                                         r  timer_unit/timer_reg_reg[6]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y25         FDPE (Hold_fdpe_C_D)         0.091     1.527    timer_unit/timer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    timer_unit/clk_IBUF_BUFG
    SLICE_X11Y27         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.580 f  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.168     1.748    display_game/timer_reg_reg[6]_3[0]
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  display_game/timer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    timer_unit/D[0]
    SLICE_X11Y27         FDPE                                         r  timer_unit/timer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.823     1.950    timer_unit/clk_IBUF_BUFG
    SLICE_X11Y27         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y27         FDPE (Hold_fdpe_C_D)         0.091     1.530    timer_unit/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_game/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_game/y_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.553     1.436    display_game/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  display_game/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  display_game/y_delta_reg_reg[9]/Q
                         net (fo=16, routed)          0.168     1.745    display_game/y_delta_reg[9]
    SLICE_X9Y25          LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  display_game/y_delta_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.790    display_game/y_delta_reg[9]_i_1_n_0
    SLICE_X9Y25          FDCE                                         r  display_game/y_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.820     1.947    display_game/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  display_game/y_delta_reg_reg[9]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y25          FDCE (Hold_fdce_C_D)         0.091     1.527    display_game/y_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/Abtn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/Abtn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.443    uart/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  uart/Abtn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  uart/Abtn_reg/Q
                         net (fo=3, routed)           0.175     1.782    uart/allbtn[3]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.827 r  uart/Abtn_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart/Abtn_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  uart/Abtn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.828     1.955    uart/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  uart/Abtn_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.120     1.563    uart/Abtn_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  uart/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.175     1.785    uart/baudrate_gen/baud
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  uart/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart/baudrate_gen/baud_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.566    uart/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uart/key_timeout_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/key_timeout_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.589     1.472    uart/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  uart/key_timeout_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  uart/key_timeout_count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.762    uart/key_timeout_count_reg[6]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  uart/key_timeout_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    uart/key_timeout_count_reg[4]_i_1_n_5
    SLICE_X6Y13          FDRE                                         r  uart/key_timeout_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.859     1.986    uart/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  uart/key_timeout_count_reg[6]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.134     1.606    uart/key_timeout_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    display_text/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X10Y25   FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y25   FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y25   FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y23    display_game/y_ball_reg_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y24    display_game/y_ball_reg_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y25    display_game/y_delta_reg_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y19    display_game/y_pad_reg_1_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X9Y19    display_game/y_pad_reg_1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   uart/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   uart/baudrate_gen/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   uart/baudrate_gen/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   uart/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49   uart/baudrate_gen/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49   uart/baudrate_gen/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   uart/baudrate_gen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   uart/baudrate_gen/counter_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X10Y25   FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y25   FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y25   FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y23    display_game/y_ball_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    display_game/y_ball_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    display_game/y_delta_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19    display_game/y_pad_reg_1_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19    display_game/y_pad_reg_1_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19    display_game/y_pad_reg_1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19    display_game/y_pad_reg_1_reg[8]/C



