
isoproject_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fa0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004060  08004060  00005060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040d0  080040d0  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080040d0  080040d0  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080040d0  080040d0  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040d0  080040d0  000050d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040d4  080040d4  000050d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080040d8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  20000010  080040e8  00006010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  080040e8  000064a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001280a  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000298b  00000000  00000000  00018842  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001250  00000000  00000000  0001b1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e53  00000000  00000000  0001c420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9f1  00000000  00000000  0001d273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164be  00000000  00000000  00037c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cd20  00000000  00000000  0004e122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eae42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043a8  00000000  00000000  000eae88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000ef230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004048 	.word	0x08004048

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08004048 	.word	0x08004048

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_ddiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	46de      	mov	lr, fp
 8000224:	4645      	mov	r5, r8
 8000226:	4657      	mov	r7, sl
 8000228:	464e      	mov	r6, r9
 800022a:	b5e0      	push	{r5, r6, r7, lr}
 800022c:	b087      	sub	sp, #28
 800022e:	9200      	str	r2, [sp, #0]
 8000230:	9301      	str	r3, [sp, #4]
 8000232:	030b      	lsls	r3, r1, #12
 8000234:	0b1b      	lsrs	r3, r3, #12
 8000236:	469b      	mov	fp, r3
 8000238:	0fca      	lsrs	r2, r1, #31
 800023a:	004b      	lsls	r3, r1, #1
 800023c:	0004      	movs	r4, r0
 800023e:	4680      	mov	r8, r0
 8000240:	0d5b      	lsrs	r3, r3, #21
 8000242:	9202      	str	r2, [sp, #8]
 8000244:	d100      	bne.n	8000248 <__aeabi_ddiv+0x28>
 8000246:	e098      	b.n	800037a <__aeabi_ddiv+0x15a>
 8000248:	4a7c      	ldr	r2, [pc, #496]	@ (800043c <__aeabi_ddiv+0x21c>)
 800024a:	4293      	cmp	r3, r2
 800024c:	d037      	beq.n	80002be <__aeabi_ddiv+0x9e>
 800024e:	4659      	mov	r1, fp
 8000250:	0f42      	lsrs	r2, r0, #29
 8000252:	00c9      	lsls	r1, r1, #3
 8000254:	430a      	orrs	r2, r1
 8000256:	2180      	movs	r1, #128	@ 0x80
 8000258:	0409      	lsls	r1, r1, #16
 800025a:	4311      	orrs	r1, r2
 800025c:	00c2      	lsls	r2, r0, #3
 800025e:	4690      	mov	r8, r2
 8000260:	4a77      	ldr	r2, [pc, #476]	@ (8000440 <__aeabi_ddiv+0x220>)
 8000262:	4689      	mov	r9, r1
 8000264:	4692      	mov	sl, r2
 8000266:	449a      	add	sl, r3
 8000268:	2300      	movs	r3, #0
 800026a:	2400      	movs	r4, #0
 800026c:	9303      	str	r3, [sp, #12]
 800026e:	9e00      	ldr	r6, [sp, #0]
 8000270:	9f01      	ldr	r7, [sp, #4]
 8000272:	033b      	lsls	r3, r7, #12
 8000274:	0b1b      	lsrs	r3, r3, #12
 8000276:	469b      	mov	fp, r3
 8000278:	007b      	lsls	r3, r7, #1
 800027a:	0030      	movs	r0, r6
 800027c:	0d5b      	lsrs	r3, r3, #21
 800027e:	0ffd      	lsrs	r5, r7, #31
 8000280:	2b00      	cmp	r3, #0
 8000282:	d059      	beq.n	8000338 <__aeabi_ddiv+0x118>
 8000284:	4a6d      	ldr	r2, [pc, #436]	@ (800043c <__aeabi_ddiv+0x21c>)
 8000286:	4293      	cmp	r3, r2
 8000288:	d048      	beq.n	800031c <__aeabi_ddiv+0xfc>
 800028a:	4659      	mov	r1, fp
 800028c:	0f72      	lsrs	r2, r6, #29
 800028e:	00c9      	lsls	r1, r1, #3
 8000290:	430a      	orrs	r2, r1
 8000292:	2180      	movs	r1, #128	@ 0x80
 8000294:	0409      	lsls	r1, r1, #16
 8000296:	4311      	orrs	r1, r2
 8000298:	468b      	mov	fp, r1
 800029a:	4969      	ldr	r1, [pc, #420]	@ (8000440 <__aeabi_ddiv+0x220>)
 800029c:	00f2      	lsls	r2, r6, #3
 800029e:	468c      	mov	ip, r1
 80002a0:	4651      	mov	r1, sl
 80002a2:	4463      	add	r3, ip
 80002a4:	1acb      	subs	r3, r1, r3
 80002a6:	469a      	mov	sl, r3
 80002a8:	2100      	movs	r1, #0
 80002aa:	9e02      	ldr	r6, [sp, #8]
 80002ac:	406e      	eors	r6, r5
 80002ae:	b2f6      	uxtb	r6, r6
 80002b0:	2c0f      	cmp	r4, #15
 80002b2:	d900      	bls.n	80002b6 <__aeabi_ddiv+0x96>
 80002b4:	e0ce      	b.n	8000454 <__aeabi_ddiv+0x234>
 80002b6:	4b63      	ldr	r3, [pc, #396]	@ (8000444 <__aeabi_ddiv+0x224>)
 80002b8:	00a4      	lsls	r4, r4, #2
 80002ba:	591b      	ldr	r3, [r3, r4]
 80002bc:	469f      	mov	pc, r3
 80002be:	465a      	mov	r2, fp
 80002c0:	4302      	orrs	r2, r0
 80002c2:	4691      	mov	r9, r2
 80002c4:	d000      	beq.n	80002c8 <__aeabi_ddiv+0xa8>
 80002c6:	e090      	b.n	80003ea <__aeabi_ddiv+0x1ca>
 80002c8:	469a      	mov	sl, r3
 80002ca:	2302      	movs	r3, #2
 80002cc:	4690      	mov	r8, r2
 80002ce:	2408      	movs	r4, #8
 80002d0:	9303      	str	r3, [sp, #12]
 80002d2:	e7cc      	b.n	800026e <__aeabi_ddiv+0x4e>
 80002d4:	46cb      	mov	fp, r9
 80002d6:	4642      	mov	r2, r8
 80002d8:	9d02      	ldr	r5, [sp, #8]
 80002da:	9903      	ldr	r1, [sp, #12]
 80002dc:	2902      	cmp	r1, #2
 80002de:	d100      	bne.n	80002e2 <__aeabi_ddiv+0xc2>
 80002e0:	e1de      	b.n	80006a0 <__aeabi_ddiv+0x480>
 80002e2:	2903      	cmp	r1, #3
 80002e4:	d100      	bne.n	80002e8 <__aeabi_ddiv+0xc8>
 80002e6:	e08d      	b.n	8000404 <__aeabi_ddiv+0x1e4>
 80002e8:	2901      	cmp	r1, #1
 80002ea:	d000      	beq.n	80002ee <__aeabi_ddiv+0xce>
 80002ec:	e179      	b.n	80005e2 <__aeabi_ddiv+0x3c2>
 80002ee:	002e      	movs	r6, r5
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	2400      	movs	r4, #0
 80002f6:	4690      	mov	r8, r2
 80002f8:	051b      	lsls	r3, r3, #20
 80002fa:	4323      	orrs	r3, r4
 80002fc:	07f6      	lsls	r6, r6, #31
 80002fe:	4333      	orrs	r3, r6
 8000300:	4640      	mov	r0, r8
 8000302:	0019      	movs	r1, r3
 8000304:	b007      	add	sp, #28
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	46bb      	mov	fp, r7
 800030a:	46b2      	mov	sl, r6
 800030c:	46a9      	mov	r9, r5
 800030e:	46a0      	mov	r8, r4
 8000310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000312:	2200      	movs	r2, #0
 8000314:	2400      	movs	r4, #0
 8000316:	4690      	mov	r8, r2
 8000318:	4b48      	ldr	r3, [pc, #288]	@ (800043c <__aeabi_ddiv+0x21c>)
 800031a:	e7ed      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 800031c:	465a      	mov	r2, fp
 800031e:	9b00      	ldr	r3, [sp, #0]
 8000320:	431a      	orrs	r2, r3
 8000322:	4b49      	ldr	r3, [pc, #292]	@ (8000448 <__aeabi_ddiv+0x228>)
 8000324:	469c      	mov	ip, r3
 8000326:	44e2      	add	sl, ip
 8000328:	2a00      	cmp	r2, #0
 800032a:	d159      	bne.n	80003e0 <__aeabi_ddiv+0x1c0>
 800032c:	2302      	movs	r3, #2
 800032e:	431c      	orrs	r4, r3
 8000330:	2300      	movs	r3, #0
 8000332:	2102      	movs	r1, #2
 8000334:	469b      	mov	fp, r3
 8000336:	e7b8      	b.n	80002aa <__aeabi_ddiv+0x8a>
 8000338:	465a      	mov	r2, fp
 800033a:	9b00      	ldr	r3, [sp, #0]
 800033c:	431a      	orrs	r2, r3
 800033e:	d049      	beq.n	80003d4 <__aeabi_ddiv+0x1b4>
 8000340:	465b      	mov	r3, fp
 8000342:	2b00      	cmp	r3, #0
 8000344:	d100      	bne.n	8000348 <__aeabi_ddiv+0x128>
 8000346:	e19c      	b.n	8000682 <__aeabi_ddiv+0x462>
 8000348:	4658      	mov	r0, fp
 800034a:	f000 fdc7 	bl	8000edc <__clzsi2>
 800034e:	0002      	movs	r2, r0
 8000350:	0003      	movs	r3, r0
 8000352:	3a0b      	subs	r2, #11
 8000354:	271d      	movs	r7, #29
 8000356:	9e00      	ldr	r6, [sp, #0]
 8000358:	1aba      	subs	r2, r7, r2
 800035a:	0019      	movs	r1, r3
 800035c:	4658      	mov	r0, fp
 800035e:	40d6      	lsrs	r6, r2
 8000360:	3908      	subs	r1, #8
 8000362:	4088      	lsls	r0, r1
 8000364:	0032      	movs	r2, r6
 8000366:	4302      	orrs	r2, r0
 8000368:	4693      	mov	fp, r2
 800036a:	9a00      	ldr	r2, [sp, #0]
 800036c:	408a      	lsls	r2, r1
 800036e:	4937      	ldr	r1, [pc, #220]	@ (800044c <__aeabi_ddiv+0x22c>)
 8000370:	4453      	add	r3, sl
 8000372:	468a      	mov	sl, r1
 8000374:	2100      	movs	r1, #0
 8000376:	449a      	add	sl, r3
 8000378:	e797      	b.n	80002aa <__aeabi_ddiv+0x8a>
 800037a:	465b      	mov	r3, fp
 800037c:	4303      	orrs	r3, r0
 800037e:	4699      	mov	r9, r3
 8000380:	d021      	beq.n	80003c6 <__aeabi_ddiv+0x1a6>
 8000382:	465b      	mov	r3, fp
 8000384:	2b00      	cmp	r3, #0
 8000386:	d100      	bne.n	800038a <__aeabi_ddiv+0x16a>
 8000388:	e169      	b.n	800065e <__aeabi_ddiv+0x43e>
 800038a:	4658      	mov	r0, fp
 800038c:	f000 fda6 	bl	8000edc <__clzsi2>
 8000390:	230b      	movs	r3, #11
 8000392:	425b      	negs	r3, r3
 8000394:	469c      	mov	ip, r3
 8000396:	0002      	movs	r2, r0
 8000398:	4484      	add	ip, r0
 800039a:	4666      	mov	r6, ip
 800039c:	231d      	movs	r3, #29
 800039e:	1b9b      	subs	r3, r3, r6
 80003a0:	0026      	movs	r6, r4
 80003a2:	0011      	movs	r1, r2
 80003a4:	4658      	mov	r0, fp
 80003a6:	40de      	lsrs	r6, r3
 80003a8:	3908      	subs	r1, #8
 80003aa:	4088      	lsls	r0, r1
 80003ac:	0033      	movs	r3, r6
 80003ae:	4303      	orrs	r3, r0
 80003b0:	4699      	mov	r9, r3
 80003b2:	0023      	movs	r3, r4
 80003b4:	408b      	lsls	r3, r1
 80003b6:	4698      	mov	r8, r3
 80003b8:	4b25      	ldr	r3, [pc, #148]	@ (8000450 <__aeabi_ddiv+0x230>)
 80003ba:	2400      	movs	r4, #0
 80003bc:	1a9b      	subs	r3, r3, r2
 80003be:	469a      	mov	sl, r3
 80003c0:	2300      	movs	r3, #0
 80003c2:	9303      	str	r3, [sp, #12]
 80003c4:	e753      	b.n	800026e <__aeabi_ddiv+0x4e>
 80003c6:	2300      	movs	r3, #0
 80003c8:	4698      	mov	r8, r3
 80003ca:	469a      	mov	sl, r3
 80003cc:	3301      	adds	r3, #1
 80003ce:	2404      	movs	r4, #4
 80003d0:	9303      	str	r3, [sp, #12]
 80003d2:	e74c      	b.n	800026e <__aeabi_ddiv+0x4e>
 80003d4:	2301      	movs	r3, #1
 80003d6:	431c      	orrs	r4, r3
 80003d8:	2300      	movs	r3, #0
 80003da:	2101      	movs	r1, #1
 80003dc:	469b      	mov	fp, r3
 80003de:	e764      	b.n	80002aa <__aeabi_ddiv+0x8a>
 80003e0:	2303      	movs	r3, #3
 80003e2:	0032      	movs	r2, r6
 80003e4:	2103      	movs	r1, #3
 80003e6:	431c      	orrs	r4, r3
 80003e8:	e75f      	b.n	80002aa <__aeabi_ddiv+0x8a>
 80003ea:	469a      	mov	sl, r3
 80003ec:	2303      	movs	r3, #3
 80003ee:	46d9      	mov	r9, fp
 80003f0:	240c      	movs	r4, #12
 80003f2:	9303      	str	r3, [sp, #12]
 80003f4:	e73b      	b.n	800026e <__aeabi_ddiv+0x4e>
 80003f6:	2300      	movs	r3, #0
 80003f8:	2480      	movs	r4, #128	@ 0x80
 80003fa:	4698      	mov	r8, r3
 80003fc:	2600      	movs	r6, #0
 80003fe:	4b0f      	ldr	r3, [pc, #60]	@ (800043c <__aeabi_ddiv+0x21c>)
 8000400:	0324      	lsls	r4, r4, #12
 8000402:	e779      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 8000404:	2480      	movs	r4, #128	@ 0x80
 8000406:	465b      	mov	r3, fp
 8000408:	0324      	lsls	r4, r4, #12
 800040a:	431c      	orrs	r4, r3
 800040c:	0324      	lsls	r4, r4, #12
 800040e:	002e      	movs	r6, r5
 8000410:	4690      	mov	r8, r2
 8000412:	4b0a      	ldr	r3, [pc, #40]	@ (800043c <__aeabi_ddiv+0x21c>)
 8000414:	0b24      	lsrs	r4, r4, #12
 8000416:	e76f      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 8000418:	2480      	movs	r4, #128	@ 0x80
 800041a:	464b      	mov	r3, r9
 800041c:	0324      	lsls	r4, r4, #12
 800041e:	4223      	tst	r3, r4
 8000420:	d002      	beq.n	8000428 <__aeabi_ddiv+0x208>
 8000422:	465b      	mov	r3, fp
 8000424:	4223      	tst	r3, r4
 8000426:	d0f0      	beq.n	800040a <__aeabi_ddiv+0x1ea>
 8000428:	2480      	movs	r4, #128	@ 0x80
 800042a:	464b      	mov	r3, r9
 800042c:	0324      	lsls	r4, r4, #12
 800042e:	431c      	orrs	r4, r3
 8000430:	0324      	lsls	r4, r4, #12
 8000432:	9e02      	ldr	r6, [sp, #8]
 8000434:	4b01      	ldr	r3, [pc, #4]	@ (800043c <__aeabi_ddiv+0x21c>)
 8000436:	0b24      	lsrs	r4, r4, #12
 8000438:	e75e      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	000007ff 	.word	0x000007ff
 8000440:	fffffc01 	.word	0xfffffc01
 8000444:	08004060 	.word	0x08004060
 8000448:	fffff801 	.word	0xfffff801
 800044c:	000003f3 	.word	0x000003f3
 8000450:	fffffc0d 	.word	0xfffffc0d
 8000454:	45cb      	cmp	fp, r9
 8000456:	d200      	bcs.n	800045a <__aeabi_ddiv+0x23a>
 8000458:	e0f8      	b.n	800064c <__aeabi_ddiv+0x42c>
 800045a:	d100      	bne.n	800045e <__aeabi_ddiv+0x23e>
 800045c:	e0f3      	b.n	8000646 <__aeabi_ddiv+0x426>
 800045e:	2301      	movs	r3, #1
 8000460:	425b      	negs	r3, r3
 8000462:	469c      	mov	ip, r3
 8000464:	4644      	mov	r4, r8
 8000466:	4648      	mov	r0, r9
 8000468:	2500      	movs	r5, #0
 800046a:	44e2      	add	sl, ip
 800046c:	465b      	mov	r3, fp
 800046e:	0e17      	lsrs	r7, r2, #24
 8000470:	021b      	lsls	r3, r3, #8
 8000472:	431f      	orrs	r7, r3
 8000474:	0c19      	lsrs	r1, r3, #16
 8000476:	043b      	lsls	r3, r7, #16
 8000478:	0212      	lsls	r2, r2, #8
 800047a:	9700      	str	r7, [sp, #0]
 800047c:	0c1f      	lsrs	r7, r3, #16
 800047e:	4691      	mov	r9, r2
 8000480:	9102      	str	r1, [sp, #8]
 8000482:	9703      	str	r7, [sp, #12]
 8000484:	f7ff fec6 	bl	8000214 <__aeabi_uidivmod>
 8000488:	0002      	movs	r2, r0
 800048a:	437a      	muls	r2, r7
 800048c:	040b      	lsls	r3, r1, #16
 800048e:	0c21      	lsrs	r1, r4, #16
 8000490:	4680      	mov	r8, r0
 8000492:	4319      	orrs	r1, r3
 8000494:	428a      	cmp	r2, r1
 8000496:	d909      	bls.n	80004ac <__aeabi_ddiv+0x28c>
 8000498:	9f00      	ldr	r7, [sp, #0]
 800049a:	2301      	movs	r3, #1
 800049c:	46bc      	mov	ip, r7
 800049e:	425b      	negs	r3, r3
 80004a0:	4461      	add	r1, ip
 80004a2:	469c      	mov	ip, r3
 80004a4:	44e0      	add	r8, ip
 80004a6:	428f      	cmp	r7, r1
 80004a8:	d800      	bhi.n	80004ac <__aeabi_ddiv+0x28c>
 80004aa:	e15c      	b.n	8000766 <__aeabi_ddiv+0x546>
 80004ac:	1a88      	subs	r0, r1, r2
 80004ae:	9902      	ldr	r1, [sp, #8]
 80004b0:	f7ff feb0 	bl	8000214 <__aeabi_uidivmod>
 80004b4:	9a03      	ldr	r2, [sp, #12]
 80004b6:	0424      	lsls	r4, r4, #16
 80004b8:	4342      	muls	r2, r0
 80004ba:	0409      	lsls	r1, r1, #16
 80004bc:	0c24      	lsrs	r4, r4, #16
 80004be:	0003      	movs	r3, r0
 80004c0:	430c      	orrs	r4, r1
 80004c2:	42a2      	cmp	r2, r4
 80004c4:	d906      	bls.n	80004d4 <__aeabi_ddiv+0x2b4>
 80004c6:	9900      	ldr	r1, [sp, #0]
 80004c8:	3b01      	subs	r3, #1
 80004ca:	468c      	mov	ip, r1
 80004cc:	4464      	add	r4, ip
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	d800      	bhi.n	80004d4 <__aeabi_ddiv+0x2b4>
 80004d2:	e142      	b.n	800075a <__aeabi_ddiv+0x53a>
 80004d4:	1aa0      	subs	r0, r4, r2
 80004d6:	4642      	mov	r2, r8
 80004d8:	0412      	lsls	r2, r2, #16
 80004da:	431a      	orrs	r2, r3
 80004dc:	4693      	mov	fp, r2
 80004de:	464b      	mov	r3, r9
 80004e0:	4659      	mov	r1, fp
 80004e2:	0c1b      	lsrs	r3, r3, #16
 80004e4:	001f      	movs	r7, r3
 80004e6:	9304      	str	r3, [sp, #16]
 80004e8:	040b      	lsls	r3, r1, #16
 80004ea:	4649      	mov	r1, r9
 80004ec:	0409      	lsls	r1, r1, #16
 80004ee:	0c09      	lsrs	r1, r1, #16
 80004f0:	000c      	movs	r4, r1
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	435c      	muls	r4, r3
 80004f6:	0c12      	lsrs	r2, r2, #16
 80004f8:	437b      	muls	r3, r7
 80004fa:	4688      	mov	r8, r1
 80004fc:	4351      	muls	r1, r2
 80004fe:	437a      	muls	r2, r7
 8000500:	0c27      	lsrs	r7, r4, #16
 8000502:	46bc      	mov	ip, r7
 8000504:	185b      	adds	r3, r3, r1
 8000506:	4463      	add	r3, ip
 8000508:	4299      	cmp	r1, r3
 800050a:	d903      	bls.n	8000514 <__aeabi_ddiv+0x2f4>
 800050c:	2180      	movs	r1, #128	@ 0x80
 800050e:	0249      	lsls	r1, r1, #9
 8000510:	468c      	mov	ip, r1
 8000512:	4462      	add	r2, ip
 8000514:	0c19      	lsrs	r1, r3, #16
 8000516:	0424      	lsls	r4, r4, #16
 8000518:	041b      	lsls	r3, r3, #16
 800051a:	0c24      	lsrs	r4, r4, #16
 800051c:	188a      	adds	r2, r1, r2
 800051e:	191c      	adds	r4, r3, r4
 8000520:	4290      	cmp	r0, r2
 8000522:	d302      	bcc.n	800052a <__aeabi_ddiv+0x30a>
 8000524:	d116      	bne.n	8000554 <__aeabi_ddiv+0x334>
 8000526:	42a5      	cmp	r5, r4
 8000528:	d214      	bcs.n	8000554 <__aeabi_ddiv+0x334>
 800052a:	465b      	mov	r3, fp
 800052c:	9f00      	ldr	r7, [sp, #0]
 800052e:	3b01      	subs	r3, #1
 8000530:	444d      	add	r5, r9
 8000532:	9305      	str	r3, [sp, #20]
 8000534:	454d      	cmp	r5, r9
 8000536:	419b      	sbcs	r3, r3
 8000538:	46bc      	mov	ip, r7
 800053a:	425b      	negs	r3, r3
 800053c:	4463      	add	r3, ip
 800053e:	18c0      	adds	r0, r0, r3
 8000540:	4287      	cmp	r7, r0
 8000542:	d300      	bcc.n	8000546 <__aeabi_ddiv+0x326>
 8000544:	e102      	b.n	800074c <__aeabi_ddiv+0x52c>
 8000546:	4282      	cmp	r2, r0
 8000548:	d900      	bls.n	800054c <__aeabi_ddiv+0x32c>
 800054a:	e129      	b.n	80007a0 <__aeabi_ddiv+0x580>
 800054c:	d100      	bne.n	8000550 <__aeabi_ddiv+0x330>
 800054e:	e124      	b.n	800079a <__aeabi_ddiv+0x57a>
 8000550:	9b05      	ldr	r3, [sp, #20]
 8000552:	469b      	mov	fp, r3
 8000554:	1b2c      	subs	r4, r5, r4
 8000556:	42a5      	cmp	r5, r4
 8000558:	41ad      	sbcs	r5, r5
 800055a:	9b00      	ldr	r3, [sp, #0]
 800055c:	1a80      	subs	r0, r0, r2
 800055e:	426d      	negs	r5, r5
 8000560:	1b40      	subs	r0, r0, r5
 8000562:	4283      	cmp	r3, r0
 8000564:	d100      	bne.n	8000568 <__aeabi_ddiv+0x348>
 8000566:	e10f      	b.n	8000788 <__aeabi_ddiv+0x568>
 8000568:	9902      	ldr	r1, [sp, #8]
 800056a:	f7ff fe53 	bl	8000214 <__aeabi_uidivmod>
 800056e:	9a03      	ldr	r2, [sp, #12]
 8000570:	040b      	lsls	r3, r1, #16
 8000572:	4342      	muls	r2, r0
 8000574:	0c21      	lsrs	r1, r4, #16
 8000576:	0005      	movs	r5, r0
 8000578:	4319      	orrs	r1, r3
 800057a:	428a      	cmp	r2, r1
 800057c:	d900      	bls.n	8000580 <__aeabi_ddiv+0x360>
 800057e:	e0cb      	b.n	8000718 <__aeabi_ddiv+0x4f8>
 8000580:	1a88      	subs	r0, r1, r2
 8000582:	9902      	ldr	r1, [sp, #8]
 8000584:	f7ff fe46 	bl	8000214 <__aeabi_uidivmod>
 8000588:	9a03      	ldr	r2, [sp, #12]
 800058a:	0424      	lsls	r4, r4, #16
 800058c:	4342      	muls	r2, r0
 800058e:	0409      	lsls	r1, r1, #16
 8000590:	0c24      	lsrs	r4, r4, #16
 8000592:	0003      	movs	r3, r0
 8000594:	430c      	orrs	r4, r1
 8000596:	42a2      	cmp	r2, r4
 8000598:	d900      	bls.n	800059c <__aeabi_ddiv+0x37c>
 800059a:	e0ca      	b.n	8000732 <__aeabi_ddiv+0x512>
 800059c:	4641      	mov	r1, r8
 800059e:	1aa4      	subs	r4, r4, r2
 80005a0:	042a      	lsls	r2, r5, #16
 80005a2:	431a      	orrs	r2, r3
 80005a4:	9f04      	ldr	r7, [sp, #16]
 80005a6:	0413      	lsls	r3, r2, #16
 80005a8:	0c1b      	lsrs	r3, r3, #16
 80005aa:	4359      	muls	r1, r3
 80005ac:	4640      	mov	r0, r8
 80005ae:	437b      	muls	r3, r7
 80005b0:	469c      	mov	ip, r3
 80005b2:	0c15      	lsrs	r5, r2, #16
 80005b4:	4368      	muls	r0, r5
 80005b6:	0c0b      	lsrs	r3, r1, #16
 80005b8:	4484      	add	ip, r0
 80005ba:	4463      	add	r3, ip
 80005bc:	437d      	muls	r5, r7
 80005be:	4298      	cmp	r0, r3
 80005c0:	d903      	bls.n	80005ca <__aeabi_ddiv+0x3aa>
 80005c2:	2080      	movs	r0, #128	@ 0x80
 80005c4:	0240      	lsls	r0, r0, #9
 80005c6:	4684      	mov	ip, r0
 80005c8:	4465      	add	r5, ip
 80005ca:	0c18      	lsrs	r0, r3, #16
 80005cc:	0409      	lsls	r1, r1, #16
 80005ce:	041b      	lsls	r3, r3, #16
 80005d0:	0c09      	lsrs	r1, r1, #16
 80005d2:	1940      	adds	r0, r0, r5
 80005d4:	185b      	adds	r3, r3, r1
 80005d6:	4284      	cmp	r4, r0
 80005d8:	d327      	bcc.n	800062a <__aeabi_ddiv+0x40a>
 80005da:	d023      	beq.n	8000624 <__aeabi_ddiv+0x404>
 80005dc:	2301      	movs	r3, #1
 80005de:	0035      	movs	r5, r6
 80005e0:	431a      	orrs	r2, r3
 80005e2:	4b94      	ldr	r3, [pc, #592]	@ (8000834 <__aeabi_ddiv+0x614>)
 80005e4:	4453      	add	r3, sl
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	dd60      	ble.n	80006ac <__aeabi_ddiv+0x48c>
 80005ea:	0751      	lsls	r1, r2, #29
 80005ec:	d000      	beq.n	80005f0 <__aeabi_ddiv+0x3d0>
 80005ee:	e086      	b.n	80006fe <__aeabi_ddiv+0x4de>
 80005f0:	002e      	movs	r6, r5
 80005f2:	08d1      	lsrs	r1, r2, #3
 80005f4:	465a      	mov	r2, fp
 80005f6:	01d2      	lsls	r2, r2, #7
 80005f8:	d506      	bpl.n	8000608 <__aeabi_ddiv+0x3e8>
 80005fa:	465a      	mov	r2, fp
 80005fc:	4b8e      	ldr	r3, [pc, #568]	@ (8000838 <__aeabi_ddiv+0x618>)
 80005fe:	401a      	ands	r2, r3
 8000600:	2380      	movs	r3, #128	@ 0x80
 8000602:	4693      	mov	fp, r2
 8000604:	00db      	lsls	r3, r3, #3
 8000606:	4453      	add	r3, sl
 8000608:	4a8c      	ldr	r2, [pc, #560]	@ (800083c <__aeabi_ddiv+0x61c>)
 800060a:	4293      	cmp	r3, r2
 800060c:	dd00      	ble.n	8000610 <__aeabi_ddiv+0x3f0>
 800060e:	e680      	b.n	8000312 <__aeabi_ddiv+0xf2>
 8000610:	465a      	mov	r2, fp
 8000612:	0752      	lsls	r2, r2, #29
 8000614:	430a      	orrs	r2, r1
 8000616:	4690      	mov	r8, r2
 8000618:	465a      	mov	r2, fp
 800061a:	055b      	lsls	r3, r3, #21
 800061c:	0254      	lsls	r4, r2, #9
 800061e:	0b24      	lsrs	r4, r4, #12
 8000620:	0d5b      	lsrs	r3, r3, #21
 8000622:	e669      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 8000624:	0035      	movs	r5, r6
 8000626:	2b00      	cmp	r3, #0
 8000628:	d0db      	beq.n	80005e2 <__aeabi_ddiv+0x3c2>
 800062a:	9d00      	ldr	r5, [sp, #0]
 800062c:	1e51      	subs	r1, r2, #1
 800062e:	46ac      	mov	ip, r5
 8000630:	4464      	add	r4, ip
 8000632:	42ac      	cmp	r4, r5
 8000634:	d200      	bcs.n	8000638 <__aeabi_ddiv+0x418>
 8000636:	e09e      	b.n	8000776 <__aeabi_ddiv+0x556>
 8000638:	4284      	cmp	r4, r0
 800063a:	d200      	bcs.n	800063e <__aeabi_ddiv+0x41e>
 800063c:	e0e1      	b.n	8000802 <__aeabi_ddiv+0x5e2>
 800063e:	d100      	bne.n	8000642 <__aeabi_ddiv+0x422>
 8000640:	e0ee      	b.n	8000820 <__aeabi_ddiv+0x600>
 8000642:	000a      	movs	r2, r1
 8000644:	e7ca      	b.n	80005dc <__aeabi_ddiv+0x3bc>
 8000646:	4542      	cmp	r2, r8
 8000648:	d900      	bls.n	800064c <__aeabi_ddiv+0x42c>
 800064a:	e708      	b.n	800045e <__aeabi_ddiv+0x23e>
 800064c:	464b      	mov	r3, r9
 800064e:	07dc      	lsls	r4, r3, #31
 8000650:	0858      	lsrs	r0, r3, #1
 8000652:	4643      	mov	r3, r8
 8000654:	085b      	lsrs	r3, r3, #1
 8000656:	431c      	orrs	r4, r3
 8000658:	4643      	mov	r3, r8
 800065a:	07dd      	lsls	r5, r3, #31
 800065c:	e706      	b.n	800046c <__aeabi_ddiv+0x24c>
 800065e:	f000 fc3d 	bl	8000edc <__clzsi2>
 8000662:	2315      	movs	r3, #21
 8000664:	469c      	mov	ip, r3
 8000666:	4484      	add	ip, r0
 8000668:	0002      	movs	r2, r0
 800066a:	4663      	mov	r3, ip
 800066c:	3220      	adds	r2, #32
 800066e:	2b1c      	cmp	r3, #28
 8000670:	dc00      	bgt.n	8000674 <__aeabi_ddiv+0x454>
 8000672:	e692      	b.n	800039a <__aeabi_ddiv+0x17a>
 8000674:	0023      	movs	r3, r4
 8000676:	3808      	subs	r0, #8
 8000678:	4083      	lsls	r3, r0
 800067a:	4699      	mov	r9, r3
 800067c:	2300      	movs	r3, #0
 800067e:	4698      	mov	r8, r3
 8000680:	e69a      	b.n	80003b8 <__aeabi_ddiv+0x198>
 8000682:	f000 fc2b 	bl	8000edc <__clzsi2>
 8000686:	0002      	movs	r2, r0
 8000688:	0003      	movs	r3, r0
 800068a:	3215      	adds	r2, #21
 800068c:	3320      	adds	r3, #32
 800068e:	2a1c      	cmp	r2, #28
 8000690:	dc00      	bgt.n	8000694 <__aeabi_ddiv+0x474>
 8000692:	e65f      	b.n	8000354 <__aeabi_ddiv+0x134>
 8000694:	9900      	ldr	r1, [sp, #0]
 8000696:	3808      	subs	r0, #8
 8000698:	4081      	lsls	r1, r0
 800069a:	2200      	movs	r2, #0
 800069c:	468b      	mov	fp, r1
 800069e:	e666      	b.n	800036e <__aeabi_ddiv+0x14e>
 80006a0:	2200      	movs	r2, #0
 80006a2:	002e      	movs	r6, r5
 80006a4:	2400      	movs	r4, #0
 80006a6:	4690      	mov	r8, r2
 80006a8:	4b65      	ldr	r3, [pc, #404]	@ (8000840 <__aeabi_ddiv+0x620>)
 80006aa:	e625      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 80006ac:	002e      	movs	r6, r5
 80006ae:	2101      	movs	r1, #1
 80006b0:	1ac9      	subs	r1, r1, r3
 80006b2:	2938      	cmp	r1, #56	@ 0x38
 80006b4:	dd00      	ble.n	80006b8 <__aeabi_ddiv+0x498>
 80006b6:	e61b      	b.n	80002f0 <__aeabi_ddiv+0xd0>
 80006b8:	291f      	cmp	r1, #31
 80006ba:	dc7e      	bgt.n	80007ba <__aeabi_ddiv+0x59a>
 80006bc:	4861      	ldr	r0, [pc, #388]	@ (8000844 <__aeabi_ddiv+0x624>)
 80006be:	0014      	movs	r4, r2
 80006c0:	4450      	add	r0, sl
 80006c2:	465b      	mov	r3, fp
 80006c4:	4082      	lsls	r2, r0
 80006c6:	4083      	lsls	r3, r0
 80006c8:	40cc      	lsrs	r4, r1
 80006ca:	1e50      	subs	r0, r2, #1
 80006cc:	4182      	sbcs	r2, r0
 80006ce:	4323      	orrs	r3, r4
 80006d0:	431a      	orrs	r2, r3
 80006d2:	465b      	mov	r3, fp
 80006d4:	40cb      	lsrs	r3, r1
 80006d6:	0751      	lsls	r1, r2, #29
 80006d8:	d009      	beq.n	80006ee <__aeabi_ddiv+0x4ce>
 80006da:	210f      	movs	r1, #15
 80006dc:	4011      	ands	r1, r2
 80006de:	2904      	cmp	r1, #4
 80006e0:	d005      	beq.n	80006ee <__aeabi_ddiv+0x4ce>
 80006e2:	1d11      	adds	r1, r2, #4
 80006e4:	4291      	cmp	r1, r2
 80006e6:	4192      	sbcs	r2, r2
 80006e8:	4252      	negs	r2, r2
 80006ea:	189b      	adds	r3, r3, r2
 80006ec:	000a      	movs	r2, r1
 80006ee:	0219      	lsls	r1, r3, #8
 80006f0:	d400      	bmi.n	80006f4 <__aeabi_ddiv+0x4d4>
 80006f2:	e09b      	b.n	800082c <__aeabi_ddiv+0x60c>
 80006f4:	2200      	movs	r2, #0
 80006f6:	2301      	movs	r3, #1
 80006f8:	2400      	movs	r4, #0
 80006fa:	4690      	mov	r8, r2
 80006fc:	e5fc      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 80006fe:	210f      	movs	r1, #15
 8000700:	4011      	ands	r1, r2
 8000702:	2904      	cmp	r1, #4
 8000704:	d100      	bne.n	8000708 <__aeabi_ddiv+0x4e8>
 8000706:	e773      	b.n	80005f0 <__aeabi_ddiv+0x3d0>
 8000708:	1d11      	adds	r1, r2, #4
 800070a:	4291      	cmp	r1, r2
 800070c:	4192      	sbcs	r2, r2
 800070e:	4252      	negs	r2, r2
 8000710:	002e      	movs	r6, r5
 8000712:	08c9      	lsrs	r1, r1, #3
 8000714:	4493      	add	fp, r2
 8000716:	e76d      	b.n	80005f4 <__aeabi_ddiv+0x3d4>
 8000718:	9b00      	ldr	r3, [sp, #0]
 800071a:	3d01      	subs	r5, #1
 800071c:	469c      	mov	ip, r3
 800071e:	4461      	add	r1, ip
 8000720:	428b      	cmp	r3, r1
 8000722:	d900      	bls.n	8000726 <__aeabi_ddiv+0x506>
 8000724:	e72c      	b.n	8000580 <__aeabi_ddiv+0x360>
 8000726:	428a      	cmp	r2, r1
 8000728:	d800      	bhi.n	800072c <__aeabi_ddiv+0x50c>
 800072a:	e729      	b.n	8000580 <__aeabi_ddiv+0x360>
 800072c:	1e85      	subs	r5, r0, #2
 800072e:	4461      	add	r1, ip
 8000730:	e726      	b.n	8000580 <__aeabi_ddiv+0x360>
 8000732:	9900      	ldr	r1, [sp, #0]
 8000734:	3b01      	subs	r3, #1
 8000736:	468c      	mov	ip, r1
 8000738:	4464      	add	r4, ip
 800073a:	42a1      	cmp	r1, r4
 800073c:	d900      	bls.n	8000740 <__aeabi_ddiv+0x520>
 800073e:	e72d      	b.n	800059c <__aeabi_ddiv+0x37c>
 8000740:	42a2      	cmp	r2, r4
 8000742:	d800      	bhi.n	8000746 <__aeabi_ddiv+0x526>
 8000744:	e72a      	b.n	800059c <__aeabi_ddiv+0x37c>
 8000746:	1e83      	subs	r3, r0, #2
 8000748:	4464      	add	r4, ip
 800074a:	e727      	b.n	800059c <__aeabi_ddiv+0x37c>
 800074c:	4287      	cmp	r7, r0
 800074e:	d000      	beq.n	8000752 <__aeabi_ddiv+0x532>
 8000750:	e6fe      	b.n	8000550 <__aeabi_ddiv+0x330>
 8000752:	45a9      	cmp	r9, r5
 8000754:	d900      	bls.n	8000758 <__aeabi_ddiv+0x538>
 8000756:	e6fb      	b.n	8000550 <__aeabi_ddiv+0x330>
 8000758:	e6f5      	b.n	8000546 <__aeabi_ddiv+0x326>
 800075a:	42a2      	cmp	r2, r4
 800075c:	d800      	bhi.n	8000760 <__aeabi_ddiv+0x540>
 800075e:	e6b9      	b.n	80004d4 <__aeabi_ddiv+0x2b4>
 8000760:	1e83      	subs	r3, r0, #2
 8000762:	4464      	add	r4, ip
 8000764:	e6b6      	b.n	80004d4 <__aeabi_ddiv+0x2b4>
 8000766:	428a      	cmp	r2, r1
 8000768:	d800      	bhi.n	800076c <__aeabi_ddiv+0x54c>
 800076a:	e69f      	b.n	80004ac <__aeabi_ddiv+0x28c>
 800076c:	46bc      	mov	ip, r7
 800076e:	1e83      	subs	r3, r0, #2
 8000770:	4698      	mov	r8, r3
 8000772:	4461      	add	r1, ip
 8000774:	e69a      	b.n	80004ac <__aeabi_ddiv+0x28c>
 8000776:	000a      	movs	r2, r1
 8000778:	4284      	cmp	r4, r0
 800077a:	d000      	beq.n	800077e <__aeabi_ddiv+0x55e>
 800077c:	e72e      	b.n	80005dc <__aeabi_ddiv+0x3bc>
 800077e:	454b      	cmp	r3, r9
 8000780:	d000      	beq.n	8000784 <__aeabi_ddiv+0x564>
 8000782:	e72b      	b.n	80005dc <__aeabi_ddiv+0x3bc>
 8000784:	0035      	movs	r5, r6
 8000786:	e72c      	b.n	80005e2 <__aeabi_ddiv+0x3c2>
 8000788:	4b2a      	ldr	r3, [pc, #168]	@ (8000834 <__aeabi_ddiv+0x614>)
 800078a:	4a2f      	ldr	r2, [pc, #188]	@ (8000848 <__aeabi_ddiv+0x628>)
 800078c:	4453      	add	r3, sl
 800078e:	4592      	cmp	sl, r2
 8000790:	db43      	blt.n	800081a <__aeabi_ddiv+0x5fa>
 8000792:	2201      	movs	r2, #1
 8000794:	2100      	movs	r1, #0
 8000796:	4493      	add	fp, r2
 8000798:	e72c      	b.n	80005f4 <__aeabi_ddiv+0x3d4>
 800079a:	42ac      	cmp	r4, r5
 800079c:	d800      	bhi.n	80007a0 <__aeabi_ddiv+0x580>
 800079e:	e6d7      	b.n	8000550 <__aeabi_ddiv+0x330>
 80007a0:	2302      	movs	r3, #2
 80007a2:	425b      	negs	r3, r3
 80007a4:	469c      	mov	ip, r3
 80007a6:	9900      	ldr	r1, [sp, #0]
 80007a8:	444d      	add	r5, r9
 80007aa:	454d      	cmp	r5, r9
 80007ac:	419b      	sbcs	r3, r3
 80007ae:	44e3      	add	fp, ip
 80007b0:	468c      	mov	ip, r1
 80007b2:	425b      	negs	r3, r3
 80007b4:	4463      	add	r3, ip
 80007b6:	18c0      	adds	r0, r0, r3
 80007b8:	e6cc      	b.n	8000554 <__aeabi_ddiv+0x334>
 80007ba:	201f      	movs	r0, #31
 80007bc:	4240      	negs	r0, r0
 80007be:	1ac3      	subs	r3, r0, r3
 80007c0:	4658      	mov	r0, fp
 80007c2:	40d8      	lsrs	r0, r3
 80007c4:	2920      	cmp	r1, #32
 80007c6:	d004      	beq.n	80007d2 <__aeabi_ddiv+0x5b2>
 80007c8:	4659      	mov	r1, fp
 80007ca:	4b20      	ldr	r3, [pc, #128]	@ (800084c <__aeabi_ddiv+0x62c>)
 80007cc:	4453      	add	r3, sl
 80007ce:	4099      	lsls	r1, r3
 80007d0:	430a      	orrs	r2, r1
 80007d2:	1e53      	subs	r3, r2, #1
 80007d4:	419a      	sbcs	r2, r3
 80007d6:	2307      	movs	r3, #7
 80007d8:	0019      	movs	r1, r3
 80007da:	4302      	orrs	r2, r0
 80007dc:	2400      	movs	r4, #0
 80007de:	4011      	ands	r1, r2
 80007e0:	4213      	tst	r3, r2
 80007e2:	d009      	beq.n	80007f8 <__aeabi_ddiv+0x5d8>
 80007e4:	3308      	adds	r3, #8
 80007e6:	4013      	ands	r3, r2
 80007e8:	2b04      	cmp	r3, #4
 80007ea:	d01d      	beq.n	8000828 <__aeabi_ddiv+0x608>
 80007ec:	1d13      	adds	r3, r2, #4
 80007ee:	4293      	cmp	r3, r2
 80007f0:	4189      	sbcs	r1, r1
 80007f2:	001a      	movs	r2, r3
 80007f4:	4249      	negs	r1, r1
 80007f6:	0749      	lsls	r1, r1, #29
 80007f8:	08d2      	lsrs	r2, r2, #3
 80007fa:	430a      	orrs	r2, r1
 80007fc:	4690      	mov	r8, r2
 80007fe:	2300      	movs	r3, #0
 8000800:	e57a      	b.n	80002f8 <__aeabi_ddiv+0xd8>
 8000802:	4649      	mov	r1, r9
 8000804:	9f00      	ldr	r7, [sp, #0]
 8000806:	004d      	lsls	r5, r1, #1
 8000808:	454d      	cmp	r5, r9
 800080a:	4189      	sbcs	r1, r1
 800080c:	46bc      	mov	ip, r7
 800080e:	4249      	negs	r1, r1
 8000810:	4461      	add	r1, ip
 8000812:	46a9      	mov	r9, r5
 8000814:	3a02      	subs	r2, #2
 8000816:	1864      	adds	r4, r4, r1
 8000818:	e7ae      	b.n	8000778 <__aeabi_ddiv+0x558>
 800081a:	2201      	movs	r2, #1
 800081c:	4252      	negs	r2, r2
 800081e:	e746      	b.n	80006ae <__aeabi_ddiv+0x48e>
 8000820:	4599      	cmp	r9, r3
 8000822:	d3ee      	bcc.n	8000802 <__aeabi_ddiv+0x5e2>
 8000824:	000a      	movs	r2, r1
 8000826:	e7aa      	b.n	800077e <__aeabi_ddiv+0x55e>
 8000828:	2100      	movs	r1, #0
 800082a:	e7e5      	b.n	80007f8 <__aeabi_ddiv+0x5d8>
 800082c:	0759      	lsls	r1, r3, #29
 800082e:	025b      	lsls	r3, r3, #9
 8000830:	0b1c      	lsrs	r4, r3, #12
 8000832:	e7e1      	b.n	80007f8 <__aeabi_ddiv+0x5d8>
 8000834:	000003ff 	.word	0x000003ff
 8000838:	feffffff 	.word	0xfeffffff
 800083c:	000007fe 	.word	0x000007fe
 8000840:	000007ff 	.word	0x000007ff
 8000844:	0000041e 	.word	0x0000041e
 8000848:	fffffc02 	.word	0xfffffc02
 800084c:	0000043e 	.word	0x0000043e

08000850 <__aeabi_dmul>:
 8000850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000852:	4657      	mov	r7, sl
 8000854:	464e      	mov	r6, r9
 8000856:	46de      	mov	lr, fp
 8000858:	4645      	mov	r5, r8
 800085a:	b5e0      	push	{r5, r6, r7, lr}
 800085c:	001f      	movs	r7, r3
 800085e:	030b      	lsls	r3, r1, #12
 8000860:	0b1b      	lsrs	r3, r3, #12
 8000862:	0016      	movs	r6, r2
 8000864:	469a      	mov	sl, r3
 8000866:	0fca      	lsrs	r2, r1, #31
 8000868:	004b      	lsls	r3, r1, #1
 800086a:	0004      	movs	r4, r0
 800086c:	4691      	mov	r9, r2
 800086e:	b085      	sub	sp, #20
 8000870:	0d5b      	lsrs	r3, r3, #21
 8000872:	d100      	bne.n	8000876 <__aeabi_dmul+0x26>
 8000874:	e1cf      	b.n	8000c16 <__aeabi_dmul+0x3c6>
 8000876:	4acd      	ldr	r2, [pc, #820]	@ (8000bac <__aeabi_dmul+0x35c>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d055      	beq.n	8000928 <__aeabi_dmul+0xd8>
 800087c:	4651      	mov	r1, sl
 800087e:	0f42      	lsrs	r2, r0, #29
 8000880:	00c9      	lsls	r1, r1, #3
 8000882:	430a      	orrs	r2, r1
 8000884:	2180      	movs	r1, #128	@ 0x80
 8000886:	0409      	lsls	r1, r1, #16
 8000888:	4311      	orrs	r1, r2
 800088a:	00c2      	lsls	r2, r0, #3
 800088c:	4690      	mov	r8, r2
 800088e:	4ac8      	ldr	r2, [pc, #800]	@ (8000bb0 <__aeabi_dmul+0x360>)
 8000890:	468a      	mov	sl, r1
 8000892:	4693      	mov	fp, r2
 8000894:	449b      	add	fp, r3
 8000896:	2300      	movs	r3, #0
 8000898:	2500      	movs	r5, #0
 800089a:	9302      	str	r3, [sp, #8]
 800089c:	033c      	lsls	r4, r7, #12
 800089e:	007b      	lsls	r3, r7, #1
 80008a0:	0ffa      	lsrs	r2, r7, #31
 80008a2:	9601      	str	r6, [sp, #4]
 80008a4:	0b24      	lsrs	r4, r4, #12
 80008a6:	0d5b      	lsrs	r3, r3, #21
 80008a8:	9200      	str	r2, [sp, #0]
 80008aa:	d100      	bne.n	80008ae <__aeabi_dmul+0x5e>
 80008ac:	e188      	b.n	8000bc0 <__aeabi_dmul+0x370>
 80008ae:	4abf      	ldr	r2, [pc, #764]	@ (8000bac <__aeabi_dmul+0x35c>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d100      	bne.n	80008b6 <__aeabi_dmul+0x66>
 80008b4:	e092      	b.n	80009dc <__aeabi_dmul+0x18c>
 80008b6:	4abe      	ldr	r2, [pc, #760]	@ (8000bb0 <__aeabi_dmul+0x360>)
 80008b8:	4694      	mov	ip, r2
 80008ba:	4463      	add	r3, ip
 80008bc:	449b      	add	fp, r3
 80008be:	2d0a      	cmp	r5, #10
 80008c0:	dc42      	bgt.n	8000948 <__aeabi_dmul+0xf8>
 80008c2:	00e4      	lsls	r4, r4, #3
 80008c4:	0f73      	lsrs	r3, r6, #29
 80008c6:	4323      	orrs	r3, r4
 80008c8:	2480      	movs	r4, #128	@ 0x80
 80008ca:	4649      	mov	r1, r9
 80008cc:	0424      	lsls	r4, r4, #16
 80008ce:	431c      	orrs	r4, r3
 80008d0:	00f3      	lsls	r3, r6, #3
 80008d2:	9301      	str	r3, [sp, #4]
 80008d4:	9b00      	ldr	r3, [sp, #0]
 80008d6:	2000      	movs	r0, #0
 80008d8:	4059      	eors	r1, r3
 80008da:	b2cb      	uxtb	r3, r1
 80008dc:	9303      	str	r3, [sp, #12]
 80008de:	2d02      	cmp	r5, #2
 80008e0:	dc00      	bgt.n	80008e4 <__aeabi_dmul+0x94>
 80008e2:	e094      	b.n	8000a0e <__aeabi_dmul+0x1be>
 80008e4:	2301      	movs	r3, #1
 80008e6:	40ab      	lsls	r3, r5
 80008e8:	001d      	movs	r5, r3
 80008ea:	23a6      	movs	r3, #166	@ 0xa6
 80008ec:	002a      	movs	r2, r5
 80008ee:	00db      	lsls	r3, r3, #3
 80008f0:	401a      	ands	r2, r3
 80008f2:	421d      	tst	r5, r3
 80008f4:	d000      	beq.n	80008f8 <__aeabi_dmul+0xa8>
 80008f6:	e229      	b.n	8000d4c <__aeabi_dmul+0x4fc>
 80008f8:	2390      	movs	r3, #144	@ 0x90
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	421d      	tst	r5, r3
 80008fe:	d100      	bne.n	8000902 <__aeabi_dmul+0xb2>
 8000900:	e24d      	b.n	8000d9e <__aeabi_dmul+0x54e>
 8000902:	2300      	movs	r3, #0
 8000904:	2480      	movs	r4, #128	@ 0x80
 8000906:	4699      	mov	r9, r3
 8000908:	0324      	lsls	r4, r4, #12
 800090a:	4ba8      	ldr	r3, [pc, #672]	@ (8000bac <__aeabi_dmul+0x35c>)
 800090c:	0010      	movs	r0, r2
 800090e:	464a      	mov	r2, r9
 8000910:	051b      	lsls	r3, r3, #20
 8000912:	4323      	orrs	r3, r4
 8000914:	07d2      	lsls	r2, r2, #31
 8000916:	4313      	orrs	r3, r2
 8000918:	0019      	movs	r1, r3
 800091a:	b005      	add	sp, #20
 800091c:	bcf0      	pop	{r4, r5, r6, r7}
 800091e:	46bb      	mov	fp, r7
 8000920:	46b2      	mov	sl, r6
 8000922:	46a9      	mov	r9, r5
 8000924:	46a0      	mov	r8, r4
 8000926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000928:	4652      	mov	r2, sl
 800092a:	4302      	orrs	r2, r0
 800092c:	4690      	mov	r8, r2
 800092e:	d000      	beq.n	8000932 <__aeabi_dmul+0xe2>
 8000930:	e1ac      	b.n	8000c8c <__aeabi_dmul+0x43c>
 8000932:	469b      	mov	fp, r3
 8000934:	2302      	movs	r3, #2
 8000936:	4692      	mov	sl, r2
 8000938:	2508      	movs	r5, #8
 800093a:	9302      	str	r3, [sp, #8]
 800093c:	e7ae      	b.n	800089c <__aeabi_dmul+0x4c>
 800093e:	9b00      	ldr	r3, [sp, #0]
 8000940:	46a2      	mov	sl, r4
 8000942:	4699      	mov	r9, r3
 8000944:	9b01      	ldr	r3, [sp, #4]
 8000946:	4698      	mov	r8, r3
 8000948:	9b02      	ldr	r3, [sp, #8]
 800094a:	2b02      	cmp	r3, #2
 800094c:	d100      	bne.n	8000950 <__aeabi_dmul+0x100>
 800094e:	e1ca      	b.n	8000ce6 <__aeabi_dmul+0x496>
 8000950:	2b03      	cmp	r3, #3
 8000952:	d100      	bne.n	8000956 <__aeabi_dmul+0x106>
 8000954:	e192      	b.n	8000c7c <__aeabi_dmul+0x42c>
 8000956:	2b01      	cmp	r3, #1
 8000958:	d110      	bne.n	800097c <__aeabi_dmul+0x12c>
 800095a:	2300      	movs	r3, #0
 800095c:	2400      	movs	r4, #0
 800095e:	2200      	movs	r2, #0
 8000960:	e7d4      	b.n	800090c <__aeabi_dmul+0xbc>
 8000962:	2201      	movs	r2, #1
 8000964:	087b      	lsrs	r3, r7, #1
 8000966:	403a      	ands	r2, r7
 8000968:	4313      	orrs	r3, r2
 800096a:	4652      	mov	r2, sl
 800096c:	07d2      	lsls	r2, r2, #31
 800096e:	4313      	orrs	r3, r2
 8000970:	4698      	mov	r8, r3
 8000972:	4653      	mov	r3, sl
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	469a      	mov	sl, r3
 8000978:	9b03      	ldr	r3, [sp, #12]
 800097a:	4699      	mov	r9, r3
 800097c:	465b      	mov	r3, fp
 800097e:	1c58      	adds	r0, r3, #1
 8000980:	2380      	movs	r3, #128	@ 0x80
 8000982:	00db      	lsls	r3, r3, #3
 8000984:	445b      	add	r3, fp
 8000986:	2b00      	cmp	r3, #0
 8000988:	dc00      	bgt.n	800098c <__aeabi_dmul+0x13c>
 800098a:	e1b1      	b.n	8000cf0 <__aeabi_dmul+0x4a0>
 800098c:	4642      	mov	r2, r8
 800098e:	0752      	lsls	r2, r2, #29
 8000990:	d00b      	beq.n	80009aa <__aeabi_dmul+0x15a>
 8000992:	220f      	movs	r2, #15
 8000994:	4641      	mov	r1, r8
 8000996:	400a      	ands	r2, r1
 8000998:	2a04      	cmp	r2, #4
 800099a:	d006      	beq.n	80009aa <__aeabi_dmul+0x15a>
 800099c:	4642      	mov	r2, r8
 800099e:	1d11      	adds	r1, r2, #4
 80009a0:	4541      	cmp	r1, r8
 80009a2:	4192      	sbcs	r2, r2
 80009a4:	4688      	mov	r8, r1
 80009a6:	4252      	negs	r2, r2
 80009a8:	4492      	add	sl, r2
 80009aa:	4652      	mov	r2, sl
 80009ac:	01d2      	lsls	r2, r2, #7
 80009ae:	d506      	bpl.n	80009be <__aeabi_dmul+0x16e>
 80009b0:	4652      	mov	r2, sl
 80009b2:	4b80      	ldr	r3, [pc, #512]	@ (8000bb4 <__aeabi_dmul+0x364>)
 80009b4:	401a      	ands	r2, r3
 80009b6:	2380      	movs	r3, #128	@ 0x80
 80009b8:	4692      	mov	sl, r2
 80009ba:	00db      	lsls	r3, r3, #3
 80009bc:	18c3      	adds	r3, r0, r3
 80009be:	4a7e      	ldr	r2, [pc, #504]	@ (8000bb8 <__aeabi_dmul+0x368>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	dd00      	ble.n	80009c6 <__aeabi_dmul+0x176>
 80009c4:	e18f      	b.n	8000ce6 <__aeabi_dmul+0x496>
 80009c6:	4642      	mov	r2, r8
 80009c8:	08d1      	lsrs	r1, r2, #3
 80009ca:	4652      	mov	r2, sl
 80009cc:	0752      	lsls	r2, r2, #29
 80009ce:	430a      	orrs	r2, r1
 80009d0:	4651      	mov	r1, sl
 80009d2:	055b      	lsls	r3, r3, #21
 80009d4:	024c      	lsls	r4, r1, #9
 80009d6:	0b24      	lsrs	r4, r4, #12
 80009d8:	0d5b      	lsrs	r3, r3, #21
 80009da:	e797      	b.n	800090c <__aeabi_dmul+0xbc>
 80009dc:	4b73      	ldr	r3, [pc, #460]	@ (8000bac <__aeabi_dmul+0x35c>)
 80009de:	4326      	orrs	r6, r4
 80009e0:	469c      	mov	ip, r3
 80009e2:	44e3      	add	fp, ip
 80009e4:	2e00      	cmp	r6, #0
 80009e6:	d100      	bne.n	80009ea <__aeabi_dmul+0x19a>
 80009e8:	e16f      	b.n	8000cca <__aeabi_dmul+0x47a>
 80009ea:	2303      	movs	r3, #3
 80009ec:	4649      	mov	r1, r9
 80009ee:	431d      	orrs	r5, r3
 80009f0:	9b00      	ldr	r3, [sp, #0]
 80009f2:	4059      	eors	r1, r3
 80009f4:	b2cb      	uxtb	r3, r1
 80009f6:	9303      	str	r3, [sp, #12]
 80009f8:	2d0a      	cmp	r5, #10
 80009fa:	dd00      	ble.n	80009fe <__aeabi_dmul+0x1ae>
 80009fc:	e133      	b.n	8000c66 <__aeabi_dmul+0x416>
 80009fe:	2301      	movs	r3, #1
 8000a00:	40ab      	lsls	r3, r5
 8000a02:	001d      	movs	r5, r3
 8000a04:	2303      	movs	r3, #3
 8000a06:	9302      	str	r3, [sp, #8]
 8000a08:	2288      	movs	r2, #136	@ 0x88
 8000a0a:	422a      	tst	r2, r5
 8000a0c:	d197      	bne.n	800093e <__aeabi_dmul+0xee>
 8000a0e:	4642      	mov	r2, r8
 8000a10:	4643      	mov	r3, r8
 8000a12:	0412      	lsls	r2, r2, #16
 8000a14:	0c12      	lsrs	r2, r2, #16
 8000a16:	0016      	movs	r6, r2
 8000a18:	9801      	ldr	r0, [sp, #4]
 8000a1a:	0c1d      	lsrs	r5, r3, #16
 8000a1c:	0c03      	lsrs	r3, r0, #16
 8000a1e:	0400      	lsls	r0, r0, #16
 8000a20:	0c00      	lsrs	r0, r0, #16
 8000a22:	4346      	muls	r6, r0
 8000a24:	46b4      	mov	ip, r6
 8000a26:	001e      	movs	r6, r3
 8000a28:	436e      	muls	r6, r5
 8000a2a:	9600      	str	r6, [sp, #0]
 8000a2c:	0016      	movs	r6, r2
 8000a2e:	0007      	movs	r7, r0
 8000a30:	435e      	muls	r6, r3
 8000a32:	4661      	mov	r1, ip
 8000a34:	46b0      	mov	r8, r6
 8000a36:	436f      	muls	r7, r5
 8000a38:	0c0e      	lsrs	r6, r1, #16
 8000a3a:	44b8      	add	r8, r7
 8000a3c:	4446      	add	r6, r8
 8000a3e:	42b7      	cmp	r7, r6
 8000a40:	d905      	bls.n	8000a4e <__aeabi_dmul+0x1fe>
 8000a42:	2180      	movs	r1, #128	@ 0x80
 8000a44:	0249      	lsls	r1, r1, #9
 8000a46:	4688      	mov	r8, r1
 8000a48:	9f00      	ldr	r7, [sp, #0]
 8000a4a:	4447      	add	r7, r8
 8000a4c:	9700      	str	r7, [sp, #0]
 8000a4e:	4661      	mov	r1, ip
 8000a50:	0409      	lsls	r1, r1, #16
 8000a52:	0c09      	lsrs	r1, r1, #16
 8000a54:	0c37      	lsrs	r7, r6, #16
 8000a56:	0436      	lsls	r6, r6, #16
 8000a58:	468c      	mov	ip, r1
 8000a5a:	0031      	movs	r1, r6
 8000a5c:	4461      	add	r1, ip
 8000a5e:	9101      	str	r1, [sp, #4]
 8000a60:	0011      	movs	r1, r2
 8000a62:	0c26      	lsrs	r6, r4, #16
 8000a64:	0424      	lsls	r4, r4, #16
 8000a66:	0c24      	lsrs	r4, r4, #16
 8000a68:	4361      	muls	r1, r4
 8000a6a:	468c      	mov	ip, r1
 8000a6c:	0021      	movs	r1, r4
 8000a6e:	4369      	muls	r1, r5
 8000a70:	4689      	mov	r9, r1
 8000a72:	4661      	mov	r1, ip
 8000a74:	0c09      	lsrs	r1, r1, #16
 8000a76:	4688      	mov	r8, r1
 8000a78:	4372      	muls	r2, r6
 8000a7a:	444a      	add	r2, r9
 8000a7c:	4442      	add	r2, r8
 8000a7e:	4375      	muls	r5, r6
 8000a80:	4591      	cmp	r9, r2
 8000a82:	d903      	bls.n	8000a8c <__aeabi_dmul+0x23c>
 8000a84:	2180      	movs	r1, #128	@ 0x80
 8000a86:	0249      	lsls	r1, r1, #9
 8000a88:	4688      	mov	r8, r1
 8000a8a:	4445      	add	r5, r8
 8000a8c:	0c11      	lsrs	r1, r2, #16
 8000a8e:	4688      	mov	r8, r1
 8000a90:	4661      	mov	r1, ip
 8000a92:	0409      	lsls	r1, r1, #16
 8000a94:	0c09      	lsrs	r1, r1, #16
 8000a96:	468c      	mov	ip, r1
 8000a98:	0412      	lsls	r2, r2, #16
 8000a9a:	4462      	add	r2, ip
 8000a9c:	18b9      	adds	r1, r7, r2
 8000a9e:	9102      	str	r1, [sp, #8]
 8000aa0:	4651      	mov	r1, sl
 8000aa2:	0c09      	lsrs	r1, r1, #16
 8000aa4:	468c      	mov	ip, r1
 8000aa6:	4651      	mov	r1, sl
 8000aa8:	040f      	lsls	r7, r1, #16
 8000aaa:	0c3f      	lsrs	r7, r7, #16
 8000aac:	0039      	movs	r1, r7
 8000aae:	4341      	muls	r1, r0
 8000ab0:	4445      	add	r5, r8
 8000ab2:	4688      	mov	r8, r1
 8000ab4:	4661      	mov	r1, ip
 8000ab6:	4341      	muls	r1, r0
 8000ab8:	468a      	mov	sl, r1
 8000aba:	4641      	mov	r1, r8
 8000abc:	4660      	mov	r0, ip
 8000abe:	0c09      	lsrs	r1, r1, #16
 8000ac0:	4689      	mov	r9, r1
 8000ac2:	4358      	muls	r0, r3
 8000ac4:	437b      	muls	r3, r7
 8000ac6:	4453      	add	r3, sl
 8000ac8:	444b      	add	r3, r9
 8000aca:	459a      	cmp	sl, r3
 8000acc:	d903      	bls.n	8000ad6 <__aeabi_dmul+0x286>
 8000ace:	2180      	movs	r1, #128	@ 0x80
 8000ad0:	0249      	lsls	r1, r1, #9
 8000ad2:	4689      	mov	r9, r1
 8000ad4:	4448      	add	r0, r9
 8000ad6:	0c19      	lsrs	r1, r3, #16
 8000ad8:	4689      	mov	r9, r1
 8000ada:	4641      	mov	r1, r8
 8000adc:	0409      	lsls	r1, r1, #16
 8000ade:	0c09      	lsrs	r1, r1, #16
 8000ae0:	4688      	mov	r8, r1
 8000ae2:	0039      	movs	r1, r7
 8000ae4:	4361      	muls	r1, r4
 8000ae6:	041b      	lsls	r3, r3, #16
 8000ae8:	4443      	add	r3, r8
 8000aea:	4688      	mov	r8, r1
 8000aec:	4661      	mov	r1, ip
 8000aee:	434c      	muls	r4, r1
 8000af0:	4371      	muls	r1, r6
 8000af2:	468c      	mov	ip, r1
 8000af4:	4641      	mov	r1, r8
 8000af6:	4377      	muls	r7, r6
 8000af8:	0c0e      	lsrs	r6, r1, #16
 8000afa:	193f      	adds	r7, r7, r4
 8000afc:	19f6      	adds	r6, r6, r7
 8000afe:	4448      	add	r0, r9
 8000b00:	42b4      	cmp	r4, r6
 8000b02:	d903      	bls.n	8000b0c <__aeabi_dmul+0x2bc>
 8000b04:	2180      	movs	r1, #128	@ 0x80
 8000b06:	0249      	lsls	r1, r1, #9
 8000b08:	4689      	mov	r9, r1
 8000b0a:	44cc      	add	ip, r9
 8000b0c:	9902      	ldr	r1, [sp, #8]
 8000b0e:	9f00      	ldr	r7, [sp, #0]
 8000b10:	4689      	mov	r9, r1
 8000b12:	0431      	lsls	r1, r6, #16
 8000b14:	444f      	add	r7, r9
 8000b16:	4689      	mov	r9, r1
 8000b18:	4641      	mov	r1, r8
 8000b1a:	4297      	cmp	r7, r2
 8000b1c:	4192      	sbcs	r2, r2
 8000b1e:	040c      	lsls	r4, r1, #16
 8000b20:	0c24      	lsrs	r4, r4, #16
 8000b22:	444c      	add	r4, r9
 8000b24:	18ff      	adds	r7, r7, r3
 8000b26:	4252      	negs	r2, r2
 8000b28:	1964      	adds	r4, r4, r5
 8000b2a:	18a1      	adds	r1, r4, r2
 8000b2c:	429f      	cmp	r7, r3
 8000b2e:	419b      	sbcs	r3, r3
 8000b30:	4688      	mov	r8, r1
 8000b32:	4682      	mov	sl, r0
 8000b34:	425b      	negs	r3, r3
 8000b36:	4699      	mov	r9, r3
 8000b38:	4590      	cmp	r8, r2
 8000b3a:	4192      	sbcs	r2, r2
 8000b3c:	42ac      	cmp	r4, r5
 8000b3e:	41a4      	sbcs	r4, r4
 8000b40:	44c2      	add	sl, r8
 8000b42:	44d1      	add	r9, sl
 8000b44:	4252      	negs	r2, r2
 8000b46:	4264      	negs	r4, r4
 8000b48:	4314      	orrs	r4, r2
 8000b4a:	4599      	cmp	r9, r3
 8000b4c:	419b      	sbcs	r3, r3
 8000b4e:	4582      	cmp	sl, r0
 8000b50:	4192      	sbcs	r2, r2
 8000b52:	425b      	negs	r3, r3
 8000b54:	4252      	negs	r2, r2
 8000b56:	4313      	orrs	r3, r2
 8000b58:	464a      	mov	r2, r9
 8000b5a:	0c36      	lsrs	r6, r6, #16
 8000b5c:	19a4      	adds	r4, r4, r6
 8000b5e:	18e3      	adds	r3, r4, r3
 8000b60:	4463      	add	r3, ip
 8000b62:	025b      	lsls	r3, r3, #9
 8000b64:	0dd2      	lsrs	r2, r2, #23
 8000b66:	431a      	orrs	r2, r3
 8000b68:	9901      	ldr	r1, [sp, #4]
 8000b6a:	4692      	mov	sl, r2
 8000b6c:	027a      	lsls	r2, r7, #9
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	1e50      	subs	r0, r2, #1
 8000b72:	4182      	sbcs	r2, r0
 8000b74:	0dff      	lsrs	r7, r7, #23
 8000b76:	4317      	orrs	r7, r2
 8000b78:	464a      	mov	r2, r9
 8000b7a:	0252      	lsls	r2, r2, #9
 8000b7c:	4317      	orrs	r7, r2
 8000b7e:	46b8      	mov	r8, r7
 8000b80:	01db      	lsls	r3, r3, #7
 8000b82:	d500      	bpl.n	8000b86 <__aeabi_dmul+0x336>
 8000b84:	e6ed      	b.n	8000962 <__aeabi_dmul+0x112>
 8000b86:	4b0d      	ldr	r3, [pc, #52]	@ (8000bbc <__aeabi_dmul+0x36c>)
 8000b88:	9a03      	ldr	r2, [sp, #12]
 8000b8a:	445b      	add	r3, fp
 8000b8c:	4691      	mov	r9, r2
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	dc00      	bgt.n	8000b94 <__aeabi_dmul+0x344>
 8000b92:	e0ac      	b.n	8000cee <__aeabi_dmul+0x49e>
 8000b94:	003a      	movs	r2, r7
 8000b96:	0752      	lsls	r2, r2, #29
 8000b98:	d100      	bne.n	8000b9c <__aeabi_dmul+0x34c>
 8000b9a:	e710      	b.n	80009be <__aeabi_dmul+0x16e>
 8000b9c:	220f      	movs	r2, #15
 8000b9e:	4658      	mov	r0, fp
 8000ba0:	403a      	ands	r2, r7
 8000ba2:	2a04      	cmp	r2, #4
 8000ba4:	d000      	beq.n	8000ba8 <__aeabi_dmul+0x358>
 8000ba6:	e6f9      	b.n	800099c <__aeabi_dmul+0x14c>
 8000ba8:	e709      	b.n	80009be <__aeabi_dmul+0x16e>
 8000baa:	46c0      	nop			@ (mov r8, r8)
 8000bac:	000007ff 	.word	0x000007ff
 8000bb0:	fffffc01 	.word	0xfffffc01
 8000bb4:	feffffff 	.word	0xfeffffff
 8000bb8:	000007fe 	.word	0x000007fe
 8000bbc:	000003ff 	.word	0x000003ff
 8000bc0:	0022      	movs	r2, r4
 8000bc2:	4332      	orrs	r2, r6
 8000bc4:	d06f      	beq.n	8000ca6 <__aeabi_dmul+0x456>
 8000bc6:	2c00      	cmp	r4, #0
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_dmul+0x37c>
 8000bca:	e0c2      	b.n	8000d52 <__aeabi_dmul+0x502>
 8000bcc:	0020      	movs	r0, r4
 8000bce:	f000 f985 	bl	8000edc <__clzsi2>
 8000bd2:	0002      	movs	r2, r0
 8000bd4:	0003      	movs	r3, r0
 8000bd6:	3a0b      	subs	r2, #11
 8000bd8:	201d      	movs	r0, #29
 8000bda:	1a82      	subs	r2, r0, r2
 8000bdc:	0030      	movs	r0, r6
 8000bde:	0019      	movs	r1, r3
 8000be0:	40d0      	lsrs	r0, r2
 8000be2:	3908      	subs	r1, #8
 8000be4:	408c      	lsls	r4, r1
 8000be6:	0002      	movs	r2, r0
 8000be8:	4322      	orrs	r2, r4
 8000bea:	0034      	movs	r4, r6
 8000bec:	408c      	lsls	r4, r1
 8000bee:	4659      	mov	r1, fp
 8000bf0:	1acb      	subs	r3, r1, r3
 8000bf2:	4986      	ldr	r1, [pc, #536]	@ (8000e0c <__aeabi_dmul+0x5bc>)
 8000bf4:	468b      	mov	fp, r1
 8000bf6:	449b      	add	fp, r3
 8000bf8:	2d0a      	cmp	r5, #10
 8000bfa:	dd00      	ble.n	8000bfe <__aeabi_dmul+0x3ae>
 8000bfc:	e6a4      	b.n	8000948 <__aeabi_dmul+0xf8>
 8000bfe:	4649      	mov	r1, r9
 8000c00:	9b00      	ldr	r3, [sp, #0]
 8000c02:	9401      	str	r4, [sp, #4]
 8000c04:	4059      	eors	r1, r3
 8000c06:	b2cb      	uxtb	r3, r1
 8000c08:	0014      	movs	r4, r2
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	9303      	str	r3, [sp, #12]
 8000c0e:	2d02      	cmp	r5, #2
 8000c10:	dd00      	ble.n	8000c14 <__aeabi_dmul+0x3c4>
 8000c12:	e667      	b.n	80008e4 <__aeabi_dmul+0x94>
 8000c14:	e6fb      	b.n	8000a0e <__aeabi_dmul+0x1be>
 8000c16:	4653      	mov	r3, sl
 8000c18:	4303      	orrs	r3, r0
 8000c1a:	4698      	mov	r8, r3
 8000c1c:	d03c      	beq.n	8000c98 <__aeabi_dmul+0x448>
 8000c1e:	4653      	mov	r3, sl
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d100      	bne.n	8000c26 <__aeabi_dmul+0x3d6>
 8000c24:	e0a3      	b.n	8000d6e <__aeabi_dmul+0x51e>
 8000c26:	4650      	mov	r0, sl
 8000c28:	f000 f958 	bl	8000edc <__clzsi2>
 8000c2c:	230b      	movs	r3, #11
 8000c2e:	425b      	negs	r3, r3
 8000c30:	469c      	mov	ip, r3
 8000c32:	0002      	movs	r2, r0
 8000c34:	4484      	add	ip, r0
 8000c36:	0011      	movs	r1, r2
 8000c38:	4650      	mov	r0, sl
 8000c3a:	3908      	subs	r1, #8
 8000c3c:	4088      	lsls	r0, r1
 8000c3e:	231d      	movs	r3, #29
 8000c40:	4680      	mov	r8, r0
 8000c42:	4660      	mov	r0, ip
 8000c44:	1a1b      	subs	r3, r3, r0
 8000c46:	0020      	movs	r0, r4
 8000c48:	40d8      	lsrs	r0, r3
 8000c4a:	0003      	movs	r3, r0
 8000c4c:	4640      	mov	r0, r8
 8000c4e:	4303      	orrs	r3, r0
 8000c50:	469a      	mov	sl, r3
 8000c52:	0023      	movs	r3, r4
 8000c54:	408b      	lsls	r3, r1
 8000c56:	4698      	mov	r8, r3
 8000c58:	4b6c      	ldr	r3, [pc, #432]	@ (8000e0c <__aeabi_dmul+0x5bc>)
 8000c5a:	2500      	movs	r5, #0
 8000c5c:	1a9b      	subs	r3, r3, r2
 8000c5e:	469b      	mov	fp, r3
 8000c60:	2300      	movs	r3, #0
 8000c62:	9302      	str	r3, [sp, #8]
 8000c64:	e61a      	b.n	800089c <__aeabi_dmul+0x4c>
 8000c66:	2d0f      	cmp	r5, #15
 8000c68:	d000      	beq.n	8000c6c <__aeabi_dmul+0x41c>
 8000c6a:	e0c9      	b.n	8000e00 <__aeabi_dmul+0x5b0>
 8000c6c:	2380      	movs	r3, #128	@ 0x80
 8000c6e:	4652      	mov	r2, sl
 8000c70:	031b      	lsls	r3, r3, #12
 8000c72:	421a      	tst	r2, r3
 8000c74:	d002      	beq.n	8000c7c <__aeabi_dmul+0x42c>
 8000c76:	421c      	tst	r4, r3
 8000c78:	d100      	bne.n	8000c7c <__aeabi_dmul+0x42c>
 8000c7a:	e092      	b.n	8000da2 <__aeabi_dmul+0x552>
 8000c7c:	2480      	movs	r4, #128	@ 0x80
 8000c7e:	4653      	mov	r3, sl
 8000c80:	0324      	lsls	r4, r4, #12
 8000c82:	431c      	orrs	r4, r3
 8000c84:	0324      	lsls	r4, r4, #12
 8000c86:	4642      	mov	r2, r8
 8000c88:	0b24      	lsrs	r4, r4, #12
 8000c8a:	e63e      	b.n	800090a <__aeabi_dmul+0xba>
 8000c8c:	469b      	mov	fp, r3
 8000c8e:	2303      	movs	r3, #3
 8000c90:	4680      	mov	r8, r0
 8000c92:	250c      	movs	r5, #12
 8000c94:	9302      	str	r3, [sp, #8]
 8000c96:	e601      	b.n	800089c <__aeabi_dmul+0x4c>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	469a      	mov	sl, r3
 8000c9c:	469b      	mov	fp, r3
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	2504      	movs	r5, #4
 8000ca2:	9302      	str	r3, [sp, #8]
 8000ca4:	e5fa      	b.n	800089c <__aeabi_dmul+0x4c>
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	430d      	orrs	r5, r1
 8000caa:	2d0a      	cmp	r5, #10
 8000cac:	dd00      	ble.n	8000cb0 <__aeabi_dmul+0x460>
 8000cae:	e64b      	b.n	8000948 <__aeabi_dmul+0xf8>
 8000cb0:	4649      	mov	r1, r9
 8000cb2:	9800      	ldr	r0, [sp, #0]
 8000cb4:	4041      	eors	r1, r0
 8000cb6:	b2c9      	uxtb	r1, r1
 8000cb8:	9103      	str	r1, [sp, #12]
 8000cba:	2d02      	cmp	r5, #2
 8000cbc:	dc00      	bgt.n	8000cc0 <__aeabi_dmul+0x470>
 8000cbe:	e096      	b.n	8000dee <__aeabi_dmul+0x59e>
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	2400      	movs	r4, #0
 8000cc4:	2001      	movs	r0, #1
 8000cc6:	9301      	str	r3, [sp, #4]
 8000cc8:	e60c      	b.n	80008e4 <__aeabi_dmul+0x94>
 8000cca:	4649      	mov	r1, r9
 8000ccc:	2302      	movs	r3, #2
 8000cce:	9a00      	ldr	r2, [sp, #0]
 8000cd0:	432b      	orrs	r3, r5
 8000cd2:	4051      	eors	r1, r2
 8000cd4:	b2ca      	uxtb	r2, r1
 8000cd6:	9203      	str	r2, [sp, #12]
 8000cd8:	2b0a      	cmp	r3, #10
 8000cda:	dd00      	ble.n	8000cde <__aeabi_dmul+0x48e>
 8000cdc:	e634      	b.n	8000948 <__aeabi_dmul+0xf8>
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d157      	bne.n	8000d92 <__aeabi_dmul+0x542>
 8000ce2:	9b03      	ldr	r3, [sp, #12]
 8000ce4:	4699      	mov	r9, r3
 8000ce6:	2400      	movs	r4, #0
 8000ce8:	2200      	movs	r2, #0
 8000cea:	4b49      	ldr	r3, [pc, #292]	@ (8000e10 <__aeabi_dmul+0x5c0>)
 8000cec:	e60e      	b.n	800090c <__aeabi_dmul+0xbc>
 8000cee:	4658      	mov	r0, fp
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	1ac9      	subs	r1, r1, r3
 8000cf4:	2938      	cmp	r1, #56	@ 0x38
 8000cf6:	dd00      	ble.n	8000cfa <__aeabi_dmul+0x4aa>
 8000cf8:	e62f      	b.n	800095a <__aeabi_dmul+0x10a>
 8000cfa:	291f      	cmp	r1, #31
 8000cfc:	dd56      	ble.n	8000dac <__aeabi_dmul+0x55c>
 8000cfe:	221f      	movs	r2, #31
 8000d00:	4654      	mov	r4, sl
 8000d02:	4252      	negs	r2, r2
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	40dc      	lsrs	r4, r3
 8000d08:	2920      	cmp	r1, #32
 8000d0a:	d007      	beq.n	8000d1c <__aeabi_dmul+0x4cc>
 8000d0c:	4b41      	ldr	r3, [pc, #260]	@ (8000e14 <__aeabi_dmul+0x5c4>)
 8000d0e:	4642      	mov	r2, r8
 8000d10:	469c      	mov	ip, r3
 8000d12:	4653      	mov	r3, sl
 8000d14:	4460      	add	r0, ip
 8000d16:	4083      	lsls	r3, r0
 8000d18:	431a      	orrs	r2, r3
 8000d1a:	4690      	mov	r8, r2
 8000d1c:	4642      	mov	r2, r8
 8000d1e:	2107      	movs	r1, #7
 8000d20:	1e53      	subs	r3, r2, #1
 8000d22:	419a      	sbcs	r2, r3
 8000d24:	000b      	movs	r3, r1
 8000d26:	4322      	orrs	r2, r4
 8000d28:	4013      	ands	r3, r2
 8000d2a:	2400      	movs	r4, #0
 8000d2c:	4211      	tst	r1, r2
 8000d2e:	d009      	beq.n	8000d44 <__aeabi_dmul+0x4f4>
 8000d30:	230f      	movs	r3, #15
 8000d32:	4013      	ands	r3, r2
 8000d34:	2b04      	cmp	r3, #4
 8000d36:	d05d      	beq.n	8000df4 <__aeabi_dmul+0x5a4>
 8000d38:	1d11      	adds	r1, r2, #4
 8000d3a:	4291      	cmp	r1, r2
 8000d3c:	419b      	sbcs	r3, r3
 8000d3e:	000a      	movs	r2, r1
 8000d40:	425b      	negs	r3, r3
 8000d42:	075b      	lsls	r3, r3, #29
 8000d44:	08d2      	lsrs	r2, r2, #3
 8000d46:	431a      	orrs	r2, r3
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e5df      	b.n	800090c <__aeabi_dmul+0xbc>
 8000d4c:	9b03      	ldr	r3, [sp, #12]
 8000d4e:	4699      	mov	r9, r3
 8000d50:	e5fa      	b.n	8000948 <__aeabi_dmul+0xf8>
 8000d52:	9801      	ldr	r0, [sp, #4]
 8000d54:	f000 f8c2 	bl	8000edc <__clzsi2>
 8000d58:	0002      	movs	r2, r0
 8000d5a:	0003      	movs	r3, r0
 8000d5c:	3215      	adds	r2, #21
 8000d5e:	3320      	adds	r3, #32
 8000d60:	2a1c      	cmp	r2, #28
 8000d62:	dc00      	bgt.n	8000d66 <__aeabi_dmul+0x516>
 8000d64:	e738      	b.n	8000bd8 <__aeabi_dmul+0x388>
 8000d66:	9a01      	ldr	r2, [sp, #4]
 8000d68:	3808      	subs	r0, #8
 8000d6a:	4082      	lsls	r2, r0
 8000d6c:	e73f      	b.n	8000bee <__aeabi_dmul+0x39e>
 8000d6e:	f000 f8b5 	bl	8000edc <__clzsi2>
 8000d72:	2315      	movs	r3, #21
 8000d74:	469c      	mov	ip, r3
 8000d76:	4484      	add	ip, r0
 8000d78:	0002      	movs	r2, r0
 8000d7a:	4663      	mov	r3, ip
 8000d7c:	3220      	adds	r2, #32
 8000d7e:	2b1c      	cmp	r3, #28
 8000d80:	dc00      	bgt.n	8000d84 <__aeabi_dmul+0x534>
 8000d82:	e758      	b.n	8000c36 <__aeabi_dmul+0x3e6>
 8000d84:	2300      	movs	r3, #0
 8000d86:	4698      	mov	r8, r3
 8000d88:	0023      	movs	r3, r4
 8000d8a:	3808      	subs	r0, #8
 8000d8c:	4083      	lsls	r3, r0
 8000d8e:	469a      	mov	sl, r3
 8000d90:	e762      	b.n	8000c58 <__aeabi_dmul+0x408>
 8000d92:	001d      	movs	r5, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	2400      	movs	r4, #0
 8000d98:	2002      	movs	r0, #2
 8000d9a:	9301      	str	r3, [sp, #4]
 8000d9c:	e5a2      	b.n	80008e4 <__aeabi_dmul+0x94>
 8000d9e:	9002      	str	r0, [sp, #8]
 8000da0:	e632      	b.n	8000a08 <__aeabi_dmul+0x1b8>
 8000da2:	431c      	orrs	r4, r3
 8000da4:	9b00      	ldr	r3, [sp, #0]
 8000da6:	9a01      	ldr	r2, [sp, #4]
 8000da8:	4699      	mov	r9, r3
 8000daa:	e5ae      	b.n	800090a <__aeabi_dmul+0xba>
 8000dac:	4b1a      	ldr	r3, [pc, #104]	@ (8000e18 <__aeabi_dmul+0x5c8>)
 8000dae:	4652      	mov	r2, sl
 8000db0:	18c3      	adds	r3, r0, r3
 8000db2:	4640      	mov	r0, r8
 8000db4:	409a      	lsls	r2, r3
 8000db6:	40c8      	lsrs	r0, r1
 8000db8:	4302      	orrs	r2, r0
 8000dba:	4640      	mov	r0, r8
 8000dbc:	4098      	lsls	r0, r3
 8000dbe:	0003      	movs	r3, r0
 8000dc0:	1e58      	subs	r0, r3, #1
 8000dc2:	4183      	sbcs	r3, r0
 8000dc4:	4654      	mov	r4, sl
 8000dc6:	431a      	orrs	r2, r3
 8000dc8:	40cc      	lsrs	r4, r1
 8000dca:	0753      	lsls	r3, r2, #29
 8000dcc:	d009      	beq.n	8000de2 <__aeabi_dmul+0x592>
 8000dce:	230f      	movs	r3, #15
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	2b04      	cmp	r3, #4
 8000dd4:	d005      	beq.n	8000de2 <__aeabi_dmul+0x592>
 8000dd6:	1d13      	adds	r3, r2, #4
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	4192      	sbcs	r2, r2
 8000ddc:	4252      	negs	r2, r2
 8000dde:	18a4      	adds	r4, r4, r2
 8000de0:	001a      	movs	r2, r3
 8000de2:	0223      	lsls	r3, r4, #8
 8000de4:	d508      	bpl.n	8000df8 <__aeabi_dmul+0x5a8>
 8000de6:	2301      	movs	r3, #1
 8000de8:	2400      	movs	r4, #0
 8000dea:	2200      	movs	r2, #0
 8000dec:	e58e      	b.n	800090c <__aeabi_dmul+0xbc>
 8000dee:	4689      	mov	r9, r1
 8000df0:	2400      	movs	r4, #0
 8000df2:	e58b      	b.n	800090c <__aeabi_dmul+0xbc>
 8000df4:	2300      	movs	r3, #0
 8000df6:	e7a5      	b.n	8000d44 <__aeabi_dmul+0x4f4>
 8000df8:	0763      	lsls	r3, r4, #29
 8000dfa:	0264      	lsls	r4, r4, #9
 8000dfc:	0b24      	lsrs	r4, r4, #12
 8000dfe:	e7a1      	b.n	8000d44 <__aeabi_dmul+0x4f4>
 8000e00:	9b00      	ldr	r3, [sp, #0]
 8000e02:	46a2      	mov	sl, r4
 8000e04:	4699      	mov	r9, r3
 8000e06:	9b01      	ldr	r3, [sp, #4]
 8000e08:	4698      	mov	r8, r3
 8000e0a:	e737      	b.n	8000c7c <__aeabi_dmul+0x42c>
 8000e0c:	fffffc0d 	.word	0xfffffc0d
 8000e10:	000007ff 	.word	0x000007ff
 8000e14:	0000043e 	.word	0x0000043e
 8000e18:	0000041e 	.word	0x0000041e

08000e1c <__aeabi_d2iz>:
 8000e1c:	000b      	movs	r3, r1
 8000e1e:	0002      	movs	r2, r0
 8000e20:	b570      	push	{r4, r5, r6, lr}
 8000e22:	4d16      	ldr	r5, [pc, #88]	@ (8000e7c <__aeabi_d2iz+0x60>)
 8000e24:	030c      	lsls	r4, r1, #12
 8000e26:	b082      	sub	sp, #8
 8000e28:	0049      	lsls	r1, r1, #1
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	9200      	str	r2, [sp, #0]
 8000e2e:	9301      	str	r3, [sp, #4]
 8000e30:	0b24      	lsrs	r4, r4, #12
 8000e32:	0d49      	lsrs	r1, r1, #21
 8000e34:	0fde      	lsrs	r6, r3, #31
 8000e36:	42a9      	cmp	r1, r5
 8000e38:	dd04      	ble.n	8000e44 <__aeabi_d2iz+0x28>
 8000e3a:	4811      	ldr	r0, [pc, #68]	@ (8000e80 <__aeabi_d2iz+0x64>)
 8000e3c:	4281      	cmp	r1, r0
 8000e3e:	dd03      	ble.n	8000e48 <__aeabi_d2iz+0x2c>
 8000e40:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <__aeabi_d2iz+0x68>)
 8000e42:	18f0      	adds	r0, r6, r3
 8000e44:	b002      	add	sp, #8
 8000e46:	bd70      	pop	{r4, r5, r6, pc}
 8000e48:	2080      	movs	r0, #128	@ 0x80
 8000e4a:	0340      	lsls	r0, r0, #13
 8000e4c:	4320      	orrs	r0, r4
 8000e4e:	4c0e      	ldr	r4, [pc, #56]	@ (8000e88 <__aeabi_d2iz+0x6c>)
 8000e50:	1a64      	subs	r4, r4, r1
 8000e52:	2c1f      	cmp	r4, #31
 8000e54:	dd08      	ble.n	8000e68 <__aeabi_d2iz+0x4c>
 8000e56:	4b0d      	ldr	r3, [pc, #52]	@ (8000e8c <__aeabi_d2iz+0x70>)
 8000e58:	1a5b      	subs	r3, r3, r1
 8000e5a:	40d8      	lsrs	r0, r3
 8000e5c:	0003      	movs	r3, r0
 8000e5e:	4258      	negs	r0, r3
 8000e60:	2e00      	cmp	r6, #0
 8000e62:	d1ef      	bne.n	8000e44 <__aeabi_d2iz+0x28>
 8000e64:	0018      	movs	r0, r3
 8000e66:	e7ed      	b.n	8000e44 <__aeabi_d2iz+0x28>
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <__aeabi_d2iz+0x74>)
 8000e6a:	9a00      	ldr	r2, [sp, #0]
 8000e6c:	469c      	mov	ip, r3
 8000e6e:	0003      	movs	r3, r0
 8000e70:	4461      	add	r1, ip
 8000e72:	408b      	lsls	r3, r1
 8000e74:	40e2      	lsrs	r2, r4
 8000e76:	4313      	orrs	r3, r2
 8000e78:	e7f1      	b.n	8000e5e <__aeabi_d2iz+0x42>
 8000e7a:	46c0      	nop			@ (mov r8, r8)
 8000e7c:	000003fe 	.word	0x000003fe
 8000e80:	0000041d 	.word	0x0000041d
 8000e84:	7fffffff 	.word	0x7fffffff
 8000e88:	00000433 	.word	0x00000433
 8000e8c:	00000413 	.word	0x00000413
 8000e90:	fffffbed 	.word	0xfffffbed

08000e94 <__aeabi_ui2d>:
 8000e94:	b510      	push	{r4, lr}
 8000e96:	1e04      	subs	r4, r0, #0
 8000e98:	d010      	beq.n	8000ebc <__aeabi_ui2d+0x28>
 8000e9a:	f000 f81f 	bl	8000edc <__clzsi2>
 8000e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <__aeabi_ui2d+0x44>)
 8000ea0:	1a1b      	subs	r3, r3, r0
 8000ea2:	055b      	lsls	r3, r3, #21
 8000ea4:	0d5b      	lsrs	r3, r3, #21
 8000ea6:	280a      	cmp	r0, #10
 8000ea8:	dc0f      	bgt.n	8000eca <__aeabi_ui2d+0x36>
 8000eaa:	220b      	movs	r2, #11
 8000eac:	0021      	movs	r1, r4
 8000eae:	1a12      	subs	r2, r2, r0
 8000eb0:	40d1      	lsrs	r1, r2
 8000eb2:	3015      	adds	r0, #21
 8000eb4:	030a      	lsls	r2, r1, #12
 8000eb6:	4084      	lsls	r4, r0
 8000eb8:	0b12      	lsrs	r2, r2, #12
 8000eba:	e001      	b.n	8000ec0 <__aeabi_ui2d+0x2c>
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	051b      	lsls	r3, r3, #20
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	0020      	movs	r0, r4
 8000ec6:	0019      	movs	r1, r3
 8000ec8:	bd10      	pop	{r4, pc}
 8000eca:	0022      	movs	r2, r4
 8000ecc:	380b      	subs	r0, #11
 8000ece:	4082      	lsls	r2, r0
 8000ed0:	0312      	lsls	r2, r2, #12
 8000ed2:	2400      	movs	r4, #0
 8000ed4:	0b12      	lsrs	r2, r2, #12
 8000ed6:	e7f3      	b.n	8000ec0 <__aeabi_ui2d+0x2c>
 8000ed8:	0000041e 	.word	0x0000041e

08000edc <__clzsi2>:
 8000edc:	211c      	movs	r1, #28
 8000ede:	2301      	movs	r3, #1
 8000ee0:	041b      	lsls	r3, r3, #16
 8000ee2:	4298      	cmp	r0, r3
 8000ee4:	d301      	bcc.n	8000eea <__clzsi2+0xe>
 8000ee6:	0c00      	lsrs	r0, r0, #16
 8000ee8:	3910      	subs	r1, #16
 8000eea:	0a1b      	lsrs	r3, r3, #8
 8000eec:	4298      	cmp	r0, r3
 8000eee:	d301      	bcc.n	8000ef4 <__clzsi2+0x18>
 8000ef0:	0a00      	lsrs	r0, r0, #8
 8000ef2:	3908      	subs	r1, #8
 8000ef4:	091b      	lsrs	r3, r3, #4
 8000ef6:	4298      	cmp	r0, r3
 8000ef8:	d301      	bcc.n	8000efe <__clzsi2+0x22>
 8000efa:	0900      	lsrs	r0, r0, #4
 8000efc:	3904      	subs	r1, #4
 8000efe:	a202      	add	r2, pc, #8	@ (adr r2, 8000f08 <__clzsi2+0x2c>)
 8000f00:	5c10      	ldrb	r0, [r2, r0]
 8000f02:	1840      	adds	r0, r0, r1
 8000f04:	4770      	bx	lr
 8000f06:	46c0      	nop			@ (mov r8, r8)
 8000f08:	02020304 	.word	0x02020304
 8000f0c:	01010101 	.word	0x01010101
	...

08000f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f1e:	f000 fd63 	bl	80019e8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f22:	f000 f8b1 	bl	8001088 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f26:	f000 fa9d 	bl	8001464 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000f2a:	f000 f975 	bl	8001218 <MX_I2C2_Init>
  MX_SPI2_Init();
 8000f2e:	f000 f9b3 	bl	8001298 <MX_SPI2_Init>
  MX_TSC_Init();
 8000f32:	f000 fa2d 	bl	8001390 <MX_TSC_Init>
  MX_USB_PCD_Init();
 8000f36:	f000 fa6f 	bl	8001418 <MX_USB_PCD_Init>
  MX_TIM6_Init();
 8000f3a:	f000 f9eb 	bl	8001314 <MX_TIM6_Init>
  MX_ADC_Init();
 8000f3e:	f000 f90f 	bl	8001160 <MX_ADC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  HAL_ADC_Start(&hadc);
 8000f42:	4b48      	ldr	r3, [pc, #288]	@ (8001064 <main+0x14c>)
 8000f44:	0018      	movs	r0, r3
 8000f46:	f000 ff17 	bl	8001d78 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc,HAL_MAX_DELAY);
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	425a      	negs	r2, r3
 8000f4e:	4b45      	ldr	r3, [pc, #276]	@ (8001064 <main+0x14c>)
 8000f50:	0011      	movs	r1, r2
 8000f52:	0018      	movs	r0, r3
 8000f54:	f000 ff64 	bl	8001e20 <HAL_ADC_PollForConversion>
  Vin=HAL_ADC_GetValue(&hadc)*3./4096.0;
 8000f58:	4b42      	ldr	r3, [pc, #264]	@ (8001064 <main+0x14c>)
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f000 fff8 	bl	8001f50 <HAL_ADC_GetValue>
 8000f60:	0003      	movs	r3, r0
 8000f62:	0018      	movs	r0, r3
 8000f64:	f7ff ff96 	bl	8000e94 <__aeabi_ui2d>
 8000f68:	2200      	movs	r2, #0
 8000f6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001068 <main+0x150>)
 8000f6c:	f7ff fc70 	bl	8000850 <__aeabi_dmul>
 8000f70:	0002      	movs	r2, r0
 8000f72:	000b      	movs	r3, r1
 8000f74:	0010      	movs	r0, r2
 8000f76:	0019      	movs	r1, r3
 8000f78:	2200      	movs	r2, #0
 8000f7a:	4b3c      	ldr	r3, [pc, #240]	@ (800106c <main+0x154>)
 8000f7c:	f7ff f950 	bl	8000220 <__aeabi_ddiv>
 8000f80:	0002      	movs	r2, r0
 8000f82:	000b      	movs	r3, r1
 8000f84:	493a      	ldr	r1, [pc, #232]	@ (8001070 <main+0x158>)
 8000f86:	600a      	str	r2, [r1, #0]
 8000f88:	604b      	str	r3, [r1, #4]
  proposal = Vin / 3 * 100;
 8000f8a:	4b39      	ldr	r3, [pc, #228]	@ (8001070 <main+0x158>)
 8000f8c:	6818      	ldr	r0, [r3, #0]
 8000f8e:	6859      	ldr	r1, [r3, #4]
 8000f90:	2200      	movs	r2, #0
 8000f92:	4b35      	ldr	r3, [pc, #212]	@ (8001068 <main+0x150>)
 8000f94:	f7ff f944 	bl	8000220 <__aeabi_ddiv>
 8000f98:	0002      	movs	r2, r0
 8000f9a:	000b      	movs	r3, r1
 8000f9c:	0010      	movs	r0, r2
 8000f9e:	0019      	movs	r1, r3
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4b34      	ldr	r3, [pc, #208]	@ (8001074 <main+0x15c>)
 8000fa4:	f7ff fc54 	bl	8000850 <__aeabi_dmul>
 8000fa8:	0002      	movs	r2, r0
 8000faa:	000b      	movs	r3, r1
 8000fac:	0010      	movs	r0, r2
 8000fae:	0019      	movs	r1, r3
 8000fb0:	f7ff ff34 	bl	8000e1c <__aeabi_d2iz>
 8000fb4:	0002      	movs	r2, r0
 8000fb6:	4b30      	ldr	r3, [pc, #192]	@ (8001078 <main+0x160>)
 8000fb8:	601a      	str	r2, [r3, #0]
  HAL_Delay(1);
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f000 fd78 	bl	8001ab0 <HAL_Delay>

  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8000fc0:	2390      	movs	r3, #144	@ 0x90
 8000fc2:	05db      	lsls	r3, r3, #23
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f001 fbb6 	bl	8002738 <HAL_GPIO_ReadPin>
 8000fcc:	0003      	movs	r3, r0
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d1b7      	bne.n	8000f42 <main+0x2a>
    int distance = (proposal > secret) ? (proposal - secret) : (secret - proposal);
 8000fd2:	4b29      	ldr	r3, [pc, #164]	@ (8001078 <main+0x160>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	4b29      	ldr	r3, [pc, #164]	@ (800107c <main+0x164>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	dd05      	ble.n	8000fea <main+0xd2>
 8000fde:	4b26      	ldr	r3, [pc, #152]	@ (8001078 <main+0x160>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	4b26      	ldr	r3, [pc, #152]	@ (800107c <main+0x164>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	e004      	b.n	8000ff4 <main+0xdc>
 8000fea:	4b24      	ldr	r3, [pc, #144]	@ (800107c <main+0x164>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	4b22      	ldr	r3, [pc, #136]	@ (8001078 <main+0x160>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	607b      	str	r3, [r7, #4]
    
    if (distance >= 10) {
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2b09      	cmp	r3, #9
 8000ffa:	dd13      	ble.n	8001024 <main+0x10c>
      HAL_GPIO_WritePin(GPIOC, LD4_Pin, GPIO_PIN_SET);
 8000ffc:	2380      	movs	r3, #128	@ 0x80
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	481f      	ldr	r0, [pc, #124]	@ (8001080 <main+0x168>)
 8001002:	2201      	movs	r2, #1
 8001004:	0019      	movs	r1, r3
 8001006:	f001 fbb4 	bl	8002772 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOC, LD5_Pin, GPIO_PIN_RESET);
 800100a:	2380      	movs	r3, #128	@ 0x80
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	481c      	ldr	r0, [pc, #112]	@ (8001080 <main+0x168>)
 8001010:	2200      	movs	r2, #0
 8001012:	0019      	movs	r1, r3
 8001014:	f001 fbad 	bl	8002772 <HAL_GPIO_WritePin>
      score++;
 8001018:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <main+0x16c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	1c5a      	adds	r2, r3, #1
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <main+0x16c>)
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	e011      	b.n	8001048 <main+0x130>
    } else {
      HAL_GPIO_WritePin(GPIOC, LD5_Pin, GPIO_PIN_SET);
 8001024:	2380      	movs	r3, #128	@ 0x80
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4815      	ldr	r0, [pc, #84]	@ (8001080 <main+0x168>)
 800102a:	2201      	movs	r2, #1
 800102c:	0019      	movs	r1, r3
 800102e:	f001 fba0 	bl	8002772 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOC, LD4_Pin, GPIO_PIN_RESET);
 8001032:	2380      	movs	r3, #128	@ 0x80
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	4812      	ldr	r0, [pc, #72]	@ (8001080 <main+0x168>)
 8001038:	2200      	movs	r2, #0
 800103a:	0019      	movs	r1, r3
 800103c:	f001 fb99 	bl	8002772 <HAL_GPIO_WritePin>
    }
    
    while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001040:	e002      	b.n	8001048 <main+0x130>
      HAL_Delay(10);
 8001042:	200a      	movs	r0, #10
 8001044:	f000 fd34 	bl	8001ab0 <HAL_Delay>
    while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001048:	2390      	movs	r3, #144	@ 0x90
 800104a:	05db      	lsls	r3, r3, #23
 800104c:	2101      	movs	r1, #1
 800104e:	0018      	movs	r0, r3
 8001050:	f001 fb72 	bl	8002738 <HAL_GPIO_ReadPin>
 8001054:	0003      	movs	r3, r0
 8001056:	2b01      	cmp	r3, #1
 8001058:	d0f3      	beq.n	8001042 <main+0x12a>
    }
    HAL_Delay(50);
 800105a:	2032      	movs	r0, #50	@ 0x32
 800105c:	f000 fd28 	bl	8001ab0 <HAL_Delay>
  HAL_ADC_Start(&hadc);
 8001060:	e76f      	b.n	8000f42 <main+0x2a>
 8001062:	46c0      	nop			@ (mov r8, r8)
 8001064:	2000002c 	.word	0x2000002c
 8001068:	40080000 	.word	0x40080000
 800106c:	40b00000 	.word	0x40b00000
 8001070:	20000490 	.word	0x20000490
 8001074:	40590000 	.word	0x40590000
 8001078:	20000498 	.word	0x20000498
 800107c:	20000000 	.word	0x20000000
 8001080:	48000800 	.word	0x48000800
 8001084:	2000049c 	.word	0x2000049c

08001088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001088:	b590      	push	{r4, r7, lr}
 800108a:	b099      	sub	sp, #100	@ 0x64
 800108c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108e:	242c      	movs	r4, #44	@ 0x2c
 8001090:	193b      	adds	r3, r7, r4
 8001092:	0018      	movs	r0, r3
 8001094:	2334      	movs	r3, #52	@ 0x34
 8001096:	001a      	movs	r2, r3
 8001098:	2100      	movs	r1, #0
 800109a:	f002 ffa9 	bl	8003ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800109e:	231c      	movs	r3, #28
 80010a0:	18fb      	adds	r3, r7, r3
 80010a2:	0018      	movs	r0, r3
 80010a4:	2310      	movs	r3, #16
 80010a6:	001a      	movs	r2, r3
 80010a8:	2100      	movs	r1, #0
 80010aa:	f002 ffa1 	bl	8003ff0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010ae:	003b      	movs	r3, r7
 80010b0:	0018      	movs	r0, r3
 80010b2:	231c      	movs	r3, #28
 80010b4:	001a      	movs	r2, r3
 80010b6:	2100      	movs	r1, #0
 80010b8:	f002 ff9a 	bl	8003ff0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 80010bc:	0021      	movs	r1, r4
 80010be:	187b      	adds	r3, r7, r1
 80010c0:	2232      	movs	r2, #50	@ 0x32
 80010c2:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2201      	movs	r2, #1
 80010c8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	2201      	movs	r2, #1
 80010ce:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80010d0:	187b      	adds	r3, r7, r1
 80010d2:	2201      	movs	r2, #1
 80010d4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d6:	187b      	adds	r3, r7, r1
 80010d8:	2210      	movs	r2, #16
 80010da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80010dc:	187b      	adds	r3, r7, r1
 80010de:	2210      	movs	r2, #16
 80010e0:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e2:	187b      	adds	r3, r7, r1
 80010e4:	2202      	movs	r2, #2
 80010e6:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010e8:	187b      	adds	r3, r7, r1
 80010ea:	2280      	movs	r2, #128	@ 0x80
 80010ec:	0212      	lsls	r2, r2, #8
 80010ee:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	0352      	lsls	r2, r2, #13
 80010f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80010f8:	187b      	adds	r3, r7, r1
 80010fa:	2200      	movs	r2, #0
 80010fc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fe:	187b      	adds	r3, r7, r1
 8001100:	0018      	movs	r0, r3
 8001102:	f001 fdaf 	bl	8002c64 <HAL_RCC_OscConfig>
 8001106:	1e03      	subs	r3, r0, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800110a:	f000 fa27 	bl	800155c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110e:	211c      	movs	r1, #28
 8001110:	187b      	adds	r3, r7, r1
 8001112:	2207      	movs	r2, #7
 8001114:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001116:	187b      	adds	r3, r7, r1
 8001118:	2202      	movs	r2, #2
 800111a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800111c:	187b      	adds	r3, r7, r1
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001122:	187b      	adds	r3, r7, r1
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001128:	187b      	adds	r3, r7, r1
 800112a:	2101      	movs	r1, #1
 800112c:	0018      	movs	r0, r3
 800112e:	f002 f91f 	bl	8003370 <HAL_RCC_ClockConfig>
 8001132:	1e03      	subs	r3, r0, #0
 8001134:	d001      	beq.n	800113a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001136:	f000 fa11 	bl	800155c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800113a:	003b      	movs	r3, r7
 800113c:	2280      	movs	r2, #128	@ 0x80
 800113e:	0292      	lsls	r2, r2, #10
 8001140:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001142:	003b      	movs	r3, r7
 8001144:	2200      	movs	r2, #0
 8001146:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001148:	003b      	movs	r3, r7
 800114a:	0018      	movs	r0, r3
 800114c:	f002 fa5c 	bl	8003608 <HAL_RCCEx_PeriphCLKConfig>
 8001150:	1e03      	subs	r3, r0, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001154:	f000 fa02 	bl	800155c <Error_Handler>
  }
}
 8001158:	46c0      	nop			@ (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	b019      	add	sp, #100	@ 0x64
 800115e:	bd90      	pop	{r4, r7, pc}

08001160 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	0018      	movs	r0, r3
 800116a:	230c      	movs	r3, #12
 800116c:	001a      	movs	r2, r3
 800116e:	2100      	movs	r1, #0
 8001170:	f002 ff3e 	bl	8003ff0 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001174:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <MX_ADC_Init+0xb0>)
 8001176:	4a27      	ldr	r2, [pc, #156]	@ (8001214 <MX_ADC_Init+0xb4>)
 8001178:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800117a:	4b25      	ldr	r3, [pc, #148]	@ (8001210 <MX_ADC_Init+0xb0>)
 800117c:	2200      	movs	r2, #0
 800117e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001180:	4b23      	ldr	r3, [pc, #140]	@ (8001210 <MX_ADC_Init+0xb0>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001186:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <MX_ADC_Init+0xb0>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800118c:	4b20      	ldr	r3, [pc, #128]	@ (8001210 <MX_ADC_Init+0xb0>)
 800118e:	2201      	movs	r2, #1
 8001190:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001192:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <MX_ADC_Init+0xb0>)
 8001194:	2204      	movs	r2, #4
 8001196:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001198:	4b1d      	ldr	r3, [pc, #116]	@ (8001210 <MX_ADC_Init+0xb0>)
 800119a:	2200      	movs	r2, #0
 800119c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80011a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011b0:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011b2:	22c2      	movs	r2, #194	@ 0xc2
 80011b4:	32ff      	adds	r2, #255	@ 0xff
 80011b6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011b8:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80011be:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011c0:	2224      	movs	r2, #36	@ 0x24
 80011c2:	2100      	movs	r1, #0
 80011c4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011c6:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80011cc:	4b10      	ldr	r3, [pc, #64]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011ce:	0018      	movs	r0, r3
 80011d0:	f000 fc92 	bl	8001af8 <HAL_ADC_Init>
 80011d4:	1e03      	subs	r3, r0, #0
 80011d6:	d001      	beq.n	80011dc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80011d8:	f000 f9c0 	bl	800155c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2201      	movs	r2, #1
 80011e0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	2280      	movs	r2, #128	@ 0x80
 80011e6:	0152      	lsls	r2, r2, #5
 80011e8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	2280      	movs	r2, #128	@ 0x80
 80011ee:	0552      	lsls	r2, r2, #21
 80011f0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80011f2:	1d3a      	adds	r2, r7, #4
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <MX_ADC_Init+0xb0>)
 80011f6:	0011      	movs	r1, r2
 80011f8:	0018      	movs	r0, r3
 80011fa:	f000 feb5 	bl	8001f68 <HAL_ADC_ConfigChannel>
 80011fe:	1e03      	subs	r3, r0, #0
 8001200:	d001      	beq.n	8001206 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8001202:	f000 f9ab 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001206:	46c0      	nop			@ (mov r8, r8)
 8001208:	46bd      	mov	sp, r7
 800120a:	b004      	add	sp, #16
 800120c:	bd80      	pop	{r7, pc}
 800120e:	46c0      	nop			@ (mov r8, r8)
 8001210:	2000002c 	.word	0x2000002c
 8001214:	40012400 	.word	0x40012400

08001218 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_Init 0 */
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */
  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800121c:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <MX_I2C2_Init+0x74>)
 800121e:	4a1c      	ldr	r2, [pc, #112]	@ (8001290 <MX_I2C2_Init+0x78>)
 8001220:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001222:	4b1a      	ldr	r3, [pc, #104]	@ (800128c <MX_I2C2_Init+0x74>)
 8001224:	4a1b      	ldr	r2, [pc, #108]	@ (8001294 <MX_I2C2_Init+0x7c>)
 8001226:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001228:	4b18      	ldr	r3, [pc, #96]	@ (800128c <MX_I2C2_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800122e:	4b17      	ldr	r3, [pc, #92]	@ (800128c <MX_I2C2_Init+0x74>)
 8001230:	2201      	movs	r2, #1
 8001232:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001234:	4b15      	ldr	r3, [pc, #84]	@ (800128c <MX_I2C2_Init+0x74>)
 8001236:	2200      	movs	r2, #0
 8001238:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800123a:	4b14      	ldr	r3, [pc, #80]	@ (800128c <MX_I2C2_Init+0x74>)
 800123c:	2200      	movs	r2, #0
 800123e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001240:	4b12      	ldr	r3, [pc, #72]	@ (800128c <MX_I2C2_Init+0x74>)
 8001242:	2200      	movs	r2, #0
 8001244:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001246:	4b11      	ldr	r3, [pc, #68]	@ (800128c <MX_I2C2_Init+0x74>)
 8001248:	2200      	movs	r2, #0
 800124a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800124c:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <MX_I2C2_Init+0x74>)
 800124e:	2200      	movs	r2, #0
 8001250:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001252:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <MX_I2C2_Init+0x74>)
 8001254:	0018      	movs	r0, r3
 8001256:	f001 faa9 	bl	80027ac <HAL_I2C_Init>
 800125a:	1e03      	subs	r3, r0, #0
 800125c:	d001      	beq.n	8001262 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800125e:	f000 f97d 	bl	800155c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001262:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <MX_I2C2_Init+0x74>)
 8001264:	2100      	movs	r1, #0
 8001266:	0018      	movs	r0, r3
 8001268:	f001 fb46 	bl	80028f8 <HAL_I2CEx_ConfigAnalogFilter>
 800126c:	1e03      	subs	r3, r0, #0
 800126e:	d001      	beq.n	8001274 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001270:	f000 f974 	bl	800155c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001274:	4b05      	ldr	r3, [pc, #20]	@ (800128c <MX_I2C2_Init+0x74>)
 8001276:	2100      	movs	r1, #0
 8001278:	0018      	movs	r0, r3
 800127a:	f001 fb89 	bl	8002990 <HAL_I2CEx_ConfigDigitalFilter>
 800127e:	1e03      	subs	r3, r0, #0
 8001280:	d001      	beq.n	8001286 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001282:	f000 f96b 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */
  /* USER CODE END I2C2_Init 2 */

}
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	2000006c 	.word	0x2000006c
 8001290:	40005800 	.word	0x40005800
 8001294:	20303e5d 	.word	0x20303e5d

08001298 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */
  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800129c:	4b1b      	ldr	r3, [pc, #108]	@ (800130c <MX_SPI2_Init+0x74>)
 800129e:	4a1c      	ldr	r2, [pc, #112]	@ (8001310 <MX_SPI2_Init+0x78>)
 80012a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012a2:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <MX_SPI2_Init+0x74>)
 80012a4:	2282      	movs	r2, #130	@ 0x82
 80012a6:	0052      	lsls	r2, r2, #1
 80012a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80012b0:	4b16      	ldr	r3, [pc, #88]	@ (800130c <MX_SPI2_Init+0x74>)
 80012b2:	22c0      	movs	r2, #192	@ 0xc0
 80012b4:	0092      	lsls	r2, r2, #2
 80012b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012b8:	4b14      	ldr	r3, [pc, #80]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012be:	4b13      	ldr	r3, [pc, #76]	@ (800130c <MX_SPI2_Init+0x74>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <MX_SPI2_Init+0x74>)
 80012c6:	2280      	movs	r2, #128	@ 0x80
 80012c8:	0092      	lsls	r2, r2, #2
 80012ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ce:	2208      	movs	r2, #8
 80012d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <MX_SPI2_Init+0x74>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <MX_SPI2_Init+0x74>)
 80012da:	2200      	movs	r2, #0
 80012dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012de:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <MX_SPI2_Init+0x74>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_SPI2_Init+0x74>)
 80012e6:	2207      	movs	r2, #7
 80012e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012ea:	4b08      	ldr	r3, [pc, #32]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_SPI2_Init+0x74>)
 80012f2:	2208      	movs	r2, #8
 80012f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012f6:	4b05      	ldr	r3, [pc, #20]	@ (800130c <MX_SPI2_Init+0x74>)
 80012f8:	0018      	movs	r0, r3
 80012fa:	f002 fa83 	bl	8003804 <HAL_SPI_Init>
 80012fe:	1e03      	subs	r3, r0, #0
 8001300:	d001      	beq.n	8001306 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001302:	f000 f92b 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	200000c0 	.word	0x200000c0
 8001310:	40003800 	.word	0x40003800

08001314 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */
  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800131a:	003b      	movs	r3, r7
 800131c:	0018      	movs	r0, r3
 800131e:	2308      	movs	r3, #8
 8001320:	001a      	movs	r2, r3
 8001322:	2100      	movs	r1, #0
 8001324:	f002 fe64 	bl	8003ff0 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */
  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001328:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <MX_TIM6_Init+0x6c>)
 800132a:	4a16      	ldr	r2, [pc, #88]	@ (8001384 <MX_TIM6_Init+0x70>)
 800132c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4799;
 800132e:	4b14      	ldr	r3, [pc, #80]	@ (8001380 <MX_TIM6_Init+0x6c>)
 8001330:	4a15      	ldr	r2, [pc, #84]	@ (8001388 <MX_TIM6_Init+0x74>)
 8001332:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <MX_TIM6_Init+0x6c>)
 8001336:	2200      	movs	r2, #0
 8001338:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 800133a:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <MX_TIM6_Init+0x6c>)
 800133c:	4a13      	ldr	r2, [pc, #76]	@ (800138c <MX_TIM6_Init+0x78>)
 800133e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001340:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <MX_TIM6_Init+0x6c>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <MX_TIM6_Init+0x6c>)
 8001348:	0018      	movs	r0, r3
 800134a:	f002 fb13 	bl	8003974 <HAL_TIM_Base_Init>
 800134e:	1e03      	subs	r3, r0, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001352:	f000 f903 	bl	800155c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001356:	003b      	movs	r3, r7
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135c:	003b      	movs	r3, r7
 800135e:	2200      	movs	r2, #0
 8001360:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001362:	003a      	movs	r2, r7
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <MX_TIM6_Init+0x6c>)
 8001366:	0011      	movs	r1, r2
 8001368:	0018      	movs	r0, r3
 800136a:	f002 fcf7 	bl	8003d5c <HAL_TIMEx_MasterConfigSynchronization>
 800136e:	1e03      	subs	r3, r0, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8001372:	f000 f8f3 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  /* USER CODE END TIM6_Init 2 */

}
 8001376:	46c0      	nop			@ (mov r8, r8)
 8001378:	46bd      	mov	sp, r7
 800137a:	b002      	add	sp, #8
 800137c:	bd80      	pop	{r7, pc}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	20000124 	.word	0x20000124
 8001384:	40001000 	.word	0x40001000
 8001388:	000012bf 	.word	0x000012bf
 800138c:	000007cf 	.word	0x000007cf

08001390 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */
  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8001394:	4b1e      	ldr	r3, [pc, #120]	@ (8001410 <MX_TSC_Init+0x80>)
 8001396:	4a1f      	ldr	r2, [pc, #124]	@ (8001414 <MX_TSC_Init+0x84>)
 8001398:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 800139a:	4b1d      	ldr	r3, [pc, #116]	@ (8001410 <MX_TSC_Init+0x80>)
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	0552      	lsls	r2, r2, #21
 80013a0:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 80013a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001410 <MX_TSC_Init+0x80>)
 80013a4:	2280      	movs	r2, #128	@ 0x80
 80013a6:	0452      	lsls	r2, r2, #17
 80013a8:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 80013aa:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <MX_TSC_Init+0x80>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 80013b0:	4b17      	ldr	r3, [pc, #92]	@ (8001410 <MX_TSC_Init+0x80>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 80013b6:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <MX_TSC_Init+0x80>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 80013bc:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <MX_TSC_Init+0x80>)
 80013be:	2280      	movs	r2, #128	@ 0x80
 80013c0:	0192      	lsls	r2, r2, #6
 80013c2:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 80013c4:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <MX_TSC_Init+0x80>)
 80013c6:	22a0      	movs	r2, #160	@ 0xa0
 80013c8:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 80013ca:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <MX_TSC_Init+0x80>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 80013d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <MX_TSC_Init+0x80>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <MX_TSC_Init+0x80>)
 80013d8:	2200      	movs	r2, #0
 80013da:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 80013dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001410 <MX_TSC_Init+0x80>)
 80013de:	222c      	movs	r2, #44	@ 0x2c
 80013e0:	2100      	movs	r1, #0
 80013e2:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 80013e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001410 <MX_TSC_Init+0x80>)
 80013e6:	2291      	movs	r2, #145	@ 0x91
 80013e8:	0092      	lsls	r2, r2, #2
 80013ea:	631a      	str	r2, [r3, #48]	@ 0x30
  htsc.Init.ShieldIOs = 0;
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <MX_TSC_Init+0x80>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 80013f2:	4b07      	ldr	r3, [pc, #28]	@ (8001410 <MX_TSC_Init+0x80>)
 80013f4:	2291      	movs	r2, #145	@ 0x91
 80013f6:	00d2      	lsls	r2, r2, #3
 80013f8:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 80013fa:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <MX_TSC_Init+0x80>)
 80013fc:	0018      	movs	r0, r3
 80013fe:	f002 fd1b 	bl	8003e38 <HAL_TSC_Init>
 8001402:	1e03      	subs	r3, r0, #0
 8001404:	d001      	beq.n	800140a <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 8001406:	f000 f8a9 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */
  /* USER CODE END TSC_Init 2 */

}
 800140a:	46c0      	nop			@ (mov r8, r8)
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	2000016c 	.word	0x2000016c
 8001414:	40024000 	.word	0x40024000

08001418 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Init 0 */
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */
  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800141c:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <MX_USB_PCD_Init+0x44>)
 800141e:	4a10      	ldr	r2, [pc, #64]	@ (8001460 <MX_USB_PCD_Init+0x48>)
 8001420:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_USB_PCD_Init+0x44>)
 8001424:	2208      	movs	r2, #8
 8001426:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <MX_USB_PCD_Init+0x44>)
 800142a:	2202      	movs	r2, #2
 800142c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <MX_USB_PCD_Init+0x44>)
 8001430:	2202      	movs	r2, #2
 8001432:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_USB_PCD_Init+0x44>)
 8001436:	2200      	movs	r2, #0
 8001438:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800143a:	4b08      	ldr	r3, [pc, #32]	@ (800145c <MX_USB_PCD_Init+0x44>)
 800143c:	2200      	movs	r2, #0
 800143e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_USB_PCD_Init+0x44>)
 8001442:	2200      	movs	r2, #0
 8001444:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001446:	4b05      	ldr	r3, [pc, #20]	@ (800145c <MX_USB_PCD_Init+0x44>)
 8001448:	0018      	movs	r0, r3
 800144a:	f001 faed 	bl	8002a28 <HAL_PCD_Init>
 800144e:	1e03      	subs	r3, r0, #0
 8001450:	d001      	beq.n	8001456 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8001452:	f000 f883 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
  /* USER CODE END USB_Init 2 */

}
 8001456:	46c0      	nop			@ (mov r8, r8)
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	200001b0 	.word	0x200001b0
 8001460:	40005c00 	.word	0x40005c00

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b590      	push	{r4, r7, lr}
 8001466:	b089      	sub	sp, #36	@ 0x24
 8001468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	240c      	movs	r4, #12
 800146c:	193b      	adds	r3, r7, r4
 800146e:	0018      	movs	r0, r3
 8001470:	2314      	movs	r3, #20
 8001472:	001a      	movs	r2, r3
 8001474:	2100      	movs	r1, #0
 8001476:	f002 fdbb 	bl	8003ff0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800147a:	4b35      	ldr	r3, [pc, #212]	@ (8001550 <MX_GPIO_Init+0xec>)
 800147c:	695a      	ldr	r2, [r3, #20]
 800147e:	4b34      	ldr	r3, [pc, #208]	@ (8001550 <MX_GPIO_Init+0xec>)
 8001480:	2180      	movs	r1, #128	@ 0x80
 8001482:	0309      	lsls	r1, r1, #12
 8001484:	430a      	orrs	r2, r1
 8001486:	615a      	str	r2, [r3, #20]
 8001488:	4b31      	ldr	r3, [pc, #196]	@ (8001550 <MX_GPIO_Init+0xec>)
 800148a:	695a      	ldr	r2, [r3, #20]
 800148c:	2380      	movs	r3, #128	@ 0x80
 800148e:	031b      	lsls	r3, r3, #12
 8001490:	4013      	ands	r3, r2
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001496:	4b2e      	ldr	r3, [pc, #184]	@ (8001550 <MX_GPIO_Init+0xec>)
 8001498:	695a      	ldr	r2, [r3, #20]
 800149a:	4b2d      	ldr	r3, [pc, #180]	@ (8001550 <MX_GPIO_Init+0xec>)
 800149c:	2180      	movs	r1, #128	@ 0x80
 800149e:	0289      	lsls	r1, r1, #10
 80014a0:	430a      	orrs	r2, r1
 80014a2:	615a      	str	r2, [r3, #20]
 80014a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001550 <MX_GPIO_Init+0xec>)
 80014a6:	695a      	ldr	r2, [r3, #20]
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	029b      	lsls	r3, r3, #10
 80014ac:	4013      	ands	r3, r2
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b2:	4b27      	ldr	r3, [pc, #156]	@ (8001550 <MX_GPIO_Init+0xec>)
 80014b4:	695a      	ldr	r2, [r3, #20]
 80014b6:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <MX_GPIO_Init+0xec>)
 80014b8:	2180      	movs	r1, #128	@ 0x80
 80014ba:	02c9      	lsls	r1, r1, #11
 80014bc:	430a      	orrs	r2, r1
 80014be:	615a      	str	r2, [r3, #20]
 80014c0:	4b23      	ldr	r3, [pc, #140]	@ (8001550 <MX_GPIO_Init+0xec>)
 80014c2:	695a      	ldr	r2, [r3, #20]
 80014c4:	2380      	movs	r3, #128	@ 0x80
 80014c6:	02db      	lsls	r3, r3, #11
 80014c8:	4013      	ands	r3, r2
 80014ca:	603b      	str	r3, [r7, #0]
 80014cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 80014ce:	4921      	ldr	r1, [pc, #132]	@ (8001554 <MX_GPIO_Init+0xf0>)
 80014d0:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <MX_GPIO_Init+0xf4>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	0018      	movs	r0, r3
 80014d6:	f001 f94c 	bl	8002772 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin EXT_RESET_Pin LD3_Pin LD6_Pin
                           LD4_Pin LD5_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 80014da:	193b      	adds	r3, r7, r4
 80014dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001554 <MX_GPIO_Init+0xf0>)
 80014de:	601a      	str	r2, [r3, #0]
                          |LD4_Pin|LD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e0:	193b      	adds	r3, r7, r4
 80014e2:	2201      	movs	r2, #1
 80014e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	193b      	adds	r3, r7, r4
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	193b      	adds	r3, r7, r4
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014f2:	193b      	adds	r3, r7, r4
 80014f4:	4a18      	ldr	r2, [pc, #96]	@ (8001558 <MX_GPIO_Init+0xf4>)
 80014f6:	0019      	movs	r1, r3
 80014f8:	0010      	movs	r0, r2
 80014fa:	f000 ffa5 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin;
 80014fe:	0021      	movs	r1, r4
 8001500:	187b      	adds	r3, r7, r1
 8001502:	2206      	movs	r2, #6
 8001504:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001506:	187b      	adds	r3, r7, r1
 8001508:	2290      	movs	r2, #144	@ 0x90
 800150a:	0352      	lsls	r2, r2, #13
 800150c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	187b      	adds	r3, r7, r1
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001514:	000c      	movs	r4, r1
 8001516:	187b      	adds	r3, r7, r1
 8001518:	4a0f      	ldr	r2, [pc, #60]	@ (8001558 <MX_GPIO_Init+0xf4>)
 800151a:	0019      	movs	r1, r3
 800151c:	0010      	movs	r0, r2
 800151e:	f000 ff93 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001522:	0021      	movs	r1, r4
 8001524:	187b      	adds	r3, r7, r1
 8001526:	2201      	movs	r2, #1
 8001528:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800152a:	187b      	adds	r3, r7, r1
 800152c:	2290      	movs	r2, #144	@ 0x90
 800152e:	0352      	lsls	r2, r2, #13
 8001530:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	187b      	adds	r3, r7, r1
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001538:	187a      	adds	r2, r7, r1
 800153a:	2390      	movs	r3, #144	@ 0x90
 800153c:	05db      	lsls	r3, r3, #23
 800153e:	0011      	movs	r1, r2
 8001540:	0018      	movs	r0, r3
 8001542:	f000 ff81 	bl	8002448 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	46bd      	mov	sp, r7
 800154a:	b009      	add	sp, #36	@ 0x24
 800154c:	bd90      	pop	{r4, r7, pc}
 800154e:	46c0      	nop			@ (mov r8, r8)
 8001550:	40021000 	.word	0x40021000
 8001554:	000003e1 	.word	0x000003e1
 8001558:	48000800 	.word	0x48000800

0800155c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001560:	46c0      	nop			@ (mov r8, r8)
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156e:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <HAL_MspInit+0x44>)
 8001570:	699a      	ldr	r2, [r3, #24]
 8001572:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <HAL_MspInit+0x44>)
 8001574:	2101      	movs	r1, #1
 8001576:	430a      	orrs	r2, r1
 8001578:	619a      	str	r2, [r3, #24]
 800157a:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <HAL_MspInit+0x44>)
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	2201      	movs	r2, #1
 8001580:	4013      	ands	r3, r2
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001586:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <HAL_MspInit+0x44>)
 8001588:	69da      	ldr	r2, [r3, #28]
 800158a:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <HAL_MspInit+0x44>)
 800158c:	2180      	movs	r1, #128	@ 0x80
 800158e:	0549      	lsls	r1, r1, #21
 8001590:	430a      	orrs	r2, r1
 8001592:	61da      	str	r2, [r3, #28]
 8001594:	4b05      	ldr	r3, [pc, #20]	@ (80015ac <HAL_MspInit+0x44>)
 8001596:	69da      	ldr	r2, [r3, #28]
 8001598:	2380      	movs	r3, #128	@ 0x80
 800159a:	055b      	lsls	r3, r3, #21
 800159c:	4013      	ands	r3, r2
 800159e:	603b      	str	r3, [r7, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	46c0      	nop			@ (mov r8, r8)
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b002      	add	sp, #8
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	40021000 	.word	0x40021000

080015b0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015b0:	b590      	push	{r4, r7, lr}
 80015b2:	b08b      	sub	sp, #44	@ 0x2c
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	2414      	movs	r4, #20
 80015ba:	193b      	adds	r3, r7, r4
 80015bc:	0018      	movs	r0, r3
 80015be:	2314      	movs	r3, #20
 80015c0:	001a      	movs	r2, r3
 80015c2:	2100      	movs	r1, #0
 80015c4:	f002 fd14 	bl	8003ff0 <memset>
  if(hadc->Instance==ADC1)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a19      	ldr	r2, [pc, #100]	@ (8001634 <HAL_ADC_MspInit+0x84>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d12b      	bne.n	800162a <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015d2:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <HAL_ADC_MspInit+0x88>)
 80015d4:	699a      	ldr	r2, [r3, #24]
 80015d6:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <HAL_ADC_MspInit+0x88>)
 80015d8:	2180      	movs	r1, #128	@ 0x80
 80015da:	0089      	lsls	r1, r1, #2
 80015dc:	430a      	orrs	r2, r1
 80015de:	619a      	str	r2, [r3, #24]
 80015e0:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <HAL_ADC_MspInit+0x88>)
 80015e2:	699a      	ldr	r2, [r3, #24]
 80015e4:	2380      	movs	r3, #128	@ 0x80
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4013      	ands	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <HAL_ADC_MspInit+0x88>)
 80015f0:	695a      	ldr	r2, [r3, #20]
 80015f2:	4b11      	ldr	r3, [pc, #68]	@ (8001638 <HAL_ADC_MspInit+0x88>)
 80015f4:	2180      	movs	r1, #128	@ 0x80
 80015f6:	0289      	lsls	r1, r1, #10
 80015f8:	430a      	orrs	r2, r1
 80015fa:	615a      	str	r2, [r3, #20]
 80015fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <HAL_ADC_MspInit+0x88>)
 80015fe:	695a      	ldr	r2, [r3, #20]
 8001600:	2380      	movs	r3, #128	@ 0x80
 8001602:	029b      	lsls	r3, r3, #10
 8001604:	4013      	ands	r3, r2
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800160a:	193b      	adds	r3, r7, r4
 800160c:	2202      	movs	r2, #2
 800160e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001610:	193b      	adds	r3, r7, r4
 8001612:	2203      	movs	r2, #3
 8001614:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	193b      	adds	r3, r7, r4
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161c:	193a      	adds	r2, r7, r4
 800161e:	2390      	movs	r3, #144	@ 0x90
 8001620:	05db      	lsls	r3, r3, #23
 8001622:	0011      	movs	r1, r2
 8001624:	0018      	movs	r0, r3
 8001626:	f000 ff0f 	bl	8002448 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800162a:	46c0      	nop			@ (mov r8, r8)
 800162c:	46bd      	mov	sp, r7
 800162e:	b00b      	add	sp, #44	@ 0x2c
 8001630:	bd90      	pop	{r4, r7, pc}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	40012400 	.word	0x40012400
 8001638:	40021000 	.word	0x40021000

0800163c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b08b      	sub	sp, #44	@ 0x2c
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001644:	2414      	movs	r4, #20
 8001646:	193b      	adds	r3, r7, r4
 8001648:	0018      	movs	r0, r3
 800164a:	2314      	movs	r3, #20
 800164c:	001a      	movs	r2, r3
 800164e:	2100      	movs	r1, #0
 8001650:	f002 fcce 	bl	8003ff0 <memset>
  if(hi2c->Instance==I2C2)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a1c      	ldr	r2, [pc, #112]	@ (80016cc <HAL_I2C_MspInit+0x90>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d132      	bne.n	80016c4 <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800165e:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <HAL_I2C_MspInit+0x94>)
 8001660:	695a      	ldr	r2, [r3, #20]
 8001662:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <HAL_I2C_MspInit+0x94>)
 8001664:	2180      	movs	r1, #128	@ 0x80
 8001666:	02c9      	lsls	r1, r1, #11
 8001668:	430a      	orrs	r2, r1
 800166a:	615a      	str	r2, [r3, #20]
 800166c:	4b18      	ldr	r3, [pc, #96]	@ (80016d0 <HAL_I2C_MspInit+0x94>)
 800166e:	695a      	ldr	r2, [r3, #20]
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	02db      	lsls	r3, r3, #11
 8001674:	4013      	ands	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800167a:	193b      	adds	r3, r7, r4
 800167c:	22c0      	movs	r2, #192	@ 0xc0
 800167e:	0112      	lsls	r2, r2, #4
 8001680:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001682:	0021      	movs	r1, r4
 8001684:	187b      	adds	r3, r7, r1
 8001686:	2212      	movs	r2, #18
 8001688:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800168a:	187b      	adds	r3, r7, r1
 800168c:	2201      	movs	r2, #1
 800168e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001690:	187b      	adds	r3, r7, r1
 8001692:	2203      	movs	r2, #3
 8001694:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 8001696:	187b      	adds	r3, r7, r1
 8001698:	2201      	movs	r2, #1
 800169a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169c:	187b      	adds	r3, r7, r1
 800169e:	4a0d      	ldr	r2, [pc, #52]	@ (80016d4 <HAL_I2C_MspInit+0x98>)
 80016a0:	0019      	movs	r1, r3
 80016a2:	0010      	movs	r0, r2
 80016a4:	f000 fed0 	bl	8002448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80016a8:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <HAL_I2C_MspInit+0x94>)
 80016aa:	69da      	ldr	r2, [r3, #28]
 80016ac:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <HAL_I2C_MspInit+0x94>)
 80016ae:	2180      	movs	r1, #128	@ 0x80
 80016b0:	03c9      	lsls	r1, r1, #15
 80016b2:	430a      	orrs	r2, r1
 80016b4:	61da      	str	r2, [r3, #28]
 80016b6:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <HAL_I2C_MspInit+0x94>)
 80016b8:	69da      	ldr	r2, [r3, #28]
 80016ba:	2380      	movs	r3, #128	@ 0x80
 80016bc:	03db      	lsls	r3, r3, #15
 80016be:	4013      	ands	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80016c4:	46c0      	nop			@ (mov r8, r8)
 80016c6:	46bd      	mov	sp, r7
 80016c8:	b00b      	add	sp, #44	@ 0x2c
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	40005800 	.word	0x40005800
 80016d0:	40021000 	.word	0x40021000
 80016d4:	48000400 	.word	0x48000400

080016d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b08b      	sub	sp, #44	@ 0x2c
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	2414      	movs	r4, #20
 80016e2:	193b      	adds	r3, r7, r4
 80016e4:	0018      	movs	r0, r3
 80016e6:	2314      	movs	r3, #20
 80016e8:	001a      	movs	r2, r3
 80016ea:	2100      	movs	r1, #0
 80016ec:	f002 fc80 	bl	8003ff0 <memset>
  if(hspi->Instance==SPI2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a1c      	ldr	r2, [pc, #112]	@ (8001768 <HAL_SPI_MspInit+0x90>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d132      	bne.n	8001760 <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016fa:	4b1c      	ldr	r3, [pc, #112]	@ (800176c <HAL_SPI_MspInit+0x94>)
 80016fc:	69da      	ldr	r2, [r3, #28]
 80016fe:	4b1b      	ldr	r3, [pc, #108]	@ (800176c <HAL_SPI_MspInit+0x94>)
 8001700:	2180      	movs	r1, #128	@ 0x80
 8001702:	01c9      	lsls	r1, r1, #7
 8001704:	430a      	orrs	r2, r1
 8001706:	61da      	str	r2, [r3, #28]
 8001708:	4b18      	ldr	r3, [pc, #96]	@ (800176c <HAL_SPI_MspInit+0x94>)
 800170a:	69da      	ldr	r2, [r3, #28]
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	01db      	lsls	r3, r3, #7
 8001710:	4013      	ands	r3, r2
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001716:	4b15      	ldr	r3, [pc, #84]	@ (800176c <HAL_SPI_MspInit+0x94>)
 8001718:	695a      	ldr	r2, [r3, #20]
 800171a:	4b14      	ldr	r3, [pc, #80]	@ (800176c <HAL_SPI_MspInit+0x94>)
 800171c:	2180      	movs	r1, #128	@ 0x80
 800171e:	02c9      	lsls	r1, r1, #11
 8001720:	430a      	orrs	r2, r1
 8001722:	615a      	str	r2, [r3, #20]
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <HAL_SPI_MspInit+0x94>)
 8001726:	695a      	ldr	r2, [r3, #20]
 8001728:	2380      	movs	r3, #128	@ 0x80
 800172a:	02db      	lsls	r3, r3, #11
 800172c:	4013      	ands	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISO_Pin|SPI2_MOSI_Pin;
 8001732:	193b      	adds	r3, r7, r4
 8001734:	22e0      	movs	r2, #224	@ 0xe0
 8001736:	0212      	lsls	r2, r2, #8
 8001738:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	0021      	movs	r1, r4
 800173c:	187b      	adds	r3, r7, r1
 800173e:	2202      	movs	r2, #2
 8001740:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	187b      	adds	r3, r7, r1
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001748:	187b      	adds	r3, r7, r1
 800174a:	2203      	movs	r2, #3
 800174c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800174e:	187b      	adds	r3, r7, r1
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001754:	187b      	adds	r3, r7, r1
 8001756:	4a06      	ldr	r2, [pc, #24]	@ (8001770 <HAL_SPI_MspInit+0x98>)
 8001758:	0019      	movs	r1, r3
 800175a:	0010      	movs	r0, r2
 800175c:	f000 fe74 	bl	8002448 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001760:	46c0      	nop			@ (mov r8, r8)
 8001762:	46bd      	mov	sp, r7
 8001764:	b00b      	add	sp, #44	@ 0x2c
 8001766:	bd90      	pop	{r4, r7, pc}
 8001768:	40003800 	.word	0x40003800
 800176c:	40021000 	.word	0x40021000
 8001770:	48000400 	.word	0x48000400

08001774 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a0d      	ldr	r2, [pc, #52]	@ (80017b8 <HAL_TIM_Base_MspInit+0x44>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d113      	bne.n	80017ae <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001786:	4b0d      	ldr	r3, [pc, #52]	@ (80017bc <HAL_TIM_Base_MspInit+0x48>)
 8001788:	69da      	ldr	r2, [r3, #28]
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <HAL_TIM_Base_MspInit+0x48>)
 800178c:	2110      	movs	r1, #16
 800178e:	430a      	orrs	r2, r1
 8001790:	61da      	str	r2, [r3, #28]
 8001792:	4b0a      	ldr	r3, [pc, #40]	@ (80017bc <HAL_TIM_Base_MspInit+0x48>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	2210      	movs	r2, #16
 8001798:	4013      	ands	r3, r2
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	2011      	movs	r0, #17
 80017a4:	f000 fe1e 	bl	80023e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017a8:	2011      	movs	r0, #17
 80017aa:	f000 fe30 	bl	800240e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80017ae:	46c0      	nop			@ (mov r8, r8)
 80017b0:	46bd      	mov	sp, r7
 80017b2:	b004      	add	sp, #16
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	46c0      	nop			@ (mov r8, r8)
 80017b8:	40001000 	.word	0x40001000
 80017bc:	40021000 	.word	0x40021000

080017c0 <HAL_TSC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htsc: TSC handle pointer
  * @retval None
  */
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b08b      	sub	sp, #44	@ 0x2c
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	2414      	movs	r4, #20
 80017ca:	193b      	adds	r3, r7, r4
 80017cc:	0018      	movs	r0, r3
 80017ce:	2314      	movs	r3, #20
 80017d0:	001a      	movs	r2, r3
 80017d2:	2100      	movs	r1, #0
 80017d4:	f002 fc0c 	bl	8003ff0 <memset>
  if(htsc->Instance==TSC)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a44      	ldr	r2, [pc, #272]	@ (80018f0 <HAL_TSC_MspInit+0x130>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d000      	beq.n	80017e4 <HAL_TSC_MspInit+0x24>
 80017e2:	e080      	b.n	80018e6 <HAL_TSC_MspInit+0x126>
  {
    /* USER CODE BEGIN TSC_MspInit 0 */

    /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 80017e4:	4b43      	ldr	r3, [pc, #268]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 80017e6:	695a      	ldr	r2, [r3, #20]
 80017e8:	4b42      	ldr	r3, [pc, #264]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 80017ea:	2180      	movs	r1, #128	@ 0x80
 80017ec:	0449      	lsls	r1, r1, #17
 80017ee:	430a      	orrs	r2, r1
 80017f0:	615a      	str	r2, [r3, #20]
 80017f2:	4b40      	ldr	r3, [pc, #256]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	2380      	movs	r3, #128	@ 0x80
 80017f8:	045b      	lsls	r3, r3, #17
 80017fa:	4013      	ands	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001800:	4b3c      	ldr	r3, [pc, #240]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 8001802:	695a      	ldr	r2, [r3, #20]
 8001804:	4b3b      	ldr	r3, [pc, #236]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 8001806:	2180      	movs	r1, #128	@ 0x80
 8001808:	0289      	lsls	r1, r1, #10
 800180a:	430a      	orrs	r2, r1
 800180c:	615a      	str	r2, [r3, #20]
 800180e:	4b39      	ldr	r3, [pc, #228]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 8001810:	695a      	ldr	r2, [r3, #20]
 8001812:	2380      	movs	r3, #128	@ 0x80
 8001814:	029b      	lsls	r3, r3, #10
 8001816:	4013      	ands	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181c:	4b35      	ldr	r3, [pc, #212]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 800181e:	695a      	ldr	r2, [r3, #20]
 8001820:	4b34      	ldr	r3, [pc, #208]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 8001822:	2180      	movs	r1, #128	@ 0x80
 8001824:	02c9      	lsls	r1, r1, #11
 8001826:	430a      	orrs	r2, r1
 8001828:	615a      	str	r2, [r3, #20]
 800182a:	4b32      	ldr	r3, [pc, #200]	@ (80018f4 <HAL_TSC_MspInit+0x134>)
 800182c:	695a      	ldr	r2, [r3, #20]
 800182e:	2380      	movs	r3, #128	@ 0x80
 8001830:	02db      	lsls	r3, r3, #11
 8001832:	4013      	ands	r3, r2
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001838:	193b      	adds	r3, r7, r4
 800183a:	2244      	movs	r2, #68	@ 0x44
 800183c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183e:	193b      	adds	r3, r7, r4
 8001840:	2202      	movs	r2, #2
 8001842:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	193b      	adds	r3, r7, r4
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184a:	193b      	adds	r3, r7, r4
 800184c:	2200      	movs	r2, #0
 800184e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001850:	193b      	adds	r3, r7, r4
 8001852:	2203      	movs	r2, #3
 8001854:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	193a      	adds	r2, r7, r4
 8001858:	2390      	movs	r3, #144	@ 0x90
 800185a:	05db      	lsls	r3, r3, #23
 800185c:	0011      	movs	r1, r2
 800185e:	0018      	movs	r0, r3
 8001860:	f000 fdf2 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8001864:	193b      	adds	r3, r7, r4
 8001866:	2288      	movs	r2, #136	@ 0x88
 8001868:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800186a:	193b      	adds	r3, r7, r4
 800186c:	2212      	movs	r2, #18
 800186e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	193b      	adds	r3, r7, r4
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001876:	193b      	adds	r3, r7, r4
 8001878:	2200      	movs	r2, #0
 800187a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 800187c:	193b      	adds	r3, r7, r4
 800187e:	2203      	movs	r2, #3
 8001880:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001882:	193a      	adds	r2, r7, r4
 8001884:	2390      	movs	r3, #144	@ 0x90
 8001886:	05db      	lsls	r3, r3, #23
 8001888:	0011      	movs	r1, r2
 800188a:	0018      	movs	r0, r3
 800188c:	f000 fddc 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001890:	193b      	adds	r3, r7, r4
 8001892:	2201      	movs	r2, #1
 8001894:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	193b      	adds	r3, r7, r4
 8001898:	2202      	movs	r2, #2
 800189a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	193b      	adds	r3, r7, r4
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	193b      	adds	r3, r7, r4
 80018a4:	2200      	movs	r2, #0
 80018a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80018a8:	193b      	adds	r3, r7, r4
 80018aa:	2203      	movs	r2, #3
 80018ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ae:	193b      	adds	r3, r7, r4
 80018b0:	4a11      	ldr	r2, [pc, #68]	@ (80018f8 <HAL_TSC_MspInit+0x138>)
 80018b2:	0019      	movs	r1, r3
 80018b4:	0010      	movs	r0, r2
 80018b6:	f000 fdc7 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018ba:	0021      	movs	r1, r4
 80018bc:	187b      	adds	r3, r7, r1
 80018be:	2202      	movs	r2, #2
 80018c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c2:	187b      	adds	r3, r7, r1
 80018c4:	2212      	movs	r2, #18
 80018c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	187b      	adds	r3, r7, r1
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	187b      	adds	r3, r7, r1
 80018d0:	2200      	movs	r2, #0
 80018d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80018d4:	187b      	adds	r3, r7, r1
 80018d6:	2203      	movs	r2, #3
 80018d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018da:	187b      	adds	r3, r7, r1
 80018dc:	4a06      	ldr	r2, [pc, #24]	@ (80018f8 <HAL_TSC_MspInit+0x138>)
 80018de:	0019      	movs	r1, r3
 80018e0:	0010      	movs	r0, r2
 80018e2:	f000 fdb1 	bl	8002448 <HAL_GPIO_Init>

    /* USER CODE END TSC_MspInit 1 */

  }

}
 80018e6:	46c0      	nop			@ (mov r8, r8)
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b00b      	add	sp, #44	@ 0x2c
 80018ec:	bd90      	pop	{r4, r7, pc}
 80018ee:	46c0      	nop			@ (mov r8, r8)
 80018f0:	40024000 	.word	0x40024000
 80018f4:	40021000 	.word	0x40021000
 80018f8:	48000400 	.word	0x48000400

080018fc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <HAL_PCD_MspInit+0x38>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d10d      	bne.n	800192a <HAL_PCD_MspInit+0x2e>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800190e:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <HAL_PCD_MspInit+0x3c>)
 8001910:	69da      	ldr	r2, [r3, #28]
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_PCD_MspInit+0x3c>)
 8001914:	2180      	movs	r1, #128	@ 0x80
 8001916:	0409      	lsls	r1, r1, #16
 8001918:	430a      	orrs	r2, r1
 800191a:	61da      	str	r2, [r3, #28]
 800191c:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_PCD_MspInit+0x3c>)
 800191e:	69da      	ldr	r2, [r3, #28]
 8001920:	2380      	movs	r3, #128	@ 0x80
 8001922:	041b      	lsls	r3, r3, #16
 8001924:	4013      	ands	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 800192a:	46c0      	nop			@ (mov r8, r8)
 800192c:	46bd      	mov	sp, r7
 800192e:	b004      	add	sp, #16
 8001930:	bd80      	pop	{r7, pc}
 8001932:	46c0      	nop			@ (mov r8, r8)
 8001934:	40005c00 	.word	0x40005c00
 8001938:	40021000 	.word	0x40021000

0800193c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001940:	46c0      	nop			@ (mov r8, r8)
 8001942:	e7fd      	b.n	8001940 <NMI_Handler+0x4>

08001944 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001948:	46c0      	nop			@ (mov r8, r8)
 800194a:	e7fd      	b.n	8001948 <HardFault_Handler+0x4>

0800194c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001950:	46c0      	nop			@ (mov r8, r8)
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001964:	f000 f888 	bl	8001a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001968:	46c0      	nop			@ (mov r8, r8)
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001974:	4b03      	ldr	r3, [pc, #12]	@ (8001984 <TIM6_DAC_IRQHandler+0x14>)
 8001976:	0018      	movs	r0, r3
 8001978:	f002 f84c 	bl	8003a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800197c:	46c0      	nop			@ (mov r8, r8)
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	46c0      	nop			@ (mov r8, r8)
 8001984:	20000124 	.word	0x20000124

08001988 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800198c:	46c0      	nop			@ (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001994:	480d      	ldr	r0, [pc, #52]	@ (80019cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001996:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001998:	f7ff fff6 	bl	8001988 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800199c:	480c      	ldr	r0, [pc, #48]	@ (80019d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800199e:	490d      	ldr	r1, [pc, #52]	@ (80019d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019a0:	4a0d      	ldr	r2, [pc, #52]	@ (80019d8 <LoopForever+0xe>)
  movs r3, #0
 80019a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a4:	e002      	b.n	80019ac <LoopCopyDataInit>

080019a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019aa:	3304      	adds	r3, #4

080019ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b0:	d3f9      	bcc.n	80019a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019b2:	4a0a      	ldr	r2, [pc, #40]	@ (80019dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80019b4:	4c0a      	ldr	r4, [pc, #40]	@ (80019e0 <LoopForever+0x16>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b8:	e001      	b.n	80019be <LoopFillZerobss>

080019ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019bc:	3204      	adds	r2, #4

080019be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c0:	d3fb      	bcc.n	80019ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80019c2:	f002 fb1d 	bl	8004000 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019c6:	f7ff faa7 	bl	8000f18 <main>

080019ca <LoopForever>:

LoopForever:
    b LoopForever
 80019ca:	e7fe      	b.n	80019ca <LoopForever>
  ldr   r0, =_estack
 80019cc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80019d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80019d8:	080040d8 	.word	0x080040d8
  ldr r2, =_sbss
 80019dc:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80019e0:	200004a4 	.word	0x200004a4

080019e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019e4:	e7fe      	b.n	80019e4 <ADC1_COMP_IRQHandler>
	...

080019e8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ec:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HAL_Init+0x24>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <HAL_Init+0x24>)
 80019f2:	2110      	movs	r1, #16
 80019f4:	430a      	orrs	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80019f8:	2000      	movs	r0, #0
 80019fa:	f000 f809 	bl	8001a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019fe:	f7ff fdb3 	bl	8001568 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	0018      	movs	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	46c0      	nop			@ (mov r8, r8)
 8001a0c:	40022000 	.word	0x40022000

08001a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a10:	b590      	push	{r4, r7, lr}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a18:	4b14      	ldr	r3, [pc, #80]	@ (8001a6c <HAL_InitTick+0x5c>)
 8001a1a:	681c      	ldr	r4, [r3, #0]
 8001a1c:	4b14      	ldr	r3, [pc, #80]	@ (8001a70 <HAL_InitTick+0x60>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	0019      	movs	r1, r3
 8001a22:	23fa      	movs	r3, #250	@ 0xfa
 8001a24:	0098      	lsls	r0, r3, #2
 8001a26:	f7fe fb6f 	bl	8000108 <__udivsi3>
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	0019      	movs	r1, r3
 8001a2e:	0020      	movs	r0, r4
 8001a30:	f7fe fb6a 	bl	8000108 <__udivsi3>
 8001a34:	0003      	movs	r3, r0
 8001a36:	0018      	movs	r0, r3
 8001a38:	f000 fcf9 	bl	800242e <HAL_SYSTICK_Config>
 8001a3c:	1e03      	subs	r3, r0, #0
 8001a3e:	d001      	beq.n	8001a44 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e00f      	b.n	8001a64 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b03      	cmp	r3, #3
 8001a48:	d80b      	bhi.n	8001a62 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	425b      	negs	r3, r3
 8001a50:	2200      	movs	r2, #0
 8001a52:	0018      	movs	r0, r3
 8001a54:	f000 fcc6 	bl	80023e4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <HAL_InitTick+0x64>)
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e000      	b.n	8001a64 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
}
 8001a64:	0018      	movs	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b003      	add	sp, #12
 8001a6a:	bd90      	pop	{r4, r7, pc}
 8001a6c:	20000004 	.word	0x20000004
 8001a70:	2000000c 	.word	0x2000000c
 8001a74:	20000008 	.word	0x20000008

08001a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a7c:	4b05      	ldr	r3, [pc, #20]	@ (8001a94 <HAL_IncTick+0x1c>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	001a      	movs	r2, r3
 8001a82:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <HAL_IncTick+0x20>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	18d2      	adds	r2, r2, r3
 8001a88:	4b03      	ldr	r3, [pc, #12]	@ (8001a98 <HAL_IncTick+0x20>)
 8001a8a:	601a      	str	r2, [r3, #0]
}
 8001a8c:	46c0      	nop			@ (mov r8, r8)
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	46c0      	nop			@ (mov r8, r8)
 8001a94:	2000000c 	.word	0x2000000c
 8001a98:	200004a0 	.word	0x200004a0

08001a9c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa0:	4b02      	ldr	r3, [pc, #8]	@ (8001aac <HAL_GetTick+0x10>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	46c0      	nop			@ (mov r8, r8)
 8001aac:	200004a0 	.word	0x200004a0

08001ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ab8:	f7ff fff0 	bl	8001a9c <HAL_GetTick>
 8001abc:	0003      	movs	r3, r0
 8001abe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	d005      	beq.n	8001ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aca:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <HAL_Delay+0x44>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	001a      	movs	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	189b      	adds	r3, r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001ad6:	46c0      	nop			@ (mov r8, r8)
 8001ad8:	f7ff ffe0 	bl	8001a9c <HAL_GetTick>
 8001adc:	0002      	movs	r2, r0
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d8f7      	bhi.n	8001ad8 <HAL_Delay+0x28>
  {
  }
}
 8001ae8:	46c0      	nop			@ (mov r8, r8)
 8001aea:	46c0      	nop			@ (mov r8, r8)
 8001aec:	46bd      	mov	sp, r7
 8001aee:	b004      	add	sp, #16
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	46c0      	nop			@ (mov r8, r8)
 8001af4:	2000000c 	.word	0x2000000c

08001af8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b00:	230f      	movs	r3, #15
 8001b02:	18fb      	adds	r3, r7, r3
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e125      	b.n	8001d62 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10a      	bne.n	8001b34 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2234      	movs	r2, #52	@ 0x34
 8001b28:	2100      	movs	r1, #0
 8001b2a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f7ff fd3e 	bl	80015b0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b38:	2210      	movs	r2, #16
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	d000      	beq.n	8001b40 <HAL_ADC_Init+0x48>
 8001b3e:	e103      	b.n	8001d48 <HAL_ADC_Init+0x250>
 8001b40:	230f      	movs	r3, #15
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d000      	beq.n	8001b4c <HAL_ADC_Init+0x54>
 8001b4a:	e0fd      	b.n	8001d48 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	2204      	movs	r2, #4
 8001b54:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001b56:	d000      	beq.n	8001b5a <HAL_ADC_Init+0x62>
 8001b58:	e0f6      	b.n	8001d48 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b5e:	4a83      	ldr	r2, [pc, #524]	@ (8001d6c <HAL_ADC_Init+0x274>)
 8001b60:	4013      	ands	r3, r2
 8001b62:	2202      	movs	r2, #2
 8001b64:	431a      	orrs	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	2203      	movs	r2, #3
 8001b72:	4013      	ands	r3, r2
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d112      	bne.n	8001b9e <HAL_ADC_Init+0xa6>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	4013      	ands	r3, r2
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d009      	beq.n	8001b9a <HAL_ADC_Init+0xa2>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	68da      	ldr	r2, [r3, #12]
 8001b8c:	2380      	movs	r3, #128	@ 0x80
 8001b8e:	021b      	lsls	r3, r3, #8
 8001b90:	401a      	ands	r2, r3
 8001b92:	2380      	movs	r3, #128	@ 0x80
 8001b94:	021b      	lsls	r3, r3, #8
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d101      	bne.n	8001b9e <HAL_ADC_Init+0xa6>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <HAL_ADC_Init+0xa8>
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d116      	bne.n	8001bd2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	2218      	movs	r2, #24
 8001bac:	4393      	bics	r3, r2
 8001bae:	0019      	movs	r1, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	0899      	lsrs	r1, r3, #2
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4964      	ldr	r1, [pc, #400]	@ (8001d70 <HAL_ADC_Init+0x278>)
 8001bde:	400a      	ands	r2, r1
 8001be0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	7e1b      	ldrb	r3, [r3, #24]
 8001be6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	7e5b      	ldrb	r3, [r3, #25]
 8001bec:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bee:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	7e9b      	ldrb	r3, [r3, #26]
 8001bf4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001bf6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d002      	beq.n	8001c06 <HAL_ADC_Init+0x10e>
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	015b      	lsls	r3, r3, #5
 8001c04:	e000      	b.n	8001c08 <HAL_ADC_Init+0x110>
 8001c06:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001c08:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001c0e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	691b      	ldr	r3, [r3, #16]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d101      	bne.n	8001c1c <HAL_ADC_Init+0x124>
 8001c18:	2304      	movs	r3, #4
 8001c1a:	e000      	b.n	8001c1e <HAL_ADC_Init+0x126>
 8001c1c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001c1e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2124      	movs	r1, #36	@ 0x24
 8001c24:	5c5b      	ldrb	r3, [r3, r1]
 8001c26:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001c28:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	7edb      	ldrb	r3, [r3, #27]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d115      	bne.n	8001c64 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	7e9b      	ldrb	r3, [r3, #26]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d105      	bne.n	8001c4c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2280      	movs	r2, #128	@ 0x80
 8001c44:	0252      	lsls	r2, r2, #9
 8001c46:	4313      	orrs	r3, r2
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	e00b      	b.n	8001c64 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c50:	2220      	movs	r2, #32
 8001c52:	431a      	orrs	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69da      	ldr	r2, [r3, #28]
 8001c68:	23c2      	movs	r3, #194	@ 0xc2
 8001c6a:	33ff      	adds	r3, #255	@ 0xff
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d007      	beq.n	8001c80 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	68ba      	ldr	r2, [r7, #8]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68d9      	ldr	r1, [r3, #12]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c94:	2380      	movs	r3, #128	@ 0x80
 8001c96:	055b      	lsls	r3, r3, #21
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d01b      	beq.n	8001cd4 <HAL_ADC_Init+0x1dc>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d017      	beq.n	8001cd4 <HAL_ADC_Init+0x1dc>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d013      	beq.n	8001cd4 <HAL_ADC_Init+0x1dc>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb0:	2b03      	cmp	r3, #3
 8001cb2:	d00f      	beq.n	8001cd4 <HAL_ADC_Init+0x1dc>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d00b      	beq.n	8001cd4 <HAL_ADC_Init+0x1dc>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc0:	2b05      	cmp	r3, #5
 8001cc2:	d007      	beq.n	8001cd4 <HAL_ADC_Init+0x1dc>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc8:	2b06      	cmp	r3, #6
 8001cca:	d003      	beq.n	8001cd4 <HAL_ADC_Init+0x1dc>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd0:	2b07      	cmp	r3, #7
 8001cd2:	d112      	bne.n	8001cfa <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	695a      	ldr	r2, [r3, #20]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2107      	movs	r1, #7
 8001ce0:	438a      	bics	r2, r1
 8001ce2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6959      	ldr	r1, [r3, #20]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cee:	2207      	movs	r2, #7
 8001cf0:	401a      	ands	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	4a1c      	ldr	r2, [pc, #112]	@ (8001d74 <HAL_ADC_Init+0x27c>)
 8001d02:	4013      	ands	r3, r2
 8001d04:	68ba      	ldr	r2, [r7, #8]
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d10b      	bne.n	8001d22 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d14:	2203      	movs	r2, #3
 8001d16:	4393      	bics	r3, r2
 8001d18:	2201      	movs	r2, #1
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001d20:	e01c      	b.n	8001d5c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d26:	2212      	movs	r2, #18
 8001d28:	4393      	bics	r3, r2
 8001d2a:	2210      	movs	r2, #16
 8001d2c:	431a      	orrs	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d36:	2201      	movs	r2, #1
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001d3e:	230f      	movs	r3, #15
 8001d40:	18fb      	adds	r3, r7, r3
 8001d42:	2201      	movs	r2, #1
 8001d44:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001d46:	e009      	b.n	8001d5c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d4c:	2210      	movs	r2, #16
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001d54:	230f      	movs	r3, #15
 8001d56:	18fb      	adds	r3, r7, r3
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d5c:	230f      	movs	r3, #15
 8001d5e:	18fb      	adds	r3, r7, r3
 8001d60:	781b      	ldrb	r3, [r3, #0]
}
 8001d62:	0018      	movs	r0, r3
 8001d64:	46bd      	mov	sp, r7
 8001d66:	b004      	add	sp, #16
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	46c0      	nop			@ (mov r8, r8)
 8001d6c:	fffffefd 	.word	0xfffffefd
 8001d70:	fffe0219 	.word	0xfffe0219
 8001d74:	833fffe7 	.word	0x833fffe7

08001d78 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d78:	b590      	push	{r4, r7, lr}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d80:	230f      	movs	r3, #15
 8001d82:	18fb      	adds	r3, r7, r3
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	2204      	movs	r2, #4
 8001d90:	4013      	ands	r3, r2
 8001d92:	d138      	bne.n	8001e06 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2234      	movs	r2, #52	@ 0x34
 8001d98:	5c9b      	ldrb	r3, [r3, r2]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d101      	bne.n	8001da2 <HAL_ADC_Start+0x2a>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e038      	b.n	8001e14 <HAL_ADC_Start+0x9c>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2234      	movs	r2, #52	@ 0x34
 8001da6:	2101      	movs	r1, #1
 8001da8:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7e5b      	ldrb	r3, [r3, #25]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d007      	beq.n	8001dc2 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001db2:	230f      	movs	r3, #15
 8001db4:	18fc      	adds	r4, r7, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	0018      	movs	r0, r3
 8001dba:	f000 f9e3 	bl	8002184 <ADC_Enable>
 8001dbe:	0003      	movs	r3, r0
 8001dc0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001dc2:	230f      	movs	r3, #15
 8001dc4:	18fb      	adds	r3, r7, r3
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d120      	bne.n	8001e0e <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dd0:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <HAL_ADC_Start+0xa4>)
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	2280      	movs	r2, #128	@ 0x80
 8001dd6:	0052      	lsls	r2, r2, #1
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2234      	movs	r2, #52	@ 0x34
 8001de8:	2100      	movs	r1, #0
 8001dea:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	221c      	movs	r2, #28
 8001df2:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	689a      	ldr	r2, [r3, #8]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2104      	movs	r1, #4
 8001e00:	430a      	orrs	r2, r1
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	e003      	b.n	8001e0e <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e06:	230f      	movs	r3, #15
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e0e:	230f      	movs	r3, #15
 8001e10:	18fb      	adds	r3, r7, r3
 8001e12:	781b      	ldrb	r3, [r3, #0]
}
 8001e14:	0018      	movs	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	b005      	add	sp, #20
 8001e1a:	bd90      	pop	{r4, r7, pc}
 8001e1c:	fffff0fe 	.word	0xfffff0fe

08001e20 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	2b08      	cmp	r3, #8
 8001e30:	d102      	bne.n	8001e38 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001e32:	2308      	movs	r3, #8
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	e014      	b.n	8001e62 <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	4013      	ands	r3, r2
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d10b      	bne.n	8001e5e <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	639a      	str	r2, [r3, #56]	@ 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2234      	movs	r2, #52	@ 0x34
 8001e56:	2100      	movs	r1, #0
 8001e58:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e071      	b.n	8001f42 <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001e5e:	230c      	movs	r3, #12
 8001e60:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001e62:	f7ff fe1b 	bl	8001a9c <HAL_GetTick>
 8001e66:	0003      	movs	r3, r0
 8001e68:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e6a:	e01f      	b.n	8001eac <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	d01c      	beq.n	8001eac <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d007      	beq.n	8001e88 <HAL_ADC_PollForConversion+0x68>
 8001e78:	f7ff fe10 	bl	8001a9c <HAL_GetTick>
 8001e7c:	0002      	movs	r2, r0
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d211      	bcs.n	8001eac <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	4013      	ands	r3, r2
 8001e92:	d10b      	bne.n	8001eac <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e98:	2204      	movs	r2, #4
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2234      	movs	r2, #52	@ 0x34
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e04a      	b.n	8001f42 <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d0d9      	beq.n	8001e6c <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ebc:	2280      	movs	r2, #128	@ 0x80
 8001ebe:	0092      	lsls	r2, r2, #2
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	23c0      	movs	r3, #192	@ 0xc0
 8001ece:	011b      	lsls	r3, r3, #4
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d12d      	bne.n	8001f30 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d129      	bne.n	8001f30 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2208      	movs	r2, #8
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	2b08      	cmp	r3, #8
 8001ee8:	d122      	bne.n	8001f30 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d110      	bne.n	8001f18 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	210c      	movs	r1, #12
 8001f02:	438a      	bics	r2, r1
 8001f04:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f0a:	4a10      	ldr	r2, [pc, #64]	@ (8001f4c <HAL_ADC_PollForConversion+0x12c>)
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2201      	movs	r2, #1
 8001f10:	431a      	orrs	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f16:	e00b      	b.n	8001f30 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f1c:	2220      	movs	r2, #32
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f28:	2201      	movs	r2, #1
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	7e1b      	ldrb	r3, [r3, #24]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d103      	bne.n	8001f40 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	220c      	movs	r2, #12
 8001f3e:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	0018      	movs	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	b004      	add	sp, #16
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	46c0      	nop			@ (mov r8, r8)
 8001f4c:	fffffefe 	.word	0xfffffefe

08001f50 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001f5e:	0018      	movs	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b002      	add	sp, #8
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f72:	230f      	movs	r3, #15
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	2200      	movs	r2, #0
 8001f78:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f82:	2380      	movs	r3, #128	@ 0x80
 8001f84:	055b      	lsls	r3, r3, #21
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d011      	beq.n	8001fae <HAL_ADC_ConfigChannel+0x46>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d00d      	beq.n	8001fae <HAL_ADC_ConfigChannel+0x46>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d009      	beq.n	8001fae <HAL_ADC_ConfigChannel+0x46>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	d005      	beq.n	8001fae <HAL_ADC_ConfigChannel+0x46>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	d001      	beq.n	8001fae <HAL_ADC_ConfigChannel+0x46>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2234      	movs	r2, #52	@ 0x34
 8001fb2:	5c9b      	ldrb	r3, [r3, r2]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d101      	bne.n	8001fbc <HAL_ADC_ConfigChannel+0x54>
 8001fb8:	2302      	movs	r3, #2
 8001fba:	e0d0      	b.n	800215e <HAL_ADC_ConfigChannel+0x1f6>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2234      	movs	r2, #52	@ 0x34
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	2204      	movs	r2, #4
 8001fcc:	4013      	ands	r3, r2
 8001fce:	d000      	beq.n	8001fd2 <HAL_ADC_ConfigChannel+0x6a>
 8001fd0:	e0b4      	b.n	800213c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	4a64      	ldr	r2, [pc, #400]	@ (8002168 <HAL_ADC_ConfigChannel+0x200>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d100      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x76>
 8001fdc:	e082      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2201      	movs	r2, #1
 8001fea:	409a      	lsls	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ff8:	2380      	movs	r3, #128	@ 0x80
 8001ffa:	055b      	lsls	r3, r3, #21
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d037      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002004:	2b01      	cmp	r3, #1
 8002006:	d033      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200c:	2b02      	cmp	r3, #2
 800200e:	d02f      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002014:	2b03      	cmp	r3, #3
 8002016:	d02b      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800201c:	2b04      	cmp	r3, #4
 800201e:	d027      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002024:	2b05      	cmp	r3, #5
 8002026:	d023      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202c:	2b06      	cmp	r3, #6
 800202e:	d01f      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002034:	2b07      	cmp	r3, #7
 8002036:	d01b      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	2107      	movs	r1, #7
 8002044:	400b      	ands	r3, r1
 8002046:	429a      	cmp	r2, r3
 8002048:	d012      	beq.n	8002070 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	695a      	ldr	r2, [r3, #20]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2107      	movs	r1, #7
 8002056:	438a      	bics	r2, r1
 8002058:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6959      	ldr	r1, [r3, #20]
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	2207      	movs	r2, #7
 8002066:	401a      	ands	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	430a      	orrs	r2, r1
 800206e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b10      	cmp	r3, #16
 8002076:	d007      	beq.n	8002088 <HAL_ADC_ConfigChannel+0x120>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b11      	cmp	r3, #17
 800207e:	d003      	beq.n	8002088 <HAL_ADC_ConfigChannel+0x120>
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b12      	cmp	r3, #18
 8002086:	d163      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002088:	4b38      	ldr	r3, [pc, #224]	@ (800216c <HAL_ADC_ConfigChannel+0x204>)
 800208a:	6819      	ldr	r1, [r3, #0]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b10      	cmp	r3, #16
 8002092:	d009      	beq.n	80020a8 <HAL_ADC_ConfigChannel+0x140>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b11      	cmp	r3, #17
 800209a:	d102      	bne.n	80020a2 <HAL_ADC_ConfigChannel+0x13a>
 800209c:	2380      	movs	r3, #128	@ 0x80
 800209e:	03db      	lsls	r3, r3, #15
 80020a0:	e004      	b.n	80020ac <HAL_ADC_ConfigChannel+0x144>
 80020a2:	2380      	movs	r3, #128	@ 0x80
 80020a4:	045b      	lsls	r3, r3, #17
 80020a6:	e001      	b.n	80020ac <HAL_ADC_ConfigChannel+0x144>
 80020a8:	2380      	movs	r3, #128	@ 0x80
 80020aa:	041b      	lsls	r3, r3, #16
 80020ac:	4a2f      	ldr	r2, [pc, #188]	@ (800216c <HAL_ADC_ConfigChannel+0x204>)
 80020ae:	430b      	orrs	r3, r1
 80020b0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2b10      	cmp	r3, #16
 80020b8:	d14a      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002170 <HAL_ADC_ConfigChannel+0x208>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	492d      	ldr	r1, [pc, #180]	@ (8002174 <HAL_ADC_ConfigChannel+0x20c>)
 80020c0:	0018      	movs	r0, r3
 80020c2:	f7fe f821 	bl	8000108 <__udivsi3>
 80020c6:	0003      	movs	r3, r0
 80020c8:	001a      	movs	r2, r3
 80020ca:	0013      	movs	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	189b      	adds	r3, r3, r2
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020d4:	e002      	b.n	80020dc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	3b01      	subs	r3, #1
 80020da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1f9      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x16e>
 80020e2:	e035      	b.n	8002150 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2101      	movs	r1, #1
 80020f0:	4099      	lsls	r1, r3
 80020f2:	000b      	movs	r3, r1
 80020f4:	43d9      	mvns	r1, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	400a      	ands	r2, r1
 80020fc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b10      	cmp	r3, #16
 8002104:	d007      	beq.n	8002116 <HAL_ADC_ConfigChannel+0x1ae>
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2b11      	cmp	r3, #17
 800210c:	d003      	beq.n	8002116 <HAL_ADC_ConfigChannel+0x1ae>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2b12      	cmp	r3, #18
 8002114:	d11c      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002116:	4b15      	ldr	r3, [pc, #84]	@ (800216c <HAL_ADC_ConfigChannel+0x204>)
 8002118:	6819      	ldr	r1, [r3, #0]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b10      	cmp	r3, #16
 8002120:	d007      	beq.n	8002132 <HAL_ADC_ConfigChannel+0x1ca>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2b11      	cmp	r3, #17
 8002128:	d101      	bne.n	800212e <HAL_ADC_ConfigChannel+0x1c6>
 800212a:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <HAL_ADC_ConfigChannel+0x210>)
 800212c:	e002      	b.n	8002134 <HAL_ADC_ConfigChannel+0x1cc>
 800212e:	4b13      	ldr	r3, [pc, #76]	@ (800217c <HAL_ADC_ConfigChannel+0x214>)
 8002130:	e000      	b.n	8002134 <HAL_ADC_ConfigChannel+0x1cc>
 8002132:	4b13      	ldr	r3, [pc, #76]	@ (8002180 <HAL_ADC_ConfigChannel+0x218>)
 8002134:	4a0d      	ldr	r2, [pc, #52]	@ (800216c <HAL_ADC_ConfigChannel+0x204>)
 8002136:	400b      	ands	r3, r1
 8002138:	6013      	str	r3, [r2, #0]
 800213a:	e009      	b.n	8002150 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002140:	2220      	movs	r2, #32
 8002142:	431a      	orrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002148:	230f      	movs	r3, #15
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	2201      	movs	r2, #1
 800214e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2234      	movs	r2, #52	@ 0x34
 8002154:	2100      	movs	r1, #0
 8002156:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002158:	230f      	movs	r3, #15
 800215a:	18fb      	adds	r3, r7, r3
 800215c:	781b      	ldrb	r3, [r3, #0]
}
 800215e:	0018      	movs	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	b004      	add	sp, #16
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	00001001 	.word	0x00001001
 800216c:	40012708 	.word	0x40012708
 8002170:	20000004 	.word	0x20000004
 8002174:	000f4240 	.word	0x000f4240
 8002178:	ffbfffff 	.word	0xffbfffff
 800217c:	feffffff 	.word	0xfeffffff
 8002180:	ff7fffff 	.word	0xff7fffff

08002184 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002190:	2300      	movs	r3, #0
 8002192:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2203      	movs	r2, #3
 800219c:	4013      	ands	r3, r2
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d112      	bne.n	80021c8 <ADC_Enable+0x44>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2201      	movs	r2, #1
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d009      	beq.n	80021c4 <ADC_Enable+0x40>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68da      	ldr	r2, [r3, #12]
 80021b6:	2380      	movs	r3, #128	@ 0x80
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	401a      	ands	r2, r3
 80021bc:	2380      	movs	r3, #128	@ 0x80
 80021be:	021b      	lsls	r3, r3, #8
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d101      	bne.n	80021c8 <ADC_Enable+0x44>
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <ADC_Enable+0x46>
 80021c8:	2300      	movs	r3, #0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d152      	bne.n	8002274 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002280 <ADC_Enable+0xfc>)
 80021d6:	4013      	ands	r3, r2
 80021d8:	d00d      	beq.n	80021f6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021de:	2210      	movs	r2, #16
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ea:	2201      	movs	r2, #1
 80021ec:	431a      	orrs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e03f      	b.n	8002276 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2101      	movs	r1, #1
 8002202:	430a      	orrs	r2, r1
 8002204:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002206:	4b1f      	ldr	r3, [pc, #124]	@ (8002284 <ADC_Enable+0x100>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	491f      	ldr	r1, [pc, #124]	@ (8002288 <ADC_Enable+0x104>)
 800220c:	0018      	movs	r0, r3
 800220e:	f7fd ff7b 	bl	8000108 <__udivsi3>
 8002212:	0003      	movs	r3, r0
 8002214:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002216:	e002      	b.n	800221e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	3b01      	subs	r3, #1
 800221c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1f9      	bne.n	8002218 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002224:	f7ff fc3a 	bl	8001a9c <HAL_GetTick>
 8002228:	0003      	movs	r3, r0
 800222a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800222c:	e01b      	b.n	8002266 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800222e:	f7ff fc35 	bl	8001a9c <HAL_GetTick>
 8002232:	0002      	movs	r2, r0
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d914      	bls.n	8002266 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2201      	movs	r2, #1
 8002244:	4013      	ands	r3, r2
 8002246:	2b01      	cmp	r3, #1
 8002248:	d00d      	beq.n	8002266 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800224e:	2210      	movs	r2, #16
 8002250:	431a      	orrs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800225a:	2201      	movs	r2, #1
 800225c:	431a      	orrs	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e007      	b.n	8002276 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2201      	movs	r2, #1
 800226e:	4013      	ands	r3, r2
 8002270:	2b01      	cmp	r3, #1
 8002272:	d1dc      	bne.n	800222e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	0018      	movs	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	b004      	add	sp, #16
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	80000017 	.word	0x80000017
 8002284:	20000004 	.word	0x20000004
 8002288:	000f4240 	.word	0x000f4240

0800228c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	0002      	movs	r2, r0
 8002294:	1dfb      	adds	r3, r7, #7
 8002296:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002298:	1dfb      	adds	r3, r7, #7
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	2b7f      	cmp	r3, #127	@ 0x7f
 800229e:	d809      	bhi.n	80022b4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022a0:	1dfb      	adds	r3, r7, #7
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	001a      	movs	r2, r3
 80022a6:	231f      	movs	r3, #31
 80022a8:	401a      	ands	r2, r3
 80022aa:	4b04      	ldr	r3, [pc, #16]	@ (80022bc <__NVIC_EnableIRQ+0x30>)
 80022ac:	2101      	movs	r1, #1
 80022ae:	4091      	lsls	r1, r2
 80022b0:	000a      	movs	r2, r1
 80022b2:	601a      	str	r2, [r3, #0]
  }
}
 80022b4:	46c0      	nop			@ (mov r8, r8)
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b002      	add	sp, #8
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	e000e100 	.word	0xe000e100

080022c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	0002      	movs	r2, r0
 80022c8:	6039      	str	r1, [r7, #0]
 80022ca:	1dfb      	adds	r3, r7, #7
 80022cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80022ce:	1dfb      	adds	r3, r7, #7
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80022d4:	d828      	bhi.n	8002328 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002394 <__NVIC_SetPriority+0xd4>)
 80022d8:	1dfb      	adds	r3, r7, #7
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	b25b      	sxtb	r3, r3
 80022de:	089b      	lsrs	r3, r3, #2
 80022e0:	33c0      	adds	r3, #192	@ 0xc0
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	589b      	ldr	r3, [r3, r2]
 80022e6:	1dfa      	adds	r2, r7, #7
 80022e8:	7812      	ldrb	r2, [r2, #0]
 80022ea:	0011      	movs	r1, r2
 80022ec:	2203      	movs	r2, #3
 80022ee:	400a      	ands	r2, r1
 80022f0:	00d2      	lsls	r2, r2, #3
 80022f2:	21ff      	movs	r1, #255	@ 0xff
 80022f4:	4091      	lsls	r1, r2
 80022f6:	000a      	movs	r2, r1
 80022f8:	43d2      	mvns	r2, r2
 80022fa:	401a      	ands	r2, r3
 80022fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	019b      	lsls	r3, r3, #6
 8002302:	22ff      	movs	r2, #255	@ 0xff
 8002304:	401a      	ands	r2, r3
 8002306:	1dfb      	adds	r3, r7, #7
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	0018      	movs	r0, r3
 800230c:	2303      	movs	r3, #3
 800230e:	4003      	ands	r3, r0
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002314:	481f      	ldr	r0, [pc, #124]	@ (8002394 <__NVIC_SetPriority+0xd4>)
 8002316:	1dfb      	adds	r3, r7, #7
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	b25b      	sxtb	r3, r3
 800231c:	089b      	lsrs	r3, r3, #2
 800231e:	430a      	orrs	r2, r1
 8002320:	33c0      	adds	r3, #192	@ 0xc0
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002326:	e031      	b.n	800238c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002328:	4a1b      	ldr	r2, [pc, #108]	@ (8002398 <__NVIC_SetPriority+0xd8>)
 800232a:	1dfb      	adds	r3, r7, #7
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	0019      	movs	r1, r3
 8002330:	230f      	movs	r3, #15
 8002332:	400b      	ands	r3, r1
 8002334:	3b08      	subs	r3, #8
 8002336:	089b      	lsrs	r3, r3, #2
 8002338:	3306      	adds	r3, #6
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	18d3      	adds	r3, r2, r3
 800233e:	3304      	adds	r3, #4
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	1dfa      	adds	r2, r7, #7
 8002344:	7812      	ldrb	r2, [r2, #0]
 8002346:	0011      	movs	r1, r2
 8002348:	2203      	movs	r2, #3
 800234a:	400a      	ands	r2, r1
 800234c:	00d2      	lsls	r2, r2, #3
 800234e:	21ff      	movs	r1, #255	@ 0xff
 8002350:	4091      	lsls	r1, r2
 8002352:	000a      	movs	r2, r1
 8002354:	43d2      	mvns	r2, r2
 8002356:	401a      	ands	r2, r3
 8002358:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	019b      	lsls	r3, r3, #6
 800235e:	22ff      	movs	r2, #255	@ 0xff
 8002360:	401a      	ands	r2, r3
 8002362:	1dfb      	adds	r3, r7, #7
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	0018      	movs	r0, r3
 8002368:	2303      	movs	r3, #3
 800236a:	4003      	ands	r3, r0
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002370:	4809      	ldr	r0, [pc, #36]	@ (8002398 <__NVIC_SetPriority+0xd8>)
 8002372:	1dfb      	adds	r3, r7, #7
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	001c      	movs	r4, r3
 8002378:	230f      	movs	r3, #15
 800237a:	4023      	ands	r3, r4
 800237c:	3b08      	subs	r3, #8
 800237e:	089b      	lsrs	r3, r3, #2
 8002380:	430a      	orrs	r2, r1
 8002382:	3306      	adds	r3, #6
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	18c3      	adds	r3, r0, r3
 8002388:	3304      	adds	r3, #4
 800238a:	601a      	str	r2, [r3, #0]
}
 800238c:	46c0      	nop			@ (mov r8, r8)
 800238e:	46bd      	mov	sp, r7
 8002390:	b003      	add	sp, #12
 8002392:	bd90      	pop	{r4, r7, pc}
 8002394:	e000e100 	.word	0xe000e100
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	1e5a      	subs	r2, r3, #1
 80023a8:	2380      	movs	r3, #128	@ 0x80
 80023aa:	045b      	lsls	r3, r3, #17
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d301      	bcc.n	80023b4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023b0:	2301      	movs	r3, #1
 80023b2:	e010      	b.n	80023d6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023b4:	4b0a      	ldr	r3, [pc, #40]	@ (80023e0 <SysTick_Config+0x44>)
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	3a01      	subs	r2, #1
 80023ba:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023bc:	2301      	movs	r3, #1
 80023be:	425b      	negs	r3, r3
 80023c0:	2103      	movs	r1, #3
 80023c2:	0018      	movs	r0, r3
 80023c4:	f7ff ff7c 	bl	80022c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c8:	4b05      	ldr	r3, [pc, #20]	@ (80023e0 <SysTick_Config+0x44>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ce:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <SysTick_Config+0x44>)
 80023d0:	2207      	movs	r2, #7
 80023d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	0018      	movs	r0, r3
 80023d8:	46bd      	mov	sp, r7
 80023da:	b002      	add	sp, #8
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	e000e010 	.word	0xe000e010

080023e4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60b9      	str	r1, [r7, #8]
 80023ec:	607a      	str	r2, [r7, #4]
 80023ee:	210f      	movs	r1, #15
 80023f0:	187b      	adds	r3, r7, r1
 80023f2:	1c02      	adds	r2, r0, #0
 80023f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	187b      	adds	r3, r7, r1
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	b25b      	sxtb	r3, r3
 80023fe:	0011      	movs	r1, r2
 8002400:	0018      	movs	r0, r3
 8002402:	f7ff ff5d 	bl	80022c0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8002406:	46c0      	nop			@ (mov r8, r8)
 8002408:	46bd      	mov	sp, r7
 800240a:	b004      	add	sp, #16
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	0002      	movs	r2, r0
 8002416:	1dfb      	adds	r3, r7, #7
 8002418:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800241a:	1dfb      	adds	r3, r7, #7
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	b25b      	sxtb	r3, r3
 8002420:	0018      	movs	r0, r3
 8002422:	f7ff ff33 	bl	800228c <__NVIC_EnableIRQ>
}
 8002426:	46c0      	nop			@ (mov r8, r8)
 8002428:	46bd      	mov	sp, r7
 800242a:	b002      	add	sp, #8
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	0018      	movs	r0, r3
 800243a:	f7ff ffaf 	bl	800239c <SysTick_Config>
 800243e:	0003      	movs	r3, r0
}
 8002440:	0018      	movs	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	b002      	add	sp, #8
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002456:	e155      	b.n	8002704 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2101      	movs	r1, #1
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	4091      	lsls	r1, r2
 8002462:	000a      	movs	r2, r1
 8002464:	4013      	ands	r3, r2
 8002466:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d100      	bne.n	8002470 <HAL_GPIO_Init+0x28>
 800246e:	e146      	b.n	80026fe <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2203      	movs	r2, #3
 8002476:	4013      	ands	r3, r2
 8002478:	2b01      	cmp	r3, #1
 800247a:	d005      	beq.n	8002488 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2203      	movs	r2, #3
 8002482:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002484:	2b02      	cmp	r3, #2
 8002486:	d130      	bne.n	80024ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	2203      	movs	r2, #3
 8002494:	409a      	lsls	r2, r3
 8002496:	0013      	movs	r3, r2
 8002498:	43da      	mvns	r2, r3
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	4013      	ands	r3, r2
 800249e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	409a      	lsls	r2, r3
 80024aa:	0013      	movs	r3, r2
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024be:	2201      	movs	r2, #1
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	409a      	lsls	r2, r3
 80024c4:	0013      	movs	r3, r2
 80024c6:	43da      	mvns	r2, r3
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	4013      	ands	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	091b      	lsrs	r3, r3, #4
 80024d4:	2201      	movs	r2, #1
 80024d6:	401a      	ands	r2, r3
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	409a      	lsls	r2, r3
 80024dc:	0013      	movs	r3, r2
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2203      	movs	r2, #3
 80024f0:	4013      	ands	r3, r2
 80024f2:	2b03      	cmp	r3, #3
 80024f4:	d017      	beq.n	8002526 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	2203      	movs	r2, #3
 8002502:	409a      	lsls	r2, r3
 8002504:	0013      	movs	r3, r2
 8002506:	43da      	mvns	r2, r3
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	4013      	ands	r3, r2
 800250c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	409a      	lsls	r2, r3
 8002518:	0013      	movs	r3, r2
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2203      	movs	r2, #3
 800252c:	4013      	ands	r3, r2
 800252e:	2b02      	cmp	r3, #2
 8002530:	d123      	bne.n	800257a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	08da      	lsrs	r2, r3, #3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	3208      	adds	r2, #8
 800253a:	0092      	lsls	r2, r2, #2
 800253c:	58d3      	ldr	r3, [r2, r3]
 800253e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2207      	movs	r2, #7
 8002544:	4013      	ands	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	220f      	movs	r2, #15
 800254a:	409a      	lsls	r2, r3
 800254c:	0013      	movs	r3, r2
 800254e:	43da      	mvns	r2, r3
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4013      	ands	r3, r2
 8002554:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	691a      	ldr	r2, [r3, #16]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2107      	movs	r1, #7
 800255e:	400b      	ands	r3, r1
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	409a      	lsls	r2, r3
 8002564:	0013      	movs	r3, r2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	08da      	lsrs	r2, r3, #3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3208      	adds	r2, #8
 8002574:	0092      	lsls	r2, r2, #2
 8002576:	6939      	ldr	r1, [r7, #16]
 8002578:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	2203      	movs	r2, #3
 8002586:	409a      	lsls	r2, r3
 8002588:	0013      	movs	r3, r2
 800258a:	43da      	mvns	r2, r3
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2203      	movs	r2, #3
 8002598:	401a      	ands	r2, r3
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	409a      	lsls	r2, r3
 80025a0:	0013      	movs	r3, r2
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	23c0      	movs	r3, #192	@ 0xc0
 80025b4:	029b      	lsls	r3, r3, #10
 80025b6:	4013      	ands	r3, r2
 80025b8:	d100      	bne.n	80025bc <HAL_GPIO_Init+0x174>
 80025ba:	e0a0      	b.n	80026fe <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025bc:	4b57      	ldr	r3, [pc, #348]	@ (800271c <HAL_GPIO_Init+0x2d4>)
 80025be:	699a      	ldr	r2, [r3, #24]
 80025c0:	4b56      	ldr	r3, [pc, #344]	@ (800271c <HAL_GPIO_Init+0x2d4>)
 80025c2:	2101      	movs	r1, #1
 80025c4:	430a      	orrs	r2, r1
 80025c6:	619a      	str	r2, [r3, #24]
 80025c8:	4b54      	ldr	r3, [pc, #336]	@ (800271c <HAL_GPIO_Init+0x2d4>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	2201      	movs	r2, #1
 80025ce:	4013      	ands	r3, r2
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025d4:	4a52      	ldr	r2, [pc, #328]	@ (8002720 <HAL_GPIO_Init+0x2d8>)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	089b      	lsrs	r3, r3, #2
 80025da:	3302      	adds	r3, #2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	589b      	ldr	r3, [r3, r2]
 80025e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	2203      	movs	r2, #3
 80025e6:	4013      	ands	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	220f      	movs	r2, #15
 80025ec:	409a      	lsls	r2, r3
 80025ee:	0013      	movs	r3, r2
 80025f0:	43da      	mvns	r2, r3
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	2390      	movs	r3, #144	@ 0x90
 80025fc:	05db      	lsls	r3, r3, #23
 80025fe:	429a      	cmp	r2, r3
 8002600:	d019      	beq.n	8002636 <HAL_GPIO_Init+0x1ee>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a47      	ldr	r2, [pc, #284]	@ (8002724 <HAL_GPIO_Init+0x2dc>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d013      	beq.n	8002632 <HAL_GPIO_Init+0x1ea>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a46      	ldr	r2, [pc, #280]	@ (8002728 <HAL_GPIO_Init+0x2e0>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d00d      	beq.n	800262e <HAL_GPIO_Init+0x1e6>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a45      	ldr	r2, [pc, #276]	@ (800272c <HAL_GPIO_Init+0x2e4>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d007      	beq.n	800262a <HAL_GPIO_Init+0x1e2>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a44      	ldr	r2, [pc, #272]	@ (8002730 <HAL_GPIO_Init+0x2e8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d101      	bne.n	8002626 <HAL_GPIO_Init+0x1de>
 8002622:	2304      	movs	r3, #4
 8002624:	e008      	b.n	8002638 <HAL_GPIO_Init+0x1f0>
 8002626:	2305      	movs	r3, #5
 8002628:	e006      	b.n	8002638 <HAL_GPIO_Init+0x1f0>
 800262a:	2303      	movs	r3, #3
 800262c:	e004      	b.n	8002638 <HAL_GPIO_Init+0x1f0>
 800262e:	2302      	movs	r3, #2
 8002630:	e002      	b.n	8002638 <HAL_GPIO_Init+0x1f0>
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <HAL_GPIO_Init+0x1f0>
 8002636:	2300      	movs	r3, #0
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	2103      	movs	r1, #3
 800263c:	400a      	ands	r2, r1
 800263e:	0092      	lsls	r2, r2, #2
 8002640:	4093      	lsls	r3, r2
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	4313      	orrs	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002648:	4935      	ldr	r1, [pc, #212]	@ (8002720 <HAL_GPIO_Init+0x2d8>)
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	089b      	lsrs	r3, r3, #2
 800264e:	3302      	adds	r3, #2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002656:	4b37      	ldr	r3, [pc, #220]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	43da      	mvns	r2, r3
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	4013      	ands	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	2380      	movs	r3, #128	@ 0x80
 800266c:	035b      	lsls	r3, r3, #13
 800266e:	4013      	ands	r3, r2
 8002670:	d003      	beq.n	800267a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800267a:	4b2e      	ldr	r3, [pc, #184]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002680:	4b2c      	ldr	r3, [pc, #176]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	43da      	mvns	r2, r3
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	4013      	ands	r3, r2
 800268e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	2380      	movs	r3, #128	@ 0x80
 8002696:	039b      	lsls	r3, r3, #14
 8002698:	4013      	ands	r3, r2
 800269a:	d003      	beq.n	80026a4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80026a4:	4b23      	ldr	r3, [pc, #140]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80026aa:	4b22      	ldr	r3, [pc, #136]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	43da      	mvns	r2, r3
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	029b      	lsls	r3, r3, #10
 80026c2:	4013      	ands	r3, r2
 80026c4:	d003      	beq.n	80026ce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80026ce:	4b19      	ldr	r3, [pc, #100]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80026d4:	4b17      	ldr	r3, [pc, #92]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	43da      	mvns	r2, r3
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	4013      	ands	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	025b      	lsls	r3, r3, #9
 80026ec:	4013      	ands	r3, r2
 80026ee:	d003      	beq.n	80026f8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80026f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002734 <HAL_GPIO_Init+0x2ec>)
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	3301      	adds	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	40da      	lsrs	r2, r3
 800270c:	1e13      	subs	r3, r2, #0
 800270e:	d000      	beq.n	8002712 <HAL_GPIO_Init+0x2ca>
 8002710:	e6a2      	b.n	8002458 <HAL_GPIO_Init+0x10>
  } 
}
 8002712:	46c0      	nop			@ (mov r8, r8)
 8002714:	46c0      	nop			@ (mov r8, r8)
 8002716:	46bd      	mov	sp, r7
 8002718:	b006      	add	sp, #24
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40021000 	.word	0x40021000
 8002720:	40010000 	.word	0x40010000
 8002724:	48000400 	.word	0x48000400
 8002728:	48000800 	.word	0x48000800
 800272c:	48000c00 	.word	0x48000c00
 8002730:	48001000 	.word	0x48001000
 8002734:	40010400 	.word	0x40010400

08002738 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	000a      	movs	r2, r1
 8002742:	1cbb      	adds	r3, r7, #2
 8002744:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	1cba      	adds	r2, r7, #2
 800274c:	8812      	ldrh	r2, [r2, #0]
 800274e:	4013      	ands	r3, r2
 8002750:	d004      	beq.n	800275c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002752:	230f      	movs	r3, #15
 8002754:	18fb      	adds	r3, r7, r3
 8002756:	2201      	movs	r2, #1
 8002758:	701a      	strb	r2, [r3, #0]
 800275a:	e003      	b.n	8002764 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800275c:	230f      	movs	r3, #15
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002764:	230f      	movs	r3, #15
 8002766:	18fb      	adds	r3, r7, r3
 8002768:	781b      	ldrb	r3, [r3, #0]
  }
 800276a:	0018      	movs	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	b004      	add	sp, #16
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
 800277a:	0008      	movs	r0, r1
 800277c:	0011      	movs	r1, r2
 800277e:	1cbb      	adds	r3, r7, #2
 8002780:	1c02      	adds	r2, r0, #0
 8002782:	801a      	strh	r2, [r3, #0]
 8002784:	1c7b      	adds	r3, r7, #1
 8002786:	1c0a      	adds	r2, r1, #0
 8002788:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800278a:	1c7b      	adds	r3, r7, #1
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d004      	beq.n	800279c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002792:	1cbb      	adds	r3, r7, #2
 8002794:	881a      	ldrh	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800279a:	e003      	b.n	80027a4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800279c:	1cbb      	adds	r3, r7, #2
 800279e:	881a      	ldrh	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027a4:	46c0      	nop			@ (mov r8, r8)
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b002      	add	sp, #8
 80027aa:	bd80      	pop	{r7, pc}

080027ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e08f      	b.n	80028de <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2241      	movs	r2, #65	@ 0x41
 80027c2:	5c9b      	ldrb	r3, [r3, r2]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d107      	bne.n	80027da <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2240      	movs	r2, #64	@ 0x40
 80027ce:	2100      	movs	r1, #0
 80027d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	0018      	movs	r0, r3
 80027d6:	f7fe ff31 	bl	800163c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2241      	movs	r2, #65	@ 0x41
 80027de:	2124      	movs	r1, #36	@ 0x24
 80027e0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2101      	movs	r1, #1
 80027ee:	438a      	bics	r2, r1
 80027f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	493b      	ldr	r1, [pc, #236]	@ (80028e8 <HAL_I2C_Init+0x13c>)
 80027fc:	400a      	ands	r2, r1
 80027fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689a      	ldr	r2, [r3, #8]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4938      	ldr	r1, [pc, #224]	@ (80028ec <HAL_I2C_Init+0x140>)
 800280c:	400a      	ands	r2, r1
 800280e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d108      	bne.n	800282a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2180      	movs	r1, #128	@ 0x80
 8002822:	0209      	lsls	r1, r1, #8
 8002824:	430a      	orrs	r2, r1
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	e007      	b.n	800283a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2184      	movs	r1, #132	@ 0x84
 8002834:	0209      	lsls	r1, r1, #8
 8002836:	430a      	orrs	r2, r1
 8002838:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	2b02      	cmp	r3, #2
 8002840:	d109      	bne.n	8002856 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2180      	movs	r1, #128	@ 0x80
 800284e:	0109      	lsls	r1, r1, #4
 8002850:	430a      	orrs	r2, r1
 8002852:	605a      	str	r2, [r3, #4]
 8002854:	e007      	b.n	8002866 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4923      	ldr	r1, [pc, #140]	@ (80028f0 <HAL_I2C_Init+0x144>)
 8002862:	400a      	ands	r2, r1
 8002864:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4920      	ldr	r1, [pc, #128]	@ (80028f4 <HAL_I2C_Init+0x148>)
 8002872:	430a      	orrs	r2, r1
 8002874:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	491a      	ldr	r1, [pc, #104]	@ (80028ec <HAL_I2C_Init+0x140>)
 8002882:	400a      	ands	r2, r1
 8002884:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	691a      	ldr	r2, [r3, #16]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	431a      	orrs	r2, r3
 8002890:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69d9      	ldr	r1, [r3, #28]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a1a      	ldr	r2, [r3, #32]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2101      	movs	r1, #1
 80028bc:	430a      	orrs	r2, r1
 80028be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2241      	movs	r2, #65	@ 0x41
 80028ca:	2120      	movs	r1, #32
 80028cc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2242      	movs	r2, #66	@ 0x42
 80028d8:	2100      	movs	r1, #0
 80028da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	0018      	movs	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b002      	add	sp, #8
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			@ (mov r8, r8)
 80028e8:	f0ffffff 	.word	0xf0ffffff
 80028ec:	ffff7fff 	.word	0xffff7fff
 80028f0:	fffff7ff 	.word	0xfffff7ff
 80028f4:	02008000 	.word	0x02008000

080028f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2241      	movs	r2, #65	@ 0x41
 8002906:	5c9b      	ldrb	r3, [r3, r2]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b20      	cmp	r3, #32
 800290c:	d138      	bne.n	8002980 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2240      	movs	r2, #64	@ 0x40
 8002912:	5c9b      	ldrb	r3, [r3, r2]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002918:	2302      	movs	r3, #2
 800291a:	e032      	b.n	8002982 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2240      	movs	r2, #64	@ 0x40
 8002920:	2101      	movs	r1, #1
 8002922:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2241      	movs	r2, #65	@ 0x41
 8002928:	2124      	movs	r1, #36	@ 0x24
 800292a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2101      	movs	r1, #1
 8002938:	438a      	bics	r2, r1
 800293a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4911      	ldr	r1, [pc, #68]	@ (800298c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002948:	400a      	ands	r2, r1
 800294a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6819      	ldr	r1, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2101      	movs	r1, #1
 8002968:	430a      	orrs	r2, r1
 800296a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2241      	movs	r2, #65	@ 0x41
 8002970:	2120      	movs	r1, #32
 8002972:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2240      	movs	r2, #64	@ 0x40
 8002978:	2100      	movs	r1, #0
 800297a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800297c:	2300      	movs	r3, #0
 800297e:	e000      	b.n	8002982 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002980:	2302      	movs	r3, #2
  }
}
 8002982:	0018      	movs	r0, r3
 8002984:	46bd      	mov	sp, r7
 8002986:	b002      	add	sp, #8
 8002988:	bd80      	pop	{r7, pc}
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	ffffefff 	.word	0xffffefff

08002990 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2241      	movs	r2, #65	@ 0x41
 800299e:	5c9b      	ldrb	r3, [r3, r2]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	d139      	bne.n	8002a1a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2240      	movs	r2, #64	@ 0x40
 80029aa:	5c9b      	ldrb	r3, [r3, r2]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e033      	b.n	8002a1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2240      	movs	r2, #64	@ 0x40
 80029b8:	2101      	movs	r1, #1
 80029ba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2241      	movs	r2, #65	@ 0x41
 80029c0:	2124      	movs	r1, #36	@ 0x24
 80029c2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2101      	movs	r1, #1
 80029d0:	438a      	bics	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a11      	ldr	r2, [pc, #68]	@ (8002a24 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	021b      	lsls	r3, r3, #8
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	430a      	orrs	r2, r1
 8002a04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2241      	movs	r2, #65	@ 0x41
 8002a0a:	2120      	movs	r1, #32
 8002a0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2240      	movs	r2, #64	@ 0x40
 8002a12:	2100      	movs	r1, #0
 8002a14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	e000      	b.n	8002a1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a1a:	2302      	movs	r3, #2
  }
}
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b004      	add	sp, #16
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	fffff0ff 	.word	0xfffff0ff

08002a28 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a28:	b590      	push	{r4, r7, lr}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e0e4      	b.n	8002c04 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a73      	ldr	r2, [pc, #460]	@ (8002c0c <HAL_PCD_Init+0x1e4>)
 8002a3e:	5c9b      	ldrb	r3, [r3, r2]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d108      	bne.n	8002a58 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	23a4      	movs	r3, #164	@ 0xa4
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	0018      	movs	r0, r3
 8002a54:	f7fe ff52 	bl	80018fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a6c      	ldr	r2, [pc, #432]	@ (8002c0c <HAL_PCD_Init+0x1e4>)
 8002a5c:	2103      	movs	r1, #3
 8002a5e:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	0018      	movs	r0, r3
 8002a66:	f001 fa8d 	bl	8003f84 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a6a:	230f      	movs	r3, #15
 8002a6c:	18fb      	adds	r3, r7, r3
 8002a6e:	2200      	movs	r2, #0
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	e047      	b.n	8002b04 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a74:	200f      	movs	r0, #15
 8002a76:	183b      	adds	r3, r7, r0
 8002a78:	781a      	ldrb	r2, [r3, #0]
 8002a7a:	6879      	ldr	r1, [r7, #4]
 8002a7c:	0013      	movs	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	189b      	adds	r3, r3, r2
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	18cb      	adds	r3, r1, r3
 8002a86:	3311      	adds	r3, #17
 8002a88:	2201      	movs	r2, #1
 8002a8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a8c:	183b      	adds	r3, r7, r0
 8002a8e:	781a      	ldrb	r2, [r3, #0]
 8002a90:	6879      	ldr	r1, [r7, #4]
 8002a92:	0013      	movs	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	189b      	adds	r3, r3, r2
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	18cb      	adds	r3, r1, r3
 8002a9c:	3310      	adds	r3, #16
 8002a9e:	183a      	adds	r2, r7, r0
 8002aa0:	7812      	ldrb	r2, [r2, #0]
 8002aa2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002aa4:	183b      	adds	r3, r7, r0
 8002aa6:	781a      	ldrb	r2, [r3, #0]
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	0013      	movs	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	189b      	adds	r3, r3, r2
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	18cb      	adds	r3, r1, r3
 8002ab4:	3313      	adds	r3, #19
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002aba:	183b      	adds	r3, r7, r0
 8002abc:	781a      	ldrb	r2, [r3, #0]
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	0013      	movs	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	189b      	adds	r3, r3, r2
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	18cb      	adds	r3, r1, r3
 8002aca:	3320      	adds	r3, #32
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ad0:	183b      	adds	r3, r7, r0
 8002ad2:	781a      	ldrb	r2, [r3, #0]
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	0013      	movs	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	189b      	adds	r3, r3, r2
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	18cb      	adds	r3, r1, r3
 8002ae0:	3324      	adds	r3, #36	@ 0x24
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ae6:	183b      	adds	r3, r7, r0
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	0013      	movs	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	189b      	adds	r3, r3, r2
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	2200      	movs	r2, #0
 8002af8:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002afa:	183b      	adds	r3, r7, r0
 8002afc:	781a      	ldrb	r2, [r3, #0]
 8002afe:	183b      	adds	r3, r7, r0
 8002b00:	3201      	adds	r2, #1
 8002b02:	701a      	strb	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	791b      	ldrb	r3, [r3, #4]
 8002b08:	210f      	movs	r1, #15
 8002b0a:	187a      	adds	r2, r7, r1
 8002b0c:	7812      	ldrb	r2, [r2, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d3b0      	bcc.n	8002a74 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b12:	187b      	adds	r3, r7, r1
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
 8002b18:	e056      	b.n	8002bc8 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b1a:	240f      	movs	r4, #15
 8002b1c:	193b      	adds	r3, r7, r4
 8002b1e:	781a      	ldrb	r2, [r3, #0]
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	2352      	movs	r3, #82	@ 0x52
 8002b24:	33ff      	adds	r3, #255	@ 0xff
 8002b26:	0019      	movs	r1, r3
 8002b28:	0013      	movs	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	189b      	adds	r3, r3, r2
 8002b2e:	00db      	lsls	r3, r3, #3
 8002b30:	18c3      	adds	r3, r0, r3
 8002b32:	185b      	adds	r3, r3, r1
 8002b34:	2200      	movs	r2, #0
 8002b36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b38:	193b      	adds	r3, r7, r4
 8002b3a:	781a      	ldrb	r2, [r3, #0]
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	23a8      	movs	r3, #168	@ 0xa8
 8002b40:	0059      	lsls	r1, r3, #1
 8002b42:	0013      	movs	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	189b      	adds	r3, r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	18c3      	adds	r3, r0, r3
 8002b4c:	185b      	adds	r3, r3, r1
 8002b4e:	193a      	adds	r2, r7, r4
 8002b50:	7812      	ldrb	r2, [r2, #0]
 8002b52:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b54:	193b      	adds	r3, r7, r4
 8002b56:	781a      	ldrb	r2, [r3, #0]
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	2354      	movs	r3, #84	@ 0x54
 8002b5c:	33ff      	adds	r3, #255	@ 0xff
 8002b5e:	0019      	movs	r1, r3
 8002b60:	0013      	movs	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	189b      	adds	r3, r3, r2
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	18c3      	adds	r3, r0, r3
 8002b6a:	185b      	adds	r3, r3, r1
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b70:	193b      	adds	r3, r7, r4
 8002b72:	781a      	ldrb	r2, [r3, #0]
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	23b0      	movs	r3, #176	@ 0xb0
 8002b78:	0059      	lsls	r1, r3, #1
 8002b7a:	0013      	movs	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	189b      	adds	r3, r3, r2
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	18c3      	adds	r3, r0, r3
 8002b84:	185b      	adds	r3, r3, r1
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b8a:	193b      	adds	r3, r7, r4
 8002b8c:	781a      	ldrb	r2, [r3, #0]
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	23b2      	movs	r3, #178	@ 0xb2
 8002b92:	0059      	lsls	r1, r3, #1
 8002b94:	0013      	movs	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	189b      	adds	r3, r3, r2
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	18c3      	adds	r3, r0, r3
 8002b9e:	185b      	adds	r3, r3, r1
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002ba4:	193b      	adds	r3, r7, r4
 8002ba6:	781a      	ldrb	r2, [r3, #0]
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	23b4      	movs	r3, #180	@ 0xb4
 8002bac:	0059      	lsls	r1, r3, #1
 8002bae:	0013      	movs	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	189b      	adds	r3, r3, r2
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	18c3      	adds	r3, r0, r3
 8002bb8:	185b      	adds	r3, r3, r1
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bbe:	193b      	adds	r3, r7, r4
 8002bc0:	781a      	ldrb	r2, [r3, #0]
 8002bc2:	193b      	adds	r3, r7, r4
 8002bc4:	3201      	adds	r2, #1
 8002bc6:	701a      	strb	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	791b      	ldrb	r3, [r3, #4]
 8002bcc:	220f      	movs	r2, #15
 8002bce:	18ba      	adds	r2, r7, r2
 8002bd0:	7812      	ldrb	r2, [r2, #0]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d3a1      	bcc.n	8002b1a <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6859      	ldr	r1, [r3, #4]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	f001 f9ea 	bl	8003fb8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a07      	ldr	r2, [pc, #28]	@ (8002c0c <HAL_PCD_Init+0x1e4>)
 8002bee:	2101      	movs	r1, #1
 8002bf0:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	7a9b      	ldrb	r3, [r3, #10]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d103      	bne.n	8002c02 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f000 f807 	bl	8002c10 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	0018      	movs	r0, r3
 8002c06:	46bd      	mov	sp, r7
 8002c08:	b005      	add	sp, #20
 8002c0a:	bd90      	pop	{r4, r7, pc}
 8002c0c:	00000291 	.word	0x00000291

08002c10 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	23b4      	movs	r3, #180	@ 0xb4
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	2101      	movs	r1, #1
 8002c26:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	23b2      	movs	r3, #178	@ 0xb2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	2100      	movs	r1, #0
 8002c30:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2254      	movs	r2, #84	@ 0x54
 8002c36:	5a9b      	ldrh	r3, [r3, r2]
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	b299      	uxth	r1, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2254      	movs	r2, #84	@ 0x54
 8002c44:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2254      	movs	r2, #84	@ 0x54
 8002c4a:	5a9b      	ldrh	r3, [r3, r2]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	2202      	movs	r2, #2
 8002c50:	4313      	orrs	r3, r2
 8002c52:	b299      	uxth	r1, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2254      	movs	r2, #84	@ 0x54
 8002c58:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	b004      	add	sp, #16
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b088      	sub	sp, #32
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d102      	bne.n	8002c78 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	f000 fb76 	bl	8003364 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d100      	bne.n	8002c84 <HAL_RCC_OscConfig+0x20>
 8002c82:	e08e      	b.n	8002da2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002c84:	4bc5      	ldr	r3, [pc, #788]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	220c      	movs	r2, #12
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	2b04      	cmp	r3, #4
 8002c8e:	d00e      	beq.n	8002cae <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c90:	4bc2      	ldr	r3, [pc, #776]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	220c      	movs	r2, #12
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d117      	bne.n	8002ccc <HAL_RCC_OscConfig+0x68>
 8002c9c:	4bbf      	ldr	r3, [pc, #764]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	23c0      	movs	r3, #192	@ 0xc0
 8002ca2:	025b      	lsls	r3, r3, #9
 8002ca4:	401a      	ands	r2, r3
 8002ca6:	2380      	movs	r3, #128	@ 0x80
 8002ca8:	025b      	lsls	r3, r3, #9
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d10e      	bne.n	8002ccc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cae:	4bbb      	ldr	r3, [pc, #748]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	2380      	movs	r3, #128	@ 0x80
 8002cb4:	029b      	lsls	r3, r3, #10
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	d100      	bne.n	8002cbc <HAL_RCC_OscConfig+0x58>
 8002cba:	e071      	b.n	8002da0 <HAL_RCC_OscConfig+0x13c>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d000      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x62>
 8002cc4:	e06c      	b.n	8002da0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f000 fb4c 	bl	8003364 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d107      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x80>
 8002cd4:	4bb1      	ldr	r3, [pc, #708]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	4bb0      	ldr	r3, [pc, #704]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002cda:	2180      	movs	r1, #128	@ 0x80
 8002cdc:	0249      	lsls	r1, r1, #9
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	e02f      	b.n	8002d44 <HAL_RCC_OscConfig+0xe0>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10c      	bne.n	8002d06 <HAL_RCC_OscConfig+0xa2>
 8002cec:	4bab      	ldr	r3, [pc, #684]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	4baa      	ldr	r3, [pc, #680]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002cf2:	49ab      	ldr	r1, [pc, #684]	@ (8002fa0 <HAL_RCC_OscConfig+0x33c>)
 8002cf4:	400a      	ands	r2, r1
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	4ba8      	ldr	r3, [pc, #672]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4ba7      	ldr	r3, [pc, #668]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002cfe:	49a9      	ldr	r1, [pc, #676]	@ (8002fa4 <HAL_RCC_OscConfig+0x340>)
 8002d00:	400a      	ands	r2, r1
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	e01e      	b.n	8002d44 <HAL_RCC_OscConfig+0xe0>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b05      	cmp	r3, #5
 8002d0c:	d10e      	bne.n	8002d2c <HAL_RCC_OscConfig+0xc8>
 8002d0e:	4ba3      	ldr	r3, [pc, #652]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	4ba2      	ldr	r3, [pc, #648]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d14:	2180      	movs	r1, #128	@ 0x80
 8002d16:	02c9      	lsls	r1, r1, #11
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	4b9f      	ldr	r3, [pc, #636]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4b9e      	ldr	r3, [pc, #632]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d22:	2180      	movs	r1, #128	@ 0x80
 8002d24:	0249      	lsls	r1, r1, #9
 8002d26:	430a      	orrs	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	e00b      	b.n	8002d44 <HAL_RCC_OscConfig+0xe0>
 8002d2c:	4b9b      	ldr	r3, [pc, #620]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4b9a      	ldr	r3, [pc, #616]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d32:	499b      	ldr	r1, [pc, #620]	@ (8002fa0 <HAL_RCC_OscConfig+0x33c>)
 8002d34:	400a      	ands	r2, r1
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	4b98      	ldr	r3, [pc, #608]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	4b97      	ldr	r3, [pc, #604]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d3e:	4999      	ldr	r1, [pc, #612]	@ (8002fa4 <HAL_RCC_OscConfig+0x340>)
 8002d40:	400a      	ands	r2, r1
 8002d42:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d014      	beq.n	8002d76 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7fe fea6 	bl	8001a9c <HAL_GetTick>
 8002d50:	0003      	movs	r3, r0
 8002d52:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d54:	e008      	b.n	8002d68 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d56:	f7fe fea1 	bl	8001a9c <HAL_GetTick>
 8002d5a:	0002      	movs	r2, r0
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b64      	cmp	r3, #100	@ 0x64
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e2fd      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d68:	4b8c      	ldr	r3, [pc, #560]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	2380      	movs	r3, #128	@ 0x80
 8002d6e:	029b      	lsls	r3, r3, #10
 8002d70:	4013      	ands	r3, r2
 8002d72:	d0f0      	beq.n	8002d56 <HAL_RCC_OscConfig+0xf2>
 8002d74:	e015      	b.n	8002da2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d76:	f7fe fe91 	bl	8001a9c <HAL_GetTick>
 8002d7a:	0003      	movs	r3, r0
 8002d7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d80:	f7fe fe8c 	bl	8001a9c <HAL_GetTick>
 8002d84:	0002      	movs	r2, r0
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b64      	cmp	r3, #100	@ 0x64
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e2e8      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d92:	4b82      	ldr	r3, [pc, #520]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	2380      	movs	r3, #128	@ 0x80
 8002d98:	029b      	lsls	r3, r3, #10
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d1f0      	bne.n	8002d80 <HAL_RCC_OscConfig+0x11c>
 8002d9e:	e000      	b.n	8002da2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2202      	movs	r2, #2
 8002da8:	4013      	ands	r3, r2
 8002daa:	d100      	bne.n	8002dae <HAL_RCC_OscConfig+0x14a>
 8002dac:	e06c      	b.n	8002e88 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002dae:	4b7b      	ldr	r3, [pc, #492]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	220c      	movs	r2, #12
 8002db4:	4013      	ands	r3, r2
 8002db6:	d00e      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002db8:	4b78      	ldr	r3, [pc, #480]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	220c      	movs	r2, #12
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	2b08      	cmp	r3, #8
 8002dc2:	d11f      	bne.n	8002e04 <HAL_RCC_OscConfig+0x1a0>
 8002dc4:	4b75      	ldr	r3, [pc, #468]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002dc6:	685a      	ldr	r2, [r3, #4]
 8002dc8:	23c0      	movs	r3, #192	@ 0xc0
 8002dca:	025b      	lsls	r3, r3, #9
 8002dcc:	401a      	ands	r2, r3
 8002dce:	2380      	movs	r3, #128	@ 0x80
 8002dd0:	021b      	lsls	r3, r3, #8
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d116      	bne.n	8002e04 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dd6:	4b71      	ldr	r3, [pc, #452]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2202      	movs	r2, #2
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d005      	beq.n	8002dec <HAL_RCC_OscConfig+0x188>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d001      	beq.n	8002dec <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e2bb      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dec:	4b6b      	ldr	r3, [pc, #428]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	22f8      	movs	r2, #248	@ 0xf8
 8002df2:	4393      	bics	r3, r2
 8002df4:	0019      	movs	r1, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	00da      	lsls	r2, r3, #3
 8002dfc:	4b67      	ldr	r3, [pc, #412]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e02:	e041      	b.n	8002e88 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d024      	beq.n	8002e56 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e0c:	4b63      	ldr	r3, [pc, #396]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	4b62      	ldr	r3, [pc, #392]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e12:	2101      	movs	r1, #1
 8002e14:	430a      	orrs	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e18:	f7fe fe40 	bl	8001a9c <HAL_GetTick>
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e22:	f7fe fe3b 	bl	8001a9c <HAL_GetTick>
 8002e26:	0002      	movs	r2, r0
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e297      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e34:	4b59      	ldr	r3, [pc, #356]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2202      	movs	r2, #2
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d0f1      	beq.n	8002e22 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3e:	4b57      	ldr	r3, [pc, #348]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	22f8      	movs	r2, #248	@ 0xf8
 8002e44:	4393      	bics	r3, r2
 8002e46:	0019      	movs	r1, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	00da      	lsls	r2, r3, #3
 8002e4e:	4b53      	ldr	r3, [pc, #332]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e50:	430a      	orrs	r2, r1
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	e018      	b.n	8002e88 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e56:	4b51      	ldr	r3, [pc, #324]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	4b50      	ldr	r3, [pc, #320]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	438a      	bics	r2, r1
 8002e60:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e62:	f7fe fe1b 	bl	8001a9c <HAL_GetTick>
 8002e66:	0003      	movs	r3, r0
 8002e68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e6c:	f7fe fe16 	bl	8001a9c <HAL_GetTick>
 8002e70:	0002      	movs	r2, r0
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e272      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e7e:	4b47      	ldr	r3, [pc, #284]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2202      	movs	r2, #2
 8002e84:	4013      	ands	r3, r2
 8002e86:	d1f1      	bne.n	8002e6c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2208      	movs	r2, #8
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d036      	beq.n	8002f00 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d019      	beq.n	8002ece <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e9a:	4b40      	ldr	r3, [pc, #256]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002e9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea6:	f7fe fdf9 	bl	8001a9c <HAL_GetTick>
 8002eaa:	0003      	movs	r3, r0
 8002eac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eb0:	f7fe fdf4 	bl	8001a9c <HAL_GetTick>
 8002eb4:	0002      	movs	r2, r0
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e250      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec2:	4b36      	ldr	r3, [pc, #216]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d0f1      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x24c>
 8002ecc:	e018      	b.n	8002f00 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ece:	4b33      	ldr	r3, [pc, #204]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002ed0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ed2:	4b32      	ldr	r3, [pc, #200]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	438a      	bics	r2, r1
 8002ed8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eda:	f7fe fddf 	bl	8001a9c <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee4:	f7fe fdda 	bl	8001a9c <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e236      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef6:	4b29      	ldr	r3, [pc, #164]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	2202      	movs	r2, #2
 8002efc:	4013      	ands	r3, r2
 8002efe:	d1f1      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2204      	movs	r2, #4
 8002f06:	4013      	ands	r3, r2
 8002f08:	d100      	bne.n	8002f0c <HAL_RCC_OscConfig+0x2a8>
 8002f0a:	e0b5      	b.n	8003078 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0c:	201f      	movs	r0, #31
 8002f0e:	183b      	adds	r3, r7, r0
 8002f10:	2200      	movs	r2, #0
 8002f12:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f14:	4b21      	ldr	r3, [pc, #132]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002f16:	69da      	ldr	r2, [r3, #28]
 8002f18:	2380      	movs	r3, #128	@ 0x80
 8002f1a:	055b      	lsls	r3, r3, #21
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	d110      	bne.n	8002f42 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f20:	4b1e      	ldr	r3, [pc, #120]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002f22:	69da      	ldr	r2, [r3, #28]
 8002f24:	4b1d      	ldr	r3, [pc, #116]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002f26:	2180      	movs	r1, #128	@ 0x80
 8002f28:	0549      	lsls	r1, r1, #21
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	61da      	str	r2, [r3, #28]
 8002f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002f30:	69da      	ldr	r2, [r3, #28]
 8002f32:	2380      	movs	r3, #128	@ 0x80
 8002f34:	055b      	lsls	r3, r3, #21
 8002f36:	4013      	ands	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002f3c:	183b      	adds	r3, r7, r0
 8002f3e:	2201      	movs	r2, #1
 8002f40:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f42:	4b19      	ldr	r3, [pc, #100]	@ (8002fa8 <HAL_RCC_OscConfig+0x344>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	2380      	movs	r3, #128	@ 0x80
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d11a      	bne.n	8002f84 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f4e:	4b16      	ldr	r3, [pc, #88]	@ (8002fa8 <HAL_RCC_OscConfig+0x344>)
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	4b15      	ldr	r3, [pc, #84]	@ (8002fa8 <HAL_RCC_OscConfig+0x344>)
 8002f54:	2180      	movs	r1, #128	@ 0x80
 8002f56:	0049      	lsls	r1, r1, #1
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f5c:	f7fe fd9e 	bl	8001a9c <HAL_GetTick>
 8002f60:	0003      	movs	r3, r0
 8002f62:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f64:	e008      	b.n	8002f78 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f66:	f7fe fd99 	bl	8001a9c <HAL_GetTick>
 8002f6a:	0002      	movs	r2, r0
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	2b64      	cmp	r3, #100	@ 0x64
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e1f5      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f78:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa8 <HAL_RCC_OscConfig+0x344>)
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	2380      	movs	r3, #128	@ 0x80
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	4013      	ands	r3, r2
 8002f82:	d0f0      	beq.n	8002f66 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d10f      	bne.n	8002fac <HAL_RCC_OscConfig+0x348>
 8002f8c:	4b03      	ldr	r3, [pc, #12]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002f8e:	6a1a      	ldr	r2, [r3, #32]
 8002f90:	4b02      	ldr	r3, [pc, #8]	@ (8002f9c <HAL_RCC_OscConfig+0x338>)
 8002f92:	2101      	movs	r1, #1
 8002f94:	430a      	orrs	r2, r1
 8002f96:	621a      	str	r2, [r3, #32]
 8002f98:	e036      	b.n	8003008 <HAL_RCC_OscConfig+0x3a4>
 8002f9a:	46c0      	nop			@ (mov r8, r8)
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	fffeffff 	.word	0xfffeffff
 8002fa4:	fffbffff 	.word	0xfffbffff
 8002fa8:	40007000 	.word	0x40007000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10c      	bne.n	8002fce <HAL_RCC_OscConfig+0x36a>
 8002fb4:	4bca      	ldr	r3, [pc, #808]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fb6:	6a1a      	ldr	r2, [r3, #32]
 8002fb8:	4bc9      	ldr	r3, [pc, #804]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fba:	2101      	movs	r1, #1
 8002fbc:	438a      	bics	r2, r1
 8002fbe:	621a      	str	r2, [r3, #32]
 8002fc0:	4bc7      	ldr	r3, [pc, #796]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fc2:	6a1a      	ldr	r2, [r3, #32]
 8002fc4:	4bc6      	ldr	r3, [pc, #792]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fc6:	2104      	movs	r1, #4
 8002fc8:	438a      	bics	r2, r1
 8002fca:	621a      	str	r2, [r3, #32]
 8002fcc:	e01c      	b.n	8003008 <HAL_RCC_OscConfig+0x3a4>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	2b05      	cmp	r3, #5
 8002fd4:	d10c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x38c>
 8002fd6:	4bc2      	ldr	r3, [pc, #776]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fd8:	6a1a      	ldr	r2, [r3, #32]
 8002fda:	4bc1      	ldr	r3, [pc, #772]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fdc:	2104      	movs	r1, #4
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	621a      	str	r2, [r3, #32]
 8002fe2:	4bbf      	ldr	r3, [pc, #764]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fe4:	6a1a      	ldr	r2, [r3, #32]
 8002fe6:	4bbe      	ldr	r3, [pc, #760]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002fe8:	2101      	movs	r1, #1
 8002fea:	430a      	orrs	r2, r1
 8002fec:	621a      	str	r2, [r3, #32]
 8002fee:	e00b      	b.n	8003008 <HAL_RCC_OscConfig+0x3a4>
 8002ff0:	4bbb      	ldr	r3, [pc, #748]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002ff2:	6a1a      	ldr	r2, [r3, #32]
 8002ff4:	4bba      	ldr	r3, [pc, #744]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	438a      	bics	r2, r1
 8002ffa:	621a      	str	r2, [r3, #32]
 8002ffc:	4bb8      	ldr	r3, [pc, #736]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8002ffe:	6a1a      	ldr	r2, [r3, #32]
 8003000:	4bb7      	ldr	r3, [pc, #732]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003002:	2104      	movs	r1, #4
 8003004:	438a      	bics	r2, r1
 8003006:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d014      	beq.n	800303a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003010:	f7fe fd44 	bl	8001a9c <HAL_GetTick>
 8003014:	0003      	movs	r3, r0
 8003016:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003018:	e009      	b.n	800302e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800301a:	f7fe fd3f 	bl	8001a9c <HAL_GetTick>
 800301e:	0002      	movs	r2, r0
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	4aaf      	ldr	r2, [pc, #700]	@ (80032e4 <HAL_RCC_OscConfig+0x680>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d901      	bls.n	800302e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e19a      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302e:	4bac      	ldr	r3, [pc, #688]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	2202      	movs	r2, #2
 8003034:	4013      	ands	r3, r2
 8003036:	d0f0      	beq.n	800301a <HAL_RCC_OscConfig+0x3b6>
 8003038:	e013      	b.n	8003062 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800303a:	f7fe fd2f 	bl	8001a9c <HAL_GetTick>
 800303e:	0003      	movs	r3, r0
 8003040:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003042:	e009      	b.n	8003058 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003044:	f7fe fd2a 	bl	8001a9c <HAL_GetTick>
 8003048:	0002      	movs	r2, r0
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	4aa5      	ldr	r2, [pc, #660]	@ (80032e4 <HAL_RCC_OscConfig+0x680>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e185      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003058:	4ba1      	ldr	r3, [pc, #644]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	2202      	movs	r2, #2
 800305e:	4013      	ands	r3, r2
 8003060:	d1f0      	bne.n	8003044 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003062:	231f      	movs	r3, #31
 8003064:	18fb      	adds	r3, r7, r3
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d105      	bne.n	8003078 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800306c:	4b9c      	ldr	r3, [pc, #624]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800306e:	69da      	ldr	r2, [r3, #28]
 8003070:	4b9b      	ldr	r3, [pc, #620]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003072:	499d      	ldr	r1, [pc, #628]	@ (80032e8 <HAL_RCC_OscConfig+0x684>)
 8003074:	400a      	ands	r2, r1
 8003076:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2210      	movs	r2, #16
 800307e:	4013      	ands	r3, r2
 8003080:	d063      	beq.n	800314a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d12a      	bne.n	80030e0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800308a:	4b95      	ldr	r3, [pc, #596]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800308c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800308e:	4b94      	ldr	r3, [pc, #592]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003090:	2104      	movs	r1, #4
 8003092:	430a      	orrs	r2, r1
 8003094:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003096:	4b92      	ldr	r3, [pc, #584]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003098:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800309a:	4b91      	ldr	r3, [pc, #580]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800309c:	2101      	movs	r1, #1
 800309e:	430a      	orrs	r2, r1
 80030a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030a2:	f7fe fcfb 	bl	8001a9c <HAL_GetTick>
 80030a6:	0003      	movs	r3, r0
 80030a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80030ac:	f7fe fcf6 	bl	8001a9c <HAL_GetTick>
 80030b0:	0002      	movs	r2, r0
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e152      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80030be:	4b88      	ldr	r3, [pc, #544]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80030c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c2:	2202      	movs	r2, #2
 80030c4:	4013      	ands	r3, r2
 80030c6:	d0f1      	beq.n	80030ac <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80030c8:	4b85      	ldr	r3, [pc, #532]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80030ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030cc:	22f8      	movs	r2, #248	@ 0xf8
 80030ce:	4393      	bics	r3, r2
 80030d0:	0019      	movs	r1, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	00da      	lsls	r2, r3, #3
 80030d8:	4b81      	ldr	r3, [pc, #516]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80030da:	430a      	orrs	r2, r1
 80030dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80030de:	e034      	b.n	800314a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	3305      	adds	r3, #5
 80030e6:	d111      	bne.n	800310c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80030e8:	4b7d      	ldr	r3, [pc, #500]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80030ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030ec:	4b7c      	ldr	r3, [pc, #496]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80030ee:	2104      	movs	r1, #4
 80030f0:	438a      	bics	r2, r1
 80030f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80030f4:	4b7a      	ldr	r3, [pc, #488]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80030f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030f8:	22f8      	movs	r2, #248	@ 0xf8
 80030fa:	4393      	bics	r3, r2
 80030fc:	0019      	movs	r1, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	00da      	lsls	r2, r3, #3
 8003104:	4b76      	ldr	r3, [pc, #472]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003106:	430a      	orrs	r2, r1
 8003108:	635a      	str	r2, [r3, #52]	@ 0x34
 800310a:	e01e      	b.n	800314a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800310c:	4b74      	ldr	r3, [pc, #464]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800310e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003110:	4b73      	ldr	r3, [pc, #460]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003112:	2104      	movs	r1, #4
 8003114:	430a      	orrs	r2, r1
 8003116:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003118:	4b71      	ldr	r3, [pc, #452]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800311a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800311c:	4b70      	ldr	r3, [pc, #448]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800311e:	2101      	movs	r1, #1
 8003120:	438a      	bics	r2, r1
 8003122:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003124:	f7fe fcba 	bl	8001a9c <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800312c:	e008      	b.n	8003140 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800312e:	f7fe fcb5 	bl	8001a9c <HAL_GetTick>
 8003132:	0002      	movs	r2, r0
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e111      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003140:	4b67      	ldr	r3, [pc, #412]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003144:	2202      	movs	r2, #2
 8003146:	4013      	ands	r3, r2
 8003148:	d1f1      	bne.n	800312e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2220      	movs	r2, #32
 8003150:	4013      	ands	r3, r2
 8003152:	d05c      	beq.n	800320e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003154:	4b62      	ldr	r3, [pc, #392]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	220c      	movs	r2, #12
 800315a:	4013      	ands	r3, r2
 800315c:	2b0c      	cmp	r3, #12
 800315e:	d00e      	beq.n	800317e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003160:	4b5f      	ldr	r3, [pc, #380]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	220c      	movs	r2, #12
 8003166:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003168:	2b08      	cmp	r3, #8
 800316a:	d114      	bne.n	8003196 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800316c:	4b5c      	ldr	r3, [pc, #368]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	23c0      	movs	r3, #192	@ 0xc0
 8003172:	025b      	lsls	r3, r3, #9
 8003174:	401a      	ands	r2, r3
 8003176:	23c0      	movs	r3, #192	@ 0xc0
 8003178:	025b      	lsls	r3, r3, #9
 800317a:	429a      	cmp	r2, r3
 800317c:	d10b      	bne.n	8003196 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800317e:	4b58      	ldr	r3, [pc, #352]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003180:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003182:	2380      	movs	r3, #128	@ 0x80
 8003184:	029b      	lsls	r3, r3, #10
 8003186:	4013      	ands	r3, r2
 8003188:	d040      	beq.n	800320c <HAL_RCC_OscConfig+0x5a8>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d03c      	beq.n	800320c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e0e6      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d01b      	beq.n	80031d6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800319e:	4b50      	ldr	r3, [pc, #320]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80031a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031a2:	4b4f      	ldr	r3, [pc, #316]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80031a4:	2180      	movs	r1, #128	@ 0x80
 80031a6:	0249      	lsls	r1, r1, #9
 80031a8:	430a      	orrs	r2, r1
 80031aa:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ac:	f7fe fc76 	bl	8001a9c <HAL_GetTick>
 80031b0:	0003      	movs	r3, r0
 80031b2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031b6:	f7fe fc71 	bl	8001a9c <HAL_GetTick>
 80031ba:	0002      	movs	r2, r0
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e0cd      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80031c8:	4b45      	ldr	r3, [pc, #276]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80031ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031cc:	2380      	movs	r3, #128	@ 0x80
 80031ce:	029b      	lsls	r3, r3, #10
 80031d0:	4013      	ands	r3, r2
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCC_OscConfig+0x552>
 80031d4:	e01b      	b.n	800320e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80031d6:	4b42      	ldr	r3, [pc, #264]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80031d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031da:	4b41      	ldr	r3, [pc, #260]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80031dc:	4943      	ldr	r1, [pc, #268]	@ (80032ec <HAL_RCC_OscConfig+0x688>)
 80031de:	400a      	ands	r2, r1
 80031e0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e2:	f7fe fc5b 	bl	8001a9c <HAL_GetTick>
 80031e6:	0003      	movs	r3, r0
 80031e8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031ec:	f7fe fc56 	bl	8001a9c <HAL_GetTick>
 80031f0:	0002      	movs	r2, r0
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e0b2      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80031fe:	4b38      	ldr	r3, [pc, #224]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003200:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003202:	2380      	movs	r3, #128	@ 0x80
 8003204:	029b      	lsls	r3, r3, #10
 8003206:	4013      	ands	r3, r2
 8003208:	d1f0      	bne.n	80031ec <HAL_RCC_OscConfig+0x588>
 800320a:	e000      	b.n	800320e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800320c:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003212:	2b00      	cmp	r3, #0
 8003214:	d100      	bne.n	8003218 <HAL_RCC_OscConfig+0x5b4>
 8003216:	e0a4      	b.n	8003362 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003218:	4b31      	ldr	r3, [pc, #196]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	220c      	movs	r2, #12
 800321e:	4013      	ands	r3, r2
 8003220:	2b08      	cmp	r3, #8
 8003222:	d100      	bne.n	8003226 <HAL_RCC_OscConfig+0x5c2>
 8003224:	e078      	b.n	8003318 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322a:	2b02      	cmp	r3, #2
 800322c:	d14c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800322e:	4b2c      	ldr	r3, [pc, #176]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	4b2b      	ldr	r3, [pc, #172]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003234:	492e      	ldr	r1, [pc, #184]	@ (80032f0 <HAL_RCC_OscConfig+0x68c>)
 8003236:	400a      	ands	r2, r1
 8003238:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323a:	f7fe fc2f 	bl	8001a9c <HAL_GetTick>
 800323e:	0003      	movs	r3, r0
 8003240:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003244:	f7fe fc2a 	bl	8001a9c <HAL_GetTick>
 8003248:	0002      	movs	r2, r0
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e086      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003256:	4b22      	ldr	r3, [pc, #136]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	049b      	lsls	r3, r3, #18
 800325e:	4013      	ands	r3, r2
 8003260:	d1f0      	bne.n	8003244 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003262:	4b1f      	ldr	r3, [pc, #124]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003266:	220f      	movs	r2, #15
 8003268:	4393      	bics	r3, r2
 800326a:	0019      	movs	r1, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003270:	4b1b      	ldr	r3, [pc, #108]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003272:	430a      	orrs	r2, r1
 8003274:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003276:	4b1a      	ldr	r3, [pc, #104]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	4a1e      	ldr	r2, [pc, #120]	@ (80032f4 <HAL_RCC_OscConfig+0x690>)
 800327c:	4013      	ands	r3, r2
 800327e:	0019      	movs	r1, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003288:	431a      	orrs	r2, r3
 800328a:	4b15      	ldr	r3, [pc, #84]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 800328c:	430a      	orrs	r2, r1
 800328e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003290:	4b13      	ldr	r3, [pc, #76]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	4b12      	ldr	r3, [pc, #72]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 8003296:	2180      	movs	r1, #128	@ 0x80
 8003298:	0449      	lsls	r1, r1, #17
 800329a:	430a      	orrs	r2, r1
 800329c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329e:	f7fe fbfd 	bl	8001a9c <HAL_GetTick>
 80032a2:	0003      	movs	r3, r0
 80032a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032a8:	f7fe fbf8 	bl	8001a9c <HAL_GetTick>
 80032ac:	0002      	movs	r2, r0
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e054      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032ba:	4b09      	ldr	r3, [pc, #36]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	2380      	movs	r3, #128	@ 0x80
 80032c0:	049b      	lsls	r3, r3, #18
 80032c2:	4013      	ands	r3, r2
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x644>
 80032c6:	e04c      	b.n	8003362 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c8:	4b05      	ldr	r3, [pc, #20]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	4b04      	ldr	r3, [pc, #16]	@ (80032e0 <HAL_RCC_OscConfig+0x67c>)
 80032ce:	4908      	ldr	r1, [pc, #32]	@ (80032f0 <HAL_RCC_OscConfig+0x68c>)
 80032d0:	400a      	ands	r2, r1
 80032d2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d4:	f7fe fbe2 	bl	8001a9c <HAL_GetTick>
 80032d8:	0003      	movs	r3, r0
 80032da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032dc:	e015      	b.n	800330a <HAL_RCC_OscConfig+0x6a6>
 80032de:	46c0      	nop			@ (mov r8, r8)
 80032e0:	40021000 	.word	0x40021000
 80032e4:	00001388 	.word	0x00001388
 80032e8:	efffffff 	.word	0xefffffff
 80032ec:	fffeffff 	.word	0xfffeffff
 80032f0:	feffffff 	.word	0xfeffffff
 80032f4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032f8:	f7fe fbd0 	bl	8001a9c <HAL_GetTick>
 80032fc:	0002      	movs	r2, r0
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e02c      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800330a:	4b18      	ldr	r3, [pc, #96]	@ (800336c <HAL_RCC_OscConfig+0x708>)
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	2380      	movs	r3, #128	@ 0x80
 8003310:	049b      	lsls	r3, r3, #18
 8003312:	4013      	ands	r3, r2
 8003314:	d1f0      	bne.n	80032f8 <HAL_RCC_OscConfig+0x694>
 8003316:	e024      	b.n	8003362 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	2b01      	cmp	r3, #1
 800331e:	d101      	bne.n	8003324 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e01f      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003324:	4b11      	ldr	r3, [pc, #68]	@ (800336c <HAL_RCC_OscConfig+0x708>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800332a:	4b10      	ldr	r3, [pc, #64]	@ (800336c <HAL_RCC_OscConfig+0x708>)
 800332c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003330:	697a      	ldr	r2, [r7, #20]
 8003332:	23c0      	movs	r3, #192	@ 0xc0
 8003334:	025b      	lsls	r3, r3, #9
 8003336:	401a      	ands	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333c:	429a      	cmp	r2, r3
 800333e:	d10e      	bne.n	800335e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	220f      	movs	r2, #15
 8003344:	401a      	ands	r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800334a:	429a      	cmp	r2, r3
 800334c:	d107      	bne.n	800335e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	23f0      	movs	r3, #240	@ 0xf0
 8003352:	039b      	lsls	r3, r3, #14
 8003354:	401a      	ands	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800335a:	429a      	cmp	r2, r3
 800335c:	d001      	beq.n	8003362 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	0018      	movs	r0, r3
 8003366:	46bd      	mov	sp, r7
 8003368:	b008      	add	sp, #32
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40021000 	.word	0x40021000

08003370 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e0bf      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003384:	4b61      	ldr	r3, [pc, #388]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2201      	movs	r2, #1
 800338a:	4013      	ands	r3, r2
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	429a      	cmp	r2, r3
 8003390:	d911      	bls.n	80033b6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003392:	4b5e      	ldr	r3, [pc, #376]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2201      	movs	r2, #1
 8003398:	4393      	bics	r3, r2
 800339a:	0019      	movs	r1, r3
 800339c:	4b5b      	ldr	r3, [pc, #364]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a4:	4b59      	ldr	r3, [pc, #356]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2201      	movs	r2, #1
 80033aa:	4013      	ands	r3, r2
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d001      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e0a6      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2202      	movs	r2, #2
 80033bc:	4013      	ands	r3, r2
 80033be:	d015      	beq.n	80033ec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2204      	movs	r2, #4
 80033c6:	4013      	ands	r3, r2
 80033c8:	d006      	beq.n	80033d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80033ca:	4b51      	ldr	r3, [pc, #324]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	4b50      	ldr	r3, [pc, #320]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 80033d0:	21e0      	movs	r1, #224	@ 0xe0
 80033d2:	00c9      	lsls	r1, r1, #3
 80033d4:	430a      	orrs	r2, r1
 80033d6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d8:	4b4d      	ldr	r3, [pc, #308]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	22f0      	movs	r2, #240	@ 0xf0
 80033de:	4393      	bics	r3, r2
 80033e0:	0019      	movs	r1, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	4b4a      	ldr	r3, [pc, #296]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 80033e8:	430a      	orrs	r2, r1
 80033ea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2201      	movs	r2, #1
 80033f2:	4013      	ands	r3, r2
 80033f4:	d04c      	beq.n	8003490 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d107      	bne.n	800340e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033fe:	4b44      	ldr	r3, [pc, #272]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	2380      	movs	r3, #128	@ 0x80
 8003404:	029b      	lsls	r3, r3, #10
 8003406:	4013      	ands	r3, r2
 8003408:	d120      	bne.n	800344c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e07a      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b02      	cmp	r3, #2
 8003414:	d107      	bne.n	8003426 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003416:	4b3e      	ldr	r3, [pc, #248]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	2380      	movs	r3, #128	@ 0x80
 800341c:	049b      	lsls	r3, r3, #18
 800341e:	4013      	ands	r3, r2
 8003420:	d114      	bne.n	800344c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e06e      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b03      	cmp	r3, #3
 800342c:	d107      	bne.n	800343e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800342e:	4b38      	ldr	r3, [pc, #224]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 8003430:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003432:	2380      	movs	r3, #128	@ 0x80
 8003434:	029b      	lsls	r3, r3, #10
 8003436:	4013      	ands	r3, r2
 8003438:	d108      	bne.n	800344c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e062      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800343e:	4b34      	ldr	r3, [pc, #208]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2202      	movs	r2, #2
 8003444:	4013      	ands	r3, r2
 8003446:	d101      	bne.n	800344c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e05b      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800344c:	4b30      	ldr	r3, [pc, #192]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	2203      	movs	r2, #3
 8003452:	4393      	bics	r3, r2
 8003454:	0019      	movs	r1, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	4b2d      	ldr	r3, [pc, #180]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 800345c:	430a      	orrs	r2, r1
 800345e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003460:	f7fe fb1c 	bl	8001a9c <HAL_GetTick>
 8003464:	0003      	movs	r3, r0
 8003466:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003468:	e009      	b.n	800347e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800346a:	f7fe fb17 	bl	8001a9c <HAL_GetTick>
 800346e:	0002      	movs	r2, r0
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	4a27      	ldr	r2, [pc, #156]	@ (8003514 <HAL_RCC_ClockConfig+0x1a4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d901      	bls.n	800347e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e042      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800347e:	4b24      	ldr	r3, [pc, #144]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	220c      	movs	r2, #12
 8003484:	401a      	ands	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	429a      	cmp	r2, r3
 800348e:	d1ec      	bne.n	800346a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003490:	4b1e      	ldr	r3, [pc, #120]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2201      	movs	r2, #1
 8003496:	4013      	ands	r3, r2
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	429a      	cmp	r2, r3
 800349c:	d211      	bcs.n	80034c2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349e:	4b1b      	ldr	r3, [pc, #108]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2201      	movs	r2, #1
 80034a4:	4393      	bics	r3, r2
 80034a6:	0019      	movs	r1, r3
 80034a8:	4b18      	ldr	r3, [pc, #96]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b0:	4b16      	ldr	r3, [pc, #88]	@ (800350c <HAL_RCC_ClockConfig+0x19c>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2201      	movs	r2, #1
 80034b6:	4013      	ands	r3, r2
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d001      	beq.n	80034c2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e020      	b.n	8003504 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2204      	movs	r2, #4
 80034c8:	4013      	ands	r3, r2
 80034ca:	d009      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80034cc:	4b10      	ldr	r3, [pc, #64]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	4a11      	ldr	r2, [pc, #68]	@ (8003518 <HAL_RCC_ClockConfig+0x1a8>)
 80034d2:	4013      	ands	r3, r2
 80034d4:	0019      	movs	r1, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68da      	ldr	r2, [r3, #12]
 80034da:	4b0d      	ldr	r3, [pc, #52]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 80034dc:	430a      	orrs	r2, r1
 80034de:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80034e0:	f000 f820 	bl	8003524 <HAL_RCC_GetSysClockFreq>
 80034e4:	0001      	movs	r1, r0
 80034e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <HAL_RCC_ClockConfig+0x1a0>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	091b      	lsrs	r3, r3, #4
 80034ec:	220f      	movs	r2, #15
 80034ee:	4013      	ands	r3, r2
 80034f0:	4a0a      	ldr	r2, [pc, #40]	@ (800351c <HAL_RCC_ClockConfig+0x1ac>)
 80034f2:	5cd3      	ldrb	r3, [r2, r3]
 80034f4:	000a      	movs	r2, r1
 80034f6:	40da      	lsrs	r2, r3
 80034f8:	4b09      	ldr	r3, [pc, #36]	@ (8003520 <HAL_RCC_ClockConfig+0x1b0>)
 80034fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80034fc:	2000      	movs	r0, #0
 80034fe:	f7fe fa87 	bl	8001a10 <HAL_InitTick>
  
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	0018      	movs	r0, r3
 8003506:	46bd      	mov	sp, r7
 8003508:	b004      	add	sp, #16
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40022000 	.word	0x40022000
 8003510:	40021000 	.word	0x40021000
 8003514:	00001388 	.word	0x00001388
 8003518:	fffff8ff 	.word	0xfffff8ff
 800351c:	080040a0 	.word	0x080040a0
 8003520:	20000004 	.word	0x20000004

08003524 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	60fb      	str	r3, [r7, #12]
 800352e:	2300      	movs	r3, #0
 8003530:	60bb      	str	r3, [r7, #8]
 8003532:	2300      	movs	r3, #0
 8003534:	617b      	str	r3, [r7, #20]
 8003536:	2300      	movs	r3, #0
 8003538:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800353e:	4b2d      	ldr	r3, [pc, #180]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	220c      	movs	r2, #12
 8003548:	4013      	ands	r3, r2
 800354a:	2b0c      	cmp	r3, #12
 800354c:	d046      	beq.n	80035dc <HAL_RCC_GetSysClockFreq+0xb8>
 800354e:	d848      	bhi.n	80035e2 <HAL_RCC_GetSysClockFreq+0xbe>
 8003550:	2b04      	cmp	r3, #4
 8003552:	d002      	beq.n	800355a <HAL_RCC_GetSysClockFreq+0x36>
 8003554:	2b08      	cmp	r3, #8
 8003556:	d003      	beq.n	8003560 <HAL_RCC_GetSysClockFreq+0x3c>
 8003558:	e043      	b.n	80035e2 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800355a:	4b27      	ldr	r3, [pc, #156]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800355c:	613b      	str	r3, [r7, #16]
      break;
 800355e:	e043      	b.n	80035e8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	0c9b      	lsrs	r3, r3, #18
 8003564:	220f      	movs	r2, #15
 8003566:	4013      	ands	r3, r2
 8003568:	4a24      	ldr	r2, [pc, #144]	@ (80035fc <HAL_RCC_GetSysClockFreq+0xd8>)
 800356a:	5cd3      	ldrb	r3, [r2, r3]
 800356c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800356e:	4b21      	ldr	r3, [pc, #132]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003572:	220f      	movs	r2, #15
 8003574:	4013      	ands	r3, r2
 8003576:	4a22      	ldr	r2, [pc, #136]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xdc>)
 8003578:	5cd3      	ldrb	r3, [r2, r3]
 800357a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	23c0      	movs	r3, #192	@ 0xc0
 8003580:	025b      	lsls	r3, r3, #9
 8003582:	401a      	ands	r2, r3
 8003584:	2380      	movs	r3, #128	@ 0x80
 8003586:	025b      	lsls	r3, r3, #9
 8003588:	429a      	cmp	r2, r3
 800358a:	d109      	bne.n	80035a0 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800358c:	68b9      	ldr	r1, [r7, #8]
 800358e:	481a      	ldr	r0, [pc, #104]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003590:	f7fc fdba 	bl	8000108 <__udivsi3>
 8003594:	0003      	movs	r3, r0
 8003596:	001a      	movs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4353      	muls	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	e01a      	b.n	80035d6 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	23c0      	movs	r3, #192	@ 0xc0
 80035a4:	025b      	lsls	r3, r3, #9
 80035a6:	401a      	ands	r2, r3
 80035a8:	23c0      	movs	r3, #192	@ 0xc0
 80035aa:	025b      	lsls	r3, r3, #9
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d109      	bne.n	80035c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035b0:	68b9      	ldr	r1, [r7, #8]
 80035b2:	4814      	ldr	r0, [pc, #80]	@ (8003604 <HAL_RCC_GetSysClockFreq+0xe0>)
 80035b4:	f7fc fda8 	bl	8000108 <__udivsi3>
 80035b8:	0003      	movs	r3, r0
 80035ba:	001a      	movs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4353      	muls	r3, r2
 80035c0:	617b      	str	r3, [r7, #20]
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	480c      	ldr	r0, [pc, #48]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80035c8:	f7fc fd9e 	bl	8000108 <__udivsi3>
 80035cc:	0003      	movs	r3, r0
 80035ce:	001a      	movs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4353      	muls	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	613b      	str	r3, [r7, #16]
      break;
 80035da:	e005      	b.n	80035e8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80035dc:	4b09      	ldr	r3, [pc, #36]	@ (8003604 <HAL_RCC_GetSysClockFreq+0xe0>)
 80035de:	613b      	str	r3, [r7, #16]
      break;
 80035e0:	e002      	b.n	80035e8 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035e2:	4b05      	ldr	r3, [pc, #20]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80035e4:	613b      	str	r3, [r7, #16]
      break;
 80035e6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80035e8:	693b      	ldr	r3, [r7, #16]
}
 80035ea:	0018      	movs	r0, r3
 80035ec:	46bd      	mov	sp, r7
 80035ee:	b006      	add	sp, #24
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	46c0      	nop			@ (mov r8, r8)
 80035f4:	40021000 	.word	0x40021000
 80035f8:	007a1200 	.word	0x007a1200
 80035fc:	080040b0 	.word	0x080040b0
 8003600:	080040c0 	.word	0x080040c0
 8003604:	02dc6c00 	.word	0x02dc6c00

08003608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003614:	2300      	movs	r3, #0
 8003616:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	2380      	movs	r3, #128	@ 0x80
 800361e:	025b      	lsls	r3, r3, #9
 8003620:	4013      	ands	r3, r2
 8003622:	d100      	bne.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003624:	e08e      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003626:	2017      	movs	r0, #23
 8003628:	183b      	adds	r3, r7, r0
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362e:	4b6e      	ldr	r3, [pc, #440]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003630:	69da      	ldr	r2, [r3, #28]
 8003632:	2380      	movs	r3, #128	@ 0x80
 8003634:	055b      	lsls	r3, r3, #21
 8003636:	4013      	ands	r3, r2
 8003638:	d110      	bne.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800363a:	4b6b      	ldr	r3, [pc, #428]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800363c:	69da      	ldr	r2, [r3, #28]
 800363e:	4b6a      	ldr	r3, [pc, #424]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003640:	2180      	movs	r1, #128	@ 0x80
 8003642:	0549      	lsls	r1, r1, #21
 8003644:	430a      	orrs	r2, r1
 8003646:	61da      	str	r2, [r3, #28]
 8003648:	4b67      	ldr	r3, [pc, #412]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800364a:	69da      	ldr	r2, [r3, #28]
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	055b      	lsls	r3, r3, #21
 8003650:	4013      	ands	r3, r2
 8003652:	60bb      	str	r3, [r7, #8]
 8003654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003656:	183b      	adds	r3, r7, r0
 8003658:	2201      	movs	r2, #1
 800365a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365c:	4b63      	ldr	r3, [pc, #396]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	4013      	ands	r3, r2
 8003666:	d11a      	bne.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003668:	4b60      	ldr	r3, [pc, #384]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	4b5f      	ldr	r3, [pc, #380]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800366e:	2180      	movs	r1, #128	@ 0x80
 8003670:	0049      	lsls	r1, r1, #1
 8003672:	430a      	orrs	r2, r1
 8003674:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003676:	f7fe fa11 	bl	8001a9c <HAL_GetTick>
 800367a:	0003      	movs	r3, r0
 800367c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800367e:	e008      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003680:	f7fe fa0c 	bl	8001a9c <HAL_GetTick>
 8003684:	0002      	movs	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b64      	cmp	r3, #100	@ 0x64
 800368c:	d901      	bls.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e0a6      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003692:	4b56      	ldr	r3, [pc, #344]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	2380      	movs	r3, #128	@ 0x80
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4013      	ands	r3, r2
 800369c:	d0f0      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800369e:	4b52      	ldr	r3, [pc, #328]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80036a0:	6a1a      	ldr	r2, [r3, #32]
 80036a2:	23c0      	movs	r3, #192	@ 0xc0
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4013      	ands	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d034      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685a      	ldr	r2, [r3, #4]
 80036b4:	23c0      	movs	r3, #192	@ 0xc0
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4013      	ands	r3, r2
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d02c      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036c0:	4b49      	ldr	r3, [pc, #292]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	4a4a      	ldr	r2, [pc, #296]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80036c6:	4013      	ands	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036ca:	4b47      	ldr	r3, [pc, #284]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80036cc:	6a1a      	ldr	r2, [r3, #32]
 80036ce:	4b46      	ldr	r3, [pc, #280]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80036d0:	2180      	movs	r1, #128	@ 0x80
 80036d2:	0249      	lsls	r1, r1, #9
 80036d4:	430a      	orrs	r2, r1
 80036d6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036d8:	4b43      	ldr	r3, [pc, #268]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80036da:	6a1a      	ldr	r2, [r3, #32]
 80036dc:	4b42      	ldr	r3, [pc, #264]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80036de:	4945      	ldr	r1, [pc, #276]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80036e0:	400a      	ands	r2, r1
 80036e2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036e4:	4b40      	ldr	r3, [pc, #256]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2201      	movs	r2, #1
 80036ee:	4013      	ands	r3, r2
 80036f0:	d013      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f2:	f7fe f9d3 	bl	8001a9c <HAL_GetTick>
 80036f6:	0003      	movs	r3, r0
 80036f8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036fa:	e009      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fc:	f7fe f9ce 	bl	8001a9c <HAL_GetTick>
 8003700:	0002      	movs	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	4a3c      	ldr	r2, [pc, #240]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d901      	bls.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e067      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003710:	4b35      	ldr	r3, [pc, #212]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	2202      	movs	r2, #2
 8003716:	4013      	ands	r3, r2
 8003718:	d0f0      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800371a:	4b33      	ldr	r3, [pc, #204]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a34      	ldr	r2, [pc, #208]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003720:	4013      	ands	r3, r2
 8003722:	0019      	movs	r1, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	4b2f      	ldr	r3, [pc, #188]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800372a:	430a      	orrs	r2, r1
 800372c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800372e:	2317      	movs	r3, #23
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d105      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003738:	4b2b      	ldr	r3, [pc, #172]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800373a:	69da      	ldr	r2, [r3, #28]
 800373c:	4b2a      	ldr	r3, [pc, #168]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800373e:	492f      	ldr	r1, [pc, #188]	@ (80037fc <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8003740:	400a      	ands	r2, r1
 8003742:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2201      	movs	r2, #1
 800374a:	4013      	ands	r3, r2
 800374c:	d009      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800374e:	4b26      	ldr	r3, [pc, #152]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003752:	2203      	movs	r2, #3
 8003754:	4393      	bics	r3, r2
 8003756:	0019      	movs	r1, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	4b22      	ldr	r3, [pc, #136]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800375e:	430a      	orrs	r2, r1
 8003760:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2202      	movs	r2, #2
 8003768:	4013      	ands	r3, r2
 800376a:	d009      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800376c:	4b1e      	ldr	r3, [pc, #120]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800376e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003770:	4a23      	ldr	r2, [pc, #140]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003772:	4013      	ands	r3, r2
 8003774:	0019      	movs	r1, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	4b1b      	ldr	r3, [pc, #108]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800377c:	430a      	orrs	r2, r1
 800377e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2220      	movs	r2, #32
 8003786:	4013      	ands	r3, r2
 8003788:	d009      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800378a:	4b17      	ldr	r3, [pc, #92]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800378c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378e:	2210      	movs	r2, #16
 8003790:	4393      	bics	r3, r2
 8003792:	0019      	movs	r1, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691a      	ldr	r2, [r3, #16]
 8003798:	4b13      	ldr	r3, [pc, #76]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800379a:	430a      	orrs	r2, r1
 800379c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	2380      	movs	r3, #128	@ 0x80
 80037a4:	029b      	lsls	r3, r3, #10
 80037a6:	4013      	ands	r3, r2
 80037a8:	d009      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037aa:	4b0f      	ldr	r3, [pc, #60]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ae:	2280      	movs	r2, #128	@ 0x80
 80037b0:	4393      	bics	r3, r2
 80037b2:	0019      	movs	r1, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	699a      	ldr	r2, [r3, #24]
 80037b8:	4b0b      	ldr	r3, [pc, #44]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037ba:	430a      	orrs	r2, r1
 80037bc:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	2380      	movs	r3, #128	@ 0x80
 80037c4:	00db      	lsls	r3, r3, #3
 80037c6:	4013      	ands	r3, r2
 80037c8:	d009      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037ca:	4b07      	ldr	r3, [pc, #28]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ce:	2240      	movs	r2, #64	@ 0x40
 80037d0:	4393      	bics	r3, r2
 80037d2:	0019      	movs	r1, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	695a      	ldr	r2, [r3, #20]
 80037d8:	4b03      	ldr	r3, [pc, #12]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80037da:	430a      	orrs	r2, r1
 80037dc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	0018      	movs	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b006      	add	sp, #24
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	40021000 	.word	0x40021000
 80037ec:	40007000 	.word	0x40007000
 80037f0:	fffffcff 	.word	0xfffffcff
 80037f4:	fffeffff 	.word	0xfffeffff
 80037f8:	00001388 	.word	0x00001388
 80037fc:	efffffff 	.word	0xefffffff
 8003800:	fffcffff 	.word	0xfffcffff

08003804 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e0a8      	b.n	8003968 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	2382      	movs	r3, #130	@ 0x82
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	429a      	cmp	r2, r3
 8003828:	d009      	beq.n	800383e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	61da      	str	r2, [r3, #28]
 8003830:	e005      	b.n	800383e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	225d      	movs	r2, #93	@ 0x5d
 8003848:	5c9b      	ldrb	r3, [r3, r2]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d107      	bne.n	8003860 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	225c      	movs	r2, #92	@ 0x5c
 8003854:	2100      	movs	r1, #0
 8003856:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	0018      	movs	r0, r3
 800385c:	f7fd ff3c 	bl	80016d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	225d      	movs	r2, #93	@ 0x5d
 8003864:	2102      	movs	r1, #2
 8003866:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2140      	movs	r1, #64	@ 0x40
 8003874:	438a      	bics	r2, r1
 8003876:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68da      	ldr	r2, [r3, #12]
 800387c:	23e0      	movs	r3, #224	@ 0xe0
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	429a      	cmp	r2, r3
 8003882:	d902      	bls.n	800388a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003884:	2300      	movs	r3, #0
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	e002      	b.n	8003890 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800388a:	2380      	movs	r3, #128	@ 0x80
 800388c:	015b      	lsls	r3, r3, #5
 800388e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68da      	ldr	r2, [r3, #12]
 8003894:	23f0      	movs	r3, #240	@ 0xf0
 8003896:	011b      	lsls	r3, r3, #4
 8003898:	429a      	cmp	r2, r3
 800389a:	d008      	beq.n	80038ae <HAL_SPI_Init+0xaa>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68da      	ldr	r2, [r3, #12]
 80038a0:	23e0      	movs	r3, #224	@ 0xe0
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d002      	beq.n	80038ae <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	2382      	movs	r3, #130	@ 0x82
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	401a      	ands	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6899      	ldr	r1, [r3, #8]
 80038bc:	2384      	movs	r3, #132	@ 0x84
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	400b      	ands	r3, r1
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	2102      	movs	r1, #2
 80038ca:	400b      	ands	r3, r1
 80038cc:	431a      	orrs	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	2101      	movs	r1, #1
 80038d4:	400b      	ands	r3, r1
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6999      	ldr	r1, [r3, #24]
 80038dc:	2380      	movs	r3, #128	@ 0x80
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	400b      	ands	r3, r1
 80038e2:	431a      	orrs	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	2138      	movs	r1, #56	@ 0x38
 80038ea:	400b      	ands	r3, r1
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	2180      	movs	r1, #128	@ 0x80
 80038f4:	400b      	ands	r3, r1
 80038f6:	431a      	orrs	r2, r3
 80038f8:	0011      	movs	r1, r2
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038fe:	2380      	movs	r3, #128	@ 0x80
 8003900:	019b      	lsls	r3, r3, #6
 8003902:	401a      	ands	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	0c1b      	lsrs	r3, r3, #16
 8003912:	2204      	movs	r2, #4
 8003914:	401a      	ands	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391a:	2110      	movs	r1, #16
 800391c:	400b      	ands	r3, r1
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003924:	2108      	movs	r1, #8
 8003926:	400b      	ands	r3, r1
 8003928:	431a      	orrs	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68d9      	ldr	r1, [r3, #12]
 800392e:	23f0      	movs	r3, #240	@ 0xf0
 8003930:	011b      	lsls	r3, r3, #4
 8003932:	400b      	ands	r3, r1
 8003934:	431a      	orrs	r2, r3
 8003936:	0011      	movs	r1, r2
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	2380      	movs	r3, #128	@ 0x80
 800393c:	015b      	lsls	r3, r3, #5
 800393e:	401a      	ands	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	69da      	ldr	r2, [r3, #28]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4907      	ldr	r1, [pc, #28]	@ (8003970 <HAL_SPI_Init+0x16c>)
 8003954:	400a      	ands	r2, r1
 8003956:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	225d      	movs	r2, #93	@ 0x5d
 8003962:	2101      	movs	r1, #1
 8003964:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	0018      	movs	r0, r3
 800396a:	46bd      	mov	sp, r7
 800396c:	b004      	add	sp, #16
 800396e:	bd80      	pop	{r7, pc}
 8003970:	fffff7ff 	.word	0xfffff7ff

08003974 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e042      	b.n	8003a0c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	223d      	movs	r2, #61	@ 0x3d
 800398a:	5c9b      	ldrb	r3, [r3, r2]
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d107      	bne.n	80039a2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	223c      	movs	r2, #60	@ 0x3c
 8003996:	2100      	movs	r1, #0
 8003998:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	0018      	movs	r0, r3
 800399e:	f7fd fee9 	bl	8001774 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	223d      	movs	r2, #61	@ 0x3d
 80039a6:	2102      	movs	r1, #2
 80039a8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	3304      	adds	r3, #4
 80039b2:	0019      	movs	r1, r3
 80039b4:	0010      	movs	r0, r2
 80039b6:	f000 f943 	bl	8003c40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2246      	movs	r2, #70	@ 0x46
 80039be:	2101      	movs	r1, #1
 80039c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	223e      	movs	r2, #62	@ 0x3e
 80039c6:	2101      	movs	r1, #1
 80039c8:	5499      	strb	r1, [r3, r2]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	223f      	movs	r2, #63	@ 0x3f
 80039ce:	2101      	movs	r1, #1
 80039d0:	5499      	strb	r1, [r3, r2]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2240      	movs	r2, #64	@ 0x40
 80039d6:	2101      	movs	r1, #1
 80039d8:	5499      	strb	r1, [r3, r2]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2241      	movs	r2, #65	@ 0x41
 80039de:	2101      	movs	r1, #1
 80039e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2242      	movs	r2, #66	@ 0x42
 80039e6:	2101      	movs	r1, #1
 80039e8:	5499      	strb	r1, [r3, r2]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2243      	movs	r2, #67	@ 0x43
 80039ee:	2101      	movs	r1, #1
 80039f0:	5499      	strb	r1, [r3, r2]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2244      	movs	r2, #68	@ 0x44
 80039f6:	2101      	movs	r1, #1
 80039f8:	5499      	strb	r1, [r3, r2]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2245      	movs	r2, #69	@ 0x45
 80039fe:	2101      	movs	r1, #1
 8003a00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	223d      	movs	r2, #61	@ 0x3d
 8003a06:	2101      	movs	r1, #1
 8003a08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b002      	add	sp, #8
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	4013      	ands	r3, r2
 8003a32:	d021      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2202      	movs	r2, #2
 8003a38:	4013      	ands	r3, r2
 8003a3a:	d01d      	beq.n	8003a78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2203      	movs	r2, #3
 8003a42:	4252      	negs	r2, r2
 8003a44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	2203      	movs	r2, #3
 8003a54:	4013      	ands	r3, r2
 8003a56:	d004      	beq.n	8003a62 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	0018      	movs	r0, r3
 8003a5c:	f000 f8d8 	bl	8003c10 <HAL_TIM_IC_CaptureCallback>
 8003a60:	e007      	b.n	8003a72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	0018      	movs	r0, r3
 8003a66:	f000 f8cb 	bl	8003c00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f000 f8d7 	bl	8003c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2204      	movs	r2, #4
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d022      	beq.n	8003ac6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2204      	movs	r2, #4
 8003a84:	4013      	ands	r3, r2
 8003a86:	d01e      	beq.n	8003ac6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2205      	movs	r2, #5
 8003a8e:	4252      	negs	r2, r2
 8003a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2202      	movs	r2, #2
 8003a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699a      	ldr	r2, [r3, #24]
 8003a9e:	23c0      	movs	r3, #192	@ 0xc0
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d004      	beq.n	8003ab0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f000 f8b1 	bl	8003c10 <HAL_TIM_IC_CaptureCallback>
 8003aae:	e007      	b.n	8003ac0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f000 f8a4 	bl	8003c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	0018      	movs	r0, r3
 8003abc:	f000 f8b0 	bl	8003c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2208      	movs	r2, #8
 8003aca:	4013      	ands	r3, r2
 8003acc:	d021      	beq.n	8003b12 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2208      	movs	r2, #8
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d01d      	beq.n	8003b12 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2209      	movs	r2, #9
 8003adc:	4252      	negs	r2, r2
 8003ade:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2204      	movs	r2, #4
 8003ae4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	2203      	movs	r2, #3
 8003aee:	4013      	ands	r3, r2
 8003af0:	d004      	beq.n	8003afc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	0018      	movs	r0, r3
 8003af6:	f000 f88b 	bl	8003c10 <HAL_TIM_IC_CaptureCallback>
 8003afa:	e007      	b.n	8003b0c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	0018      	movs	r0, r3
 8003b00:	f000 f87e 	bl	8003c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	0018      	movs	r0, r3
 8003b08:	f000 f88a 	bl	8003c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	2210      	movs	r2, #16
 8003b16:	4013      	ands	r3, r2
 8003b18:	d022      	beq.n	8003b60 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2210      	movs	r2, #16
 8003b1e:	4013      	ands	r3, r2
 8003b20:	d01e      	beq.n	8003b60 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2211      	movs	r2, #17
 8003b28:	4252      	negs	r2, r2
 8003b2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2208      	movs	r2, #8
 8003b30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69da      	ldr	r2, [r3, #28]
 8003b38:	23c0      	movs	r3, #192	@ 0xc0
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d004      	beq.n	8003b4a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	0018      	movs	r0, r3
 8003b44:	f000 f864 	bl	8003c10 <HAL_TIM_IC_CaptureCallback>
 8003b48:	e007      	b.n	8003b5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f000 f857 	bl	8003c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	0018      	movs	r0, r3
 8003b56:	f000 f863 	bl	8003c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2201      	movs	r2, #1
 8003b64:	4013      	ands	r3, r2
 8003b66:	d00c      	beq.n	8003b82 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d008      	beq.n	8003b82 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2202      	movs	r2, #2
 8003b76:	4252      	negs	r2, r2
 8003b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f000 f837 	bl	8003bf0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2280      	movs	r2, #128	@ 0x80
 8003b86:	4013      	ands	r3, r2
 8003b88:	d00c      	beq.n	8003ba4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2280      	movs	r2, #128	@ 0x80
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d008      	beq.n	8003ba4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2281      	movs	r2, #129	@ 0x81
 8003b98:	4252      	negs	r2, r2
 8003b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	f000 f942 	bl	8003e28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	2240      	movs	r2, #64	@ 0x40
 8003ba8:	4013      	ands	r3, r2
 8003baa:	d00c      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2240      	movs	r2, #64	@ 0x40
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	d008      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2241      	movs	r2, #65	@ 0x41
 8003bba:	4252      	negs	r2, r2
 8003bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f000 f835 	bl	8003c30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	4013      	ands	r3, r2
 8003bcc:	d00c      	beq.n	8003be8 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d008      	beq.n	8003be8 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2221      	movs	r2, #33	@ 0x21
 8003bdc:	4252      	negs	r2, r2
 8003bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	0018      	movs	r0, r3
 8003be4:	f000 f918 	bl	8003e18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003be8:	46c0      	nop			@ (mov r8, r8)
 8003bea:	46bd      	mov	sp, r7
 8003bec:	b004      	add	sp, #16
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003bf8:	46c0      	nop			@ (mov r8, r8)
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	b002      	add	sp, #8
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c08:	46c0      	nop			@ (mov r8, r8)
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b002      	add	sp, #8
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c18:	46c0      	nop			@ (mov r8, r8)
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	b002      	add	sp, #8
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c28:	46c0      	nop			@ (mov r8, r8)
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	b002      	add	sp, #8
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c38:	46c0      	nop			@ (mov r8, r8)
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	b002      	add	sp, #8
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a3b      	ldr	r2, [pc, #236]	@ (8003d40 <TIM_Base_SetConfig+0x100>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d008      	beq.n	8003c6a <TIM_Base_SetConfig+0x2a>
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	2380      	movs	r3, #128	@ 0x80
 8003c5c:	05db      	lsls	r3, r3, #23
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d003      	beq.n	8003c6a <TIM_Base_SetConfig+0x2a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a37      	ldr	r2, [pc, #220]	@ (8003d44 <TIM_Base_SetConfig+0x104>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d108      	bne.n	8003c7c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2270      	movs	r2, #112	@ 0x70
 8003c6e:	4393      	bics	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a30      	ldr	r2, [pc, #192]	@ (8003d40 <TIM_Base_SetConfig+0x100>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d018      	beq.n	8003cb6 <TIM_Base_SetConfig+0x76>
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	2380      	movs	r3, #128	@ 0x80
 8003c88:	05db      	lsls	r3, r3, #23
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d013      	beq.n	8003cb6 <TIM_Base_SetConfig+0x76>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a2c      	ldr	r2, [pc, #176]	@ (8003d44 <TIM_Base_SetConfig+0x104>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00f      	beq.n	8003cb6 <TIM_Base_SetConfig+0x76>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a2b      	ldr	r2, [pc, #172]	@ (8003d48 <TIM_Base_SetConfig+0x108>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d00b      	beq.n	8003cb6 <TIM_Base_SetConfig+0x76>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8003d4c <TIM_Base_SetConfig+0x10c>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d007      	beq.n	8003cb6 <TIM_Base_SetConfig+0x76>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a29      	ldr	r2, [pc, #164]	@ (8003d50 <TIM_Base_SetConfig+0x110>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d003      	beq.n	8003cb6 <TIM_Base_SetConfig+0x76>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a28      	ldr	r2, [pc, #160]	@ (8003d54 <TIM_Base_SetConfig+0x114>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d108      	bne.n	8003cc8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	4a27      	ldr	r2, [pc, #156]	@ (8003d58 <TIM_Base_SetConfig+0x118>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2280      	movs	r2, #128	@ 0x80
 8003ccc:	4393      	bics	r3, r2
 8003cce:	001a      	movs	r2, r3
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	689a      	ldr	r2, [r3, #8]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a13      	ldr	r2, [pc, #76]	@ (8003d40 <TIM_Base_SetConfig+0x100>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d00b      	beq.n	8003d0e <TIM_Base_SetConfig+0xce>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a14      	ldr	r2, [pc, #80]	@ (8003d4c <TIM_Base_SetConfig+0x10c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d007      	beq.n	8003d0e <TIM_Base_SetConfig+0xce>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a13      	ldr	r2, [pc, #76]	@ (8003d50 <TIM_Base_SetConfig+0x110>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d003      	beq.n	8003d0e <TIM_Base_SetConfig+0xce>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a12      	ldr	r2, [pc, #72]	@ (8003d54 <TIM_Base_SetConfig+0x114>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d103      	bne.n	8003d16 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	691a      	ldr	r2, [r3, #16]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	2201      	movs	r2, #1
 8003d22:	4013      	ands	r3, r2
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d106      	bne.n	8003d36 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	4393      	bics	r3, r2
 8003d30:	001a      	movs	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	611a      	str	r2, [r3, #16]
  }
}
 8003d36:	46c0      	nop			@ (mov r8, r8)
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	b004      	add	sp, #16
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	46c0      	nop			@ (mov r8, r8)
 8003d40:	40012c00 	.word	0x40012c00
 8003d44:	40000400 	.word	0x40000400
 8003d48:	40002000 	.word	0x40002000
 8003d4c:	40014000 	.word	0x40014000
 8003d50:	40014400 	.word	0x40014400
 8003d54:	40014800 	.word	0x40014800
 8003d58:	fffffcff 	.word	0xfffffcff

08003d5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	223c      	movs	r2, #60	@ 0x3c
 8003d6a:	5c9b      	ldrb	r3, [r3, r2]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d101      	bne.n	8003d74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d70:	2302      	movs	r3, #2
 8003d72:	e047      	b.n	8003e04 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	223c      	movs	r2, #60	@ 0x3c
 8003d78:	2101      	movs	r1, #1
 8003d7a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	223d      	movs	r2, #61	@ 0x3d
 8003d80:	2102      	movs	r1, #2
 8003d82:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2270      	movs	r2, #112	@ 0x70
 8003d98:	4393      	bics	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a16      	ldr	r2, [pc, #88]	@ (8003e0c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d00f      	beq.n	8003dd8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	05db      	lsls	r3, r3, #23
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d009      	beq.n	8003dd8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a11      	ldr	r2, [pc, #68]	@ (8003e10 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d004      	beq.n	8003dd8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a10      	ldr	r2, [pc, #64]	@ (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d10c      	bne.n	8003df2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2280      	movs	r2, #128	@ 0x80
 8003ddc:	4393      	bics	r3, r2
 8003dde:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	68ba      	ldr	r2, [r7, #8]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	223d      	movs	r2, #61	@ 0x3d
 8003df6:	2101      	movs	r1, #1
 8003df8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	223c      	movs	r2, #60	@ 0x3c
 8003dfe:	2100      	movs	r1, #0
 8003e00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	0018      	movs	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	b004      	add	sp, #16
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40012c00 	.word	0x40012c00
 8003e10:	40000400 	.word	0x40000400
 8003e14:	40014000 	.word	0x40014000

08003e18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e20:	46c0      	nop			@ (mov r8, r8)
 8003e22:	46bd      	mov	sp, r7
 8003e24:	b002      	add	sp, #8
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e30:	46c0      	nop			@ (mov r8, r8)
 8003e32:	46bd      	mov	sp, r7
 8003e34:	b002      	add	sp, #8
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8003e38:	b590      	push	{r4, r7, lr}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e074      	b.n	8003f34 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	223c      	movs	r2, #60	@ 0x3c
 8003e4e:	5c9b      	ldrb	r3, [r3, r2]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d107      	bne.n	8003e66 <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	223d      	movs	r2, #61	@ 0x3d
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	0018      	movs	r0, r3
 8003e62:	f7fd fcad 	bl	80017c0 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	223c      	movs	r2, #60	@ 0x3c
 8003e6a:	2102      	movs	r1, #2
 8003e6c:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2201      	movs	r2, #1
 8003e74:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6819      	ldr	r1, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8003e84:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8003e8c:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8003e92:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8003e98:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8003e9e:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 8003ea4:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8003eaa:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	7b1b      	ldrb	r3, [r3, #12]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d108      	bne.n	8003ece <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2180      	movs	r1, #128	@ 0x80
 8003ec8:	0249      	lsls	r1, r1, #9
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003edc:	431a      	orrs	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	43d2      	mvns	r2, r2
 8003ee4:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003efe:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681c      	ldr	r4, [r3, #0]
 8003f08:	0010      	movs	r0, r2
 8003f0a:	f000 f817 	bl	8003f3c <TSC_extract_groups>
 8003f0e:	0003      	movs	r3, r0
 8003f10:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2103      	movs	r1, #3
 8003f1e:	438a      	bics	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2203      	movs	r2, #3
 8003f28:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	223c      	movs	r2, #60	@ 0x3c
 8003f2e:	2101      	movs	r1, #1
 8003f30:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	0018      	movs	r0, r3
 8003f36:	46bd      	mov	sp, r7
 8003f38:	b003      	add	sp, #12
 8003f3a:	bd90      	pop	{r4, r7, pc}

08003f3c <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60bb      	str	r3, [r7, #8]
 8003f4c:	e011      	b.n	8003f72 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	220f      	movs	r2, #15
 8003f54:	409a      	lsls	r2, r3
 8003f56:	0013      	movs	r3, r2
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d006      	beq.n	8003f6c <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8003f5e:	2201      	movs	r2, #1
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	409a      	lsls	r2, r3
 8003f64:	0013      	movs	r3, r2
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	60bb      	str	r3, [r7, #8]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b07      	cmp	r3, #7
 8003f76:	d9ea      	bls.n	8003f4e <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8003f78:	68fb      	ldr	r3, [r7, #12]
}
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b004      	add	sp, #16
 8003f80:	bd80      	pop	{r7, pc}
	...

08003f84 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003f8c:	4b09      	ldr	r3, [pc, #36]	@ (8003fb4 <USB_DisableGlobalInt+0x30>)
 8003f8e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2240      	movs	r2, #64	@ 0x40
 8003f94:	5a9b      	ldrh	r3, [r3, r2]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	b292      	uxth	r2, r2
 8003f9c:	43d2      	mvns	r2, r2
 8003f9e:	b292      	uxth	r2, r2
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	b299      	uxth	r1, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2240      	movs	r2, #64	@ 0x40
 8003fa8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	0018      	movs	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b004      	add	sp, #16
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	0000bf80 	.word	0x0000bf80

08003fb8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	1d3b      	adds	r3, r7, #4
 8003fc2:	6019      	str	r1, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2240      	movs	r2, #64	@ 0x40
 8003fca:	2101      	movs	r1, #1
 8003fcc:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2240      	movs	r2, #64	@ 0x40
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2244      	movs	r2, #68	@ 0x44
 8003fda:	2100      	movs	r1, #0
 8003fdc:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2250      	movs	r2, #80	@ 0x50
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	0018      	movs	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	b004      	add	sp, #16
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <memset>:
 8003ff0:	0003      	movs	r3, r0
 8003ff2:	1882      	adds	r2, r0, r2
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d100      	bne.n	8003ffa <memset+0xa>
 8003ff8:	4770      	bx	lr
 8003ffa:	7019      	strb	r1, [r3, #0]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	e7f9      	b.n	8003ff4 <memset+0x4>

08004000 <__libc_init_array>:
 8004000:	b570      	push	{r4, r5, r6, lr}
 8004002:	2600      	movs	r6, #0
 8004004:	4c0c      	ldr	r4, [pc, #48]	@ (8004038 <__libc_init_array+0x38>)
 8004006:	4d0d      	ldr	r5, [pc, #52]	@ (800403c <__libc_init_array+0x3c>)
 8004008:	1b64      	subs	r4, r4, r5
 800400a:	10a4      	asrs	r4, r4, #2
 800400c:	42a6      	cmp	r6, r4
 800400e:	d109      	bne.n	8004024 <__libc_init_array+0x24>
 8004010:	2600      	movs	r6, #0
 8004012:	f000 f819 	bl	8004048 <_init>
 8004016:	4c0a      	ldr	r4, [pc, #40]	@ (8004040 <__libc_init_array+0x40>)
 8004018:	4d0a      	ldr	r5, [pc, #40]	@ (8004044 <__libc_init_array+0x44>)
 800401a:	1b64      	subs	r4, r4, r5
 800401c:	10a4      	asrs	r4, r4, #2
 800401e:	42a6      	cmp	r6, r4
 8004020:	d105      	bne.n	800402e <__libc_init_array+0x2e>
 8004022:	bd70      	pop	{r4, r5, r6, pc}
 8004024:	00b3      	lsls	r3, r6, #2
 8004026:	58eb      	ldr	r3, [r5, r3]
 8004028:	4798      	blx	r3
 800402a:	3601      	adds	r6, #1
 800402c:	e7ee      	b.n	800400c <__libc_init_array+0xc>
 800402e:	00b3      	lsls	r3, r6, #2
 8004030:	58eb      	ldr	r3, [r5, r3]
 8004032:	4798      	blx	r3
 8004034:	3601      	adds	r6, #1
 8004036:	e7f2      	b.n	800401e <__libc_init_array+0x1e>
 8004038:	080040d0 	.word	0x080040d0
 800403c:	080040d0 	.word	0x080040d0
 8004040:	080040d4 	.word	0x080040d4
 8004044:	080040d0 	.word	0x080040d0

08004048 <_init>:
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404a:	46c0      	nop			@ (mov r8, r8)
 800404c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404e:	bc08      	pop	{r3}
 8004050:	469e      	mov	lr, r3
 8004052:	4770      	bx	lr

08004054 <_fini>:
 8004054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004056:	46c0      	nop			@ (mov r8, r8)
 8004058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800405a:	bc08      	pop	{r3}
 800405c:	469e      	mov	lr, r3
 800405e:	4770      	bx	lr
