// Seed: 3131452249
module module_0 ();
  always begin : LABEL_0
    if (-1'd0) id_1 <= id_1;
    else #1 id_2 = 1;
  end
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_11 = 1;
  assign id_6  = id_3;
  module_0 modCall_1 ();
  assign id_4 = id_9;
  assign id_2 = id_10;
  assign id_5 = id_8;
endmodule
