Debug: 11 1 command.c:153 script_debug(): command - transport select
Info : 12 1 transport.c:267 handle_transport_select(): auto-selecting first available session transport "jtag". To override use 'transport select <transport>'.
Debug: 13 1 command.c:153 script_debug(): command - transport select
Debug: 14 1 command.c:153 script_debug(): command - jtag newtap riscv cpu -irlen 5 -expected-id 0x249511C3
Debug: 15 1 tcl.c:404 handle_jtag_newtap_args(): Creating New Tap, Chip: riscv, Tap: cpu, Dotted: riscv.cpu, 4 params
Debug: 16 1 core.c:1488 jtag_tap_init(): Created Tap: riscv.cpu @ abs position 0, irlen 5, capture: 0x1 mask: 0x3
Debug: 17 1 command.c:153 script_debug(): command - jtag names
Debug: 18 1 command.c:153 script_debug(): command - target create riscv.cpu riscv -chain-position riscv.cpu
Debug: 19 1 target.c:2131 target_free_all_working_areas_restore(): freeing all working areas
Debug: 20 1 riscv.c:432 riscv_create_target(): riscv_create_target()
Debug: 21 1 command.c:153 script_debug(): command - riscv set_reset_timeout_sec 2000
Debug: 22 1 command.c:153 script_debug(): command - riscv set_command_timeout_sec 2000
Debug: 23 1 command.c:153 script_debug(): command - riscv set_mem_access sysbus
Debug: 24 1 command.c:153 script_debug(): command - scan_chain
Debug: 25 1 command.c:153 script_debug(): command - gdb port 3333
Debug: 26 1 command.c:153 script_debug(): command - tcl port 0
Debug: 27 1 command.c:153 script_debug(): command - telnet port disabled
Debug: 28 1 command.c:153 script_debug(): command - init
Debug: 29 1 command.c:153 script_debug(): command - target init
Debug: 30 2 command.c:153 script_debug(): command - target names
Debug: 31 2 command.c:153 script_debug(): command - riscv.cpu cget -event gdb-flash-erase-start
Debug: 32 2 command.c:153 script_debug(): command - riscv.cpu configure -event gdb-flash-erase-start reset init
Debug: 33 2 command.c:153 script_debug(): command - riscv.cpu cget -event gdb-flash-write-end
Debug: 34 2 command.c:153 script_debug(): command - riscv.cpu configure -event gdb-flash-write-end reset halt
Debug: 35 2 command.c:153 script_debug(): command - riscv.cpu cget -event gdb-attach
Debug: 36 2 command.c:153 script_debug(): command - riscv.cpu configure -event gdb-attach halt 1000
Debug: 37 2 target.c:1589 handle_target_init_command(): Initializing targets...
Debug: 38 2 riscv.c:445 riscv_init_target(): riscv_init_target()
Debug: 39 2 semihosting_common.c:109 semihosting_common_init():  
Info : 40 2 remote_bitbang.c:378 remote_bitbang_init(): Initializing remote_bitbang driver
Info : 41 2 remote_bitbang.c:300 remote_bitbang_init_tcp(): Connecting to localhost:9999
Info : 42 2 remote_bitbang.c:389 remote_bitbang_init(): remote_bitbang driver initialized
Info : 43 2 adapter.c:157 adapter_init(): Note: The adapter "remote_bitbang" doesn't support configurable speed
Debug: 44 2 openocd.c:133 handle_init_command(): Debug Adapter init complete
Debug: 45 2 command.c:153 script_debug(): command - transport init
Debug: 46 2 transport.c:219 handle_transport_init(): handle_transport_init
Debug: 47 2 core.c:843 jtag_add_reset(): SRST line released
Debug: 48 2 core.c:868 jtag_add_reset(): TRST line released
Debug: 49 2 core.c:334 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 50 2 command.c:153 script_debug(): command - jtag arp_init
Debug: 51 2 core.c:1522 jtag_init_inner(): Init JTAG chain
Debug: 52 2 core.c:334 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 53 2 core.c:1248 jtag_examine_chain(): DR scan interrogation for IDCODE/BYPASS
Debug: 54 2 core.c:334 jtag_call_event_callbacks(): jtag event: TAP reset
Info : 55 97 core.c:1146 jtag_examine_chain_display(): JTAG tap: riscv.cpu tap/device found: 0x249511c3 (mfg: 0x0e1 (Wintec Industries), part: 0x4951, ver: 0x2)
Debug: 56 97 core.c:1378 jtag_validate_ircapture(): IR capture validation scan
Debug: 57 138 core.c:1435 jtag_validate_ircapture(): riscv.cpu: IR capture 0x05
Debug: 58 138 command.c:153 script_debug(): command - dap init
Debug: 59 138 arm_dap.c:96 dap_init_all(): Initializing all DAPs ...
Debug: 60 138 openocd.c:150 handle_init_command(): Examining targets...
Debug: 61 138 target.c:675 target_examine_one(): [riscv.cpu] Examination started
Debug: 62 138 target.c:1775 target_call_event_callbacks(): target event 19 (examine-start) for core riscv.cpu
Debug: 63 138 riscv.c:1119 riscv_examine(): riscv_examine()
Debug: 64 179 riscv.c:406 dtmcontrol_scan(): DTMCONTROL: 0x0 -> 0x1071
Debug: 65 179 riscv.c:1129 riscv_examine(): dtmcontrol=0x1071
Debug: 66 179 riscv.c:1131 riscv_examine():   version=0x1
Debug: 67 179 riscv-013.c:2276 init_target(): init
Debug: 68 220 riscv-013.c:444 dtmcontrol_scan(): DTMCS: 0x0 -> 0x1071
Debug: 69 220 riscv-013.c:1566 examine(): dtmcontrol=0x1071
Debug: 70 220 riscv-013.c:1567 examine():   dmireset=0
Debug: 71 220 riscv-013.c:1568 examine():   idle=1
Debug: 72 220 riscv-013.c:1569 examine():   dmistat=0
Debug: 73 220 riscv-013.c:1570 examine():   abits=7
Debug: 74 220 riscv-013.c:1571 examine():   version=1
Debug: 75 220 riscv-013.c:250 get_dm(): [0] Allocating new DM
Debug: 76 261 riscv-013.c:390 scan(): 41b w 00000000 @10 -> + 00000000 @00; 0i
Debug: 77 302 riscv-013.c:390 scan(): 41b - 00000000 @10 -> + 00000000 @10; 0i
Debug: 78 343 riscv-013.c:390 scan(): 41b w 00000001 @10 -> + 00000000 @10; 0i
Debug: 79 343 riscv-013.c:400 scan():  dmactive -> 
Debug: 80 384 riscv-013.c:390 scan(): 41b - 00000000 @10 -> + 00000001 @10; 0i
Debug: 81 384 riscv-013.c:400 scan():  ->  dmactive
Debug: 82 425 riscv-013.c:390 scan(): 41b w 07ffffc1 @10 -> + 00000000 @10; 0i
Debug: 83 425 riscv-013.c:400 scan():  hasel hartselhi=1023 hartsello=1023 dmactive -> 
Debug: 84 466 riscv-013.c:390 scan(): 41b - 00000000 @10 -> + 07ffffc1 @10; 0i
Debug: 85 466 riscv-013.c:400 scan():  ->  hasel hartselhi=1023 hartsello=1023 dmactive
Debug: 86 507 riscv-013.c:390 scan(): 41b r 00000000 @10 -> + 00000000 @10; 0i
Debug: 87 548 riscv-013.c:390 scan(): 41b - 00000000 @10 -> + 00000000 @10; 0i
Error: 88 548 riscv-013.c:1606 examine(): Debug Module did not become active. dmcontrol=0x0
Error: 89 548 target.c:681 target_examine_one(): [riscv.cpu] Examination failed
Debug: 90 548 target.c:682 target_examine_one(): [riscv.cpu] examine() returned error code -4
Debug: 91 548 target.c:1775 target_call_event_callbacks(): target event 20 (examine-fail) for core riscv.cpu
Warn : 92 548 target.c:730 target_examine(): target riscv.cpu examination failed
Debug: 93 548 openocd.c:152 handle_init_command(): target examination failed
Debug: 94 548 command.c:153 script_debug(): command - flash init
Debug: 95 548 tcl.c:1364 handle_flash_init_command(): Initializing flash devices...
Debug: 96 548 command.c:153 script_debug(): command - nand init
Debug: 97 548 tcl.c:484 handle_nand_init_command(): Initializing NAND devices...
Debug: 98 548 command.c:153 script_debug(): command - pld init
Debug: 99 548 pld.c:337 handle_pld_init_command(): Initializing PLDs...
Debug: 100 548 command.c:153 script_debug(): command - tpiu init
Info : 101 548 gdb_server.c:3831 gdb_target_start(): [riscv.cpu] starting gdb server on 3333
Info : 102 548 server.c:298 add_service(): Listening on port 3333 for gdb connections
Debug: 103 548 command.c:153 script_debug(): command - target names
Debug: 104 548 command.c:153 script_debug(): command - target names
Debug: 105 548 command.c:153 script_debug(): command - riscv.cpu cget -type
Debug: 106 548 command.c:153 script_debug(): command - halt
Debug: 107 548 target.c:3253 handle_halt_command(): -
Error: 108 548 target.c:512 target_halt(): Target not examined yet
Debug: 109 548 command.c:528 exec_command(): Command 'halt' failed with error code -4
User : 110 548 command.c:601 command_run_line(): 
Debug: 111 548 breakpoints.c:328 breakpoint_remove_all_internal(): [riscv.cpu] Delete all breakpoints
Debug: 112 548 riscv.c:491 riscv_deinit_target(): riscv_deinit_target()
Debug: 113 548 riscv-013.c:1521 deinit_target(): riscv_deinit_target()
Debug: 114 548 target.c:2131 target_free_all_working_areas_restore(): freeing all working areas
Info : 115 549 remote_bitbang.c:175 remote_bitbang_quit(): remote_bitbang interface quit
