// Seed: 1878074694
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input id_5
);
  logic id_6;
  always @(posedge 1 - id_4 or negedge id_0) id_3 = id_5;
endmodule
