# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../4bit Universal Shift Register.srcs/sources_1/new/uniShiftReg4.vhd" \
"../../../../4bit Universal Shift Register.srcs/sim_1/new/uniShiftReg4_tb.vhd" \

# Do not sort compile order
nosort
