/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [8:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [28:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[60] ? in_data[95] : _00_);
  assign celloutsig_1_16z = !(celloutsig_1_4z ? celloutsig_1_7z[11] : celloutsig_1_10z);
  assign celloutsig_1_1z = in_data[142] ^ celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_0z ^ in_data[188];
  assign celloutsig_1_10z = in_data[162] ^ celloutsig_1_6z;
  assign celloutsig_1_14z = celloutsig_1_3z[3] ^ in_data[143];
  assign celloutsig_1_7z = in_data[150:122] + { in_data[174:150], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z };
  reg [3:0] _10_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _10_ <= 4'h0;
    else _10_ <= in_data[57:54];
  assign { _01_[3:1], _00_ } = _10_;
  assign celloutsig_0_7z = in_data[67:53] & { celloutsig_0_4z[11:1], _01_[3:1], _00_ };
  assign celloutsig_1_18z = celloutsig_1_7z[27:21] & { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_5z = { _01_[3:1], celloutsig_0_2z } == { _01_[2:1], _01_[3:1], _00_ };
  assign celloutsig_0_6z = celloutsig_0_3z[11:3] === { _01_[3:1], _00_, celloutsig_0_5z, _01_[3:1], _00_ };
  assign celloutsig_0_9z = { celloutsig_0_3z[15:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z } === { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, _01_[3:1], _00_, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_4z = { _01_[1], celloutsig_0_3z } % { 1'h1, in_data[63:57], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_7z[8:4] % { 1'h1, _01_[3:1], _00_ };
  assign celloutsig_0_3z = { in_data[31:26], celloutsig_0_2z, _01_[3:1], _00_, celloutsig_0_2z } * in_data[41:26];
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } * { in_data[113], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_3z = ~ celloutsig_1_2z[8:5];
  assign celloutsig_0_10z = celloutsig_0_3z[12] & celloutsig_0_7z[10];
  assign celloutsig_1_0z = in_data[128] & in_data[168];
  assign celloutsig_1_15z = celloutsig_1_4z & celloutsig_1_14z;
  assign celloutsig_0_2z = { in_data[89:88], celloutsig_0_1z } - { _01_[2:1], _00_ };
  always_latch
    if (!clkin_data[32]) celloutsig_1_2z = 9'h000;
    else if (!clkin_data[64]) celloutsig_1_2z = { in_data[177:170], celloutsig_1_1z };
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[175] & in_data[172]));
  assign celloutsig_1_19z = ~((celloutsig_1_16z & celloutsig_1_15z) | (celloutsig_1_3z[1] & celloutsig_1_18z[3]));
  assign _01_[0] = _00_;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
