========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 40025967	w_miss: 4153269	w_miss_rate: 10.376436%
r_access: 59971634	r_miss: 12911055	r_miss_rate: 21.528603%
t_access: 99997601	t_miss: 17064324	t_miss_rate: 17.064733%
Read_Latency: 334847562	Write_Latency: 169917129
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 17064299	w_miss: 16123723	w_miss_rate: 94.488048%
r_access: 17064324	r_miss: 17064324	r_miss_rate: 100.000000%
t_access: 34128623	t_miss: 33188047	t_miss_rate: 97.244026%
Cache info :
w_access: 16123722	w_miss: 1	w_miss_rate: 0.000006%
r_access: 17064324	r_miss: 20903	r_miss_rate: 0.122495%
t_access: 33188046	t_miss: 20904	t_miss_rate: 0.062987%
Buffer Latency:
ReadLatency: 0	WriteLatency: 7524608
STTRAM Latency:
ReadLatency: 154373230	WriteLatency: 209608424
Total Latency:
ReadLatency: 154373230	WriteLatency: 217133032
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 20904	r_miss: 20	r_miss_rate: 0.095675%
t_access: 20904	t_miss: 20	t_miss_rate: 0.095675%
Read_Latency: 524100	Write_Latency: 0
========== End of L3 ==========

