{"vcs1":{"timestamp_begin":1681660321.751166899, "rt":0.63, "ut":0.16, "st":0.13}}
{"vcselab":{"timestamp_begin":1681660322.417954502, "rt":0.94, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681660323.386401890, "rt":0.67, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681660321.459160290}
{"VCS_COMP_START_TIME": 1681660321.459160290}
{"VCS_COMP_END_TIME": 1681660324.633487551}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338272}}
{"stitch_vcselab": {"peak_mem": 222680}}
