FIRRTL version 1.2.0
circuit LinkManagementController :
  module LinkDisabledSubmodule : @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 25:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 25:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 25:7]
    input io_fdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_fdi_lp_state_req_prev : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_link_state : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    output io_disabled_entry : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    output io_disabled_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_disabled_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_disabled_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]

    reg disabled_fdi_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_fdi_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 28:37]
    reg disabled_sbmsg_req_rcv_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_req_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 29:43]
    reg disabled_sbmsg_rsp_rcv_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_rsp_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 30:43]
    reg disabled_sbmsg_ext_rsp_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 31:43]
    reg disabled_sbmsg_ext_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 32:43]
    node _T = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 35:21]
    node _T_1 = eq(io_link_state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 36:21]
    node _T_2 = or(_T, _T_1) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 35:40]
    node _T_3 = eq(io_link_state, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 37:21]
    node _T_4 = or(_T_2, _T_3) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 36:41]
    node _T_5 = eq(io_link_state, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 38:21]
    node _T_6 = or(_T_4, _T_5) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 37:42]
    node _io_disabled_entry_T = or(disabled_sbmsg_ext_rsp_reg, disabled_sbmsg_rsp_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 40:53]
    node _T_7 = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 44:21]
    node _T_8 = eq(io_fdi_lp_state_req, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 45:29]
    node _T_9 = and(_T_7, _T_8) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 44:40]
    node _T_10 = eq(io_fdi_lp_state_req_prev, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 46:34]
    node _T_11 = and(_T_9, _T_10) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 45:54]
    node _T_12 = eq(io_fdi_lp_state_req, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 50:27]
    node _T_13 = neq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 51:23]
    node _T_14 = and(_T_12, _T_13) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 50:52]
    node _GEN_0 = mux(_T_14, UInt<1>("h1"), disabled_fdi_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 52:7 53:28 55:28]
    node _GEN_1 = mux(_T_11, UInt<1>("h1"), _GEN_0) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 47:7 48:28]
    node _T_15 = eq(io_disabled_sb_snd, UInt<6>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 58:29]
    node _T_16 = and(_T_15, io_disabled_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 58:62]
    node _GEN_2 = mux(_T_16, UInt<1>("h1"), disabled_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 58:84 59:34 61:34]
    node _T_17 = eq(io_disabled_sb_snd, UInt<6>("h1c")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 64:29]
    node _T_18 = and(_T_17, io_disabled_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 64:62]
    node _GEN_3 = mux(_T_18, UInt<1>("h1"), disabled_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 64:84 65:34 67:34]
    node _T_19 = eq(io_disabled_sb_rcv, UInt<6>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 70:29]
    node _GEN_4 = mux(_T_19, UInt<1>("h1"), disabled_sbmsg_req_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 70:63 71:34 73:34]
    node _T_20 = eq(io_disabled_sb_rcv, UInt<6>("h1c")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 78:29]
    node _GEN_5 = mux(_T_20, UInt<1>("h1"), disabled_sbmsg_rsp_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 78:63 79:34 81:34]
    node _T_21 = eq(disabled_sbmsg_req_rcv_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 87:34]
    node _T_22 = and(disabled_fdi_req_reg, _T_21) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 87:31]
    node _T_23 = eq(disabled_sbmsg_ext_req_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 88:13]
    node _T_24 = and(_T_22, _T_23) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 88:10]
    node _T_25 = eq(disabled_sbmsg_ext_rsp_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 90:46]
    node _T_26 = and(disabled_sbmsg_req_rcv_reg, _T_25) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 90:43]
    node _GEN_6 = mux(_T_26, UInt<6>("h1c"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 90:75 91:26 93:26]
    node _GEN_7 = mux(_T_24, UInt<6>("hc"), _GEN_6) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 88:42 89:26]
    node _GEN_8 = mux(_T_6, _io_disabled_entry_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 101:23 39:5 40:23]
    node _GEN_9 = mux(_T_6, _GEN_1, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 96:26]
    node _GEN_10 = mux(_T_6, _GEN_2, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 99:32]
    node _GEN_11 = mux(_T_6, _GEN_3, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 100:32 39:5]
    node _GEN_12 = mux(_T_6, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 97:32]
    node _GEN_13 = mux(_T_6, _GEN_5, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 98:32]
    node _GEN_14 = mux(_T_6, _GEN_7, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 102:24 39:5]
    io_disabled_entry <= _GEN_8
    io_disabled_sb_snd <= _GEN_14
    disabled_fdi_req_reg <= mux(reset, UInt<1>("h0"), _GEN_9) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 28:{37,37}]
    disabled_sbmsg_req_rcv_reg <= mux(reset, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 29:{43,43}]
    disabled_sbmsg_rsp_rcv_reg <= mux(reset, UInt<1>("h0"), _GEN_13) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 30:{43,43}]
    disabled_sbmsg_ext_rsp_reg <= mux(reset, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 31:{43,43}]
    disabled_sbmsg_ext_req_reg <= mux(reset, UInt<1>("h0"), _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 32:{43,43}]

  module LinkResetSubmodule : @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 24:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 24:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 24:7]
    input io_fdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 25:14]
    input io_fdi_lp_state_req_prev : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 25:14]
    input io_link_state : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 25:14]
    output io_linkreset_entry : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 25:14]
    output io_linkreset_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 25:14]
    input io_linkreset_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 25:14]
    input io_linkreset_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 25:14]

    reg linkreset_fdi_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), linkreset_fdi_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 27:38]
    reg linkreset_sbmsg_req_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), linkreset_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 28:45]
    reg linkreset_sbmsg_rsp_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), linkreset_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 29:45]
    reg linkreset_sbmsg_ext_rsp_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), linkreset_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 30:44]
    reg linkreset_sbmsg_ext_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), linkreset_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 31:44]
    node _T = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 34:21]
    node _T_1 = eq(io_link_state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 35:21]
    node _T_2 = or(_T, _T_1) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 34:40]
    node _T_3 = eq(io_link_state, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 36:21]
    node _T_4 = or(_T_2, _T_3) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 35:41]
    node _io_linkreset_entry_T = or(linkreset_sbmsg_ext_rsp_reg, linkreset_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 39:55]
    node _T_5 = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 43:21]
    node _T_6 = eq(io_fdi_lp_state_req, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 44:29]
    node _T_7 = and(_T_5, _T_6) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 43:40]
    node _T_8 = eq(io_fdi_lp_state_req_prev, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 45:34]
    node _T_9 = and(_T_7, _T_8) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 44:55]
    node _T_10 = eq(io_fdi_lp_state_req, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 49:27]
    node _T_11 = neq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 50:23]
    node _T_12 = and(_T_10, _T_11) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 49:53]
    node _GEN_0 = mux(_T_12, UInt<1>("h1"), linkreset_fdi_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 51:7 52:29 54:29]
    node _GEN_1 = mux(_T_9, UInt<1>("h1"), _GEN_0) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 46:7 47:29]
    node _T_13 = eq(io_linkreset_sb_snd, UInt<6>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 57:30]
    node _T_14 = and(_T_13, io_linkreset_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 57:64]
    node _GEN_2 = mux(_T_14, UInt<1>("h1"), linkreset_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 57:87 58:35 60:35]
    node _T_15 = eq(io_linkreset_sb_snd, UInt<6>("h19")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 63:30]
    node _T_16 = and(_T_15, io_linkreset_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 63:64]
    node _GEN_3 = mux(_T_16, UInt<1>("h1"), linkreset_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 63:87 64:35 66:35]
    node _T_17 = eq(io_linkreset_sb_rcv, UInt<6>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 70:30]
    node _GEN_4 = mux(_T_17, UInt<1>("h1"), linkreset_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 70:65 71:36 73:36]
    node _T_18 = eq(io_linkreset_sb_rcv, UInt<6>("h19")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 78:30]
    node _GEN_5 = mux(_T_18, UInt<1>("h1"), linkreset_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 78:65 79:36 81:36]
    node _T_19 = eq(linkreset_sbmsg_req_rcv_flag, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 86:35]
    node _T_20 = and(linkreset_fdi_req_reg, _T_19) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 86:32]
    node _T_21 = eq(linkreset_sbmsg_ext_req_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 87:10]
    node _T_22 = and(_T_20, _T_21) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 86:65]
    node _T_23 = eq(linkreset_sbmsg_ext_rsp_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 89:48]
    node _T_24 = and(linkreset_sbmsg_req_rcv_flag, _T_23) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 89:45]
    node _GEN_6 = mux(_T_24, UInt<6>("h19"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 89:78 90:27 92:27]
    node _GEN_7 = mux(_T_22, UInt<6>("h9"), _GEN_6) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 87:40 88:27]
    node _GEN_8 = mux(_T_4, _io_linkreset_entry_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 100:24 37:5 39:24]
    node _GEN_9 = mux(_T_4, _GEN_1, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 37:5 95:27]
    node _GEN_10 = mux(_T_4, _GEN_2, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 37:5 98:33]
    node _GEN_11 = mux(_T_4, _GEN_3, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 37:5 99:33]
    node _GEN_12 = mux(_T_4, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 37:5 96:34]
    node _GEN_13 = mux(_T_4, _GEN_5, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 37:5 97:34]
    node _GEN_14 = mux(_T_4, _GEN_7, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 101:25 37:5]
    io_linkreset_entry <= _GEN_8
    io_linkreset_sb_snd <= _GEN_14
    linkreset_fdi_req_reg <= mux(reset, UInt<1>("h0"), _GEN_9) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 27:{38,38}]
    linkreset_sbmsg_req_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 28:{45,45}]
    linkreset_sbmsg_rsp_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_13) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 29:{45,45}]
    linkreset_sbmsg_ext_rsp_reg <= mux(reset, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 30:{44,44}]
    linkreset_sbmsg_ext_req_reg <= mux(reset, UInt<1>("h0"), _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/LinkResetSubmodule.scala 31:{44,44}]

  module LinkInitSubmodule : @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 38:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 38:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 38:7]
    input io_fdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_fdi_lp_state_req_prev : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_fdi_lp_rxactive_sts : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_fdi_pl_inband_pres : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_fdi_pl_rxactive_req : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_fdi_pl_state_sts : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_rdi_pl_state_sts : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_rdi_pl_inband_pres : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_rdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_link_state : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_active_entry : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_linkinit_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_linkinit_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]

    reg linkinit_state_reg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 42:37]
    reg param_exch_sbmsg_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), param_exch_sbmsg_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 45:44]
    reg param_exch_sbmsg_snt_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), param_exch_sbmsg_snt_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 46:44]
    reg active_sbmsg_req_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 49:44]
    reg active_sbmsg_rsp_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 50:44]
    reg active_sbmsg_ext_rsp_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 51:43]
    reg active_sbmsg_ext_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 52:43]
    reg transition_to_active_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), transition_to_active_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 54:43]
    node _T = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:24]
    node _T_1 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_2 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_3 = eq(_T_1, _T_2) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_0 = mux(io_rdi_pl_inband_pres, UInt<1>("h1"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 85:41 86:34 88:34]
    node _T_4 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_5 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_6 = eq(_T_4, _T_5) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_7 = eq(io_rdi_pl_state_sts, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 94:38]
    node _GEN_1 = mux(_T_7, UInt<2>("h2"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 94:59 95:34 97:34]
    node _T_8 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_9 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_10 = eq(_T_8, _T_9) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_11 = eq(param_exch_sbmsg_snt_flag, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 105:18]
    node _GEN_2 = mux(_T_11, UInt<6>("h24"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 105:46 106:34 108:34]
    node _T_12 = eq(io_linkinit_sb_rcv, UInt<6>("h24")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 112:37]
    node _GEN_3 = mux(_T_12, UInt<1>("h1"), param_exch_sbmsg_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 112:65 113:43 115:43]
    node _T_13 = eq(io_linkinit_sb_snd, UInt<6>("h24")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 118:59]
    node _T_14 = and(io_linkinit_sb_rdy, _T_13) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 118:37]
    node _GEN_4 = mux(_T_14, UInt<1>("h1"), param_exch_sbmsg_snt_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 118:88 119:43 121:43]
    node _T_15 = and(param_exch_sbmsg_snt_flag, param_exch_sbmsg_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 125:44]
    node _GEN_5 = mux(_T_15, UInt<2>("h3"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 125:74 126:36 128:36]
    node _T_16 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_17 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_18 = eq(_T_16, _T_17) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_6 = mux(active_sbmsg_req_rcv_flag, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 136:45 137:47 139:47]
    node _T_19 = and(io_fdi_lp_rxactive_sts, io_linkinit_fdi_pl_rxactive_req) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:41]
    node _T_20 = eq(active_sbmsg_ext_rsp_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:79]
    node _T_21 = and(_T_19, _T_20) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:76]
    node _T_22 = eq(active_sbmsg_ext_req_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 144:52]
    node _T_23 = and(transition_to_active_reg, _T_22) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 144:49]
    node _GEN_7 = mux(_T_23, UInt<6>("h1"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 144:79 145:36 147:34]
    node _GEN_8 = mux(_T_21, UInt<6>("h11"), _GEN_7) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:106 143:36]
    node _T_24 = eq(io_linkinit_sb_rcv, UInt<6>("h11")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 150:37]
    node _GEN_9 = mux(_T_24, UInt<1>("h1"), active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 150:69 151:41 153:41]
    node _T_25 = eq(io_linkinit_sb_rcv, UInt<6>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 156:37]
    node _GEN_10 = mux(_T_25, UInt<1>("h1"), active_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 156:69 157:41 159:41]
    node _T_26 = eq(io_linkinit_sb_snd, UInt<6>("h11")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 162:37]
    node _T_27 = and(_T_26, io_linkinit_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 162:68]
    node _GEN_11 = mux(_T_27, UInt<1>("h1"), active_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 162:91 163:40 165:40]
    node _T_28 = eq(io_linkinit_sb_snd, UInt<6>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 168:37]
    node _T_29 = and(_T_28, io_linkinit_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 168:68]
    node _GEN_12 = mux(_T_29, UInt<1>("h1"), active_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 168:91 169:40 171:40]
    node _T_30 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 174:38]
    node _T_31 = eq(io_fdi_lp_state_req_prev, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 175:43]
    node _T_32 = and(_T_30, _T_31) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 174:61]
    node _GEN_13 = mux(_T_32, UInt<1>("h1"), transition_to_active_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 175:64 176:40 178:40]
    node _T_33 = and(active_sbmsg_ext_rsp_reg, active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 181:43]
    node _GEN_14 = mux(_T_33, UInt<3>("h4"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 181:73 182:34 184:34]
    node _T_34 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_35 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_36 = eq(_T_34, _T_35) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_15 = mux(_T_36, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 189:29 66:23 78:34]
    node _GEN_16 = mux(_T_36, UInt<6>("h0"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 194:32 69:26 78:34]
    node _GEN_17 = mux(_T_36, UInt<3>("h4"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 195:32 78:34 42:37]
    node _GEN_18 = mux(_T_18, UInt<1>("h1"), _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 133:44]
    node _GEN_19 = mux(_T_18, _GEN_6, _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_20 = mux(_T_18, _GEN_8, _GEN_16) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_21 = mux(_T_18, _GEN_9, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_22 = mux(_T_18, _GEN_10, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_23 = mux(_T_18, _GEN_11, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_24 = mux(_T_18, _GEN_12, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_25 = mux(_T_18, _GEN_13, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _GEN_26 = mux(_T_18, _GEN_14, _GEN_17) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_27 = mux(_T_18, UInt<1>("h0"), _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 66:23 78:34]
    node _GEN_28 = mux(_T_10, UInt<1>("h1"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 102:42]
    node _GEN_29 = mux(_T_10, _GEN_2, _GEN_20) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_30 = mux(_T_10, _GEN_3, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 70:33 78:34]
    node _GEN_31 = mux(_T_10, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 71:33 78:34]
    node _GEN_32 = mux(_T_10, _GEN_5, _GEN_26) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_33 = mux(_T_10, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 58:36]
    node _GEN_34 = mux(_T_10, UInt<1>("h0"), _GEN_19) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 68:39]
    node _GEN_35 = mux(_T_10, UInt<1>("h0"), _GEN_21) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_36 = mux(_T_10, UInt<1>("h0"), _GEN_22) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_37 = mux(_T_10, UInt<1>("h0"), _GEN_23) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_38 = mux(_T_10, UInt<1>("h0"), _GEN_24) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_39 = mux(_T_10, UInt<1>("h0"), _GEN_25) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _GEN_40 = mux(_T_10, UInt<1>("h0"), _GEN_27) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 66:23 78:34]
    node _GEN_41 = mux(_T_6, UInt<1>("h1"), _GEN_28) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 93:42]
    node _GEN_42 = mux(_T_6, _GEN_1, _GEN_32) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_43 = mux(_T_6, UInt<6>("h0"), _GEN_29) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 69:26 78:34]
    node _GEN_44 = mux(_T_6, UInt<1>("h0"), _GEN_30) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 70:33 78:34]
    node _GEN_45 = mux(_T_6, UInt<1>("h0"), _GEN_31) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 71:33 78:34]
    node _GEN_46 = mux(_T_6, UInt<1>("h0"), _GEN_33) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 58:36]
    node _GEN_47 = mux(_T_6, UInt<1>("h0"), _GEN_34) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 68:39]
    node _GEN_48 = mux(_T_6, UInt<1>("h0"), _GEN_35) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_49 = mux(_T_6, UInt<1>("h0"), _GEN_36) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_50 = mux(_T_6, UInt<1>("h0"), _GEN_37) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_51 = mux(_T_6, UInt<1>("h0"), _GEN_38) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_52 = mux(_T_6, UInt<1>("h0"), _GEN_39) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _GEN_53 = mux(_T_6, UInt<1>("h0"), _GEN_40) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 66:23 78:34]
    node _GEN_54 = mux(_T_3, UInt<1>("h0"), _GEN_53) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 81:29]
    node _GEN_55 = mux(_T_3, UInt<1>("h0"), _GEN_41) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 82:42]
    node _GEN_56 = mux(_T_3, UInt<1>("h0"), _GEN_47) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 83:45]
    node _GEN_57 = mux(_T_3, UInt<6>("h0"), _GEN_43) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 84:32]
    node _GEN_58 = mux(_T_3, _GEN_0, _GEN_42) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_59 = mux(_T_3, UInt<1>("h0"), _GEN_44) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 70:33 78:34]
    node _GEN_60 = mux(_T_3, UInt<1>("h0"), _GEN_45) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 71:33 78:34]
    node _GEN_61 = mux(_T_3, UInt<1>("h0"), _GEN_46) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 58:36]
    node _GEN_62 = mux(_T_3, UInt<1>("h0"), _GEN_48) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_63 = mux(_T_3, UInt<1>("h0"), _GEN_49) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_64 = mux(_T_3, UInt<1>("h0"), _GEN_50) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_65 = mux(_T_3, UInt<1>("h0"), _GEN_51) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_66 = mux(_T_3, UInt<1>("h0"), _GEN_52) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _T_37 = eq(io_link_state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:30]
    node _GEN_67 = mux(_T_37, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 199:23 208:23]
    node _GEN_68 = mux(_T_37, UInt<6>("h0"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 204:26 212:26]
    node _GEN_69 = mux(_T_37, UInt<3>("h4"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 205:26 207:26]
    node _GEN_70 = mux(_T_37, param_exch_sbmsg_rcv_flag, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 213:33 45:44]
    node _GEN_71 = mux(_T_37, param_exch_sbmsg_snt_flag, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 214:33 46:44]
    node _GEN_72 = mux(_T, _GEN_54, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_73 = mux(_T, _GEN_55, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_74 = mux(_T, _GEN_56, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_75 = mux(_T, _GEN_57, _GEN_68) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_76 = mux(_T, _GEN_59, _GEN_70) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_77 = mux(_T, _GEN_60, _GEN_71) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_78 = mux(_T, _GEN_63, active_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 49:44 64:44]
    node _GEN_79 = mux(_T, _GEN_62, active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 50:44 64:44]
    node _GEN_80 = mux(_T, _GEN_64, active_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 51:43 64:44]
    node _GEN_81 = mux(_T, _GEN_65, active_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 52:43 64:44]
    node _GEN_82 = mux(_T, _GEN_66, transition_to_active_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 54:43 64:44]
    node _GEN_83 = mux(_T, _GEN_58, _GEN_69) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_84 = mux(_T, _GEN_61, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    io_linkinit_fdi_pl_inband_pres <= _GEN_84
    io_linkinit_fdi_pl_rxactive_req <= _GEN_74
    io_linkinit_fdi_pl_state_sts <= pad(_GEN_72, 4)
    io_linkinit_rdi_lp_state_req <= pad(_GEN_73, 4)
    io_active_entry <= _GEN_72
    io_linkinit_sb_snd <= _GEN_75
    linkinit_state_reg <= mux(reset, UInt<1>("h0"), _GEN_83) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 42:{37,37}]
    param_exch_sbmsg_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_76) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 45:{44,44}]
    param_exch_sbmsg_snt_flag <= mux(reset, UInt<1>("h0"), _GEN_77) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 46:{44,44}]
    active_sbmsg_req_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_78) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 49:{44,44}]
    active_sbmsg_rsp_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_79) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 50:{44,44}]
    active_sbmsg_ext_rsp_reg <= mux(reset, UInt<1>("h0"), _GEN_80) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 51:{43,43}]
    active_sbmsg_ext_req_reg <= mux(reset, UInt<1>("h0"), _GEN_81) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 52:{43,43}]
    transition_to_active_reg <= mux(reset, UInt<1>("h0"), _GEN_82) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 54:{43,43}]

  module ParityNegotiationSubmodule : @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 25:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 25:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 25:7]
    input io_start_negotiation : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_negotiation_complete : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_parity_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_tx_sw_en : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_parity_rx_sw_en : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_parity_rx_enable : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    output io_parity_tx_enable : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]
    input io_cycles_1us : UInt<32> @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 26:16]

    reg parity_rsp_snt_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 28:42]
    reg parity_req_snt_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_req_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 29:42]
    reg parity_req_rcv_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 30:42]
    reg parity_rsp_rcv_flag_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_rsp_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 31:42]
    reg parity_rx_enable_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_rx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 32:39]
    reg parity_tx_enable_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), parity_tx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 33:39]
    reg parity_req_timeout_counter_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), parity_req_timeout_counter_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 35:49]
    node timeout = shl(io_cycles_1us, 2) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 37:33]
    node _reqcomplete_T = eq(io_parity_tx_sw_en, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 45:27]
    node reqcomplete = or(_reqcomplete_T, parity_rsp_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 45:47]
    node _rspcomplete_T = eq(parity_req_timeout_counter_reg, timeout) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 46:58]
    node rspcomplete = or(_rspcomplete_T, parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 46:70]
    node _io_negotiation_complete_T = and(reqcomplete, rspcomplete) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 47:49]
    node _T = eq(parity_req_snt_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 49:36]
    node _T_1 = and(io_parity_tx_sw_en, _T) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 49:33]
    node _T_2 = and(io_parity_rx_sw_en, parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:39]
    node _T_3 = eq(parity_rsp_snt_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:69]
    node _T_4 = and(_T_2, _T_3) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:66]
    node _T_5 = eq(io_parity_rx_sw_en, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:20]
    node _T_6 = and(_T_5, parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:40]
    node _T_7 = eq(parity_rsp_snt_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:70]
    node _T_8 = and(_T_6, _T_7) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:67]
    node _GEN_0 = mux(_T_8, UInt<6>("h32"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 53:95 54:30 56:31]
    node _GEN_1 = mux(_T_4, UInt<6>("h31"), _GEN_0) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 51:94 52:30]
    node _GEN_2 = mux(_T_1, UInt<6>("h21"), _GEN_1) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 49:61 50:30]
    node _T_9 = eq(parity_req_rcv_flag_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 59:14]
    node _parity_req_timeout_counter_reg_T = add(parity_req_timeout_counter_reg, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 60:78]
    node _parity_req_timeout_counter_reg_T_1 = tail(_parity_req_timeout_counter_reg_T, 1) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 60:78]
    node _T_10 = eq(parity_req_timeout_counter_reg, timeout) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 61:51]
    node _GEN_3 = mux(_T_10, parity_req_timeout_counter_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 61:63 62:44 64:44]
    node _GEN_4 = mux(_T_9, _parity_req_timeout_counter_reg_T_1, _GEN_3) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 59:39 60:44]
    node _T_11 = eq(io_parity_sb_snd, UInt<6>("h21")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 67:31]
    node _T_12 = and(_T_11, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 67:70]
    node _GEN_5 = mux(_T_12, UInt<1>("h1"), parity_req_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 67:90 68:37 70:37]
    node _T_13 = eq(io_parity_sb_snd, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:32]
    node _T_14 = eq(io_parity_sb_snd, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:91]
    node _T_15 = or(_T_13, _T_14) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:71]
    node _T_16 = and(_T_15, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:131]
    node _GEN_6 = mux(_T_16, UInt<1>("h1"), parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 73:151 74:37 76:37]
    node _T_17 = eq(io_parity_sb_rcv, UInt<6>("h21")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 79:31]
    node _GEN_7 = mux(_T_17, UInt<1>("h1"), parity_req_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 79:70 80:37 82:37]
    node _T_18 = eq(io_parity_sb_rcv, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:31]
    node _T_19 = eq(io_parity_sb_rcv, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:90]
    node _T_20 = or(_T_18, _T_19) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:70]
    node _GEN_8 = mux(_T_20, UInt<1>("h1"), parity_rsp_rcv_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 85:129 86:37 88:37]
    node _T_21 = eq(io_parity_sb_snd, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:31]
    node _T_22 = and(_T_21, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:70]
    node _T_23 = eq(io_parity_sb_snd, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:37]
    node _T_24 = and(_T_23, io_parity_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:76]
    node _GEN_9 = mux(_T_24, UInt<1>("h0"), parity_rx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:96 95:34 32:39]
    node _GEN_10 = mux(_T_24, _GEN_6, parity_rsp_snt_flag_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 94:96 97:37]
    node _GEN_11 = mux(_T_22, UInt<1>("h1"), _GEN_9) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:90 93:34]
    node _GEN_12 = mux(_T_22, _GEN_6, _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 92:90]
    node _T_25 = eq(io_parity_sb_rcv, UInt<6>("h31")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 100:31]
    node _T_26 = eq(io_parity_sb_rcv, UInt<6>("h32")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:37]
    node _T_27 = eq(io_parity_tx_sw_en, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:79]
    node _T_28 = or(_T_26, _T_27) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:76]
    node _GEN_13 = mux(_T_28, UInt<1>("h0"), parity_tx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 102:99 103:34 105:34]
    node _GEN_14 = mux(_T_25, UInt<1>("h1"), _GEN_13) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 100:70 101:34]
    node _GEN_15 = mux(io_start_negotiation, _io_negotiation_complete_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 110:33 47:33]
    node _GEN_16 = mux(io_start_negotiation, _GEN_2, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 109:27 43:31]
    node _GEN_17 = mux(io_start_negotiation, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 112:40]
    node _GEN_18 = mux(io_start_negotiation, _GEN_5, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 114:33]
    node _GEN_19 = mux(io_start_negotiation, _GEN_12, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 113:33]
    node _GEN_20 = mux(io_start_negotiation, _GEN_7, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 115:33]
    node _GEN_21 = mux(io_start_negotiation, _GEN_8, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 43:31 116:33]
    node _GEN_22 = mux(io_start_negotiation, _GEN_11, parity_rx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 117:30 43:31]
    node _GEN_23 = mux(io_start_negotiation, _GEN_14, parity_tx_enable_reg) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 118:30 43:31]
    io_negotiation_complete <= _GEN_15
    io_parity_sb_snd <= _GEN_16
    io_parity_rx_enable <= parity_rx_enable_reg @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 39:25]
    io_parity_tx_enable <= parity_tx_enable_reg @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 40:25]
    parity_rsp_snt_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_19) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 28:{42,42}]
    parity_req_snt_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 29:{42,42}]
    parity_req_rcv_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_20) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 30:{42,42}]
    parity_rsp_rcv_flag_reg <= mux(reset, UInt<1>("h0"), _GEN_21) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 31:{42,42}]
    parity_rx_enable_reg <= mux(reset, UInt<1>("h0"), _GEN_22) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 32:{39,39}]
    parity_tx_enable_reg <= mux(reset, UInt<1>("h0"), _GEN_23) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 33:{39,39}]
    parity_req_timeout_counter_reg <= mux(reset, UInt<32>("h0"), _GEN_17) @[generators/uciedigital/src/main/scala/d2dadapter/ParityNegotiationSubmodule.scala 35:{49,49}]

  module LinkManagementController : @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 47:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 47:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 47:7]
    input io_fdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_fdi_lp_linkerror : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_fdi_lp_rx_active_sts : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_fdi_pl_state_sts : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_fdi_pl_rx_active_req : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_fdi_pl_inband_pres : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_rdi_lp_linkerror : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_rdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_rdi_pl_state_sts : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_rdi_pl_inband_pres : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_linkmgmt_stallreq : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_linkmgmt_stalldone : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_cycles_1us : UInt<32> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_parity_tx_sw_en : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    input io_parity_rx_sw_en : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_parity_rx_enable : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]
    output io_parity_tx_enable : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 49:16]

    inst disabled_submodule of LinkDisabledSubmodule @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 53:36]
    inst linkreset_submodule of LinkResetSubmodule @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 55:37]
    inst linkinit_submodule of LinkInitSubmodule @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 57:36]
    inst parity_negotiation_submodule of ParityNegotiationSubmodule @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 59:46]
    reg rdi_lp_linkerror_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdi_lp_linkerror_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 63:39]
    reg rdi_lp_state_req_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), rdi_lp_state_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 64:39]
    reg fdi_pl_rxactive_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), fdi_pl_rxactive_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 66:42]
    reg fdi_pl_inband_pres_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), fdi_pl_inband_pres_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 67:41]
    reg linkmgmt_stallreq_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), linkmgmt_stallreq_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 69:40]
    reg fdi_lp_state_req_prev_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), fdi_lp_state_req_prev_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 72:44]
    reg link_state_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 75:33]
    node _parity_negotiation_submodule_io_start_negotiation_T = eq(link_state_reg, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 135:73]
    node linkerror_phy_sts = eq(io_rdi_pl_state_sts, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 148:49]
    node stallhandler_handshake_done = and(linkmgmt_stallreq_reg, io_linkmgmt_stalldone) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 153:61]
    node _rx_deactive_T = not(io_fdi_lp_rx_active_sts) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 156:23]
    node _rx_deactive_T_1 = not(io_fdi_pl_rx_active_req) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 156:52]
    node rx_deactive = and(_rx_deactive_T, _rx_deactive_T_1) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 156:50]
    node rx_active = and(io_fdi_lp_rx_active_sts, io_fdi_pl_rx_active_req) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 157:45]
    node retrain_phy_sts = eq(io_rdi_pl_state_sts, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 160:48]
    node _T = eq(link_state_reg, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 169:25]
    node _linkmgmt_stallreq_reg_T = or(linkreset_submodule.io_linkreset_entry, disabled_submodule.io_disabled_entry) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 170:50]
    node _linkmgmt_stallreq_reg_T_1 = or(_linkmgmt_stallreq_reg_T, retrain_phy_sts) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 170:68]
    node _GEN_0 = mux(_T, _linkmgmt_stallreq_reg_T_1, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 169:46 170:31 172:31]
    node _T_1 = eq(link_state_reg, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 176:25]
    node _T_2 = or(linkreset_submodule.io_linkreset_entry, disabled_submodule.io_disabled_entry) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 177:30]
    node _T_3 = or(_T_2, retrain_phy_sts) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 177:48]
    node _T_4 = or(_T_3, linkerror_phy_sts) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 177:67]
    node _GEN_1 = mux(_T_4, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 177:88 178:37 180:37]
    node _T_5 = or(linkreset_submodule.io_linkreset_entry, disabled_submodule.io_disabled_entry) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 183:30]
    node _T_6 = or(_T_5, linkerror_phy_sts) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 183:48]
    node _GEN_2 = mux(_T_6, UInt<1>("h0"), linkinit_submodule.io_linkinit_fdi_pl_rxactive_req) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 183:69 184:37 186:37]
    node _GEN_3 = mux(_T_1, _GEN_1, _GEN_2) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 176:45]
    node _T_7 = eq(link_state_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 191:25]
    node _GEN_4 = mux(linkerror_phy_sts, UInt<1>("h0"), linkinit_submodule.io_linkinit_fdi_pl_inband_pres) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 192:32 193:36 195:36]
    node _T_8 = eq(link_state_reg, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 197:31]
    node _T_9 = eq(link_state_reg, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 198:32]
    node _T_10 = or(_T_8, _T_9) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 197:54]
    node _T_11 = eq(link_state_reg, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 199:32]
    node _T_12 = or(_T_10, _T_11) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 198:54]
    node _GEN_5 = mux(linkerror_phy_sts, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 202:32 203:36 205:36]
    node _GEN_6 = mux(_T_12, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 199:55 200:32]
    node _GEN_7 = mux(_T_7, _GEN_4, _GEN_6) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 191:44]
    node _T_13 = eq(link_state_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 215:25]
    node _T_14 = neq(disabled_submodule.io_disabled_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 216:30]
    node _T_15 = neq(linkreset_submodule.io_linkreset_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 219:37]
    node _T_16 = neq(linkinit_submodule.io_linkinit_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 222:36]
    node _GEN_8 = mux(_T_16, linkinit_submodule.io_linkinit_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 222:60 223:23 226:23]
    node _GEN_9 = mux(_T_16, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 212:21 222:60 224:29]
    node _GEN_10 = mux(_T_15, linkreset_submodule.io_linkreset_sb_snd, _GEN_8) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 219:61 220:23]
    node _GEN_11 = mux(_T_15, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 210:22 219:61 221:30]
    node _GEN_12 = mux(_T_15, UInt<1>("h0"), _GEN_9) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 212:21 219:61]
    node _GEN_13 = mux(_T_14, disabled_submodule.io_disabled_sb_snd, _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 216:54 217:23]
    node _GEN_14 = mux(_T_14, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 211:21 216:54 218:29]
    node _GEN_15 = mux(_T_14, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 210:22 216:54]
    node _GEN_16 = mux(_T_14, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 212:21 216:54]
    node _T_17 = eq(link_state_reg, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 228:31]
    node _T_18 = neq(disabled_submodule.io_disabled_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 229:30]
    node _T_19 = neq(linkreset_submodule.io_linkreset_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 232:37]
    node _GEN_17 = mux(_T_19, linkreset_submodule.io_linkreset_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 232:61 233:23 236:23]
    node _GEN_18 = mux(_T_19, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 210:22 232:61 234:30]
    node _GEN_19 = mux(_T_18, disabled_submodule.io_disabled_sb_snd, _GEN_17) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 229:54 230:23]
    node _GEN_20 = mux(_T_18, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 211:21 229:54 231:29]
    node _GEN_21 = mux(_T_18, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 210:22 229:54]
    node _T_20 = eq(link_state_reg, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 238:31]
    node _T_21 = neq(disabled_submodule.io_disabled_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 239:30]
    node _T_22 = neq(linkreset_submodule.io_linkreset_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 242:37]
    node _T_23 = neq(parity_negotiation_submodule.io_parity_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 245:46]
    node _GEN_22 = mux(_T_23, parity_negotiation_submodule.io_parity_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 245:70 246:23 249:23]
    node _GEN_23 = mux(_T_23, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 213:31 245:70 247:39]
    node _GEN_24 = mux(_T_22, linkreset_submodule.io_linkreset_sb_snd, _GEN_22) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 242:61 243:23]
    node _GEN_25 = mux(_T_22, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 210:22 242:61 244:30]
    node _GEN_26 = mux(_T_22, UInt<1>("h0"), _GEN_23) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 213:31 242:61]
    node _GEN_27 = mux(_T_21, disabled_submodule.io_disabled_sb_snd, _GEN_24) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 239:54 240:23]
    node _GEN_28 = mux(_T_21, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 211:21 239:54 241:29]
    node _GEN_29 = mux(_T_21, UInt<1>("h0"), _GEN_25) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 210:22 239:54]
    node _GEN_30 = mux(_T_21, UInt<1>("h0"), _GEN_26) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 213:31 239:54]
    node _T_24 = eq(link_state_reg, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 251:31]
    node _T_25 = neq(disabled_submodule.io_disabled_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 252:30]
    node _GEN_31 = mux(_T_25, disabled_submodule.io_disabled_sb_snd, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 252:54 253:23 256:23]
    node _GEN_32 = mux(_T_25, io_sb_rdy, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 211:21 252:54 254:29]
    node _T_26 = eq(link_state_reg, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 258:31]
    node _T_27 = eq(link_state_reg, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 258:71]
    node _T_28 = or(_T_26, _T_27) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 258:53]
    node _GEN_33 = mux(_T_28, UInt<6>("h0"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 258:94 259:19 261:19]
    node _GEN_34 = mux(_T_24, _GEN_31, _GEN_33) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 251:54]
    node _GEN_35 = mux(_T_24, _GEN_32, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 211:21 251:54]
    node _GEN_36 = mux(_T_20, _GEN_27, _GEN_34) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 238:52]
    node _GEN_37 = mux(_T_20, _GEN_28, _GEN_35) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 238:52]
    node _GEN_38 = mux(_T_20, _GEN_29, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 210:22 238:52]
    node _GEN_39 = mux(_T_20, _GEN_30, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 213:31 238:52]
    node _GEN_40 = mux(_T_17, _GEN_19, _GEN_36) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 228:51]
    node _GEN_41 = mux(_T_17, _GEN_20, _GEN_37) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 228:51]
    node _GEN_42 = mux(_T_17, _GEN_21, _GEN_38) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 228:51]
    node _GEN_43 = mux(_T_17, UInt<1>("h0"), _GEN_39) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 213:31 228:51]
    node _GEN_44 = mux(_T_13, _GEN_13, _GEN_40) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 215:44]
    node _GEN_45 = mux(_T_13, _GEN_14, _GEN_41) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 215:44]
    node _GEN_46 = mux(_T_13, _GEN_15, _GEN_42) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 215:44]
    node _GEN_47 = mux(_T_13, _GEN_16, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 212:21 215:44]
    node _GEN_48 = mux(_T_13, UInt<1>("h0"), _GEN_43) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 213:31 215:44]
    node _T_29 = eq(link_state_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 265:25]
    node _T_30 = eq(link_state_reg, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 267:31]
    node _GEN_49 = mux(retrain_phy_sts, UInt<4>("hb"), rdi_lp_state_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 268:31 269:34 64:39]
    node _T_31 = eq(link_state_reg, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 271:31]
    node _T_32 = eq(link_state_reg, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 273:31]
    node _T_33 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 275:34]
    node _T_34 = eq(io_rdi_pl_state_sts, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 276:38]
    node _T_35 = and(_T_33, _T_34) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 275:57]
    node _GEN_50 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 276:63 277:34 279:34]
    node _T_36 = eq(link_state_reg, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 281:31]
    node _T_37 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 282:34]
    node _GEN_51 = mux(_T_37, UInt<1>("h1"), UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 282:58 283:34 285:34]
    node _T_38 = eq(link_state_reg, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 287:31]
    node _T_39 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 288:34]
    node _GEN_52 = mux(_T_39, UInt<1>("h1"), UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 288:58 289:34 291:34]
    node _GEN_53 = mux(_T_38, _GEN_52, rdi_lp_state_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 287:55 64:39]
    node _GEN_54 = mux(_T_36, _GEN_51, _GEN_53) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 281:54]
    node _GEN_55 = mux(_T_32, _GEN_50, _GEN_54) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 273:55]
    node _GEN_56 = mux(_T_31, UInt<1>("h0"), _GEN_55) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 271:53 272:30]
    node _GEN_57 = mux(_T_30, _GEN_49, _GEN_56) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 267:52]
    node _GEN_58 = mux(_T_29, linkinit_submodule.io_linkinit_rdi_lp_state_req, _GEN_57) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 265:45 266:30]
    node _T_40 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_41 = asUInt(link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_42 = eq(_T_40, _T_41) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_43 = and(disabled_submodule.io_disabled_entry, rx_deactive) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 303:39]
    node _T_44 = and(linkreset_submodule.io_linkreset_entry, rx_deactive) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 305:40]
    node _GEN_59 = mux(linkinit_submodule.io_active_entry, UInt<1>("h1"), link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 307:38 308:32 310:32]
    node _GEN_60 = mux(_T_44, UInt<4>("h9"), _GEN_59) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 305:56 306:32]
    node _GEN_61 = mux(_T_43, UInt<4>("hc"), _GEN_60) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 303:55 304:32]
    node _GEN_62 = mux(linkerror_phy_sts, UInt<4>("ha"), _GEN_61) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 300:37 302:32]
    node _T_45 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_46 = asUInt(link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_47 = eq(_T_45, _T_46) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_48 = and(disabled_submodule.io_disabled_entry, rx_deactive) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 317:39]
    node _T_49 = and(_T_48, stallhandler_handshake_done) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 317:54]
    node _T_50 = and(linkreset_submodule.io_linkreset_entry, rx_deactive) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 319:40]
    node _T_51 = and(_T_50, stallhandler_handshake_done) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 319:55]
    node _T_52 = and(retrain_phy_sts, rx_deactive) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 321:40]
    node _T_53 = and(_T_52, stallhandler_handshake_done) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 321:55]
    node _GEN_63 = mux(_T_53, UInt<4>("hb"), link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 321:87 322:32 324:32]
    node _GEN_64 = mux(_T_51, UInt<4>("h9"), _GEN_63) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 319:87 320:32]
    node _GEN_65 = mux(_T_49, UInt<4>("hc"), _GEN_64) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 317:86 318:32]
    node _GEN_66 = mux(linkerror_phy_sts, UInt<4>("ha"), _GEN_65) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 315:37 316:32]
    node _T_54 = asUInt(UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_55 = asUInt(link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_56 = eq(_T_54, _T_55) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _GEN_67 = mux(linkreset_submodule.io_linkreset_entry, UInt<4>("h9"), link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 335:41 336:32 338:32]
    node _GEN_68 = mux(disabled_submodule.io_disabled_entry, UInt<4>("hc"), _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 333:40 334:32]
    node _GEN_69 = mux(linkerror_phy_sts, UInt<4>("ha"), _GEN_68) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 331:37 332:32]
    node _T_57 = asUInt(UInt<4>("ha")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_58 = asUInt(link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_59 = eq(_T_57, _T_58) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_60 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 345:39]
    node _T_61 = eq(io_rdi_pl_state_sts, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 346:39]
    node _T_62 = or(_T_60, _T_61) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 345:62]
    node _T_63 = and(_T_62, rx_deactive) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 346:63]
    node _GEN_70 = mux(_T_63, UInt<1>("h0"), link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 346:79 347:36 349:36]
    node _T_64 = asUInt(UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_65 = asUInt(link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_66 = eq(_T_64, _T_65) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_67 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 356:44]
    node _T_68 = eq(io_rdi_pl_state_sts, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 357:45]
    node _T_69 = or(_T_67, _T_68) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 356:67]
    node _GEN_71 = mux(_T_69, UInt<1>("h0"), link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 357:65 358:32 360:32]
    node _GEN_72 = mux(linkerror_phy_sts, UInt<4>("ha"), _GEN_71) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 354:37 355:32]
    node _T_70 = asUInt(UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_71 = asUInt(link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_72 = eq(_T_70, _T_71) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _T_73 = and(disabled_submodule.io_disabled_entry, rx_deactive) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 367:39]
    node _T_74 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 369:44]
    node _T_75 = eq(io_rdi_pl_state_sts, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 370:45]
    node _T_76 = or(_T_74, _T_75) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 369:67]
    node _GEN_73 = mux(_T_76, UInt<1>("h0"), link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 370:65 371:32 373:32]
    node _GEN_74 = mux(_T_73, UInt<4>("hc"), _GEN_73) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 367:55 368:32]
    node _GEN_75 = mux(linkerror_phy_sts, UInt<4>("ha"), _GEN_74) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 365:37 366:32]
    node _GEN_76 = mux(_T_72, _GEN_75, link_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28 75:33]
    node _GEN_77 = mux(_T_66, _GEN_72, _GEN_76) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _GEN_78 = mux(_T_59, _GEN_70, _GEN_77) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _GEN_79 = mux(_T_56, _GEN_69, _GEN_78) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _GEN_80 = mux(_T_47, _GEN_66, _GEN_79) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node _GEN_81 = mux(_T_42, _GEN_62, _GEN_80) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 297:28]
    node disabled_sb_rdy = _GEN_45 @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 99:31]
    node linkreset_sb_rdy = _GEN_46 @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 110:32]
    node linkinit_sb_rdy = _GEN_47 @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 127:31]
    node parity_negotiation_sb_rdy = _GEN_48 @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 139:41]
    io_fdi_pl_state_sts <= link_state_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 82:25]
    io_fdi_pl_rx_active_req <= fdi_pl_rxactive_req_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 83:29]
    io_fdi_pl_inband_pres <= fdi_pl_inband_pres_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 84:27]
    io_rdi_lp_linkerror <= rdi_lp_linkerror_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 79:25]
    io_rdi_lp_state_req <= rdi_lp_state_req_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 80:25]
    io_sb_snd <= _GEN_44
    io_linkmgmt_stallreq <= linkmgmt_stallreq_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 86:26]
    io_parity_rx_enable <= parity_negotiation_submodule.io_parity_rx_enable @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 133:25]
    io_parity_tx_enable <= parity_negotiation_submodule.io_parity_tx_enable @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 132:25]
    disabled_submodule.clock <= clock
    disabled_submodule.reset <= reset
    disabled_submodule.io_fdi_lp_state_req <= io_fdi_lp_state_req @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 93:44]
    disabled_submodule.io_fdi_lp_state_req_prev <= fdi_lp_state_req_prev_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 94:49]
    disabled_submodule.io_link_state <= link_state_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 95:38]
    disabled_submodule.io_disabled_sb_rcv <= io_sb_rcv @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 100:43]
    disabled_submodule.io_disabled_sb_rdy <= disabled_sb_rdy @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 101:43]
    linkreset_submodule.clock <= clock
    linkreset_submodule.reset <= reset
    linkreset_submodule.io_fdi_lp_state_req <= io_fdi_lp_state_req @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 104:45]
    linkreset_submodule.io_fdi_lp_state_req_prev <= fdi_lp_state_req_prev_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 105:50]
    linkreset_submodule.io_link_state <= link_state_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 106:39]
    linkreset_submodule.io_linkreset_sb_rcv <= io_sb_rcv @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 111:45]
    linkreset_submodule.io_linkreset_sb_rdy <= linkreset_sb_rdy @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 112:45]
    linkinit_submodule.clock <= clock
    linkinit_submodule.reset <= reset
    linkinit_submodule.io_fdi_lp_state_req <= io_fdi_lp_state_req @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 115:44]
    linkinit_submodule.io_fdi_lp_state_req_prev <= fdi_lp_state_req_prev_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 116:49]
    linkinit_submodule.io_fdi_lp_rxactive_sts <= io_fdi_lp_rx_active_sts @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 117:47]
    linkinit_submodule.io_rdi_pl_state_sts <= io_rdi_pl_state_sts @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 118:44]
    linkinit_submodule.io_rdi_pl_inband_pres <= io_rdi_pl_inband_pres @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 119:46]
    linkinit_submodule.io_link_state <= link_state_reg @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 120:38]
    linkinit_submodule.io_linkinit_sb_rcv <= io_sb_rcv @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 128:43]
    linkinit_submodule.io_linkinit_sb_rdy <= linkinit_sb_rdy @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 129:43]
    parity_negotiation_submodule.clock <= clock
    parity_negotiation_submodule.reset <= reset
    parity_negotiation_submodule.io_start_negotiation <= _parity_negotiation_submodule_io_start_negotiation_T @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 135:55]
    parity_negotiation_submodule.io_parity_sb_rcv <= io_sb_rcv @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 137:51]
    parity_negotiation_submodule.io_parity_sb_rdy <= parity_negotiation_sb_rdy @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 140:51]
    parity_negotiation_submodule.io_parity_tx_sw_en <= io_parity_tx_sw_en @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 142:53]
    parity_negotiation_submodule.io_parity_rx_sw_en <= io_parity_rx_sw_en @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 141:53]
    parity_negotiation_submodule.io_cycles_1us <= io_cycles_1us @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 143:48]
    rdi_lp_linkerror_reg <= mux(reset, UInt<1>("h0"), io_fdi_lp_linkerror) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 63:{39,39} 89:26]
    rdi_lp_state_req_reg <= mux(reset, UInt<1>("h0"), _GEN_58) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 64:{39,39}]
    fdi_pl_rxactive_req_reg <= mux(reset, UInt<1>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 66:{42,42}]
    fdi_pl_inband_pres_reg <= mux(reset, UInt<1>("h0"), _GEN_7) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 67:{41,41}]
    linkmgmt_stallreq_reg <= mux(reset, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 69:{40,40}]
    fdi_lp_state_req_prev_reg <= io_fdi_lp_state_req @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 72:44]
    link_state_reg <= mux(reset, UInt<1>("h0"), _GEN_81) @[generators/uciedigital/src/main/scala/d2dadapter/LinkManagementController.scala 75:{33,33}]
