#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5581aad884a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5581aae1c240 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x5581aae10420 .functor BUFZ 32, L_0x5581aae429e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581aadd7680_0 .net *"_ivl_0", 31 0, L_0x5581aae429e0;  1 drivers
o0x7fc3ef0d7048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581aadf07f0_0 .net "clk", 0 0, o0x7fc3ef0d7048;  0 drivers
o0x7fc3ef0d7078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581aae10540_0 .net "data_address", 31 0, o0x7fc3ef0d7078;  0 drivers
o0x7fc3ef0d70a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581aae1cae0_0 .net "data_read", 0 0, o0x7fc3ef0d70a8;  0 drivers
v0x5581aae1ecd0_0 .net "data_readdata", 31 0, L_0x5581aae10420;  1 drivers
o0x7fc3ef0d7108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581aae1f030_0 .net "data_write", 0 0, o0x7fc3ef0d7108;  0 drivers
o0x7fc3ef0d7138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581aae38fd0_0 .net "data_writedata", 31 0, o0x7fc3ef0d7138;  0 drivers
v0x5581aae390b0_0 .var/i "i", 31 0;
v0x5581aae39190 .array "ram", 0 65535, 31 0;
E_0x5581aadc7d30 .event posedge, v0x5581aadf07f0_0;
L_0x5581aae429e0 .array/port v0x5581aae39190, o0x7fc3ef0d7078;
S_0x5581aadfea00 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x5581aae045d0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x5581aae1ef10 .functor BUFZ 32, L_0x5581aae42b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581aae39430_0 .net *"_ivl_0", 31 0, L_0x5581aae42b30;  1 drivers
v0x5581aae39530_0 .net *"_ivl_3", 29 0, L_0x5581aae42c00;  1 drivers
o0x7fc3ef0d7348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581aae39610_0 .net "instr_address", 31 0, o0x7fc3ef0d7348;  0 drivers
v0x5581aae396d0_0 .net "instr_readdata", 31 0, L_0x5581aae1ef10;  1 drivers
v0x5581aae397b0 .array "memory1", 0 65535, 31 0;
L_0x5581aae42b30 .array/port v0x5581aae397b0, L_0x5581aae42c00;
L_0x5581aae42c00 .part o0x7fc3ef0d7348, 0, 30;
S_0x5581aadff5f0 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x5581aadfea00;
 .timescale 0 0;
v0x5581aae39330_0 .var/i "i", 31 0;
S_0x5581aadff220 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x5581aae42080_0 .net "active", 0 0, v0x5581aae3f9d0_0;  1 drivers
v0x5581aae42140_0 .var "clk", 0 0;
v0x5581aae421e0_0 .var "clk_enable", 0 0;
v0x5581aae42300_0 .net "data_address", 31 0, L_0x5581aae55200;  1 drivers
v0x5581aae423a0_0 .net "data_read", 0 0, v0x5581aae40750_0;  1 drivers
v0x5581aae42490_0 .var "data_readdata", 31 0;
v0x5581aae42560_0 .net "data_write", 0 0, v0x5581aae408d0_0;  1 drivers
v0x5581aae42630_0 .net "data_writedata", 31 0, L_0x5581aae54c60;  1 drivers
v0x5581aae42700_0 .net "instr_address", 31 0, L_0x5581aae56870;  1 drivers
v0x5581aae427d0_0 .var "instr_readdata", 31 0;
v0x5581aae428a0_0 .net "register_v0", 31 0, L_0x5581aae54bf0;  1 drivers
v0x5581aae42940_0 .var "reset", 0 0;
S_0x5581aadff9c0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5581aadff220;
 .timescale 0 0;
v0x5581aae399b0_0 .var "imm", 15 0;
v0x5581aae39ab0_0 .var "imm_instr", 31 0;
v0x5581aae39b90_0 .var "opcode", 5 0;
v0x5581aae39c50_0 .var "rs", 4 0;
v0x5581aae39d30_0 .var "rt", 4 0;
E_0x5581aadc7470 .event posedge, v0x5581aae3c570_0;
S_0x5581aae02600 .scope module, "dut" "mips_cpu_harvard" 5 74, 6 1 0, S_0x5581aadff220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5581aae54550 .functor BUFZ 1, L_0x5581aae537d0, C4<0>, C4<0>, C4<0>;
L_0x5581aae54c60 .functor BUFZ 32, L_0x5581aae54ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581aae54e60 .functor BUFZ 32, L_0x5581aae547f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581aae55200 .functor BUFZ 32, v0x5581aae3a500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581aae55630 .functor OR 1, L_0x5581aae55790, L_0x5581aae55b50, C4<0>, C4<0>;
L_0x5581aae55520 .functor OR 1, L_0x5581aae56290, L_0x5581aae56480, C4<0>, C4<0>;
L_0x5581aae56760 .functor AND 1, L_0x5581aae55eb0, L_0x5581aae55520, C4<1>, C4<1>;
L_0x5581aae56870 .functor BUFZ 32, v0x5581aae3c650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc3ef08e210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3e290_0 .net/2u *"_ivl_22", 15 0, L_0x7fc3ef08e210;  1 drivers
v0x5581aae3e390_0 .net *"_ivl_25", 15 0, L_0x5581aae54f20;  1 drivers
L_0x7fc3ef08e2a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5581aae3e470_0 .net/2u *"_ivl_32", 31 0, L_0x7fc3ef08e2a0;  1 drivers
v0x5581aae3e560_0 .net *"_ivl_36", 31 0, L_0x5581aae556a0;  1 drivers
L_0x7fc3ef08e2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3e640_0 .net *"_ivl_39", 25 0, L_0x7fc3ef08e2e8;  1 drivers
L_0x7fc3ef08e330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5581aae3e720_0 .net/2u *"_ivl_40", 31 0, L_0x7fc3ef08e330;  1 drivers
v0x5581aae3e800_0 .net *"_ivl_42", 0 0, L_0x5581aae55790;  1 drivers
v0x5581aae3e8c0_0 .net *"_ivl_44", 31 0, L_0x5581aae55950;  1 drivers
L_0x7fc3ef08e378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3e9a0_0 .net *"_ivl_47", 25 0, L_0x7fc3ef08e378;  1 drivers
L_0x7fc3ef08e3c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581aae3ea80_0 .net/2u *"_ivl_48", 31 0, L_0x7fc3ef08e3c0;  1 drivers
v0x5581aae3eb60_0 .net *"_ivl_50", 0 0, L_0x5581aae55b50;  1 drivers
v0x5581aae3ec20_0 .net *"_ivl_54", 31 0, L_0x5581aae55dc0;  1 drivers
L_0x7fc3ef08e408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3ed00_0 .net *"_ivl_57", 25 0, L_0x7fc3ef08e408;  1 drivers
L_0x7fc3ef08e450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3ede0_0 .net/2u *"_ivl_58", 31 0, L_0x7fc3ef08e450;  1 drivers
v0x5581aae3eec0_0 .net *"_ivl_60", 0 0, L_0x5581aae55eb0;  1 drivers
v0x5581aae3ef80_0 .net *"_ivl_62", 31 0, L_0x5581aae56090;  1 drivers
L_0x7fc3ef08e498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3f060_0 .net *"_ivl_65", 25 0, L_0x7fc3ef08e498;  1 drivers
L_0x7fc3ef08e4e0 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x5581aae3f250_0 .net/2u *"_ivl_66", 31 0, L_0x7fc3ef08e4e0;  1 drivers
v0x5581aae3f330_0 .net *"_ivl_68", 0 0, L_0x5581aae56290;  1 drivers
v0x5581aae3f3f0_0 .net *"_ivl_7", 4 0, L_0x5581aae54100;  1 drivers
v0x5581aae3f4d0_0 .net *"_ivl_70", 31 0, L_0x5581aae55ff0;  1 drivers
L_0x7fc3ef08e528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3f5b0_0 .net *"_ivl_73", 25 0, L_0x7fc3ef08e528;  1 drivers
L_0x7fc3ef08e570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3f690_0 .net/2u *"_ivl_74", 31 0, L_0x7fc3ef08e570;  1 drivers
v0x5581aae3f770_0 .net *"_ivl_76", 0 0, L_0x5581aae56480;  1 drivers
v0x5581aae3f830_0 .net *"_ivl_79", 0 0, L_0x5581aae55520;  1 drivers
v0x5581aae3f8f0_0 .net *"_ivl_9", 4 0, L_0x5581aae541a0;  1 drivers
v0x5581aae3f9d0_0 .var "active", 0 0;
v0x5581aae3fa90_0 .net "alu_control_out", 3 0, v0x5581aae3aa60_0;  1 drivers
v0x5581aae3fb50_0 .net "alu_fcode", 5 0, L_0x5581aae54d20;  1 drivers
v0x5581aae3fc10_0 .net "alu_op", 1 0, L_0x5581aae53cf0;  1 drivers
v0x5581aae3fd00_0 .net "alu_op1", 31 0, L_0x5581aae54e60;  1 drivers
v0x5581aae3fdc0_0 .net "alu_op2", 31 0, L_0x5581aae55160;  1 drivers
v0x5581aae3fe60_0 .net "alu_out", 31 0, v0x5581aae3a500_0;  1 drivers
v0x5581aae40140_0 .net "alu_src", 0 0, L_0x5581aae535b0;  1 drivers
v0x5581aae40210_0 .net "alu_z_flag", 0 0, L_0x5581aae55350;  1 drivers
v0x5581aae402e0_0 .net "branch", 0 0, L_0x5581aae53a90;  1 drivers
v0x5581aae403b0_0 .net "clk", 0 0, v0x5581aae42140_0;  1 drivers
v0x5581aae404a0_0 .net "clk_enable", 0 0, v0x5581aae421e0_0;  1 drivers
v0x5581aae40540_0 .net "curr_addr", 31 0, v0x5581aae3c650_0;  1 drivers
v0x5581aae40610_0 .net "curr_addr_p4", 31 0, L_0x5581aae55480;  1 drivers
v0x5581aae406b0_0 .net "data_address", 31 0, L_0x5581aae55200;  alias, 1 drivers
v0x5581aae40750_0 .var "data_read", 0 0;
v0x5581aae407f0_0 .net "data_readdata", 31 0, v0x5581aae42490_0;  1 drivers
v0x5581aae408d0_0 .var "data_write", 0 0;
v0x5581aae40990_0 .net "data_writedata", 31 0, L_0x5581aae54c60;  alias, 1 drivers
v0x5581aae40a70_0 .net "instr_address", 31 0, L_0x5581aae56870;  alias, 1 drivers
v0x5581aae40b50_0 .net "instr_opcode", 5 0, L_0x5581aae42d70;  1 drivers
v0x5581aae40c40_0 .net "instr_readdata", 31 0, v0x5581aae427d0_0;  1 drivers
v0x5581aae40d00_0 .net "j_type", 0 0, L_0x5581aae55630;  1 drivers
v0x5581aae40dc0_0 .net "jr_type", 0 0, L_0x5581aae56760;  1 drivers
v0x5581aae40e80_0 .net "mem_read", 0 0, L_0x5581aae53920;  1 drivers
v0x5581aae40f50_0 .net "mem_to_reg", 0 0, L_0x5581aae53710;  1 drivers
v0x5581aae41020_0 .net "mem_write", 0 0, L_0x5581aae53990;  1 drivers
v0x5581aae410f0_0 .var "next_instr_addr", 31 0;
v0x5581aae411c0_0 .net "offset", 31 0, L_0x5581aae54fc0;  1 drivers
v0x5581aae41260_0 .net "reg_a_read_data", 31 0, L_0x5581aae547f0;  1 drivers
v0x5581aae41330_0 .net "reg_a_read_index", 4 0, L_0x5581aae53e90;  1 drivers
v0x5581aae41400_0 .net "reg_b_read_data", 31 0, L_0x5581aae54ae0;  1 drivers
v0x5581aae414d0_0 .net "reg_b_read_index", 4 0, L_0x5581aae53f80;  1 drivers
v0x5581aae415a0_0 .net "reg_dst", 0 0, L_0x5581aadef110;  1 drivers
v0x5581aae41670_0 .net "reg_write", 0 0, L_0x5581aae537d0;  1 drivers
v0x5581aae41740_0 .net "reg_write_data", 31 0, L_0x5581aae543c0;  1 drivers
v0x5581aae41810_0 .net "reg_write_enable", 0 0, L_0x5581aae54550;  1 drivers
v0x5581aae418e0_0 .net "reg_write_index", 4 0, L_0x5581aae54240;  1 drivers
v0x5581aae419b0_0 .net "register_v0", 31 0, L_0x5581aae54bf0;  alias, 1 drivers
v0x5581aae41e90_0 .net "reset", 0 0, v0x5581aae42940_0;  1 drivers
E_0x5581aadaa3f0/0 .event anyedge, v0x5581aae3ba10_0, v0x5581aae3a630_0, v0x5581aae40610_0, v0x5581aae411c0_0;
E_0x5581aadaa3f0/1 .event anyedge, v0x5581aae40d00_0, v0x5581aae40c40_0, v0x5581aae40dc0_0, v0x5581aae3d290_0;
E_0x5581aadaa3f0 .event/or E_0x5581aadaa3f0/0, E_0x5581aadaa3f0/1;
L_0x5581aae42d70 .part v0x5581aae427d0_0, 26, 6;
L_0x5581aae53e90 .part v0x5581aae427d0_0, 21, 5;
L_0x5581aae53f80 .part v0x5581aae427d0_0, 16, 5;
L_0x5581aae54100 .part v0x5581aae427d0_0, 11, 5;
L_0x5581aae541a0 .part v0x5581aae427d0_0, 16, 5;
L_0x5581aae54240 .functor MUXZ 5, L_0x5581aae541a0, L_0x5581aae54100, L_0x5581aadef110, C4<>;
L_0x5581aae543c0 .functor MUXZ 32, v0x5581aae3a500_0, v0x5581aae42490_0, L_0x5581aae53710, C4<>;
L_0x5581aae54d20 .part v0x5581aae427d0_0, 0, 6;
L_0x5581aae54f20 .part v0x5581aae427d0_0, 0, 16;
L_0x5581aae54fc0 .concat [ 16 16 0 0], L_0x5581aae54f20, L_0x7fc3ef08e210;
L_0x5581aae55160 .functor MUXZ 32, L_0x5581aae54ae0, L_0x5581aae54fc0, L_0x5581aae535b0, C4<>;
L_0x5581aae55480 .arith/sum 32, v0x5581aae3c650_0, L_0x7fc3ef08e2a0;
L_0x5581aae556a0 .concat [ 6 26 0 0], L_0x5581aae42d70, L_0x7fc3ef08e2e8;
L_0x5581aae55790 .cmp/eq 32, L_0x5581aae556a0, L_0x7fc3ef08e330;
L_0x5581aae55950 .concat [ 6 26 0 0], L_0x5581aae42d70, L_0x7fc3ef08e378;
L_0x5581aae55b50 .cmp/eq 32, L_0x5581aae55950, L_0x7fc3ef08e3c0;
L_0x5581aae55dc0 .concat [ 6 26 0 0], L_0x5581aae42d70, L_0x7fc3ef08e408;
L_0x5581aae55eb0 .cmp/eq 32, L_0x5581aae55dc0, L_0x7fc3ef08e450;
L_0x5581aae56090 .concat [ 6 26 0 0], L_0x5581aae54d20, L_0x7fc3ef08e498;
L_0x5581aae56290 .cmp/eq 32, L_0x5581aae56090, L_0x7fc3ef08e4e0;
L_0x5581aae55ff0 .concat [ 6 26 0 0], L_0x5581aae54d20, L_0x7fc3ef08e528;
L_0x5581aae56480 .cmp/eq 32, L_0x5581aae55ff0, L_0x7fc3ef08e570;
S_0x5581aae13ab0 .scope module, "cpu_alu" "alu" 6 109, 7 1 0, S_0x5581aae02600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fc3ef08e258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3a180_0 .net/2u *"_ivl_0", 31 0, L_0x7fc3ef08e258;  1 drivers
v0x5581aae3a280_0 .net "control", 3 0, v0x5581aae3aa60_0;  alias, 1 drivers
v0x5581aae3a360_0 .net "op1", 31 0, L_0x5581aae54e60;  alias, 1 drivers
v0x5581aae3a420_0 .net "op2", 31 0, L_0x5581aae55160;  alias, 1 drivers
v0x5581aae3a500_0 .var "result", 31 0;
v0x5581aae3a630_0 .net "z_flag", 0 0, L_0x5581aae55350;  alias, 1 drivers
E_0x5581aadaa570 .event anyedge, v0x5581aae3a420_0, v0x5581aae3a360_0, v0x5581aae3a280_0;
L_0x5581aae55350 .cmp/eq 32, v0x5581aae3a500_0, L_0x7fc3ef08e258;
S_0x5581aae3a790 .scope module, "cpu_alu_control" "alu_control" 6 94, 8 1 0, S_0x5581aae02600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x5581aae3aa60_0 .var "alu_control_out", 3 0;
v0x5581aae3ab40_0 .net "alu_fcode", 5 0, L_0x5581aae54d20;  alias, 1 drivers
v0x5581aae3ac00_0 .net "alu_opcode", 1 0, L_0x5581aae53cf0;  alias, 1 drivers
E_0x5581aae3a9e0 .event anyedge, v0x5581aae3ac00_0, v0x5581aae3ab40_0;
S_0x5581aae3ad40 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x5581aae02600;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x5581aadef110 .functor BUFZ 1, L_0x5581aae52fb0, C4<0>, C4<0>, C4<0>;
L_0x5581aae535b0 .functor OR 1, L_0x5581aae53120, L_0x5581aae53280, C4<0>, C4<0>;
L_0x5581aae53710 .functor BUFZ 1, L_0x5581aae53120, C4<0>, C4<0>, C4<0>;
L_0x5581aae537d0 .functor OR 1, L_0x5581aae52fb0, L_0x5581aae53120, C4<0>, C4<0>;
L_0x5581aae53920 .functor BUFZ 1, L_0x5581aae53120, C4<0>, C4<0>, C4<0>;
L_0x5581aae53990 .functor BUFZ 1, L_0x5581aae53280, C4<0>, C4<0>, C4<0>;
L_0x5581aae53a90 .functor BUFZ 1, L_0x5581aae53420, C4<0>, C4<0>, C4<0>;
L_0x5581aae53ba0 .functor BUFZ 1, L_0x5581aae52fb0, C4<0>, C4<0>, C4<0>;
L_0x5581aae53dd0 .functor BUFZ 1, L_0x5581aae53420, C4<0>, C4<0>, C4<0>;
v0x5581aae3b020_0 .net *"_ivl_0", 31 0, L_0x5581aae42eb0;  1 drivers
L_0x7fc3ef08e0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5581aae3b0e0_0 .net/2u *"_ivl_12", 5 0, L_0x7fc3ef08e0f0;  1 drivers
L_0x7fc3ef08e138 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x5581aae3b1c0_0 .net/2u *"_ivl_16", 5 0, L_0x7fc3ef08e138;  1 drivers
L_0x7fc3ef08e018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3b2b0_0 .net *"_ivl_3", 25 0, L_0x7fc3ef08e018;  1 drivers
v0x5581aae3b390_0 .net *"_ivl_37", 0 0, L_0x5581aae53ba0;  1 drivers
L_0x7fc3ef08e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581aae3b4c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc3ef08e060;  1 drivers
v0x5581aae3b5a0_0 .net *"_ivl_42", 0 0, L_0x5581aae53dd0;  1 drivers
L_0x7fc3ef08e0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5581aae3b680_0 .net/2u *"_ivl_8", 5 0, L_0x7fc3ef08e0a8;  1 drivers
v0x5581aae3b760_0 .net "alu_op", 1 0, L_0x5581aae53cf0;  alias, 1 drivers
v0x5581aae3b8b0_0 .net "alu_src", 0 0, L_0x5581aae535b0;  alias, 1 drivers
v0x5581aae3b950_0 .net "beq", 0 0, L_0x5581aae53420;  1 drivers
v0x5581aae3ba10_0 .net "branch", 0 0, L_0x5581aae53a90;  alias, 1 drivers
v0x5581aae3bad0_0 .net "instr_opcode", 5 0, L_0x5581aae42d70;  alias, 1 drivers
v0x5581aae3bbb0_0 .var "jump", 0 0;
v0x5581aae3bc70_0 .net "lw", 0 0, L_0x5581aae53120;  1 drivers
v0x5581aae3bd30_0 .net "mem_read", 0 0, L_0x5581aae53920;  alias, 1 drivers
v0x5581aae3bdf0_0 .net "mem_to_reg", 0 0, L_0x5581aae53710;  alias, 1 drivers
v0x5581aae3beb0_0 .net "mem_write", 0 0, L_0x5581aae53990;  alias, 1 drivers
v0x5581aae3bf70_0 .net "r_format", 0 0, L_0x5581aae52fb0;  1 drivers
v0x5581aae3c030_0 .net "reg_dst", 0 0, L_0x5581aadef110;  alias, 1 drivers
v0x5581aae3c0f0_0 .net "reg_write", 0 0, L_0x5581aae537d0;  alias, 1 drivers
v0x5581aae3c1b0_0 .net "sw", 0 0, L_0x5581aae53280;  1 drivers
L_0x5581aae42eb0 .concat [ 6 26 0 0], L_0x5581aae42d70, L_0x7fc3ef08e018;
L_0x5581aae52fb0 .cmp/eq 32, L_0x5581aae42eb0, L_0x7fc3ef08e060;
L_0x5581aae53120 .cmp/eq 6, L_0x5581aae42d70, L_0x7fc3ef08e0a8;
L_0x5581aae53280 .cmp/eq 6, L_0x5581aae42d70, L_0x7fc3ef08e0f0;
L_0x5581aae53420 .cmp/eq 6, L_0x5581aae42d70, L_0x7fc3ef08e138;
L_0x5581aae53cf0 .concat8 [ 1 1 0 0], L_0x5581aae53dd0, L_0x5581aae53ba0;
S_0x5581aae3c3b0 .scope module, "cpu_pc" "pc" 6 145, 10 1 0, S_0x5581aae02600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x5581aae3c570_0 .net "clk", 0 0, v0x5581aae42140_0;  alias, 1 drivers
v0x5581aae3c650_0 .var "curr_addr", 31 0;
v0x5581aae3c730_0 .net "next_addr", 31 0, v0x5581aae410f0_0;  1 drivers
v0x5581aae3c820_0 .net "reset", 0 0, v0x5581aae42940_0;  alias, 1 drivers
S_0x5581aae3c990 .scope module, "register" "regfile" 6 66, 11 1 0, S_0x5581aae02600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5581aae547f0 .functor BUFZ 32, L_0x5581aae54610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581aae54ae0 .functor BUFZ 32, L_0x5581aae54900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581aae3d6f0_2 .array/port v0x5581aae3d6f0, 2;
L_0x5581aae54bf0 .functor BUFZ 32, v0x5581aae3d6f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581aae3cbc0_0 .net *"_ivl_0", 31 0, L_0x5581aae54610;  1 drivers
v0x5581aae3ccc0_0 .net *"_ivl_10", 6 0, L_0x5581aae549a0;  1 drivers
L_0x7fc3ef08e1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581aae3cda0_0 .net *"_ivl_13", 1 0, L_0x7fc3ef08e1c8;  1 drivers
v0x5581aae3ce60_0 .net *"_ivl_2", 6 0, L_0x5581aae546b0;  1 drivers
L_0x7fc3ef08e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581aae3cf40_0 .net *"_ivl_5", 1 0, L_0x7fc3ef08e180;  1 drivers
v0x5581aae3d070_0 .net *"_ivl_8", 31 0, L_0x5581aae54900;  1 drivers
v0x5581aae3d150_0 .net "r_clk", 0 0, v0x5581aae42140_0;  alias, 1 drivers
v0x5581aae3d1f0_0 .net "r_clk_enable", 0 0, v0x5581aae421e0_0;  alias, 1 drivers
v0x5581aae3d290_0 .net "read_data1", 31 0, L_0x5581aae547f0;  alias, 1 drivers
v0x5581aae3d370_0 .net "read_data2", 31 0, L_0x5581aae54ae0;  alias, 1 drivers
v0x5581aae3d450_0 .net "read_reg1", 4 0, L_0x5581aae53e90;  alias, 1 drivers
v0x5581aae3d530_0 .net "read_reg2", 4 0, L_0x5581aae53f80;  alias, 1 drivers
v0x5581aae3d610_0 .net "register_v0", 31 0, L_0x5581aae54bf0;  alias, 1 drivers
v0x5581aae3d6f0 .array "registers", 0 31, 31 0;
v0x5581aae3dcc0_0 .net "reset", 0 0, v0x5581aae42940_0;  alias, 1 drivers
v0x5581aae3dd60_0 .net "write_control", 0 0, L_0x5581aae54550;  alias, 1 drivers
v0x5581aae3de00_0 .net "write_data", 31 0, L_0x5581aae543c0;  alias, 1 drivers
v0x5581aae3dff0_0 .net "write_reg", 4 0, L_0x5581aae54240;  alias, 1 drivers
L_0x5581aae54610 .array/port v0x5581aae3d6f0, L_0x5581aae546b0;
L_0x5581aae546b0 .concat [ 5 2 0 0], L_0x5581aae53e90, L_0x7fc3ef08e180;
L_0x5581aae54900 .array/port v0x5581aae3d6f0, L_0x5581aae549a0;
L_0x5581aae549a0 .concat [ 5 2 0 0], L_0x5581aae53f80, L_0x7fc3ef08e1c8;
    .scope S_0x5581aae1c240;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5581aae390b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5581aae390b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5581aae390b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae39190, 0, 4;
    %load/vec4 v0x5581aae390b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5581aae390b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5581aae1c240;
T_1 ;
    %wait E_0x5581aadc7d30;
    %load/vec4 v0x5581aae1f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5581aae38fd0_0;
    %ix/getv 3, v0x5581aae10540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae39190, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5581aadfea00;
T_2 ;
    %fork t_1, S_0x5581aadff5f0;
    %jmp t_0;
    .scope S_0x5581aadff5f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5581aae39330_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5581aae39330_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5581aae39330_0;
    %store/vec4a v0x5581aae397b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5581aae39330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5581aae39330_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae397b0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae397b0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae397b0, 4, 0;
    %end;
    .scope S_0x5581aadfea00;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x5581aae3c990;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581aae3d6f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x5581aae3c990;
T_4 ;
    %wait E_0x5581aadc7470;
    %load/vec4 v0x5581aae3dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5581aae3d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5581aae3dd60_0;
    %load/vec4 v0x5581aae3dff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5581aae3de00_0;
    %load/vec4 v0x5581aae3dff0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581aae3d6f0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5581aae3a790;
T_5 ;
    %wait E_0x5581aae3a9e0;
    %load/vec4 v0x5581aae3ac00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5581aae3aa60_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5581aae3ac00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5581aae3aa60_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5581aae3ac00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x5581aae3ab40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5581aae3aa60_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5581aae3aa60_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5581aae3aa60_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5581aae3aa60_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5581aae3aa60_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5581aae13ab0;
T_6 ;
    %wait E_0x5581aadaa570;
    %load/vec4 v0x5581aae3a280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581aae3a500_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x5581aae3a360_0;
    %load/vec4 v0x5581aae3a420_0;
    %and;
    %assign/vec4 v0x5581aae3a500_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x5581aae3a360_0;
    %load/vec4 v0x5581aae3a420_0;
    %or;
    %assign/vec4 v0x5581aae3a500_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x5581aae3a360_0;
    %load/vec4 v0x5581aae3a420_0;
    %add;
    %assign/vec4 v0x5581aae3a500_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x5581aae3a360_0;
    %load/vec4 v0x5581aae3a420_0;
    %sub;
    %assign/vec4 v0x5581aae3a500_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x5581aae3a360_0;
    %load/vec4 v0x5581aae3a420_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x5581aae3a500_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x5581aae3a360_0;
    %load/vec4 v0x5581aae3a420_0;
    %or;
    %inv;
    %assign/vec4 v0x5581aae3a500_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5581aae3c3b0;
T_7 ;
    %wait E_0x5581aadc7470;
    %load/vec4 v0x5581aae3c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5581aae3c650_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5581aae3c730_0;
    %assign/vec4 v0x5581aae3c650_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5581aae02600;
T_8 ;
    %wait E_0x5581aadaa3f0;
    %load/vec4 v0x5581aae402e0_0;
    %load/vec4 v0x5581aae40210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5581aae40610_0;
    %load/vec4 v0x5581aae411c0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5581aae410f0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5581aae40d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5581aae40610_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5581aae40c40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5581aae410f0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5581aae40dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5581aae41260_0;
    %store/vec4 v0x5581aae410f0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5581aae40610_0;
    %store/vec4 v0x5581aae410f0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5581aadff220;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581aae42140_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5581aae42140_0;
    %inv;
    %store/vec4 v0x5581aae42140_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x5581aadff220;
T_10 ;
    %fork t_3, S_0x5581aadff9c0;
    %jmp t_2;
    .scope S_0x5581aadff9c0;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581aae42940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581aae421e0_0, 0, 1;
    %wait E_0x5581aadc7470;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581aae42940_0, 0, 1;
    %wait E_0x5581aadc7470;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5581aae39b90_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581aae39d30_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5581aae39c50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5581aae399b0_0, 0, 16;
    %load/vec4 v0x5581aae39b90_0;
    %load/vec4 v0x5581aae39d30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581aae39c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581aae399b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581aae39ab0_0, 0, 32;
    %load/vec4 v0x5581aae39ab0_0;
    %store/vec4 v0x5581aae427d0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x5581aae42490_0, 0, 32;
    %wait E_0x5581aadc7470;
    %delay 2, 0;
    %load/vec4 v0x5581aae42560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x5581aae423a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x5581aae42300_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5581aae428a0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.7 ;
    %end;
    .scope S_0x5581aadff220;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
