C:\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe  -osyn  "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_hdl_.srs"  -top  topadder8bit00  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\and00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\xor00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\packageha00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\ha00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\or00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\packagefa00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\fa00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder4bit00\xnor00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\packageadder8bit00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\topadder8bit00.vhdl"  -log  "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\syntax.log"  -fileorder  "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\syntmp\hdlorder.tcl"  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe -osyn "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\synwork\adder8bit00_adder8bit0_hdl_.srs" -top topadder8bit00 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\and00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\xor00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\packageha00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\ha00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\or00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\packagefa00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\fa00VHDL\fa00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder4bit00\xnor00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\packageadder8bit00.vhdl" -lib work "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\topadder8bit00.vhdl" -log "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\syntax.log" -fileorder "C:\Users\Ariadna Gracida\Documents\arqui2020\1\adder8bit00\adder8bit0\syntmp\hdlorder.tcl" -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\adder8bit00_adder8bit0_hdl_.srs|io:o|time:0|size:0|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1493327504|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\..\fa00VHDL\and00.vhdl|io:i|time:1566318380|size:263|exec:0|csum:E3C92CD8EF3FA7C9A079929D9EB830EC
file:..\..\..\fa00VHDL\xor00.vhdl|io:i|time:1566835817|size:244|exec:0|csum:C39476DE9C9F0F0A42579CD1A7D7825C
file:..\..\..\fa00VHDL\packageha00.vhdl|io:i|time:1566319895|size:346|exec:0|csum:4365586D9C483CCC555C7CC0149FBE98
file:..\..\..\fa00VHDL\ha00.vhdl|io:i|time:1566319406|size:479|exec:0|csum:5E5D6F927A711BEFC1F151E17675308D
file:..\..\..\fa00VHDL\or00.vhdl|io:i|time:1566402870|size:238|exec:0|csum:590F7619CE4808A65876BEB2459044FE
file:..\..\..\fa00VHDL\packagefa00.vhdl|io:i|time:1566405252|size:355|exec:0|csum:C107EB9BB657453282E03589890746D1
file:..\..\..\fa00VHDL\fa00.vhdl|io:i|time:1566841696|size:610|exec:0|csum:4DDC5DFEC6082CE1EDF5D4697B788DCA
file:..\..\..\adder4bit00\xnor00.vhdl|io:i|time:1566405408|size:253|exec:0|csum:6C402CCC1D35F5765E21DB1865B4C83A
file:..\..\packageadder8bit00.vhdl|io:i|time:1566844055|size:625|exec:0|csum:3F02873449492F3095ABF8714CCECF91
file:..\..\topadder8bit00.vhdl|io:i|time:1566915830|size:3193|exec:0|csum:BAB284755D266F2824D8BA9D4812F925
file:..\syntax.log|io:o|time:1566915841|size:1023|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1501910110|size:5913600|exec:1|csum:93E5DE52AE488E4DC33E43C149B8DA6C
