#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct 27 10:52:48 2023
# Process ID: 15552
# Current directory: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1
# Command line: vivado.exe -log mb_hdmi_top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_hdmi_top_level.tcl -notrace
# Log file: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level.vdi
# Journal file: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1\vivado.jou
# Running On: Abdullah-Champaign-PC, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 17102 MB
#-----------------------------------------------------------
source mb_hdmi_top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Abdullah/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Abdullah/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top mb_hdmi_top_level -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0.dcp' for cell 'mb_hdmi_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.dcp' for cell 'mb_hdmi_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/mb_hdmi_hdmi_text_controller_0_0.dcp' for cell 'mb_hdmi_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.dcp' for cell 'mb_hdmi_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/mb_hdmi_microblaze_0_0.dcp' for cell 'mb_hdmi_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0.dcp' for cell 'mb_hdmi_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2.dcp' for cell 'mb_hdmi_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_xbar_0/mb_hdmi_xbar_0.dcp' for cell 'mb_hdmi_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_dlmb_bram_if_cntlr_2/mb_hdmi_dlmb_bram_if_cntlr_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_dlmb_v10_2/mb_hdmi_dlmb_v10_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_ilmb_bram_if_cntlr_2/mb_hdmi_ilmb_bram_if_cntlr_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_ilmb_v10_2/mb_hdmi_ilmb_v10_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_lmb_bram_2/mb_hdmi_lmb_bram_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 999.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7938 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'mb_hdmi_top_level' is not ideal for floorplanning, since the cellview 'mb_hdmi_hdmi_text_controller_0_0_hdmi_text_controller_v1_0_AXI' defined in file 'mb_hdmi_hdmi_text_controller_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/mb_hdmi_microblaze_0_0.xdc] for cell 'mb_hdmi_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/mb_hdmi_microblaze_0_0.xdc] for cell 'mb_hdmi_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2_board.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2_board.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc:57]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.656 ; gain = 488.680
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2_board.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2_board.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0_board.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0_board.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_100' completely overrides clock 'Clk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.xdc] for cell 'mb_hdmi_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.xdc:50]
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.xdc] for cell 'mb_hdmi_i/mdm_1/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_hdmi_top_level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1644.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

28 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1644.168 ; gain = 1123.797
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1644.168 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22cffc9c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.925 . Memory (MB): peak = 1652.199 ; gain = 8.031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19f6266d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1996.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 171 cells and removed 253 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: 153cc1c31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 127 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d85dff1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11db0a2dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.852 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 129a57b95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1996.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f3362e46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1996.852 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             171  |             253  |                                              3  |
|  Constant propagation         |             127  |             285  |                                              1  |
|  Sweep                        |               0  |              81  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1996.852 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 101c9b6fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1996.852 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 101c9b6fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2219.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: 101c9b6fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2219.691 ; gain = 222.840

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 101c9b6fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2219.691 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2219.691 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 101c9b6fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2219.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2219.691 ; gain = 575.523
INFO: [runtcl-4] Executing : report_drc -file mb_hdmi_top_level_drc_opted.rpt -pb mb_hdmi_top_level_drc_opted.pb -rpx mb_hdmi_top_level_drc_opted.rpx
Command: report_drc -file mb_hdmi_top_level_drc_opted.rpt -pb mb_hdmi_top_level_drc_opted.pb -rpx mb_hdmi_top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2219.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2219.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b2ce8ec2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2219.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 112f51f4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 192d79e3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 192d79e3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2219.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 192d79e3b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182f3e82a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 196ac30b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 196ac30b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a47ec0da

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 254 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 2, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 115 nets or LUTs. Breaked 5 LUTs, combined 110 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_0_in[3]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 2219.691 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2219.691 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2219.691 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            110  |                   115  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            7  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           19  |            110  |                   123  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11321fe81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 2219.691 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 163082a3f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2219.691 ; gain = 0.000
Phase 2 Global Placement | Checksum: 163082a3f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109d7f615

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19dc7f802

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 140ad24d3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17d2f2b2b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a586ee5a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f4b95493

Time (s): cpu = 00:00:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 84636613

Time (s): cpu = 00:00:30 ; elapsed = 00:01:27 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11d52847c

Time (s): cpu = 00:00:30 ; elapsed = 00:01:28 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 146238440

Time (s): cpu = 00:00:32 ; elapsed = 00:01:34 . Memory (MB): peak = 2219.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 146238440

Time (s): cpu = 00:00:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2219.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1336e338a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.133 | TNS=-35.423 |
Phase 1 Physical Synthesis Initialization | Checksum: 13043498b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2275.266 ; gain = 24.145
INFO: [Place 46-33] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 13043498b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2283.145 ; gain = 32.023
Phase 4.1.1.1 BUFG Insertion | Checksum: 1336e338a

Time (s): cpu = 00:00:36 ; elapsed = 00:01:44 . Memory (MB): peak = 2283.145 ; gain = 63.453

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.151. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 197c924b6

Time (s): cpu = 00:00:51 ; elapsed = 00:02:19 . Memory (MB): peak = 2339.762 ; gain = 120.070

Time (s): cpu = 00:00:51 ; elapsed = 00:02:19 . Memory (MB): peak = 2339.762 ; gain = 120.070
Phase 4.1 Post Commit Optimization | Checksum: 197c924b6

Time (s): cpu = 00:00:51 ; elapsed = 00:02:19 . Memory (MB): peak = 2339.762 ; gain = 120.070

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 197c924b6

Time (s): cpu = 00:00:51 ; elapsed = 00:02:19 . Memory (MB): peak = 2339.762 ; gain = 120.070

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|              16x16|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 197c924b6

Time (s): cpu = 00:00:51 ; elapsed = 00:02:20 . Memory (MB): peak = 2339.762 ; gain = 120.070
Phase 4.3 Placer Reporting | Checksum: 197c924b6

Time (s): cpu = 00:00:51 ; elapsed = 00:02:20 . Memory (MB): peak = 2339.762 ; gain = 120.070

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2339.762 ; gain = 0.000

Time (s): cpu = 00:00:51 ; elapsed = 00:02:20 . Memory (MB): peak = 2339.762 ; gain = 120.070
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2446036bc

Time (s): cpu = 00:00:51 ; elapsed = 00:02:20 . Memory (MB): peak = 2339.762 ; gain = 120.070
Ending Placer Task | Checksum: 1bbe7a8cb

Time (s): cpu = 00:00:51 ; elapsed = 00:02:20 . Memory (MB): peak = 2339.762 ; gain = 120.070
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:02:21 . Memory (MB): peak = 2339.762 ; gain = 120.070
INFO: [runtcl-4] Executing : report_io -file mb_hdmi_top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2339.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_hdmi_top_level_utilization_placed.rpt -pb mb_hdmi_top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_hdmi_top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2339.762 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2351.668 ; gain = 11.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2351.668 ; gain = 11.906
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2405.637 ; gain = 53.969
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 5.05s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2405.797 ; gain = 0.160

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-23.790 |
Phase 1 Physical Synthesis Initialization | Checksum: 253644cc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2408.504 ; gain = 2.707
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-23.790 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 253644cc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2408.504 ; gain = 2.707

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-23.790 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/clk_wiz_1/inst/clk_out1_mb_hdmi_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.125 | TNS=-23.623 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_o[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Created 1 instance.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.117 | TNS=-23.609 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.094 | TNS=-23.358 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[4][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs__3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_232_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.086 | TNS=-23.188 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.076 | TNS=-23.142 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_562_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1026_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1873_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.076 | TNS=-23.134 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_223_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.073 | TNS=-23.104 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_222_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.072 | TNS=-23.094 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_236_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.069 | TNS=-23.052 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[4][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.063 | TNS=-22.944 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_154_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.058 | TNS=-22.924 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.057 | TNS=-22.914 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1871_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.044 | TNS=-22.758 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_563_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1027_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1875_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.041 | TNS=-22.712 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/g7_b1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[4][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs__3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_213_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.041 | TNS=-22.712 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[4][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs__3[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_675_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2121_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.039 | TNS=-22.698 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_237_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.033 | TNS=-22.626 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1028_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1877_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.033 | TNS=-22.626 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[321][2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[321][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-22.596 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs__3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_570_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1028_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1864_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-22.594 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[321][2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/clk_wiz_1/inst/clk_out1_mb_hdmi_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[4][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs__3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_562_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[321][2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-22.594 |
Phase 3 Critical Path Optimization | Checksum: 253644cc4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2408.504 ; gain = 2.707

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-22.594 |
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/clk_wiz_1/inst/clk_out1_mb_hdmi_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[4][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs__3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_562_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[321][2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/clk_wiz_1/inst/clk_out1_mb_hdmi_clk_wiz_1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/hc_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[4][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs__3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_562_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/g2_b0_i_1871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg_n_0_[321][2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-22.594 |
Phase 4 Critical Path Optimization | Checksum: 253644cc4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.504 ; gain = 2.707
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2408.504 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.030 | TNS=-22.594 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.121  |          1.196  |            2  |              0  |                    20  |           0  |           2  |  00:00:04  |
|  Total          |          0.121  |          1.196  |            2  |              0  |                    20  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2408.504 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 230a0d6f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.504 ; gain = 2.707
INFO: [Common 17-83] Releasing license: Implementation
287 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2408.504 ; gain = 56.836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2423.309 ; gain = 14.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.309 ; gain = 14.805
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fb73585f ConstDB: 0 ShapeSum: eefcbdb4 RouteDB: 0
Post Restoration Checksum: NetGraph: 696b3f79 | NumContArr: ae03b378 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 13079489e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2490.785 ; gain = 52.855

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13079489e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2490.785 ; gain = 52.855

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13079489e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2490.785 ; gain = 52.855
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ec865f05

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.785 ; gain = 52.855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.879 | TNS=-20.778| WHS=-0.240 | THS=-42.487|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28700
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28700
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17dfe3b6d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2503.680 ; gain = 65.750

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17dfe3b6d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2503.680 ; gain = 65.750
Phase 3 Initial Routing | Checksum: 1572c2808

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2570.934 ; gain = 133.004
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+================================+================================+==========================================================================================+
| Launch Setup Clock             | Launch Hold Clock              | Pin                                                                                      |
+================================+================================+==========================================================================================+
| clk_out1_mb_hdmi_clk_wiz_1_2_1 | clk_out1_mb_hdmi_clk_wiz_1_2_1 | mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D        |
| clk_out1_mb_hdmi_clk_wiz_1_2_1 | clk_out1_mb_hdmi_clk_wiz_1_2_1 | mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D |
| clk_out1_mb_hdmi_clk_wiz_1_2_1 | clk_out1_mb_hdmi_clk_wiz_1_2_1 | mb_hdmi_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i_srlopt/D |
+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16041
 Number of Nodes with overlaps = 5300
 Number of Nodes with overlaps = 1697
 Number of Nodes with overlaps = 683
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.778 | TNS=-30.571| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24b2173bf

Time (s): cpu = 00:01:40 ; elapsed = 00:02:47 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5655
 Number of Nodes with overlaps = 4355
 Number of Nodes with overlaps = 2251
 Number of Nodes with overlaps = 880
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.789 | TNS=-30.790| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1890fc780

Time (s): cpu = 00:03:16 ; elapsed = 00:04:49 . Memory (MB): peak = 2570.934 ; gain = 133.004
Phase 4 Rip-up And Reroute | Checksum: 1890fc780

Time (s): cpu = 00:03:16 ; elapsed = 00:04:49 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1df5cd466

Time (s): cpu = 00:03:18 ; elapsed = 00:04:52 . Memory (MB): peak = 2570.934 ; gain = 133.004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.778 | TNS=-30.571| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15ba340a1

Time (s): cpu = 00:03:18 ; elapsed = 00:04:52 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15ba340a1

Time (s): cpu = 00:03:18 ; elapsed = 00:04:52 . Memory (MB): peak = 2570.934 ; gain = 133.004
Phase 5 Delay and Skew Optimization | Checksum: 15ba340a1

Time (s): cpu = 00:03:18 ; elapsed = 00:04:52 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a0819c1f

Time (s): cpu = 00:03:19 ; elapsed = 00:04:55 . Memory (MB): peak = 2570.934 ; gain = 133.004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.778 | TNS=-30.571| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e98ad65b

Time (s): cpu = 00:03:19 ; elapsed = 00:04:55 . Memory (MB): peak = 2570.934 ; gain = 133.004
Phase 6 Post Hold Fix | Checksum: 1e98ad65b

Time (s): cpu = 00:03:19 ; elapsed = 00:04:55 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 39.6546 %
  Global Horizontal Routing Utilization  = 35.4651 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 2x2 Area, Max Cong = 89.6396%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y128 -> INT_R_X9Y129
   INT_L_X12Y128 -> INT_R_X13Y129
   INT_L_X6Y126 -> INT_R_X7Y127
   INT_L_X16Y126 -> INT_R_X17Y127
   INT_L_X10Y124 -> INT_R_X11Y125
South Dir 2x2 Area, Max Cong = 86.036%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y124 -> INT_R_X21Y125
   INT_L_X18Y122 -> INT_R_X19Y123
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y134 -> INT_R_X21Y134
   INT_L_X8Y131 -> INT_L_X8Y131
   INT_R_X9Y131 -> INT_R_X9Y131
   INT_R_X9Y129 -> INT_R_X9Y129
   INT_R_X23Y129 -> INT_R_X23Y129
West Dir 2x2 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y126 -> INT_R_X15Y127
   INT_L_X14Y124 -> INT_R_X15Y125
   INT_L_X14Y122 -> INT_R_X15Y123
   INT_L_X14Y120 -> INT_R_X15Y121

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.833333 Sparse Ratio: 0.9375
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 1.5

Phase 7 Route finalize | Checksum: 12506f3af

Time (s): cpu = 00:03:19 ; elapsed = 00:04:55 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12506f3af

Time (s): cpu = 00:03:19 ; elapsed = 00:04:55 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11fc33e28

Time (s): cpu = 00:03:20 ; elapsed = 00:04:57 . Memory (MB): peak = 2570.934 ; gain = 133.004

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.778 | TNS=-30.571| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11fc33e28

Time (s): cpu = 00:03:21 ; elapsed = 00:04:59 . Memory (MB): peak = 2570.934 ; gain = 133.004
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1cfa150f2

Time (s): cpu = 00:03:21 ; elapsed = 00:05:00 . Memory (MB): peak = 2570.934 ; gain = 133.004

Time (s): cpu = 00:03:21 ; elapsed = 00:05:00 . Memory (MB): peak = 2570.934 ; gain = 133.004

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
306 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:22 ; elapsed = 00:05:02 . Memory (MB): peak = 2570.934 ; gain = 147.625
INFO: [runtcl-4] Executing : report_drc -file mb_hdmi_top_level_drc_routed.rpt -pb mb_hdmi_top_level_drc_routed.pb -rpx mb_hdmi_top_level_drc_routed.rpx
Command: report_drc -file mb_hdmi_top_level_drc_routed.rpt -pb mb_hdmi_top_level_drc_routed.pb -rpx mb_hdmi_top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_hdmi_top_level_methodology_drc_routed.rpt -pb mb_hdmi_top_level_methodology_drc_routed.pb -rpx mb_hdmi_top_level_methodology_drc_routed.rpx
Command: report_methodology -file mb_hdmi_top_level_methodology_drc_routed.rpt -pb mb_hdmi_top_level_methodology_drc_routed.pb -rpx mb_hdmi_top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.879 ; gain = 119.945
INFO: [runtcl-4] Executing : report_power -file mb_hdmi_top_level_power_routed.rpt -pb mb_hdmi_top_level_power_summary_routed.pb -rpx mb_hdmi_top_level_power_routed.rpx
Command: report_power -file mb_hdmi_top_level_power_routed.rpt -pb mb_hdmi_top_level_power_summary_routed.pb -rpx mb_hdmi_top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
316 Infos, 63 Warnings, 61 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2709.992 ; gain = 19.113
INFO: [runtcl-4] Executing : report_route_status -file mb_hdmi_top_level_route_status.rpt -pb mb_hdmi_top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_hdmi_top_level_timing_summary_routed.rpt -pb mb_hdmi_top_level_timing_summary_routed.pb -rpx mb_hdmi_top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_hdmi_top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_hdmi_top_level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_hdmi_top_level_bus_skew_routed.rpt -pb mb_hdmi_top_level_bus_skew_routed.pb -rpx mb_hdmi_top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2768.195 ; gain = 19.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 11:01:50 2023...
#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct 27 11:02:08 2023
# Process ID: 35432
# Current directory: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1
# Command line: vivado.exe -log mb_hdmi_top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_hdmi_top_level.tcl -notrace
# Log file: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level.vdi
# Journal file: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1\vivado.jou
# Running On: Abdullah-Champaign-PC, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 17102 MB
#-----------------------------------------------------------
source mb_hdmi_top_level.tcl -notrace
Command: open_checkpoint mb_hdmi_top_level_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 313.914 ; gain = 6.156
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 916.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7935 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'mb_hdmi_top_level' is not ideal for floorplanning, since the cellview 'mb_hdmi_hdmi_text_controller_0_0_hdmi_text_controller_v1_0_AXI' defined in file 'mb_hdmi_hdmi_text_controller_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1614.352 ; gain = 40.441
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1614.352 ; gain = 40.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1614.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 240 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRLC16E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1614.352 ; gain = 1310.953
Command: write_bitstream -force mb_hdmi_top_level.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_hdmi_top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2278.160 ; gain = 663.809
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 11:02:48 2023...
