{
  "module_name": "mt2701-afe-common.h",
  "hash_id": "6ff7274400483d012cc4189f1e3f53e31d7ba85835f4c6f69f1d514ab4770dbd",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt2701/mt2701-afe-common.h",
  "human_readable_source": " \n \n\n#ifndef _MT_2701_AFE_COMMON_H_\n#define _MT_2701_AFE_COMMON_H_\n\n#include <sound/soc.h>\n#include <linux/clk.h>\n#include <linux/regmap.h>\n#include \"mt2701-reg.h\"\n#include \"../common/mtk-base-afe.h\"\n\n#define MT2701_PLL_DOMAIN_0_RATE\t98304000\n#define MT2701_PLL_DOMAIN_1_RATE\t90316800\n\nenum {\n\tMT2701_MEMIF_DL1,\n\tMT2701_MEMIF_DL2,\n\tMT2701_MEMIF_DL3,\n\tMT2701_MEMIF_DL4,\n\tMT2701_MEMIF_DL5,\n\tMT2701_MEMIF_DL_SINGLE_NUM,\n\tMT2701_MEMIF_DLM = MT2701_MEMIF_DL_SINGLE_NUM,\n\tMT2701_MEMIF_UL1,\n\tMT2701_MEMIF_UL2,\n\tMT2701_MEMIF_UL3,\n\tMT2701_MEMIF_UL4,\n\tMT2701_MEMIF_UL5,\n\tMT2701_MEMIF_DLBT,\n\tMT2701_MEMIF_ULBT,\n\tMT2701_MEMIF_NUM,\n\tMT2701_IO_I2S = MT2701_MEMIF_NUM,\n\tMT2701_IO_2ND_I2S,\n\tMT2701_IO_3RD_I2S,\n\tMT2701_IO_4TH_I2S,\n\tMT2701_IO_5TH_I2S,\n\tMT2701_IO_6TH_I2S,\n\tMT2701_IO_MRG,\n};\n\nenum {\n\tMT2701_IRQ_ASYS_IRQ1,\n\tMT2701_IRQ_ASYS_IRQ2,\n\tMT2701_IRQ_ASYS_IRQ3,\n\tMT2701_IRQ_ASYS_END,\n};\n\nenum audio_base_clock {\n\tMT2701_INFRA_SYS_AUDIO,\n\tMT2701_TOP_AUD_MCLK_SRC0,\n\tMT2701_TOP_AUD_MCLK_SRC1,\n\tMT2701_TOP_AUD_A1SYS,\n\tMT2701_TOP_AUD_A2SYS,\n\tMT2701_AUDSYS_AFE,\n\tMT2701_AUDSYS_AFE_CONN,\n\tMT2701_AUDSYS_A1SYS,\n\tMT2701_AUDSYS_A2SYS,\n\tMT2701_BASE_CLK_NUM,\n};\n\nstruct mt2701_i2s_data {\n\tint i2s_ctrl_reg;\n\tint i2s_asrc_fs_shift;\n\tint i2s_asrc_fs_mask;\n};\n\nstruct mt2701_i2s_path {\n\tint mclk_rate;\n\tint on[MTK_STREAM_NUM];\n\tint occupied[MTK_STREAM_NUM];\n\tconst struct mt2701_i2s_data *i2s_data[MTK_STREAM_NUM];\n\tstruct clk *hop_ck[MTK_STREAM_NUM];\n\tstruct clk *sel_ck;\n\tstruct clk *div_ck;\n\tstruct clk *mclk_ck;\n\tstruct clk *asrco_ck;\n};\n\nstruct mt2701_soc_variants {\n\tbool has_one_heart_mode;\n\tint i2s_num;\n};\n\nstruct mt2701_afe_private {\n\tstruct mt2701_i2s_path *i2s_path;\n\tstruct clk *base_ck[MT2701_BASE_CLK_NUM];\n\tstruct clk *mrgif_ck;\n\tbool mrg_enable[MTK_STREAM_NUM];\n\n\tconst struct mt2701_soc_variants *soc;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}