{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646950674484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646950674484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 17:17:54 2022 " "Processing started: Thu Mar 10 17:17:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646950674484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646950674484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shameem_03132022_MasterSlaveDFFDLatch -c Shameem_03092022_MasterSlaveDFFDLatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shameem_03132022_MasterSlaveDFFDLatch -c Shameem_03092022_MasterSlaveDFFDLatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646950674484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646950674761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646950674761 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DLatch.bdf " "Can't analyze file -- file DLatch.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1646950679836 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Shameem_03132022_MasterSlaveDFFDLatch.vhd " "Can't analyze file -- file Shameem_03132022_MasterSlaveDFFDLatch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1646950679838 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Shameem_03092022_MasterSlaveDFFDLatch.bdf " "Can't analyze file -- file Shameem_03092022_MasterSlaveDFFDLatch.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1646950679840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_03132022_dlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_03132022_dlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_03132022_DLatch_As_Symbol-bdf_type " "Found design unit 1: Shameem_03132022_DLatch_As_Symbol-bdf_type" {  } { { "Shameem_03132022_DLatch.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DLatch.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646950680131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03132022_DLatch_As_Symbol " "Found entity 1: Shameem_03132022_DLatch_As_Symbol" {  } { { "Shameem_03132022_DLatch.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DLatch.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646950680131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646950680131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_03132022_dflipflopmasterslave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_03132022_dflipflopmasterslave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_03132022_DFlipFlopMasterSlave-bdf_type " "Found design unit 1: Shameem_03132022_DFlipFlopMasterSlave-bdf_type" {  } { { "Shameem_03132022_DFlipFlopMasterSlave.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646950680132 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_03132022_DFlipFlopMasterSlave " "Found entity 1: Shameem_03132022_DFlipFlopMasterSlave" {  } { { "Shameem_03132022_DFlipFlopMasterSlave.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646950680132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646950680132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shameem_03132022_DFlipFlopMasterSlave " "Elaborating entity \"Shameem_03132022_DFlipFlopMasterSlave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646950680150 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_03132022_SYNTHESIZED_WIRE_1 Shameem_03132022_DFlipFlopMasterSlave.vhd(17) " "VHDL Process Statement warning at Shameem_03132022_DFlipFlopMasterSlave.vhd(17): inferring latch(es) for signal or variable \"Shameem_03132022_SYNTHESIZED_WIRE_1\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_03132022_DFlipFlopMasterSlave.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646950680166 "|Shameem_03132022_DFlipFlopMasterSlave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_03132022_Q Shameem_03132022_DFlipFlopMasterSlave.vhd(27) " "VHDL Process Statement warning at Shameem_03132022_DFlipFlopMasterSlave.vhd(27): inferring latch(es) for signal or variable \"Shameem_03132022_Q\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_03132022_DFlipFlopMasterSlave.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646950680166 "|Shameem_03132022_DFlipFlopMasterSlave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_Q Shameem_03132022_DFlipFlopMasterSlave.vhd(27) " "Inferred latch for \"Shameem_03132022_Q\" at Shameem_03132022_DFlipFlopMasterSlave.vhd(27)" {  } { { "Shameem_03132022_DFlipFlopMasterSlave.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646950680167 "|Shameem_03132022_DFlipFlopMasterSlave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_03132022_SYNTHESIZED_WIRE_1 Shameem_03132022_DFlipFlopMasterSlave.vhd(17) " "Inferred latch for \"Shameem_03132022_SYNTHESIZED_WIRE_1\" at Shameem_03132022_DFlipFlopMasterSlave.vhd(17)" {  } { { "Shameem_03132022_DFlipFlopMasterSlave.vhd" "" { Text "C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 4/Shameem_03132022_4ALAB/Shameem_03132022_DFlipFlopMasterSlave.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646950680167 "|Shameem_03132022_DFlipFlopMasterSlave"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646950680496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646950680668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646950680668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646950680682 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646950680682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646950680682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646950680682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646950680690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 17:18:00 2022 " "Processing ended: Thu Mar 10 17:18:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646950680690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646950680690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646950680690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646950680690 ""}
