
ExProjektPingisVicMic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008e5c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00088e5c  00088e5c  00010e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008d8  20070000  00088e64  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000a384  200708d8  00089740  000188d8  2**3
                  ALLOC
  4 .stack        00002004  2007ac5c  00093ac4  000188d8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000188d8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  00018901  2**0
                  CONTENTS, READONLY
  7 .debug_info   00039b7d  00000000  00000000  00018972  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000ab63  00000000  00000000  000524ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00014e6f  00000000  00000000  0005d052  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001858  00000000  00000000  00071ec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001008  00000000  00000000  00073720  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a1df  00000000  00000000  00074728  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001d78c  00000000  00000000  0008e907  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006ad97  00000000  00000000  000ac093  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000036d8  00000000  00000000  00116e2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007cc60 	.word	0x2007cc60
   80004:	0008260d 	.word	0x0008260d
   80008:	00082609 	.word	0x00082609
   8000c:	00082609 	.word	0x00082609
   80010:	00082609 	.word	0x00082609
   80014:	00082609 	.word	0x00082609
   80018:	00082609 	.word	0x00082609
	...
   8002c:	00080925 	.word	0x00080925
   80030:	00082609 	.word	0x00082609
   80034:	00000000 	.word	0x00000000
   80038:	000809a1 	.word	0x000809a1
   8003c:	000809dd 	.word	0x000809dd
   80040:	00082609 	.word	0x00082609
   80044:	00082609 	.word	0x00082609
   80048:	00082609 	.word	0x00082609
   8004c:	00082609 	.word	0x00082609
   80050:	00082609 	.word	0x00082609
   80054:	00082609 	.word	0x00082609
   80058:	00082609 	.word	0x00082609
   8005c:	00082609 	.word	0x00082609
   80060:	00082609 	.word	0x00082609
   80064:	00082609 	.word	0x00082609
   80068:	00000000 	.word	0x00000000
   8006c:	00082479 	.word	0x00082479
   80070:	0008248d 	.word	0x0008248d
   80074:	000824a1 	.word	0x000824a1
   80078:	000824b5 	.word	0x000824b5
	...
   80084:	00082609 	.word	0x00082609
   80088:	00082609 	.word	0x00082609
   8008c:	00082609 	.word	0x00082609
   80090:	00082609 	.word	0x00082609
   80094:	00082609 	.word	0x00082609
   80098:	00082609 	.word	0x00082609
   8009c:	00082609 	.word	0x00082609
   800a0:	00082609 	.word	0x00082609
   800a4:	00000000 	.word	0x00000000
   800a8:	00082609 	.word	0x00082609
   800ac:	00082609 	.word	0x00082609
   800b0:	00082609 	.word	0x00082609
   800b4:	00082609 	.word	0x00082609
   800b8:	00082609 	.word	0x00082609
   800bc:	00082609 	.word	0x00082609
   800c0:	00082609 	.word	0x00082609
   800c4:	00082609 	.word	0x00082609
   800c8:	00082609 	.word	0x00082609
   800cc:	00082609 	.word	0x00082609
   800d0:	00082609 	.word	0x00082609
   800d4:	00082609 	.word	0x00082609
   800d8:	00082609 	.word	0x00082609
   800dc:	00082609 	.word	0x00082609
   800e0:	00082609 	.word	0x00082609
   800e4:	00082609 	.word	0x00082609
   800e8:	00082609 	.word	0x00082609
   800ec:	00082609 	.word	0x00082609
   800f0:	00082609 	.word	0x00082609

000800f4 <deregister_tm_clones>:
   800f4:	b508      	push	{r3, lr}
   800f6:	4805      	ldr	r0, [pc, #20]	; (8010c <deregister_tm_clones+0x18>)
   800f8:	4b05      	ldr	r3, [pc, #20]	; (80110 <deregister_tm_clones+0x1c>)
   800fa:	1a1b      	subs	r3, r3, r0
   800fc:	2b06      	cmp	r3, #6
   800fe:	d800      	bhi.n	80102 <deregister_tm_clones+0xe>
   80100:	bd08      	pop	{r3, pc}
   80102:	4b04      	ldr	r3, [pc, #16]	; (80114 <deregister_tm_clones+0x20>)
   80104:	2b00      	cmp	r3, #0
   80106:	d0fb      	beq.n	80100 <deregister_tm_clones+0xc>
   80108:	4798      	blx	r3
   8010a:	e7f9      	b.n	80100 <deregister_tm_clones+0xc>
   8010c:	00088e64 	.word	0x00088e64
   80110:	00088e67 	.word	0x00088e67
   80114:	00000000 	.word	0x00000000

00080118 <register_tm_clones>:
   80118:	b508      	push	{r3, lr}
   8011a:	4807      	ldr	r0, [pc, #28]	; (80138 <register_tm_clones+0x20>)
   8011c:	4b07      	ldr	r3, [pc, #28]	; (8013c <register_tm_clones+0x24>)
   8011e:	1a1b      	subs	r3, r3, r0
   80120:	109b      	asrs	r3, r3, #2
   80122:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
   80126:	1059      	asrs	r1, r3, #1
   80128:	d100      	bne.n	8012c <register_tm_clones+0x14>
   8012a:	bd08      	pop	{r3, pc}
   8012c:	4a04      	ldr	r2, [pc, #16]	; (80140 <register_tm_clones+0x28>)
   8012e:	2a00      	cmp	r2, #0
   80130:	d0fb      	beq.n	8012a <register_tm_clones+0x12>
   80132:	4790      	blx	r2
   80134:	e7f9      	b.n	8012a <register_tm_clones+0x12>
   80136:	bf00      	nop
   80138:	00088e64 	.word	0x00088e64
   8013c:	00088e64 	.word	0x00088e64
   80140:	00000000 	.word	0x00000000

00080144 <__do_global_dtors_aux>:
   80144:	b510      	push	{r4, lr}
   80146:	4c06      	ldr	r4, [pc, #24]	; (80160 <__do_global_dtors_aux+0x1c>)
   80148:	7823      	ldrb	r3, [r4, #0]
   8014a:	b943      	cbnz	r3, 8015e <__do_global_dtors_aux+0x1a>
   8014c:	f7ff ffd2 	bl	800f4 <deregister_tm_clones>
   80150:	4b04      	ldr	r3, [pc, #16]	; (80164 <__do_global_dtors_aux+0x20>)
   80152:	b113      	cbz	r3, 8015a <__do_global_dtors_aux+0x16>
   80154:	4804      	ldr	r0, [pc, #16]	; (80168 <__do_global_dtors_aux+0x24>)
   80156:	f3af 8000 	nop.w
   8015a:	2301      	movs	r3, #1
   8015c:	7023      	strb	r3, [r4, #0]
   8015e:	bd10      	pop	{r4, pc}
   80160:	200708d8 	.word	0x200708d8
   80164:	00000000 	.word	0x00000000
   80168:	00088e64 	.word	0x00088e64

0008016c <frame_dummy>:
   8016c:	b508      	push	{r3, lr}
   8016e:	4b08      	ldr	r3, [pc, #32]	; (80190 <frame_dummy+0x24>)
   80170:	b11b      	cbz	r3, 8017a <frame_dummy+0xe>
   80172:	4808      	ldr	r0, [pc, #32]	; (80194 <frame_dummy+0x28>)
   80174:	4908      	ldr	r1, [pc, #32]	; (80198 <frame_dummy+0x2c>)
   80176:	f3af 8000 	nop.w
   8017a:	4808      	ldr	r0, [pc, #32]	; (8019c <frame_dummy+0x30>)
   8017c:	6803      	ldr	r3, [r0, #0]
   8017e:	b113      	cbz	r3, 80186 <frame_dummy+0x1a>
   80180:	4b07      	ldr	r3, [pc, #28]	; (801a0 <frame_dummy+0x34>)
   80182:	b103      	cbz	r3, 80186 <frame_dummy+0x1a>
   80184:	4798      	blx	r3
   80186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8018a:	f7ff bfc5 	b.w	80118 <register_tm_clones>
   8018e:	bf00      	nop
   80190:	00000000 	.word	0x00000000
   80194:	00088e64 	.word	0x00088e64
   80198:	200708dc 	.word	0x200708dc
   8019c:	00088e64 	.word	0x00088e64
   801a0:	00000000 	.word	0x00000000

000801a4 <InitADC>:
   801a4:	b538      	push	{r3, r4, r5, lr}
   801a6:	2025      	movs	r0, #37	; 0x25
   801a8:	4b0e      	ldr	r3, [pc, #56]	; (801e4 <InitADC+0x40>)
   801aa:	4798      	blx	r3
   801ac:	4c0e      	ldr	r4, [pc, #56]	; (801e8 <InitADC+0x44>)
   801ae:	4620      	mov	r0, r4
   801b0:	490e      	ldr	r1, [pc, #56]	; (801ec <InitADC+0x48>)
   801b2:	4a0f      	ldr	r2, [pc, #60]	; (801f0 <InitADC+0x4c>)
   801b4:	2308      	movs	r3, #8
   801b6:	4d0f      	ldr	r5, [pc, #60]	; (801f4 <InitADC+0x50>)
   801b8:	47a8      	blx	r5
   801ba:	4620      	mov	r0, r4
   801bc:	2100      	movs	r1, #0
   801be:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   801c2:	2301      	movs	r3, #1
   801c4:	4d0c      	ldr	r5, [pc, #48]	; (801f8 <InitADC+0x54>)
   801c6:	47a8      	blx	r5
   801c8:	4620      	mov	r0, r4
   801ca:	2110      	movs	r1, #16
   801cc:	4b0b      	ldr	r3, [pc, #44]	; (801fc <InitADC+0x58>)
   801ce:	4798      	blx	r3
   801d0:	4620      	mov	r0, r4
   801d2:	210a      	movs	r1, #10
   801d4:	4b0a      	ldr	r3, [pc, #40]	; (80200 <InitADC+0x5c>)
   801d6:	4798      	blx	r3
   801d8:	4620      	mov	r0, r4
   801da:	2100      	movs	r1, #0
   801dc:	460a      	mov	r2, r1
   801de:	4b09      	ldr	r3, [pc, #36]	; (80204 <InitADC+0x60>)
   801e0:	4798      	blx	r3
   801e2:	bd38      	pop	{r3, r4, r5, pc}
   801e4:	000825b1 	.word	0x000825b1
   801e8:	400c0000 	.word	0x400c0000
   801ec:	0a037a00 	.word	0x0a037a00
   801f0:	000f4240 	.word	0x000f4240
   801f4:	000802b1 	.word	0x000802b1
   801f8:	00080305 	.word	0x00080305
   801fc:	000802e5 	.word	0x000802e5
   80200:	0008032d 	.word	0x0008032d
   80204:	000802f5 	.word	0x000802f5

00080208 <ReadFanValue>:
   80208:	b510      	push	{r4, lr}
   8020a:	4c16      	ldr	r4, [pc, #88]	; (80264 <ReadFanValue+0x5c>)
   8020c:	4620      	mov	r0, r4
   8020e:	4b16      	ldr	r3, [pc, #88]	; (80268 <ReadFanValue+0x60>)
   80210:	4798      	blx	r3
   80212:	4620      	mov	r0, r4
   80214:	210a      	movs	r1, #10
   80216:	4b15      	ldr	r3, [pc, #84]	; (8026c <ReadFanValue+0x64>)
   80218:	4798      	blx	r3
   8021a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   8021e:	d916      	bls.n	8024e <ReadFanValue+0x46>
   80220:	f2a0 1355 	subw	r3, r0, #341	; 0x155
   80224:	2b27      	cmp	r3, #39	; 0x27
   80226:	d914      	bls.n	80252 <ReadFanValue+0x4a>
   80228:	f2a0 137d 	subw	r3, r0, #381	; 0x17d
   8022c:	2b27      	cmp	r3, #39	; 0x27
   8022e:	d912      	bls.n	80256 <ReadFanValue+0x4e>
   80230:	f2a0 13a5 	subw	r3, r0, #421	; 0x1a5
   80234:	2b31      	cmp	r3, #49	; 0x31
   80236:	d910      	bls.n	8025a <ReadFanValue+0x52>
   80238:	f2a0 13d7 	subw	r3, r0, #471	; 0x1d7
   8023c:	2b63      	cmp	r3, #99	; 0x63
   8023e:	d90e      	bls.n	8025e <ReadFanValue+0x56>
   80240:	f240 233a 	movw	r3, #570	; 0x23a
   80244:	4298      	cmp	r0, r3
   80246:	bf8c      	ite	hi
   80248:	200a      	movhi	r0, #10
   8024a:	2000      	movls	r0, #0
   8024c:	bd10      	pop	{r4, pc}
   8024e:	2023      	movs	r0, #35	; 0x23
   80250:	bd10      	pop	{r4, pc}
   80252:	201e      	movs	r0, #30
   80254:	bd10      	pop	{r4, pc}
   80256:	2019      	movs	r0, #25
   80258:	bd10      	pop	{r4, pc}
   8025a:	2014      	movs	r0, #20
   8025c:	bd10      	pop	{r4, pc}
   8025e:	200f      	movs	r0, #15
   80260:	bd10      	pop	{r4, pc}
   80262:	bf00      	nop
   80264:	400c0000 	.word	0x400c0000
   80268:	00080325 	.word	0x00080325
   8026c:	00080339 	.word	0x00080339

00080270 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80274:	460c      	mov	r4, r1
   80276:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80278:	b960      	cbnz	r0, 80294 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8027a:	2a00      	cmp	r2, #0
   8027c:	dd0e      	ble.n	8029c <_read+0x2c>
   8027e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80280:	4e09      	ldr	r6, [pc, #36]	; (802a8 <_read+0x38>)
   80282:	4d0a      	ldr	r5, [pc, #40]	; (802ac <_read+0x3c>)
   80284:	6830      	ldr	r0, [r6, #0]
   80286:	4621      	mov	r1, r4
   80288:	682b      	ldr	r3, [r5, #0]
   8028a:	4798      	blx	r3
		ptr++;
   8028c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8028e:	42bc      	cmp	r4, r7
   80290:	d1f8      	bne.n	80284 <_read+0x14>
   80292:	e006      	b.n	802a2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80294:	f04f 30ff 	mov.w	r0, #4294967295
   80298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   8029c:	2000      	movs	r0, #0
   8029e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   802a2:	4640      	mov	r0, r8
	}
	return nChars;
}
   802a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802a8:	2007ac54 	.word	0x2007ac54
   802ac:	2007ac24 	.word	0x2007ac24

000802b0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   802b0:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   802b2:	2401      	movs	r4, #1
   802b4:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   802b6:	2400      	movs	r4, #0
   802b8:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   802ba:	f240 2502 	movw	r5, #514	; 0x202
   802be:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   802c2:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   802c6:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   802ca:	6845      	ldr	r5, [r0, #4]
   802cc:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   802ce:	0052      	lsls	r2, r2, #1
   802d0:	fbb1 f1f2 	udiv	r1, r1, r2
   802d4:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   802d6:	022d      	lsls	r5, r5, #8
   802d8:	b2ad      	uxth	r5, r5
   802da:	432b      	orrs	r3, r5
   802dc:	6043      	str	r3, [r0, #4]
	return 0;
}
   802de:	4620      	mov	r0, r4
   802e0:	bc30      	pop	{r4, r5}
   802e2:	4770      	bx	lr

000802e4 <adc_set_resolution>:
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
//p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   802e4:	6843      	ldr	r3, [r0, #4]
   802e6:	f023 0310 	bic.w	r3, r3, #16
   802ea:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   802ec:	6843      	ldr	r3, [r0, #4]
   802ee:	4319      	orrs	r1, r3
   802f0:	6041      	str	r1, [r0, #4]
   802f2:	4770      	bx	lr

000802f4 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   802f4:	6843      	ldr	r3, [r0, #4]
   802f6:	4319      	orrs	r1, r3
   802f8:	01d2      	lsls	r2, r2, #7
   802fa:	b2d3      	uxtb	r3, r2
   802fc:	4319      	orrs	r1, r3
   802fe:	6041      	str	r1, [r0, #4]
   80300:	4770      	bx	lr
   80302:	bf00      	nop

00080304 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80304:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80306:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   80308:	4322      	orrs	r2, r4
   8030a:	0609      	lsls	r1, r1, #24
   8030c:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   80310:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80312:	071b      	lsls	r3, r3, #28
   80314:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80318:	431a      	orrs	r2, r3
   8031a:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   8031c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80320:	4770      	bx	lr
   80322:	bf00      	nop

00080324 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80324:	2302      	movs	r3, #2
   80326:	6003      	str	r3, [r0, #0]
   80328:	4770      	bx	lr
   8032a:	bf00      	nop

0008032c <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   8032c:	2301      	movs	r3, #1
   8032e:	fa03 f101 	lsl.w	r1, r3, r1
   80332:	6101      	str	r1, [r0, #16]
   80334:	4770      	bx	lr
   80336:	bf00      	nop

00080338 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80338:	290f      	cmp	r1, #15
   8033a:	d803      	bhi.n	80344 <adc_get_channel_value+0xc>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   8033c:	3114      	adds	r1, #20
   8033e:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
   80342:	4770      	bx	lr
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   80344:	2000      	movs	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   80346:	4770      	bx	lr

00080348 <setupUART>:
#include "SerialUART.h"

/************************************************************************/
/* Configuration of the UART. */
/************************************************************************/
void setupUART(void){
   80348:	b530      	push	{r4, r5, lr}
   8034a:	b085      	sub	sp, #20
	pio_configure(PINS_UART_PIO, PINS_UART_TYPE, PINS_UART_MASK, PIO_DEFAULT);
   8034c:	4c12      	ldr	r4, [pc, #72]	; (80398 <setupUART+0x50>)
   8034e:	4620      	mov	r0, r4
   80350:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80354:	f44f 7240 	mov.w	r2, #768	; 0x300
   80358:	2300      	movs	r3, #0
   8035a:	4d10      	ldr	r5, [pc, #64]	; (8039c <setupUART+0x54>)
   8035c:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_UART);
   8035e:	2008      	movs	r0, #8
   80360:	4b0f      	ldr	r3, [pc, #60]	; (803a0 <setupUART+0x58>)
   80362:	4798      	blx	r3
	const sam_uart_opt_t uart0_settings = { sysclk_get_cpu_hz(), CONF_UART_BAUDRATE, UART_MR_PAR_NO };
   80364:	4b0f      	ldr	r3, [pc, #60]	; (803a4 <setupUART+0x5c>)
   80366:	9301      	str	r3, [sp, #4]
   80368:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8036c:	9302      	str	r3, [sp, #8]
   8036e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80372:	9303      	str	r3, [sp, #12]
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   80374:	f44f 7380 	mov.w	r3, #256	; 0x100
   80378:	6663      	str	r3, [r4, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   8037a:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   8037c:	6263      	str	r3, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   8037e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   80382:	6f23      	ldr	r3, [r4, #112]	; 0x70
   80384:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80388:	6723      	str	r3, [r4, #112]	; 0x70
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
	uart_init(UART, &uart0_settings);
   8038a:	4807      	ldr	r0, [pc, #28]	; (803a8 <setupUART+0x60>)
   8038c:	a901      	add	r1, sp, #4
   8038e:	4b07      	ldr	r3, [pc, #28]	; (803ac <setupUART+0x64>)
   80390:	4798      	blx	r3
}
   80392:	b005      	add	sp, #20
   80394:	bd30      	pop	{r4, r5, pc}
   80396:	bf00      	nop
   80398:	400e0e00 	.word	0x400e0e00
   8039c:	0008221d 	.word	0x0008221d
   803a0:	000825b1 	.word	0x000825b1
   803a4:	0501bd00 	.word	0x0501bd00
   803a8:	400e0800 	.word	0x400e0800
   803ac:	0008201d 	.word	0x0008201d

000803b0 <readByte>:
}

/************************************************************************/
/* Get and return a binary value. */
/************************************************************************/
uint8_t readByte(void){
   803b0:	b500      	push	{lr}
   803b2:	b083      	sub	sp, #12
	uint8_t value;
	uart_read(CONF_UART, &value);
   803b4:	4804      	ldr	r0, [pc, #16]	; (803c8 <readByte+0x18>)
   803b6:	f10d 0107 	add.w	r1, sp, #7
   803ba:	4b04      	ldr	r3, [pc, #16]	; (803cc <readByte+0x1c>)
   803bc:	4798      	blx	r3
	return value;
}
   803be:	f89d 0007 	ldrb.w	r0, [sp, #7]
   803c2:	b003      	add	sp, #12
   803c4:	f85d fb04 	ldr.w	pc, [sp], #4
   803c8:	400e0800 	.word	0x400e0800
   803cc:	00082069 	.word	0x00082069

000803d0 <isRXReady>:

/************************************************************************/
/* Check if reciever side of UART is ready. */
/************************************************************************/
uint32_t isRXReady(void){
	return UART->UART_SR & UART_SR_RXRDY;
   803d0:	4b02      	ldr	r3, [pc, #8]	; (803dc <isRXReady+0xc>)
   803d2:	6958      	ldr	r0, [r3, #20]
}
   803d4:	f000 0001 	and.w	r0, r0, #1
   803d8:	4770      	bx	lr
   803da:	bf00      	nop
   803dc:	400e0800 	.word	0x400e0800

000803e0 <waitRXReady>:

/************************************************************************/
/* Wait for reciever side of UART to be ready. */
/************************************************************************/
uint32_t waitRXReady(void){
	while (!(UART->UART_SR & UART_SR_RXRDY));
   803e0:	4a03      	ldr	r2, [pc, #12]	; (803f0 <waitRXReady+0x10>)
   803e2:	6953      	ldr	r3, [r2, #20]
   803e4:	f013 0f01 	tst.w	r3, #1
   803e8:	d0fb      	beq.n	803e2 <waitRXReady+0x2>
	return 1;
}
   803ea:	2001      	movs	r0, #1
   803ec:	4770      	bx	lr
   803ee:	bf00      	nop
   803f0:	400e0800 	.word	0x400e0800

000803f4 <readDouble>:

/************************************************************************/
/* Returns a double. */
/************************************************************************/
double readDouble(void){
   803f4:	b500      	push	{lr}
   803f6:	b085      	sub	sp, #20
	double result = 0.0;
	char str[10] ={0};
   803f8:	2300      	movs	r3, #0
   803fa:	9301      	str	r3, [sp, #4]
   803fc:	9302      	str	r3, [sp, #8]
   803fe:	f8ad 300c 	strh.w	r3, [sp, #12]
	scanf("%s", str);
   80402:	4805      	ldr	r0, [pc, #20]	; (80418 <readDouble+0x24>)
   80404:	a901      	add	r1, sp, #4
   80406:	4b05      	ldr	r3, [pc, #20]	; (8041c <readDouble+0x28>)
   80408:	4798      	blx	r3
	result = atof(str);
   8040a:	a801      	add	r0, sp, #4
   8040c:	4b04      	ldr	r3, [pc, #16]	; (80420 <readDouble+0x2c>)
   8040e:	4798      	blx	r3

	return result;
   80410:	b005      	add	sp, #20
   80412:	f85d fb04 	ldr.w	pc, [sp], #4
   80416:	bf00      	nop
   80418:	00088a70 	.word	0x00088a70
   8041c:	000833dd 	.word	0x000833dd
   80420:	0008331d 	.word	0x0008331d

00080424 <InitPIN40>:
   80424:	b538      	push	{r3, r4, r5, lr}
   80426:	490c      	ldr	r1, [pc, #48]	; (80458 <InitPIN40+0x34>)
   80428:	2403      	movs	r4, #3
   8042a:	600c      	str	r4, [r1, #0]
   8042c:	220b      	movs	r2, #11
   8042e:	604a      	str	r2, [r1, #4]
   80430:	2200      	movs	r2, #0
   80432:	60ca      	str	r2, [r1, #12]
   80434:	2264      	movs	r2, #100	; 0x64
   80436:	610a      	str	r2, [r1, #16]
   80438:	4d08      	ldr	r5, [pc, #32]	; (8045c <InitPIN40+0x38>)
   8043a:	4628      	mov	r0, r5
   8043c:	4b08      	ldr	r3, [pc, #32]	; (80460 <InitPIN40+0x3c>)
   8043e:	4798      	blx	r3
   80440:	4808      	ldr	r0, [pc, #32]	; (80464 <InitPIN40+0x40>)
   80442:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80446:	f44f 7280 	mov.w	r2, #256	; 0x100
   8044a:	4b07      	ldr	r3, [pc, #28]	; (80468 <InitPIN40+0x44>)
   8044c:	4798      	blx	r3
   8044e:	4628      	mov	r0, r5
   80450:	4621      	mov	r1, r4
   80452:	4b06      	ldr	r3, [pc, #24]	; (8046c <InitPIN40+0x48>)
   80454:	4798      	blx	r3
   80456:	bd38      	pop	{r3, r4, r5, pc}
   80458:	2007ac28 	.word	0x2007ac28
   8045c:	40094000 	.word	0x40094000
   80460:	00081edd 	.word	0x00081edd
   80464:	400e1200 	.word	0x400e1200
   80468:	00082181 	.word	0x00082181
   8046c:	00082005 	.word	0x00082005

00080470 <InitPWM>:
   80470:	b510      	push	{r4, lr}
   80472:	b084      	sub	sp, #16
   80474:	2024      	movs	r0, #36	; 0x24
   80476:	4b0a      	ldr	r3, [pc, #40]	; (804a0 <InitPWM+0x30>)
   80478:	4798      	blx	r3
   8047a:	4c0a      	ldr	r4, [pc, #40]	; (804a4 <InitPWM+0x34>)
   8047c:	4620      	mov	r0, r4
   8047e:	2103      	movs	r1, #3
   80480:	4b09      	ldr	r3, [pc, #36]	; (804a8 <InitPWM+0x38>)
   80482:	4798      	blx	r3
   80484:	4b09      	ldr	r3, [pc, #36]	; (804ac <InitPWM+0x3c>)
   80486:	9301      	str	r3, [sp, #4]
   80488:	2300      	movs	r3, #0
   8048a:	9302      	str	r3, [sp, #8]
   8048c:	4b08      	ldr	r3, [pc, #32]	; (804b0 <InitPWM+0x40>)
   8048e:	9303      	str	r3, [sp, #12]
   80490:	4620      	mov	r0, r4
   80492:	a901      	add	r1, sp, #4
   80494:	4b07      	ldr	r3, [pc, #28]	; (804b4 <InitPWM+0x44>)
   80496:	4798      	blx	r3
   80498:	4b07      	ldr	r3, [pc, #28]	; (804b8 <InitPWM+0x48>)
   8049a:	4798      	blx	r3
   8049c:	b004      	add	sp, #16
   8049e:	bd10      	pop	{r4, pc}
   804a0:	000825b1 	.word	0x000825b1
   804a4:	40094000 	.word	0x40094000
   804a8:	00082011 	.word	0x00082011
   804ac:	000f4240 	.word	0x000f4240
   804b0:	0501bd00 	.word	0x0501bd00
   804b4:	00081e9d 	.word	0x00081e9d
   804b8:	00080425 	.word	0x00080425

000804bc <CalcFanValue>:
   804bc:	b508      	push	{r3, lr}
   804be:	2864      	cmp	r0, #100	; 0x64
   804c0:	bf34      	ite	cc
   804c2:	4602      	movcc	r2, r0
   804c4:	2264      	movcs	r2, #100	; 0x64
   804c6:	4802      	ldr	r0, [pc, #8]	; (804d0 <CalcFanValue+0x14>)
   804c8:	4902      	ldr	r1, [pc, #8]	; (804d4 <CalcFanValue+0x18>)
   804ca:	4b03      	ldr	r3, [pc, #12]	; (804d8 <CalcFanValue+0x1c>)
   804cc:	4798      	blx	r3
   804ce:	bd08      	pop	{r3, pc}
   804d0:	40094000 	.word	0x40094000
   804d4:	2007ac28 	.word	0x2007ac28
   804d8:	00081fe1 	.word	0x00081fe1

000804dc <SetDesiredValue>:
/************************************************************************/
/* Setup for default values. */
/************************************************************************/
void SetDesiredValue(uint32_t value)
{
	switch(value)
   804dc:	3814      	subs	r0, #20
   804de:	2814      	cmp	r0, #20
   804e0:	d81f      	bhi.n	80522 <SetDesiredValue+0x46>
   804e2:	e8df f000 	tbb	[pc, r0]
   804e6:	1e0b      	.short	0x1e0b
   804e8:	0f1e1e1e 	.word	0x0f1e1e1e
   804ec:	1e1e1e1e 	.word	0x1e1e1e1e
   804f0:	1e1e1e13 	.word	0x1e1e1e13
   804f4:	1e1e171e 	.word	0x1e1e171e
   804f8:	1e1e      	.short	0x1e1e
   804fa:	1b          	.byte	0x1b
   804fb:	00          	.byte	0x00
	{
		case 20:
		desiredValue = DISTANCE_20;
   804fc:	2214      	movs	r2, #20
   804fe:	4b09      	ldr	r3, [pc, #36]	; (80524 <SetDesiredValue+0x48>)
   80500:	601a      	str	r2, [r3, #0]
		break;
   80502:	4770      	bx	lr
		case 25:
		desiredValue =  DISTANCE_25;
   80504:	2219      	movs	r2, #25
   80506:	4b07      	ldr	r3, [pc, #28]	; (80524 <SetDesiredValue+0x48>)
   80508:	601a      	str	r2, [r3, #0]
		break;
   8050a:	4770      	bx	lr
		case 30:
		desiredValue = DISTANCE_30;
   8050c:	221e      	movs	r2, #30
   8050e:	4b05      	ldr	r3, [pc, #20]	; (80524 <SetDesiredValue+0x48>)
   80510:	601a      	str	r2, [r3, #0]
		break;
   80512:	4770      	bx	lr
		case 35:
		desiredValue = DISTANCE_35;
   80514:	2223      	movs	r2, #35	; 0x23
   80516:	4b03      	ldr	r3, [pc, #12]	; (80524 <SetDesiredValue+0x48>)
   80518:	601a      	str	r2, [r3, #0]
		break;
   8051a:	4770      	bx	lr
		case 40:
		desiredValue = DISTANCE_40;
   8051c:	2228      	movs	r2, #40	; 0x28
   8051e:	4b01      	ldr	r3, [pc, #4]	; (80524 <SetDesiredValue+0x48>)
   80520:	601a      	str	r2, [r3, #0]
   80522:	4770      	bx	lr
   80524:	200708f4 	.word	0x200708f4

00080528 <taskModulate>:

/************************************************************************/
/* Task that handle the regulation process of the actuator. */
/************************************************************************/
void taskModulate(void *p)
{
   80528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8052c:	b08b      	sub	sp, #44	; 0x2c
	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   8052e:	4b62      	ldr	r3, [pc, #392]	; (806b8 <taskModulate+0x190>)
   80530:	4798      	blx	r3
   80532:	9009      	str	r0, [sp, #36]	; 0x24
	for(;;)
	{
		xSampleTime = (portTickType)samplingTimeMS;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80534:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 8071c <taskModulate+0x1f4>
		
		if(flag == 0)
   80538:	4e60      	ldr	r6, [pc, #384]	; (806bc <taskModulate+0x194>)
   8053a:	4961      	ldr	r1, [pc, #388]	; (806c0 <taskModulate+0x198>)
   8053c:	f101 0b14 	add.w	fp, r1, #20
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
	for(;;)
	{
		xSampleTime = (portTickType)samplingTimeMS;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80540:	a809      	add	r0, sp, #36	; 0x24
   80542:	2164      	movs	r1, #100	; 0x64
   80544:	47d0      	blx	sl
		
		if(flag == 0)
   80546:	7833      	ldrb	r3, [r6, #0]
   80548:	b953      	cbnz	r3, 80560 <taskModulate+0x38>
		{
			ready = 0;
   8054a:	2000      	movs	r0, #0
   8054c:	4b5d      	ldr	r3, [pc, #372]	; (806c4 <taskModulate+0x19c>)
   8054e:	6018      	str	r0, [r3, #0]
			
			error = 0;
   80550:	4b5d      	ldr	r3, [pc, #372]	; (806c8 <taskModulate+0x1a0>)
   80552:	6018      	str	r0, [r3, #0]
			prevError = 0;
   80554:	4b5d      	ldr	r3, [pc, #372]	; (806cc <taskModulate+0x1a4>)
   80556:	6018      	str	r0, [r3, #0]
			w = 0;
   80558:	4b5d      	ldr	r3, [pc, #372]	; (806d0 <taskModulate+0x1a8>)
   8055a:	6018      	str	r0, [r3, #0]

			CalcFanValue(0);
   8055c:	4b5d      	ldr	r3, [pc, #372]	; (806d4 <taskModulate+0x1ac>)
   8055e:	4798      	blx	r3
		}
		
		if(flag == 1 && ready == 0)
   80560:	7833      	ldrb	r3, [r6, #0]
   80562:	2b01      	cmp	r3, #1
   80564:	d1ec      	bne.n	80540 <taskModulate+0x18>
   80566:	4b57      	ldr	r3, [pc, #348]	; (806c4 <taskModulate+0x19c>)
   80568:	681b      	ldr	r3, [r3, #0]
   8056a:	b9e3      	cbnz	r3, 805a6 <taskModulate+0x7e>
		{
			waitRXReady();
   8056c:	4c5a      	ldr	r4, [pc, #360]	; (806d8 <taskModulate+0x1b0>)
   8056e:	47a0      	blx	r4
			kp = readDouble();
   80570:	4d5a      	ldr	r5, [pc, #360]	; (806dc <taskModulate+0x1b4>)
   80572:	47a8      	blx	r5
   80574:	4b5a      	ldr	r3, [pc, #360]	; (806e0 <taskModulate+0x1b8>)
   80576:	e9c3 0100 	strd	r0, r1, [r3]
			
			waitRXReady();
   8057a:	47a0      	blx	r4
			ki = readDouble();
   8057c:	47a8      	blx	r5
   8057e:	4b59      	ldr	r3, [pc, #356]	; (806e4 <taskModulate+0x1bc>)
   80580:	e9c3 0100 	strd	r0, r1, [r3]
			
			waitRXReady();
   80584:	47a0      	blx	r4
			kd = readDouble();
   80586:	47a8      	blx	r5
   80588:	4b57      	ldr	r3, [pc, #348]	; (806e8 <taskModulate+0x1c0>)
   8058a:	e9c3 0100 	strd	r0, r1, [r3]

			waitRXReady();
   8058e:	47a0      	blx	r4
			SetDesiredValue(readByte());
   80590:	4b56      	ldr	r3, [pc, #344]	; (806ec <taskModulate+0x1c4>)
   80592:	4798      	blx	r3
   80594:	4b56      	ldr	r3, [pc, #344]	; (806f0 <taskModulate+0x1c8>)
   80596:	4798      	blx	r3
			
			ready = 1;
   80598:	2201      	movs	r2, #1
   8059a:	4b4a      	ldr	r3, [pc, #296]	; (806c4 <taskModulate+0x19c>)
   8059c:	601a      	str	r2, [r3, #0]
			//ready = 1;
			//}
			//}
		}
		
		if(flag == 1 && ready == 1)
   8059e:	7833      	ldrb	r3, [r6, #0]
   805a0:	4293      	cmp	r3, r2
   805a2:	d004      	beq.n	805ae <taskModulate+0x86>
   805a4:	e7cc      	b.n	80540 <taskModulate+0x18>
   805a6:	4b47      	ldr	r3, [pc, #284]	; (806c4 <taskModulate+0x19c>)
   805a8:	681b      	ldr	r3, [r3, #0]
   805aa:	2b01      	cmp	r3, #1
   805ac:	d1c8      	bne.n	80540 <taskModulate+0x18>
		{
			/* Moving average of n positions. */
			filter[POSITIONS-1] = ReadFanValue();
   805ae:	4b51      	ldr	r3, [pc, #324]	; (806f4 <taskModulate+0x1cc>)
   805b0:	4798      	blx	r3
   805b2:	4a43      	ldr	r2, [pc, #268]	; (806c0 <taskModulate+0x198>)
   805b4:	6150      	str	r0, [r2, #20]
   805b6:	1f13      	subs	r3, r2, #4
			
			int32_t averageSensorValue = 0;
   805b8:	2200      	movs	r2, #0
			
			for(int i = 0; i<POSITIONS; i++)
			{
				averageSensorValue = averageSensorValue + filter[i];
   805ba:	f853 1f04 	ldr.w	r1, [r3, #4]!
   805be:	440a      	add	r2, r1
			/* Moving average of n positions. */
			filter[POSITIONS-1] = ReadFanValue();
			
			int32_t averageSensorValue = 0;
			
			for(int i = 0; i<POSITIONS; i++)
   805c0:	455b      	cmp	r3, fp
   805c2:	d1fa      	bne.n	805ba <taskModulate+0x92>
			{
				averageSensorValue = averageSensorValue + filter[i];
			}
			
			averageSensorValue = averageSensorValue / POSITIONS;
   805c4:	494c      	ldr	r1, [pc, #304]	; (806f8 <taskModulate+0x1d0>)
   805c6:	fb81 1302 	smull	r1, r3, r1, r2
   805ca:	eba3 79e2 	sub.w	r9, r3, r2, asr #31
   805ce:	4b3c      	ldr	r3, [pc, #240]	; (806c0 <taskModulate+0x198>)
			
			for(int i = 0; i<POSITIONS-1; i++)
			{
				filter[i] = filter[i+1];
   805d0:	685a      	ldr	r2, [r3, #4]
   805d2:	f843 2b04 	str.w	r2, [r3], #4
				averageSensorValue = averageSensorValue + filter[i];
			}
			
			averageSensorValue = averageSensorValue / POSITIONS;
			
			for(int i = 0; i<POSITIONS-1; i++)
   805d6:	455b      	cmp	r3, fp
   805d8:	d1fa      	bne.n	805d0 <taskModulate+0xa8>
			{
				filter[i] = filter[i+1];
			}
			
			filter[POSITIONS-1] = 0;
   805da:	2300      	movs	r3, #0
   805dc:	4a38      	ldr	r2, [pc, #224]	; (806c0 <taskModulate+0x198>)
   805de:	6153      	str	r3, [r2, #20]

			/* Calculation of the error. */
			error = desiredValue - averageSensorValue;
   805e0:	4b46      	ldr	r3, [pc, #280]	; (806fc <taskModulate+0x1d4>)
   805e2:	681b      	ldr	r3, [r3, #0]
   805e4:	ebc9 0303 	rsb	r3, r9, r3
   805e8:	9302      	str	r3, [sp, #8]
			
			/* Due to linearization the sign of the error
			must be changed in order to get a positive signal.*/
			error = error * -1;
   805ea:	425f      	negs	r7, r3
   805ec:	4b36      	ldr	r3, [pc, #216]	; (806c8 <taskModulate+0x1a0>)
   805ee:	601f      	str	r7, [r3, #0]

			finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   805f0:	4b37      	ldr	r3, [pc, #220]	; (806d0 <taskModulate+0x1a8>)
   805f2:	681b      	ldr	r3, [r3, #0]
   805f4:	9303      	str	r3, [sp, #12]
	double proportionalPart;
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = (double)currErr;
   805f6:	4c42      	ldr	r4, [pc, #264]	; (80700 <taskModulate+0x1d8>)
   805f8:	4638      	mov	r0, r7
   805fa:	47a0      	blx	r4
   805fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
			
			/* Due to linearization the sign of the error
			must be changed in order to get a positive signal.*/
			error = error * -1;

			finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   80600:	4b32      	ldr	r3, [pc, #200]	; (806cc <taskModulate+0x1a4>)
	double derivingPart;
	int32_t signal;
	
	proportionalPart = (double)currErr;
	integralPart = (double)sumErr * (sampTime/k_i);
	derivingPart = ((double)currErr - (double)prevErr) * (k_d / sampTime);
   80602:	6818      	ldr	r0, [r3, #0]
   80604:	47a0      	blx	r4
   80606:	4602      	mov	r2, r0
   80608:	460b      	mov	r3, r1
   8060a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   8060e:	4d3d      	ldr	r5, [pc, #244]	; (80704 <taskModulate+0x1dc>)
   80610:	47a8      	blx	r5
   80612:	e9cd 0100 	strd	r0, r1, [sp]
   80616:	4d3c      	ldr	r5, [pc, #240]	; (80708 <taskModulate+0x1e0>)
   80618:	4b33      	ldr	r3, [pc, #204]	; (806e8 <taskModulate+0x1c0>)
   8061a:	e9d3 0100 	ldrd	r0, r1, [r3]
   8061e:	a324      	add	r3, pc, #144	; (adr r3, 806b0 <taskModulate+0x188>)
   80620:	e9d3 2300 	ldrd	r2, r3, [r3]
   80624:	47a8      	blx	r5
   80626:	4602      	mov	r2, r0
   80628:	460b      	mov	r3, r1
   8062a:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 80720 <taskModulate+0x1f8>
   8062e:	e9dd 0100 	ldrd	r0, r1, [sp]
   80632:	47c0      	blx	r8
   80634:	e9cd 0100 	strd	r0, r1, [sp]
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = (double)currErr;
	integralPart = (double)sumErr * (sampTime/k_i);
   80638:	9803      	ldr	r0, [sp, #12]
   8063a:	47a0      	blx	r4
   8063c:	e9cd 0106 	strd	r0, r1, [sp, #24]
   80640:	a11b      	add	r1, pc, #108	; (adr r1, 806b0 <taskModulate+0x188>)
   80642:	e9d1 0100 	ldrd	r0, r1, [r1]
   80646:	4b27      	ldr	r3, [pc, #156]	; (806e4 <taskModulate+0x1bc>)
   80648:	e9d3 2300 	ldrd	r2, r3, [r3]
   8064c:	47a8      	blx	r5
   8064e:	4602      	mov	r2, r0
   80650:	460b      	mov	r3, r1
   80652:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   80656:	47c0      	blx	r8
   80658:	4602      	mov	r2, r0
   8065a:	460b      	mov	r3, r1
	derivingPart = ((double)currErr - (double)prevErr) * (k_d / sampTime);
	signal = k_p * (proportionalPart + integralPart + derivingPart);
   8065c:	4c2b      	ldr	r4, [pc, #172]	; (8070c <taskModulate+0x1e4>)
   8065e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   80662:	47a0      	blx	r4
   80664:	4602      	mov	r2, r0
   80666:	460b      	mov	r3, r1
   80668:	e9dd 0100 	ldrd	r0, r1, [sp]
   8066c:	47a0      	blx	r4
   8066e:	4b1c      	ldr	r3, [pc, #112]	; (806e0 <taskModulate+0x1b8>)
   80670:	e9d3 2300 	ldrd	r2, r3, [r3]
   80674:	47c0      	blx	r8
   80676:	4b26      	ldr	r3, [pc, #152]	; (80710 <taskModulate+0x1e8>)
   80678:	4798      	blx	r3
			must be changed in order to get a positive signal.*/
			error = error * -1;

			finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
			
			if (finalU < 0)
   8067a:	2800      	cmp	r0, #0
   8067c:	db02      	blt.n	80684 <taskModulate+0x15c>
			
			/* Due to linearization the sign of the error
			must be changed in order to get a positive signal.*/
			error = error * -1;

			finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   8067e:	4b25      	ldr	r3, [pc, #148]	; (80714 <taskModulate+0x1ec>)
   80680:	6018      	str	r0, [r3, #0]
   80682:	e002      	b.n	8068a <taskModulate+0x162>
			
			if (finalU < 0)
			{
				finalU = 0;
   80684:	2200      	movs	r2, #0
   80686:	4b23      	ldr	r3, [pc, #140]	; (80714 <taskModulate+0x1ec>)
   80688:	601a      	str	r2, [r3, #0]
			}
			
			prevError = error;
   8068a:	4b10      	ldr	r3, [pc, #64]	; (806cc <taskModulate+0x1a4>)
   8068c:	601f      	str	r7, [r3, #0]
			w = w + prevError;
   8068e:	9b03      	ldr	r3, [sp, #12]
   80690:	9902      	ldr	r1, [sp, #8]
   80692:	1a5a      	subs	r2, r3, r1
   80694:	4b0e      	ldr	r3, [pc, #56]	; (806d0 <taskModulate+0x1a8>)
   80696:	601a      	str	r2, [r3, #0]
			
			CalcFanValue(finalU);
   80698:	4c1e      	ldr	r4, [pc, #120]	; (80714 <taskModulate+0x1ec>)
   8069a:	6820      	ldr	r0, [r4, #0]
   8069c:	4b0d      	ldr	r3, [pc, #52]	; (806d4 <taskModulate+0x1ac>)
   8069e:	4798      	blx	r3
			setInfo(finalU, averageSensorValue, -error);
   806a0:	4b09      	ldr	r3, [pc, #36]	; (806c8 <taskModulate+0x1a0>)
   806a2:	681a      	ldr	r2, [r3, #0]
   806a4:	6820      	ldr	r0, [r4, #0]
   806a6:	4649      	mov	r1, r9
   806a8:	4252      	negs	r2, r2
   806aa:	4b1b      	ldr	r3, [pc, #108]	; (80718 <taskModulate+0x1f0>)
   806ac:	4798      	blx	r3
   806ae:	e747      	b.n	80540 <taskModulate+0x18>
   806b0:	9999999a 	.word	0x9999999a
   806b4:	3fb99999 	.word	0x3fb99999
   806b8:	000813c1 	.word	0x000813c1
   806bc:	20070994 	.word	0x20070994
   806c0:	2007092c 	.word	0x2007092c
   806c4:	20070918 	.word	0x20070918
   806c8:	200708fc 	.word	0x200708fc
   806cc:	200708f8 	.word	0x200708f8
   806d0:	20070900 	.word	0x20070900
   806d4:	000804bd 	.word	0x000804bd
   806d8:	000803e1 	.word	0x000803e1
   806dc:	000803f5 	.word	0x000803f5
   806e0:	20070920 	.word	0x20070920
   806e4:	20070910 	.word	0x20070910
   806e8:	20070908 	.word	0x20070908
   806ec:	000803b1 	.word	0x000803b1
   806f0:	000804dd 	.word	0x000804dd
   806f4:	00080209 	.word	0x00080209
   806f8:	2aaaaaab 	.word	0x2aaaaaab
   806fc:	200708f4 	.word	0x200708f4
   80700:	00082dd1 	.word	0x00082dd1
   80704:	00082b35 	.word	0x00082b35
   80708:	000830f1 	.word	0x000830f1
   8070c:	00082b39 	.word	0x00082b39
   80710:	000832c1 	.word	0x000832c1
   80714:	20070928 	.word	0x20070928
   80718:	00080825 	.word	0x00080825
   8071c:	00081609 	.word	0x00081609
   80720:	00082e9d 	.word	0x00082e9d
   80724:	f3af 8000 	nop.w

00080728 <ShiftControlSignalBuffer>:

/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftControlSignalBuffer(void)
{
   80728:	4b04      	ldr	r3, [pc, #16]	; (8073c <ShiftControlSignalBuffer+0x14>)
   8072a:	f103 014c 	add.w	r1, r3, #76	; 0x4c
	for(int i = 0; i<SIZE-1; i++)
	{
		circBuffertControlSignal[i] = circBuffertControlSignal[i+1];
   8072e:	685a      	ldr	r2, [r3, #4]
   80730:	f843 2b04 	str.w	r2, [r3], #4
/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftControlSignalBuffer(void)
{
	for(int i = 0; i<SIZE-1; i++)
   80734:	428b      	cmp	r3, r1
   80736:	d1fa      	bne.n	8072e <ShiftControlSignalBuffer+0x6>
	{
		circBuffertControlSignal[i] = circBuffertControlSignal[i+1];
	}
}
   80738:	4770      	bx	lr
   8073a:	bf00      	nop
   8073c:	200709e8 	.word	0x200709e8

00080740 <ShiftActualValueBuffer>:

/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftActualValueBuffer(void)
{
   80740:	4b04      	ldr	r3, [pc, #16]	; (80754 <ShiftActualValueBuffer+0x14>)
   80742:	f103 014c 	add.w	r1, r3, #76	; 0x4c
	for(int i = 0; i<SIZE-1; i++)
	{
		circBuffertActualValue[i] = circBuffertActualValue[i+1];
   80746:	685a      	ldr	r2, [r3, #4]
   80748:	f843 2b04 	str.w	r2, [r3], #4
/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftActualValueBuffer(void)
{
	for(int i = 0; i<SIZE-1; i++)
   8074c:	428b      	cmp	r3, r1
   8074e:	d1fa      	bne.n	80746 <ShiftActualValueBuffer+0x6>
	{
		circBuffertActualValue[i] = circBuffertActualValue[i+1];
	}
}
   80750:	4770      	bx	lr
   80752:	bf00      	nop
   80754:	20070998 	.word	0x20070998

00080758 <taskSendToMatlab>:

/************************************************************************/
/* Task that handle the communication to an from a serial port. */
/************************************************************************/
void taskSendToMatlab(void *p)
{
   80758:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8075c:	b083      	sub	sp, #12
	portTickType xLastWakeTime;
	portTickType xSampleTime;
	
	xSampleTime = 100;
	xLastWakeTime = xTaskGetTickCount();
   8075e:	4b18      	ldr	r3, [pc, #96]	; (807c0 <taskSendToMatlab+0x68>)
   80760:	4798      	blx	r3
   80762:	9001      	str	r0, [sp, #4]
	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80764:	4d17      	ldr	r5, [pc, #92]	; (807c4 <taskSendToMatlab+0x6c>)
		
		if(flag == 0)
   80766:	4c18      	ldr	r4, [pc, #96]	; (807c8 <taskSendToMatlab+0x70>)
		{
			if (isRXReady())
   80768:	f8df 807c 	ldr.w	r8, [pc, #124]	; 807e8 <taskSendToMatlab+0x90>
			{
				if(readByte() == 1 || readByte() == 0)
   8076c:	f8df 907c 	ldr.w	r9, [pc, #124]	; 807ec <taskSendToMatlab+0x94>
	
	xSampleTime = 100;
	xLastWakeTime = xTaskGetTickCount();
	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80770:	a801      	add	r0, sp, #4
   80772:	2164      	movs	r1, #100	; 0x64
   80774:	47a8      	blx	r5
		
		if(flag == 0)
   80776:	7823      	ldrb	r3, [r4, #0]
   80778:	b943      	cbnz	r3, 8078c <taskSendToMatlab+0x34>
		{
			if (isRXReady())
   8077a:	47c0      	blx	r8
   8077c:	b130      	cbz	r0, 8078c <taskSendToMatlab+0x34>
			{
				if(readByte() == 1 || readByte() == 0)
   8077e:	47c8      	blx	r9
   80780:	2801      	cmp	r0, #1
   80782:	d001      	beq.n	80788 <taskSendToMatlab+0x30>
   80784:	47c8      	blx	r9
   80786:	b908      	cbnz	r0, 8078c <taskSendToMatlab+0x34>
				{
					flag = readByte();
   80788:	47c8      	blx	r9
   8078a:	7020      	strb	r0, [r4, #0]
				}
			}
		}
		
		if(flag == 1)
   8078c:	7823      	ldrb	r3, [r4, #0]
   8078e:	2b01      	cmp	r3, #1
   80790:	d1ee      	bne.n	80770 <taskSendToMatlab+0x18>
		{
			printf("%d\n", 25);
   80792:	4f0e      	ldr	r7, [pc, #56]	; (807cc <taskSendToMatlab+0x74>)
   80794:	4638      	mov	r0, r7
   80796:	2119      	movs	r1, #25
   80798:	4e0d      	ldr	r6, [pc, #52]	; (807d0 <taskSendToMatlab+0x78>)
   8079a:	47b0      	blx	r6
			printf("%d\n", circBuffertControlSignal[0]);
   8079c:	4638      	mov	r0, r7
   8079e:	4b0d      	ldr	r3, [pc, #52]	; (807d4 <taskSendToMatlab+0x7c>)
   807a0:	6819      	ldr	r1, [r3, #0]
   807a2:	47b0      	blx	r6
			printf("%d\n", circBuffertActualValue[0]);
   807a4:	4638      	mov	r0, r7
   807a6:	4b0c      	ldr	r3, [pc, #48]	; (807d8 <taskSendToMatlab+0x80>)
   807a8:	6819      	ldr	r1, [r3, #0]
   807aa:	47b0      	blx	r6
			printf("%d\n", circBuffertError[0]);
   807ac:	4638      	mov	r0, r7
   807ae:	4b0b      	ldr	r3, [pc, #44]	; (807dc <taskSendToMatlab+0x84>)
   807b0:	6819      	ldr	r1, [r3, #0]
   807b2:	47b0      	blx	r6
			ShiftControlSignalBuffer();
   807b4:	4b0a      	ldr	r3, [pc, #40]	; (807e0 <taskSendToMatlab+0x88>)
   807b6:	4798      	blx	r3
			ShiftActualValueBuffer();
   807b8:	4b0a      	ldr	r3, [pc, #40]	; (807e4 <taskSendToMatlab+0x8c>)
   807ba:	4798      	blx	r3
   807bc:	e7d8      	b.n	80770 <taskSendToMatlab+0x18>
   807be:	bf00      	nop
   807c0:	000813c1 	.word	0x000813c1
   807c4:	00081609 	.word	0x00081609
   807c8:	20070994 	.word	0x20070994
   807cc:	00088a74 	.word	0x00088a74
   807d0:	0008339d 	.word	0x0008339d
   807d4:	200709e8 	.word	0x200709e8
   807d8:	20070998 	.word	0x20070998
   807dc:	20070944 	.word	0x20070944
   807e0:	00080729 	.word	0x00080729
   807e4:	00080741 	.word	0x00080741
   807e8:	000803d1 	.word	0x000803d1
   807ec:	000803b1 	.word	0x000803b1

000807f0 <findVacantPositionActualValue>:

/************************************************************************/
/* Return the first vacant position in the array. */
/************************************************************************/
int32_t findVacantPositionActualValue(void)
{
   807f0:	b508      	push	{r3, lr}
	for(int i = 0; i<SIZE; i++)
	{
		if(circBuffertActualValue[i] == 0)
   807f2:	4b0a      	ldr	r3, [pc, #40]	; (8081c <findVacantPositionActualValue+0x2c>)
   807f4:	6818      	ldr	r0, [r3, #0]
   807f6:	b178      	cbz	r0, 80818 <findVacantPositionActualValue+0x28>
		{
			return i;
		}
		if(circBuffertActualValue[SIZE] != 0)
   807f8:	6d18      	ldr	r0, [r3, #80]	; 0x50
   807fa:	b940      	cbnz	r0, 8080e <findVacantPositionActualValue+0x1e>
   807fc:	461a      	mov	r2, r3
/************************************************************************/
/* Return the first vacant position in the array. */
/************************************************************************/
int32_t findVacantPositionActualValue(void)
{
	for(int i = 0; i<SIZE; i++)
   807fe:	2301      	movs	r3, #1
	{
		if(circBuffertActualValue[i] == 0)
   80800:	f852 1f04 	ldr.w	r1, [r2, #4]!
   80804:	b139      	cbz	r1, 80816 <findVacantPositionActualValue+0x26>
/************************************************************************/
/* Return the first vacant position in the array. */
/************************************************************************/
int32_t findVacantPositionActualValue(void)
{
	for(int i = 0; i<SIZE; i++)
   80806:	3301      	adds	r3, #1
   80808:	2b14      	cmp	r3, #20
   8080a:	d1f9      	bne.n	80800 <findVacantPositionActualValue+0x10>
   8080c:	bd08      	pop	{r3, pc}
		{
			return i;
		}
		if(circBuffertActualValue[SIZE] != 0)
		{
			ShiftActualValueBuffer();
   8080e:	4b04      	ldr	r3, [pc, #16]	; (80820 <findVacantPositionActualValue+0x30>)
   80810:	4798      	blx	r3
			return SIZE;
   80812:	2014      	movs	r0, #20
   80814:	bd08      	pop	{r3, pc}
   80816:	4618      	mov	r0, r3
		}
	}
	return 0;
}
   80818:	bd08      	pop	{r3, pc}
   8081a:	bf00      	nop
   8081c:	20070998 	.word	0x20070998
   80820:	00080741 	.word	0x00080741

00080824 <setInfo>:

/************************************************************************/
/* Set values for the controlsignal, sensor and the current error. */
/************************************************************************/
void setInfo(int32_t controlSignal, int32_t actualValue, int32_t error)
{
   80824:	b538      	push	{r3, r4, r5, lr}
   80826:	460d      	mov	r5, r1
   80828:	4614      	mov	r4, r2
   8082a:	2864      	cmp	r0, #100	; 0x64
   8082c:	bfa8      	it	ge
   8082e:	2064      	movge	r0, #100	; 0x64
	if(controlSignal>100)
	{
		controlSignal=100;
	}
	circBuffertControlSignal[0] = controlSignal;
   80830:	4b04      	ldr	r3, [pc, #16]	; (80844 <setInfo+0x20>)
   80832:	6018      	str	r0, [r3, #0]
	circBuffertActualValue[findVacantPositionActualValue()] = actualValue;
   80834:	4b04      	ldr	r3, [pc, #16]	; (80848 <setInfo+0x24>)
   80836:	4798      	blx	r3
   80838:	4b04      	ldr	r3, [pc, #16]	; (8084c <setInfo+0x28>)
   8083a:	f843 5020 	str.w	r5, [r3, r0, lsl #2]
	circBuffertError[0] = error;
   8083e:	4b04      	ldr	r3, [pc, #16]	; (80850 <setInfo+0x2c>)
   80840:	601c      	str	r4, [r3, #0]
   80842:	bd38      	pop	{r3, r4, r5, pc}
   80844:	200709e8 	.word	0x200709e8
   80848:	000807f1 	.word	0x000807f1
   8084c:	20070998 	.word	0x20070998
   80850:	20070944 	.word	0x20070944

00080854 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80854:	f100 0308 	add.w	r3, r0, #8
   80858:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   8085a:	f04f 32ff 	mov.w	r2, #4294967295
   8085e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80860:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80862:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80864:	2300      	movs	r3, #0
   80866:	6003      	str	r3, [r0, #0]
   80868:	4770      	bx	lr
   8086a:	bf00      	nop

0008086c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   8086c:	2300      	movs	r3, #0
   8086e:	6103      	str	r3, [r0, #16]
   80870:	4770      	bx	lr
   80872:	bf00      	nop

00080874 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80874:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80876:	685a      	ldr	r2, [r3, #4]
   80878:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   8087a:	6842      	ldr	r2, [r0, #4]
   8087c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8087e:	685a      	ldr	r2, [r3, #4]
   80880:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80882:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80884:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80886:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80888:	6803      	ldr	r3, [r0, #0]
   8088a:	3301      	adds	r3, #1
   8088c:	6003      	str	r3, [r0, #0]
   8088e:	4770      	bx	lr

00080890 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80890:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80892:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80894:	f1b4 3fff 	cmp.w	r4, #4294967295
   80898:	d101      	bne.n	8089e <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   8089a:	6903      	ldr	r3, [r0, #16]
   8089c:	e00a      	b.n	808b4 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   8089e:	f100 0308 	add.w	r3, r0, #8
   808a2:	68c2      	ldr	r2, [r0, #12]
   808a4:	6812      	ldr	r2, [r2, #0]
   808a6:	4294      	cmp	r4, r2
   808a8:	d304      	bcc.n	808b4 <vListInsert+0x24>
   808aa:	685b      	ldr	r3, [r3, #4]
   808ac:	685a      	ldr	r2, [r3, #4]
   808ae:	6812      	ldr	r2, [r2, #0]
   808b0:	4294      	cmp	r4, r2
   808b2:	d2fa      	bcs.n	808aa <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   808b4:	685a      	ldr	r2, [r3, #4]
   808b6:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   808b8:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   808ba:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   808bc:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   808be:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   808c0:	6803      	ldr	r3, [r0, #0]
   808c2:	3301      	adds	r3, #1
   808c4:	6003      	str	r3, [r0, #0]
}
   808c6:	f85d 4b04 	ldr.w	r4, [sp], #4
   808ca:	4770      	bx	lr

000808cc <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   808cc:	6843      	ldr	r3, [r0, #4]
   808ce:	6882      	ldr	r2, [r0, #8]
   808d0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   808d2:	6883      	ldr	r3, [r0, #8]
   808d4:	6842      	ldr	r2, [r0, #4]
   808d6:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   808d8:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   808da:	685a      	ldr	r2, [r3, #4]
   808dc:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   808de:	bf04      	itt	eq
   808e0:	6882      	ldreq	r2, [r0, #8]
   808e2:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   808e4:	2200      	movs	r2, #0
   808e6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   808e8:	681a      	ldr	r2, [r3, #0]
   808ea:	3a01      	subs	r2, #1
   808ec:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   808ee:	6818      	ldr	r0, [r3, #0]
}
   808f0:	4770      	bx	lr
   808f2:	bf00      	nop

000808f4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   808f4:	4803      	ldr	r0, [pc, #12]	; (80904 <prvPortStartFirstTask+0x10>)
   808f6:	6800      	ldr	r0, [r0, #0]
   808f8:	6800      	ldr	r0, [r0, #0]
   808fa:	f380 8808 	msr	MSP, r0
   808fe:	b662      	cpsie	i
   80900:	df00      	svc	0
   80902:	bf00      	nop
   80904:	e000ed08 	.word	0xe000ed08

00080908 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80908:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   8090c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80910:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80914:	2300      	movs	r3, #0
   80916:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   8091a:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   8091e:	3840      	subs	r0, #64	; 0x40
   80920:	4770      	bx	lr
   80922:	bf00      	nop

00080924 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80924:	4b06      	ldr	r3, [pc, #24]	; (80940 <pxCurrentTCBConst2>)
   80926:	6819      	ldr	r1, [r3, #0]
   80928:	6808      	ldr	r0, [r1, #0]
   8092a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8092e:	f380 8809 	msr	PSP, r0
   80932:	f04f 0000 	mov.w	r0, #0
   80936:	f380 8811 	msr	BASEPRI, r0
   8093a:	f04e 0e0d 	orr.w	lr, lr, #13
   8093e:	4770      	bx	lr

00080940 <pxCurrentTCBConst2>:
   80940:	2007aafc 	.word	0x2007aafc

00080944 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80944:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80948:	4b01      	ldr	r3, [pc, #4]	; (80950 <vPortYieldFromISR+0xc>)
   8094a:	601a      	str	r2, [r3, #0]
   8094c:	4770      	bx	lr
   8094e:	bf00      	nop
   80950:	e000ed04 	.word	0xe000ed04

00080954 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80954:	f3ef 8011 	mrs	r0, BASEPRI
   80958:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   8095c:	f381 8811 	msr	BASEPRI, r1
   80960:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80962:	2000      	movs	r0, #0

00080964 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80964:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80966:	4b03      	ldr	r3, [pc, #12]	; (80974 <vPortEnterCritical+0x10>)
   80968:	4798      	blx	r3
	uxCriticalNesting++;
   8096a:	4b03      	ldr	r3, [pc, #12]	; (80978 <vPortEnterCritical+0x14>)
   8096c:	681a      	ldr	r2, [r3, #0]
   8096e:	3201      	adds	r2, #1
   80970:	601a      	str	r2, [r3, #0]
   80972:	bd08      	pop	{r3, pc}
   80974:	00080955 	.word	0x00080955
   80978:	20070000 	.word	0x20070000

0008097c <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   8097c:	f380 8811 	msr	BASEPRI, r0
   80980:	4770      	bx	lr
   80982:	bf00      	nop

00080984 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80984:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80986:	4a04      	ldr	r2, [pc, #16]	; (80998 <vPortExitCritical+0x14>)
   80988:	6813      	ldr	r3, [r2, #0]
   8098a:	3b01      	subs	r3, #1
   8098c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   8098e:	b913      	cbnz	r3, 80996 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80990:	2000      	movs	r0, #0
   80992:	4b02      	ldr	r3, [pc, #8]	; (8099c <vPortExitCritical+0x18>)
   80994:	4798      	blx	r3
   80996:	bd08      	pop	{r3, pc}
   80998:	20070000 	.word	0x20070000
   8099c:	0008097d 	.word	0x0008097d

000809a0 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   809a0:	f3ef 8009 	mrs	r0, PSP
   809a4:	4b0c      	ldr	r3, [pc, #48]	; (809d8 <pxCurrentTCBConst>)
   809a6:	681a      	ldr	r2, [r3, #0]
   809a8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   809ac:	6010      	str	r0, [r2, #0]
   809ae:	e92d 4008 	stmdb	sp!, {r3, lr}
   809b2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   809b6:	f380 8811 	msr	BASEPRI, r0
   809ba:	f000 feaf 	bl	8171c <vTaskSwitchContext>
   809be:	f04f 0000 	mov.w	r0, #0
   809c2:	f380 8811 	msr	BASEPRI, r0
   809c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   809ca:	6819      	ldr	r1, [r3, #0]
   809cc:	6808      	ldr	r0, [r1, #0]
   809ce:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   809d2:	f380 8809 	msr	PSP, r0
   809d6:	4770      	bx	lr

000809d8 <pxCurrentTCBConst>:
   809d8:	2007aafc 	.word	0x2007aafc

000809dc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   809dc:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   809de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   809e2:	4b05      	ldr	r3, [pc, #20]	; (809f8 <SysTick_Handler+0x1c>)
   809e4:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   809e6:	4b05      	ldr	r3, [pc, #20]	; (809fc <SysTick_Handler+0x20>)
   809e8:	4798      	blx	r3
	{
		vTaskIncrementTick();
   809ea:	4b05      	ldr	r3, [pc, #20]	; (80a00 <SysTick_Handler+0x24>)
   809ec:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   809ee:	2000      	movs	r0, #0
   809f0:	4b04      	ldr	r3, [pc, #16]	; (80a04 <SysTick_Handler+0x28>)
   809f2:	4798      	blx	r3
   809f4:	bd08      	pop	{r3, pc}
   809f6:	bf00      	nop
   809f8:	e000ed04 	.word	0xe000ed04
   809fc:	00080955 	.word	0x00080955
   80a00:	000813e1 	.word	0x000813e1
   80a04:	0008097d 	.word	0x0008097d

00080a08 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80a08:	4a03      	ldr	r2, [pc, #12]	; (80a18 <vPortSetupTimerInterrupt+0x10>)
   80a0a:	4b04      	ldr	r3, [pc, #16]	; (80a1c <vPortSetupTimerInterrupt+0x14>)
   80a0c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80a0e:	2207      	movs	r2, #7
   80a10:	3b04      	subs	r3, #4
   80a12:	601a      	str	r2, [r3, #0]
   80a14:	4770      	bx	lr
   80a16:	bf00      	nop
   80a18:	0001481f 	.word	0x0001481f
   80a1c:	e000e014 	.word	0xe000e014

00080a20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80a20:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80a22:	4b09      	ldr	r3, [pc, #36]	; (80a48 <xPortStartScheduler+0x28>)
   80a24:	681a      	ldr	r2, [r3, #0]
   80a26:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80a2a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80a2c:	681a      	ldr	r2, [r3, #0]
   80a2e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80a32:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80a34:	4b05      	ldr	r3, [pc, #20]	; (80a4c <xPortStartScheduler+0x2c>)
   80a36:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80a38:	2400      	movs	r4, #0
   80a3a:	4b05      	ldr	r3, [pc, #20]	; (80a50 <xPortStartScheduler+0x30>)
   80a3c:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80a3e:	4b05      	ldr	r3, [pc, #20]	; (80a54 <xPortStartScheduler+0x34>)
   80a40:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80a42:	4620      	mov	r0, r4
   80a44:	bd10      	pop	{r4, pc}
   80a46:	bf00      	nop
   80a48:	e000ed20 	.word	0xe000ed20
   80a4c:	00080a09 	.word	0x00080a09
   80a50:	20070000 	.word	0x20070000
   80a54:	000808f5 	.word	0x000808f5

00080a58 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80a58:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80a5a:	4a13      	ldr	r2, [pc, #76]	; (80aa8 <prvInsertBlockIntoFreeList+0x50>)
   80a5c:	6813      	ldr	r3, [r2, #0]
   80a5e:	4283      	cmp	r3, r0
   80a60:	d201      	bcs.n	80a66 <prvInsertBlockIntoFreeList+0xe>
   80a62:	461a      	mov	r2, r3
   80a64:	e7fa      	b.n	80a5c <prvInsertBlockIntoFreeList+0x4>
   80a66:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80a68:	6854      	ldr	r4, [r2, #4]
   80a6a:	1915      	adds	r5, r2, r4
   80a6c:	4285      	cmp	r5, r0
   80a6e:	d103      	bne.n	80a78 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80a70:	6868      	ldr	r0, [r5, #4]
   80a72:	4404      	add	r4, r0
   80a74:	6054      	str	r4, [r2, #4]
   80a76:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80a78:	6842      	ldr	r2, [r0, #4]
   80a7a:	1884      	adds	r4, r0, r2
   80a7c:	42a3      	cmp	r3, r4
   80a7e:	d10c      	bne.n	80a9a <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80a80:	4c0a      	ldr	r4, [pc, #40]	; (80aac <prvInsertBlockIntoFreeList+0x54>)
   80a82:	6824      	ldr	r4, [r4, #0]
   80a84:	429c      	cmp	r4, r3
   80a86:	d006      	beq.n	80a96 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80a88:	685b      	ldr	r3, [r3, #4]
   80a8a:	441a      	add	r2, r3
   80a8c:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80a8e:	680b      	ldr	r3, [r1, #0]
   80a90:	681b      	ldr	r3, [r3, #0]
   80a92:	6003      	str	r3, [r0, #0]
   80a94:	e002      	b.n	80a9c <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80a96:	6003      	str	r3, [r0, #0]
   80a98:	e000      	b.n	80a9c <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80a9a:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80a9c:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80a9e:	bf18      	it	ne
   80aa0:	6008      	strne	r0, [r1, #0]
	}
}
   80aa2:	bc30      	pop	{r4, r5}
   80aa4:	4770      	bx	lr
   80aa6:	bf00      	nop
   80aa8:	2007aa3c 	.word	0x2007aa3c
   80aac:	2007aa38 	.word	0x2007aa38

00080ab0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80ab0:	b538      	push	{r3, r4, r5, lr}
   80ab2:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80ab4:	4b28      	ldr	r3, [pc, #160]	; (80b58 <pvPortMalloc+0xa8>)
   80ab6:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80ab8:	4b28      	ldr	r3, [pc, #160]	; (80b5c <pvPortMalloc+0xac>)
   80aba:	681b      	ldr	r3, [r3, #0]
   80abc:	b99b      	cbnz	r3, 80ae6 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80abe:	4a28      	ldr	r2, [pc, #160]	; (80b60 <pvPortMalloc+0xb0>)
   80ac0:	4b28      	ldr	r3, [pc, #160]	; (80b64 <pvPortMalloc+0xb4>)
   80ac2:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80ac4:	2100      	movs	r1, #0
   80ac6:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80ac8:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   80acc:	1898      	adds	r0, r3, r2
   80ace:	4d23      	ldr	r5, [pc, #140]	; (80b5c <pvPortMalloc+0xac>)
   80ad0:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80ad2:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   80ad6:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80ad8:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80ada:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80adc:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80ade:	4b22      	ldr	r3, [pc, #136]	; (80b68 <pvPortMalloc+0xb8>)
   80ae0:	681a      	ldr	r2, [r3, #0]
   80ae2:	3a10      	subs	r2, #16
   80ae4:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80ae6:	2c00      	cmp	r4, #0
   80ae8:	d02d      	beq.n	80b46 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80aea:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80aee:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80af2:	bf1c      	itt	ne
   80af4:	f022 0207 	bicne.w	r2, r2, #7
   80af8:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80afa:	1e51      	subs	r1, r2, #1
   80afc:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   80b00:	4299      	cmp	r1, r3
   80b02:	d822      	bhi.n	80b4a <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80b04:	4916      	ldr	r1, [pc, #88]	; (80b60 <pvPortMalloc+0xb0>)
   80b06:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80b08:	6863      	ldr	r3, [r4, #4]
   80b0a:	429a      	cmp	r2, r3
   80b0c:	d904      	bls.n	80b18 <pvPortMalloc+0x68>
   80b0e:	6823      	ldr	r3, [r4, #0]
   80b10:	b113      	cbz	r3, 80b18 <pvPortMalloc+0x68>
   80b12:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80b14:	461c      	mov	r4, r3
   80b16:	e7f7      	b.n	80b08 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80b18:	4b10      	ldr	r3, [pc, #64]	; (80b5c <pvPortMalloc+0xac>)
   80b1a:	681b      	ldr	r3, [r3, #0]
   80b1c:	429c      	cmp	r4, r3
   80b1e:	d016      	beq.n	80b4e <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80b20:	680d      	ldr	r5, [r1, #0]
   80b22:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80b24:	6823      	ldr	r3, [r4, #0]
   80b26:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80b28:	6863      	ldr	r3, [r4, #4]
   80b2a:	1a9b      	subs	r3, r3, r2
   80b2c:	2b20      	cmp	r3, #32
   80b2e:	d904      	bls.n	80b3a <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80b30:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80b32:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80b34:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80b36:	4b0d      	ldr	r3, [pc, #52]	; (80b6c <pvPortMalloc+0xbc>)
   80b38:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80b3a:	4b0b      	ldr	r3, [pc, #44]	; (80b68 <pvPortMalloc+0xb8>)
   80b3c:	681a      	ldr	r2, [r3, #0]
   80b3e:	6861      	ldr	r1, [r4, #4]
   80b40:	1a52      	subs	r2, r2, r1
   80b42:	601a      	str	r2, [r3, #0]
   80b44:	e004      	b.n	80b50 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80b46:	2500      	movs	r5, #0
   80b48:	e002      	b.n	80b50 <pvPortMalloc+0xa0>
   80b4a:	2500      	movs	r5, #0
   80b4c:	e000      	b.n	80b50 <pvPortMalloc+0xa0>
   80b4e:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80b50:	4b07      	ldr	r3, [pc, #28]	; (80b70 <pvPortMalloc+0xc0>)
   80b52:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80b54:	4628      	mov	r0, r5
   80b56:	bd38      	pop	{r3, r4, r5, pc}
   80b58:	000813b1 	.word	0x000813b1
   80b5c:	2007aa38 	.word	0x2007aa38
   80b60:	2007aa3c 	.word	0x2007aa3c
   80b64:	20070a38 	.word	0x20070a38
   80b68:	20070004 	.word	0x20070004
   80b6c:	00080a59 	.word	0x00080a59
   80b70:	00081501 	.word	0x00081501

00080b74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80b74:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80b76:	4604      	mov	r4, r0
   80b78:	b168      	cbz	r0, 80b96 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80b7a:	4b07      	ldr	r3, [pc, #28]	; (80b98 <vPortFree+0x24>)
   80b7c:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80b7e:	4b07      	ldr	r3, [pc, #28]	; (80b9c <vPortFree+0x28>)
   80b80:	6819      	ldr	r1, [r3, #0]
   80b82:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   80b86:	440a      	add	r2, r1
   80b88:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80b8a:	f1a4 0010 	sub.w	r0, r4, #16
   80b8e:	4b04      	ldr	r3, [pc, #16]	; (80ba0 <vPortFree+0x2c>)
   80b90:	4798      	blx	r3
		}
		xTaskResumeAll();
   80b92:	4b04      	ldr	r3, [pc, #16]	; (80ba4 <vPortFree+0x30>)
   80b94:	4798      	blx	r3
   80b96:	bd10      	pop	{r4, pc}
   80b98:	000813b1 	.word	0x000813b1
   80b9c:	20070004 	.word	0x20070004
   80ba0:	00080a59 	.word	0x00080a59
   80ba4:	00081501 	.word	0x00081501

00080ba8 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80ba8:	b510      	push	{r4, lr}
   80baa:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80bac:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80bae:	b93b      	cbnz	r3, 80bc0 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80bb0:	6803      	ldr	r3, [r0, #0]
   80bb2:	bb1b      	cbnz	r3, 80bfc <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80bb4:	6840      	ldr	r0, [r0, #4]
   80bb6:	4b13      	ldr	r3, [pc, #76]	; (80c04 <prvCopyDataToQueue+0x5c>)
   80bb8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80bba:	2300      	movs	r3, #0
   80bbc:	6063      	str	r3, [r4, #4]
   80bbe:	e01d      	b.n	80bfc <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80bc0:	b96a      	cbnz	r2, 80bde <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80bc2:	6880      	ldr	r0, [r0, #8]
   80bc4:	461a      	mov	r2, r3
   80bc6:	4b10      	ldr	r3, [pc, #64]	; (80c08 <prvCopyDataToQueue+0x60>)
   80bc8:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80bca:	68a2      	ldr	r2, [r4, #8]
   80bcc:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80bce:	4413      	add	r3, r2
   80bd0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80bd2:	6862      	ldr	r2, [r4, #4]
   80bd4:	4293      	cmp	r3, r2
   80bd6:	d311      	bcc.n	80bfc <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80bd8:	6823      	ldr	r3, [r4, #0]
   80bda:	60a3      	str	r3, [r4, #8]
   80bdc:	e00e      	b.n	80bfc <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80bde:	68c0      	ldr	r0, [r0, #12]
   80be0:	461a      	mov	r2, r3
   80be2:	4b09      	ldr	r3, [pc, #36]	; (80c08 <prvCopyDataToQueue+0x60>)
   80be4:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80be6:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80be8:	4252      	negs	r2, r2
   80bea:	68e3      	ldr	r3, [r4, #12]
   80bec:	4413      	add	r3, r2
   80bee:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80bf0:	6821      	ldr	r1, [r4, #0]
   80bf2:	428b      	cmp	r3, r1
   80bf4:	d202      	bcs.n	80bfc <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80bf6:	6863      	ldr	r3, [r4, #4]
   80bf8:	441a      	add	r2, r3
   80bfa:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80bfc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80bfe:	3301      	adds	r3, #1
   80c00:	63a3      	str	r3, [r4, #56]	; 0x38
   80c02:	bd10      	pop	{r4, pc}
   80c04:	00081a35 	.word	0x00081a35
   80c08:	0008341d 	.word	0x0008341d

00080c0c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80c0c:	b538      	push	{r3, r4, r5, lr}
   80c0e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80c10:	6805      	ldr	r5, [r0, #0]
   80c12:	b15d      	cbz	r5, 80c2c <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80c14:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80c16:	68c4      	ldr	r4, [r0, #12]
   80c18:	4414      	add	r4, r2
   80c1a:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80c1c:	6840      	ldr	r0, [r0, #4]
   80c1e:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80c20:	bf28      	it	cs
   80c22:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80c24:	4608      	mov	r0, r1
   80c26:	68d9      	ldr	r1, [r3, #12]
   80c28:	4b01      	ldr	r3, [pc, #4]	; (80c30 <prvCopyDataFromQueue+0x24>)
   80c2a:	4798      	blx	r3
   80c2c:	bd38      	pop	{r3, r4, r5, pc}
   80c2e:	bf00      	nop
   80c30:	0008341d 	.word	0x0008341d

00080c34 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80c36:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80c38:	4b1d      	ldr	r3, [pc, #116]	; (80cb0 <prvUnlockQueue+0x7c>)
   80c3a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80c3c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80c3e:	2b00      	cmp	r3, #0
   80c40:	dd12      	ble.n	80c68 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80c42:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80c44:	b183      	cbz	r3, 80c68 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80c46:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80c4a:	4d1a      	ldr	r5, [pc, #104]	; (80cb4 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80c4c:	4f1a      	ldr	r7, [pc, #104]	; (80cb8 <prvUnlockQueue+0x84>)
   80c4e:	e001      	b.n	80c54 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80c50:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80c52:	b14b      	cbz	r3, 80c68 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80c54:	4630      	mov	r0, r6
   80c56:	47a8      	blx	r5
   80c58:	b100      	cbz	r0, 80c5c <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80c5a:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80c5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80c5e:	3b01      	subs	r3, #1
   80c60:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80c62:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80c64:	2b00      	cmp	r3, #0
   80c66:	dcf3      	bgt.n	80c50 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80c68:	f04f 33ff 	mov.w	r3, #4294967295
   80c6c:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80c6e:	4b13      	ldr	r3, [pc, #76]	; (80cbc <prvUnlockQueue+0x88>)
   80c70:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80c72:	4b0f      	ldr	r3, [pc, #60]	; (80cb0 <prvUnlockQueue+0x7c>)
   80c74:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80c76:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80c78:	2b00      	cmp	r3, #0
   80c7a:	dd12      	ble.n	80ca2 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80c7c:	6923      	ldr	r3, [r4, #16]
   80c7e:	b183      	cbz	r3, 80ca2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80c80:	f104 0610 	add.w	r6, r4, #16
   80c84:	4d0b      	ldr	r5, [pc, #44]	; (80cb4 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   80c86:	4f0c      	ldr	r7, [pc, #48]	; (80cb8 <prvUnlockQueue+0x84>)
   80c88:	e001      	b.n	80c8e <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80c8a:	6923      	ldr	r3, [r4, #16]
   80c8c:	b14b      	cbz	r3, 80ca2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80c8e:	4630      	mov	r0, r6
   80c90:	47a8      	blx	r5
   80c92:	b100      	cbz	r0, 80c96 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   80c94:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80c96:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80c98:	3b01      	subs	r3, #1
   80c9a:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80c9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80c9e:	2b00      	cmp	r3, #0
   80ca0:	dcf3      	bgt.n	80c8a <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80ca2:	f04f 33ff 	mov.w	r3, #4294967295
   80ca6:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80ca8:	4b04      	ldr	r3, [pc, #16]	; (80cbc <prvUnlockQueue+0x88>)
   80caa:	4798      	blx	r3
   80cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80cae:	bf00      	nop
   80cb0:	00080965 	.word	0x00080965
   80cb4:	00081851 	.word	0x00081851
   80cb8:	00081981 	.word	0x00081981
   80cbc:	00080985 	.word	0x00080985

00080cc0 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80cc0:	b538      	push	{r3, r4, r5, lr}
   80cc2:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   80cc4:	4604      	mov	r4, r0
   80cc6:	b918      	cbnz	r0, 80cd0 <xQueueGenericReset+0x10>
   80cc8:	4b16      	ldr	r3, [pc, #88]	; (80d24 <xQueueGenericReset+0x64>)
   80cca:	4798      	blx	r3
   80ccc:	bf00      	nop
   80cce:	e7fd      	b.n	80ccc <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80cd0:	4b15      	ldr	r3, [pc, #84]	; (80d28 <xQueueGenericReset+0x68>)
   80cd2:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80cd4:	6823      	ldr	r3, [r4, #0]
   80cd6:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80cd8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80cda:	fb00 f002 	mul.w	r0, r0, r2
   80cde:	1819      	adds	r1, r3, r0
   80ce0:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80ce2:	2100      	movs	r1, #0
   80ce4:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80ce6:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80ce8:	1a82      	subs	r2, r0, r2
   80cea:	4413      	add	r3, r2
   80cec:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80cee:	f04f 33ff 	mov.w	r3, #4294967295
   80cf2:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80cf4:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80cf6:	b955      	cbnz	r5, 80d0e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80cf8:	6923      	ldr	r3, [r4, #16]
   80cfa:	b17b      	cbz	r3, 80d1c <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80cfc:	f104 0010 	add.w	r0, r4, #16
   80d00:	4b0a      	ldr	r3, [pc, #40]	; (80d2c <xQueueGenericReset+0x6c>)
   80d02:	4798      	blx	r3
   80d04:	2801      	cmp	r0, #1
   80d06:	d109      	bne.n	80d1c <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80d08:	4b09      	ldr	r3, [pc, #36]	; (80d30 <xQueueGenericReset+0x70>)
   80d0a:	4798      	blx	r3
   80d0c:	e006      	b.n	80d1c <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80d0e:	f104 0010 	add.w	r0, r4, #16
   80d12:	4d08      	ldr	r5, [pc, #32]	; (80d34 <xQueueGenericReset+0x74>)
   80d14:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80d16:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80d1a:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80d1c:	4b06      	ldr	r3, [pc, #24]	; (80d38 <xQueueGenericReset+0x78>)
   80d1e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80d20:	2001      	movs	r0, #1
   80d22:	bd38      	pop	{r3, r4, r5, pc}
   80d24:	00080955 	.word	0x00080955
   80d28:	00080965 	.word	0x00080965
   80d2c:	00081851 	.word	0x00081851
   80d30:	00080945 	.word	0x00080945
   80d34:	00080855 	.word	0x00080855
   80d38:	00080985 	.word	0x00080985

00080d3c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d3e:	460d      	mov	r5, r1
   80d40:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80d42:	4606      	mov	r6, r0
   80d44:	b188      	cbz	r0, 80d6a <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80d46:	2050      	movs	r0, #80	; 0x50
   80d48:	4b0e      	ldr	r3, [pc, #56]	; (80d84 <xQueueGenericCreate+0x48>)
   80d4a:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80d4c:	4604      	mov	r4, r0
   80d4e:	b160      	cbz	r0, 80d6a <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   80d50:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80d54:	3001      	adds	r0, #1
   80d56:	4b0b      	ldr	r3, [pc, #44]	; (80d84 <xQueueGenericCreate+0x48>)
   80d58:	4798      	blx	r3
   80d5a:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80d5c:	b940      	cbnz	r0, 80d70 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80d5e:	4620      	mov	r0, r4
   80d60:	4b09      	ldr	r3, [pc, #36]	; (80d88 <xQueueGenericCreate+0x4c>)
   80d62:	4798      	blx	r3
   80d64:	e001      	b.n	80d6a <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   80d66:	bf00      	nop
   80d68:	e7fd      	b.n	80d66 <xQueueGenericCreate+0x2a>
   80d6a:	4b08      	ldr	r3, [pc, #32]	; (80d8c <xQueueGenericCreate+0x50>)
   80d6c:	4798      	blx	r3
   80d6e:	e7fa      	b.n	80d66 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80d70:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   80d72:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   80d74:	4620      	mov	r0, r4
   80d76:	2101      	movs	r1, #1
   80d78:	4b05      	ldr	r3, [pc, #20]	; (80d90 <xQueueGenericCreate+0x54>)
   80d7a:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80d7c:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80d80:	4620      	mov	r0, r4
   80d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d84:	00080ab1 	.word	0x00080ab1
   80d88:	00080b75 	.word	0x00080b75
   80d8c:	00080955 	.word	0x00080955
   80d90:	00080cc1 	.word	0x00080cc1

00080d94 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d98:	b085      	sub	sp, #20
   80d9a:	468a      	mov	sl, r1
   80d9c:	9201      	str	r2, [sp, #4]
   80d9e:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80da0:	4604      	mov	r4, r0
   80da2:	b918      	cbnz	r0, 80dac <xQueueGenericSend+0x18>
   80da4:	4b36      	ldr	r3, [pc, #216]	; (80e80 <xQueueGenericSend+0xec>)
   80da6:	4798      	blx	r3
   80da8:	bf00      	nop
   80daa:	e7fd      	b.n	80da8 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80dac:	b909      	cbnz	r1, 80db2 <xQueueGenericSend+0x1e>
   80dae:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80db0:	b91b      	cbnz	r3, 80dba <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80db2:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80db4:	4e33      	ldr	r6, [pc, #204]	; (80e84 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80db6:	4d34      	ldr	r5, [pc, #208]	; (80e88 <xQueueGenericSend+0xf4>)
   80db8:	e003      	b.n	80dc2 <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80dba:	4b31      	ldr	r3, [pc, #196]	; (80e80 <xQueueGenericSend+0xec>)
   80dbc:	4798      	blx	r3
   80dbe:	bf00      	nop
   80dc0:	e7fd      	b.n	80dbe <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80dc2:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80dc4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80dc6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80dc8:	429a      	cmp	r2, r3
   80dca:	d212      	bcs.n	80df2 <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80dcc:	4620      	mov	r0, r4
   80dce:	4651      	mov	r1, sl
   80dd0:	465a      	mov	r2, fp
   80dd2:	4b2e      	ldr	r3, [pc, #184]	; (80e8c <xQueueGenericSend+0xf8>)
   80dd4:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80dd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80dd8:	b13b      	cbz	r3, 80dea <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80dda:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80dde:	4b2c      	ldr	r3, [pc, #176]	; (80e90 <xQueueGenericSend+0xfc>)
   80de0:	4798      	blx	r3
   80de2:	2801      	cmp	r0, #1
   80de4:	d101      	bne.n	80dea <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80de6:	4b2b      	ldr	r3, [pc, #172]	; (80e94 <xQueueGenericSend+0x100>)
   80de8:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80dea:	4b27      	ldr	r3, [pc, #156]	; (80e88 <xQueueGenericSend+0xf4>)
   80dec:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80dee:	2001      	movs	r0, #1
   80df0:	e043      	b.n	80e7a <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80df2:	9b01      	ldr	r3, [sp, #4]
   80df4:	b91b      	cbnz	r3, 80dfe <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80df6:	4b24      	ldr	r3, [pc, #144]	; (80e88 <xQueueGenericSend+0xf4>)
   80df8:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80dfa:	2000      	movs	r0, #0
   80dfc:	e03d      	b.n	80e7a <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   80dfe:	b91f      	cbnz	r7, 80e08 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80e00:	a802      	add	r0, sp, #8
   80e02:	4b25      	ldr	r3, [pc, #148]	; (80e98 <xQueueGenericSend+0x104>)
   80e04:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   80e06:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80e08:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80e0a:	4b24      	ldr	r3, [pc, #144]	; (80e9c <xQueueGenericSend+0x108>)
   80e0c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80e0e:	47b0      	blx	r6
   80e10:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80e12:	f1b3 3fff 	cmp.w	r3, #4294967295
   80e16:	bf04      	itt	eq
   80e18:	2300      	moveq	r3, #0
   80e1a:	6463      	streq	r3, [r4, #68]	; 0x44
   80e1c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
   80e22:	bf04      	itt	eq
   80e24:	2300      	moveq	r3, #0
   80e26:	64a3      	streq	r3, [r4, #72]	; 0x48
   80e28:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80e2a:	a802      	add	r0, sp, #8
   80e2c:	a901      	add	r1, sp, #4
   80e2e:	4b1c      	ldr	r3, [pc, #112]	; (80ea0 <xQueueGenericSend+0x10c>)
   80e30:	4798      	blx	r3
   80e32:	b9e0      	cbnz	r0, 80e6e <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80e34:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   80e36:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   80e3a:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   80e3e:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80e40:	45c1      	cmp	r9, r8
   80e42:	d10e      	bne.n	80e62 <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80e44:	f104 0010 	add.w	r0, r4, #16
   80e48:	9901      	ldr	r1, [sp, #4]
   80e4a:	4b16      	ldr	r3, [pc, #88]	; (80ea4 <xQueueGenericSend+0x110>)
   80e4c:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   80e4e:	4620      	mov	r0, r4
   80e50:	4b15      	ldr	r3, [pc, #84]	; (80ea8 <xQueueGenericSend+0x114>)
   80e52:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   80e54:	4b15      	ldr	r3, [pc, #84]	; (80eac <xQueueGenericSend+0x118>)
   80e56:	4798      	blx	r3
   80e58:	2800      	cmp	r0, #0
   80e5a:	d1b2      	bne.n	80dc2 <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   80e5c:	4b0d      	ldr	r3, [pc, #52]	; (80e94 <xQueueGenericSend+0x100>)
   80e5e:	4798      	blx	r3
   80e60:	e7af      	b.n	80dc2 <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80e62:	4620      	mov	r0, r4
   80e64:	4b10      	ldr	r3, [pc, #64]	; (80ea8 <xQueueGenericSend+0x114>)
   80e66:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80e68:	4b10      	ldr	r3, [pc, #64]	; (80eac <xQueueGenericSend+0x118>)
   80e6a:	4798      	blx	r3
   80e6c:	e7a9      	b.n	80dc2 <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80e6e:	4620      	mov	r0, r4
   80e70:	4b0d      	ldr	r3, [pc, #52]	; (80ea8 <xQueueGenericSend+0x114>)
   80e72:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80e74:	4b0d      	ldr	r3, [pc, #52]	; (80eac <xQueueGenericSend+0x118>)
   80e76:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80e78:	2000      	movs	r0, #0
		}
	}
}
   80e7a:	b005      	add	sp, #20
   80e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e80:	00080955 	.word	0x00080955
   80e84:	00080965 	.word	0x00080965
   80e88:	00080985 	.word	0x00080985
   80e8c:	00080ba9 	.word	0x00080ba9
   80e90:	00081851 	.word	0x00081851
   80e94:	00080945 	.word	0x00080945
   80e98:	000818d5 	.word	0x000818d5
   80e9c:	000813b1 	.word	0x000813b1
   80ea0:	000818fd 	.word	0x000818fd
   80ea4:	000817ad 	.word	0x000817ad
   80ea8:	00080c35 	.word	0x00080c35
   80eac:	00081501 	.word	0x00081501

00080eb0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80eb4:	460e      	mov	r6, r1
   80eb6:	4615      	mov	r5, r2
   80eb8:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80eba:	4604      	mov	r4, r0
   80ebc:	b918      	cbnz	r0, 80ec6 <xQueueGenericSendFromISR+0x16>
   80ebe:	4b1c      	ldr	r3, [pc, #112]	; (80f30 <xQueueGenericSendFromISR+0x80>)
   80ec0:	4798      	blx	r3
   80ec2:	bf00      	nop
   80ec4:	e7fd      	b.n	80ec2 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80ec6:	b929      	cbnz	r1, 80ed4 <xQueueGenericSendFromISR+0x24>
   80ec8:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80eca:	b11b      	cbz	r3, 80ed4 <xQueueGenericSendFromISR+0x24>
   80ecc:	4b18      	ldr	r3, [pc, #96]	; (80f30 <xQueueGenericSendFromISR+0x80>)
   80ece:	4798      	blx	r3
   80ed0:	bf00      	nop
   80ed2:	e7fd      	b.n	80ed0 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80ed4:	4b16      	ldr	r3, [pc, #88]	; (80f30 <xQueueGenericSendFromISR+0x80>)
   80ed6:	4798      	blx	r3
   80ed8:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80eda:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80edc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80ede:	429a      	cmp	r2, r3
   80ee0:	d218      	bcs.n	80f14 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80ee2:	4620      	mov	r0, r4
   80ee4:	4631      	mov	r1, r6
   80ee6:	4642      	mov	r2, r8
   80ee8:	4b12      	ldr	r3, [pc, #72]	; (80f34 <xQueueGenericSendFromISR+0x84>)
   80eea:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80eec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80eee:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ef2:	d10a      	bne.n	80f0a <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80ef4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ef6:	b17b      	cbz	r3, 80f18 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80ef8:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80efc:	4b0e      	ldr	r3, [pc, #56]	; (80f38 <xQueueGenericSendFromISR+0x88>)
   80efe:	4798      	blx	r3
   80f00:	b160      	cbz	r0, 80f1c <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80f02:	b16d      	cbz	r5, 80f20 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80f04:	2401      	movs	r4, #1
   80f06:	602c      	str	r4, [r5, #0]
   80f08:	e00b      	b.n	80f22 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80f0a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80f0c:	3301      	adds	r3, #1
   80f0e:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80f10:	2401      	movs	r4, #1
   80f12:	e006      	b.n	80f22 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80f14:	2400      	movs	r4, #0
   80f16:	e004      	b.n	80f22 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80f18:	2401      	movs	r4, #1
   80f1a:	e002      	b.n	80f22 <xQueueGenericSendFromISR+0x72>
   80f1c:	2401      	movs	r4, #1
   80f1e:	e000      	b.n	80f22 <xQueueGenericSendFromISR+0x72>
   80f20:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80f22:	4638      	mov	r0, r7
   80f24:	4b05      	ldr	r3, [pc, #20]	; (80f3c <xQueueGenericSendFromISR+0x8c>)
   80f26:	4798      	blx	r3

	return xReturn;
}
   80f28:	4620      	mov	r0, r4
   80f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f2e:	bf00      	nop
   80f30:	00080955 	.word	0x00080955
   80f34:	00080ba9 	.word	0x00080ba9
   80f38:	00081851 	.word	0x00081851
   80f3c:	0008097d 	.word	0x0008097d

00080f40 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80f44:	b085      	sub	sp, #20
   80f46:	4689      	mov	r9, r1
   80f48:	9201      	str	r2, [sp, #4]
   80f4a:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   80f4c:	4604      	mov	r4, r0
   80f4e:	b918      	cbnz	r0, 80f58 <xQueueGenericReceive+0x18>
   80f50:	4b44      	ldr	r3, [pc, #272]	; (81064 <xQueueGenericReceive+0x124>)
   80f52:	4798      	blx	r3
   80f54:	bf00      	nop
   80f56:	e7fd      	b.n	80f54 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80f58:	b909      	cbnz	r1, 80f5e <xQueueGenericReceive+0x1e>
   80f5a:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80f5c:	b92b      	cbnz	r3, 80f6a <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80f5e:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80f60:	4e41      	ldr	r6, [pc, #260]	; (81068 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80f62:	f8df b134 	ldr.w	fp, [pc, #308]	; 81098 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80f66:	4d41      	ldr	r5, [pc, #260]	; (8106c <xQueueGenericReceive+0x12c>)
   80f68:	e003      	b.n	80f72 <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80f6a:	4b3e      	ldr	r3, [pc, #248]	; (81064 <xQueueGenericReceive+0x124>)
   80f6c:	4798      	blx	r3
   80f6e:	bf00      	nop
   80f70:	e7fd      	b.n	80f6e <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80f72:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   80f74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80f76:	2b00      	cmp	r3, #0
   80f78:	d028      	beq.n	80fcc <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   80f7a:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80f7c:	4620      	mov	r0, r4
   80f7e:	4649      	mov	r1, r9
   80f80:	4b3b      	ldr	r3, [pc, #236]	; (81070 <xQueueGenericReceive+0x130>)
   80f82:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80f84:	f1ba 0f00 	cmp.w	sl, #0
   80f88:	d112      	bne.n	80fb0 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80f8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80f8c:	3b01      	subs	r3, #1
   80f8e:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80f90:	6823      	ldr	r3, [r4, #0]
   80f92:	b913      	cbnz	r3, 80f9a <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80f94:	4b37      	ldr	r3, [pc, #220]	; (81074 <xQueueGenericReceive+0x134>)
   80f96:	4798      	blx	r3
   80f98:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80f9a:	6923      	ldr	r3, [r4, #16]
   80f9c:	b193      	cbz	r3, 80fc4 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80f9e:	f104 0010 	add.w	r0, r4, #16
   80fa2:	4b35      	ldr	r3, [pc, #212]	; (81078 <xQueueGenericReceive+0x138>)
   80fa4:	4798      	blx	r3
   80fa6:	2801      	cmp	r0, #1
   80fa8:	d10c      	bne.n	80fc4 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   80faa:	4b34      	ldr	r3, [pc, #208]	; (8107c <xQueueGenericReceive+0x13c>)
   80fac:	4798      	blx	r3
   80fae:	e009      	b.n	80fc4 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   80fb0:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80fb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80fb4:	b133      	cbz	r3, 80fc4 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80fb6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80fba:	4b2f      	ldr	r3, [pc, #188]	; (81078 <xQueueGenericReceive+0x138>)
   80fbc:	4798      	blx	r3
   80fbe:	b108      	cbz	r0, 80fc4 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   80fc0:	4b2e      	ldr	r3, [pc, #184]	; (8107c <xQueueGenericReceive+0x13c>)
   80fc2:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80fc4:	4b29      	ldr	r3, [pc, #164]	; (8106c <xQueueGenericReceive+0x12c>)
   80fc6:	4798      	blx	r3
				return pdPASS;
   80fc8:	2001      	movs	r0, #1
   80fca:	e048      	b.n	8105e <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80fcc:	9b01      	ldr	r3, [sp, #4]
   80fce:	b91b      	cbnz	r3, 80fd8 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80fd0:	4b26      	ldr	r3, [pc, #152]	; (8106c <xQueueGenericReceive+0x12c>)
   80fd2:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80fd4:	2000      	movs	r0, #0
   80fd6:	e042      	b.n	8105e <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   80fd8:	b917      	cbnz	r7, 80fe0 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80fda:	a802      	add	r0, sp, #8
   80fdc:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80fde:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80fe0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80fe2:	4b27      	ldr	r3, [pc, #156]	; (81080 <xQueueGenericReceive+0x140>)
   80fe4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80fe6:	47b0      	blx	r6
   80fe8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80fea:	f1b3 3fff 	cmp.w	r3, #4294967295
   80fee:	bf04      	itt	eq
   80ff0:	2300      	moveq	r3, #0
   80ff2:	6463      	streq	r3, [r4, #68]	; 0x44
   80ff4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ffa:	bf04      	itt	eq
   80ffc:	2300      	moveq	r3, #0
   80ffe:	64a3      	streq	r3, [r4, #72]	; 0x48
   81000:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81002:	a802      	add	r0, sp, #8
   81004:	a901      	add	r1, sp, #4
   81006:	4b1f      	ldr	r3, [pc, #124]	; (81084 <xQueueGenericReceive+0x144>)
   81008:	4798      	blx	r3
   8100a:	bb10      	cbnz	r0, 81052 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8100c:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   8100e:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81012:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   81014:	f1b8 0f00 	cmp.w	r8, #0
   81018:	d115      	bne.n	81046 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8101a:	6823      	ldr	r3, [r4, #0]
   8101c:	b923      	cbnz	r3, 81028 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   8101e:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81020:	6860      	ldr	r0, [r4, #4]
   81022:	4b19      	ldr	r3, [pc, #100]	; (81088 <xQueueGenericReceive+0x148>)
   81024:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   81026:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81028:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8102c:	9901      	ldr	r1, [sp, #4]
   8102e:	4b17      	ldr	r3, [pc, #92]	; (8108c <xQueueGenericReceive+0x14c>)
   81030:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81032:	4620      	mov	r0, r4
   81034:	4b16      	ldr	r3, [pc, #88]	; (81090 <xQueueGenericReceive+0x150>)
   81036:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81038:	4b16      	ldr	r3, [pc, #88]	; (81094 <xQueueGenericReceive+0x154>)
   8103a:	4798      	blx	r3
   8103c:	2800      	cmp	r0, #0
   8103e:	d198      	bne.n	80f72 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   81040:	4b0e      	ldr	r3, [pc, #56]	; (8107c <xQueueGenericReceive+0x13c>)
   81042:	4798      	blx	r3
   81044:	e795      	b.n	80f72 <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81046:	4620      	mov	r0, r4
   81048:	4b11      	ldr	r3, [pc, #68]	; (81090 <xQueueGenericReceive+0x150>)
   8104a:	4798      	blx	r3
				( void ) xTaskResumeAll();
   8104c:	4b11      	ldr	r3, [pc, #68]	; (81094 <xQueueGenericReceive+0x154>)
   8104e:	4798      	blx	r3
   81050:	e78f      	b.n	80f72 <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   81052:	4620      	mov	r0, r4
   81054:	4b0e      	ldr	r3, [pc, #56]	; (81090 <xQueueGenericReceive+0x150>)
   81056:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81058:	4b0e      	ldr	r3, [pc, #56]	; (81094 <xQueueGenericReceive+0x154>)
   8105a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   8105c:	2000      	movs	r0, #0
		}
	}
}
   8105e:	b005      	add	sp, #20
   81060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81064:	00080955 	.word	0x00080955
   81068:	00080965 	.word	0x00080965
   8106c:	00080985 	.word	0x00080985
   81070:	00080c0d 	.word	0x00080c0d
   81074:	0008198d 	.word	0x0008198d
   81078:	00081851 	.word	0x00081851
   8107c:	00080945 	.word	0x00080945
   81080:	000813b1 	.word	0x000813b1
   81084:	000818fd 	.word	0x000818fd
   81088:	000819b9 	.word	0x000819b9
   8108c:	000817ad 	.word	0x000817ad
   81090:	00080c35 	.word	0x00080c35
   81094:	00081501 	.word	0x00081501
   81098:	000818d5 	.word	0x000818d5

0008109c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   8109c:	b538      	push	{r3, r4, r5, lr}
   8109e:	4604      	mov	r4, r0
   810a0:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   810a2:	4b0d      	ldr	r3, [pc, #52]	; (810d8 <vQueueWaitForMessageRestricted+0x3c>)
   810a4:	4798      	blx	r3
   810a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   810a8:	f1b3 3fff 	cmp.w	r3, #4294967295
   810ac:	bf04      	itt	eq
   810ae:	2300      	moveq	r3, #0
   810b0:	6463      	streq	r3, [r4, #68]	; 0x44
   810b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   810b4:	f1b3 3fff 	cmp.w	r3, #4294967295
   810b8:	bf04      	itt	eq
   810ba:	2300      	moveq	r3, #0
   810bc:	64a3      	streq	r3, [r4, #72]	; 0x48
   810be:	4b07      	ldr	r3, [pc, #28]	; (810dc <vQueueWaitForMessageRestricted+0x40>)
   810c0:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   810c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   810c4:	b923      	cbnz	r3, 810d0 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   810c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   810ca:	4629      	mov	r1, r5
   810cc:	4b04      	ldr	r3, [pc, #16]	; (810e0 <vQueueWaitForMessageRestricted+0x44>)
   810ce:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   810d0:	4620      	mov	r0, r4
   810d2:	4b04      	ldr	r3, [pc, #16]	; (810e4 <vQueueWaitForMessageRestricted+0x48>)
   810d4:	4798      	blx	r3
   810d6:	bd38      	pop	{r3, r4, r5, pc}
   810d8:	00080965 	.word	0x00080965
   810dc:	00080985 	.word	0x00080985
   810e0:	0008180d 	.word	0x0008180d
   810e4:	00080c35 	.word	0x00080c35

000810e8 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   810e8:	b510      	push	{r4, lr}
   810ea:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   810ec:	4b0e      	ldr	r3, [pc, #56]	; (81128 <prvAddCurrentTaskToDelayedList+0x40>)
   810ee:	681b      	ldr	r3, [r3, #0]
   810f0:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   810f2:	4b0e      	ldr	r3, [pc, #56]	; (8112c <prvAddCurrentTaskToDelayedList+0x44>)
   810f4:	681b      	ldr	r3, [r3, #0]
   810f6:	4298      	cmp	r0, r3
   810f8:	d207      	bcs.n	8110a <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   810fa:	4b0d      	ldr	r3, [pc, #52]	; (81130 <prvAddCurrentTaskToDelayedList+0x48>)
   810fc:	6818      	ldr	r0, [r3, #0]
   810fe:	4b0a      	ldr	r3, [pc, #40]	; (81128 <prvAddCurrentTaskToDelayedList+0x40>)
   81100:	6819      	ldr	r1, [r3, #0]
   81102:	3104      	adds	r1, #4
   81104:	4b0b      	ldr	r3, [pc, #44]	; (81134 <prvAddCurrentTaskToDelayedList+0x4c>)
   81106:	4798      	blx	r3
   81108:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8110a:	4b0b      	ldr	r3, [pc, #44]	; (81138 <prvAddCurrentTaskToDelayedList+0x50>)
   8110c:	6818      	ldr	r0, [r3, #0]
   8110e:	4b06      	ldr	r3, [pc, #24]	; (81128 <prvAddCurrentTaskToDelayedList+0x40>)
   81110:	6819      	ldr	r1, [r3, #0]
   81112:	3104      	adds	r1, #4
   81114:	4b07      	ldr	r3, [pc, #28]	; (81134 <prvAddCurrentTaskToDelayedList+0x4c>)
   81116:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   81118:	4b08      	ldr	r3, [pc, #32]	; (8113c <prvAddCurrentTaskToDelayedList+0x54>)
   8111a:	681b      	ldr	r3, [r3, #0]
   8111c:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   8111e:	bf3c      	itt	cc
   81120:	4b06      	ldrcc	r3, [pc, #24]	; (8113c <prvAddCurrentTaskToDelayedList+0x54>)
   81122:	601c      	strcc	r4, [r3, #0]
   81124:	bd10      	pop	{r4, pc}
   81126:	bf00      	nop
   81128:	2007aafc 	.word	0x2007aafc
   8112c:	2007ab18 	.word	0x2007ab18
   81130:	2007ab1c 	.word	0x2007ab1c
   81134:	00080891 	.word	0x00080891
   81138:	2007aa5c 	.word	0x2007aa5c
   8113c:	20070008 	.word	0x20070008

00081140 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   81140:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81144:	460e      	mov	r6, r1
   81146:	4617      	mov	r7, r2
   81148:	469a      	mov	sl, r3
   8114a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8114c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81150:	4681      	mov	r9, r0
   81152:	b918      	cbnz	r0, 8115c <xTaskGenericCreate+0x1c>
   81154:	4b62      	ldr	r3, [pc, #392]	; (812e0 <xTaskGenericCreate+0x1a0>)
   81156:	4798      	blx	r3
   81158:	bf00      	nop
   8115a:	e7fd      	b.n	81158 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   8115c:	2d04      	cmp	r5, #4
   8115e:	d903      	bls.n	81168 <xTaskGenericCreate+0x28>
   81160:	4b5f      	ldr	r3, [pc, #380]	; (812e0 <xTaskGenericCreate+0x1a0>)
   81162:	4798      	blx	r3
   81164:	bf00      	nop
   81166:	e7fd      	b.n	81164 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81168:	204c      	movs	r0, #76	; 0x4c
   8116a:	4b5e      	ldr	r3, [pc, #376]	; (812e4 <xTaskGenericCreate+0x1a4>)
   8116c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8116e:	4604      	mov	r4, r0
   81170:	2800      	cmp	r0, #0
   81172:	f000 80b1 	beq.w	812d8 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81176:	f1b8 0f00 	cmp.w	r8, #0
   8117a:	f040 80a9 	bne.w	812d0 <xTaskGenericCreate+0x190>
   8117e:	00b8      	lsls	r0, r7, #2
   81180:	4b58      	ldr	r3, [pc, #352]	; (812e4 <xTaskGenericCreate+0x1a4>)
   81182:	4798      	blx	r3
   81184:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81186:	b918      	cbnz	r0, 81190 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81188:	4620      	mov	r0, r4
   8118a:	4b57      	ldr	r3, [pc, #348]	; (812e8 <xTaskGenericCreate+0x1a8>)
   8118c:	4798      	blx	r3
   8118e:	e0a3      	b.n	812d8 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81190:	21a5      	movs	r1, #165	; 0xa5
   81192:	00ba      	lsls	r2, r7, #2
   81194:	4b55      	ldr	r3, [pc, #340]	; (812ec <xTaskGenericCreate+0x1ac>)
   81196:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81198:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8119c:	3f01      	subs	r7, #1
   8119e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   811a0:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   811a4:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   811a8:	f104 0034 	add.w	r0, r4, #52	; 0x34
   811ac:	4631      	mov	r1, r6
   811ae:	220a      	movs	r2, #10
   811b0:	4b4f      	ldr	r3, [pc, #316]	; (812f0 <xTaskGenericCreate+0x1b0>)
   811b2:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   811b4:	2300      	movs	r3, #0
   811b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   811ba:	2d04      	cmp	r5, #4
   811bc:	bf34      	ite	cc
   811be:	462e      	movcc	r6, r5
   811c0:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   811c2:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   811c4:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   811c6:	1d27      	adds	r7, r4, #4
   811c8:	4638      	mov	r0, r7
   811ca:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8133c <xTaskGenericCreate+0x1fc>
   811ce:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   811d0:	f104 0018 	add.w	r0, r4, #24
   811d4:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   811d6:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   811d8:	f1c6 0605 	rsb	r6, r6, #5
   811dc:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   811de:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   811e0:	4658      	mov	r0, fp
   811e2:	4649      	mov	r1, r9
   811e4:	4652      	mov	r2, sl
   811e6:	4b43      	ldr	r3, [pc, #268]	; (812f4 <xTaskGenericCreate+0x1b4>)
   811e8:	4798      	blx	r3
   811ea:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   811ec:	f010 0f07 	tst.w	r0, #7
   811f0:	d003      	beq.n	811fa <xTaskGenericCreate+0xba>
   811f2:	4b3b      	ldr	r3, [pc, #236]	; (812e0 <xTaskGenericCreate+0x1a0>)
   811f4:	4798      	blx	r3
   811f6:	bf00      	nop
   811f8:	e7fd      	b.n	811f6 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   811fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   811fc:	b103      	cbz	r3, 81200 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   811fe:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   81200:	4b3d      	ldr	r3, [pc, #244]	; (812f8 <xTaskGenericCreate+0x1b8>)
   81202:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   81204:	4b3d      	ldr	r3, [pc, #244]	; (812fc <xTaskGenericCreate+0x1bc>)
   81206:	681a      	ldr	r2, [r3, #0]
   81208:	3201      	adds	r2, #1
   8120a:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   8120c:	4b3c      	ldr	r3, [pc, #240]	; (81300 <xTaskGenericCreate+0x1c0>)
   8120e:	681b      	ldr	r3, [r3, #0]
   81210:	bb2b      	cbnz	r3, 8125e <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   81212:	4b3b      	ldr	r3, [pc, #236]	; (81300 <xTaskGenericCreate+0x1c0>)
   81214:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   81216:	4b39      	ldr	r3, [pc, #228]	; (812fc <xTaskGenericCreate+0x1bc>)
   81218:	681b      	ldr	r3, [r3, #0]
   8121a:	2b01      	cmp	r3, #1
   8121c:	d129      	bne.n	81272 <xTaskGenericCreate+0x132>
   8121e:	4e39      	ldr	r6, [pc, #228]	; (81304 <xTaskGenericCreate+0x1c4>)
   81220:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   81224:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81308 <xTaskGenericCreate+0x1c8>
   81228:	4630      	mov	r0, r6
   8122a:	47c0      	blx	r8
   8122c:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   8122e:	454e      	cmp	r6, r9
   81230:	d1fa      	bne.n	81228 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   81232:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81340 <xTaskGenericCreate+0x200>
   81236:	4648      	mov	r0, r9
   81238:	4e33      	ldr	r6, [pc, #204]	; (81308 <xTaskGenericCreate+0x1c8>)
   8123a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   8123c:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81344 <xTaskGenericCreate+0x204>
   81240:	4640      	mov	r0, r8
   81242:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   81244:	4831      	ldr	r0, [pc, #196]	; (8130c <xTaskGenericCreate+0x1cc>)
   81246:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81248:	4831      	ldr	r0, [pc, #196]	; (81310 <xTaskGenericCreate+0x1d0>)
   8124a:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   8124c:	4831      	ldr	r0, [pc, #196]	; (81314 <xTaskGenericCreate+0x1d4>)
   8124e:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   81250:	4b31      	ldr	r3, [pc, #196]	; (81318 <xTaskGenericCreate+0x1d8>)
   81252:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   81256:	4b31      	ldr	r3, [pc, #196]	; (8131c <xTaskGenericCreate+0x1dc>)
   81258:	f8c3 8000 	str.w	r8, [r3]
   8125c:	e009      	b.n	81272 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   8125e:	4b30      	ldr	r3, [pc, #192]	; (81320 <xTaskGenericCreate+0x1e0>)
   81260:	681b      	ldr	r3, [r3, #0]
   81262:	b933      	cbnz	r3, 81272 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81264:	4b26      	ldr	r3, [pc, #152]	; (81300 <xTaskGenericCreate+0x1c0>)
   81266:	681b      	ldr	r3, [r3, #0]
   81268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8126a:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   8126c:	bf24      	itt	cs
   8126e:	4b24      	ldrcs	r3, [pc, #144]	; (81300 <xTaskGenericCreate+0x1c0>)
   81270:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   81272:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81274:	4a2b      	ldr	r2, [pc, #172]	; (81324 <xTaskGenericCreate+0x1e4>)
   81276:	6812      	ldr	r2, [r2, #0]
   81278:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8127a:	bf84      	itt	hi
   8127c:	4a29      	ldrhi	r2, [pc, #164]	; (81324 <xTaskGenericCreate+0x1e4>)
   8127e:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81280:	4a29      	ldr	r2, [pc, #164]	; (81328 <xTaskGenericCreate+0x1e8>)
   81282:	6811      	ldr	r1, [r2, #0]
   81284:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   81286:	3101      	adds	r1, #1
   81288:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   8128a:	4a28      	ldr	r2, [pc, #160]	; (8132c <xTaskGenericCreate+0x1ec>)
   8128c:	6812      	ldr	r2, [r2, #0]
   8128e:	4293      	cmp	r3, r2
   81290:	bf84      	itt	hi
   81292:	4a26      	ldrhi	r2, [pc, #152]	; (8132c <xTaskGenericCreate+0x1ec>)
   81294:	6013      	strhi	r3, [r2, #0]
   81296:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8129a:	481a      	ldr	r0, [pc, #104]	; (81304 <xTaskGenericCreate+0x1c4>)
   8129c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   812a0:	4639      	mov	r1, r7
   812a2:	4b23      	ldr	r3, [pc, #140]	; (81330 <xTaskGenericCreate+0x1f0>)
   812a4:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   812a6:	4b23      	ldr	r3, [pc, #140]	; (81334 <xTaskGenericCreate+0x1f4>)
   812a8:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   812aa:	4b1d      	ldr	r3, [pc, #116]	; (81320 <xTaskGenericCreate+0x1e0>)
   812ac:	681b      	ldr	r3, [r3, #0]
   812ae:	b14b      	cbz	r3, 812c4 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   812b0:	4b13      	ldr	r3, [pc, #76]	; (81300 <xTaskGenericCreate+0x1c0>)
   812b2:	681b      	ldr	r3, [r3, #0]
   812b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   812b6:	429d      	cmp	r5, r3
   812b8:	d907      	bls.n	812ca <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   812ba:	4b1f      	ldr	r3, [pc, #124]	; (81338 <xTaskGenericCreate+0x1f8>)
   812bc:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   812be:	2001      	movs	r0, #1
   812c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   812c4:	2001      	movs	r0, #1
   812c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   812ca:	2001      	movs	r0, #1
   812cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   812d0:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   812d4:	4640      	mov	r0, r8
   812d6:	e75b      	b.n	81190 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   812d8:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   812dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   812e0:	00080955 	.word	0x00080955
   812e4:	00080ab1 	.word	0x00080ab1
   812e8:	00080b75 	.word	0x00080b75
   812ec:	0008342f 	.word	0x0008342f
   812f0:	00083575 	.word	0x00083575
   812f4:	00080909 	.word	0x00080909
   812f8:	00080965 	.word	0x00080965
   812fc:	2007ab3c 	.word	0x2007ab3c
   81300:	2007aafc 	.word	0x2007aafc
   81304:	2007aa94 	.word	0x2007aa94
   81308:	00080855 	.word	0x00080855
   8130c:	2007ab00 	.word	0x2007ab00
   81310:	2007aa68 	.word	0x2007aa68
   81314:	2007aa48 	.word	0x2007aa48
   81318:	2007aa5c 	.word	0x2007aa5c
   8131c:	2007ab1c 	.word	0x2007ab1c
   81320:	2007aa60 	.word	0x2007aa60
   81324:	2007ab40 	.word	0x2007ab40
   81328:	2007ab20 	.word	0x2007ab20
   8132c:	2007aa90 	.word	0x2007aa90
   81330:	00080875 	.word	0x00080875
   81334:	00080985 	.word	0x00080985
   81338:	00080945 	.word	0x00080945
   8133c:	0008086d 	.word	0x0008086d
   81340:	2007ab24 	.word	0x2007ab24
   81344:	2007aa7c 	.word	0x2007aa7c

00081348 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81348:	b510      	push	{r4, lr}
   8134a:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   8134c:	2300      	movs	r3, #0
   8134e:	9300      	str	r3, [sp, #0]
   81350:	9301      	str	r3, [sp, #4]
   81352:	9302      	str	r3, [sp, #8]
   81354:	9303      	str	r3, [sp, #12]
   81356:	480e      	ldr	r0, [pc, #56]	; (81390 <vTaskStartScheduler+0x48>)
   81358:	490e      	ldr	r1, [pc, #56]	; (81394 <vTaskStartScheduler+0x4c>)
   8135a:	2282      	movs	r2, #130	; 0x82
   8135c:	4c0e      	ldr	r4, [pc, #56]	; (81398 <vTaskStartScheduler+0x50>)
   8135e:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81360:	2801      	cmp	r0, #1
   81362:	d10e      	bne.n	81382 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   81364:	4b0d      	ldr	r3, [pc, #52]	; (8139c <vTaskStartScheduler+0x54>)
   81366:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81368:	2801      	cmp	r0, #1
   8136a:	d10a      	bne.n	81382 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   8136c:	4b0c      	ldr	r3, [pc, #48]	; (813a0 <vTaskStartScheduler+0x58>)
   8136e:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81370:	2201      	movs	r2, #1
   81372:	4b0c      	ldr	r3, [pc, #48]	; (813a4 <vTaskStartScheduler+0x5c>)
   81374:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81376:	2200      	movs	r2, #0
   81378:	4b0b      	ldr	r3, [pc, #44]	; (813a8 <vTaskStartScheduler+0x60>)
   8137a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   8137c:	4b0b      	ldr	r3, [pc, #44]	; (813ac <vTaskStartScheduler+0x64>)
   8137e:	4798      	blx	r3
   81380:	e004      	b.n	8138c <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81382:	b918      	cbnz	r0, 8138c <vTaskStartScheduler+0x44>
   81384:	4b06      	ldr	r3, [pc, #24]	; (813a0 <vTaskStartScheduler+0x58>)
   81386:	4798      	blx	r3
   81388:	bf00      	nop
   8138a:	e7fd      	b.n	81388 <vTaskStartScheduler+0x40>
}
   8138c:	b004      	add	sp, #16
   8138e:	bd10      	pop	{r4, pc}
   81390:	00081699 	.word	0x00081699
   81394:	00088a8c 	.word	0x00088a8c
   81398:	00081141 	.word	0x00081141
   8139c:	00081b2d 	.word	0x00081b2d
   813a0:	00080955 	.word	0x00080955
   813a4:	2007aa60 	.word	0x2007aa60
   813a8:	2007ab18 	.word	0x2007ab18
   813ac:	00080a21 	.word	0x00080a21

000813b0 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   813b0:	4b02      	ldr	r3, [pc, #8]	; (813bc <vTaskSuspendAll+0xc>)
   813b2:	681a      	ldr	r2, [r3, #0]
   813b4:	3201      	adds	r2, #1
   813b6:	601a      	str	r2, [r3, #0]
   813b8:	4770      	bx	lr
   813ba:	bf00      	nop
   813bc:	2007ab14 	.word	0x2007ab14

000813c0 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   813c0:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   813c2:	4b04      	ldr	r3, [pc, #16]	; (813d4 <xTaskGetTickCount+0x14>)
   813c4:	4798      	blx	r3
	{
		xTicks = xTickCount;
   813c6:	4b04      	ldr	r3, [pc, #16]	; (813d8 <xTaskGetTickCount+0x18>)
   813c8:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   813ca:	4b04      	ldr	r3, [pc, #16]	; (813dc <xTaskGetTickCount+0x1c>)
   813cc:	4798      	blx	r3

	return xTicks;
}
   813ce:	4620      	mov	r0, r4
   813d0:	bd10      	pop	{r4, pc}
   813d2:	bf00      	nop
   813d4:	00080965 	.word	0x00080965
   813d8:	2007ab18 	.word	0x2007ab18
   813dc:	00080985 	.word	0x00080985

000813e0 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   813e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   813e4:	4b3a      	ldr	r3, [pc, #232]	; (814d0 <vTaskIncrementTick+0xf0>)
   813e6:	681b      	ldr	r3, [r3, #0]
   813e8:	2b00      	cmp	r3, #0
   813ea:	d16b      	bne.n	814c4 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   813ec:	4b39      	ldr	r3, [pc, #228]	; (814d4 <vTaskIncrementTick+0xf4>)
   813ee:	681a      	ldr	r2, [r3, #0]
   813f0:	3201      	adds	r2, #1
   813f2:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   813f4:	681b      	ldr	r3, [r3, #0]
   813f6:	bb03      	cbnz	r3, 8143a <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   813f8:	4b37      	ldr	r3, [pc, #220]	; (814d8 <vTaskIncrementTick+0xf8>)
   813fa:	681b      	ldr	r3, [r3, #0]
   813fc:	681b      	ldr	r3, [r3, #0]
   813fe:	b11b      	cbz	r3, 81408 <vTaskIncrementTick+0x28>
   81400:	4b36      	ldr	r3, [pc, #216]	; (814dc <vTaskIncrementTick+0xfc>)
   81402:	4798      	blx	r3
   81404:	bf00      	nop
   81406:	e7fd      	b.n	81404 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   81408:	4b33      	ldr	r3, [pc, #204]	; (814d8 <vTaskIncrementTick+0xf8>)
   8140a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   8140c:	4a34      	ldr	r2, [pc, #208]	; (814e0 <vTaskIncrementTick+0x100>)
   8140e:	6810      	ldr	r0, [r2, #0]
   81410:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81412:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81414:	4a33      	ldr	r2, [pc, #204]	; (814e4 <vTaskIncrementTick+0x104>)
   81416:	6811      	ldr	r1, [r2, #0]
   81418:	3101      	adds	r1, #1
   8141a:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   8141c:	681b      	ldr	r3, [r3, #0]
   8141e:	681b      	ldr	r3, [r3, #0]
   81420:	b923      	cbnz	r3, 8142c <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   81422:	f04f 32ff 	mov.w	r2, #4294967295
   81426:	4b30      	ldr	r3, [pc, #192]	; (814e8 <vTaskIncrementTick+0x108>)
   81428:	601a      	str	r2, [r3, #0]
   8142a:	e006      	b.n	8143a <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   8142c:	4b2a      	ldr	r3, [pc, #168]	; (814d8 <vTaskIncrementTick+0xf8>)
   8142e:	681b      	ldr	r3, [r3, #0]
   81430:	68db      	ldr	r3, [r3, #12]
   81432:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81434:	685a      	ldr	r2, [r3, #4]
   81436:	4b2c      	ldr	r3, [pc, #176]	; (814e8 <vTaskIncrementTick+0x108>)
   81438:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8143a:	4b26      	ldr	r3, [pc, #152]	; (814d4 <vTaskIncrementTick+0xf4>)
   8143c:	681a      	ldr	r2, [r3, #0]
   8143e:	4b2a      	ldr	r3, [pc, #168]	; (814e8 <vTaskIncrementTick+0x108>)
   81440:	681b      	ldr	r3, [r3, #0]
   81442:	429a      	cmp	r2, r3
   81444:	d342      	bcc.n	814cc <vTaskIncrementTick+0xec>
   81446:	4b24      	ldr	r3, [pc, #144]	; (814d8 <vTaskIncrementTick+0xf8>)
   81448:	681b      	ldr	r3, [r3, #0]
   8144a:	681b      	ldr	r3, [r3, #0]
   8144c:	b14b      	cbz	r3, 81462 <vTaskIncrementTick+0x82>
   8144e:	4b22      	ldr	r3, [pc, #136]	; (814d8 <vTaskIncrementTick+0xf8>)
   81450:	681b      	ldr	r3, [r3, #0]
   81452:	68db      	ldr	r3, [r3, #12]
   81454:	68dc      	ldr	r4, [r3, #12]
   81456:	6863      	ldr	r3, [r4, #4]
   81458:	4a1e      	ldr	r2, [pc, #120]	; (814d4 <vTaskIncrementTick+0xf4>)
   8145a:	6812      	ldr	r2, [r2, #0]
   8145c:	4293      	cmp	r3, r2
   8145e:	d913      	bls.n	81488 <vTaskIncrementTick+0xa8>
   81460:	e00e      	b.n	81480 <vTaskIncrementTick+0xa0>
   81462:	f04f 32ff 	mov.w	r2, #4294967295
   81466:	4b20      	ldr	r3, [pc, #128]	; (814e8 <vTaskIncrementTick+0x108>)
   81468:	601a      	str	r2, [r3, #0]
   8146a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8146e:	4b1a      	ldr	r3, [pc, #104]	; (814d8 <vTaskIncrementTick+0xf8>)
   81470:	681b      	ldr	r3, [r3, #0]
   81472:	68db      	ldr	r3, [r3, #12]
   81474:	68dc      	ldr	r4, [r3, #12]
   81476:	6863      	ldr	r3, [r4, #4]
   81478:	4a16      	ldr	r2, [pc, #88]	; (814d4 <vTaskIncrementTick+0xf4>)
   8147a:	6812      	ldr	r2, [r2, #0]
   8147c:	4293      	cmp	r3, r2
   8147e:	d907      	bls.n	81490 <vTaskIncrementTick+0xb0>
   81480:	4a19      	ldr	r2, [pc, #100]	; (814e8 <vTaskIncrementTick+0x108>)
   81482:	6013      	str	r3, [r2, #0]
   81484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81488:	4e18      	ldr	r6, [pc, #96]	; (814ec <vTaskIncrementTick+0x10c>)
   8148a:	4f19      	ldr	r7, [pc, #100]	; (814f0 <vTaskIncrementTick+0x110>)
   8148c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 814fc <vTaskIncrementTick+0x11c>
   81490:	1d25      	adds	r5, r4, #4
   81492:	4628      	mov	r0, r5
   81494:	47b0      	blx	r6
   81496:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81498:	b113      	cbz	r3, 814a0 <vTaskIncrementTick+0xc0>
   8149a:	f104 0018 	add.w	r0, r4, #24
   8149e:	47b0      	blx	r6
   814a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   814a2:	683a      	ldr	r2, [r7, #0]
   814a4:	4293      	cmp	r3, r2
   814a6:	bf88      	it	hi
   814a8:	603b      	strhi	r3, [r7, #0]
   814aa:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   814ae:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   814b2:	4629      	mov	r1, r5
   814b4:	4b0f      	ldr	r3, [pc, #60]	; (814f4 <vTaskIncrementTick+0x114>)
   814b6:	4798      	blx	r3
   814b8:	4b07      	ldr	r3, [pc, #28]	; (814d8 <vTaskIncrementTick+0xf8>)
   814ba:	681b      	ldr	r3, [r3, #0]
   814bc:	681b      	ldr	r3, [r3, #0]
   814be:	2b00      	cmp	r3, #0
   814c0:	d1d5      	bne.n	8146e <vTaskIncrementTick+0x8e>
   814c2:	e7ce      	b.n	81462 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   814c4:	4b0c      	ldr	r3, [pc, #48]	; (814f8 <vTaskIncrementTick+0x118>)
   814c6:	681a      	ldr	r2, [r3, #0]
   814c8:	3201      	adds	r2, #1
   814ca:	601a      	str	r2, [r3, #0]
   814cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   814d0:	2007ab14 	.word	0x2007ab14
   814d4:	2007ab18 	.word	0x2007ab18
   814d8:	2007aa5c 	.word	0x2007aa5c
   814dc:	00080955 	.word	0x00080955
   814e0:	2007ab1c 	.word	0x2007ab1c
   814e4:	2007aaf8 	.word	0x2007aaf8
   814e8:	20070008 	.word	0x20070008
   814ec:	000808cd 	.word	0x000808cd
   814f0:	2007aa90 	.word	0x2007aa90
   814f4:	00080875 	.word	0x00080875
   814f8:	2007aa44 	.word	0x2007aa44
   814fc:	2007aa94 	.word	0x2007aa94

00081500 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81504:	4b31      	ldr	r3, [pc, #196]	; (815cc <xTaskResumeAll+0xcc>)
   81506:	681b      	ldr	r3, [r3, #0]
   81508:	b91b      	cbnz	r3, 81512 <xTaskResumeAll+0x12>
   8150a:	4b31      	ldr	r3, [pc, #196]	; (815d0 <xTaskResumeAll+0xd0>)
   8150c:	4798      	blx	r3
   8150e:	bf00      	nop
   81510:	e7fd      	b.n	8150e <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81512:	4b30      	ldr	r3, [pc, #192]	; (815d4 <xTaskResumeAll+0xd4>)
   81514:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   81516:	4b2d      	ldr	r3, [pc, #180]	; (815cc <xTaskResumeAll+0xcc>)
   81518:	681a      	ldr	r2, [r3, #0]
   8151a:	3a01      	subs	r2, #1
   8151c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8151e:	681b      	ldr	r3, [r3, #0]
   81520:	2b00      	cmp	r3, #0
   81522:	d148      	bne.n	815b6 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81524:	4b2c      	ldr	r3, [pc, #176]	; (815d8 <xTaskResumeAll+0xd8>)
   81526:	681b      	ldr	r3, [r3, #0]
   81528:	2b00      	cmp	r3, #0
   8152a:	d046      	beq.n	815ba <xTaskResumeAll+0xba>
   8152c:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   8152e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81604 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81532:	4f2a      	ldr	r7, [pc, #168]	; (815dc <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81534:	4e2a      	ldr	r6, [pc, #168]	; (815e0 <xTaskResumeAll+0xe0>)
   81536:	e01d      	b.n	81574 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81538:	f8d8 300c 	ldr.w	r3, [r8, #12]
   8153c:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   8153e:	f104 0018 	add.w	r0, r4, #24
   81542:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81544:	f104 0904 	add.w	r9, r4, #4
   81548:	4648      	mov	r0, r9
   8154a:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   8154c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8154e:	6832      	ldr	r2, [r6, #0]
   81550:	4293      	cmp	r3, r2
   81552:	bf88      	it	hi
   81554:	6033      	strhi	r3, [r6, #0]
   81556:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8155a:	4822      	ldr	r0, [pc, #136]	; (815e4 <xTaskResumeAll+0xe4>)
   8155c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81560:	4649      	mov	r1, r9
   81562:	4b21      	ldr	r3, [pc, #132]	; (815e8 <xTaskResumeAll+0xe8>)
   81564:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81566:	4b21      	ldr	r3, [pc, #132]	; (815ec <xTaskResumeAll+0xec>)
   81568:	681b      	ldr	r3, [r3, #0]
   8156a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8156c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8156e:	429a      	cmp	r2, r3
   81570:	bf28      	it	cs
   81572:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81574:	f8d8 3000 	ldr.w	r3, [r8]
   81578:	2b00      	cmp	r3, #0
   8157a:	d1dd      	bne.n	81538 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8157c:	4b1c      	ldr	r3, [pc, #112]	; (815f0 <xTaskResumeAll+0xf0>)
   8157e:	681b      	ldr	r3, [r3, #0]
   81580:	b163      	cbz	r3, 8159c <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81582:	4b1b      	ldr	r3, [pc, #108]	; (815f0 <xTaskResumeAll+0xf0>)
   81584:	681b      	ldr	r3, [r3, #0]
   81586:	b17b      	cbz	r3, 815a8 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81588:	4d1a      	ldr	r5, [pc, #104]	; (815f4 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   8158a:	4c19      	ldr	r4, [pc, #100]	; (815f0 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   8158c:	47a8      	blx	r5
						--uxMissedTicks;
   8158e:	6823      	ldr	r3, [r4, #0]
   81590:	3b01      	subs	r3, #1
   81592:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81594:	6823      	ldr	r3, [r4, #0]
   81596:	2b00      	cmp	r3, #0
   81598:	d1f8      	bne.n	8158c <xTaskResumeAll+0x8c>
   8159a:	e005      	b.n	815a8 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   8159c:	2d01      	cmp	r5, #1
   8159e:	d003      	beq.n	815a8 <xTaskResumeAll+0xa8>
   815a0:	4b15      	ldr	r3, [pc, #84]	; (815f8 <xTaskResumeAll+0xf8>)
   815a2:	681b      	ldr	r3, [r3, #0]
   815a4:	2b01      	cmp	r3, #1
   815a6:	d10a      	bne.n	815be <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   815a8:	2200      	movs	r2, #0
   815aa:	4b13      	ldr	r3, [pc, #76]	; (815f8 <xTaskResumeAll+0xf8>)
   815ac:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   815ae:	4b13      	ldr	r3, [pc, #76]	; (815fc <xTaskResumeAll+0xfc>)
   815b0:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   815b2:	2401      	movs	r4, #1
   815b4:	e004      	b.n	815c0 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   815b6:	2400      	movs	r4, #0
   815b8:	e002      	b.n	815c0 <xTaskResumeAll+0xc0>
   815ba:	2400      	movs	r4, #0
   815bc:	e000      	b.n	815c0 <xTaskResumeAll+0xc0>
   815be:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   815c0:	4b0f      	ldr	r3, [pc, #60]	; (81600 <xTaskResumeAll+0x100>)
   815c2:	4798      	blx	r3

	return xAlreadyYielded;
}
   815c4:	4620      	mov	r0, r4
   815c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   815ca:	bf00      	nop
   815cc:	2007ab14 	.word	0x2007ab14
   815d0:	00080955 	.word	0x00080955
   815d4:	00080965 	.word	0x00080965
   815d8:	2007ab3c 	.word	0x2007ab3c
   815dc:	000808cd 	.word	0x000808cd
   815e0:	2007aa90 	.word	0x2007aa90
   815e4:	2007aa94 	.word	0x2007aa94
   815e8:	00080875 	.word	0x00080875
   815ec:	2007aafc 	.word	0x2007aafc
   815f0:	2007aa44 	.word	0x2007aa44
   815f4:	000813e1 	.word	0x000813e1
   815f8:	2007ab38 	.word	0x2007ab38
   815fc:	00080945 	.word	0x00080945
   81600:	00080985 	.word	0x00080985
   81604:	2007ab00 	.word	0x2007ab00

00081608 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   81608:	b538      	push	{r3, r4, r5, lr}
   8160a:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   8160c:	4605      	mov	r5, r0
   8160e:	b918      	cbnz	r0, 81618 <vTaskDelayUntil+0x10>
   81610:	4b19      	ldr	r3, [pc, #100]	; (81678 <vTaskDelayUntil+0x70>)
   81612:	4798      	blx	r3
   81614:	bf00      	nop
   81616:	e7fd      	b.n	81614 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   81618:	b919      	cbnz	r1, 81622 <vTaskDelayUntil+0x1a>
   8161a:	4b17      	ldr	r3, [pc, #92]	; (81678 <vTaskDelayUntil+0x70>)
   8161c:	4798      	blx	r3
   8161e:	bf00      	nop
   81620:	e7fd      	b.n	8161e <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81622:	4b16      	ldr	r3, [pc, #88]	; (8167c <vTaskDelayUntil+0x74>)
   81624:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   81626:	682b      	ldr	r3, [r5, #0]
   81628:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
   8162a:	4a15      	ldr	r2, [pc, #84]	; (81680 <vTaskDelayUntil+0x78>)
   8162c:	6812      	ldr	r2, [r2, #0]
   8162e:	4293      	cmp	r3, r2
   81630:	d907      	bls.n	81642 <vTaskDelayUntil+0x3a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81632:	42a3      	cmp	r3, r4
   81634:	d91c      	bls.n	81670 <vTaskDelayUntil+0x68>
   81636:	4b12      	ldr	r3, [pc, #72]	; (81680 <vTaskDelayUntil+0x78>)
   81638:	681b      	ldr	r3, [r3, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   8163a:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   8163c:	429c      	cmp	r4, r3
   8163e:	d90f      	bls.n	81660 <vTaskDelayUntil+0x58>
   81640:	e006      	b.n	81650 <vTaskDelayUntil+0x48>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81642:	42a3      	cmp	r3, r4
   81644:	d812      	bhi.n	8166c <vTaskDelayUntil+0x64>
   81646:	4b0e      	ldr	r3, [pc, #56]	; (81680 <vTaskDelayUntil+0x78>)
   81648:	681b      	ldr	r3, [r3, #0]
   8164a:	429c      	cmp	r4, r3
   8164c:	d80e      	bhi.n	8166c <vTaskDelayUntil+0x64>
   8164e:	e00f      	b.n	81670 <vTaskDelayUntil+0x68>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81650:	4b0c      	ldr	r3, [pc, #48]	; (81684 <vTaskDelayUntil+0x7c>)
   81652:	6818      	ldr	r0, [r3, #0]
   81654:	3004      	adds	r0, #4
   81656:	4b0c      	ldr	r3, [pc, #48]	; (81688 <vTaskDelayUntil+0x80>)
   81658:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   8165a:	4620      	mov	r0, r4
   8165c:	4b0b      	ldr	r3, [pc, #44]	; (8168c <vTaskDelayUntil+0x84>)
   8165e:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81660:	4b0b      	ldr	r3, [pc, #44]	; (81690 <vTaskDelayUntil+0x88>)
   81662:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81664:	b930      	cbnz	r0, 81674 <vTaskDelayUntil+0x6c>
		{
			portYIELD_WITHIN_API();
   81666:	4b0b      	ldr	r3, [pc, #44]	; (81694 <vTaskDelayUntil+0x8c>)
   81668:	4798      	blx	r3
   8166a:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   8166c:	602c      	str	r4, [r5, #0]
   8166e:	e7ef      	b.n	81650 <vTaskDelayUntil+0x48>
   81670:	602c      	str	r4, [r5, #0]
   81672:	e7f5      	b.n	81660 <vTaskDelayUntil+0x58>
   81674:	bd38      	pop	{r3, r4, r5, pc}
   81676:	bf00      	nop
   81678:	00080955 	.word	0x00080955
   8167c:	000813b1 	.word	0x000813b1
   81680:	2007ab18 	.word	0x2007ab18
   81684:	2007aafc 	.word	0x2007aafc
   81688:	000808cd 	.word	0x000808cd
   8168c:	000810e9 	.word	0x000810e9
   81690:	00081501 	.word	0x00081501
   81694:	00080945 	.word	0x00080945

00081698 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81698:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8169a:	4d15      	ldr	r5, [pc, #84]	; (816f0 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   8169c:	4e15      	ldr	r6, [pc, #84]	; (816f4 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   8169e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81718 <prvIdleTask+0x80>
   816a2:	e01c      	b.n	816de <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   816a4:	4b14      	ldr	r3, [pc, #80]	; (816f8 <prvIdleTask+0x60>)
   816a6:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   816a8:	4b14      	ldr	r3, [pc, #80]	; (816fc <prvIdleTask+0x64>)
   816aa:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   816ac:	4b14      	ldr	r3, [pc, #80]	; (81700 <prvIdleTask+0x68>)
   816ae:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   816b0:	b1ac      	cbz	r4, 816de <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   816b2:	4b14      	ldr	r3, [pc, #80]	; (81704 <prvIdleTask+0x6c>)
   816b4:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   816b6:	4b11      	ldr	r3, [pc, #68]	; (816fc <prvIdleTask+0x64>)
   816b8:	68db      	ldr	r3, [r3, #12]
   816ba:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   816bc:	1d20      	adds	r0, r4, #4
   816be:	4b12      	ldr	r3, [pc, #72]	; (81708 <prvIdleTask+0x70>)
   816c0:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   816c2:	4b12      	ldr	r3, [pc, #72]	; (8170c <prvIdleTask+0x74>)
   816c4:	681a      	ldr	r2, [r3, #0]
   816c6:	3a01      	subs	r2, #1
   816c8:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   816ca:	682b      	ldr	r3, [r5, #0]
   816cc:	3b01      	subs	r3, #1
   816ce:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   816d0:	4b0f      	ldr	r3, [pc, #60]	; (81710 <prvIdleTask+0x78>)
   816d2:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   816d4:	6b20      	ldr	r0, [r4, #48]	; 0x30
   816d6:	4f0f      	ldr	r7, [pc, #60]	; (81714 <prvIdleTask+0x7c>)
   816d8:	47b8      	blx	r7
		vPortFree( pxTCB );
   816da:	4620      	mov	r0, r4
   816dc:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   816de:	682b      	ldr	r3, [r5, #0]
   816e0:	2b00      	cmp	r3, #0
   816e2:	d1df      	bne.n	816a4 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   816e4:	6833      	ldr	r3, [r6, #0]
   816e6:	2b01      	cmp	r3, #1
   816e8:	d9f9      	bls.n	816de <prvIdleTask+0x46>
			{
				taskYIELD();
   816ea:	47c0      	blx	r8
   816ec:	e7f7      	b.n	816de <prvIdleTask+0x46>
   816ee:	bf00      	nop
   816f0:	2007aa64 	.word	0x2007aa64
   816f4:	2007aa94 	.word	0x2007aa94
   816f8:	000813b1 	.word	0x000813b1
   816fc:	2007aa68 	.word	0x2007aa68
   81700:	00081501 	.word	0x00081501
   81704:	00080965 	.word	0x00080965
   81708:	000808cd 	.word	0x000808cd
   8170c:	2007ab3c 	.word	0x2007ab3c
   81710:	00080985 	.word	0x00080985
   81714:	00080b75 	.word	0x00080b75
   81718:	00080945 	.word	0x00080945

0008171c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   8171c:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   8171e:	4b1d      	ldr	r3, [pc, #116]	; (81794 <vTaskSwitchContext+0x78>)
   81720:	681b      	ldr	r3, [r3, #0]
   81722:	b95b      	cbnz	r3, 8173c <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81724:	4b1c      	ldr	r3, [pc, #112]	; (81798 <vTaskSwitchContext+0x7c>)
   81726:	681b      	ldr	r3, [r3, #0]
   81728:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8172c:	009b      	lsls	r3, r3, #2
   8172e:	4a1b      	ldr	r2, [pc, #108]	; (8179c <vTaskSwitchContext+0x80>)
   81730:	58d3      	ldr	r3, [r2, r3]
   81732:	b9cb      	cbnz	r3, 81768 <vTaskSwitchContext+0x4c>
   81734:	4b18      	ldr	r3, [pc, #96]	; (81798 <vTaskSwitchContext+0x7c>)
   81736:	681b      	ldr	r3, [r3, #0]
   81738:	b953      	cbnz	r3, 81750 <vTaskSwitchContext+0x34>
   8173a:	e005      	b.n	81748 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   8173c:	2201      	movs	r2, #1
   8173e:	4b18      	ldr	r3, [pc, #96]	; (817a0 <vTaskSwitchContext+0x84>)
   81740:	601a      	str	r2, [r3, #0]
   81742:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81744:	681a      	ldr	r2, [r3, #0]
   81746:	b92a      	cbnz	r2, 81754 <vTaskSwitchContext+0x38>
   81748:	4b16      	ldr	r3, [pc, #88]	; (817a4 <vTaskSwitchContext+0x88>)
   8174a:	4798      	blx	r3
   8174c:	bf00      	nop
   8174e:	e7fd      	b.n	8174c <vTaskSwitchContext+0x30>
   81750:	4b11      	ldr	r3, [pc, #68]	; (81798 <vTaskSwitchContext+0x7c>)
   81752:	4912      	ldr	r1, [pc, #72]	; (8179c <vTaskSwitchContext+0x80>)
   81754:	681a      	ldr	r2, [r3, #0]
   81756:	3a01      	subs	r2, #1
   81758:	601a      	str	r2, [r3, #0]
   8175a:	681a      	ldr	r2, [r3, #0]
   8175c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81760:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81764:	2a00      	cmp	r2, #0
   81766:	d0ed      	beq.n	81744 <vTaskSwitchContext+0x28>
   81768:	4b0b      	ldr	r3, [pc, #44]	; (81798 <vTaskSwitchContext+0x7c>)
   8176a:	681b      	ldr	r3, [r3, #0]
   8176c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81770:	4a0a      	ldr	r2, [pc, #40]	; (8179c <vTaskSwitchContext+0x80>)
   81772:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81776:	685a      	ldr	r2, [r3, #4]
   81778:	6852      	ldr	r2, [r2, #4]
   8177a:	605a      	str	r2, [r3, #4]
   8177c:	f103 0108 	add.w	r1, r3, #8
   81780:	428a      	cmp	r2, r1
   81782:	bf04      	itt	eq
   81784:	6852      	ldreq	r2, [r2, #4]
   81786:	605a      	streq	r2, [r3, #4]
   81788:	685b      	ldr	r3, [r3, #4]
   8178a:	68da      	ldr	r2, [r3, #12]
   8178c:	4b06      	ldr	r3, [pc, #24]	; (817a8 <vTaskSwitchContext+0x8c>)
   8178e:	601a      	str	r2, [r3, #0]
   81790:	bd08      	pop	{r3, pc}
   81792:	bf00      	nop
   81794:	2007ab14 	.word	0x2007ab14
   81798:	2007aa90 	.word	0x2007aa90
   8179c:	2007aa94 	.word	0x2007aa94
   817a0:	2007ab38 	.word	0x2007ab38
   817a4:	00080955 	.word	0x00080955
   817a8:	2007aafc 	.word	0x2007aafc

000817ac <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   817ac:	b538      	push	{r3, r4, r5, lr}
   817ae:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   817b0:	b918      	cbnz	r0, 817ba <vTaskPlaceOnEventList+0xe>
   817b2:	4b0e      	ldr	r3, [pc, #56]	; (817ec <vTaskPlaceOnEventList+0x40>)
   817b4:	4798      	blx	r3
   817b6:	bf00      	nop
   817b8:	e7fd      	b.n	817b6 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   817ba:	4d0d      	ldr	r5, [pc, #52]	; (817f0 <vTaskPlaceOnEventList+0x44>)
   817bc:	6829      	ldr	r1, [r5, #0]
   817be:	3118      	adds	r1, #24
   817c0:	4b0c      	ldr	r3, [pc, #48]	; (817f4 <vTaskPlaceOnEventList+0x48>)
   817c2:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   817c4:	6828      	ldr	r0, [r5, #0]
   817c6:	3004      	adds	r0, #4
   817c8:	4b0b      	ldr	r3, [pc, #44]	; (817f8 <vTaskPlaceOnEventList+0x4c>)
   817ca:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   817cc:	f1b4 3fff 	cmp.w	r4, #4294967295
   817d0:	d105      	bne.n	817de <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   817d2:	6829      	ldr	r1, [r5, #0]
   817d4:	4809      	ldr	r0, [pc, #36]	; (817fc <vTaskPlaceOnEventList+0x50>)
   817d6:	3104      	adds	r1, #4
   817d8:	4b09      	ldr	r3, [pc, #36]	; (81800 <vTaskPlaceOnEventList+0x54>)
   817da:	4798      	blx	r3
   817dc:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   817de:	4b09      	ldr	r3, [pc, #36]	; (81804 <vTaskPlaceOnEventList+0x58>)
   817e0:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   817e2:	4420      	add	r0, r4
   817e4:	4b08      	ldr	r3, [pc, #32]	; (81808 <vTaskPlaceOnEventList+0x5c>)
   817e6:	4798      	blx	r3
   817e8:	bd38      	pop	{r3, r4, r5, pc}
   817ea:	bf00      	nop
   817ec:	00080955 	.word	0x00080955
   817f0:	2007aafc 	.word	0x2007aafc
   817f4:	00080891 	.word	0x00080891
   817f8:	000808cd 	.word	0x000808cd
   817fc:	2007aa48 	.word	0x2007aa48
   81800:	00080875 	.word	0x00080875
   81804:	2007ab18 	.word	0x2007ab18
   81808:	000810e9 	.word	0x000810e9

0008180c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   8180c:	b538      	push	{r3, r4, r5, lr}
   8180e:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81810:	b918      	cbnz	r0, 8181a <vTaskPlaceOnEventListRestricted+0xe>
   81812:	4b09      	ldr	r3, [pc, #36]	; (81838 <vTaskPlaceOnEventListRestricted+0x2c>)
   81814:	4798      	blx	r3
   81816:	bf00      	nop
   81818:	e7fd      	b.n	81816 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8181a:	4c08      	ldr	r4, [pc, #32]	; (8183c <vTaskPlaceOnEventListRestricted+0x30>)
   8181c:	6821      	ldr	r1, [r4, #0]
   8181e:	3118      	adds	r1, #24
   81820:	4b07      	ldr	r3, [pc, #28]	; (81840 <vTaskPlaceOnEventListRestricted+0x34>)
   81822:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81824:	6820      	ldr	r0, [r4, #0]
   81826:	3004      	adds	r0, #4
   81828:	4b06      	ldr	r3, [pc, #24]	; (81844 <vTaskPlaceOnEventListRestricted+0x38>)
   8182a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   8182c:	4b06      	ldr	r3, [pc, #24]	; (81848 <vTaskPlaceOnEventListRestricted+0x3c>)
   8182e:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81830:	4428      	add	r0, r5
   81832:	4b06      	ldr	r3, [pc, #24]	; (8184c <vTaskPlaceOnEventListRestricted+0x40>)
   81834:	4798      	blx	r3
   81836:	bd38      	pop	{r3, r4, r5, pc}
   81838:	00080955 	.word	0x00080955
   8183c:	2007aafc 	.word	0x2007aafc
   81840:	00080875 	.word	0x00080875
   81844:	000808cd 	.word	0x000808cd
   81848:	2007ab18 	.word	0x2007ab18
   8184c:	000810e9 	.word	0x000810e9

00081850 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81850:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81852:	68c3      	ldr	r3, [r0, #12]
   81854:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81856:	b91c      	cbnz	r4, 81860 <xTaskRemoveFromEventList+0x10>
   81858:	4b16      	ldr	r3, [pc, #88]	; (818b4 <xTaskRemoveFromEventList+0x64>)
   8185a:	4798      	blx	r3
   8185c:	bf00      	nop
   8185e:	e7fd      	b.n	8185c <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81860:	f104 0518 	add.w	r5, r4, #24
   81864:	4628      	mov	r0, r5
   81866:	4b14      	ldr	r3, [pc, #80]	; (818b8 <xTaskRemoveFromEventList+0x68>)
   81868:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8186a:	4b14      	ldr	r3, [pc, #80]	; (818bc <xTaskRemoveFromEventList+0x6c>)
   8186c:	681b      	ldr	r3, [r3, #0]
   8186e:	b99b      	cbnz	r3, 81898 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81870:	1d25      	adds	r5, r4, #4
   81872:	4628      	mov	r0, r5
   81874:	4b10      	ldr	r3, [pc, #64]	; (818b8 <xTaskRemoveFromEventList+0x68>)
   81876:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81878:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8187a:	4a11      	ldr	r2, [pc, #68]	; (818c0 <xTaskRemoveFromEventList+0x70>)
   8187c:	6812      	ldr	r2, [r2, #0]
   8187e:	4293      	cmp	r3, r2
   81880:	bf84      	itt	hi
   81882:	4a0f      	ldrhi	r2, [pc, #60]	; (818c0 <xTaskRemoveFromEventList+0x70>)
   81884:	6013      	strhi	r3, [r2, #0]
   81886:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8188a:	480e      	ldr	r0, [pc, #56]	; (818c4 <xTaskRemoveFromEventList+0x74>)
   8188c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81890:	4629      	mov	r1, r5
   81892:	4b0d      	ldr	r3, [pc, #52]	; (818c8 <xTaskRemoveFromEventList+0x78>)
   81894:	4798      	blx	r3
   81896:	e003      	b.n	818a0 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81898:	480c      	ldr	r0, [pc, #48]	; (818cc <xTaskRemoveFromEventList+0x7c>)
   8189a:	4629      	mov	r1, r5
   8189c:	4b0a      	ldr	r3, [pc, #40]	; (818c8 <xTaskRemoveFromEventList+0x78>)
   8189e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   818a0:	4b0b      	ldr	r3, [pc, #44]	; (818d0 <xTaskRemoveFromEventList+0x80>)
   818a2:	681b      	ldr	r3, [r3, #0]
   818a4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   818a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   818a8:	4298      	cmp	r0, r3
   818aa:	bf34      	ite	cc
   818ac:	2000      	movcc	r0, #0
   818ae:	2001      	movcs	r0, #1
   818b0:	bd38      	pop	{r3, r4, r5, pc}
   818b2:	bf00      	nop
   818b4:	00080955 	.word	0x00080955
   818b8:	000808cd 	.word	0x000808cd
   818bc:	2007ab14 	.word	0x2007ab14
   818c0:	2007aa90 	.word	0x2007aa90
   818c4:	2007aa94 	.word	0x2007aa94
   818c8:	00080875 	.word	0x00080875
   818cc:	2007ab00 	.word	0x2007ab00
   818d0:	2007aafc 	.word	0x2007aafc

000818d4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   818d4:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   818d6:	b918      	cbnz	r0, 818e0 <vTaskSetTimeOutState+0xc>
   818d8:	4b05      	ldr	r3, [pc, #20]	; (818f0 <vTaskSetTimeOutState+0x1c>)
   818da:	4798      	blx	r3
   818dc:	bf00      	nop
   818de:	e7fd      	b.n	818dc <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   818e0:	4a04      	ldr	r2, [pc, #16]	; (818f4 <vTaskSetTimeOutState+0x20>)
   818e2:	6812      	ldr	r2, [r2, #0]
   818e4:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   818e6:	4a04      	ldr	r2, [pc, #16]	; (818f8 <vTaskSetTimeOutState+0x24>)
   818e8:	6812      	ldr	r2, [r2, #0]
   818ea:	6042      	str	r2, [r0, #4]
   818ec:	bd08      	pop	{r3, pc}
   818ee:	bf00      	nop
   818f0:	00080955 	.word	0x00080955
   818f4:	2007aaf8 	.word	0x2007aaf8
   818f8:	2007ab18 	.word	0x2007ab18

000818fc <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   818fc:	b538      	push	{r3, r4, r5, lr}
   818fe:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81900:	4604      	mov	r4, r0
   81902:	b918      	cbnz	r0, 8190c <xTaskCheckForTimeOut+0x10>
   81904:	4b18      	ldr	r3, [pc, #96]	; (81968 <xTaskCheckForTimeOut+0x6c>)
   81906:	4798      	blx	r3
   81908:	bf00      	nop
   8190a:	e7fd      	b.n	81908 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   8190c:	b919      	cbnz	r1, 81916 <xTaskCheckForTimeOut+0x1a>
   8190e:	4b16      	ldr	r3, [pc, #88]	; (81968 <xTaskCheckForTimeOut+0x6c>)
   81910:	4798      	blx	r3
   81912:	bf00      	nop
   81914:	e7fd      	b.n	81912 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81916:	4b15      	ldr	r3, [pc, #84]	; (8196c <xTaskCheckForTimeOut+0x70>)
   81918:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   8191a:	682b      	ldr	r3, [r5, #0]
   8191c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81920:	d019      	beq.n	81956 <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81922:	4a13      	ldr	r2, [pc, #76]	; (81970 <xTaskCheckForTimeOut+0x74>)
   81924:	6811      	ldr	r1, [r2, #0]
   81926:	6822      	ldr	r2, [r4, #0]
   81928:	428a      	cmp	r2, r1
   8192a:	d004      	beq.n	81936 <xTaskCheckForTimeOut+0x3a>
   8192c:	4a11      	ldr	r2, [pc, #68]	; (81974 <xTaskCheckForTimeOut+0x78>)
   8192e:	6811      	ldr	r1, [r2, #0]
   81930:	6862      	ldr	r2, [r4, #4]
   81932:	428a      	cmp	r2, r1
   81934:	d911      	bls.n	8195a <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81936:	4a0f      	ldr	r2, [pc, #60]	; (81974 <xTaskCheckForTimeOut+0x78>)
   81938:	6811      	ldr	r1, [r2, #0]
   8193a:	6862      	ldr	r2, [r4, #4]
   8193c:	1a89      	subs	r1, r1, r2
   8193e:	428b      	cmp	r3, r1
   81940:	d90d      	bls.n	8195e <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81942:	490c      	ldr	r1, [pc, #48]	; (81974 <xTaskCheckForTimeOut+0x78>)
   81944:	6809      	ldr	r1, [r1, #0]
   81946:	1a52      	subs	r2, r2, r1
   81948:	4413      	add	r3, r2
   8194a:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   8194c:	4620      	mov	r0, r4
   8194e:	4b0a      	ldr	r3, [pc, #40]	; (81978 <xTaskCheckForTimeOut+0x7c>)
   81950:	4798      	blx	r3
			xReturn = pdFALSE;
   81952:	2400      	movs	r4, #0
   81954:	e004      	b.n	81960 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81956:	2400      	movs	r4, #0
   81958:	e002      	b.n	81960 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   8195a:	2401      	movs	r4, #1
   8195c:	e000      	b.n	81960 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   8195e:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81960:	4b06      	ldr	r3, [pc, #24]	; (8197c <xTaskCheckForTimeOut+0x80>)
   81962:	4798      	blx	r3

	return xReturn;
}
   81964:	4620      	mov	r0, r4
   81966:	bd38      	pop	{r3, r4, r5, pc}
   81968:	00080955 	.word	0x00080955
   8196c:	00080965 	.word	0x00080965
   81970:	2007aaf8 	.word	0x2007aaf8
   81974:	2007ab18 	.word	0x2007ab18
   81978:	000818d5 	.word	0x000818d5
   8197c:	00080985 	.word	0x00080985

00081980 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81980:	2201      	movs	r2, #1
   81982:	4b01      	ldr	r3, [pc, #4]	; (81988 <vTaskMissedYield+0x8>)
   81984:	601a      	str	r2, [r3, #0]
   81986:	4770      	bx	lr
   81988:	2007ab38 	.word	0x2007ab38

0008198c <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   8198c:	4b01      	ldr	r3, [pc, #4]	; (81994 <xTaskGetCurrentTaskHandle+0x8>)
   8198e:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81990:	4770      	bx	lr
   81992:	bf00      	nop
   81994:	2007aafc 	.word	0x2007aafc

00081998 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81998:	4b05      	ldr	r3, [pc, #20]	; (819b0 <xTaskGetSchedulerState+0x18>)
   8199a:	681b      	ldr	r3, [r3, #0]
   8199c:	b133      	cbz	r3, 819ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8199e:	4b05      	ldr	r3, [pc, #20]	; (819b4 <xTaskGetSchedulerState+0x1c>)
   819a0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   819a2:	2b00      	cmp	r3, #0
   819a4:	bf14      	ite	ne
   819a6:	2002      	movne	r0, #2
   819a8:	2001      	moveq	r0, #1
   819aa:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   819ac:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   819ae:	4770      	bx	lr
   819b0:	2007aa60 	.word	0x2007aa60
   819b4:	2007ab14 	.word	0x2007ab14

000819b8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   819b8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   819ba:	4604      	mov	r4, r0
   819bc:	2800      	cmp	r0, #0
   819be:	d02e      	beq.n	81a1e <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   819c0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   819c2:	4a17      	ldr	r2, [pc, #92]	; (81a20 <vTaskPriorityInherit+0x68>)
   819c4:	6812      	ldr	r2, [r2, #0]
   819c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   819c8:	4293      	cmp	r3, r2
   819ca:	d228      	bcs.n	81a1e <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   819cc:	4a14      	ldr	r2, [pc, #80]	; (81a20 <vTaskPriorityInherit+0x68>)
   819ce:	6812      	ldr	r2, [r2, #0]
   819d0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   819d2:	f1c2 0205 	rsb	r2, r2, #5
   819d6:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   819d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   819dc:	4a11      	ldr	r2, [pc, #68]	; (81a24 <vTaskPriorityInherit+0x6c>)
   819de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   819e2:	6942      	ldr	r2, [r0, #20]
   819e4:	429a      	cmp	r2, r3
   819e6:	d116      	bne.n	81a16 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   819e8:	1d05      	adds	r5, r0, #4
   819ea:	4628      	mov	r0, r5
   819ec:	4b0e      	ldr	r3, [pc, #56]	; (81a28 <vTaskPriorityInherit+0x70>)
   819ee:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   819f0:	4b0b      	ldr	r3, [pc, #44]	; (81a20 <vTaskPriorityInherit+0x68>)
   819f2:	681b      	ldr	r3, [r3, #0]
   819f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   819f6:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   819f8:	4a0c      	ldr	r2, [pc, #48]	; (81a2c <vTaskPriorityInherit+0x74>)
   819fa:	6812      	ldr	r2, [r2, #0]
   819fc:	4293      	cmp	r3, r2
   819fe:	bf84      	itt	hi
   81a00:	4a0a      	ldrhi	r2, [pc, #40]	; (81a2c <vTaskPriorityInherit+0x74>)
   81a02:	6013      	strhi	r3, [r2, #0]
   81a04:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a08:	4806      	ldr	r0, [pc, #24]	; (81a24 <vTaskPriorityInherit+0x6c>)
   81a0a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81a0e:	4629      	mov	r1, r5
   81a10:	4b07      	ldr	r3, [pc, #28]	; (81a30 <vTaskPriorityInherit+0x78>)
   81a12:	4798      	blx	r3
   81a14:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81a16:	4b02      	ldr	r3, [pc, #8]	; (81a20 <vTaskPriorityInherit+0x68>)
   81a18:	681b      	ldr	r3, [r3, #0]
   81a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81a1c:	62c3      	str	r3, [r0, #44]	; 0x2c
   81a1e:	bd38      	pop	{r3, r4, r5, pc}
   81a20:	2007aafc 	.word	0x2007aafc
   81a24:	2007aa94 	.word	0x2007aa94
   81a28:	000808cd 	.word	0x000808cd
   81a2c:	2007aa90 	.word	0x2007aa90
   81a30:	00080875 	.word	0x00080875

00081a34 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81a34:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81a36:	4604      	mov	r4, r0
   81a38:	b1d0      	cbz	r0, 81a70 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81a3a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81a3c:	6c83      	ldr	r3, [r0, #72]	; 0x48
   81a3e:	429a      	cmp	r2, r3
   81a40:	d016      	beq.n	81a70 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81a42:	1d05      	adds	r5, r0, #4
   81a44:	4628      	mov	r0, r5
   81a46:	4b0b      	ldr	r3, [pc, #44]	; (81a74 <vTaskPriorityDisinherit+0x40>)
   81a48:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81a4a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81a4c:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81a4e:	f1c3 0205 	rsb	r2, r3, #5
   81a52:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81a54:	4a08      	ldr	r2, [pc, #32]	; (81a78 <vTaskPriorityDisinherit+0x44>)
   81a56:	6812      	ldr	r2, [r2, #0]
   81a58:	4293      	cmp	r3, r2
   81a5a:	bf84      	itt	hi
   81a5c:	4a06      	ldrhi	r2, [pc, #24]	; (81a78 <vTaskPriorityDisinherit+0x44>)
   81a5e:	6013      	strhi	r3, [r2, #0]
   81a60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a64:	4805      	ldr	r0, [pc, #20]	; (81a7c <vTaskPriorityDisinherit+0x48>)
   81a66:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81a6a:	4629      	mov	r1, r5
   81a6c:	4b04      	ldr	r3, [pc, #16]	; (81a80 <vTaskPriorityDisinherit+0x4c>)
   81a6e:	4798      	blx	r3
   81a70:	bd38      	pop	{r3, r4, r5, pc}
   81a72:	bf00      	nop
   81a74:	000808cd 	.word	0x000808cd
   81a78:	2007aa90 	.word	0x2007aa90
   81a7c:	2007aa94 	.word	0x2007aa94
   81a80:	00080875 	.word	0x00080875

00081a84 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81a84:	b510      	push	{r4, lr}
   81a86:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81a88:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81a8a:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81a8c:	4291      	cmp	r1, r2
   81a8e:	d80a      	bhi.n	81aa6 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81a90:	1ad2      	subs	r2, r2, r3
   81a92:	6981      	ldr	r1, [r0, #24]
   81a94:	428a      	cmp	r2, r1
   81a96:	d211      	bcs.n	81abc <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81a98:	4b0a      	ldr	r3, [pc, #40]	; (81ac4 <prvInsertTimerInActiveList+0x40>)
   81a9a:	6818      	ldr	r0, [r3, #0]
   81a9c:	1d21      	adds	r1, r4, #4
   81a9e:	4b0a      	ldr	r3, [pc, #40]	; (81ac8 <prvInsertTimerInActiveList+0x44>)
   81aa0:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81aa2:	2000      	movs	r0, #0
   81aa4:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81aa6:	429a      	cmp	r2, r3
   81aa8:	d201      	bcs.n	81aae <prvInsertTimerInActiveList+0x2a>
   81aaa:	4299      	cmp	r1, r3
   81aac:	d208      	bcs.n	81ac0 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81aae:	4b07      	ldr	r3, [pc, #28]	; (81acc <prvInsertTimerInActiveList+0x48>)
   81ab0:	6818      	ldr	r0, [r3, #0]
   81ab2:	1d21      	adds	r1, r4, #4
   81ab4:	4b04      	ldr	r3, [pc, #16]	; (81ac8 <prvInsertTimerInActiveList+0x44>)
   81ab6:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81ab8:	2000      	movs	r0, #0
   81aba:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81abc:	2001      	movs	r0, #1
   81abe:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81ac0:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81ac2:	bd10      	pop	{r4, pc}
   81ac4:	2007ab78 	.word	0x2007ab78
   81ac8:	00080891 	.word	0x00080891
   81acc:	2007ab44 	.word	0x2007ab44

00081ad0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81ad0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81ad2:	4b0d      	ldr	r3, [pc, #52]	; (81b08 <prvCheckForValidListAndQueue+0x38>)
   81ad4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81ad6:	4b0d      	ldr	r3, [pc, #52]	; (81b0c <prvCheckForValidListAndQueue+0x3c>)
   81ad8:	681b      	ldr	r3, [r3, #0]
   81ada:	b98b      	cbnz	r3, 81b00 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81adc:	4d0c      	ldr	r5, [pc, #48]	; (81b10 <prvCheckForValidListAndQueue+0x40>)
   81ade:	4628      	mov	r0, r5
   81ae0:	4e0c      	ldr	r6, [pc, #48]	; (81b14 <prvCheckForValidListAndQueue+0x44>)
   81ae2:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81ae4:	4c0c      	ldr	r4, [pc, #48]	; (81b18 <prvCheckForValidListAndQueue+0x48>)
   81ae6:	4620      	mov	r0, r4
   81ae8:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81aea:	4b0c      	ldr	r3, [pc, #48]	; (81b1c <prvCheckForValidListAndQueue+0x4c>)
   81aec:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   81aee:	4b0c      	ldr	r3, [pc, #48]	; (81b20 <prvCheckForValidListAndQueue+0x50>)
   81af0:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   81af2:	2005      	movs	r0, #5
   81af4:	210c      	movs	r1, #12
   81af6:	2200      	movs	r2, #0
   81af8:	4b0a      	ldr	r3, [pc, #40]	; (81b24 <prvCheckForValidListAndQueue+0x54>)
   81afa:	4798      	blx	r3
   81afc:	4b03      	ldr	r3, [pc, #12]	; (81b0c <prvCheckForValidListAndQueue+0x3c>)
   81afe:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   81b00:	4b09      	ldr	r3, [pc, #36]	; (81b28 <prvCheckForValidListAndQueue+0x58>)
   81b02:	4798      	blx	r3
   81b04:	bd70      	pop	{r4, r5, r6, pc}
   81b06:	bf00      	nop
   81b08:	00080965 	.word	0x00080965
   81b0c:	2007ab74 	.word	0x2007ab74
   81b10:	2007ab48 	.word	0x2007ab48
   81b14:	00080855 	.word	0x00080855
   81b18:	2007ab5c 	.word	0x2007ab5c
   81b1c:	2007ab44 	.word	0x2007ab44
   81b20:	2007ab78 	.word	0x2007ab78
   81b24:	00080d3d 	.word	0x00080d3d
   81b28:	00080985 	.word	0x00080985

00081b2c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81b2c:	b510      	push	{r4, lr}
   81b2e:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81b30:	4b0b      	ldr	r3, [pc, #44]	; (81b60 <xTimerCreateTimerTask+0x34>)
   81b32:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81b34:	4b0b      	ldr	r3, [pc, #44]	; (81b64 <xTimerCreateTimerTask+0x38>)
   81b36:	681b      	ldr	r3, [r3, #0]
   81b38:	b163      	cbz	r3, 81b54 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81b3a:	2304      	movs	r3, #4
   81b3c:	9300      	str	r3, [sp, #0]
   81b3e:	2300      	movs	r3, #0
   81b40:	9301      	str	r3, [sp, #4]
   81b42:	9302      	str	r3, [sp, #8]
   81b44:	9303      	str	r3, [sp, #12]
   81b46:	4808      	ldr	r0, [pc, #32]	; (81b68 <xTimerCreateTimerTask+0x3c>)
   81b48:	4908      	ldr	r1, [pc, #32]	; (81b6c <xTimerCreateTimerTask+0x40>)
   81b4a:	f44f 7282 	mov.w	r2, #260	; 0x104
   81b4e:	4c08      	ldr	r4, [pc, #32]	; (81b70 <xTimerCreateTimerTask+0x44>)
   81b50:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81b52:	b918      	cbnz	r0, 81b5c <xTimerCreateTimerTask+0x30>
   81b54:	4b07      	ldr	r3, [pc, #28]	; (81b74 <xTimerCreateTimerTask+0x48>)
   81b56:	4798      	blx	r3
   81b58:	bf00      	nop
   81b5a:	e7fd      	b.n	81b58 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81b5c:	b004      	add	sp, #16
   81b5e:	bd10      	pop	{r4, pc}
   81b60:	00081ad1 	.word	0x00081ad1
   81b64:	2007ab74 	.word	0x2007ab74
   81b68:	00081c81 	.word	0x00081c81
   81b6c:	00088a98 	.word	0x00088a98
   81b70:	00081141 	.word	0x00081141
   81b74:	00080955 	.word	0x00080955

00081b78 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81b78:	b510      	push	{r4, lr}
   81b7a:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81b7c:	4c0f      	ldr	r4, [pc, #60]	; (81bbc <xTimerGenericCommand+0x44>)
   81b7e:	6824      	ldr	r4, [r4, #0]
   81b80:	b1c4      	cbz	r4, 81bb4 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81b82:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81b84:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81b86:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81b88:	b96b      	cbnz	r3, 81ba6 <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81b8a:	4b0d      	ldr	r3, [pc, #52]	; (81bc0 <xTimerGenericCommand+0x48>)
   81b8c:	4798      	blx	r3
   81b8e:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81b90:	4b0a      	ldr	r3, [pc, #40]	; (81bbc <xTimerGenericCommand+0x44>)
   81b92:	6818      	ldr	r0, [r3, #0]
   81b94:	a901      	add	r1, sp, #4
   81b96:	bf07      	ittee	eq
   81b98:	9a06      	ldreq	r2, [sp, #24]
   81b9a:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81b9c:	2200      	movne	r2, #0
   81b9e:	4613      	movne	r3, r2
   81ba0:	4c08      	ldr	r4, [pc, #32]	; (81bc4 <xTimerGenericCommand+0x4c>)
   81ba2:	47a0      	blx	r4
   81ba4:	e007      	b.n	81bb6 <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81ba6:	4620      	mov	r0, r4
   81ba8:	a901      	add	r1, sp, #4
   81baa:	461a      	mov	r2, r3
   81bac:	2300      	movs	r3, #0
   81bae:	4c06      	ldr	r4, [pc, #24]	; (81bc8 <xTimerGenericCommand+0x50>)
   81bb0:	47a0      	blx	r4
   81bb2:	e000      	b.n	81bb6 <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81bb4:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81bb6:	b004      	add	sp, #16
   81bb8:	bd10      	pop	{r4, pc}
   81bba:	bf00      	nop
   81bbc:	2007ab74 	.word	0x2007ab74
   81bc0:	00081999 	.word	0x00081999
   81bc4:	00080d95 	.word	0x00080d95
   81bc8:	00080eb1 	.word	0x00080eb1

00081bcc <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81bd0:	b082      	sub	sp, #8
   81bd2:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81bd4:	4b22      	ldr	r3, [pc, #136]	; (81c60 <prvSampleTimeNow+0x94>)
   81bd6:	4798      	blx	r3
   81bd8:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81bda:	4b22      	ldr	r3, [pc, #136]	; (81c64 <prvSampleTimeNow+0x98>)
   81bdc:	681b      	ldr	r3, [r3, #0]
   81bde:	4298      	cmp	r0, r3
   81be0:	d234      	bcs.n	81c4c <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81be2:	4e21      	ldr	r6, [pc, #132]	; (81c68 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81be4:	4f21      	ldr	r7, [pc, #132]	; (81c6c <prvSampleTimeNow+0xa0>)
   81be6:	e024      	b.n	81c32 <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81be8:	68da      	ldr	r2, [r3, #12]
   81bea:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81bee:	68db      	ldr	r3, [r3, #12]
   81bf0:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81bf2:	1d25      	adds	r5, r4, #4
   81bf4:	4628      	mov	r0, r5
   81bf6:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81bfa:	4620      	mov	r0, r4
   81bfc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81bfe:	69e3      	ldr	r3, [r4, #28]
   81c00:	2b01      	cmp	r3, #1
   81c02:	d116      	bne.n	81c32 <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81c04:	69a3      	ldr	r3, [r4, #24]
   81c06:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   81c08:	4553      	cmp	r3, sl
   81c0a:	d906      	bls.n	81c1a <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81c0c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81c0e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81c10:	6830      	ldr	r0, [r6, #0]
   81c12:	4629      	mov	r1, r5
   81c14:	4b16      	ldr	r3, [pc, #88]	; (81c70 <prvSampleTimeNow+0xa4>)
   81c16:	4798      	blx	r3
   81c18:	e00b      	b.n	81c32 <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81c1a:	2300      	movs	r3, #0
   81c1c:	9300      	str	r3, [sp, #0]
   81c1e:	4620      	mov	r0, r4
   81c20:	4619      	mov	r1, r3
   81c22:	4652      	mov	r2, sl
   81c24:	4c13      	ldr	r4, [pc, #76]	; (81c74 <prvSampleTimeNow+0xa8>)
   81c26:	47a0      	blx	r4
				configASSERT( xResult );
   81c28:	b918      	cbnz	r0, 81c32 <prvSampleTimeNow+0x66>
   81c2a:	4b13      	ldr	r3, [pc, #76]	; (81c78 <prvSampleTimeNow+0xac>)
   81c2c:	4798      	blx	r3
   81c2e:	bf00      	nop
   81c30:	e7fd      	b.n	81c2e <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81c32:	6833      	ldr	r3, [r6, #0]
   81c34:	681a      	ldr	r2, [r3, #0]
   81c36:	2a00      	cmp	r2, #0
   81c38:	d1d6      	bne.n	81be8 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81c3a:	4a10      	ldr	r2, [pc, #64]	; (81c7c <prvSampleTimeNow+0xb0>)
   81c3c:	6811      	ldr	r1, [r2, #0]
   81c3e:	480a      	ldr	r0, [pc, #40]	; (81c68 <prvSampleTimeNow+0x9c>)
   81c40:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   81c42:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81c44:	2301      	movs	r3, #1
   81c46:	f8c9 3000 	str.w	r3, [r9]
   81c4a:	e002      	b.n	81c52 <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81c4c:	2300      	movs	r3, #0
   81c4e:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   81c52:	4b04      	ldr	r3, [pc, #16]	; (81c64 <prvSampleTimeNow+0x98>)
   81c54:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   81c58:	4640      	mov	r0, r8
   81c5a:	b002      	add	sp, #8
   81c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81c60:	000813c1 	.word	0x000813c1
   81c64:	2007ab70 	.word	0x2007ab70
   81c68:	2007ab44 	.word	0x2007ab44
   81c6c:	000808cd 	.word	0x000808cd
   81c70:	00080891 	.word	0x00080891
   81c74:	00081b79 	.word	0x00081b79
   81c78:	00080955 	.word	0x00080955
   81c7c:	2007ab78 	.word	0x2007ab78

00081c80 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81c80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81c84:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81c86:	4d4d      	ldr	r5, [pc, #308]	; (81dbc <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81c88:	f8df 8160 	ldr.w	r8, [pc, #352]	; 81dec <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81c8c:	4b4c      	ldr	r3, [pc, #304]	; (81dc0 <prvTimerTask+0x140>)
   81c8e:	681b      	ldr	r3, [r3, #0]
   81c90:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81c92:	2a00      	cmp	r2, #0
   81c94:	f000 8087 	beq.w	81da6 <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81c98:	68db      	ldr	r3, [r3, #12]
   81c9a:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81c9c:	4b49      	ldr	r3, [pc, #292]	; (81dc4 <prvTimerTask+0x144>)
   81c9e:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81ca0:	a803      	add	r0, sp, #12
   81ca2:	4b49      	ldr	r3, [pc, #292]	; (81dc8 <prvTimerTask+0x148>)
   81ca4:	4798      	blx	r3
   81ca6:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81ca8:	9b03      	ldr	r3, [sp, #12]
   81caa:	2b00      	cmp	r3, #0
   81cac:	d130      	bne.n	81d10 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81cae:	4286      	cmp	r6, r0
   81cb0:	d824      	bhi.n	81cfc <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   81cb2:	4b46      	ldr	r3, [pc, #280]	; (81dcc <prvTimerTask+0x14c>)
   81cb4:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81cb6:	4b42      	ldr	r3, [pc, #264]	; (81dc0 <prvTimerTask+0x140>)
   81cb8:	681b      	ldr	r3, [r3, #0]
   81cba:	68db      	ldr	r3, [r3, #12]
   81cbc:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81cbe:	1d20      	adds	r0, r4, #4
   81cc0:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81cc2:	69e3      	ldr	r3, [r4, #28]
   81cc4:	2b01      	cmp	r3, #1
   81cc6:	d114      	bne.n	81cf2 <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81cc8:	69a1      	ldr	r1, [r4, #24]
   81cca:	4620      	mov	r0, r4
   81ccc:	4431      	add	r1, r6
   81cce:	463a      	mov	r2, r7
   81cd0:	4633      	mov	r3, r6
   81cd2:	4f3f      	ldr	r7, [pc, #252]	; (81dd0 <prvTimerTask+0x150>)
   81cd4:	47b8      	blx	r7
   81cd6:	2801      	cmp	r0, #1
   81cd8:	d10b      	bne.n	81cf2 <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81cda:	2300      	movs	r3, #0
   81cdc:	9300      	str	r3, [sp, #0]
   81cde:	4620      	mov	r0, r4
   81ce0:	4619      	mov	r1, r3
   81ce2:	4632      	mov	r2, r6
   81ce4:	4e3b      	ldr	r6, [pc, #236]	; (81dd4 <prvTimerTask+0x154>)
   81ce6:	47b0      	blx	r6
			configASSERT( xResult );
   81ce8:	b918      	cbnz	r0, 81cf2 <prvTimerTask+0x72>
   81cea:	4b3b      	ldr	r3, [pc, #236]	; (81dd8 <prvTimerTask+0x158>)
   81cec:	4798      	blx	r3
   81cee:	bf00      	nop
   81cf0:	e7fd      	b.n	81cee <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81cf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81cf4:	4620      	mov	r0, r4
   81cf6:	4798      	blx	r3
   81cf8:	e00c      	b.n	81d14 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   81cfa:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81cfc:	6828      	ldr	r0, [r5, #0]
   81cfe:	1bf1      	subs	r1, r6, r7
   81d00:	4b36      	ldr	r3, [pc, #216]	; (81ddc <prvTimerTask+0x15c>)
   81d02:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   81d04:	4b31      	ldr	r3, [pc, #196]	; (81dcc <prvTimerTask+0x14c>)
   81d06:	4798      	blx	r3
   81d08:	b920      	cbnz	r0, 81d14 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   81d0a:	4b35      	ldr	r3, [pc, #212]	; (81de0 <prvTimerTask+0x160>)
   81d0c:	4798      	blx	r3
   81d0e:	e001      	b.n	81d14 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   81d10:	4b2e      	ldr	r3, [pc, #184]	; (81dcc <prvTimerTask+0x14c>)
   81d12:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81d14:	a802      	add	r0, sp, #8
   81d16:	4b2c      	ldr	r3, [pc, #176]	; (81dc8 <prvTimerTask+0x148>)
   81d18:	4798      	blx	r3
   81d1a:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81d1c:	4e31      	ldr	r6, [pc, #196]	; (81de4 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81d1e:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 81dd0 <prvTimerTask+0x150>
   81d22:	e038      	b.n	81d96 <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   81d24:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   81d26:	b11c      	cbz	r4, 81d30 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81d28:	6961      	ldr	r1, [r4, #20]
   81d2a:	b109      	cbz	r1, 81d30 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81d2c:	1d20      	adds	r0, r4, #4
   81d2e:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   81d30:	9903      	ldr	r1, [sp, #12]
   81d32:	2902      	cmp	r1, #2
   81d34:	d01f      	beq.n	81d76 <prvTimerTask+0xf6>
   81d36:	2903      	cmp	r1, #3
   81d38:	d02a      	beq.n	81d90 <prvTimerTask+0x110>
   81d3a:	2900      	cmp	r1, #0
   81d3c:	d12b      	bne.n	81d96 <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   81d3e:	9b04      	ldr	r3, [sp, #16]
   81d40:	69a1      	ldr	r1, [r4, #24]
   81d42:	4620      	mov	r0, r4
   81d44:	4419      	add	r1, r3
   81d46:	463a      	mov	r2, r7
   81d48:	47c8      	blx	r9
   81d4a:	2801      	cmp	r0, #1
   81d4c:	d123      	bne.n	81d96 <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81d4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81d50:	4620      	mov	r0, r4
   81d52:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81d54:	69e3      	ldr	r3, [r4, #28]
   81d56:	2b01      	cmp	r3, #1
   81d58:	d11d      	bne.n	81d96 <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81d5a:	69a2      	ldr	r2, [r4, #24]
   81d5c:	2300      	movs	r3, #0
   81d5e:	9300      	str	r3, [sp, #0]
   81d60:	4620      	mov	r0, r4
   81d62:	4619      	mov	r1, r3
   81d64:	9c04      	ldr	r4, [sp, #16]
   81d66:	4422      	add	r2, r4
   81d68:	4c1a      	ldr	r4, [pc, #104]	; (81dd4 <prvTimerTask+0x154>)
   81d6a:	47a0      	blx	r4
						configASSERT( xResult );
   81d6c:	b998      	cbnz	r0, 81d96 <prvTimerTask+0x116>
   81d6e:	4b1a      	ldr	r3, [pc, #104]	; (81dd8 <prvTimerTask+0x158>)
   81d70:	4798      	blx	r3
   81d72:	bf00      	nop
   81d74:	e7fd      	b.n	81d72 <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   81d76:	9904      	ldr	r1, [sp, #16]
   81d78:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81d7a:	b919      	cbnz	r1, 81d84 <prvTimerTask+0x104>
   81d7c:	4b16      	ldr	r3, [pc, #88]	; (81dd8 <prvTimerTask+0x158>)
   81d7e:	4798      	blx	r3
   81d80:	bf00      	nop
   81d82:	e7fd      	b.n	81d80 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81d84:	4620      	mov	r0, r4
   81d86:	4439      	add	r1, r7
   81d88:	463a      	mov	r2, r7
   81d8a:	463b      	mov	r3, r7
   81d8c:	47c8      	blx	r9
   81d8e:	e002      	b.n	81d96 <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   81d90:	4620      	mov	r0, r4
   81d92:	4b15      	ldr	r3, [pc, #84]	; (81de8 <prvTimerTask+0x168>)
   81d94:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81d96:	6828      	ldr	r0, [r5, #0]
   81d98:	a903      	add	r1, sp, #12
   81d9a:	2200      	movs	r2, #0
   81d9c:	4613      	mov	r3, r2
   81d9e:	47b0      	blx	r6
   81da0:	2800      	cmp	r0, #0
   81da2:	d1bf      	bne.n	81d24 <prvTimerTask+0xa4>
   81da4:	e772      	b.n	81c8c <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81da6:	4b07      	ldr	r3, [pc, #28]	; (81dc4 <prvTimerTask+0x144>)
   81da8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81daa:	a803      	add	r0, sp, #12
   81dac:	4b06      	ldr	r3, [pc, #24]	; (81dc8 <prvTimerTask+0x148>)
   81dae:	4798      	blx	r3
   81db0:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81db2:	9b03      	ldr	r3, [sp, #12]
   81db4:	2b00      	cmp	r3, #0
   81db6:	d0a0      	beq.n	81cfa <prvTimerTask+0x7a>
   81db8:	e7aa      	b.n	81d10 <prvTimerTask+0x90>
   81dba:	bf00      	nop
   81dbc:	2007ab74 	.word	0x2007ab74
   81dc0:	2007ab44 	.word	0x2007ab44
   81dc4:	000813b1 	.word	0x000813b1
   81dc8:	00081bcd 	.word	0x00081bcd
   81dcc:	00081501 	.word	0x00081501
   81dd0:	00081a85 	.word	0x00081a85
   81dd4:	00081b79 	.word	0x00081b79
   81dd8:	00080955 	.word	0x00080955
   81ddc:	0008109d 	.word	0x0008109d
   81de0:	00080945 	.word	0x00080945
   81de4:	00080f41 	.word	0x00080f41
   81de8:	00080b75 	.word	0x00080b75
   81dec:	000808cd 	.word	0x000808cd

00081df0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81df4:	460e      	mov	r6, r1
   81df6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81df8:	3801      	subs	r0, #1
   81dfa:	2802      	cmp	r0, #2
   81dfc:	d80f      	bhi.n	81e1e <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81dfe:	b192      	cbz	r2, 81e26 <_write+0x36>
   81e00:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81e02:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81e40 <_write+0x50>
   81e06:	4f0d      	ldr	r7, [pc, #52]	; (81e3c <_write+0x4c>)
   81e08:	f8d8 0000 	ldr.w	r0, [r8]
   81e0c:	5d31      	ldrb	r1, [r6, r4]
   81e0e:	683b      	ldr	r3, [r7, #0]
   81e10:	4798      	blx	r3
   81e12:	2800      	cmp	r0, #0
   81e14:	db0a      	blt.n	81e2c <_write+0x3c>
			return -1;
		}
		++nChars;
   81e16:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81e18:	42a5      	cmp	r5, r4
   81e1a:	d1f5      	bne.n	81e08 <_write+0x18>
   81e1c:	e00a      	b.n	81e34 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81e1e:	f04f 30ff 	mov.w	r0, #4294967295
   81e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81e26:	2000      	movs	r0, #0
   81e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81e2c:	f04f 30ff 	mov.w	r0, #4294967295
   81e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81e34:	4620      	mov	r0, r4
	}
	return nChars;
}
   81e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81e3a:	bf00      	nop
   81e3c:	2007ac50 	.word	0x2007ac50
   81e40:	2007ac54 	.word	0x2007ac54

00081e44 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   81e44:	b4f0      	push	{r4, r5, r6, r7}
   81e46:	b08c      	sub	sp, #48	; 0x30
   81e48:	4607      	mov	r7, r0
   81e4a:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81e4c:	ac01      	add	r4, sp, #4
   81e4e:	4d12      	ldr	r5, [pc, #72]	; (81e98 <pwm_clocks_generate+0x54>)
   81e50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81e52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81e54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81e56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81e58:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   81e5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   81e60:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   81e62:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   81e64:	f852 4f04 	ldr.w	r4, [r2, #4]!
   81e68:	fbb6 f4f4 	udiv	r4, r6, r4
   81e6c:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   81e70:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   81e74:	d903      	bls.n	81e7e <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   81e76:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81e78:	2b0b      	cmp	r3, #11
   81e7a:	d1f3      	bne.n	81e64 <pwm_clocks_generate+0x20>
   81e7c:	e004      	b.n	81e88 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   81e7e:	2b0a      	cmp	r3, #10
   81e80:	d805      	bhi.n	81e8e <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   81e82:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   81e86:	e004      	b.n	81e92 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   81e88:	f64f 70ff 	movw	r0, #65535	; 0xffff
   81e8c:	e001      	b.n	81e92 <pwm_clocks_generate+0x4e>
   81e8e:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   81e92:	b00c      	add	sp, #48	; 0x30
   81e94:	bcf0      	pop	{r4, r5, r6, r7}
   81e96:	4770      	bx	lr
   81e98:	00088aa0 	.word	0x00088aa0

00081e9c <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81e9c:	b570      	push	{r4, r5, r6, lr}
   81e9e:	4606      	mov	r6, r0
   81ea0:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   81ea2:	6808      	ldr	r0, [r1, #0]
   81ea4:	b140      	cbz	r0, 81eb8 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   81ea6:	6889      	ldr	r1, [r1, #8]
   81ea8:	4b0b      	ldr	r3, [pc, #44]	; (81ed8 <pwm_init+0x3c>)
   81eaa:	4798      	blx	r3
   81eac:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   81eae:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81eb2:	4298      	cmp	r0, r3
   81eb4:	d101      	bne.n	81eba <pwm_init+0x1e>
   81eb6:	e00e      	b.n	81ed6 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81eb8:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81eba:	6860      	ldr	r0, [r4, #4]
   81ebc:	b140      	cbz	r0, 81ed0 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   81ebe:	68a1      	ldr	r1, [r4, #8]
   81ec0:	4b05      	ldr	r3, [pc, #20]	; (81ed8 <pwm_init+0x3c>)
   81ec2:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   81ec4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81ec8:	4298      	cmp	r0, r3
   81eca:	d004      	beq.n	81ed6 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   81ecc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81ed0:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   81ed2:	2000      	movs	r0, #0
   81ed4:	bd70      	pop	{r4, r5, r6, pc}
}
   81ed6:	bd70      	pop	{r4, r5, r6, pc}
   81ed8:	00081e45 	.word	0x00081e45

00081edc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   81edc:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   81ede:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81ee0:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81ee2:	684a      	ldr	r2, [r1, #4]
   81ee4:	f002 020f 	and.w	r2, r2, #15
   81ee8:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   81eea:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81eec:	432c      	orrs	r4, r5
   81eee:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   81ef0:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   81ef4:	7d8a      	ldrb	r2, [r1, #22]
   81ef6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   81efa:	7dca      	ldrb	r2, [r1, #23]
   81efc:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   81f00:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81f02:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   81f06:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   81f0a:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   81f0e:	68cc      	ldr	r4, [r1, #12]
   81f10:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   81f14:	690c      	ldr	r4, [r1, #16]
   81f16:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   81f1a:	7d8a      	ldrb	r2, [r1, #22]
   81f1c:	b13a      	cbz	r2, 81f2e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   81f1e:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   81f20:	8b4a      	ldrh	r2, [r1, #26]
   81f22:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   81f26:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   81f2a:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   81f2e:	6c85      	ldr	r5, [r0, #72]	; 0x48
   81f30:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   81f34:	409a      	lsls	r2, r3
   81f36:	43d2      	mvns	r2, r2
   81f38:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   81f3a:	7fce      	ldrb	r6, [r1, #31]
   81f3c:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   81f3e:	7f8c      	ldrb	r4, [r1, #30]
   81f40:	409c      	lsls	r4, r3
   81f42:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   81f46:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   81f48:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   81f4a:	6c44      	ldr	r4, [r0, #68]	; 0x44
   81f4c:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   81f4e:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81f52:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   81f54:	f891 4020 	ldrb.w	r4, [r1, #32]
   81f58:	409c      	lsls	r4, r3
   81f5a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   81f5e:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   81f60:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   81f62:	2201      	movs	r2, #1
   81f64:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   81f66:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81f6a:	b11c      	cbz	r4, 81f74 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   81f6c:	6a04      	ldr	r4, [r0, #32]
   81f6e:	4314      	orrs	r4, r2
   81f70:	6204      	str	r4, [r0, #32]
   81f72:	e003      	b.n	81f7c <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81f74:	6a04      	ldr	r4, [r0, #32]
   81f76:	ea24 0402 	bic.w	r4, r4, r2
   81f7a:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   81f7c:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   81f80:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   81f82:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81f84:	bf0c      	ite	eq
   81f86:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   81f88:	4394      	bicne	r4, r2
   81f8a:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81f8c:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   81f90:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   81f92:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81f94:	bf0c      	ite	eq
   81f96:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   81f9a:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   81f9e:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81fa0:	2b03      	cmp	r3, #3
   81fa2:	d80c      	bhi.n	81fbe <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   81fa4:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   81fa6:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81fa8:	22ff      	movs	r2, #255	; 0xff
   81faa:	409a      	lsls	r2, r3
   81fac:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81fb0:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81fb4:	fa01 f303 	lsl.w	r3, r1, r3
   81fb8:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81fba:	66c3      	str	r3, [r0, #108]	; 0x6c
   81fbc:	e00c      	b.n	81fd8 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   81fbe:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81fc0:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81fc2:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81fc4:	22ff      	movs	r2, #255	; 0xff
   81fc6:	409a      	lsls	r2, r3
   81fc8:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81fcc:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81fd0:	fa01 f303 	lsl.w	r3, r1, r3
   81fd4:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   81fd6:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   81fd8:	2000      	movs	r0, #0
   81fda:	bc70      	pop	{r4, r5, r6}
   81fdc:	4770      	bx	lr
   81fde:	bf00      	nop

00081fe0 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81fe0:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   81fe2:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   81fe4:	690b      	ldr	r3, [r1, #16]
   81fe6:	4293      	cmp	r3, r2
   81fe8:	d306      	bcc.n	81ff8 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   81fea:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   81fec:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81ff0:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   81ff4:	2000      	movs	r0, #0
   81ff6:	e001      	b.n	81ffc <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81ff8:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   81ffc:	f85d 4b04 	ldr.w	r4, [sp], #4
   82000:	4770      	bx	lr
   82002:	bf00      	nop

00082004 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   82004:	2301      	movs	r3, #1
   82006:	fa03 f101 	lsl.w	r1, r3, r1
   8200a:	6041      	str	r1, [r0, #4]
   8200c:	4770      	bx	lr
   8200e:	bf00      	nop

00082010 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   82010:	2301      	movs	r3, #1
   82012:	fa03 f101 	lsl.w	r1, r3, r1
   82016:	6081      	str	r1, [r0, #8]
   82018:	4770      	bx	lr
   8201a:	bf00      	nop

0008201c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   8201c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8201e:	23ac      	movs	r3, #172	; 0xac
   82020:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   82022:	680a      	ldr	r2, [r1, #0]
   82024:	684b      	ldr	r3, [r1, #4]
   82026:	fbb2 f3f3 	udiv	r3, r2, r3
   8202a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   8202c:	1e5c      	subs	r4, r3, #1
   8202e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   82032:	4294      	cmp	r4, r2
   82034:	d80a      	bhi.n	8204c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   82036:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   82038:	688b      	ldr	r3, [r1, #8]
   8203a:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8203c:	f240 2302 	movw	r3, #514	; 0x202
   82040:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82044:	2350      	movs	r3, #80	; 0x50
   82046:	6003      	str	r3, [r0, #0]

	return 0;
   82048:	2000      	movs	r0, #0
   8204a:	e000      	b.n	8204e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   8204c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8204e:	f85d 4b04 	ldr.w	r4, [sp], #4
   82052:	4770      	bx	lr

00082054 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   82054:	6943      	ldr	r3, [r0, #20]
   82056:	f013 0f02 	tst.w	r3, #2
   8205a:	d002      	beq.n	82062 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   8205c:	61c1      	str	r1, [r0, #28]
	return 0;
   8205e:	2000      	movs	r0, #0
   82060:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   82062:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   82064:	4770      	bx	lr
   82066:	bf00      	nop

00082068 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   82068:	6943      	ldr	r3, [r0, #20]
   8206a:	f013 0f01 	tst.w	r3, #1
   8206e:	d003      	beq.n	82078 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   82070:	6983      	ldr	r3, [r0, #24]
   82072:	700b      	strb	r3, [r1, #0]
	return 0;
   82074:	2000      	movs	r0, #0
   82076:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   82078:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8207a:	4770      	bx	lr

0008207c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8207c:	6943      	ldr	r3, [r0, #20]
   8207e:	f013 0f02 	tst.w	r3, #2
   82082:	d004      	beq.n	8208e <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   82084:	f3c1 0108 	ubfx	r1, r1, #0, #9
   82088:	61c1      	str	r1, [r0, #28]
	return 0;
   8208a:	2000      	movs	r0, #0
   8208c:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8208e:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   82090:	4770      	bx	lr
   82092:	bf00      	nop

00082094 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   82094:	6943      	ldr	r3, [r0, #20]
   82096:	f013 0f01 	tst.w	r3, #1
   8209a:	d005      	beq.n	820a8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8209c:	6983      	ldr	r3, [r0, #24]
   8209e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   820a2:	600b      	str	r3, [r1, #0]

	return 0;
   820a4:	2000      	movs	r0, #0
   820a6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   820a8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   820aa:	4770      	bx	lr

000820ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   820ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   820ae:	480e      	ldr	r0, [pc, #56]	; (820e8 <sysclk_init+0x3c>)
   820b0:	4b0e      	ldr	r3, [pc, #56]	; (820ec <sysclk_init+0x40>)
   820b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   820b4:	2000      	movs	r0, #0
   820b6:	213e      	movs	r1, #62	; 0x3e
   820b8:	4b0d      	ldr	r3, [pc, #52]	; (820f0 <sysclk_init+0x44>)
   820ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   820bc:	4c0d      	ldr	r4, [pc, #52]	; (820f4 <sysclk_init+0x48>)
   820be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   820c0:	2800      	cmp	r0, #0
   820c2:	d0fc      	beq.n	820be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   820c4:	4b0c      	ldr	r3, [pc, #48]	; (820f8 <sysclk_init+0x4c>)
   820c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   820c8:	4a0c      	ldr	r2, [pc, #48]	; (820fc <sysclk_init+0x50>)
   820ca:	4b0d      	ldr	r3, [pc, #52]	; (82100 <sysclk_init+0x54>)
   820cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   820ce:	4c0d      	ldr	r4, [pc, #52]	; (82104 <sysclk_init+0x58>)
   820d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   820d2:	2800      	cmp	r0, #0
   820d4:	d0fc      	beq.n	820d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   820d6:	2010      	movs	r0, #16
   820d8:	4b0b      	ldr	r3, [pc, #44]	; (82108 <sysclk_init+0x5c>)
   820da:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   820dc:	4b0b      	ldr	r3, [pc, #44]	; (8210c <sysclk_init+0x60>)
   820de:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   820e0:	4801      	ldr	r0, [pc, #4]	; (820e8 <sysclk_init+0x3c>)
   820e2:	4b02      	ldr	r3, [pc, #8]	; (820ec <sysclk_init+0x40>)
   820e4:	4798      	blx	r3
   820e6:	bd10      	pop	{r4, pc}
   820e8:	0501bd00 	.word	0x0501bd00
   820ec:	000827d9 	.word	0x000827d9
   820f0:	0008252d 	.word	0x0008252d
   820f4:	00082581 	.word	0x00082581
   820f8:	00082591 	.word	0x00082591
   820fc:	200d3f01 	.word	0x200d3f01
   82100:	400e0600 	.word	0x400e0600
   82104:	000825a1 	.word	0x000825a1
   82108:	000824c9 	.word	0x000824c9
   8210c:	000826bd 	.word	0x000826bd

00082110 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   82110:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82112:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82116:	4b13      	ldr	r3, [pc, #76]	; (82164 <board_init+0x54>)
   82118:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8211a:	200b      	movs	r0, #11
   8211c:	4c12      	ldr	r4, [pc, #72]	; (82168 <board_init+0x58>)
   8211e:	47a0      	blx	r4
   82120:	200c      	movs	r0, #12
   82122:	47a0      	blx	r4
   82124:	200d      	movs	r0, #13
   82126:	47a0      	blx	r4
   82128:	200e      	movs	r0, #14
   8212a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8212c:	203b      	movs	r0, #59	; 0x3b
   8212e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82132:	4c0e      	ldr	r4, [pc, #56]	; (8216c <board_init+0x5c>)
   82134:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82136:	2055      	movs	r0, #85	; 0x55
   82138:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8213c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8213e:	2056      	movs	r0, #86	; 0x56
   82140:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82144:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   82146:	2068      	movs	r0, #104	; 0x68
   82148:	4909      	ldr	r1, [pc, #36]	; (82170 <board_init+0x60>)
   8214a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8214c:	205c      	movs	r0, #92	; 0x5c
   8214e:	4909      	ldr	r1, [pc, #36]	; (82174 <board_init+0x64>)
   82150:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82152:	4809      	ldr	r0, [pc, #36]	; (82178 <board_init+0x68>)
   82154:	f44f 7140 	mov.w	r1, #768	; 0x300
   82158:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8215c:	4b07      	ldr	r3, [pc, #28]	; (8217c <board_init+0x6c>)
   8215e:	4798      	blx	r3
   82160:	bd10      	pop	{r4, pc}
   82162:	bf00      	nop
   82164:	400e1a50 	.word	0x400e1a50
   82168:	000825b1 	.word	0x000825b1
   8216c:	000822ad 	.word	0x000822ad
   82170:	28000079 	.word	0x28000079
   82174:	28000001 	.word	0x28000001
   82178:	400e0e00 	.word	0x400e0e00
   8217c:	00082381 	.word	0x00082381

00082180 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82180:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82182:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82186:	d016      	beq.n	821b6 <pio_set_peripheral+0x36>
   82188:	d804      	bhi.n	82194 <pio_set_peripheral+0x14>
   8218a:	b1c1      	cbz	r1, 821be <pio_set_peripheral+0x3e>
   8218c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82190:	d00a      	beq.n	821a8 <pio_set_peripheral+0x28>
   82192:	e013      	b.n	821bc <pio_set_peripheral+0x3c>
   82194:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82198:	d011      	beq.n	821be <pio_set_peripheral+0x3e>
   8219a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8219e:	d00e      	beq.n	821be <pio_set_peripheral+0x3e>
   821a0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   821a4:	d10a      	bne.n	821bc <pio_set_peripheral+0x3c>
   821a6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   821a8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   821aa:	6f01      	ldr	r1, [r0, #112]	; 0x70
   821ac:	400b      	ands	r3, r1
   821ae:	ea23 0302 	bic.w	r3, r3, r2
   821b2:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   821b4:	e002      	b.n	821bc <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   821b6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   821b8:	4313      	orrs	r3, r2
   821ba:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   821bc:	6042      	str	r2, [r0, #4]
   821be:	4770      	bx	lr

000821c0 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   821c0:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   821c2:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   821c6:	bf14      	ite	ne
   821c8:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   821ca:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   821cc:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   821d0:	bf14      	ite	ne
   821d2:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   821d4:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   821d6:	f012 0f02 	tst.w	r2, #2
   821da:	d002      	beq.n	821e2 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   821dc:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   821e0:	e004      	b.n	821ec <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   821e2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   821e6:	bf18      	it	ne
   821e8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   821ec:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   821ee:	6001      	str	r1, [r0, #0]
   821f0:	4770      	bx	lr
   821f2:	bf00      	nop

000821f4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   821f4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   821f6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   821f8:	9c01      	ldr	r4, [sp, #4]
   821fa:	b10c      	cbz	r4, 82200 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   821fc:	6641      	str	r1, [r0, #100]	; 0x64
   821fe:	e000      	b.n	82202 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82200:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82202:	b10b      	cbz	r3, 82208 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82204:	6501      	str	r1, [r0, #80]	; 0x50
   82206:	e000      	b.n	8220a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82208:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8220a:	b10a      	cbz	r2, 82210 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8220c:	6301      	str	r1, [r0, #48]	; 0x30
   8220e:	e000      	b.n	82212 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82210:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82212:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82214:	6001      	str	r1, [r0, #0]
}
   82216:	f85d 4b04 	ldr.w	r4, [sp], #4
   8221a:	4770      	bx	lr

0008221c <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
   8221c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8221e:	b083      	sub	sp, #12
   82220:	4607      	mov	r7, r0
   82222:	460c      	mov	r4, r1
   82224:	4616      	mov	r6, r2
   82226:	461d      	mov	r5, r3
	/* Configure pins */
	switch (ul_type) {
   82228:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8222c:	d01a      	beq.n	82264 <pio_configure+0x48>
   8222e:	d806      	bhi.n	8223e <pio_configure+0x22>
   82230:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82234:	d00a      	beq.n	8224c <pio_configure+0x30>
   82236:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8223a:	d007      	beq.n	8224c <pio_configure+0x30>
   8223c:	e028      	b.n	82290 <pio_configure+0x74>
   8223e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82242:	d015      	beq.n	82270 <pio_configure+0x54>
   82244:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82248:	d012      	beq.n	82270 <pio_configure+0x54>
   8224a:	e021      	b.n	82290 <pio_configure+0x74>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
   8224c:	4638      	mov	r0, r7
   8224e:	4621      	mov	r1, r4
   82250:	4632      	mov	r2, r6
   82252:	4b11      	ldr	r3, [pc, #68]	; (82298 <pio_configure+0x7c>)
   82254:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82256:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8225a:	bf14      	ite	ne
   8225c:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8225e:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82260:	2001      	movs	r0, #1
   82262:	e016      	b.n	82292 <pio_configure+0x76>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
   82264:	4611      	mov	r1, r2
   82266:	461a      	mov	r2, r3
   82268:	4b0c      	ldr	r3, [pc, #48]	; (8229c <pio_configure+0x80>)
   8226a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8226c:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
   8226e:	e010      	b.n	82292 <pio_configure+0x76>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
   82270:	f005 0301 	and.w	r3, r5, #1
   82274:	9300      	str	r3, [sp, #0]
   82276:	4638      	mov	r0, r7
   82278:	4631      	mov	r1, r6
   8227a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8227e:	bf14      	ite	ne
   82280:	2200      	movne	r2, #0
   82282:	2201      	moveq	r2, #1
   82284:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82288:	4c05      	ldr	r4, [pc, #20]	; (822a0 <pio_configure+0x84>)
   8228a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8228c:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
   8228e:	e000      	b.n	82292 <pio_configure+0x76>

	default:
		return 0;
   82290:	2000      	movs	r0, #0
	}

	return 1;
}
   82292:	b003      	add	sp, #12
   82294:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82296:	bf00      	nop
   82298:	00082181 	.word	0x00082181
   8229c:	000821c1 	.word	0x000821c1
   822a0:	000821f5 	.word	0x000821f5

000822a4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   822a4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   822a6:	4770      	bx	lr

000822a8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   822a8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   822aa:	4770      	bx	lr

000822ac <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   822ac:	b570      	push	{r4, r5, r6, lr}
   822ae:	b082      	sub	sp, #8
   822b0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   822b2:	0944      	lsrs	r4, r0, #5
   822b4:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   822b8:	f204 7407 	addw	r4, r4, #1799	; 0x707
   822bc:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   822be:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   822c2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   822c6:	d030      	beq.n	8232a <pio_configure_pin+0x7e>
   822c8:	d806      	bhi.n	822d8 <pio_configure_pin+0x2c>
   822ca:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   822ce:	d00a      	beq.n	822e6 <pio_configure_pin+0x3a>
   822d0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   822d4:	d018      	beq.n	82308 <pio_configure_pin+0x5c>
   822d6:	e049      	b.n	8236c <pio_configure_pin+0xc0>
   822d8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   822dc:	d030      	beq.n	82340 <pio_configure_pin+0x94>
   822de:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   822e2:	d02d      	beq.n	82340 <pio_configure_pin+0x94>
   822e4:	e042      	b.n	8236c <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   822e6:	f000 001f 	and.w	r0, r0, #31
   822ea:	2401      	movs	r4, #1
   822ec:	4084      	lsls	r4, r0
   822ee:	4630      	mov	r0, r6
   822f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   822f4:	4622      	mov	r2, r4
   822f6:	4b1f      	ldr	r3, [pc, #124]	; (82374 <pio_configure_pin+0xc8>)
   822f8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   822fa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   822fe:	bf14      	ite	ne
   82300:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82302:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82304:	2001      	movs	r0, #1
   82306:	e032      	b.n	8236e <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82308:	f000 001f 	and.w	r0, r0, #31
   8230c:	2401      	movs	r4, #1
   8230e:	4084      	lsls	r4, r0
   82310:	4630      	mov	r0, r6
   82312:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82316:	4622      	mov	r2, r4
   82318:	4b16      	ldr	r3, [pc, #88]	; (82374 <pio_configure_pin+0xc8>)
   8231a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8231c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82320:	bf14      	ite	ne
   82322:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82324:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82326:	2001      	movs	r0, #1
   82328:	e021      	b.n	8236e <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8232a:	f000 011f 	and.w	r1, r0, #31
   8232e:	2401      	movs	r4, #1
   82330:	4630      	mov	r0, r6
   82332:	fa04 f101 	lsl.w	r1, r4, r1
   82336:	462a      	mov	r2, r5
   82338:	4b0f      	ldr	r3, [pc, #60]	; (82378 <pio_configure_pin+0xcc>)
   8233a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8233c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8233e:	e016      	b.n	8236e <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82340:	f000 011f 	and.w	r1, r0, #31
   82344:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82346:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8234a:	ea05 0304 	and.w	r3, r5, r4
   8234e:	9300      	str	r3, [sp, #0]
   82350:	4630      	mov	r0, r6
   82352:	fa04 f101 	lsl.w	r1, r4, r1
   82356:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8235a:	bf14      	ite	ne
   8235c:	2200      	movne	r2, #0
   8235e:	2201      	moveq	r2, #1
   82360:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82364:	4d05      	ldr	r5, [pc, #20]	; (8237c <pio_configure_pin+0xd0>)
   82366:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   82368:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8236a:	e000      	b.n	8236e <pio_configure_pin+0xc2>

	default:
		return 0;
   8236c:	2000      	movs	r0, #0
	}

	return 1;
}
   8236e:	b002      	add	sp, #8
   82370:	bd70      	pop	{r4, r5, r6, pc}
   82372:	bf00      	nop
   82374:	00082181 	.word	0x00082181
   82378:	000821c1 	.word	0x000821c1
   8237c:	000821f5 	.word	0x000821f5

00082380 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82380:	b5f0      	push	{r4, r5, r6, r7, lr}
   82382:	b083      	sub	sp, #12
   82384:	4607      	mov	r7, r0
   82386:	460e      	mov	r6, r1
   82388:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8238a:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8238e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82392:	d026      	beq.n	823e2 <pio_configure_pin_group+0x62>
   82394:	d806      	bhi.n	823a4 <pio_configure_pin_group+0x24>
   82396:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8239a:	d00a      	beq.n	823b2 <pio_configure_pin_group+0x32>
   8239c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   823a0:	d013      	beq.n	823ca <pio_configure_pin_group+0x4a>
   823a2:	e034      	b.n	8240e <pio_configure_pin_group+0x8e>
   823a4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   823a8:	d01f      	beq.n	823ea <pio_configure_pin_group+0x6a>
   823aa:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   823ae:	d01c      	beq.n	823ea <pio_configure_pin_group+0x6a>
   823b0:	e02d      	b.n	8240e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   823b2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   823b6:	4632      	mov	r2, r6
   823b8:	4b16      	ldr	r3, [pc, #88]	; (82414 <pio_configure_pin_group+0x94>)
   823ba:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   823bc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   823c0:	bf14      	ite	ne
   823c2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   823c4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   823c6:	2001      	movs	r0, #1
   823c8:	e022      	b.n	82410 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   823ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   823ce:	4632      	mov	r2, r6
   823d0:	4b10      	ldr	r3, [pc, #64]	; (82414 <pio_configure_pin_group+0x94>)
   823d2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   823d4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   823d8:	bf14      	ite	ne
   823da:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   823dc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   823de:	2001      	movs	r0, #1
   823e0:	e016      	b.n	82410 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   823e2:	4b0d      	ldr	r3, [pc, #52]	; (82418 <pio_configure_pin_group+0x98>)
   823e4:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   823e6:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   823e8:	e012      	b.n	82410 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   823ea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   823ee:	f005 0301 	and.w	r3, r5, #1
   823f2:	9300      	str	r3, [sp, #0]
   823f4:	4638      	mov	r0, r7
   823f6:	4631      	mov	r1, r6
   823f8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   823fc:	bf14      	ite	ne
   823fe:	2200      	movne	r2, #0
   82400:	2201      	moveq	r2, #1
   82402:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82406:	4c05      	ldr	r4, [pc, #20]	; (8241c <pio_configure_pin_group+0x9c>)
   82408:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8240a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8240c:	e000      	b.n	82410 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8240e:	2000      	movs	r0, #0
	}

	return 1;
}
   82410:	b003      	add	sp, #12
   82412:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82414:	00082181 	.word	0x00082181
   82418:	000821c1 	.word	0x000821c1
   8241c:	000821f5 	.word	0x000821f5

00082420 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82424:	4604      	mov	r4, r0
   82426:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82428:	4b10      	ldr	r3, [pc, #64]	; (8246c <pio_handler_process+0x4c>)
   8242a:	4798      	blx	r3
   8242c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8242e:	4620      	mov	r0, r4
   82430:	4b0f      	ldr	r3, [pc, #60]	; (82470 <pio_handler_process+0x50>)
   82432:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82434:	4005      	ands	r5, r0
   82436:	d017      	beq.n	82468 <pio_handler_process+0x48>
   82438:	4f0e      	ldr	r7, [pc, #56]	; (82474 <pio_handler_process+0x54>)
   8243a:	f107 040c 	add.w	r4, r7, #12
   8243e:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82440:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82444:	42b3      	cmp	r3, r6
   82446:	d10a      	bne.n	8245e <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82448:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8244c:	4229      	tst	r1, r5
   8244e:	d006      	beq.n	8245e <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82450:	6823      	ldr	r3, [r4, #0]
   82452:	4630      	mov	r0, r6
   82454:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82456:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8245a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8245e:	42bc      	cmp	r4, r7
   82460:	d002      	beq.n	82468 <pio_handler_process+0x48>
   82462:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82464:	2d00      	cmp	r5, #0
   82466:	d1eb      	bne.n	82440 <pio_handler_process+0x20>
   82468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8246c:	000822a5 	.word	0x000822a5
   82470:	000822a9 	.word	0x000822a9
   82474:	2007ab7c 	.word	0x2007ab7c

00082478 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82478:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8247a:	4802      	ldr	r0, [pc, #8]	; (82484 <PIOA_Handler+0xc>)
   8247c:	210b      	movs	r1, #11
   8247e:	4b02      	ldr	r3, [pc, #8]	; (82488 <PIOA_Handler+0x10>)
   82480:	4798      	blx	r3
   82482:	bd08      	pop	{r3, pc}
   82484:	400e0e00 	.word	0x400e0e00
   82488:	00082421 	.word	0x00082421

0008248c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8248c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8248e:	4802      	ldr	r0, [pc, #8]	; (82498 <PIOB_Handler+0xc>)
   82490:	210c      	movs	r1, #12
   82492:	4b02      	ldr	r3, [pc, #8]	; (8249c <PIOB_Handler+0x10>)
   82494:	4798      	blx	r3
   82496:	bd08      	pop	{r3, pc}
   82498:	400e1000 	.word	0x400e1000
   8249c:	00082421 	.word	0x00082421

000824a0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   824a0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   824a2:	4802      	ldr	r0, [pc, #8]	; (824ac <PIOC_Handler+0xc>)
   824a4:	210d      	movs	r1, #13
   824a6:	4b02      	ldr	r3, [pc, #8]	; (824b0 <PIOC_Handler+0x10>)
   824a8:	4798      	blx	r3
   824aa:	bd08      	pop	{r3, pc}
   824ac:	400e1200 	.word	0x400e1200
   824b0:	00082421 	.word	0x00082421

000824b4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   824b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   824b6:	4802      	ldr	r0, [pc, #8]	; (824c0 <PIOD_Handler+0xc>)
   824b8:	210e      	movs	r1, #14
   824ba:	4b02      	ldr	r3, [pc, #8]	; (824c4 <PIOD_Handler+0x10>)
   824bc:	4798      	blx	r3
   824be:	bd08      	pop	{r3, pc}
   824c0:	400e1400 	.word	0x400e1400
   824c4:	00082421 	.word	0x00082421

000824c8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   824c8:	4b17      	ldr	r3, [pc, #92]	; (82528 <pmc_switch_mck_to_pllack+0x60>)
   824ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   824cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   824d0:	4310      	orrs	r0, r2
   824d2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   824d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   824d6:	f013 0f08 	tst.w	r3, #8
   824da:	d109      	bne.n	824f0 <pmc_switch_mck_to_pllack+0x28>
   824dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
   824e0:	4911      	ldr	r1, [pc, #68]	; (82528 <pmc_switch_mck_to_pllack+0x60>)
   824e2:	e001      	b.n	824e8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   824e4:	3b01      	subs	r3, #1
   824e6:	d019      	beq.n	8251c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   824e8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   824ea:	f012 0f08 	tst.w	r2, #8
   824ee:	d0f9      	beq.n	824e4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   824f0:	4b0d      	ldr	r3, [pc, #52]	; (82528 <pmc_switch_mck_to_pllack+0x60>)
   824f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   824f4:	f022 0203 	bic.w	r2, r2, #3
   824f8:	f042 0202 	orr.w	r2, r2, #2
   824fc:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   824fe:	6e98      	ldr	r0, [r3, #104]	; 0x68
   82500:	f010 0008 	ands.w	r0, r0, #8
   82504:	d10c      	bne.n	82520 <pmc_switch_mck_to_pllack+0x58>
   82506:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8250a:	4907      	ldr	r1, [pc, #28]	; (82528 <pmc_switch_mck_to_pllack+0x60>)
   8250c:	e001      	b.n	82512 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8250e:	3b01      	subs	r3, #1
   82510:	d008      	beq.n	82524 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82512:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82514:	f012 0f08 	tst.w	r2, #8
   82518:	d0f9      	beq.n	8250e <pmc_switch_mck_to_pllack+0x46>
   8251a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8251c:	2001      	movs	r0, #1
   8251e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   82520:	2000      	movs	r0, #0
   82522:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82524:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   82526:	4770      	bx	lr
   82528:	400e0600 	.word	0x400e0600

0008252c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   8252c:	b138      	cbz	r0, 8253e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8252e:	4911      	ldr	r1, [pc, #68]	; (82574 <pmc_switch_mainck_to_xtal+0x48>)
   82530:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82532:	4a11      	ldr	r2, [pc, #68]	; (82578 <pmc_switch_mainck_to_xtal+0x4c>)
   82534:	401a      	ands	r2, r3
   82536:	4b11      	ldr	r3, [pc, #68]	; (8257c <pmc_switch_mainck_to_xtal+0x50>)
   82538:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8253a:	620b      	str	r3, [r1, #32]
   8253c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8253e:	4a0d      	ldr	r2, [pc, #52]	; (82574 <pmc_switch_mainck_to_xtal+0x48>)
   82540:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82542:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82546:	f023 0303 	bic.w	r3, r3, #3
   8254a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8254e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82552:	0209      	lsls	r1, r1, #8
   82554:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82556:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82558:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8255a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8255c:	f013 0f01 	tst.w	r3, #1
   82560:	d0fb      	beq.n	8255a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82562:	4a04      	ldr	r2, [pc, #16]	; (82574 <pmc_switch_mainck_to_xtal+0x48>)
   82564:	6a13      	ldr	r3, [r2, #32]
   82566:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8256a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8256e:	6213      	str	r3, [r2, #32]
   82570:	4770      	bx	lr
   82572:	bf00      	nop
   82574:	400e0600 	.word	0x400e0600
   82578:	fec8fffc 	.word	0xfec8fffc
   8257c:	01370002 	.word	0x01370002

00082580 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82580:	4b02      	ldr	r3, [pc, #8]	; (8258c <pmc_osc_is_ready_mainck+0xc>)
   82582:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82584:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82588:	4770      	bx	lr
   8258a:	bf00      	nop
   8258c:	400e0600 	.word	0x400e0600

00082590 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82590:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82594:	4b01      	ldr	r3, [pc, #4]	; (8259c <pmc_disable_pllack+0xc>)
   82596:	629a      	str	r2, [r3, #40]	; 0x28
   82598:	4770      	bx	lr
   8259a:	bf00      	nop
   8259c:	400e0600 	.word	0x400e0600

000825a0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   825a0:	4b02      	ldr	r3, [pc, #8]	; (825ac <pmc_is_locked_pllack+0xc>)
   825a2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   825a4:	f000 0002 	and.w	r0, r0, #2
   825a8:	4770      	bx	lr
   825aa:	bf00      	nop
   825ac:	400e0600 	.word	0x400e0600

000825b0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   825b0:	282c      	cmp	r0, #44	; 0x2c
   825b2:	d820      	bhi.n	825f6 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   825b4:	281f      	cmp	r0, #31
   825b6:	d80d      	bhi.n	825d4 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   825b8:	4b12      	ldr	r3, [pc, #72]	; (82604 <pmc_enable_periph_clk+0x54>)
   825ba:	699a      	ldr	r2, [r3, #24]
   825bc:	2301      	movs	r3, #1
   825be:	4083      	lsls	r3, r0
   825c0:	401a      	ands	r2, r3
   825c2:	4293      	cmp	r3, r2
   825c4:	d019      	beq.n	825fa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   825c6:	2301      	movs	r3, #1
   825c8:	fa03 f000 	lsl.w	r0, r3, r0
   825cc:	4b0d      	ldr	r3, [pc, #52]	; (82604 <pmc_enable_periph_clk+0x54>)
   825ce:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   825d0:	2000      	movs	r0, #0
   825d2:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   825d4:	4b0b      	ldr	r3, [pc, #44]	; (82604 <pmc_enable_periph_clk+0x54>)
   825d6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
   825da:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   825dc:	2301      	movs	r3, #1
   825de:	4083      	lsls	r3, r0
   825e0:	401a      	ands	r2, r3
   825e2:	4293      	cmp	r3, r2
   825e4:	d00b      	beq.n	825fe <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   825e6:	2301      	movs	r3, #1
   825e8:	fa03 f000 	lsl.w	r0, r3, r0
   825ec:	4b05      	ldr	r3, [pc, #20]	; (82604 <pmc_enable_periph_clk+0x54>)
   825ee:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   825f2:	2000      	movs	r0, #0
   825f4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   825f6:	2001      	movs	r0, #1
   825f8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   825fa:	2000      	movs	r0, #0
   825fc:	4770      	bx	lr
   825fe:	2000      	movs	r0, #0
}
   82600:	4770      	bx	lr
   82602:	bf00      	nop
   82604:	400e0600 	.word	0x400e0600

00082608 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82608:	e7fe      	b.n	82608 <Dummy_Handler>
   8260a:	bf00      	nop

0008260c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8260c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8260e:	4b1e      	ldr	r3, [pc, #120]	; (82688 <Reset_Handler+0x7c>)
   82610:	4a1e      	ldr	r2, [pc, #120]	; (8268c <Reset_Handler+0x80>)
   82612:	429a      	cmp	r2, r3
   82614:	d003      	beq.n	8261e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82616:	4b1e      	ldr	r3, [pc, #120]	; (82690 <Reset_Handler+0x84>)
   82618:	4a1b      	ldr	r2, [pc, #108]	; (82688 <Reset_Handler+0x7c>)
   8261a:	429a      	cmp	r2, r3
   8261c:	d304      	bcc.n	82628 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8261e:	4b1d      	ldr	r3, [pc, #116]	; (82694 <Reset_Handler+0x88>)
   82620:	4a1d      	ldr	r2, [pc, #116]	; (82698 <Reset_Handler+0x8c>)
   82622:	429a      	cmp	r2, r3
   82624:	d30f      	bcc.n	82646 <Reset_Handler+0x3a>
   82626:	e01a      	b.n	8265e <Reset_Handler+0x52>
   82628:	4b1c      	ldr	r3, [pc, #112]	; (8269c <Reset_Handler+0x90>)
   8262a:	4c1d      	ldr	r4, [pc, #116]	; (826a0 <Reset_Handler+0x94>)
   8262c:	1ae4      	subs	r4, r4, r3
   8262e:	f024 0403 	bic.w	r4, r4, #3
   82632:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82634:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82636:	4814      	ldr	r0, [pc, #80]	; (82688 <Reset_Handler+0x7c>)
   82638:	4914      	ldr	r1, [pc, #80]	; (8268c <Reset_Handler+0x80>)
   8263a:	585a      	ldr	r2, [r3, r1]
   8263c:	501a      	str	r2, [r3, r0]
   8263e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82640:	42a3      	cmp	r3, r4
   82642:	d1fa      	bne.n	8263a <Reset_Handler+0x2e>
   82644:	e7eb      	b.n	8261e <Reset_Handler+0x12>
   82646:	4b17      	ldr	r3, [pc, #92]	; (826a4 <Reset_Handler+0x98>)
   82648:	4917      	ldr	r1, [pc, #92]	; (826a8 <Reset_Handler+0x9c>)
   8264a:	1ac9      	subs	r1, r1, r3
   8264c:	f021 0103 	bic.w	r1, r1, #3
   82650:	1d1a      	adds	r2, r3, #4
   82652:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82654:	2200      	movs	r2, #0
   82656:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8265a:	428b      	cmp	r3, r1
   8265c:	d1fb      	bne.n	82656 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8265e:	4a13      	ldr	r2, [pc, #76]	; (826ac <Reset_Handler+0xa0>)
   82660:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82664:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82668:	4911      	ldr	r1, [pc, #68]	; (826b0 <Reset_Handler+0xa4>)
   8266a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8266c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82670:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82674:	d203      	bcs.n	8267e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82676:	688a      	ldr	r2, [r1, #8]
   82678:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8267c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8267e:	4b0d      	ldr	r3, [pc, #52]	; (826b4 <Reset_Handler+0xa8>)
   82680:	4798      	blx	r3

	/* Branch to main function */
	main();
   82682:	4b0d      	ldr	r3, [pc, #52]	; (826b8 <Reset_Handler+0xac>)
   82684:	4798      	blx	r3
   82686:	e7fe      	b.n	82686 <Reset_Handler+0x7a>
   82688:	20070000 	.word	0x20070000
   8268c:	00088e64 	.word	0x00088e64
   82690:	200708d8 	.word	0x200708d8
   82694:	2007ac5c 	.word	0x2007ac5c
   82698:	200708d8 	.word	0x200708d8
   8269c:	20070004 	.word	0x20070004
   826a0:	200708db 	.word	0x200708db
   826a4:	200708d4 	.word	0x200708d4
   826a8:	2007ac57 	.word	0x2007ac57
   826ac:	00080000 	.word	0x00080000
   826b0:	e000ed00 	.word	0xe000ed00
   826b4:	00083351 	.word	0x00083351
   826b8:	00082a01 	.word	0x00082a01

000826bc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   826bc:	4b3e      	ldr	r3, [pc, #248]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   826be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   826c0:	f003 0303 	and.w	r3, r3, #3
   826c4:	2b03      	cmp	r3, #3
   826c6:	d85f      	bhi.n	82788 <SystemCoreClockUpdate+0xcc>
   826c8:	e8df f003 	tbb	[pc, r3]
   826cc:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   826d0:	4b3a      	ldr	r3, [pc, #232]	; (827bc <SystemCoreClockUpdate+0x100>)
   826d2:	695b      	ldr	r3, [r3, #20]
   826d4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   826d8:	bf14      	ite	ne
   826da:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   826de:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   826e2:	4b37      	ldr	r3, [pc, #220]	; (827c0 <SystemCoreClockUpdate+0x104>)
   826e4:	601a      	str	r2, [r3, #0]
   826e6:	e04f      	b.n	82788 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   826e8:	4b33      	ldr	r3, [pc, #204]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   826ea:	6a1b      	ldr	r3, [r3, #32]
   826ec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   826f0:	d003      	beq.n	826fa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   826f2:	4a34      	ldr	r2, [pc, #208]	; (827c4 <SystemCoreClockUpdate+0x108>)
   826f4:	4b32      	ldr	r3, [pc, #200]	; (827c0 <SystemCoreClockUpdate+0x104>)
   826f6:	601a      	str	r2, [r3, #0]
   826f8:	e046      	b.n	82788 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   826fa:	4a33      	ldr	r2, [pc, #204]	; (827c8 <SystemCoreClockUpdate+0x10c>)
   826fc:	4b30      	ldr	r3, [pc, #192]	; (827c0 <SystemCoreClockUpdate+0x104>)
   826fe:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82700:	4b2d      	ldr	r3, [pc, #180]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   82702:	6a1b      	ldr	r3, [r3, #32]
   82704:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82708:	2b10      	cmp	r3, #16
   8270a:	d002      	beq.n	82712 <SystemCoreClockUpdate+0x56>
   8270c:	2b20      	cmp	r3, #32
   8270e:	d004      	beq.n	8271a <SystemCoreClockUpdate+0x5e>
   82710:	e03a      	b.n	82788 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82712:	4a2e      	ldr	r2, [pc, #184]	; (827cc <SystemCoreClockUpdate+0x110>)
   82714:	4b2a      	ldr	r3, [pc, #168]	; (827c0 <SystemCoreClockUpdate+0x104>)
   82716:	601a      	str	r2, [r3, #0]
				break;
   82718:	e036      	b.n	82788 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8271a:	4a2a      	ldr	r2, [pc, #168]	; (827c4 <SystemCoreClockUpdate+0x108>)
   8271c:	4b28      	ldr	r3, [pc, #160]	; (827c0 <SystemCoreClockUpdate+0x104>)
   8271e:	601a      	str	r2, [r3, #0]
				break;
   82720:	e032      	b.n	82788 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82722:	4b25      	ldr	r3, [pc, #148]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   82724:	6a1b      	ldr	r3, [r3, #32]
   82726:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8272a:	d003      	beq.n	82734 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8272c:	4a25      	ldr	r2, [pc, #148]	; (827c4 <SystemCoreClockUpdate+0x108>)
   8272e:	4b24      	ldr	r3, [pc, #144]	; (827c0 <SystemCoreClockUpdate+0x104>)
   82730:	601a      	str	r2, [r3, #0]
   82732:	e012      	b.n	8275a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82734:	4a24      	ldr	r2, [pc, #144]	; (827c8 <SystemCoreClockUpdate+0x10c>)
   82736:	4b22      	ldr	r3, [pc, #136]	; (827c0 <SystemCoreClockUpdate+0x104>)
   82738:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8273a:	4b1f      	ldr	r3, [pc, #124]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   8273c:	6a1b      	ldr	r3, [r3, #32]
   8273e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82742:	2b10      	cmp	r3, #16
   82744:	d002      	beq.n	8274c <SystemCoreClockUpdate+0x90>
   82746:	2b20      	cmp	r3, #32
   82748:	d004      	beq.n	82754 <SystemCoreClockUpdate+0x98>
   8274a:	e006      	b.n	8275a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8274c:	4a1f      	ldr	r2, [pc, #124]	; (827cc <SystemCoreClockUpdate+0x110>)
   8274e:	4b1c      	ldr	r3, [pc, #112]	; (827c0 <SystemCoreClockUpdate+0x104>)
   82750:	601a      	str	r2, [r3, #0]
				break;
   82752:	e002      	b.n	8275a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82754:	4a1b      	ldr	r2, [pc, #108]	; (827c4 <SystemCoreClockUpdate+0x108>)
   82756:	4b1a      	ldr	r3, [pc, #104]	; (827c0 <SystemCoreClockUpdate+0x104>)
   82758:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8275a:	4b17      	ldr	r3, [pc, #92]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   8275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8275e:	f003 0303 	and.w	r3, r3, #3
   82762:	2b02      	cmp	r3, #2
   82764:	d10d      	bne.n	82782 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82766:	4b14      	ldr	r3, [pc, #80]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   82768:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8276a:	6a99      	ldr	r1, [r3, #40]	; 0x28
   8276c:	4b14      	ldr	r3, [pc, #80]	; (827c0 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8276e:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82772:	681a      	ldr	r2, [r3, #0]
   82774:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82778:	b2c9      	uxtb	r1, r1
   8277a:	fbb2 f2f1 	udiv	r2, r2, r1
   8277e:	601a      	str	r2, [r3, #0]
   82780:	e002      	b.n	82788 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82782:	4a13      	ldr	r2, [pc, #76]	; (827d0 <SystemCoreClockUpdate+0x114>)
   82784:	4b0e      	ldr	r3, [pc, #56]	; (827c0 <SystemCoreClockUpdate+0x104>)
   82786:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82788:	4b0b      	ldr	r3, [pc, #44]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   8278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8278c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82790:	2b70      	cmp	r3, #112	; 0x70
   82792:	d107      	bne.n	827a4 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82794:	4b0a      	ldr	r3, [pc, #40]	; (827c0 <SystemCoreClockUpdate+0x104>)
   82796:	681a      	ldr	r2, [r3, #0]
   82798:	490e      	ldr	r1, [pc, #56]	; (827d4 <SystemCoreClockUpdate+0x118>)
   8279a:	fba1 0202 	umull	r0, r2, r1, r2
   8279e:	0852      	lsrs	r2, r2, #1
   827a0:	601a      	str	r2, [r3, #0]
   827a2:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   827a4:	4b04      	ldr	r3, [pc, #16]	; (827b8 <SystemCoreClockUpdate+0xfc>)
   827a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
   827a8:	4b05      	ldr	r3, [pc, #20]	; (827c0 <SystemCoreClockUpdate+0x104>)
   827aa:	f3c1 1102 	ubfx	r1, r1, #4, #3
   827ae:	681a      	ldr	r2, [r3, #0]
   827b0:	40ca      	lsrs	r2, r1
   827b2:	601a      	str	r2, [r3, #0]
   827b4:	4770      	bx	lr
   827b6:	bf00      	nop
   827b8:	400e0600 	.word	0x400e0600
   827bc:	400e1a10 	.word	0x400e1a10
   827c0:	2007000c 	.word	0x2007000c
   827c4:	00b71b00 	.word	0x00b71b00
   827c8:	003d0900 	.word	0x003d0900
   827cc:	007a1200 	.word	0x007a1200
   827d0:	0e4e1c00 	.word	0x0e4e1c00
   827d4:	aaaaaaab 	.word	0xaaaaaaab

000827d8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   827d8:	4b1b      	ldr	r3, [pc, #108]	; (82848 <system_init_flash+0x70>)
   827da:	4298      	cmp	r0, r3
   827dc:	d806      	bhi.n	827ec <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   827de:	2300      	movs	r3, #0
   827e0:	4a1a      	ldr	r2, [pc, #104]	; (8284c <system_init_flash+0x74>)
   827e2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   827e4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   827e8:	6013      	str	r3, [r2, #0]
   827ea:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   827ec:	4b18      	ldr	r3, [pc, #96]	; (82850 <system_init_flash+0x78>)
   827ee:	4298      	cmp	r0, r3
   827f0:	d807      	bhi.n	82802 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   827f2:	f44f 7380 	mov.w	r3, #256	; 0x100
   827f6:	4a15      	ldr	r2, [pc, #84]	; (8284c <system_init_flash+0x74>)
   827f8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   827fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
   827fe:	6013      	str	r3, [r2, #0]
   82800:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   82802:	4b14      	ldr	r3, [pc, #80]	; (82854 <system_init_flash+0x7c>)
   82804:	4298      	cmp	r0, r3
   82806:	d807      	bhi.n	82818 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   82808:	f44f 7300 	mov.w	r3, #512	; 0x200
   8280c:	4a0f      	ldr	r2, [pc, #60]	; (8284c <system_init_flash+0x74>)
   8280e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   82810:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82814:	6013      	str	r3, [r2, #0]
   82816:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   82818:	4b0f      	ldr	r3, [pc, #60]	; (82858 <system_init_flash+0x80>)
   8281a:	4298      	cmp	r0, r3
   8281c:	d807      	bhi.n	8282e <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8281e:	f44f 7340 	mov.w	r3, #768	; 0x300
   82822:	4a0a      	ldr	r2, [pc, #40]	; (8284c <system_init_flash+0x74>)
   82824:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   82826:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8282a:	6013      	str	r3, [r2, #0]
   8282c:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   8282e:	4b0b      	ldr	r3, [pc, #44]	; (8285c <system_init_flash+0x84>)
   82830:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   82832:	bf94      	ite	ls
   82834:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   82838:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   8283c:	4a03      	ldr	r2, [pc, #12]	; (8284c <system_init_flash+0x74>)
   8283e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   82840:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82844:	6013      	str	r3, [r2, #0]
   82846:	4770      	bx	lr
   82848:	0121eabf 	.word	0x0121eabf
   8284c:	400e0a00 	.word	0x400e0a00
   82850:	02faf07f 	.word	0x02faf07f
   82854:	03d08fff 	.word	0x03d08fff
   82858:	04c4b3ff 	.word	0x04c4b3ff
   8285c:	055d4a7f 	.word	0x055d4a7f

00082860 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82860:	4b09      	ldr	r3, [pc, #36]	; (82888 <_sbrk+0x28>)
   82862:	681b      	ldr	r3, [r3, #0]
   82864:	b913      	cbnz	r3, 8286c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82866:	4a09      	ldr	r2, [pc, #36]	; (8288c <_sbrk+0x2c>)
   82868:	4b07      	ldr	r3, [pc, #28]	; (82888 <_sbrk+0x28>)
   8286a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   8286c:	4b06      	ldr	r3, [pc, #24]	; (82888 <_sbrk+0x28>)
   8286e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82870:	181a      	adds	r2, r3, r0
   82872:	4907      	ldr	r1, [pc, #28]	; (82890 <_sbrk+0x30>)
   82874:	4291      	cmp	r1, r2
   82876:	db04      	blt.n	82882 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82878:	4610      	mov	r0, r2
   8287a:	4a03      	ldr	r2, [pc, #12]	; (82888 <_sbrk+0x28>)
   8287c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8287e:	4618      	mov	r0, r3
   82880:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82882:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82886:	4770      	bx	lr
   82888:	2007abec 	.word	0x2007abec
   8288c:	2007cc60 	.word	0x2007cc60
   82890:	20087ffc 	.word	0x20087ffc

00082894 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82894:	f04f 30ff 	mov.w	r0, #4294967295
   82898:	4770      	bx	lr
   8289a:	bf00      	nop

0008289c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8289c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   828a0:	604b      	str	r3, [r1, #4]

	return 0;
}
   828a2:	2000      	movs	r0, #0
   828a4:	4770      	bx	lr
   828a6:	bf00      	nop

000828a8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   828a8:	2001      	movs	r0, #1
   828aa:	4770      	bx	lr

000828ac <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   828ac:	2000      	movs	r0, #0
   828ae:	4770      	bx	lr

000828b0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   828b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   828b2:	b083      	sub	sp, #12
   828b4:	4604      	mov	r4, r0
   828b6:	460d      	mov	r5, r1
	uint32_t val = 0;
   828b8:	2300      	movs	r3, #0
   828ba:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   828bc:	4b1f      	ldr	r3, [pc, #124]	; (8293c <usart_serial_getchar+0x8c>)
   828be:	4298      	cmp	r0, r3
   828c0:	d107      	bne.n	828d2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   828c2:	461f      	mov	r7, r3
   828c4:	4e1e      	ldr	r6, [pc, #120]	; (82940 <usart_serial_getchar+0x90>)
   828c6:	4638      	mov	r0, r7
   828c8:	4629      	mov	r1, r5
   828ca:	47b0      	blx	r6
   828cc:	2800      	cmp	r0, #0
   828ce:	d1fa      	bne.n	828c6 <usart_serial_getchar+0x16>
   828d0:	e019      	b.n	82906 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   828d2:	4b1c      	ldr	r3, [pc, #112]	; (82944 <usart_serial_getchar+0x94>)
   828d4:	4298      	cmp	r0, r3
   828d6:	d109      	bne.n	828ec <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   828d8:	461f      	mov	r7, r3
   828da:	4e1b      	ldr	r6, [pc, #108]	; (82948 <usart_serial_getchar+0x98>)
   828dc:	4638      	mov	r0, r7
   828de:	a901      	add	r1, sp, #4
   828e0:	47b0      	blx	r6
   828e2:	2800      	cmp	r0, #0
   828e4:	d1fa      	bne.n	828dc <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   828e6:	9b01      	ldr	r3, [sp, #4]
   828e8:	702b      	strb	r3, [r5, #0]
   828ea:	e019      	b.n	82920 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   828ec:	4b17      	ldr	r3, [pc, #92]	; (8294c <usart_serial_getchar+0x9c>)
   828ee:	4298      	cmp	r0, r3
   828f0:	d109      	bne.n	82906 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   828f2:	461e      	mov	r6, r3
   828f4:	4c14      	ldr	r4, [pc, #80]	; (82948 <usart_serial_getchar+0x98>)
   828f6:	4630      	mov	r0, r6
   828f8:	a901      	add	r1, sp, #4
   828fa:	47a0      	blx	r4
   828fc:	2800      	cmp	r0, #0
   828fe:	d1fa      	bne.n	828f6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   82900:	9b01      	ldr	r3, [sp, #4]
   82902:	702b      	strb	r3, [r5, #0]
   82904:	e018      	b.n	82938 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   82906:	4b12      	ldr	r3, [pc, #72]	; (82950 <usart_serial_getchar+0xa0>)
   82908:	429c      	cmp	r4, r3
   8290a:	d109      	bne.n	82920 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   8290c:	461e      	mov	r6, r3
   8290e:	4c0e      	ldr	r4, [pc, #56]	; (82948 <usart_serial_getchar+0x98>)
   82910:	4630      	mov	r0, r6
   82912:	a901      	add	r1, sp, #4
   82914:	47a0      	blx	r4
   82916:	2800      	cmp	r0, #0
   82918:	d1fa      	bne.n	82910 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   8291a:	9b01      	ldr	r3, [sp, #4]
   8291c:	702b      	strb	r3, [r5, #0]
   8291e:	e00b      	b.n	82938 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82920:	4b0c      	ldr	r3, [pc, #48]	; (82954 <usart_serial_getchar+0xa4>)
   82922:	429c      	cmp	r4, r3
   82924:	d108      	bne.n	82938 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   82926:	461e      	mov	r6, r3
   82928:	4c07      	ldr	r4, [pc, #28]	; (82948 <usart_serial_getchar+0x98>)
   8292a:	4630      	mov	r0, r6
   8292c:	a901      	add	r1, sp, #4
   8292e:	47a0      	blx	r4
   82930:	2800      	cmp	r0, #0
   82932:	d1fa      	bne.n	8292a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   82934:	9b01      	ldr	r3, [sp, #4]
   82936:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   82938:	b003      	add	sp, #12
   8293a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8293c:	400e0800 	.word	0x400e0800
   82940:	00082069 	.word	0x00082069
   82944:	40098000 	.word	0x40098000
   82948:	00082095 	.word	0x00082095
   8294c:	4009c000 	.word	0x4009c000
   82950:	400a0000 	.word	0x400a0000
   82954:	400a4000 	.word	0x400a4000

00082958 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   82958:	b570      	push	{r4, r5, r6, lr}
   8295a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8295c:	4b21      	ldr	r3, [pc, #132]	; (829e4 <usart_serial_putchar+0x8c>)
   8295e:	4298      	cmp	r0, r3
   82960:	d107      	bne.n	82972 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   82962:	461e      	mov	r6, r3
   82964:	4d20      	ldr	r5, [pc, #128]	; (829e8 <usart_serial_putchar+0x90>)
   82966:	4630      	mov	r0, r6
   82968:	4621      	mov	r1, r4
   8296a:	47a8      	blx	r5
   8296c:	2800      	cmp	r0, #0
   8296e:	d1fa      	bne.n	82966 <usart_serial_putchar+0xe>
   82970:	e02b      	b.n	829ca <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82972:	4b1e      	ldr	r3, [pc, #120]	; (829ec <usart_serial_putchar+0x94>)
   82974:	4298      	cmp	r0, r3
   82976:	d107      	bne.n	82988 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   82978:	461e      	mov	r6, r3
   8297a:	4d1d      	ldr	r5, [pc, #116]	; (829f0 <usart_serial_putchar+0x98>)
   8297c:	4630      	mov	r0, r6
   8297e:	4621      	mov	r1, r4
   82980:	47a8      	blx	r5
   82982:	2800      	cmp	r0, #0
   82984:	d1fa      	bne.n	8297c <usart_serial_putchar+0x24>
   82986:	e022      	b.n	829ce <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82988:	4b1a      	ldr	r3, [pc, #104]	; (829f4 <usart_serial_putchar+0x9c>)
   8298a:	4298      	cmp	r0, r3
   8298c:	d107      	bne.n	8299e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8298e:	461e      	mov	r6, r3
   82990:	4d17      	ldr	r5, [pc, #92]	; (829f0 <usart_serial_putchar+0x98>)
   82992:	4630      	mov	r0, r6
   82994:	4621      	mov	r1, r4
   82996:	47a8      	blx	r5
   82998:	2800      	cmp	r0, #0
   8299a:	d1fa      	bne.n	82992 <usart_serial_putchar+0x3a>
   8299c:	e019      	b.n	829d2 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8299e:	4b16      	ldr	r3, [pc, #88]	; (829f8 <usart_serial_putchar+0xa0>)
   829a0:	4298      	cmp	r0, r3
   829a2:	d107      	bne.n	829b4 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   829a4:	461e      	mov	r6, r3
   829a6:	4d12      	ldr	r5, [pc, #72]	; (829f0 <usart_serial_putchar+0x98>)
   829a8:	4630      	mov	r0, r6
   829aa:	4621      	mov	r1, r4
   829ac:	47a8      	blx	r5
   829ae:	2800      	cmp	r0, #0
   829b0:	d1fa      	bne.n	829a8 <usart_serial_putchar+0x50>
   829b2:	e010      	b.n	829d6 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   829b4:	4b11      	ldr	r3, [pc, #68]	; (829fc <usart_serial_putchar+0xa4>)
   829b6:	4298      	cmp	r0, r3
   829b8:	d10f      	bne.n	829da <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   829ba:	461e      	mov	r6, r3
   829bc:	4d0c      	ldr	r5, [pc, #48]	; (829f0 <usart_serial_putchar+0x98>)
   829be:	4630      	mov	r0, r6
   829c0:	4621      	mov	r1, r4
   829c2:	47a8      	blx	r5
   829c4:	2800      	cmp	r0, #0
   829c6:	d1fa      	bne.n	829be <usart_serial_putchar+0x66>
   829c8:	e009      	b.n	829de <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   829ca:	2001      	movs	r0, #1
   829cc:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   829ce:	2001      	movs	r0, #1
   829d0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   829d2:	2001      	movs	r0, #1
   829d4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   829d6:	2001      	movs	r0, #1
   829d8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   829da:	2000      	movs	r0, #0
   829dc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   829de:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   829e0:	bd70      	pop	{r4, r5, r6, pc}
   829e2:	bf00      	nop
   829e4:	400e0800 	.word	0x400e0800
   829e8:	00082055 	.word	0x00082055
   829ec:	40098000 	.word	0x40098000
   829f0:	0008207d 	.word	0x0008207d
   829f4:	4009c000 	.word	0x4009c000
   829f8:	400a0000 	.word	0x400a0000
   829fc:	400a4000 	.word	0x400a4000

00082a00 <main>:

/************************************************************************/
/* Initiation of the program. */
/************************************************************************/
int main (void)
{
   82a00:	b530      	push	{r4, r5, lr}
   82a02:	b089      	sub	sp, #36	; 0x24
	sysclk_init();
   82a04:	4b30      	ldr	r3, [pc, #192]	; (82ac8 <main+0xc8>)
   82a06:	4798      	blx	r3
	board_init();
   82a08:	4b30      	ldr	r3, [pc, #192]	; (82acc <main+0xcc>)
   82a0a:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   82a0c:	200b      	movs	r0, #11
   82a0e:	4c30      	ldr	r4, [pc, #192]	; (82ad0 <main+0xd0>)
   82a10:	47a0      	blx	r4
   82a12:	200c      	movs	r0, #12
   82a14:	47a0      	blx	r4
   82a16:	200d      	movs	r0, #13
   82a18:	47a0      	blx	r4
   82a1a:	200e      	movs	r0, #14
   82a1c:	47a0      	blx	r4
	ioport_init();
	InitADC();
   82a1e:	4b2d      	ldr	r3, [pc, #180]	; (82ad4 <main+0xd4>)
   82a20:	4798      	blx	r3
   82a22:	2008      	movs	r0, #8
   82a24:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   82a26:	4d2c      	ldr	r5, [pc, #176]	; (82ad8 <main+0xd8>)
   82a28:	4b2c      	ldr	r3, [pc, #176]	; (82adc <main+0xdc>)
   82a2a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   82a2c:	4a2c      	ldr	r2, [pc, #176]	; (82ae0 <main+0xe0>)
   82a2e:	4b2d      	ldr	r3, [pc, #180]	; (82ae4 <main+0xe4>)
   82a30:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   82a32:	4a2d      	ldr	r2, [pc, #180]	; (82ae8 <main+0xe8>)
   82a34:	4b2d      	ldr	r3, [pc, #180]	; (82aec <main+0xec>)
   82a36:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   82a38:	4b2d      	ldr	r3, [pc, #180]	; (82af0 <main+0xf0>)
   82a3a:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   82a3c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   82a40:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   82a42:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82a46:	9307      	str	r3, [sp, #28]
   82a48:	2008      	movs	r0, #8
   82a4a:	47a0      	blx	r4
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   82a4c:	4628      	mov	r0, r5
   82a4e:	a905      	add	r1, sp, #20
   82a50:	4b28      	ldr	r3, [pc, #160]	; (82af4 <main+0xf4>)
   82a52:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   82a54:	4d28      	ldr	r5, [pc, #160]	; (82af8 <main+0xf8>)
   82a56:	682b      	ldr	r3, [r5, #0]
   82a58:	6898      	ldr	r0, [r3, #8]
   82a5a:	2100      	movs	r1, #0
   82a5c:	4c27      	ldr	r4, [pc, #156]	; (82afc <main+0xfc>)
   82a5e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   82a60:	682b      	ldr	r3, [r5, #0]
   82a62:	6858      	ldr	r0, [r3, #4]
   82a64:	2100      	movs	r1, #0
   82a66:	47a0      	blx	r4
	/* Konfigurera konsol UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	/* Specifiera att stdout inte ska buffras */
	#if defined(__GNUC__)
	setbuf(stdout, NULL);
   82a68:	682b      	ldr	r3, [r5, #0]
   82a6a:	6898      	ldr	r0, [r3, #8]
   82a6c:	2100      	movs	r1, #0
   82a6e:	47a0      	blx	r4
	sysclk_init();
	board_init();
	ioport_init();
	InitADC();
	ConfigureConsole();
	InitPWM();
   82a70:	4b23      	ldr	r3, [pc, #140]	; (82b00 <main+0x100>)
   82a72:	4798      	blx	r3
	setupUART();
   82a74:	4b23      	ldr	r3, [pc, #140]	; (82b04 <main+0x104>)
   82a76:	4798      	blx	r3
	//}
	
	/************************************************************************/
	/* First task that handles the PID-regulation. The task with highest priority. */
	/************************************************************************/
	if (xTaskCreate(taskModulate, (const signed char * const) "taskModulate", 1024, NULL, 2, NULL) != pdPASS){
   82a78:	2302      	movs	r3, #2
   82a7a:	9300      	str	r3, [sp, #0]
   82a7c:	2300      	movs	r3, #0
   82a7e:	9301      	str	r3, [sp, #4]
   82a80:	9302      	str	r3, [sp, #8]
   82a82:	9303      	str	r3, [sp, #12]
   82a84:	4820      	ldr	r0, [pc, #128]	; (82b08 <main+0x108>)
   82a86:	4921      	ldr	r1, [pc, #132]	; (82b0c <main+0x10c>)
   82a88:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82a8c:	4c20      	ldr	r4, [pc, #128]	; (82b10 <main+0x110>)
   82a8e:	47a0      	blx	r4
   82a90:	2801      	cmp	r0, #1
   82a92:	d002      	beq.n	82a9a <main+0x9a>
		printf("Failed to create taskModulate\n");
   82a94:	481f      	ldr	r0, [pc, #124]	; (82b14 <main+0x114>)
   82a96:	4b20      	ldr	r3, [pc, #128]	; (82b18 <main+0x118>)
   82a98:	4798      	blx	r3
	}
	/************************************************************************/
	/* Second task that handles the communication to Matlab. The task with lowest priority. */
	/************************************************************************/
	if (xTaskCreate(taskSendToMatlab, (const signed char * const) "taskSendToMatlab", 1024, NULL, 1, NULL) != pdPASS){
   82a9a:	2301      	movs	r3, #1
   82a9c:	9300      	str	r3, [sp, #0]
   82a9e:	2300      	movs	r3, #0
   82aa0:	9301      	str	r3, [sp, #4]
   82aa2:	9302      	str	r3, [sp, #8]
   82aa4:	9303      	str	r3, [sp, #12]
   82aa6:	481d      	ldr	r0, [pc, #116]	; (82b1c <main+0x11c>)
   82aa8:	491d      	ldr	r1, [pc, #116]	; (82b20 <main+0x120>)
   82aaa:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82aae:	4c18      	ldr	r4, [pc, #96]	; (82b10 <main+0x110>)
   82ab0:	47a0      	blx	r4
   82ab2:	2801      	cmp	r0, #1
   82ab4:	d002      	beq.n	82abc <main+0xbc>
		printf("Failed to create taskSendToMatlab\n");
   82ab6:	481b      	ldr	r0, [pc, #108]	; (82b24 <main+0x124>)
   82ab8:	4b17      	ldr	r3, [pc, #92]	; (82b18 <main+0x118>)
   82aba:	4798      	blx	r3
	}
	
	vTaskStartScheduler();
   82abc:	4b1a      	ldr	r3, [pc, #104]	; (82b28 <main+0x128>)
   82abe:	4798      	blx	r3
}
   82ac0:	2000      	movs	r0, #0
   82ac2:	b009      	add	sp, #36	; 0x24
   82ac4:	bd30      	pop	{r4, r5, pc}
   82ac6:	bf00      	nop
   82ac8:	000820ad 	.word	0x000820ad
   82acc:	00082111 	.word	0x00082111
   82ad0:	000825b1 	.word	0x000825b1
   82ad4:	000801a5 	.word	0x000801a5
   82ad8:	400e0800 	.word	0x400e0800
   82adc:	2007ac54 	.word	0x2007ac54
   82ae0:	00082959 	.word	0x00082959
   82ae4:	2007ac50 	.word	0x2007ac50
   82ae8:	000828b1 	.word	0x000828b1
   82aec:	2007ac24 	.word	0x2007ac24
   82af0:	0501bd00 	.word	0x0501bd00
   82af4:	0008201d 	.word	0x0008201d
   82af8:	20070010 	.word	0x20070010
   82afc:	0008343f 	.word	0x0008343f
   82b00:	00080471 	.word	0x00080471
   82b04:	00080349 	.word	0x00080349
   82b08:	00080529 	.word	0x00080529
   82b0c:	00088acc 	.word	0x00088acc
   82b10:	00081141 	.word	0x00081141
   82b14:	00088adc 	.word	0x00088adc
   82b18:	0008339d 	.word	0x0008339d
   82b1c:	00080759 	.word	0x00080759
   82b20:	00088afc 	.word	0x00088afc
   82b24:	00088b10 	.word	0x00088b10
   82b28:	00081349 	.word	0x00081349

00082b2c <__aeabi_drsub>:
   82b2c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82b30:	e002      	b.n	82b38 <__adddf3>
   82b32:	bf00      	nop

00082b34 <__aeabi_dsub>:
   82b34:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082b38 <__adddf3>:
   82b38:	b530      	push	{r4, r5, lr}
   82b3a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82b3e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82b42:	ea94 0f05 	teq	r4, r5
   82b46:	bf08      	it	eq
   82b48:	ea90 0f02 	teqeq	r0, r2
   82b4c:	bf1f      	itttt	ne
   82b4e:	ea54 0c00 	orrsne.w	ip, r4, r0
   82b52:	ea55 0c02 	orrsne.w	ip, r5, r2
   82b56:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82b5a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82b5e:	f000 80e2 	beq.w	82d26 <__adddf3+0x1ee>
   82b62:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82b66:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82b6a:	bfb8      	it	lt
   82b6c:	426d      	neglt	r5, r5
   82b6e:	dd0c      	ble.n	82b8a <__adddf3+0x52>
   82b70:	442c      	add	r4, r5
   82b72:	ea80 0202 	eor.w	r2, r0, r2
   82b76:	ea81 0303 	eor.w	r3, r1, r3
   82b7a:	ea82 0000 	eor.w	r0, r2, r0
   82b7e:	ea83 0101 	eor.w	r1, r3, r1
   82b82:	ea80 0202 	eor.w	r2, r0, r2
   82b86:	ea81 0303 	eor.w	r3, r1, r3
   82b8a:	2d36      	cmp	r5, #54	; 0x36
   82b8c:	bf88      	it	hi
   82b8e:	bd30      	pophi	{r4, r5, pc}
   82b90:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82b94:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82b98:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82b9c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82ba0:	d002      	beq.n	82ba8 <__adddf3+0x70>
   82ba2:	4240      	negs	r0, r0
   82ba4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82ba8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82bac:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82bb0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82bb4:	d002      	beq.n	82bbc <__adddf3+0x84>
   82bb6:	4252      	negs	r2, r2
   82bb8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82bbc:	ea94 0f05 	teq	r4, r5
   82bc0:	f000 80a7 	beq.w	82d12 <__adddf3+0x1da>
   82bc4:	f1a4 0401 	sub.w	r4, r4, #1
   82bc8:	f1d5 0e20 	rsbs	lr, r5, #32
   82bcc:	db0d      	blt.n	82bea <__adddf3+0xb2>
   82bce:	fa02 fc0e 	lsl.w	ip, r2, lr
   82bd2:	fa22 f205 	lsr.w	r2, r2, r5
   82bd6:	1880      	adds	r0, r0, r2
   82bd8:	f141 0100 	adc.w	r1, r1, #0
   82bdc:	fa03 f20e 	lsl.w	r2, r3, lr
   82be0:	1880      	adds	r0, r0, r2
   82be2:	fa43 f305 	asr.w	r3, r3, r5
   82be6:	4159      	adcs	r1, r3
   82be8:	e00e      	b.n	82c08 <__adddf3+0xd0>
   82bea:	f1a5 0520 	sub.w	r5, r5, #32
   82bee:	f10e 0e20 	add.w	lr, lr, #32
   82bf2:	2a01      	cmp	r2, #1
   82bf4:	fa03 fc0e 	lsl.w	ip, r3, lr
   82bf8:	bf28      	it	cs
   82bfa:	f04c 0c02 	orrcs.w	ip, ip, #2
   82bfe:	fa43 f305 	asr.w	r3, r3, r5
   82c02:	18c0      	adds	r0, r0, r3
   82c04:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82c08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82c0c:	d507      	bpl.n	82c1e <__adddf3+0xe6>
   82c0e:	f04f 0e00 	mov.w	lr, #0
   82c12:	f1dc 0c00 	rsbs	ip, ip, #0
   82c16:	eb7e 0000 	sbcs.w	r0, lr, r0
   82c1a:	eb6e 0101 	sbc.w	r1, lr, r1
   82c1e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82c22:	d31b      	bcc.n	82c5c <__adddf3+0x124>
   82c24:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82c28:	d30c      	bcc.n	82c44 <__adddf3+0x10c>
   82c2a:	0849      	lsrs	r1, r1, #1
   82c2c:	ea5f 0030 	movs.w	r0, r0, rrx
   82c30:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82c34:	f104 0401 	add.w	r4, r4, #1
   82c38:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82c3c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82c40:	f080 809a 	bcs.w	82d78 <__adddf3+0x240>
   82c44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82c48:	bf08      	it	eq
   82c4a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82c4e:	f150 0000 	adcs.w	r0, r0, #0
   82c52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82c56:	ea41 0105 	orr.w	r1, r1, r5
   82c5a:	bd30      	pop	{r4, r5, pc}
   82c5c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82c60:	4140      	adcs	r0, r0
   82c62:	eb41 0101 	adc.w	r1, r1, r1
   82c66:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82c6a:	f1a4 0401 	sub.w	r4, r4, #1
   82c6e:	d1e9      	bne.n	82c44 <__adddf3+0x10c>
   82c70:	f091 0f00 	teq	r1, #0
   82c74:	bf04      	itt	eq
   82c76:	4601      	moveq	r1, r0
   82c78:	2000      	moveq	r0, #0
   82c7a:	fab1 f381 	clz	r3, r1
   82c7e:	bf08      	it	eq
   82c80:	3320      	addeq	r3, #32
   82c82:	f1a3 030b 	sub.w	r3, r3, #11
   82c86:	f1b3 0220 	subs.w	r2, r3, #32
   82c8a:	da0c      	bge.n	82ca6 <__adddf3+0x16e>
   82c8c:	320c      	adds	r2, #12
   82c8e:	dd08      	ble.n	82ca2 <__adddf3+0x16a>
   82c90:	f102 0c14 	add.w	ip, r2, #20
   82c94:	f1c2 020c 	rsb	r2, r2, #12
   82c98:	fa01 f00c 	lsl.w	r0, r1, ip
   82c9c:	fa21 f102 	lsr.w	r1, r1, r2
   82ca0:	e00c      	b.n	82cbc <__adddf3+0x184>
   82ca2:	f102 0214 	add.w	r2, r2, #20
   82ca6:	bfd8      	it	le
   82ca8:	f1c2 0c20 	rsble	ip, r2, #32
   82cac:	fa01 f102 	lsl.w	r1, r1, r2
   82cb0:	fa20 fc0c 	lsr.w	ip, r0, ip
   82cb4:	bfdc      	itt	le
   82cb6:	ea41 010c 	orrle.w	r1, r1, ip
   82cba:	4090      	lslle	r0, r2
   82cbc:	1ae4      	subs	r4, r4, r3
   82cbe:	bfa2      	ittt	ge
   82cc0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82cc4:	4329      	orrge	r1, r5
   82cc6:	bd30      	popge	{r4, r5, pc}
   82cc8:	ea6f 0404 	mvn.w	r4, r4
   82ccc:	3c1f      	subs	r4, #31
   82cce:	da1c      	bge.n	82d0a <__adddf3+0x1d2>
   82cd0:	340c      	adds	r4, #12
   82cd2:	dc0e      	bgt.n	82cf2 <__adddf3+0x1ba>
   82cd4:	f104 0414 	add.w	r4, r4, #20
   82cd8:	f1c4 0220 	rsb	r2, r4, #32
   82cdc:	fa20 f004 	lsr.w	r0, r0, r4
   82ce0:	fa01 f302 	lsl.w	r3, r1, r2
   82ce4:	ea40 0003 	orr.w	r0, r0, r3
   82ce8:	fa21 f304 	lsr.w	r3, r1, r4
   82cec:	ea45 0103 	orr.w	r1, r5, r3
   82cf0:	bd30      	pop	{r4, r5, pc}
   82cf2:	f1c4 040c 	rsb	r4, r4, #12
   82cf6:	f1c4 0220 	rsb	r2, r4, #32
   82cfa:	fa20 f002 	lsr.w	r0, r0, r2
   82cfe:	fa01 f304 	lsl.w	r3, r1, r4
   82d02:	ea40 0003 	orr.w	r0, r0, r3
   82d06:	4629      	mov	r1, r5
   82d08:	bd30      	pop	{r4, r5, pc}
   82d0a:	fa21 f004 	lsr.w	r0, r1, r4
   82d0e:	4629      	mov	r1, r5
   82d10:	bd30      	pop	{r4, r5, pc}
   82d12:	f094 0f00 	teq	r4, #0
   82d16:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82d1a:	bf06      	itte	eq
   82d1c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82d20:	3401      	addeq	r4, #1
   82d22:	3d01      	subne	r5, #1
   82d24:	e74e      	b.n	82bc4 <__adddf3+0x8c>
   82d26:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82d2a:	bf18      	it	ne
   82d2c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82d30:	d029      	beq.n	82d86 <__adddf3+0x24e>
   82d32:	ea94 0f05 	teq	r4, r5
   82d36:	bf08      	it	eq
   82d38:	ea90 0f02 	teqeq	r0, r2
   82d3c:	d005      	beq.n	82d4a <__adddf3+0x212>
   82d3e:	ea54 0c00 	orrs.w	ip, r4, r0
   82d42:	bf04      	itt	eq
   82d44:	4619      	moveq	r1, r3
   82d46:	4610      	moveq	r0, r2
   82d48:	bd30      	pop	{r4, r5, pc}
   82d4a:	ea91 0f03 	teq	r1, r3
   82d4e:	bf1e      	ittt	ne
   82d50:	2100      	movne	r1, #0
   82d52:	2000      	movne	r0, #0
   82d54:	bd30      	popne	{r4, r5, pc}
   82d56:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82d5a:	d105      	bne.n	82d68 <__adddf3+0x230>
   82d5c:	0040      	lsls	r0, r0, #1
   82d5e:	4149      	adcs	r1, r1
   82d60:	bf28      	it	cs
   82d62:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82d66:	bd30      	pop	{r4, r5, pc}
   82d68:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82d6c:	bf3c      	itt	cc
   82d6e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82d72:	bd30      	popcc	{r4, r5, pc}
   82d74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82d78:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82d7c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82d80:	f04f 0000 	mov.w	r0, #0
   82d84:	bd30      	pop	{r4, r5, pc}
   82d86:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82d8a:	bf1a      	itte	ne
   82d8c:	4619      	movne	r1, r3
   82d8e:	4610      	movne	r0, r2
   82d90:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82d94:	bf1c      	itt	ne
   82d96:	460b      	movne	r3, r1
   82d98:	4602      	movne	r2, r0
   82d9a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82d9e:	bf06      	itte	eq
   82da0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82da4:	ea91 0f03 	teqeq	r1, r3
   82da8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82dac:	bd30      	pop	{r4, r5, pc}
   82dae:	bf00      	nop

00082db0 <__aeabi_ui2d>:
   82db0:	f090 0f00 	teq	r0, #0
   82db4:	bf04      	itt	eq
   82db6:	2100      	moveq	r1, #0
   82db8:	4770      	bxeq	lr
   82dba:	b530      	push	{r4, r5, lr}
   82dbc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82dc0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82dc4:	f04f 0500 	mov.w	r5, #0
   82dc8:	f04f 0100 	mov.w	r1, #0
   82dcc:	e750      	b.n	82c70 <__adddf3+0x138>
   82dce:	bf00      	nop

00082dd0 <__aeabi_i2d>:
   82dd0:	f090 0f00 	teq	r0, #0
   82dd4:	bf04      	itt	eq
   82dd6:	2100      	moveq	r1, #0
   82dd8:	4770      	bxeq	lr
   82dda:	b530      	push	{r4, r5, lr}
   82ddc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82de0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82de4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82de8:	bf48      	it	mi
   82dea:	4240      	negmi	r0, r0
   82dec:	f04f 0100 	mov.w	r1, #0
   82df0:	e73e      	b.n	82c70 <__adddf3+0x138>
   82df2:	bf00      	nop

00082df4 <__aeabi_f2d>:
   82df4:	0042      	lsls	r2, r0, #1
   82df6:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82dfa:	ea4f 0131 	mov.w	r1, r1, rrx
   82dfe:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82e02:	bf1f      	itttt	ne
   82e04:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82e08:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82e0c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82e10:	4770      	bxne	lr
   82e12:	f092 0f00 	teq	r2, #0
   82e16:	bf14      	ite	ne
   82e18:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82e1c:	4770      	bxeq	lr
   82e1e:	b530      	push	{r4, r5, lr}
   82e20:	f44f 7460 	mov.w	r4, #896	; 0x380
   82e24:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82e28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82e2c:	e720      	b.n	82c70 <__adddf3+0x138>
   82e2e:	bf00      	nop

00082e30 <__aeabi_ul2d>:
   82e30:	ea50 0201 	orrs.w	r2, r0, r1
   82e34:	bf08      	it	eq
   82e36:	4770      	bxeq	lr
   82e38:	b530      	push	{r4, r5, lr}
   82e3a:	f04f 0500 	mov.w	r5, #0
   82e3e:	e00a      	b.n	82e56 <__aeabi_l2d+0x16>

00082e40 <__aeabi_l2d>:
   82e40:	ea50 0201 	orrs.w	r2, r0, r1
   82e44:	bf08      	it	eq
   82e46:	4770      	bxeq	lr
   82e48:	b530      	push	{r4, r5, lr}
   82e4a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82e4e:	d502      	bpl.n	82e56 <__aeabi_l2d+0x16>
   82e50:	4240      	negs	r0, r0
   82e52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82e56:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82e5a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82e5e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82e62:	f43f aedc 	beq.w	82c1e <__adddf3+0xe6>
   82e66:	f04f 0203 	mov.w	r2, #3
   82e6a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82e6e:	bf18      	it	ne
   82e70:	3203      	addne	r2, #3
   82e72:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82e76:	bf18      	it	ne
   82e78:	3203      	addne	r2, #3
   82e7a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82e7e:	f1c2 0320 	rsb	r3, r2, #32
   82e82:	fa00 fc03 	lsl.w	ip, r0, r3
   82e86:	fa20 f002 	lsr.w	r0, r0, r2
   82e8a:	fa01 fe03 	lsl.w	lr, r1, r3
   82e8e:	ea40 000e 	orr.w	r0, r0, lr
   82e92:	fa21 f102 	lsr.w	r1, r1, r2
   82e96:	4414      	add	r4, r2
   82e98:	e6c1      	b.n	82c1e <__adddf3+0xe6>
   82e9a:	bf00      	nop

00082e9c <__aeabi_dmul>:
   82e9c:	b570      	push	{r4, r5, r6, lr}
   82e9e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82ea2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82ea6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82eaa:	bf1d      	ittte	ne
   82eac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82eb0:	ea94 0f0c 	teqne	r4, ip
   82eb4:	ea95 0f0c 	teqne	r5, ip
   82eb8:	f000 f8de 	bleq	83078 <__aeabi_dmul+0x1dc>
   82ebc:	442c      	add	r4, r5
   82ebe:	ea81 0603 	eor.w	r6, r1, r3
   82ec2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82ec6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82eca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82ece:	bf18      	it	ne
   82ed0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82ed4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82ed8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82edc:	d038      	beq.n	82f50 <__aeabi_dmul+0xb4>
   82ede:	fba0 ce02 	umull	ip, lr, r0, r2
   82ee2:	f04f 0500 	mov.w	r5, #0
   82ee6:	fbe1 e502 	umlal	lr, r5, r1, r2
   82eea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82eee:	fbe0 e503 	umlal	lr, r5, r0, r3
   82ef2:	f04f 0600 	mov.w	r6, #0
   82ef6:	fbe1 5603 	umlal	r5, r6, r1, r3
   82efa:	f09c 0f00 	teq	ip, #0
   82efe:	bf18      	it	ne
   82f00:	f04e 0e01 	orrne.w	lr, lr, #1
   82f04:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82f08:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82f0c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82f10:	d204      	bcs.n	82f1c <__aeabi_dmul+0x80>
   82f12:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82f16:	416d      	adcs	r5, r5
   82f18:	eb46 0606 	adc.w	r6, r6, r6
   82f1c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82f20:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82f24:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82f28:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82f2c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82f30:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82f34:	bf88      	it	hi
   82f36:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82f3a:	d81e      	bhi.n	82f7a <__aeabi_dmul+0xde>
   82f3c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82f40:	bf08      	it	eq
   82f42:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82f46:	f150 0000 	adcs.w	r0, r0, #0
   82f4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82f4e:	bd70      	pop	{r4, r5, r6, pc}
   82f50:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82f54:	ea46 0101 	orr.w	r1, r6, r1
   82f58:	ea40 0002 	orr.w	r0, r0, r2
   82f5c:	ea81 0103 	eor.w	r1, r1, r3
   82f60:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82f64:	bfc2      	ittt	gt
   82f66:	ebd4 050c 	rsbsgt	r5, r4, ip
   82f6a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82f6e:	bd70      	popgt	{r4, r5, r6, pc}
   82f70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82f74:	f04f 0e00 	mov.w	lr, #0
   82f78:	3c01      	subs	r4, #1
   82f7a:	f300 80ab 	bgt.w	830d4 <__aeabi_dmul+0x238>
   82f7e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82f82:	bfde      	ittt	le
   82f84:	2000      	movle	r0, #0
   82f86:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82f8a:	bd70      	pople	{r4, r5, r6, pc}
   82f8c:	f1c4 0400 	rsb	r4, r4, #0
   82f90:	3c20      	subs	r4, #32
   82f92:	da35      	bge.n	83000 <__aeabi_dmul+0x164>
   82f94:	340c      	adds	r4, #12
   82f96:	dc1b      	bgt.n	82fd0 <__aeabi_dmul+0x134>
   82f98:	f104 0414 	add.w	r4, r4, #20
   82f9c:	f1c4 0520 	rsb	r5, r4, #32
   82fa0:	fa00 f305 	lsl.w	r3, r0, r5
   82fa4:	fa20 f004 	lsr.w	r0, r0, r4
   82fa8:	fa01 f205 	lsl.w	r2, r1, r5
   82fac:	ea40 0002 	orr.w	r0, r0, r2
   82fb0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82fb4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82fb8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82fbc:	fa21 f604 	lsr.w	r6, r1, r4
   82fc0:	eb42 0106 	adc.w	r1, r2, r6
   82fc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82fc8:	bf08      	it	eq
   82fca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82fce:	bd70      	pop	{r4, r5, r6, pc}
   82fd0:	f1c4 040c 	rsb	r4, r4, #12
   82fd4:	f1c4 0520 	rsb	r5, r4, #32
   82fd8:	fa00 f304 	lsl.w	r3, r0, r4
   82fdc:	fa20 f005 	lsr.w	r0, r0, r5
   82fe0:	fa01 f204 	lsl.w	r2, r1, r4
   82fe4:	ea40 0002 	orr.w	r0, r0, r2
   82fe8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82fec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82ff0:	f141 0100 	adc.w	r1, r1, #0
   82ff4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82ff8:	bf08      	it	eq
   82ffa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82ffe:	bd70      	pop	{r4, r5, r6, pc}
   83000:	f1c4 0520 	rsb	r5, r4, #32
   83004:	fa00 f205 	lsl.w	r2, r0, r5
   83008:	ea4e 0e02 	orr.w	lr, lr, r2
   8300c:	fa20 f304 	lsr.w	r3, r0, r4
   83010:	fa01 f205 	lsl.w	r2, r1, r5
   83014:	ea43 0302 	orr.w	r3, r3, r2
   83018:	fa21 f004 	lsr.w	r0, r1, r4
   8301c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83020:	fa21 f204 	lsr.w	r2, r1, r4
   83024:	ea20 0002 	bic.w	r0, r0, r2
   83028:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8302c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83030:	bf08      	it	eq
   83032:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83036:	bd70      	pop	{r4, r5, r6, pc}
   83038:	f094 0f00 	teq	r4, #0
   8303c:	d10f      	bne.n	8305e <__aeabi_dmul+0x1c2>
   8303e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   83042:	0040      	lsls	r0, r0, #1
   83044:	eb41 0101 	adc.w	r1, r1, r1
   83048:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8304c:	bf08      	it	eq
   8304e:	3c01      	subeq	r4, #1
   83050:	d0f7      	beq.n	83042 <__aeabi_dmul+0x1a6>
   83052:	ea41 0106 	orr.w	r1, r1, r6
   83056:	f095 0f00 	teq	r5, #0
   8305a:	bf18      	it	ne
   8305c:	4770      	bxne	lr
   8305e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   83062:	0052      	lsls	r2, r2, #1
   83064:	eb43 0303 	adc.w	r3, r3, r3
   83068:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8306c:	bf08      	it	eq
   8306e:	3d01      	subeq	r5, #1
   83070:	d0f7      	beq.n	83062 <__aeabi_dmul+0x1c6>
   83072:	ea43 0306 	orr.w	r3, r3, r6
   83076:	4770      	bx	lr
   83078:	ea94 0f0c 	teq	r4, ip
   8307c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83080:	bf18      	it	ne
   83082:	ea95 0f0c 	teqne	r5, ip
   83086:	d00c      	beq.n	830a2 <__aeabi_dmul+0x206>
   83088:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8308c:	bf18      	it	ne
   8308e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83092:	d1d1      	bne.n	83038 <__aeabi_dmul+0x19c>
   83094:	ea81 0103 	eor.w	r1, r1, r3
   83098:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8309c:	f04f 0000 	mov.w	r0, #0
   830a0:	bd70      	pop	{r4, r5, r6, pc}
   830a2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   830a6:	bf06      	itte	eq
   830a8:	4610      	moveq	r0, r2
   830aa:	4619      	moveq	r1, r3
   830ac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   830b0:	d019      	beq.n	830e6 <__aeabi_dmul+0x24a>
   830b2:	ea94 0f0c 	teq	r4, ip
   830b6:	d102      	bne.n	830be <__aeabi_dmul+0x222>
   830b8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   830bc:	d113      	bne.n	830e6 <__aeabi_dmul+0x24a>
   830be:	ea95 0f0c 	teq	r5, ip
   830c2:	d105      	bne.n	830d0 <__aeabi_dmul+0x234>
   830c4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   830c8:	bf1c      	itt	ne
   830ca:	4610      	movne	r0, r2
   830cc:	4619      	movne	r1, r3
   830ce:	d10a      	bne.n	830e6 <__aeabi_dmul+0x24a>
   830d0:	ea81 0103 	eor.w	r1, r1, r3
   830d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   830d8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   830dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   830e0:	f04f 0000 	mov.w	r0, #0
   830e4:	bd70      	pop	{r4, r5, r6, pc}
   830e6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   830ea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   830ee:	bd70      	pop	{r4, r5, r6, pc}

000830f0 <__aeabi_ddiv>:
   830f0:	b570      	push	{r4, r5, r6, lr}
   830f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   830f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   830fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   830fe:	bf1d      	ittte	ne
   83100:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83104:	ea94 0f0c 	teqne	r4, ip
   83108:	ea95 0f0c 	teqne	r5, ip
   8310c:	f000 f8a7 	bleq	8325e <__aeabi_ddiv+0x16e>
   83110:	eba4 0405 	sub.w	r4, r4, r5
   83114:	ea81 0e03 	eor.w	lr, r1, r3
   83118:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8311c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83120:	f000 8088 	beq.w	83234 <__aeabi_ddiv+0x144>
   83124:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83128:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8312c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83130:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83134:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83138:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8313c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83140:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83144:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83148:	429d      	cmp	r5, r3
   8314a:	bf08      	it	eq
   8314c:	4296      	cmpeq	r6, r2
   8314e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   83152:	f504 7440 	add.w	r4, r4, #768	; 0x300
   83156:	d202      	bcs.n	8315e <__aeabi_ddiv+0x6e>
   83158:	085b      	lsrs	r3, r3, #1
   8315a:	ea4f 0232 	mov.w	r2, r2, rrx
   8315e:	1ab6      	subs	r6, r6, r2
   83160:	eb65 0503 	sbc.w	r5, r5, r3
   83164:	085b      	lsrs	r3, r3, #1
   83166:	ea4f 0232 	mov.w	r2, r2, rrx
   8316a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8316e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   83172:	ebb6 0e02 	subs.w	lr, r6, r2
   83176:	eb75 0e03 	sbcs.w	lr, r5, r3
   8317a:	bf22      	ittt	cs
   8317c:	1ab6      	subcs	r6, r6, r2
   8317e:	4675      	movcs	r5, lr
   83180:	ea40 000c 	orrcs.w	r0, r0, ip
   83184:	085b      	lsrs	r3, r3, #1
   83186:	ea4f 0232 	mov.w	r2, r2, rrx
   8318a:	ebb6 0e02 	subs.w	lr, r6, r2
   8318e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83192:	bf22      	ittt	cs
   83194:	1ab6      	subcs	r6, r6, r2
   83196:	4675      	movcs	r5, lr
   83198:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8319c:	085b      	lsrs	r3, r3, #1
   8319e:	ea4f 0232 	mov.w	r2, r2, rrx
   831a2:	ebb6 0e02 	subs.w	lr, r6, r2
   831a6:	eb75 0e03 	sbcs.w	lr, r5, r3
   831aa:	bf22      	ittt	cs
   831ac:	1ab6      	subcs	r6, r6, r2
   831ae:	4675      	movcs	r5, lr
   831b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   831b4:	085b      	lsrs	r3, r3, #1
   831b6:	ea4f 0232 	mov.w	r2, r2, rrx
   831ba:	ebb6 0e02 	subs.w	lr, r6, r2
   831be:	eb75 0e03 	sbcs.w	lr, r5, r3
   831c2:	bf22      	ittt	cs
   831c4:	1ab6      	subcs	r6, r6, r2
   831c6:	4675      	movcs	r5, lr
   831c8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   831cc:	ea55 0e06 	orrs.w	lr, r5, r6
   831d0:	d018      	beq.n	83204 <__aeabi_ddiv+0x114>
   831d2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   831d6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   831da:	ea4f 1606 	mov.w	r6, r6, lsl #4
   831de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   831e2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   831e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   831ea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   831ee:	d1c0      	bne.n	83172 <__aeabi_ddiv+0x82>
   831f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   831f4:	d10b      	bne.n	8320e <__aeabi_ddiv+0x11e>
   831f6:	ea41 0100 	orr.w	r1, r1, r0
   831fa:	f04f 0000 	mov.w	r0, #0
   831fe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83202:	e7b6      	b.n	83172 <__aeabi_ddiv+0x82>
   83204:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83208:	bf04      	itt	eq
   8320a:	4301      	orreq	r1, r0
   8320c:	2000      	moveq	r0, #0
   8320e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83212:	bf88      	it	hi
   83214:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83218:	f63f aeaf 	bhi.w	82f7a <__aeabi_dmul+0xde>
   8321c:	ebb5 0c03 	subs.w	ip, r5, r3
   83220:	bf04      	itt	eq
   83222:	ebb6 0c02 	subseq.w	ip, r6, r2
   83226:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8322a:	f150 0000 	adcs.w	r0, r0, #0
   8322e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83232:	bd70      	pop	{r4, r5, r6, pc}
   83234:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83238:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8323c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83240:	bfc2      	ittt	gt
   83242:	ebd4 050c 	rsbsgt	r5, r4, ip
   83246:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8324a:	bd70      	popgt	{r4, r5, r6, pc}
   8324c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83250:	f04f 0e00 	mov.w	lr, #0
   83254:	3c01      	subs	r4, #1
   83256:	e690      	b.n	82f7a <__aeabi_dmul+0xde>
   83258:	ea45 0e06 	orr.w	lr, r5, r6
   8325c:	e68d      	b.n	82f7a <__aeabi_dmul+0xde>
   8325e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83262:	ea94 0f0c 	teq	r4, ip
   83266:	bf08      	it	eq
   83268:	ea95 0f0c 	teqeq	r5, ip
   8326c:	f43f af3b 	beq.w	830e6 <__aeabi_dmul+0x24a>
   83270:	ea94 0f0c 	teq	r4, ip
   83274:	d10a      	bne.n	8328c <__aeabi_ddiv+0x19c>
   83276:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8327a:	f47f af34 	bne.w	830e6 <__aeabi_dmul+0x24a>
   8327e:	ea95 0f0c 	teq	r5, ip
   83282:	f47f af25 	bne.w	830d0 <__aeabi_dmul+0x234>
   83286:	4610      	mov	r0, r2
   83288:	4619      	mov	r1, r3
   8328a:	e72c      	b.n	830e6 <__aeabi_dmul+0x24a>
   8328c:	ea95 0f0c 	teq	r5, ip
   83290:	d106      	bne.n	832a0 <__aeabi_ddiv+0x1b0>
   83292:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83296:	f43f aefd 	beq.w	83094 <__aeabi_dmul+0x1f8>
   8329a:	4610      	mov	r0, r2
   8329c:	4619      	mov	r1, r3
   8329e:	e722      	b.n	830e6 <__aeabi_dmul+0x24a>
   832a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   832a4:	bf18      	it	ne
   832a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   832aa:	f47f aec5 	bne.w	83038 <__aeabi_dmul+0x19c>
   832ae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   832b2:	f47f af0d 	bne.w	830d0 <__aeabi_dmul+0x234>
   832b6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   832ba:	f47f aeeb 	bne.w	83094 <__aeabi_dmul+0x1f8>
   832be:	e712      	b.n	830e6 <__aeabi_dmul+0x24a>

000832c0 <__aeabi_d2iz>:
   832c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
   832c4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   832c8:	d215      	bcs.n	832f6 <__aeabi_d2iz+0x36>
   832ca:	d511      	bpl.n	832f0 <__aeabi_d2iz+0x30>
   832cc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   832d0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   832d4:	d912      	bls.n	832fc <__aeabi_d2iz+0x3c>
   832d6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   832da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   832de:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   832e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   832e6:	fa23 f002 	lsr.w	r0, r3, r2
   832ea:	bf18      	it	ne
   832ec:	4240      	negne	r0, r0
   832ee:	4770      	bx	lr
   832f0:	f04f 0000 	mov.w	r0, #0
   832f4:	4770      	bx	lr
   832f6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   832fa:	d105      	bne.n	83308 <__aeabi_d2iz+0x48>
   832fc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   83300:	bf08      	it	eq
   83302:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   83306:	4770      	bx	lr
   83308:	f04f 0000 	mov.w	r0, #0
   8330c:	4770      	bx	lr
   8330e:	bf00      	nop

00083310 <atexit>:
   83310:	4601      	mov	r1, r0
   83312:	2000      	movs	r0, #0
   83314:	4602      	mov	r2, r0
   83316:	4603      	mov	r3, r0
   83318:	f002 b896 	b.w	85448 <__register_exitproc>

0008331c <atof>:
   8331c:	2100      	movs	r1, #0
   8331e:	f000 bf8b 	b.w	84238 <strtod>
	...

00083324 <__libc_fini_array>:
   83324:	b538      	push	{r3, r4, r5, lr}
   83326:	4d08      	ldr	r5, [pc, #32]	; (83348 <__libc_fini_array+0x24>)
   83328:	4c08      	ldr	r4, [pc, #32]	; (8334c <__libc_fini_array+0x28>)
   8332a:	1b64      	subs	r4, r4, r5
   8332c:	10a4      	asrs	r4, r4, #2
   8332e:	eb05 0584 	add.w	r5, r5, r4, lsl #2
   83332:	b124      	cbz	r4, 8333e <__libc_fini_array+0x1a>
   83334:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83338:	3c01      	subs	r4, #1
   8333a:	4798      	blx	r3
   8333c:	e7f9      	b.n	83332 <__libc_fini_array+0xe>
   8333e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83342:	f005 bd83 	b.w	88e4c <_fini>
   83346:	bf00      	nop
   83348:	00088e58 	.word	0x00088e58
   8334c:	00088e5c 	.word	0x00088e5c

00083350 <__libc_init_array>:
   83350:	b570      	push	{r4, r5, r6, lr}
   83352:	4b0e      	ldr	r3, [pc, #56]	; (8338c <__libc_init_array+0x3c>)
   83354:	4d0e      	ldr	r5, [pc, #56]	; (83390 <__libc_init_array+0x40>)
   83356:	2400      	movs	r4, #0
   83358:	1aed      	subs	r5, r5, r3
   8335a:	10ad      	asrs	r5, r5, #2
   8335c:	461e      	mov	r6, r3
   8335e:	42ac      	cmp	r4, r5
   83360:	d004      	beq.n	8336c <__libc_init_array+0x1c>
   83362:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   83366:	4790      	blx	r2
   83368:	3401      	adds	r4, #1
   8336a:	e7f8      	b.n	8335e <__libc_init_array+0xe>
   8336c:	f005 fd64 	bl	88e38 <_init>
   83370:	4d08      	ldr	r5, [pc, #32]	; (83394 <__libc_init_array+0x44>)
   83372:	4b09      	ldr	r3, [pc, #36]	; (83398 <__libc_init_array+0x48>)
   83374:	2400      	movs	r4, #0
   83376:	1aed      	subs	r5, r5, r3
   83378:	10ad      	asrs	r5, r5, #2
   8337a:	461e      	mov	r6, r3
   8337c:	42ac      	cmp	r4, r5
   8337e:	d004      	beq.n	8338a <__libc_init_array+0x3a>
   83380:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   83384:	4790      	blx	r2
   83386:	3401      	adds	r4, #1
   83388:	e7f8      	b.n	8337c <__libc_init_array+0x2c>
   8338a:	bd70      	pop	{r4, r5, r6, pc}
   8338c:	00088e44 	.word	0x00088e44
   83390:	00088e44 	.word	0x00088e44
   83394:	00088e4c 	.word	0x00088e4c
   83398:	00088e44 	.word	0x00088e44

0008339c <iprintf>:
   8339c:	b40f      	push	{r0, r1, r2, r3}
   8339e:	b507      	push	{r0, r1, r2, lr}
   833a0:	4906      	ldr	r1, [pc, #24]	; (833bc <iprintf+0x20>)
   833a2:	ab04      	add	r3, sp, #16
   833a4:	6808      	ldr	r0, [r1, #0]
   833a6:	f853 2b04 	ldr.w	r2, [r3], #4
   833aa:	6881      	ldr	r1, [r0, #8]
   833ac:	9301      	str	r3, [sp, #4]
   833ae:	f000 ff9a 	bl	842e6 <_vfiprintf_r>
   833b2:	b003      	add	sp, #12
   833b4:	f85d eb04 	ldr.w	lr, [sp], #4
   833b8:	b004      	add	sp, #16
   833ba:	4770      	bx	lr
   833bc:	20070010 	.word	0x20070010

000833c0 <_iprintf_r>:
   833c0:	b40e      	push	{r1, r2, r3}
   833c2:	b503      	push	{r0, r1, lr}
   833c4:	ab03      	add	r3, sp, #12
   833c6:	f853 2b04 	ldr.w	r2, [r3], #4
   833ca:	6881      	ldr	r1, [r0, #8]
   833cc:	9301      	str	r3, [sp, #4]
   833ce:	f000 ff8a 	bl	842e6 <_vfiprintf_r>
   833d2:	b002      	add	sp, #8
   833d4:	f85d eb04 	ldr.w	lr, [sp], #4
   833d8:	b003      	add	sp, #12
   833da:	4770      	bx	lr

000833dc <iscanf>:
   833dc:	b40f      	push	{r0, r1, r2, r3}
   833de:	b507      	push	{r0, r1, r2, lr}
   833e0:	4906      	ldr	r1, [pc, #24]	; (833fc <iscanf+0x20>)
   833e2:	ab04      	add	r3, sp, #16
   833e4:	6808      	ldr	r0, [r1, #0]
   833e6:	f853 2b04 	ldr.w	r2, [r3], #4
   833ea:	6841      	ldr	r1, [r0, #4]
   833ec:	9301      	str	r3, [sp, #4]
   833ee:	f001 fbcd 	bl	84b8c <__svfiscanf_r>
   833f2:	b003      	add	sp, #12
   833f4:	f85d eb04 	ldr.w	lr, [sp], #4
   833f8:	b004      	add	sp, #16
   833fa:	4770      	bx	lr
   833fc:	20070010 	.word	0x20070010

00083400 <_iscanf_r>:
   83400:	b40e      	push	{r1, r2, r3}
   83402:	b503      	push	{r0, r1, lr}
   83404:	ab03      	add	r3, sp, #12
   83406:	f853 2b04 	ldr.w	r2, [r3], #4
   8340a:	6841      	ldr	r1, [r0, #4]
   8340c:	9301      	str	r3, [sp, #4]
   8340e:	f001 fbbd 	bl	84b8c <__svfiscanf_r>
   83412:	b002      	add	sp, #8
   83414:	f85d eb04 	ldr.w	lr, [sp], #4
   83418:	b003      	add	sp, #12
   8341a:	4770      	bx	lr

0008341c <memcpy>:
   8341c:	b510      	push	{r4, lr}
   8341e:	2300      	movs	r3, #0
   83420:	4293      	cmp	r3, r2
   83422:	d003      	beq.n	8342c <memcpy+0x10>
   83424:	5ccc      	ldrb	r4, [r1, r3]
   83426:	54c4      	strb	r4, [r0, r3]
   83428:	3301      	adds	r3, #1
   8342a:	e7f9      	b.n	83420 <memcpy+0x4>
   8342c:	bd10      	pop	{r4, pc}

0008342e <memset>:
   8342e:	4402      	add	r2, r0
   83430:	4603      	mov	r3, r0
   83432:	4293      	cmp	r3, r2
   83434:	d002      	beq.n	8343c <memset+0xe>
   83436:	f803 1b01 	strb.w	r1, [r3], #1
   8343a:	e7fa      	b.n	83432 <memset+0x4>
   8343c:	4770      	bx	lr

0008343e <setbuf>:
   8343e:	2900      	cmp	r1, #0
   83440:	bf0c      	ite	eq
   83442:	2202      	moveq	r2, #2
   83444:	2200      	movne	r2, #0
   83446:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8344a:	f000 b801 	b.w	83450 <setvbuf>
	...

00083450 <setvbuf>:
   83450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83454:	461d      	mov	r5, r3
   83456:	4b36      	ldr	r3, [pc, #216]	; (83530 <setvbuf+0xe0>)
   83458:	4604      	mov	r4, r0
   8345a:	681f      	ldr	r7, [r3, #0]
   8345c:	460e      	mov	r6, r1
   8345e:	4690      	mov	r8, r2
   83460:	b127      	cbz	r7, 8346c <setvbuf+0x1c>
   83462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   83464:	b913      	cbnz	r3, 8346c <setvbuf+0x1c>
   83466:	4638      	mov	r0, r7
   83468:	f002 f918 	bl	8569c <__sinit>
   8346c:	f1b8 0f02 	cmp.w	r8, #2
   83470:	d859      	bhi.n	83526 <setvbuf+0xd6>
   83472:	2d00      	cmp	r5, #0
   83474:	db57      	blt.n	83526 <setvbuf+0xd6>
   83476:	4638      	mov	r0, r7
   83478:	4621      	mov	r1, r4
   8347a:	f002 f8c6 	bl	8560a <_fflush_r>
   8347e:	2300      	movs	r3, #0
   83480:	6063      	str	r3, [r4, #4]
   83482:	61a3      	str	r3, [r4, #24]
   83484:	89a3      	ldrh	r3, [r4, #12]
   83486:	061b      	lsls	r3, r3, #24
   83488:	d503      	bpl.n	83492 <setvbuf+0x42>
   8348a:	4638      	mov	r0, r7
   8348c:	6921      	ldr	r1, [r4, #16]
   8348e:	f002 fae1 	bl	85a54 <_free_r>
   83492:	89a3      	ldrh	r3, [r4, #12]
   83494:	f1b8 0f02 	cmp.w	r8, #2
   83498:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   8349c:	81a3      	strh	r3, [r4, #12]
   8349e:	d012      	beq.n	834c6 <setvbuf+0x76>
   834a0:	bb36      	cbnz	r6, 834f0 <setvbuf+0xa0>
   834a2:	2d00      	cmp	r5, #0
   834a4:	bf08      	it	eq
   834a6:	f44f 6580 	moveq.w	r5, #1024	; 0x400
   834aa:	4628      	mov	r0, r5
   834ac:	f003 f8e4 	bl	86678 <malloc>
   834b0:	4606      	mov	r6, r0
   834b2:	b9c8      	cbnz	r0, 834e8 <setvbuf+0x98>
   834b4:	f44f 6080 	mov.w	r0, #1024	; 0x400
   834b8:	f003 f8de 	bl	86678 <malloc>
   834bc:	4606      	mov	r6, r0
   834be:	b988      	cbnz	r0, 834e4 <setvbuf+0x94>
   834c0:	f04f 30ff 	mov.w	r0, #4294967295
   834c4:	e000      	b.n	834c8 <setvbuf+0x78>
   834c6:	2000      	movs	r0, #0
   834c8:	89a3      	ldrh	r3, [r4, #12]
   834ca:	f043 0302 	orr.w	r3, r3, #2
   834ce:	81a3      	strh	r3, [r4, #12]
   834d0:	2300      	movs	r3, #0
   834d2:	60a3      	str	r3, [r4, #8]
   834d4:	f104 0343 	add.w	r3, r4, #67	; 0x43
   834d8:	6023      	str	r3, [r4, #0]
   834da:	6123      	str	r3, [r4, #16]
   834dc:	2301      	movs	r3, #1
   834de:	6163      	str	r3, [r4, #20]
   834e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   834e4:	f44f 6580 	mov.w	r5, #1024	; 0x400
   834e8:	89a3      	ldrh	r3, [r4, #12]
   834ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   834ee:	81a3      	strh	r3, [r4, #12]
   834f0:	f1b8 0f01 	cmp.w	r8, #1
   834f4:	d105      	bne.n	83502 <setvbuf+0xb2>
   834f6:	89a3      	ldrh	r3, [r4, #12]
   834f8:	f043 0301 	orr.w	r3, r3, #1
   834fc:	81a3      	strh	r3, [r4, #12]
   834fe:	426b      	negs	r3, r5
   83500:	61a3      	str	r3, [r4, #24]
   83502:	4b0c      	ldr	r3, [pc, #48]	; (83534 <setvbuf+0xe4>)
   83504:	63fb      	str	r3, [r7, #60]	; 0x3c
   83506:	89a3      	ldrh	r3, [r4, #12]
   83508:	6026      	str	r6, [r4, #0]
   8350a:	f003 0008 	and.w	r0, r3, #8
   8350e:	b280      	uxth	r0, r0
   83510:	6126      	str	r6, [r4, #16]
   83512:	6165      	str	r5, [r4, #20]
   83514:	b148      	cbz	r0, 8352a <setvbuf+0xda>
   83516:	f013 0f03 	tst.w	r3, #3
   8351a:	bf18      	it	ne
   8351c:	2500      	movne	r5, #0
   8351e:	60a5      	str	r5, [r4, #8]
   83520:	2000      	movs	r0, #0
   83522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83526:	f04f 30ff 	mov.w	r0, #4294967295
   8352a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8352e:	bf00      	nop
   83530:	20070010 	.word	0x20070010
   83534:	00085659 	.word	0x00085659

00083538 <strlen>:
   83538:	4603      	mov	r3, r0
   8353a:	f813 2b01 	ldrb.w	r2, [r3], #1
   8353e:	2a00      	cmp	r2, #0
   83540:	d1fb      	bne.n	8353a <strlen+0x2>
   83542:	1a18      	subs	r0, r3, r0
   83544:	3801      	subs	r0, #1
   83546:	4770      	bx	lr

00083548 <strncmp>:
   83548:	b570      	push	{r4, r5, r6, lr}
   8354a:	b18a      	cbz	r2, 83570 <strncmp+0x28>
   8354c:	460b      	mov	r3, r1
   8354e:	4605      	mov	r5, r0
   83550:	781c      	ldrb	r4, [r3, #0]
   83552:	f810 6b01 	ldrb.w	r6, [r0], #1
   83556:	3101      	adds	r1, #1
   83558:	42b4      	cmp	r4, r6
   8355a:	d101      	bne.n	83560 <strncmp+0x18>
   8355c:	2a01      	cmp	r2, #1
   8355e:	d103      	bne.n	83568 <strncmp+0x20>
   83560:	7828      	ldrb	r0, [r5, #0]
   83562:	781b      	ldrb	r3, [r3, #0]
   83564:	1ac0      	subs	r0, r0, r3
   83566:	bd70      	pop	{r4, r5, r6, pc}
   83568:	3a01      	subs	r2, #1
   8356a:	2c00      	cmp	r4, #0
   8356c:	d1ee      	bne.n	8354c <strncmp+0x4>
   8356e:	e7f7      	b.n	83560 <strncmp+0x18>
   83570:	4610      	mov	r0, r2
   83572:	bd70      	pop	{r4, r5, r6, pc}

00083574 <strncpy>:
   83574:	b510      	push	{r4, lr}
   83576:	4603      	mov	r3, r0
   83578:	b132      	cbz	r2, 83588 <strncpy+0x14>
   8357a:	f811 4b01 	ldrb.w	r4, [r1], #1
   8357e:	3a01      	subs	r2, #1
   83580:	f803 4b01 	strb.w	r4, [r3], #1
   83584:	2c00      	cmp	r4, #0
   83586:	d1f7      	bne.n	83578 <strncpy+0x4>
   83588:	441a      	add	r2, r3
   8358a:	4293      	cmp	r3, r2
   8358c:	d003      	beq.n	83596 <strncpy+0x22>
   8358e:	2100      	movs	r1, #0
   83590:	f803 1b01 	strb.w	r1, [r3], #1
   83594:	e7f9      	b.n	8358a <strncpy+0x16>
   83596:	bd10      	pop	{r4, pc}

00083598 <match>:
   83598:	b530      	push	{r4, r5, lr}
   8359a:	6802      	ldr	r2, [r0, #0]
   8359c:	f811 5b01 	ldrb.w	r5, [r1], #1
   835a0:	1c54      	adds	r4, r2, #1
   835a2:	b15d      	cbz	r5, 835bc <match+0x24>
   835a4:	7853      	ldrb	r3, [r2, #1]
   835a6:	4622      	mov	r2, r4
   835a8:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
   835ac:	b2e4      	uxtb	r4, r4
   835ae:	2c19      	cmp	r4, #25
   835b0:	bf98      	it	ls
   835b2:	3320      	addls	r3, #32
   835b4:	42ab      	cmp	r3, r5
   835b6:	d0f1      	beq.n	8359c <match+0x4>
   835b8:	2000      	movs	r0, #0
   835ba:	bd30      	pop	{r4, r5, pc}
   835bc:	6004      	str	r4, [r0, #0]
   835be:	2001      	movs	r0, #1
   835c0:	bd30      	pop	{r4, r5, pc}

000835c2 <sulp>:
   835c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   835c6:	460d      	mov	r5, r1
   835c8:	4690      	mov	r8, r2
   835ca:	f003 fda4 	bl	87116 <__ulp>
   835ce:	4606      	mov	r6, r0
   835d0:	460f      	mov	r7, r1
   835d2:	f1b8 0f00 	cmp.w	r8, #0
   835d6:	d00f      	beq.n	835f8 <sulp+0x36>
   835d8:	f3c5 530a 	ubfx	r3, r5, #20, #11
   835dc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   835e0:	2b00      	cmp	r3, #0
   835e2:	dd09      	ble.n	835f8 <sulp+0x36>
   835e4:	051c      	lsls	r4, r3, #20
   835e6:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
   835ea:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
   835ee:	2200      	movs	r2, #0
   835f0:	f7ff fc54 	bl	82e9c <__aeabi_dmul>
   835f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   835f8:	4630      	mov	r0, r6
   835fa:	4639      	mov	r1, r7
   835fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00083600 <_strtod_r>:
   83600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83604:	2300      	movs	r3, #0
   83606:	b09f      	sub	sp, #124	; 0x7c
   83608:	4681      	mov	r9, r0
   8360a:	9104      	str	r1, [sp, #16]
   8360c:	9215      	str	r2, [sp, #84]	; 0x54
   8360e:	931a      	str	r3, [sp, #104]	; 0x68
   83610:	f04f 0a00 	mov.w	sl, #0
   83614:	f04f 0b00 	mov.w	fp, #0
   83618:	9119      	str	r1, [sp, #100]	; 0x64
   8361a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   8361c:	7813      	ldrb	r3, [r2, #0]
   8361e:	2b0d      	cmp	r3, #13
   83620:	d805      	bhi.n	8362e <_strtod_r+0x2e>
   83622:	2b09      	cmp	r3, #9
   83624:	d214      	bcs.n	83650 <_strtod_r+0x50>
   83626:	2b00      	cmp	r3, #0
   83628:	f000 81b3 	beq.w	83992 <_strtod_r+0x392>
   8362c:	e013      	b.n	83656 <_strtod_r+0x56>
   8362e:	2b2b      	cmp	r3, #43	; 0x2b
   83630:	d007      	beq.n	83642 <_strtod_r+0x42>
   83632:	2b2d      	cmp	r3, #45	; 0x2d
   83634:	d002      	beq.n	8363c <_strtod_r+0x3c>
   83636:	2b20      	cmp	r3, #32
   83638:	d10d      	bne.n	83656 <_strtod_r+0x56>
   8363a:	e009      	b.n	83650 <_strtod_r+0x50>
   8363c:	2601      	movs	r6, #1
   8363e:	9609      	str	r6, [sp, #36]	; 0x24
   83640:	e001      	b.n	83646 <_strtod_r+0x46>
   83642:	2700      	movs	r7, #0
   83644:	9709      	str	r7, [sp, #36]	; 0x24
   83646:	1c53      	adds	r3, r2, #1
   83648:	9319      	str	r3, [sp, #100]	; 0x64
   8364a:	7853      	ldrb	r3, [r2, #1]
   8364c:	b92b      	cbnz	r3, 8365a <_strtod_r+0x5a>
   8364e:	e1a0      	b.n	83992 <_strtod_r+0x392>
   83650:	3201      	adds	r2, #1
   83652:	9219      	str	r2, [sp, #100]	; 0x64
   83654:	e7e1      	b.n	8361a <_strtod_r+0x1a>
   83656:	2600      	movs	r6, #0
   83658:	9609      	str	r6, [sp, #36]	; 0x24
   8365a:	9c19      	ldr	r4, [sp, #100]	; 0x64
   8365c:	7823      	ldrb	r3, [r4, #0]
   8365e:	2b30      	cmp	r3, #48	; 0x30
   83660:	d15a      	bne.n	83718 <_strtod_r+0x118>
   83662:	7863      	ldrb	r3, [r4, #1]
   83664:	2b58      	cmp	r3, #88	; 0x58
   83666:	d001      	beq.n	8366c <_strtod_r+0x6c>
   83668:	2b78      	cmp	r3, #120	; 0x78
   8366a:	d149      	bne.n	83700 <_strtod_r+0x100>
   8366c:	9f09      	ldr	r7, [sp, #36]	; 0x24
   8366e:	ab1a      	add	r3, sp, #104	; 0x68
   83670:	9300      	str	r3, [sp, #0]
   83672:	9701      	str	r7, [sp, #4]
   83674:	4648      	mov	r0, r9
   83676:	a919      	add	r1, sp, #100	; 0x64
   83678:	4a9d      	ldr	r2, [pc, #628]	; (838f0 <_strtod_r+0x2f0>)
   8367a:	ab1b      	add	r3, sp, #108	; 0x6c
   8367c:	f002 fc75 	bl	85f6a <__gethex>
   83680:	f010 0607 	ands.w	r6, r0, #7
   83684:	4605      	mov	r5, r0
   83686:	f000 85af 	beq.w	841e8 <_strtod_r+0xbe8>
   8368a:	2e06      	cmp	r6, #6
   8368c:	d102      	bne.n	83694 <_strtod_r+0x94>
   8368e:	3401      	adds	r4, #1
   83690:	9419      	str	r4, [sp, #100]	; 0x64
   83692:	e180      	b.n	83996 <_strtod_r+0x396>
   83694:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   83696:	b13a      	cbz	r2, 836a8 <_strtod_r+0xa8>
   83698:	a81c      	add	r0, sp, #112	; 0x70
   8369a:	2135      	movs	r1, #53	; 0x35
   8369c:	f003 fe40 	bl	87320 <__copybits>
   836a0:	4648      	mov	r0, r9
   836a2:	991a      	ldr	r1, [sp, #104]	; 0x68
   836a4:	f003 fab6 	bl	86c14 <_Bfree>
   836a8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   836aa:	2e06      	cmp	r6, #6
   836ac:	d821      	bhi.n	836f2 <_strtod_r+0xf2>
   836ae:	e8df f006 	tbb	[pc, r6]
   836b2:	0d04      	.short	0x0d04
   836b4:	0d1c1708 	.word	0x0d1c1708
   836b8:	04          	.byte	0x04
   836b9:	00          	.byte	0x00
   836ba:	f04f 0b00 	mov.w	fp, #0
   836be:	46da      	mov	sl, fp
   836c0:	e017      	b.n	836f2 <_strtod_r+0xf2>
   836c2:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   836c6:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
   836ca:	e012      	b.n	836f2 <_strtod_r+0xf2>
   836cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   836ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
   836d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
   836d6:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   836da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
   836de:	e008      	b.n	836f2 <_strtod_r+0xf2>
   836e0:	f8df b210 	ldr.w	fp, [pc, #528]	; 838f4 <_strtod_r+0x2f4>
   836e4:	f04f 0a00 	mov.w	sl, #0
   836e8:	e003      	b.n	836f2 <_strtod_r+0xf2>
   836ea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
   836ee:	f04f 3aff 	mov.w	sl, #4294967295
   836f2:	072b      	lsls	r3, r5, #28
   836f4:	f140 8578 	bpl.w	841e8 <_strtod_r+0xbe8>
   836f8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
   836fc:	f000 bd74 	b.w	841e8 <_strtod_r+0xbe8>
   83700:	9b19      	ldr	r3, [sp, #100]	; 0x64
   83702:	1c5a      	adds	r2, r3, #1
   83704:	9219      	str	r2, [sp, #100]	; 0x64
   83706:	785b      	ldrb	r3, [r3, #1]
   83708:	2b30      	cmp	r3, #48	; 0x30
   8370a:	d0f9      	beq.n	83700 <_strtod_r+0x100>
   8370c:	2b00      	cmp	r3, #0
   8370e:	f000 856b 	beq.w	841e8 <_strtod_r+0xbe8>
   83712:	2301      	movs	r3, #1
   83714:	9305      	str	r3, [sp, #20]
   83716:	e001      	b.n	8371c <_strtod_r+0x11c>
   83718:	2600      	movs	r6, #0
   8371a:	9605      	str	r6, [sp, #20]
   8371c:	9f19      	ldr	r7, [sp, #100]	; 0x64
   8371e:	f04f 0800 	mov.w	r8, #0
   83722:	9707      	str	r7, [sp, #28]
   83724:	f8cd 800c 	str.w	r8, [sp, #12]
   83728:	4644      	mov	r4, r8
   8372a:	9e19      	ldr	r6, [sp, #100]	; 0x64
   8372c:	7835      	ldrb	r5, [r6, #0]
   8372e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
   83732:	b2da      	uxtb	r2, r3
   83734:	2a09      	cmp	r2, #9
   83736:	d810      	bhi.n	8375a <_strtod_r+0x15a>
   83738:	2c08      	cmp	r4, #8
   8373a:	bfd8      	it	le
   8373c:	9f03      	ldrle	r7, [sp, #12]
   8373e:	f04f 020a 	mov.w	r2, #10
   83742:	bfd8      	it	le
   83744:	fb02 3707 	mlale	r7, r2, r7, r3
   83748:	f106 0601 	add.w	r6, r6, #1
   8374c:	bfd4      	ite	le
   8374e:	9703      	strle	r7, [sp, #12]
   83750:	fb02 3808 	mlagt	r8, r2, r8, r3
   83754:	3401      	adds	r4, #1
   83756:	9619      	str	r6, [sp, #100]	; 0x64
   83758:	e7e7      	b.n	8372a <_strtod_r+0x12a>
   8375a:	4648      	mov	r0, r9
   8375c:	f002 ff16 	bl	8658c <_localeconv_r>
   83760:	6807      	ldr	r7, [r0, #0]
   83762:	4648      	mov	r0, r9
   83764:	f002 ff12 	bl	8658c <_localeconv_r>
   83768:	6800      	ldr	r0, [r0, #0]
   8376a:	f7ff fee5 	bl	83538 <strlen>
   8376e:	4639      	mov	r1, r7
   83770:	4602      	mov	r2, r0
   83772:	4630      	mov	r0, r6
   83774:	f7ff fee8 	bl	83548 <strncmp>
   83778:	4606      	mov	r6, r0
   8377a:	b128      	cbz	r0, 83788 <_strtod_r+0x188>
   8377c:	2300      	movs	r3, #0
   8377e:	462a      	mov	r2, r5
   83780:	4619      	mov	r1, r3
   83782:	4625      	mov	r5, r4
   83784:	930a      	str	r3, [sp, #40]	; 0x28
   83786:	e05f      	b.n	83848 <_strtod_r+0x248>
   83788:	4648      	mov	r0, r9
   8378a:	9d19      	ldr	r5, [sp, #100]	; 0x64
   8378c:	f002 fefe 	bl	8658c <_localeconv_r>
   83790:	6800      	ldr	r0, [r0, #0]
   83792:	f7ff fed1 	bl	83538 <strlen>
   83796:	182b      	adds	r3, r5, r0
   83798:	9319      	str	r3, [sp, #100]	; 0x64
   8379a:	5c2a      	ldrb	r2, [r5, r0]
   8379c:	2c00      	cmp	r4, #0
   8379e:	d145      	bne.n	8382c <_strtod_r+0x22c>
   837a0:	4623      	mov	r3, r4
   837a2:	2a30      	cmp	r2, #48	; 0x30
   837a4:	d105      	bne.n	837b2 <_strtod_r+0x1b2>
   837a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
   837a8:	3301      	adds	r3, #1
   837aa:	1c51      	adds	r1, r2, #1
   837ac:	9119      	str	r1, [sp, #100]	; 0x64
   837ae:	7852      	ldrb	r2, [r2, #1]
   837b0:	e7f7      	b.n	837a2 <_strtod_r+0x1a2>
   837b2:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
   837b6:	2908      	cmp	r1, #8
   837b8:	d842      	bhi.n	83840 <_strtod_r+0x240>
   837ba:	9e19      	ldr	r6, [sp, #100]	; 0x64
   837bc:	4619      	mov	r1, r3
   837be:	2300      	movs	r3, #0
   837c0:	9607      	str	r6, [sp, #28]
   837c2:	461d      	mov	r5, r3
   837c4:	3a30      	subs	r2, #48	; 0x30
   837c6:	f103 0001 	add.w	r0, r3, #1
   837ca:	d029      	beq.n	83820 <_strtod_r+0x220>
   837cc:	4401      	add	r1, r0
   837ce:	1c6e      	adds	r6, r5, #1
   837d0:	1b77      	subs	r7, r6, r5
   837d2:	4287      	cmp	r7, r0
   837d4:	da10      	bge.n	837f8 <_strtod_r+0x1f8>
   837d6:	1e77      	subs	r7, r6, #1
   837d8:	2f08      	cmp	r7, #8
   837da:	dc06      	bgt.n	837ea <_strtod_r+0x1ea>
   837dc:	9f03      	ldr	r7, [sp, #12]
   837de:	f04f 0c0a 	mov.w	ip, #10
   837e2:	fb0c f707 	mul.w	r7, ip, r7
   837e6:	9703      	str	r7, [sp, #12]
   837e8:	e004      	b.n	837f4 <_strtod_r+0x1f4>
   837ea:	2e10      	cmp	r6, #16
   837ec:	bfdc      	itt	le
   837ee:	270a      	movle	r7, #10
   837f0:	fb07 f808 	mulle.w	r8, r7, r8
   837f4:	3601      	adds	r6, #1
   837f6:	e7eb      	b.n	837d0 <_strtod_r+0x1d0>
   837f8:	2b00      	cmp	r3, #0
   837fa:	bfac      	ite	ge
   837fc:	18eb      	addge	r3, r5, r3
   837fe:	1c2b      	addlt	r3, r5, #0
   83800:	2b08      	cmp	r3, #8
   83802:	f103 0501 	add.w	r5, r3, #1
   83806:	dc05      	bgt.n	83814 <_strtod_r+0x214>
   83808:	9e03      	ldr	r6, [sp, #12]
   8380a:	230a      	movs	r3, #10
   8380c:	fb03 2606 	mla	r6, r3, r6, r2
   83810:	9603      	str	r6, [sp, #12]
   83812:	e004      	b.n	8381e <_strtod_r+0x21e>
   83814:	2d10      	cmp	r5, #16
   83816:	bfdc      	itt	le
   83818:	230a      	movle	r3, #10
   8381a:	fb03 2808 	mlale	r8, r3, r8, r2
   8381e:	2000      	movs	r0, #0
   83820:	9b19      	ldr	r3, [sp, #100]	; 0x64
   83822:	1c5a      	adds	r2, r3, #1
   83824:	9219      	str	r2, [sp, #100]	; 0x64
   83826:	785a      	ldrb	r2, [r3, #1]
   83828:	4603      	mov	r3, r0
   8382a:	e002      	b.n	83832 <_strtod_r+0x232>
   8382c:	4625      	mov	r5, r4
   8382e:	4633      	mov	r3, r6
   83830:	4631      	mov	r1, r6
   83832:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
   83836:	2809      	cmp	r0, #9
   83838:	d9c4      	bls.n	837c4 <_strtod_r+0x1c4>
   8383a:	2701      	movs	r7, #1
   8383c:	970a      	str	r7, [sp, #40]	; 0x28
   8383e:	e003      	b.n	83848 <_strtod_r+0x248>
   83840:	2500      	movs	r5, #0
   83842:	2001      	movs	r0, #1
   83844:	4629      	mov	r1, r5
   83846:	900a      	str	r0, [sp, #40]	; 0x28
   83848:	f022 0620 	bic.w	r6, r2, #32
   8384c:	2e45      	cmp	r6, #69	; 0x45
   8384e:	d155      	bne.n	838fc <_strtod_r+0x2fc>
   83850:	b925      	cbnz	r5, 8385c <_strtod_r+0x25c>
   83852:	b91b      	cbnz	r3, 8385c <_strtod_r+0x25c>
   83854:	9e05      	ldr	r6, [sp, #20]
   83856:	2e00      	cmp	r6, #0
   83858:	f000 809b 	beq.w	83992 <_strtod_r+0x392>
   8385c:	9f19      	ldr	r7, [sp, #100]	; 0x64
   8385e:	1c7a      	adds	r2, r7, #1
   83860:	9219      	str	r2, [sp, #100]	; 0x64
   83862:	787a      	ldrb	r2, [r7, #1]
   83864:	9704      	str	r7, [sp, #16]
   83866:	2a2b      	cmp	r2, #43	; 0x2b
   83868:	d004      	beq.n	83874 <_strtod_r+0x274>
   8386a:	2a2d      	cmp	r2, #45	; 0x2d
   8386c:	d005      	beq.n	8387a <_strtod_r+0x27a>
   8386e:	2600      	movs	r6, #0
   83870:	960f      	str	r6, [sp, #60]	; 0x3c
   83872:	e008      	b.n	83886 <_strtod_r+0x286>
   83874:	2000      	movs	r0, #0
   83876:	900f      	str	r0, [sp, #60]	; 0x3c
   83878:	e001      	b.n	8387e <_strtod_r+0x27e>
   8387a:	2701      	movs	r7, #1
   8387c:	970f      	str	r7, [sp, #60]	; 0x3c
   8387e:	9e04      	ldr	r6, [sp, #16]
   83880:	1cb2      	adds	r2, r6, #2
   83882:	9219      	str	r2, [sp, #100]	; 0x64
   83884:	78b2      	ldrb	r2, [r6, #2]
   83886:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
   8388a:	2f09      	cmp	r7, #9
   8388c:	d834      	bhi.n	838f8 <_strtod_r+0x2f8>
   8388e:	2a30      	cmp	r2, #48	; 0x30
   83890:	d104      	bne.n	8389c <_strtod_r+0x29c>
   83892:	9a19      	ldr	r2, [sp, #100]	; 0x64
   83894:	1c57      	adds	r7, r2, #1
   83896:	9719      	str	r7, [sp, #100]	; 0x64
   83898:	7852      	ldrb	r2, [r2, #1]
   8389a:	e7f8      	b.n	8388e <_strtod_r+0x28e>
   8389c:	f1a2 0731 	sub.w	r7, r2, #49	; 0x31
   838a0:	2f08      	cmp	r7, #8
   838a2:	d82b      	bhi.n	838fc <_strtod_r+0x2fc>
   838a4:	9819      	ldr	r0, [sp, #100]	; 0x64
   838a6:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
   838aa:	9006      	str	r0, [sp, #24]
   838ac:	9a19      	ldr	r2, [sp, #100]	; 0x64
   838ae:	1c56      	adds	r6, r2, #1
   838b0:	9619      	str	r6, [sp, #100]	; 0x64
   838b2:	7852      	ldrb	r2, [r2, #1]
   838b4:	960e      	str	r6, [sp, #56]	; 0x38
   838b6:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
   838ba:	b2c6      	uxtb	r6, r0
   838bc:	2e09      	cmp	r6, #9
   838be:	d805      	bhi.n	838cc <_strtod_r+0x2cc>
   838c0:	f04f 0c0a 	mov.w	ip, #10
   838c4:	fb0c 2707 	mla	r7, ip, r7, r2
   838c8:	3f30      	subs	r7, #48	; 0x30
   838ca:	e7ef      	b.n	838ac <_strtod_r+0x2ac>
   838cc:	980e      	ldr	r0, [sp, #56]	; 0x38
   838ce:	9e06      	ldr	r6, [sp, #24]
   838d0:	ebc6 0c00 	rsb	ip, r6, r0
   838d4:	f1bc 0f08 	cmp.w	ip, #8
   838d8:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
   838dc:	dc02      	bgt.n	838e4 <_strtod_r+0x2e4>
   838de:	4567      	cmp	r7, ip
   838e0:	bfb8      	it	lt
   838e2:	46bc      	movlt	ip, r7
   838e4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   838e6:	b15f      	cbz	r7, 83900 <_strtod_r+0x300>
   838e8:	f1cc 0c00 	rsb	ip, ip, #0
   838ec:	e008      	b.n	83900 <_strtod_r+0x300>
   838ee:	bf00      	nop
   838f0:	00088b40 	.word	0x00088b40
   838f4:	7ff00000 	.word	0x7ff00000
   838f8:	9e04      	ldr	r6, [sp, #16]
   838fa:	9619      	str	r6, [sp, #100]	; 0x64
   838fc:	f04f 0c00 	mov.w	ip, #0
   83900:	2d00      	cmp	r5, #0
   83902:	d14c      	bne.n	8399e <_strtod_r+0x39e>
   83904:	2b00      	cmp	r3, #0
   83906:	f040 846f 	bne.w	841e8 <_strtod_r+0xbe8>
   8390a:	9f05      	ldr	r7, [sp, #20]
   8390c:	2f00      	cmp	r7, #0
   8390e:	f040 846b 	bne.w	841e8 <_strtod_r+0xbe8>
   83912:	980a      	ldr	r0, [sp, #40]	; 0x28
   83914:	2800      	cmp	r0, #0
   83916:	d13c      	bne.n	83992 <_strtod_r+0x392>
   83918:	2a4e      	cmp	r2, #78	; 0x4e
   8391a:	d01b      	beq.n	83954 <_strtod_r+0x354>
   8391c:	dc02      	bgt.n	83924 <_strtod_r+0x324>
   8391e:	2a49      	cmp	r2, #73	; 0x49
   83920:	d005      	beq.n	8392e <_strtod_r+0x32e>
   83922:	e036      	b.n	83992 <_strtod_r+0x392>
   83924:	2a69      	cmp	r2, #105	; 0x69
   83926:	d002      	beq.n	8392e <_strtod_r+0x32e>
   83928:	2a6e      	cmp	r2, #110	; 0x6e
   8392a:	d013      	beq.n	83954 <_strtod_r+0x354>
   8392c:	e031      	b.n	83992 <_strtod_r+0x392>
   8392e:	a819      	add	r0, sp, #100	; 0x64
   83930:	49ac      	ldr	r1, [pc, #688]	; (83be4 <_strtod_r+0x5e4>)
   83932:	f7ff fe31 	bl	83598 <match>
   83936:	b360      	cbz	r0, 83992 <_strtod_r+0x392>
   83938:	9b19      	ldr	r3, [sp, #100]	; 0x64
   8393a:	a819      	add	r0, sp, #100	; 0x64
   8393c:	3b01      	subs	r3, #1
   8393e:	49aa      	ldr	r1, [pc, #680]	; (83be8 <_strtod_r+0x5e8>)
   83940:	9319      	str	r3, [sp, #100]	; 0x64
   83942:	f7ff fe29 	bl	83598 <match>
   83946:	b910      	cbnz	r0, 8394e <_strtod_r+0x34e>
   83948:	9b19      	ldr	r3, [sp, #100]	; 0x64
   8394a:	3301      	adds	r3, #1
   8394c:	9319      	str	r3, [sp, #100]	; 0x64
   8394e:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 83c04 <_strtod_r+0x604>
   83952:	e01a      	b.n	8398a <_strtod_r+0x38a>
   83954:	a819      	add	r0, sp, #100	; 0x64
   83956:	49a5      	ldr	r1, [pc, #660]	; (83bec <_strtod_r+0x5ec>)
   83958:	f7ff fe1e 	bl	83598 <match>
   8395c:	b1c8      	cbz	r0, 83992 <_strtod_r+0x392>
   8395e:	9b19      	ldr	r3, [sp, #100]	; 0x64
   83960:	781b      	ldrb	r3, [r3, #0]
   83962:	2b28      	cmp	r3, #40	; 0x28
   83964:	d10f      	bne.n	83986 <_strtod_r+0x386>
   83966:	a819      	add	r0, sp, #100	; 0x64
   83968:	49a1      	ldr	r1, [pc, #644]	; (83bf0 <_strtod_r+0x5f0>)
   8396a:	aa1c      	add	r2, sp, #112	; 0x70
   8396c:	f002 fd3f 	bl	863ee <__hexnan>
   83970:	2805      	cmp	r0, #5
   83972:	d108      	bne.n	83986 <_strtod_r+0x386>
   83974:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   83976:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   8397a:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
   8397e:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
   83982:	f000 bc31 	b.w	841e8 <_strtod_r+0xbe8>
   83986:	f8df b280 	ldr.w	fp, [pc, #640]	; 83c08 <_strtod_r+0x608>
   8398a:	f04f 0a00 	mov.w	sl, #0
   8398e:	f000 bc2b 	b.w	841e8 <_strtod_r+0xbe8>
   83992:	9b04      	ldr	r3, [sp, #16]
   83994:	9319      	str	r3, [sp, #100]	; 0x64
   83996:	2600      	movs	r6, #0
   83998:	9609      	str	r6, [sp, #36]	; 0x24
   8399a:	f000 bc25 	b.w	841e8 <_strtod_r+0xbe8>
   8399e:	ebc1 010c 	rsb	r1, r1, ip
   839a2:	9803      	ldr	r0, [sp, #12]
   839a4:	2d10      	cmp	r5, #16
   839a6:	bfb4      	ite	lt
   839a8:	46ac      	movlt	ip, r5
   839aa:	f04f 0c10 	movge.w	ip, #16
   839ae:	f8cd c008 	str.w	ip, [sp, #8]
   839b2:	9106      	str	r1, [sp, #24]
   839b4:	f7ff f9fc 	bl	82db0 <__aeabi_ui2d>
   839b8:	f8dd c008 	ldr.w	ip, [sp, #8]
   839bc:	2c00      	cmp	r4, #0
   839be:	bf08      	it	eq
   839c0:	462c      	moveq	r4, r5
   839c2:	f1bc 0f09 	cmp.w	ip, #9
   839c6:	4682      	mov	sl, r0
   839c8:	468b      	mov	fp, r1
   839ca:	dd15      	ble.n	839f8 <_strtod_r+0x3f8>
   839cc:	4b89      	ldr	r3, [pc, #548]	; (83bf4 <_strtod_r+0x5f4>)
   839ce:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
   839d2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
   839d6:	f7ff fa61 	bl	82e9c <__aeabi_dmul>
   839da:	4606      	mov	r6, r0
   839dc:	4640      	mov	r0, r8
   839de:	460f      	mov	r7, r1
   839e0:	f7ff f9e6 	bl	82db0 <__aeabi_ui2d>
   839e4:	4602      	mov	r2, r0
   839e6:	460b      	mov	r3, r1
   839e8:	4630      	mov	r0, r6
   839ea:	4639      	mov	r1, r7
   839ec:	f7ff f8a4 	bl	82b38 <__adddf3>
   839f0:	f8dd c008 	ldr.w	ip, [sp, #8]
   839f4:	4682      	mov	sl, r0
   839f6:	468b      	mov	fp, r1
   839f8:	2d0f      	cmp	r5, #15
   839fa:	dc37      	bgt.n	83a6c <_strtod_r+0x46c>
   839fc:	9f06      	ldr	r7, [sp, #24]
   839fe:	2f00      	cmp	r7, #0
   83a00:	f000 83f2 	beq.w	841e8 <_strtod_r+0xbe8>
   83a04:	dd23      	ble.n	83a4e <_strtod_r+0x44e>
   83a06:	2f16      	cmp	r7, #22
   83a08:	dc07      	bgt.n	83a1a <_strtod_r+0x41a>
   83a0a:	497a      	ldr	r1, [pc, #488]	; (83bf4 <_strtod_r+0x5f4>)
   83a0c:	4652      	mov	r2, sl
   83a0e:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
   83a12:	e9d1 0100 	ldrd	r0, r1, [r1]
   83a16:	465b      	mov	r3, fp
   83a18:	e014      	b.n	83a44 <_strtod_r+0x444>
   83a1a:	9e06      	ldr	r6, [sp, #24]
   83a1c:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
   83a20:	429e      	cmp	r6, r3
   83a22:	dc23      	bgt.n	83a6c <_strtod_r+0x46c>
   83a24:	4c73      	ldr	r4, [pc, #460]	; (83bf4 <_strtod_r+0x5f4>)
   83a26:	f1c5 050f 	rsb	r5, r5, #15
   83a2a:	eb04 03c5 	add.w	r3, r4, r5, lsl #3
   83a2e:	1b75      	subs	r5, r6, r5
   83a30:	e9d3 0100 	ldrd	r0, r1, [r3]
   83a34:	4652      	mov	r2, sl
   83a36:	465b      	mov	r3, fp
   83a38:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   83a3c:	f7ff fa2e 	bl	82e9c <__aeabi_dmul>
   83a40:	e9d4 2300 	ldrd	r2, r3, [r4]
   83a44:	f7ff fa2a 	bl	82e9c <__aeabi_dmul>
   83a48:	4682      	mov	sl, r0
   83a4a:	468b      	mov	fp, r1
   83a4c:	e3cc      	b.n	841e8 <_strtod_r+0xbe8>
   83a4e:	9f06      	ldr	r7, [sp, #24]
   83a50:	3716      	adds	r7, #22
   83a52:	db0b      	blt.n	83a6c <_strtod_r+0x46c>
   83a54:	f8dd c018 	ldr.w	ip, [sp, #24]
   83a58:	4f66      	ldr	r7, [pc, #408]	; (83bf4 <_strtod_r+0x5f4>)
   83a5a:	4650      	mov	r0, sl
   83a5c:	eba7 07cc 	sub.w	r7, r7, ip, lsl #3
   83a60:	4659      	mov	r1, fp
   83a62:	e9d7 2300 	ldrd	r2, r3, [r7]
   83a66:	f7ff fb43 	bl	830f0 <__aeabi_ddiv>
   83a6a:	e7ed      	b.n	83a48 <_strtod_r+0x448>
   83a6c:	9e06      	ldr	r6, [sp, #24]
   83a6e:	ebcc 0805 	rsb	r8, ip, r5
   83a72:	44b0      	add	r8, r6
   83a74:	f1b8 0f00 	cmp.w	r8, #0
   83a78:	dd61      	ble.n	83b3e <_strtod_r+0x53e>
   83a7a:	f018 030f 	ands.w	r3, r8, #15
   83a7e:	d00a      	beq.n	83a96 <_strtod_r+0x496>
   83a80:	4a5c      	ldr	r2, [pc, #368]	; (83bf4 <_strtod_r+0x5f4>)
   83a82:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   83a86:	e9d3 0100 	ldrd	r0, r1, [r3]
   83a8a:	4652      	mov	r2, sl
   83a8c:	465b      	mov	r3, fp
   83a8e:	f7ff fa05 	bl	82e9c <__aeabi_dmul>
   83a92:	4682      	mov	sl, r0
   83a94:	468b      	mov	fp, r1
   83a96:	f038 080f 	bics.w	r8, r8, #15
   83a9a:	f000 80c8 	beq.w	83c2e <_strtod_r+0x62e>
   83a9e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
   83aa2:	dd13      	ble.n	83acc <_strtod_r+0x4cc>
   83aa4:	f04f 0800 	mov.w	r8, #0
   83aa8:	f8cd 800c 	str.w	r8, [sp, #12]
   83aac:	f8cd 801c 	str.w	r8, [sp, #28]
   83ab0:	f8cd 8014 	str.w	r8, [sp, #20]
   83ab4:	9f07      	ldr	r7, [sp, #28]
   83ab6:	2322      	movs	r3, #34	; 0x22
   83ab8:	f8c9 3000 	str.w	r3, [r9]
   83abc:	f8df b144 	ldr.w	fp, [pc, #324]	; 83c04 <_strtod_r+0x604>
   83ac0:	f04f 0a00 	mov.w	sl, #0
   83ac4:	2f00      	cmp	r7, #0
   83ac6:	f040 837b 	bne.w	841c0 <_strtod_r+0xbc0>
   83aca:	e38d      	b.n	841e8 <_strtod_r+0xbe8>
   83acc:	ea4f 1828 	mov.w	r8, r8, asr #4
   83ad0:	4650      	mov	r0, sl
   83ad2:	4659      	mov	r1, fp
   83ad4:	2600      	movs	r6, #0
   83ad6:	f1b8 0f01 	cmp.w	r8, #1
   83ada:	dd0d      	ble.n	83af8 <_strtod_r+0x4f8>
   83adc:	f018 0f01 	tst.w	r8, #1
   83ae0:	d006      	beq.n	83af0 <_strtod_r+0x4f0>
   83ae2:	4b45      	ldr	r3, [pc, #276]	; (83bf8 <_strtod_r+0x5f8>)
   83ae4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   83ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
   83aec:	f7ff f9d6 	bl	82e9c <__aeabi_dmul>
   83af0:	3601      	adds	r6, #1
   83af2:	ea4f 0868 	mov.w	r8, r8, asr #1
   83af6:	e7ee      	b.n	83ad6 <_strtod_r+0x4d6>
   83af8:	4b3f      	ldr	r3, [pc, #252]	; (83bf8 <_strtod_r+0x5f8>)
   83afa:	4682      	mov	sl, r0
   83afc:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
   83b00:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
   83b04:	4652      	mov	r2, sl
   83b06:	465b      	mov	r3, fp
   83b08:	e9d6 0100 	ldrd	r0, r1, [r6]
   83b0c:	f7ff f9c6 	bl	82e9c <__aeabi_dmul>
   83b10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   83b14:	468b      	mov	fp, r1
   83b16:	0d1b      	lsrs	r3, r3, #20
   83b18:	4938      	ldr	r1, [pc, #224]	; (83bfc <_strtod_r+0x5fc>)
   83b1a:	051b      	lsls	r3, r3, #20
   83b1c:	428b      	cmp	r3, r1
   83b1e:	4682      	mov	sl, r0
   83b20:	d8c0      	bhi.n	83aa4 <_strtod_r+0x4a4>
   83b22:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
   83b26:	428b      	cmp	r3, r1
   83b28:	d906      	bls.n	83b38 <_strtod_r+0x538>
   83b2a:	2600      	movs	r6, #0
   83b2c:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 83c0c <_strtod_r+0x60c>
   83b30:	f04f 3aff 	mov.w	sl, #4294967295
   83b34:	9604      	str	r6, [sp, #16]
   83b36:	e07c      	b.n	83c32 <_strtod_r+0x632>
   83b38:	f10b 7b54 	add.w	fp, fp, #55574528	; 0x3500000
   83b3c:	e077      	b.n	83c2e <_strtod_r+0x62e>
   83b3e:	d076      	beq.n	83c2e <_strtod_r+0x62e>
   83b40:	f1c8 0800 	rsb	r8, r8, #0
   83b44:	f018 030f 	ands.w	r3, r8, #15
   83b48:	d00a      	beq.n	83b60 <_strtod_r+0x560>
   83b4a:	4a2a      	ldr	r2, [pc, #168]	; (83bf4 <_strtod_r+0x5f4>)
   83b4c:	4650      	mov	r0, sl
   83b4e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   83b52:	4659      	mov	r1, fp
   83b54:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b58:	f7ff faca 	bl	830f0 <__aeabi_ddiv>
   83b5c:	4682      	mov	sl, r0
   83b5e:	468b      	mov	fp, r1
   83b60:	ea5f 1828 	movs.w	r8, r8, asr #4
   83b64:	d063      	beq.n	83c2e <_strtod_r+0x62e>
   83b66:	f1b8 0f1f 	cmp.w	r8, #31
   83b6a:	dd08      	ble.n	83b7e <_strtod_r+0x57e>
   83b6c:	f04f 0800 	mov.w	r8, #0
   83b70:	f8cd 800c 	str.w	r8, [sp, #12]
   83b74:	f8cd 801c 	str.w	r8, [sp, #28]
   83b78:	f8cd 8014 	str.w	r8, [sp, #20]
   83b7c:	e11e      	b.n	83dbc <_strtod_r+0x7bc>
   83b7e:	f018 0f10 	tst.w	r8, #16
   83b82:	bf14      	ite	ne
   83b84:	266a      	movne	r6, #106	; 0x6a
   83b86:	2600      	moveq	r6, #0
   83b88:	9604      	str	r6, [sp, #16]
   83b8a:	4e1d      	ldr	r6, [pc, #116]	; (83c00 <_strtod_r+0x600>)
   83b8c:	4650      	mov	r0, sl
   83b8e:	4659      	mov	r1, fp
   83b90:	f1b8 0f00 	cmp.w	r8, #0
   83b94:	dd0a      	ble.n	83bac <_strtod_r+0x5ac>
   83b96:	f018 0f01 	tst.w	r8, #1
   83b9a:	d003      	beq.n	83ba4 <_strtod_r+0x5a4>
   83b9c:	e9d6 2300 	ldrd	r2, r3, [r6]
   83ba0:	f7ff f97c 	bl	82e9c <__aeabi_dmul>
   83ba4:	ea4f 0868 	mov.w	r8, r8, asr #1
   83ba8:	3608      	adds	r6, #8
   83baa:	e7f1      	b.n	83b90 <_strtod_r+0x590>
   83bac:	9f04      	ldr	r7, [sp, #16]
   83bae:	4682      	mov	sl, r0
   83bb0:	468b      	mov	fp, r1
   83bb2:	b39f      	cbz	r7, 83c1c <_strtod_r+0x61c>
   83bb4:	f3c1 530a 	ubfx	r3, r1, #20, #11
   83bb8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   83bbc:	2b00      	cmp	r3, #0
   83bbe:	dd2d      	ble.n	83c1c <_strtod_r+0x61c>
   83bc0:	2b1f      	cmp	r3, #31
   83bc2:	dd25      	ble.n	83c10 <_strtod_r+0x610>
   83bc4:	2b34      	cmp	r3, #52	; 0x34
   83bc6:	f04f 0a00 	mov.w	sl, #0
   83bca:	dd02      	ble.n	83bd2 <_strtod_r+0x5d2>
   83bcc:	f04f 7b5c 	mov.w	fp, #57671680	; 0x3700000
   83bd0:	e024      	b.n	83c1c <_strtod_r+0x61c>
   83bd2:	3b20      	subs	r3, #32
   83bd4:	f04f 31ff 	mov.w	r1, #4294967295
   83bd8:	fa01 f303 	lsl.w	r3, r1, r3
   83bdc:	ea03 0b0b 	and.w	fp, r3, fp
   83be0:	e01c      	b.n	83c1c <_strtod_r+0x61c>
   83be2:	bf00      	nop
   83be4:	00088b90 	.word	0x00088b90
   83be8:	00088b93 	.word	0x00088b93
   83bec:	00088b99 	.word	0x00088b99
   83bf0:	00088b54 	.word	0x00088b54
   83bf4:	00088d20 	.word	0x00088d20
   83bf8:	00088e10 	.word	0x00088e10
   83bfc:	7ca00000 	.word	0x7ca00000
   83c00:	00088b68 	.word	0x00088b68
   83c04:	7ff00000 	.word	0x7ff00000
   83c08:	fff80000 	.word	0xfff80000
   83c0c:	7fefffff 	.word	0x7fefffff
   83c10:	f04f 32ff 	mov.w	r2, #4294967295
   83c14:	fa02 f303 	lsl.w	r3, r2, r3
   83c18:	ea03 0a00 	and.w	sl, r3, r0
   83c1c:	4650      	mov	r0, sl
   83c1e:	4659      	mov	r1, fp
   83c20:	2200      	movs	r2, #0
   83c22:	2300      	movs	r3, #0
   83c24:	f004 fba2 	bl	8836c <__aeabi_dcmpeq>
   83c28:	2800      	cmp	r0, #0
   83c2a:	d19f      	bne.n	83b6c <_strtod_r+0x56c>
   83c2c:	e001      	b.n	83c32 <_strtod_r+0x632>
   83c2e:	2700      	movs	r7, #0
   83c30:	9704      	str	r7, [sp, #16]
   83c32:	9e03      	ldr	r6, [sp, #12]
   83c34:	4648      	mov	r0, r9
   83c36:	9600      	str	r6, [sp, #0]
   83c38:	9907      	ldr	r1, [sp, #28]
   83c3a:	4622      	mov	r2, r4
   83c3c:	462b      	mov	r3, r5
   83c3e:	f003 f82c 	bl	86c9a <__s2b>
   83c42:	9007      	str	r0, [sp, #28]
   83c44:	2800      	cmp	r0, #0
   83c46:	f43f af2d 	beq.w	83aa4 <_strtod_r+0x4a4>
   83c4a:	9f06      	ldr	r7, [sp, #24]
   83c4c:	f04f 0800 	mov.w	r8, #0
   83c50:	427b      	negs	r3, r7
   83c52:	2f00      	cmp	r7, #0
   83c54:	bfa8      	it	ge
   83c56:	2300      	movge	r3, #0
   83c58:	930e      	str	r3, [sp, #56]	; 0x38
   83c5a:	f8cd 800c 	str.w	r8, [sp, #12]
   83c5e:	9e07      	ldr	r6, [sp, #28]
   83c60:	4648      	mov	r0, r9
   83c62:	6871      	ldr	r1, [r6, #4]
   83c64:	f002 ffb0 	bl	86bc8 <_Balloc>
   83c68:	9005      	str	r0, [sp, #20]
   83c6a:	2800      	cmp	r0, #0
   83c6c:	f43f af22 	beq.w	83ab4 <_strtod_r+0x4b4>
   83c70:	6932      	ldr	r2, [r6, #16]
   83c72:	f106 010c 	add.w	r1, r6, #12
   83c76:	3202      	adds	r2, #2
   83c78:	0092      	lsls	r2, r2, #2
   83c7a:	300c      	adds	r0, #12
   83c7c:	f7ff fbce 	bl	8341c <memcpy>
   83c80:	ab1b      	add	r3, sp, #108	; 0x6c
   83c82:	9300      	str	r3, [sp, #0]
   83c84:	ab1c      	add	r3, sp, #112	; 0x70
   83c86:	9301      	str	r3, [sp, #4]
   83c88:	4648      	mov	r0, r9
   83c8a:	4652      	mov	r2, sl
   83c8c:	465b      	mov	r3, fp
   83c8e:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
   83c92:	f003 fab4 	bl	871fe <__d2b>
   83c96:	901a      	str	r0, [sp, #104]	; 0x68
   83c98:	2800      	cmp	r0, #0
   83c9a:	f43f af0b 	beq.w	83ab4 <_strtod_r+0x4b4>
   83c9e:	4648      	mov	r0, r9
   83ca0:	2101      	movs	r1, #1
   83ca2:	f003 f889 	bl	86db8 <__i2b>
   83ca6:	9003      	str	r0, [sp, #12]
   83ca8:	2800      	cmp	r0, #0
   83caa:	f43f af03 	beq.w	83ab4 <_strtod_r+0x4b4>
   83cae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   83cb0:	f8dd c018 	ldr.w	ip, [sp, #24]
   83cb4:	2b00      	cmp	r3, #0
   83cb6:	ea2c 77ec 	bic.w	r7, ip, ip, asr #31
   83cba:	f2c0 808b 	blt.w	83dd4 <_strtod_r+0x7d4>
   83cbe:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   83cc0:	463a      	mov	r2, r7
   83cc2:	441c      	add	r4, r3
   83cc4:	9e04      	ldr	r6, [sp, #16]
   83cc6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   83cc8:	1b9b      	subs	r3, r3, r6
   83cca:	1959      	adds	r1, r3, r5
   83ccc:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
   83cd0:	4299      	cmp	r1, r3
   83cd2:	f1c5 0536 	rsb	r5, r5, #54	; 0x36
   83cd6:	f280 8087 	bge.w	83de8 <_strtod_r+0x7e8>
   83cda:	1a5b      	subs	r3, r3, r1
   83cdc:	2b1f      	cmp	r3, #31
   83cde:	ebc3 0505 	rsb	r5, r3, r5
   83ce2:	f04f 0001 	mov.w	r0, #1
   83ce6:	dc78      	bgt.n	83dda <_strtod_r+0x7da>
   83ce8:	4098      	lsls	r0, r3
   83cea:	2300      	movs	r3, #0
   83cec:	9014      	str	r0, [sp, #80]	; 0x50
   83cee:	930f      	str	r3, [sp, #60]	; 0x3c
   83cf0:	9804      	ldr	r0, [sp, #16]
   83cf2:	1966      	adds	r6, r4, r5
   83cf4:	4415      	add	r5, r2
   83cf6:	42a6      	cmp	r6, r4
   83cf8:	bfb4      	ite	lt
   83cfa:	4633      	movlt	r3, r6
   83cfc:	4623      	movge	r3, r4
   83cfe:	4405      	add	r5, r0
   83d00:	42ab      	cmp	r3, r5
   83d02:	bfa8      	it	ge
   83d04:	462b      	movge	r3, r5
   83d06:	2b00      	cmp	r3, #0
   83d08:	dd02      	ble.n	83d10 <_strtod_r+0x710>
   83d0a:	1af6      	subs	r6, r6, r3
   83d0c:	1aed      	subs	r5, r5, r3
   83d0e:	1ae4      	subs	r4, r4, r3
   83d10:	990e      	ldr	r1, [sp, #56]	; 0x38
   83d12:	2900      	cmp	r1, #0
   83d14:	d16f      	bne.n	83df6 <_strtod_r+0x7f6>
   83d16:	2e00      	cmp	r6, #0
   83d18:	f300 8087 	bgt.w	83e2a <_strtod_r+0x82a>
   83d1c:	2f00      	cmp	r7, #0
   83d1e:	f040 808e 	bne.w	83e3e <_strtod_r+0x83e>
   83d22:	2d00      	cmp	r5, #0
   83d24:	f300 8095 	bgt.w	83e52 <_strtod_r+0x852>
   83d28:	2c00      	cmp	r4, #0
   83d2a:	f300 809c 	bgt.w	83e66 <_strtod_r+0x866>
   83d2e:	4648      	mov	r0, r9
   83d30:	991a      	ldr	r1, [sp, #104]	; 0x68
   83d32:	9a05      	ldr	r2, [sp, #20]
   83d34:	f003 f990 	bl	87058 <__mdiff>
   83d38:	4680      	mov	r8, r0
   83d3a:	2800      	cmp	r0, #0
   83d3c:	f43f aeba 	beq.w	83ab4 <_strtod_r+0x4b4>
   83d40:	68c6      	ldr	r6, [r0, #12]
   83d42:	2300      	movs	r3, #0
   83d44:	60c3      	str	r3, [r0, #12]
   83d46:	9903      	ldr	r1, [sp, #12]
   83d48:	9608      	str	r6, [sp, #32]
   83d4a:	f003 f968 	bl	8701e <__mcmp>
   83d4e:	2800      	cmp	r0, #0
   83d50:	f280 8098 	bge.w	83e84 <_strtod_r+0x884>
   83d54:	2e00      	cmp	r6, #0
   83d56:	f040 8220 	bne.w	8419a <_strtod_r+0xb9a>
   83d5a:	f1ba 0f00 	cmp.w	sl, #0
   83d5e:	f040 821c 	bne.w	8419a <_strtod_r+0xb9a>
   83d62:	f3cb 0313 	ubfx	r3, fp, #0, #20
   83d66:	2b00      	cmp	r3, #0
   83d68:	f040 8217 	bne.w	8419a <_strtod_r+0xb9a>
   83d6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
   83d70:	0d1b      	lsrs	r3, r3, #20
   83d72:	051b      	lsls	r3, r3, #20
   83d74:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
   83d78:	f240 820f 	bls.w	8419a <_strtod_r+0xb9a>
   83d7c:	f8d8 3014 	ldr.w	r3, [r8, #20]
   83d80:	2b00      	cmp	r3, #0
   83d82:	d07a      	beq.n	83e7a <_strtod_r+0x87a>
   83d84:	4641      	mov	r1, r8
   83d86:	2201      	movs	r2, #1
   83d88:	4648      	mov	r0, r9
   83d8a:	f003 f8f5 	bl	86f78 <__lshift>
   83d8e:	9903      	ldr	r1, [sp, #12]
   83d90:	4680      	mov	r8, r0
   83d92:	f003 f944 	bl	8701e <__mcmp>
   83d96:	2800      	cmp	r0, #0
   83d98:	f340 81ff 	ble.w	8419a <_strtod_r+0xb9a>
   83d9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
   83da0:	9f04      	ldr	r7, [sp, #16]
   83da2:	0d1b      	lsrs	r3, r3, #20
   83da4:	051b      	lsls	r3, r3, #20
   83da6:	2f00      	cmp	r7, #0
   83da8:	f000 809c 	beq.w	83ee4 <_strtod_r+0x8e4>
   83dac:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
   83db0:	f200 8098 	bhi.w	83ee4 <_strtod_r+0x8e4>
   83db4:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
   83db8:	f200 81f1 	bhi.w	8419e <_strtod_r+0xb9e>
   83dbc:	9e07      	ldr	r6, [sp, #28]
   83dbe:	2322      	movs	r3, #34	; 0x22
   83dc0:	f04f 0a00 	mov.w	sl, #0
   83dc4:	f04f 0b00 	mov.w	fp, #0
   83dc8:	f8c9 3000 	str.w	r3, [r9]
   83dcc:	2e00      	cmp	r6, #0
   83dce:	f040 81f7 	bne.w	841c0 <_strtod_r+0xbc0>
   83dd2:	e209      	b.n	841e8 <_strtod_r+0xbe8>
   83dd4:	1afa      	subs	r2, r7, r3
   83dd6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   83dd8:	e774      	b.n	83cc4 <_strtod_r+0x6c4>
   83dda:	4e84      	ldr	r6, [pc, #528]	; (83fec <_strtod_r+0x9ec>)
   83ddc:	9014      	str	r0, [sp, #80]	; 0x50
   83dde:	1a76      	subs	r6, r6, r1
   83de0:	fa00 f606 	lsl.w	r6, r0, r6
   83de4:	960f      	str	r6, [sp, #60]	; 0x3c
   83de6:	e783      	b.n	83cf0 <_strtod_r+0x6f0>
   83de8:	2600      	movs	r6, #0
   83dea:	f04f 0c01 	mov.w	ip, #1
   83dee:	960f      	str	r6, [sp, #60]	; 0x3c
   83df0:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
   83df4:	e77c      	b.n	83cf0 <_strtod_r+0x6f0>
   83df6:	4648      	mov	r0, r9
   83df8:	9903      	ldr	r1, [sp, #12]
   83dfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   83dfc:	f003 f87d 	bl	86efa <__pow5mult>
   83e00:	9003      	str	r0, [sp, #12]
   83e02:	2800      	cmp	r0, #0
   83e04:	f43f ae56 	beq.w	83ab4 <_strtod_r+0x4b4>
   83e08:	4648      	mov	r0, r9
   83e0a:	9903      	ldr	r1, [sp, #12]
   83e0c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   83e0e:	f002 ffdc 	bl	86dca <__multiply>
   83e12:	4603      	mov	r3, r0
   83e14:	2800      	cmp	r0, #0
   83e16:	f43f ae4d 	beq.w	83ab4 <_strtod_r+0x4b4>
   83e1a:	4648      	mov	r0, r9
   83e1c:	991a      	ldr	r1, [sp, #104]	; 0x68
   83e1e:	9302      	str	r3, [sp, #8]
   83e20:	f002 fef8 	bl	86c14 <_Bfree>
   83e24:	9b02      	ldr	r3, [sp, #8]
   83e26:	931a      	str	r3, [sp, #104]	; 0x68
   83e28:	e775      	b.n	83d16 <_strtod_r+0x716>
   83e2a:	4648      	mov	r0, r9
   83e2c:	991a      	ldr	r1, [sp, #104]	; 0x68
   83e2e:	4632      	mov	r2, r6
   83e30:	f003 f8a2 	bl	86f78 <__lshift>
   83e34:	901a      	str	r0, [sp, #104]	; 0x68
   83e36:	2800      	cmp	r0, #0
   83e38:	f47f af70 	bne.w	83d1c <_strtod_r+0x71c>
   83e3c:	e63a      	b.n	83ab4 <_strtod_r+0x4b4>
   83e3e:	4648      	mov	r0, r9
   83e40:	9905      	ldr	r1, [sp, #20]
   83e42:	463a      	mov	r2, r7
   83e44:	f003 f859 	bl	86efa <__pow5mult>
   83e48:	9005      	str	r0, [sp, #20]
   83e4a:	2800      	cmp	r0, #0
   83e4c:	f47f af69 	bne.w	83d22 <_strtod_r+0x722>
   83e50:	e630      	b.n	83ab4 <_strtod_r+0x4b4>
   83e52:	4648      	mov	r0, r9
   83e54:	9905      	ldr	r1, [sp, #20]
   83e56:	462a      	mov	r2, r5
   83e58:	f003 f88e 	bl	86f78 <__lshift>
   83e5c:	9005      	str	r0, [sp, #20]
   83e5e:	2800      	cmp	r0, #0
   83e60:	f47f af62 	bne.w	83d28 <_strtod_r+0x728>
   83e64:	e626      	b.n	83ab4 <_strtod_r+0x4b4>
   83e66:	4648      	mov	r0, r9
   83e68:	9903      	ldr	r1, [sp, #12]
   83e6a:	4622      	mov	r2, r4
   83e6c:	f003 f884 	bl	86f78 <__lshift>
   83e70:	9003      	str	r0, [sp, #12]
   83e72:	2800      	cmp	r0, #0
   83e74:	f47f af5b 	bne.w	83d2e <_strtod_r+0x72e>
   83e78:	e61c      	b.n	83ab4 <_strtod_r+0x4b4>
   83e7a:	f8d8 3010 	ldr.w	r3, [r8, #16]
   83e7e:	2b01      	cmp	r3, #1
   83e80:	dc80      	bgt.n	83d84 <_strtod_r+0x784>
   83e82:	e18a      	b.n	8419a <_strtod_r+0xb9a>
   83e84:	d163      	bne.n	83f4e <_strtod_r+0x94e>
   83e86:	9f08      	ldr	r7, [sp, #32]
   83e88:	f3cb 0313 	ubfx	r3, fp, #0, #20
   83e8c:	b32f      	cbz	r7, 83eda <_strtod_r+0x8da>
   83e8e:	4958      	ldr	r1, [pc, #352]	; (83ff0 <_strtod_r+0x9f0>)
   83e90:	465a      	mov	r2, fp
   83e92:	428b      	cmp	r3, r1
   83e94:	d12f      	bne.n	83ef6 <_strtod_r+0x8f6>
   83e96:	9e04      	ldr	r6, [sp, #16]
   83e98:	4651      	mov	r1, sl
   83e9a:	b16e      	cbz	r6, 83eb8 <_strtod_r+0x8b8>
   83e9c:	4b55      	ldr	r3, [pc, #340]	; (83ff4 <_strtod_r+0x9f4>)
   83e9e:	ea0b 0303 	and.w	r3, fp, r3
   83ea2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
   83ea6:	d807      	bhi.n	83eb8 <_strtod_r+0x8b8>
   83ea8:	0d1b      	lsrs	r3, r3, #20
   83eaa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   83eae:	f04f 30ff 	mov.w	r0, #4294967295
   83eb2:	fa00 f303 	lsl.w	r3, r0, r3
   83eb6:	e001      	b.n	83ebc <_strtod_r+0x8bc>
   83eb8:	f04f 33ff 	mov.w	r3, #4294967295
   83ebc:	4299      	cmp	r1, r3
   83ebe:	d11a      	bne.n	83ef6 <_strtod_r+0x8f6>
   83ec0:	4b4d      	ldr	r3, [pc, #308]	; (83ff8 <_strtod_r+0x9f8>)
   83ec2:	429a      	cmp	r2, r3
   83ec4:	d102      	bne.n	83ecc <_strtod_r+0x8cc>
   83ec6:	3101      	adds	r1, #1
   83ec8:	f43f adf4 	beq.w	83ab4 <_strtod_r+0x4b4>
   83ecc:	4b49      	ldr	r3, [pc, #292]	; (83ff4 <_strtod_r+0x9f4>)
   83ece:	f04f 0a00 	mov.w	sl, #0
   83ed2:	4013      	ands	r3, r2
   83ed4:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
   83ed8:	e15f      	b.n	8419a <_strtod_r+0xb9a>
   83eda:	b963      	cbnz	r3, 83ef6 <_strtod_r+0x8f6>
   83edc:	f1ba 0f00 	cmp.w	sl, #0
   83ee0:	d109      	bne.n	83ef6 <_strtod_r+0x8f6>
   83ee2:	e75b      	b.n	83d9c <_strtod_r+0x79c>
   83ee4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
   83ee8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
   83eec:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
   83ef0:	f04f 3aff 	mov.w	sl, #4294967295
   83ef4:	e151      	b.n	8419a <_strtod_r+0xb9a>
   83ef6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   83ef8:	b113      	cbz	r3, 83f00 <_strtod_r+0x900>
   83efa:	ea13 0f0b 	tst.w	r3, fp
   83efe:	e002      	b.n	83f06 <_strtod_r+0x906>
   83f00:	9e14      	ldr	r6, [sp, #80]	; 0x50
   83f02:	ea16 0f0a 	tst.w	r6, sl
   83f06:	f000 8148 	beq.w	8419a <_strtod_r+0xb9a>
   83f0a:	9f08      	ldr	r7, [sp, #32]
   83f0c:	4650      	mov	r0, sl
   83f0e:	4659      	mov	r1, fp
   83f10:	9a04      	ldr	r2, [sp, #16]
   83f12:	b157      	cbz	r7, 83f2a <_strtod_r+0x92a>
   83f14:	f7ff fb55 	bl	835c2 <sulp>
   83f18:	4602      	mov	r2, r0
   83f1a:	460b      	mov	r3, r1
   83f1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   83f20:	f7fe fe0a 	bl	82b38 <__adddf3>
   83f24:	4682      	mov	sl, r0
   83f26:	468b      	mov	fp, r1
   83f28:	e137      	b.n	8419a <_strtod_r+0xb9a>
   83f2a:	f7ff fb4a 	bl	835c2 <sulp>
   83f2e:	4602      	mov	r2, r0
   83f30:	460b      	mov	r3, r1
   83f32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   83f36:	f7fe fdfd 	bl	82b34 <__aeabi_dsub>
   83f3a:	2200      	movs	r2, #0
   83f3c:	2300      	movs	r3, #0
   83f3e:	4682      	mov	sl, r0
   83f40:	468b      	mov	fp, r1
   83f42:	f004 fa13 	bl	8836c <__aeabi_dcmpeq>
   83f46:	2800      	cmp	r0, #0
   83f48:	f47f af38 	bne.w	83dbc <_strtod_r+0x7bc>
   83f4c:	e125      	b.n	8419a <_strtod_r+0xb9a>
   83f4e:	4640      	mov	r0, r8
   83f50:	9903      	ldr	r1, [sp, #12]
   83f52:	f003 f9a6 	bl	872a2 <__ratio>
   83f56:	2200      	movs	r2, #0
   83f58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83f5c:	4604      	mov	r4, r0
   83f5e:	460d      	mov	r5, r1
   83f60:	f004 fa18 	bl	88394 <__aeabi_dcmple>
   83f64:	2800      	cmp	r0, #0
   83f66:	d032      	beq.n	83fce <_strtod_r+0x9ce>
   83f68:	9e08      	ldr	r6, [sp, #32]
   83f6a:	b126      	cbz	r6, 83f76 <_strtod_r+0x976>
   83f6c:	4f23      	ldr	r7, [pc, #140]	; (83ffc <_strtod_r+0x9fc>)
   83f6e:	2600      	movs	r6, #0
   83f70:	4634      	mov	r4, r6
   83f72:	463d      	mov	r5, r7
   83f74:	e04c      	b.n	84010 <_strtod_r+0xa10>
   83f76:	f1ba 0f00 	cmp.w	sl, #0
   83f7a:	d103      	bne.n	83f84 <_strtod_r+0x984>
   83f7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
   83f80:	b93b      	cbnz	r3, 83f92 <_strtod_r+0x992>
   83f82:	e00b      	b.n	83f9c <_strtod_r+0x99c>
   83f84:	f1ba 0f01 	cmp.w	sl, #1
   83f88:	d103      	bne.n	83f92 <_strtod_r+0x992>
   83f8a:	f1bb 0f00 	cmp.w	fp, #0
   83f8e:	f43f af15 	beq.w	83dbc <_strtod_r+0x7bc>
   83f92:	2600      	movs	r6, #0
   83f94:	4f1a      	ldr	r7, [pc, #104]	; (84000 <_strtod_r+0xa00>)
   83f96:	2400      	movs	r4, #0
   83f98:	4d18      	ldr	r5, [pc, #96]	; (83ffc <_strtod_r+0x9fc>)
   83f9a:	e039      	b.n	84010 <_strtod_r+0xa10>
   83f9c:	4620      	mov	r0, r4
   83f9e:	4629      	mov	r1, r5
   83fa0:	2200      	movs	r2, #0
   83fa2:	4b16      	ldr	r3, [pc, #88]	; (83ffc <_strtod_r+0x9fc>)
   83fa4:	f004 f9ec 	bl	88380 <__aeabi_dcmplt>
   83fa8:	b940      	cbnz	r0, 83fbc <_strtod_r+0x9bc>
   83faa:	4620      	mov	r0, r4
   83fac:	4629      	mov	r1, r5
   83fae:	2200      	movs	r2, #0
   83fb0:	4b14      	ldr	r3, [pc, #80]	; (84004 <_strtod_r+0xa04>)
   83fb2:	f7fe ff73 	bl	82e9c <__aeabi_dmul>
   83fb6:	4604      	mov	r4, r0
   83fb8:	460d      	mov	r5, r1
   83fba:	e001      	b.n	83fc0 <_strtod_r+0x9c0>
   83fbc:	4d11      	ldr	r5, [pc, #68]	; (84004 <_strtod_r+0xa04>)
   83fbe:	2400      	movs	r4, #0
   83fc0:	f105 4700 	add.w	r7, r5, #2147483648	; 0x80000000
   83fc4:	9416      	str	r4, [sp, #88]	; 0x58
   83fc6:	9717      	str	r7, [sp, #92]	; 0x5c
   83fc8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
   83fcc:	e020      	b.n	84010 <_strtod_r+0xa10>
   83fce:	4620      	mov	r0, r4
   83fd0:	4629      	mov	r1, r5
   83fd2:	2200      	movs	r2, #0
   83fd4:	4b0b      	ldr	r3, [pc, #44]	; (84004 <_strtod_r+0xa04>)
   83fd6:	f7fe ff61 	bl	82e9c <__aeabi_dmul>
   83fda:	9e08      	ldr	r6, [sp, #32]
   83fdc:	4604      	mov	r4, r0
   83fde:	460d      	mov	r5, r1
   83fe0:	b996      	cbnz	r6, 84008 <_strtod_r+0xa08>
   83fe2:	f101 4700 	add.w	r7, r1, #2147483648	; 0x80000000
   83fe6:	9010      	str	r0, [sp, #64]	; 0x40
   83fe8:	9711      	str	r7, [sp, #68]	; 0x44
   83fea:	e00f      	b.n	8400c <_strtod_r+0xa0c>
   83fec:	fffffbe3 	.word	0xfffffbe3
   83ff0:	000fffff 	.word	0x000fffff
   83ff4:	7ff00000 	.word	0x7ff00000
   83ff8:	7fefffff 	.word	0x7fefffff
   83ffc:	3ff00000 	.word	0x3ff00000
   84000:	bff00000 	.word	0xbff00000
   84004:	3fe00000 	.word	0x3fe00000
   84008:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
   8400c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
   84010:	f02b 4c00 	bic.w	ip, fp, #2147483648	; 0x80000000
   84014:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   84018:	4b83      	ldr	r3, [pc, #524]	; (84228 <_strtod_r+0xc28>)
   8401a:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   8401e:	459c      	cmp	ip, r3
   84020:	d131      	bne.n	84086 <_strtod_r+0xa86>
   84022:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   84026:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
   8402a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8402e:	4650      	mov	r0, sl
   84030:	4659      	mov	r1, fp
   84032:	f8cd c008 	str.w	ip, [sp, #8]
   84036:	f003 f86e 	bl	87116 <__ulp>
   8403a:	4602      	mov	r2, r0
   8403c:	460b      	mov	r3, r1
   8403e:	4630      	mov	r0, r6
   84040:	4639      	mov	r1, r7
   84042:	f7fe ff2b 	bl	82e9c <__aeabi_dmul>
   84046:	4602      	mov	r2, r0
   84048:	460b      	mov	r3, r1
   8404a:	4650      	mov	r0, sl
   8404c:	4659      	mov	r1, fp
   8404e:	f7fe fd73 	bl	82b38 <__adddf3>
   84052:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   84056:	0d1b      	lsrs	r3, r3, #20
   84058:	4a74      	ldr	r2, [pc, #464]	; (8422c <_strtod_r+0xc2c>)
   8405a:	051b      	lsls	r3, r3, #20
   8405c:	4293      	cmp	r3, r2
   8405e:	4682      	mov	sl, r0
   84060:	f8dd c008 	ldr.w	ip, [sp, #8]
   84064:	d90c      	bls.n	84080 <_strtod_r+0xa80>
   84066:	4b72      	ldr	r3, [pc, #456]	; (84230 <_strtod_r+0xc30>)
   84068:	990d      	ldr	r1, [sp, #52]	; 0x34
   8406a:	4299      	cmp	r1, r3
   8406c:	d103      	bne.n	84076 <_strtod_r+0xa76>
   8406e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84070:	3201      	adds	r2, #1
   84072:	f43f ad1f 	beq.w	83ab4 <_strtod_r+0x4b4>
   84076:	f8df b1b8 	ldr.w	fp, [pc, #440]	; 84230 <_strtod_r+0xc30>
   8407a:	f04f 3aff 	mov.w	sl, #4294967295
   8407e:	e07b      	b.n	84178 <_strtod_r+0xb78>
   84080:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
   84084:	e042      	b.n	8410c <_strtod_r+0xb0c>
   84086:	9b04      	ldr	r3, [sp, #16]
   84088:	b353      	cbz	r3, 840e0 <_strtod_r+0xae0>
   8408a:	f1bc 6fd4 	cmp.w	ip, #111149056	; 0x6a00000
   8408e:	d827      	bhi.n	840e0 <_strtod_r+0xae0>
   84090:	a35d      	add	r3, pc, #372	; (adr r3, 84208 <_strtod_r+0xc08>)
   84092:	e9d3 2300 	ldrd	r2, r3, [r3]
   84096:	4620      	mov	r0, r4
   84098:	4629      	mov	r1, r5
   8409a:	f8cd c008 	str.w	ip, [sp, #8]
   8409e:	f004 f979 	bl	88394 <__aeabi_dcmple>
   840a2:	f8dd c008 	ldr.w	ip, [sp, #8]
   840a6:	b1b8      	cbz	r0, 840d8 <_strtod_r+0xad8>
   840a8:	4629      	mov	r1, r5
   840aa:	4620      	mov	r0, r4
   840ac:	f004 f990 	bl	883d0 <__aeabi_d2uiz>
   840b0:	2800      	cmp	r0, #0
   840b2:	bf08      	it	eq
   840b4:	2001      	moveq	r0, #1
   840b6:	f7fe fe7b 	bl	82db0 <__aeabi_ui2d>
   840ba:	9e08      	ldr	r6, [sp, #32]
   840bc:	4604      	mov	r4, r0
   840be:	460d      	mov	r5, r1
   840c0:	f8dd c008 	ldr.w	ip, [sp, #8]
   840c4:	b926      	cbnz	r6, 840d0 <_strtod_r+0xad0>
   840c6:	f101 4700 	add.w	r7, r1, #2147483648	; 0x80000000
   840ca:	9012      	str	r0, [sp, #72]	; 0x48
   840cc:	9713      	str	r7, [sp, #76]	; 0x4c
   840ce:	e001      	b.n	840d4 <_strtod_r+0xad4>
   840d0:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
   840d4:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
   840d8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
   840dc:	ebcc 0703 	rsb	r7, ip, r3
   840e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   840e4:	f8cd c008 	str.w	ip, [sp, #8]
   840e8:	f003 f815 	bl	87116 <__ulp>
   840ec:	4602      	mov	r2, r0
   840ee:	460b      	mov	r3, r1
   840f0:	4630      	mov	r0, r6
   840f2:	4639      	mov	r1, r7
   840f4:	f7fe fed2 	bl	82e9c <__aeabi_dmul>
   840f8:	4602      	mov	r2, r0
   840fa:	460b      	mov	r3, r1
   840fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   84100:	f7fe fd1a 	bl	82b38 <__adddf3>
   84104:	f8dd c008 	ldr.w	ip, [sp, #8]
   84108:	4682      	mov	sl, r0
   8410a:	468b      	mov	fp, r1
   8410c:	9f04      	ldr	r7, [sp, #16]
   8410e:	2f00      	cmp	r7, #0
   84110:	d132      	bne.n	84178 <_strtod_r+0xb78>
   84112:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
   84116:	0d1b      	lsrs	r3, r3, #20
   84118:	051b      	lsls	r3, r3, #20
   8411a:	459c      	cmp	ip, r3
   8411c:	d12c      	bne.n	84178 <_strtod_r+0xb78>
   8411e:	4629      	mov	r1, r5
   84120:	4620      	mov	r0, r4
   84122:	f7ff f8cd 	bl	832c0 <__aeabi_d2iz>
   84126:	f7fe fe53 	bl	82dd0 <__aeabi_i2d>
   8412a:	4602      	mov	r2, r0
   8412c:	460b      	mov	r3, r1
   8412e:	4620      	mov	r0, r4
   84130:	4629      	mov	r1, r5
   84132:	f7fe fcff 	bl	82b34 <__aeabi_dsub>
   84136:	9f08      	ldr	r7, [sp, #32]
   84138:	4604      	mov	r4, r0
   8413a:	460d      	mov	r5, r1
   8413c:	b92f      	cbnz	r7, 8414a <_strtod_r+0xb4a>
   8413e:	f1ba 0f00 	cmp.w	sl, #0
   84142:	d102      	bne.n	8414a <_strtod_r+0xb4a>
   84144:	f3cb 0613 	ubfx	r6, fp, #0, #20
   84148:	b186      	cbz	r6, 8416c <_strtod_r+0xb6c>
   8414a:	4620      	mov	r0, r4
   8414c:	4629      	mov	r1, r5
   8414e:	a330      	add	r3, pc, #192	; (adr r3, 84210 <_strtod_r+0xc10>)
   84150:	e9d3 2300 	ldrd	r2, r3, [r3]
   84154:	f004 f914 	bl	88380 <__aeabi_dcmplt>
   84158:	2800      	cmp	r0, #0
   8415a:	d131      	bne.n	841c0 <_strtod_r+0xbc0>
   8415c:	4620      	mov	r0, r4
   8415e:	4629      	mov	r1, r5
   84160:	a32d      	add	r3, pc, #180	; (adr r3, 84218 <_strtod_r+0xc18>)
   84162:	e9d3 2300 	ldrd	r2, r3, [r3]
   84166:	f004 f929 	bl	883bc <__aeabi_dcmpgt>
   8416a:	e004      	b.n	84176 <_strtod_r+0xb76>
   8416c:	a32c      	add	r3, pc, #176	; (adr r3, 84220 <_strtod_r+0xc20>)
   8416e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84172:	f004 f905 	bl	88380 <__aeabi_dcmplt>
   84176:	bb18      	cbnz	r0, 841c0 <_strtod_r+0xbc0>
   84178:	4648      	mov	r0, r9
   8417a:	991a      	ldr	r1, [sp, #104]	; 0x68
   8417c:	f002 fd4a 	bl	86c14 <_Bfree>
   84180:	4648      	mov	r0, r9
   84182:	9905      	ldr	r1, [sp, #20]
   84184:	f002 fd46 	bl	86c14 <_Bfree>
   84188:	4648      	mov	r0, r9
   8418a:	9903      	ldr	r1, [sp, #12]
   8418c:	f002 fd42 	bl	86c14 <_Bfree>
   84190:	4648      	mov	r0, r9
   84192:	4641      	mov	r1, r8
   84194:	f002 fd3e 	bl	86c14 <_Bfree>
   84198:	e561      	b.n	83c5e <_strtod_r+0x65e>
   8419a:	9e04      	ldr	r6, [sp, #16]
   8419c:	b186      	cbz	r6, 841c0 <_strtod_r+0xbc0>
   8419e:	4f25      	ldr	r7, [pc, #148]	; (84234 <_strtod_r+0xc34>)
   841a0:	2000      	movs	r0, #0
   841a2:	900c      	str	r0, [sp, #48]	; 0x30
   841a4:	970d      	str	r7, [sp, #52]	; 0x34
   841a6:	4650      	mov	r0, sl
   841a8:	4659      	mov	r1, fp
   841aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   841ae:	f7fe fe75 	bl	82e9c <__aeabi_dmul>
   841b2:	4682      	mov	sl, r0
   841b4:	468b      	mov	fp, r1
   841b6:	b919      	cbnz	r1, 841c0 <_strtod_r+0xbc0>
   841b8:	b910      	cbnz	r0, 841c0 <_strtod_r+0xbc0>
   841ba:	2322      	movs	r3, #34	; 0x22
   841bc:	f8c9 3000 	str.w	r3, [r9]
   841c0:	4648      	mov	r0, r9
   841c2:	991a      	ldr	r1, [sp, #104]	; 0x68
   841c4:	f002 fd26 	bl	86c14 <_Bfree>
   841c8:	4648      	mov	r0, r9
   841ca:	9905      	ldr	r1, [sp, #20]
   841cc:	f002 fd22 	bl	86c14 <_Bfree>
   841d0:	4648      	mov	r0, r9
   841d2:	9903      	ldr	r1, [sp, #12]
   841d4:	f002 fd1e 	bl	86c14 <_Bfree>
   841d8:	4648      	mov	r0, r9
   841da:	9907      	ldr	r1, [sp, #28]
   841dc:	f002 fd1a 	bl	86c14 <_Bfree>
   841e0:	4648      	mov	r0, r9
   841e2:	4641      	mov	r1, r8
   841e4:	f002 fd16 	bl	86c14 <_Bfree>
   841e8:	9e15      	ldr	r6, [sp, #84]	; 0x54
   841ea:	b10e      	cbz	r6, 841f0 <_strtod_r+0xbf0>
   841ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
   841ee:	6033      	str	r3, [r6, #0]
   841f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
   841f2:	b11f      	cbz	r7, 841fc <_strtod_r+0xbfc>
   841f4:	4650      	mov	r0, sl
   841f6:	f10b 4100 	add.w	r1, fp, #2147483648	; 0x80000000
   841fa:	e001      	b.n	84200 <_strtod_r+0xc00>
   841fc:	4650      	mov	r0, sl
   841fe:	4659      	mov	r1, fp
   84200:	b01f      	add	sp, #124	; 0x7c
   84202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84206:	bf00      	nop
   84208:	ffc00000 	.word	0xffc00000
   8420c:	41dfffff 	.word	0x41dfffff
   84210:	94a03595 	.word	0x94a03595
   84214:	3fdfffff 	.word	0x3fdfffff
   84218:	35afe535 	.word	0x35afe535
   8421c:	3fe00000 	.word	0x3fe00000
   84220:	94a03595 	.word	0x94a03595
   84224:	3fcfffff 	.word	0x3fcfffff
   84228:	7fe00000 	.word	0x7fe00000
   8422c:	7c9fffff 	.word	0x7c9fffff
   84230:	7fefffff 	.word	0x7fefffff
   84234:	39500000 	.word	0x39500000

00084238 <strtod>:
   84238:	460a      	mov	r2, r1
   8423a:	4903      	ldr	r1, [pc, #12]	; (84248 <strtod+0x10>)
   8423c:	4603      	mov	r3, r0
   8423e:	6808      	ldr	r0, [r1, #0]
   84240:	4619      	mov	r1, r3
   84242:	f7ff b9dd 	b.w	83600 <_strtod_r>
   84246:	bf00      	nop
   84248:	20070010 	.word	0x20070010

0008424c <strtof>:
   8424c:	460a      	mov	r2, r1
   8424e:	490a      	ldr	r1, [pc, #40]	; (84278 <strtof+0x2c>)
   84250:	b538      	push	{r3, r4, r5, lr}
   84252:	4603      	mov	r3, r0
   84254:	6808      	ldr	r0, [r1, #0]
   84256:	4619      	mov	r1, r3
   84258:	f7ff f9d2 	bl	83600 <_strtod_r>
   8425c:	4604      	mov	r4, r0
   8425e:	460d      	mov	r5, r1
   84260:	f003 facc 	bl	877fc <__fpclassifyd>
   84264:	b918      	cbnz	r0, 8426e <strtof+0x22>
   84266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8426a:	f003 bb2b 	b.w	878c4 <nanf>
   8426e:	4620      	mov	r0, r4
   84270:	4629      	mov	r1, r5
   84272:	f004 f8cd 	bl	88410 <__aeabi_d2f>
   84276:	bd38      	pop	{r3, r4, r5, pc}
   84278:	20070010 	.word	0x20070010
   8427c:	f3af 8000 	nop.w

00084280 <__sprint_r>:
   84280:	6893      	ldr	r3, [r2, #8]
   84282:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84286:	4681      	mov	r9, r0
   84288:	460f      	mov	r7, r1
   8428a:	4614      	mov	r4, r2
   8428c:	b91b      	cbnz	r3, 84296 <__sprint_r+0x16>
   8428e:	6053      	str	r3, [r2, #4]
   84290:	4618      	mov	r0, r3
   84292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84296:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   84298:	049d      	lsls	r5, r3, #18
   8429a:	d51d      	bpl.n	842d8 <__sprint_r+0x58>
   8429c:	6815      	ldr	r5, [r2, #0]
   8429e:	68a3      	ldr	r3, [r4, #8]
   842a0:	3508      	adds	r5, #8
   842a2:	b1bb      	cbz	r3, 842d4 <__sprint_r+0x54>
   842a4:	f855 3c04 	ldr.w	r3, [r5, #-4]
   842a8:	f855 ac08 	ldr.w	sl, [r5, #-8]
   842ac:	ea4f 0893 	mov.w	r8, r3, lsr #2
   842b0:	2600      	movs	r6, #0
   842b2:	4546      	cmp	r6, r8
   842b4:	da09      	bge.n	842ca <__sprint_r+0x4a>
   842b6:	4648      	mov	r0, r9
   842b8:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
   842bc:	463a      	mov	r2, r7
   842be:	f001 fab7 	bl	85830 <_fputwc_r>
   842c2:	1c43      	adds	r3, r0, #1
   842c4:	d00a      	beq.n	842dc <__sprint_r+0x5c>
   842c6:	3601      	adds	r6, #1
   842c8:	e7f3      	b.n	842b2 <__sprint_r+0x32>
   842ca:	68a3      	ldr	r3, [r4, #8]
   842cc:	eba3 0388 	sub.w	r3, r3, r8, lsl #2
   842d0:	60a3      	str	r3, [r4, #8]
   842d2:	e7e4      	b.n	8429e <__sprint_r+0x1e>
   842d4:	4618      	mov	r0, r3
   842d6:	e001      	b.n	842dc <__sprint_r+0x5c>
   842d8:	f001 fc74 	bl	85bc4 <__sfvwrite_r>
   842dc:	2300      	movs	r3, #0
   842de:	60a3      	str	r3, [r4, #8]
   842e0:	6063      	str	r3, [r4, #4]
   842e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000842e6 <_vfiprintf_r>:
   842e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   842ea:	b0ad      	sub	sp, #180	; 0xb4
   842ec:	4688      	mov	r8, r1
   842ee:	9202      	str	r2, [sp, #8]
   842f0:	461c      	mov	r4, r3
   842f2:	461e      	mov	r6, r3
   842f4:	4683      	mov	fp, r0
   842f6:	b118      	cbz	r0, 84300 <_vfiprintf_r+0x1a>
   842f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   842fa:	b90b      	cbnz	r3, 84300 <_vfiprintf_r+0x1a>
   842fc:	f001 f9ce 	bl	8569c <__sinit>
   84300:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   84304:	0498      	lsls	r0, r3, #18
   84306:	d409      	bmi.n	8431c <_vfiprintf_r+0x36>
   84308:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8430c:	f8a8 300c 	strh.w	r3, [r8, #12]
   84310:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
   84314:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   84318:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
   8431c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   84320:	0719      	lsls	r1, r3, #28
   84322:	d509      	bpl.n	84338 <_vfiprintf_r+0x52>
   84324:	f8d8 3010 	ldr.w	r3, [r8, #16]
   84328:	b133      	cbz	r3, 84338 <_vfiprintf_r+0x52>
   8432a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   8432e:	f003 031a 	and.w	r3, r3, #26
   84332:	2b0a      	cmp	r3, #10
   84334:	d114      	bne.n	84360 <_vfiprintf_r+0x7a>
   84336:	e008      	b.n	8434a <_vfiprintf_r+0x64>
   84338:	4658      	mov	r0, fp
   8433a:	4641      	mov	r1, r8
   8433c:	f001 f82a 	bl	85394 <__swsetup_r>
   84340:	2800      	cmp	r0, #0
   84342:	d0f2      	beq.n	8432a <_vfiprintf_r+0x44>
   84344:	f04f 30ff 	mov.w	r0, #4294967295
   84348:	e3d9      	b.n	84afe <_vfiprintf_r+0x818>
   8434a:	f9b8 300e 	ldrsh.w	r3, [r8, #14]
   8434e:	2b00      	cmp	r3, #0
   84350:	db06      	blt.n	84360 <_vfiprintf_r+0x7a>
   84352:	4658      	mov	r0, fp
   84354:	4641      	mov	r1, r8
   84356:	9a02      	ldr	r2, [sp, #8]
   84358:	4623      	mov	r3, r4
   8435a:	f000 fbe1 	bl	84b20 <__sbprintf>
   8435e:	e3ce      	b.n	84afe <_vfiprintf_r+0x818>
   84360:	2300      	movs	r3, #0
   84362:	aa1c      	add	r2, sp, #112	; 0x70
   84364:	920f      	str	r2, [sp, #60]	; 0x3c
   84366:	9311      	str	r3, [sp, #68]	; 0x44
   84368:	9310      	str	r3, [sp, #64]	; 0x40
   8436a:	4694      	mov	ip, r2
   8436c:	930a      	str	r3, [sp, #40]	; 0x28
   8436e:	9305      	str	r3, [sp, #20]
   84370:	9b02      	ldr	r3, [sp, #8]
   84372:	461c      	mov	r4, r3
   84374:	f813 2b01 	ldrb.w	r2, [r3], #1
   84378:	b91a      	cbnz	r2, 84382 <_vfiprintf_r+0x9c>
   8437a:	9802      	ldr	r0, [sp, #8]
   8437c:	1a25      	subs	r5, r4, r0
   8437e:	d103      	bne.n	84388 <_vfiprintf_r+0xa2>
   84380:	e01d      	b.n	843be <_vfiprintf_r+0xd8>
   84382:	2a25      	cmp	r2, #37	; 0x25
   84384:	d1f5      	bne.n	84372 <_vfiprintf_r+0x8c>
   84386:	e7f8      	b.n	8437a <_vfiprintf_r+0x94>
   84388:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8438a:	9902      	ldr	r1, [sp, #8]
   8438c:	442b      	add	r3, r5
   8438e:	9311      	str	r3, [sp, #68]	; 0x44
   84390:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84392:	e88c 0022 	stmia.w	ip, {r1, r5}
   84396:	3301      	adds	r3, #1
   84398:	2b07      	cmp	r3, #7
   8439a:	9310      	str	r3, [sp, #64]	; 0x40
   8439c:	dc02      	bgt.n	843a4 <_vfiprintf_r+0xbe>
   8439e:	f10c 0c08 	add.w	ip, ip, #8
   843a2:	e009      	b.n	843b8 <_vfiprintf_r+0xd2>
   843a4:	4658      	mov	r0, fp
   843a6:	4641      	mov	r1, r8
   843a8:	aa0f      	add	r2, sp, #60	; 0x3c
   843aa:	f7ff ff69 	bl	84280 <__sprint_r>
   843ae:	2800      	cmp	r0, #0
   843b0:	f040 839f 	bne.w	84af2 <_vfiprintf_r+0x80c>
   843b4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   843b8:	9a05      	ldr	r2, [sp, #20]
   843ba:	442a      	add	r2, r5
   843bc:	9205      	str	r2, [sp, #20]
   843be:	7823      	ldrb	r3, [r4, #0]
   843c0:	2b00      	cmp	r3, #0
   843c2:	f000 838f 	beq.w	84ae4 <_vfiprintf_r+0x7fe>
   843c6:	2200      	movs	r2, #0
   843c8:	3401      	adds	r4, #1
   843ca:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   843ce:	f04f 3aff 	mov.w	sl, #4294967295
   843d2:	9204      	str	r2, [sp, #16]
   843d4:	4617      	mov	r7, r2
   843d6:	1c65      	adds	r5, r4, #1
   843d8:	7823      	ldrb	r3, [r4, #0]
   843da:	9502      	str	r5, [sp, #8]
   843dc:	2b58      	cmp	r3, #88	; 0x58
   843de:	d064      	beq.n	844aa <_vfiprintf_r+0x1c4>
   843e0:	dc2d      	bgt.n	8443e <_vfiprintf_r+0x158>
   843e2:	2b2e      	cmp	r3, #46	; 0x2e
   843e4:	d076      	beq.n	844d4 <_vfiprintf_r+0x1ee>
   843e6:	dc12      	bgt.n	8440e <_vfiprintf_r+0x128>
   843e8:	2b2a      	cmp	r3, #42	; 0x2a
   843ea:	d066      	beq.n	844ba <_vfiprintf_r+0x1d4>
   843ec:	dc08      	bgt.n	84400 <_vfiprintf_r+0x11a>
   843ee:	2b20      	cmp	r3, #32
   843f0:	d05f      	beq.n	844b2 <_vfiprintf_r+0x1cc>
   843f2:	2b23      	cmp	r3, #35	; 0x23
   843f4:	f040 8200 	bne.w	847f8 <_vfiprintf_r+0x512>
   843f8:	f047 0701 	orr.w	r7, r7, #1
   843fc:	9c02      	ldr	r4, [sp, #8]
   843fe:	e7ea      	b.n	843d6 <_vfiprintf_r+0xf0>
   84400:	2b2b      	cmp	r3, #43	; 0x2b
   84402:	d101      	bne.n	84408 <_vfiprintf_r+0x122>
   84404:	461a      	mov	r2, r3
   84406:	e7f9      	b.n	843fc <_vfiprintf_r+0x116>
   84408:	2b2d      	cmp	r3, #45	; 0x2d
   8440a:	d060      	beq.n	844ce <_vfiprintf_r+0x1e8>
   8440c:	e1f4      	b.n	847f8 <_vfiprintf_r+0x512>
   8440e:	2b39      	cmp	r3, #57	; 0x39
   84410:	dc07      	bgt.n	84422 <_vfiprintf_r+0x13c>
   84412:	2b31      	cmp	r3, #49	; 0x31
   84414:	da7f      	bge.n	84516 <_vfiprintf_r+0x230>
   84416:	2b30      	cmp	r3, #48	; 0x30
   84418:	f040 81ee 	bne.w	847f8 <_vfiprintf_r+0x512>
   8441c:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   84420:	e7ec      	b.n	843fc <_vfiprintf_r+0x116>
   84422:	2b4f      	cmp	r3, #79	; 0x4f
   84424:	f000 80e0 	beq.w	845e8 <_vfiprintf_r+0x302>
   84428:	2b55      	cmp	r3, #85	; 0x55
   8442a:	f000 8120 	beq.w	8466e <_vfiprintf_r+0x388>
   8442e:	2b44      	cmp	r3, #68	; 0x44
   84430:	f040 81e2 	bne.w	847f8 <_vfiprintf_r+0x512>
   84434:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   84438:	f047 0710 	orr.w	r7, r7, #16
   8443c:	e094      	b.n	84568 <_vfiprintf_r+0x282>
   8443e:	2b6e      	cmp	r3, #110	; 0x6e
   84440:	f000 80b6 	beq.w	845b0 <_vfiprintf_r+0x2ca>
   84444:	dc0d      	bgt.n	84462 <_vfiprintf_r+0x17c>
   84446:	2b68      	cmp	r3, #104	; 0x68
   84448:	d076      	beq.n	84538 <_vfiprintf_r+0x252>
   8444a:	dc05      	bgt.n	84458 <_vfiprintf_r+0x172>
   8444c:	2b63      	cmp	r3, #99	; 0x63
   8444e:	f000 8083 	beq.w	84558 <_vfiprintf_r+0x272>
   84452:	2b64      	cmp	r3, #100	; 0x64
   84454:	d026      	beq.n	844a4 <_vfiprintf_r+0x1be>
   84456:	e1cf      	b.n	847f8 <_vfiprintf_r+0x512>
   84458:	2b69      	cmp	r3, #105	; 0x69
   8445a:	d023      	beq.n	844a4 <_vfiprintf_r+0x1be>
   8445c:	2b6c      	cmp	r3, #108	; 0x6c
   8445e:	d06e      	beq.n	8453e <_vfiprintf_r+0x258>
   84460:	e1ca      	b.n	847f8 <_vfiprintf_r+0x512>
   84462:	2b71      	cmp	r3, #113	; 0x71
   84464:	d075      	beq.n	84552 <_vfiprintf_r+0x26c>
   84466:	dc13      	bgt.n	84490 <_vfiprintf_r+0x1aa>
   84468:	2b6f      	cmp	r3, #111	; 0x6f
   8446a:	f000 80bf 	beq.w	845ec <_vfiprintf_r+0x306>
   8446e:	2b70      	cmp	r3, #112	; 0x70
   84470:	f040 81c2 	bne.w	847f8 <_vfiprintf_r+0x512>
   84474:	2330      	movs	r3, #48	; 0x30
   84476:	48a0      	ldr	r0, [pc, #640]	; (846f8 <_vfiprintf_r+0x412>)
   84478:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
   8447c:	2378      	movs	r3, #120	; 0x78
   8447e:	6834      	ldr	r4, [r6, #0]
   84480:	2500      	movs	r5, #0
   84482:	f047 0702 	orr.w	r7, r7, #2
   84486:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
   8448a:	3604      	adds	r6, #4
   8448c:	900a      	str	r0, [sp, #40]	; 0x28
   8448e:	e12e      	b.n	846ee <_vfiprintf_r+0x408>
   84490:	2b75      	cmp	r3, #117	; 0x75
   84492:	f000 80ee 	beq.w	84672 <_vfiprintf_r+0x38c>
   84496:	2b78      	cmp	r3, #120	; 0x78
   84498:	f000 8103 	beq.w	846a2 <_vfiprintf_r+0x3bc>
   8449c:	2b73      	cmp	r3, #115	; 0x73
   8449e:	f040 81ab 	bne.w	847f8 <_vfiprintf_r+0x512>
   844a2:	e0bf      	b.n	84624 <_vfiprintf_r+0x33e>
   844a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   844a8:	e05e      	b.n	84568 <_vfiprintf_r+0x282>
   844aa:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   844ae:	4c93      	ldr	r4, [pc, #588]	; (846fc <_vfiprintf_r+0x416>)
   844b0:	e0fa      	b.n	846a8 <_vfiprintf_r+0x3c2>
   844b2:	2a00      	cmp	r2, #0
   844b4:	bf08      	it	eq
   844b6:	2220      	moveq	r2, #32
   844b8:	e7a0      	b.n	843fc <_vfiprintf_r+0x116>
   844ba:	1d33      	adds	r3, r6, #4
   844bc:	6836      	ldr	r6, [r6, #0]
   844be:	2e00      	cmp	r6, #0
   844c0:	9604      	str	r6, [sp, #16]
   844c2:	db01      	blt.n	844c8 <_vfiprintf_r+0x1e2>
   844c4:	461e      	mov	r6, r3
   844c6:	e799      	b.n	843fc <_vfiprintf_r+0x116>
   844c8:	4275      	negs	r5, r6
   844ca:	9504      	str	r5, [sp, #16]
   844cc:	461e      	mov	r6, r3
   844ce:	f047 0704 	orr.w	r7, r7, #4
   844d2:	e793      	b.n	843fc <_vfiprintf_r+0x116>
   844d4:	9c02      	ldr	r4, [sp, #8]
   844d6:	7823      	ldrb	r3, [r4, #0]
   844d8:	1c61      	adds	r1, r4, #1
   844da:	2b2a      	cmp	r3, #42	; 0x2a
   844dc:	d002      	beq.n	844e4 <_vfiprintf_r+0x1fe>
   844de:	f04f 0a00 	mov.w	sl, #0
   844e2:	e00a      	b.n	844fa <_vfiprintf_r+0x214>
   844e4:	f8d6 a000 	ldr.w	sl, [r6]
   844e8:	1d33      	adds	r3, r6, #4
   844ea:	f1ba 0f00 	cmp.w	sl, #0
   844ee:	461e      	mov	r6, r3
   844f0:	9102      	str	r1, [sp, #8]
   844f2:	da83      	bge.n	843fc <_vfiprintf_r+0x116>
   844f4:	f04f 3aff 	mov.w	sl, #4294967295
   844f8:	e780      	b.n	843fc <_vfiprintf_r+0x116>
   844fa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   844fe:	2809      	cmp	r0, #9
   84500:	d805      	bhi.n	8450e <_vfiprintf_r+0x228>
   84502:	230a      	movs	r3, #10
   84504:	fb03 0a0a 	mla	sl, r3, sl, r0
   84508:	f811 3b01 	ldrb.w	r3, [r1], #1
   8450c:	e7f5      	b.n	844fa <_vfiprintf_r+0x214>
   8450e:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
   84512:	9102      	str	r1, [sp, #8]
   84514:	e762      	b.n	843dc <_vfiprintf_r+0xf6>
   84516:	2500      	movs	r5, #0
   84518:	9504      	str	r5, [sp, #16]
   8451a:	9c04      	ldr	r4, [sp, #16]
   8451c:	3b30      	subs	r3, #48	; 0x30
   8451e:	210a      	movs	r1, #10
   84520:	fb01 3404 	mla	r4, r1, r4, r3
   84524:	9902      	ldr	r1, [sp, #8]
   84526:	9404      	str	r4, [sp, #16]
   84528:	f811 3b01 	ldrb.w	r3, [r1], #1
   8452c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   84530:	2809      	cmp	r0, #9
   84532:	d8ee      	bhi.n	84512 <_vfiprintf_r+0x22c>
   84534:	9102      	str	r1, [sp, #8]
   84536:	e7f0      	b.n	8451a <_vfiprintf_r+0x234>
   84538:	f047 0740 	orr.w	r7, r7, #64	; 0x40
   8453c:	e75e      	b.n	843fc <_vfiprintf_r+0x116>
   8453e:	9d02      	ldr	r5, [sp, #8]
   84540:	782b      	ldrb	r3, [r5, #0]
   84542:	2b6c      	cmp	r3, #108	; 0x6c
   84544:	d102      	bne.n	8454c <_vfiprintf_r+0x266>
   84546:	3501      	adds	r5, #1
   84548:	9502      	str	r5, [sp, #8]
   8454a:	e002      	b.n	84552 <_vfiprintf_r+0x26c>
   8454c:	f047 0710 	orr.w	r7, r7, #16
   84550:	e754      	b.n	843fc <_vfiprintf_r+0x116>
   84552:	f047 0720 	orr.w	r7, r7, #32
   84556:	e751      	b.n	843fc <_vfiprintf_r+0x116>
   84558:	6833      	ldr	r3, [r6, #0]
   8455a:	2500      	movs	r5, #0
   8455c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
   84560:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   84564:	3604      	adds	r6, #4
   84566:	e151      	b.n	8480c <_vfiprintf_r+0x526>
   84568:	06ba      	lsls	r2, r7, #26
   8456a:	d507      	bpl.n	8457c <_vfiprintf_r+0x296>
   8456c:	3607      	adds	r6, #7
   8456e:	f026 0307 	bic.w	r3, r6, #7
   84572:	f103 0608 	add.w	r6, r3, #8
   84576:	e9d3 4500 	ldrd	r4, r5, [r3]
   8457a:	e00d      	b.n	84598 <_vfiprintf_r+0x2b2>
   8457c:	f017 0f10 	tst.w	r7, #16
   84580:	f106 0304 	add.w	r3, r6, #4
   84584:	d001      	beq.n	8458a <_vfiprintf_r+0x2a4>
   84586:	6834      	ldr	r4, [r6, #0]
   84588:	e004      	b.n	84594 <_vfiprintf_r+0x2ae>
   8458a:	6834      	ldr	r4, [r6, #0]
   8458c:	f017 0f40 	tst.w	r7, #64	; 0x40
   84590:	bf18      	it	ne
   84592:	b224      	sxthne	r4, r4
   84594:	17e5      	asrs	r5, r4, #31
   84596:	461e      	mov	r6, r3
   84598:	2c00      	cmp	r4, #0
   8459a:	f175 0000 	sbcs.w	r0, r5, #0
   8459e:	f280 80af 	bge.w	84700 <_vfiprintf_r+0x41a>
   845a2:	232d      	movs	r3, #45	; 0x2d
   845a4:	4264      	negs	r4, r4
   845a6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   845aa:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   845ae:	e0a7      	b.n	84700 <_vfiprintf_r+0x41a>
   845b0:	f017 0f20 	tst.w	r7, #32
   845b4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   845b8:	f106 0104 	add.w	r1, r6, #4
   845bc:	d007      	beq.n	845ce <_vfiprintf_r+0x2e8>
   845be:	9c05      	ldr	r4, [sp, #20]
   845c0:	6830      	ldr	r0, [r6, #0]
   845c2:	17e5      	asrs	r5, r4, #31
   845c4:	4622      	mov	r2, r4
   845c6:	462b      	mov	r3, r5
   845c8:	e9c0 2300 	strd	r2, r3, [r0]
   845cc:	e00a      	b.n	845e4 <_vfiprintf_r+0x2fe>
   845ce:	06fb      	lsls	r3, r7, #27
   845d0:	d405      	bmi.n	845de <_vfiprintf_r+0x2f8>
   845d2:	067f      	lsls	r7, r7, #25
   845d4:	d503      	bpl.n	845de <_vfiprintf_r+0x2f8>
   845d6:	6833      	ldr	r3, [r6, #0]
   845d8:	9c05      	ldr	r4, [sp, #20]
   845da:	801c      	strh	r4, [r3, #0]
   845dc:	e002      	b.n	845e4 <_vfiprintf_r+0x2fe>
   845de:	6833      	ldr	r3, [r6, #0]
   845e0:	9d05      	ldr	r5, [sp, #20]
   845e2:	601d      	str	r5, [r3, #0]
   845e4:	460e      	mov	r6, r1
   845e6:	e6c3      	b.n	84370 <_vfiprintf_r+0x8a>
   845e8:	f047 0710 	orr.w	r7, r7, #16
   845ec:	f017 0320 	ands.w	r3, r7, #32
   845f0:	d008      	beq.n	84604 <_vfiprintf_r+0x31e>
   845f2:	3607      	adds	r6, #7
   845f4:	f026 0307 	bic.w	r3, r6, #7
   845f8:	f103 0608 	add.w	r6, r3, #8
   845fc:	e9d3 4500 	ldrd	r4, r5, [r3]
   84600:	2300      	movs	r3, #0
   84602:	e075      	b.n	846f0 <_vfiprintf_r+0x40a>
   84604:	f017 0110 	ands.w	r1, r7, #16
   84608:	f106 0204 	add.w	r2, r6, #4
   8460c:	d106      	bne.n	8461c <_vfiprintf_r+0x336>
   8460e:	f017 0340 	ands.w	r3, r7, #64	; 0x40
   84612:	d003      	beq.n	8461c <_vfiprintf_r+0x336>
   84614:	8834      	ldrh	r4, [r6, #0]
   84616:	2500      	movs	r5, #0
   84618:	4616      	mov	r6, r2
   8461a:	e7f1      	b.n	84600 <_vfiprintf_r+0x31a>
   8461c:	6834      	ldr	r4, [r6, #0]
   8461e:	2500      	movs	r5, #0
   84620:	4616      	mov	r6, r2
   84622:	e065      	b.n	846f0 <_vfiprintf_r+0x40a>
   84624:	f8d6 9000 	ldr.w	r9, [r6]
   84628:	2300      	movs	r3, #0
   8462a:	459a      	cmp	sl, r3
   8462c:	f106 0604 	add.w	r6, r6, #4
   84630:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   84634:	4648      	mov	r0, r9
   84636:	db11      	blt.n	8465c <_vfiprintf_r+0x376>
   84638:	4619      	mov	r1, r3
   8463a:	4652      	mov	r2, sl
   8463c:	f8cd c004 	str.w	ip, [sp, #4]
   84640:	f002 fa96 	bl	86b70 <memchr>
   84644:	f8dd c004 	ldr.w	ip, [sp, #4]
   84648:	2800      	cmp	r0, #0
   8464a:	f000 80e4 	beq.w	84816 <_vfiprintf_r+0x530>
   8464e:	ebc9 0000 	rsb	r0, r9, r0
   84652:	4550      	cmp	r0, sl
   84654:	bfb8      	it	lt
   84656:	4682      	movlt	sl, r0
   84658:	2500      	movs	r5, #0
   8465a:	e0dd      	b.n	84818 <_vfiprintf_r+0x532>
   8465c:	f8cd c004 	str.w	ip, [sp, #4]
   84660:	f7fe ff6a 	bl	83538 <strlen>
   84664:	2500      	movs	r5, #0
   84666:	4682      	mov	sl, r0
   84668:	f8dd c004 	ldr.w	ip, [sp, #4]
   8466c:	e0d4      	b.n	84818 <_vfiprintf_r+0x532>
   8466e:	f047 0710 	orr.w	r7, r7, #16
   84672:	06bd      	lsls	r5, r7, #26
   84674:	d507      	bpl.n	84686 <_vfiprintf_r+0x3a0>
   84676:	3607      	adds	r6, #7
   84678:	f026 0307 	bic.w	r3, r6, #7
   8467c:	f103 0608 	add.w	r6, r3, #8
   84680:	e9d3 4500 	ldrd	r4, r5, [r3]
   84684:	e00b      	b.n	8469e <_vfiprintf_r+0x3b8>
   84686:	f017 0f10 	tst.w	r7, #16
   8468a:	f106 0304 	add.w	r3, r6, #4
   8468e:	d103      	bne.n	84698 <_vfiprintf_r+0x3b2>
   84690:	067c      	lsls	r4, r7, #25
   84692:	d501      	bpl.n	84698 <_vfiprintf_r+0x3b2>
   84694:	8834      	ldrh	r4, [r6, #0]
   84696:	e000      	b.n	8469a <_vfiprintf_r+0x3b4>
   84698:	6834      	ldr	r4, [r6, #0]
   8469a:	2500      	movs	r5, #0
   8469c:	461e      	mov	r6, r3
   8469e:	2301      	movs	r3, #1
   846a0:	e026      	b.n	846f0 <_vfiprintf_r+0x40a>
   846a2:	4c15      	ldr	r4, [pc, #84]	; (846f8 <_vfiprintf_r+0x412>)
   846a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   846a8:	06b8      	lsls	r0, r7, #26
   846aa:	940a      	str	r4, [sp, #40]	; 0x28
   846ac:	d507      	bpl.n	846be <_vfiprintf_r+0x3d8>
   846ae:	3607      	adds	r6, #7
   846b0:	f026 0207 	bic.w	r2, r6, #7
   846b4:	f102 0608 	add.w	r6, r2, #8
   846b8:	e9d2 4500 	ldrd	r4, r5, [r2]
   846bc:	e00b      	b.n	846d6 <_vfiprintf_r+0x3f0>
   846be:	f017 0f10 	tst.w	r7, #16
   846c2:	f106 0204 	add.w	r2, r6, #4
   846c6:	d103      	bne.n	846d0 <_vfiprintf_r+0x3ea>
   846c8:	0679      	lsls	r1, r7, #25
   846ca:	d501      	bpl.n	846d0 <_vfiprintf_r+0x3ea>
   846cc:	8834      	ldrh	r4, [r6, #0]
   846ce:	e000      	b.n	846d2 <_vfiprintf_r+0x3ec>
   846d0:	6834      	ldr	r4, [r6, #0]
   846d2:	2500      	movs	r5, #0
   846d4:	4616      	mov	r6, r2
   846d6:	07fa      	lsls	r2, r7, #31
   846d8:	d509      	bpl.n	846ee <_vfiprintf_r+0x408>
   846da:	ea54 0005 	orrs.w	r0, r4, r5
   846de:	d006      	beq.n	846ee <_vfiprintf_r+0x408>
   846e0:	2230      	movs	r2, #48	; 0x30
   846e2:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   846e6:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
   846ea:	f047 0702 	orr.w	r7, r7, #2
   846ee:	2302      	movs	r3, #2
   846f0:	2200      	movs	r2, #0
   846f2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   846f6:	e004      	b.n	84702 <_vfiprintf_r+0x41c>
   846f8:	00088bcd 	.word	0x00088bcd
   846fc:	00088bbc 	.word	0x00088bbc
   84700:	2301      	movs	r3, #1
   84702:	f1ba 0f00 	cmp.w	sl, #0
   84706:	bfa8      	it	ge
   84708:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
   8470c:	ea54 0105 	orrs.w	r1, r4, r5
   84710:	d102      	bne.n	84718 <_vfiprintf_r+0x432>
   84712:	f1ba 0f00 	cmp.w	sl, #0
   84716:	d05e      	beq.n	847d6 <_vfiprintf_r+0x4f0>
   84718:	2b01      	cmp	r3, #1
   8471a:	d01f      	beq.n	8475c <_vfiprintf_r+0x476>
   8471c:	2b02      	cmp	r3, #2
   8471e:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
   84722:	d045      	beq.n	847b0 <_vfiprintf_r+0x4ca>
   84724:	08e0      	lsrs	r0, r4, #3
   84726:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
   8472a:	08e8      	lsrs	r0, r5, #3
   8472c:	f004 0207 	and.w	r2, r4, #7
   84730:	9106      	str	r1, [sp, #24]
   84732:	9007      	str	r0, [sp, #28]
   84734:	3230      	adds	r2, #48	; 0x30
   84736:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
   8473a:	ea54 0105 	orrs.w	r1, r4, r5
   8473e:	4699      	mov	r9, r3
   84740:	701a      	strb	r2, [r3, #0]
   84742:	f103 33ff 	add.w	r3, r3, #4294967295
   84746:	d1ed      	bne.n	84724 <_vfiprintf_r+0x43e>
   84748:	07f8      	lsls	r0, r7, #31
   8474a:	4649      	mov	r1, r9
   8474c:	d54e      	bpl.n	847ec <_vfiprintf_r+0x506>
   8474e:	2a30      	cmp	r2, #48	; 0x30
   84750:	d04c      	beq.n	847ec <_vfiprintf_r+0x506>
   84752:	4699      	mov	r9, r3
   84754:	2330      	movs	r3, #48	; 0x30
   84756:	f801 3c01 	strb.w	r3, [r1, #-1]
   8475a:	e047      	b.n	847ec <_vfiprintf_r+0x506>
   8475c:	2d00      	cmp	r5, #0
   8475e:	bf08      	it	eq
   84760:	2c0a      	cmpeq	r4, #10
   84762:	d205      	bcs.n	84770 <_vfiprintf_r+0x48a>
   84764:	3430      	adds	r4, #48	; 0x30
   84766:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
   8476a:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
   8476e:	e03d      	b.n	847ec <_vfiprintf_r+0x506>
   84770:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
   84774:	9203      	str	r2, [sp, #12]
   84776:	4620      	mov	r0, r4
   84778:	4629      	mov	r1, r5
   8477a:	220a      	movs	r2, #10
   8477c:	2300      	movs	r3, #0
   8477e:	f8cd c004 	str.w	ip, [sp, #4]
   84782:	f003 fe95 	bl	884b0 <__aeabi_uldivmod>
   84786:	9b03      	ldr	r3, [sp, #12]
   84788:	3230      	adds	r2, #48	; 0x30
   8478a:	f803 2901 	strb.w	r2, [r3], #-1
   8478e:	4620      	mov	r0, r4
   84790:	4629      	mov	r1, r5
   84792:	f8dd 900c 	ldr.w	r9, [sp, #12]
   84796:	220a      	movs	r2, #10
   84798:	9303      	str	r3, [sp, #12]
   8479a:	2300      	movs	r3, #0
   8479c:	f003 fe88 	bl	884b0 <__aeabi_uldivmod>
   847a0:	4604      	mov	r4, r0
   847a2:	460d      	mov	r5, r1
   847a4:	ea54 0005 	orrs.w	r0, r4, r5
   847a8:	f8dd c004 	ldr.w	ip, [sp, #4]
   847ac:	d1e3      	bne.n	84776 <_vfiprintf_r+0x490>
   847ae:	e01d      	b.n	847ec <_vfiprintf_r+0x506>
   847b0:	990a      	ldr	r1, [sp, #40]	; 0x28
   847b2:	f004 020f 	and.w	r2, r4, #15
   847b6:	5c8a      	ldrb	r2, [r1, r2]
   847b8:	4699      	mov	r9, r3
   847ba:	f803 2901 	strb.w	r2, [r3], #-1
   847be:	0922      	lsrs	r2, r4, #4
   847c0:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
   847c4:	0929      	lsrs	r1, r5, #4
   847c6:	9008      	str	r0, [sp, #32]
   847c8:	9109      	str	r1, [sp, #36]	; 0x24
   847ca:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
   847ce:	ea54 0205 	orrs.w	r2, r4, r5
   847d2:	d1ed      	bne.n	847b0 <_vfiprintf_r+0x4ca>
   847d4:	e00a      	b.n	847ec <_vfiprintf_r+0x506>
   847d6:	b93b      	cbnz	r3, 847e8 <_vfiprintf_r+0x502>
   847d8:	07f9      	lsls	r1, r7, #31
   847da:	d505      	bpl.n	847e8 <_vfiprintf_r+0x502>
   847dc:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
   847e0:	2330      	movs	r3, #48	; 0x30
   847e2:	f809 3d41 	strb.w	r3, [r9, #-65]!
   847e6:	e001      	b.n	847ec <_vfiprintf_r+0x506>
   847e8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
   847ec:	4655      	mov	r5, sl
   847ee:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   847f2:	ebc9 0a0a 	rsb	sl, r9, sl
   847f6:	e00f      	b.n	84818 <_vfiprintf_r+0x532>
   847f8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   847fc:	2b00      	cmp	r3, #0
   847fe:	f000 8171 	beq.w	84ae4 <_vfiprintf_r+0x7fe>
   84802:	2500      	movs	r5, #0
   84804:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
   84808:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   8480c:	f04f 0a01 	mov.w	sl, #1
   84810:	f10d 0948 	add.w	r9, sp, #72	; 0x48
   84814:	e000      	b.n	84818 <_vfiprintf_r+0x532>
   84816:	4605      	mov	r5, r0
   84818:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   8481c:	45aa      	cmp	sl, r5
   8481e:	bfac      	ite	ge
   84820:	4654      	movge	r4, sl
   84822:	462c      	movlt	r4, r5
   84824:	b103      	cbz	r3, 84828 <_vfiprintf_r+0x542>
   84826:	3401      	adds	r4, #1
   84828:	f017 0302 	ands.w	r3, r7, #2
   8482c:	9303      	str	r3, [sp, #12]
   8482e:	bf18      	it	ne
   84830:	3402      	addne	r4, #2
   84832:	f017 0384 	ands.w	r3, r7, #132	; 0x84
   84836:	930b      	str	r3, [sp, #44]	; 0x2c
   84838:	d13b      	bne.n	848b2 <_vfiprintf_r+0x5cc>
   8483a:	9804      	ldr	r0, [sp, #16]
   8483c:	1b03      	subs	r3, r0, r4
   8483e:	2b00      	cmp	r3, #0
   84840:	dd37      	ble.n	848b2 <_vfiprintf_r+0x5cc>
   84842:	4aa6      	ldr	r2, [pc, #664]	; (84adc <_vfiprintf_r+0x7f6>)
   84844:	2b10      	cmp	r3, #16
   84846:	f8cc 2000 	str.w	r2, [ip]
   8484a:	dd1b      	ble.n	84884 <_vfiprintf_r+0x59e>
   8484c:	2210      	movs	r2, #16
   8484e:	f8cc 2004 	str.w	r2, [ip, #4]
   84852:	9a11      	ldr	r2, [sp, #68]	; 0x44
   84854:	3210      	adds	r2, #16
   84856:	9211      	str	r2, [sp, #68]	; 0x44
   84858:	9a10      	ldr	r2, [sp, #64]	; 0x40
   8485a:	3201      	adds	r2, #1
   8485c:	2a07      	cmp	r2, #7
   8485e:	9210      	str	r2, [sp, #64]	; 0x40
   84860:	dc02      	bgt.n	84868 <_vfiprintf_r+0x582>
   84862:	f10c 0c08 	add.w	ip, ip, #8
   84866:	e00b      	b.n	84880 <_vfiprintf_r+0x59a>
   84868:	4658      	mov	r0, fp
   8486a:	4641      	mov	r1, r8
   8486c:	aa0f      	add	r2, sp, #60	; 0x3c
   8486e:	9301      	str	r3, [sp, #4]
   84870:	f7ff fd06 	bl	84280 <__sprint_r>
   84874:	9b01      	ldr	r3, [sp, #4]
   84876:	2800      	cmp	r0, #0
   84878:	f040 813b 	bne.w	84af2 <_vfiprintf_r+0x80c>
   8487c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   84880:	3b10      	subs	r3, #16
   84882:	e7de      	b.n	84842 <_vfiprintf_r+0x55c>
   84884:	9a11      	ldr	r2, [sp, #68]	; 0x44
   84886:	f8cc 3004 	str.w	r3, [ip, #4]
   8488a:	4413      	add	r3, r2
   8488c:	9311      	str	r3, [sp, #68]	; 0x44
   8488e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84890:	3301      	adds	r3, #1
   84892:	2b07      	cmp	r3, #7
   84894:	9310      	str	r3, [sp, #64]	; 0x40
   84896:	dc02      	bgt.n	8489e <_vfiprintf_r+0x5b8>
   84898:	f10c 0c08 	add.w	ip, ip, #8
   8489c:	e009      	b.n	848b2 <_vfiprintf_r+0x5cc>
   8489e:	4658      	mov	r0, fp
   848a0:	4641      	mov	r1, r8
   848a2:	aa0f      	add	r2, sp, #60	; 0x3c
   848a4:	f7ff fcec 	bl	84280 <__sprint_r>
   848a8:	2800      	cmp	r0, #0
   848aa:	f040 8122 	bne.w	84af2 <_vfiprintf_r+0x80c>
   848ae:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   848b2:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
   848b6:	b1db      	cbz	r3, 848f0 <_vfiprintf_r+0x60a>
   848b8:	f10d 0337 	add.w	r3, sp, #55	; 0x37
   848bc:	f8cc 3000 	str.w	r3, [ip]
   848c0:	2301      	movs	r3, #1
   848c2:	f8cc 3004 	str.w	r3, [ip, #4]
   848c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
   848c8:	3301      	adds	r3, #1
   848ca:	9311      	str	r3, [sp, #68]	; 0x44
   848cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
   848ce:	3301      	adds	r3, #1
   848d0:	2b07      	cmp	r3, #7
   848d2:	9310      	str	r3, [sp, #64]	; 0x40
   848d4:	dc02      	bgt.n	848dc <_vfiprintf_r+0x5f6>
   848d6:	f10c 0c08 	add.w	ip, ip, #8
   848da:	e009      	b.n	848f0 <_vfiprintf_r+0x60a>
   848dc:	4658      	mov	r0, fp
   848de:	4641      	mov	r1, r8
   848e0:	aa0f      	add	r2, sp, #60	; 0x3c
   848e2:	f7ff fccd 	bl	84280 <__sprint_r>
   848e6:	2800      	cmp	r0, #0
   848e8:	f040 8103 	bne.w	84af2 <_vfiprintf_r+0x80c>
   848ec:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   848f0:	9b03      	ldr	r3, [sp, #12]
   848f2:	b1d3      	cbz	r3, 8492a <_vfiprintf_r+0x644>
   848f4:	ab0e      	add	r3, sp, #56	; 0x38
   848f6:	f8cc 3000 	str.w	r3, [ip]
   848fa:	2302      	movs	r3, #2
   848fc:	f8cc 3004 	str.w	r3, [ip, #4]
   84900:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84902:	3302      	adds	r3, #2
   84904:	9311      	str	r3, [sp, #68]	; 0x44
   84906:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84908:	3301      	adds	r3, #1
   8490a:	2b07      	cmp	r3, #7
   8490c:	9310      	str	r3, [sp, #64]	; 0x40
   8490e:	dc02      	bgt.n	84916 <_vfiprintf_r+0x630>
   84910:	f10c 0c08 	add.w	ip, ip, #8
   84914:	e009      	b.n	8492a <_vfiprintf_r+0x644>
   84916:	4658      	mov	r0, fp
   84918:	4641      	mov	r1, r8
   8491a:	aa0f      	add	r2, sp, #60	; 0x3c
   8491c:	f7ff fcb0 	bl	84280 <__sprint_r>
   84920:	2800      	cmp	r0, #0
   84922:	f040 80e6 	bne.w	84af2 <_vfiprintf_r+0x80c>
   84926:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   8492a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8492c:	2b80      	cmp	r3, #128	; 0x80
   8492e:	d13f      	bne.n	849b0 <_vfiprintf_r+0x6ca>
   84930:	9b04      	ldr	r3, [sp, #16]
   84932:	1b1b      	subs	r3, r3, r4
   84934:	2b00      	cmp	r3, #0
   84936:	9303      	str	r3, [sp, #12]
   84938:	dd3a      	ble.n	849b0 <_vfiprintf_r+0x6ca>
   8493a:	9b03      	ldr	r3, [sp, #12]
   8493c:	2b10      	cmp	r3, #16
   8493e:	4b68      	ldr	r3, [pc, #416]	; (84ae0 <_vfiprintf_r+0x7fa>)
   84940:	f8cc 3000 	str.w	r3, [ip]
   84944:	dd1b      	ble.n	8497e <_vfiprintf_r+0x698>
   84946:	2310      	movs	r3, #16
   84948:	f8cc 3004 	str.w	r3, [ip, #4]
   8494c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8494e:	3310      	adds	r3, #16
   84950:	9311      	str	r3, [sp, #68]	; 0x44
   84952:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84954:	3301      	adds	r3, #1
   84956:	2b07      	cmp	r3, #7
   84958:	9310      	str	r3, [sp, #64]	; 0x40
   8495a:	dc02      	bgt.n	84962 <_vfiprintf_r+0x67c>
   8495c:	f10c 0c08 	add.w	ip, ip, #8
   84960:	e009      	b.n	84976 <_vfiprintf_r+0x690>
   84962:	4658      	mov	r0, fp
   84964:	4641      	mov	r1, r8
   84966:	aa0f      	add	r2, sp, #60	; 0x3c
   84968:	f7ff fc8a 	bl	84280 <__sprint_r>
   8496c:	2800      	cmp	r0, #0
   8496e:	f040 80c0 	bne.w	84af2 <_vfiprintf_r+0x80c>
   84972:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   84976:	9b03      	ldr	r3, [sp, #12]
   84978:	3b10      	subs	r3, #16
   8497a:	9303      	str	r3, [sp, #12]
   8497c:	e7dd      	b.n	8493a <_vfiprintf_r+0x654>
   8497e:	9b03      	ldr	r3, [sp, #12]
   84980:	9803      	ldr	r0, [sp, #12]
   84982:	f8cc 3004 	str.w	r3, [ip, #4]
   84986:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84988:	4403      	add	r3, r0
   8498a:	9311      	str	r3, [sp, #68]	; 0x44
   8498c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   8498e:	3301      	adds	r3, #1
   84990:	2b07      	cmp	r3, #7
   84992:	9310      	str	r3, [sp, #64]	; 0x40
   84994:	dc02      	bgt.n	8499c <_vfiprintf_r+0x6b6>
   84996:	f10c 0c08 	add.w	ip, ip, #8
   8499a:	e009      	b.n	849b0 <_vfiprintf_r+0x6ca>
   8499c:	4658      	mov	r0, fp
   8499e:	4641      	mov	r1, r8
   849a0:	aa0f      	add	r2, sp, #60	; 0x3c
   849a2:	f7ff fc6d 	bl	84280 <__sprint_r>
   849a6:	2800      	cmp	r0, #0
   849a8:	f040 80a3 	bne.w	84af2 <_vfiprintf_r+0x80c>
   849ac:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   849b0:	ebca 0505 	rsb	r5, sl, r5
   849b4:	2d00      	cmp	r5, #0
   849b6:	dd34      	ble.n	84a22 <_vfiprintf_r+0x73c>
   849b8:	4b49      	ldr	r3, [pc, #292]	; (84ae0 <_vfiprintf_r+0x7fa>)
   849ba:	2d10      	cmp	r5, #16
   849bc:	f8cc 3000 	str.w	r3, [ip]
   849c0:	dd19      	ble.n	849f6 <_vfiprintf_r+0x710>
   849c2:	2310      	movs	r3, #16
   849c4:	f8cc 3004 	str.w	r3, [ip, #4]
   849c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   849ca:	3310      	adds	r3, #16
   849cc:	9311      	str	r3, [sp, #68]	; 0x44
   849ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
   849d0:	3301      	adds	r3, #1
   849d2:	2b07      	cmp	r3, #7
   849d4:	9310      	str	r3, [sp, #64]	; 0x40
   849d6:	dc02      	bgt.n	849de <_vfiprintf_r+0x6f8>
   849d8:	f10c 0c08 	add.w	ip, ip, #8
   849dc:	e009      	b.n	849f2 <_vfiprintf_r+0x70c>
   849de:	4658      	mov	r0, fp
   849e0:	4641      	mov	r1, r8
   849e2:	aa0f      	add	r2, sp, #60	; 0x3c
   849e4:	f7ff fc4c 	bl	84280 <__sprint_r>
   849e8:	2800      	cmp	r0, #0
   849ea:	f040 8082 	bne.w	84af2 <_vfiprintf_r+0x80c>
   849ee:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   849f2:	3d10      	subs	r5, #16
   849f4:	e7e0      	b.n	849b8 <_vfiprintf_r+0x6d2>
   849f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
   849f8:	f8cc 5004 	str.w	r5, [ip, #4]
   849fc:	441d      	add	r5, r3
   849fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84a00:	9511      	str	r5, [sp, #68]	; 0x44
   84a02:	3301      	adds	r3, #1
   84a04:	2b07      	cmp	r3, #7
   84a06:	9310      	str	r3, [sp, #64]	; 0x40
   84a08:	dc02      	bgt.n	84a10 <_vfiprintf_r+0x72a>
   84a0a:	f10c 0c08 	add.w	ip, ip, #8
   84a0e:	e008      	b.n	84a22 <_vfiprintf_r+0x73c>
   84a10:	4658      	mov	r0, fp
   84a12:	4641      	mov	r1, r8
   84a14:	aa0f      	add	r2, sp, #60	; 0x3c
   84a16:	f7ff fc33 	bl	84280 <__sprint_r>
   84a1a:	2800      	cmp	r0, #0
   84a1c:	d169      	bne.n	84af2 <_vfiprintf_r+0x80c>
   84a1e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   84a22:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84a24:	e88c 0600 	stmia.w	ip, {r9, sl}
   84a28:	4453      	add	r3, sl
   84a2a:	9311      	str	r3, [sp, #68]	; 0x44
   84a2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84a2e:	3301      	adds	r3, #1
   84a30:	2b07      	cmp	r3, #7
   84a32:	9310      	str	r3, [sp, #64]	; 0x40
   84a34:	dc02      	bgt.n	84a3c <_vfiprintf_r+0x756>
   84a36:	f10c 0308 	add.w	r3, ip, #8
   84a3a:	e007      	b.n	84a4c <_vfiprintf_r+0x766>
   84a3c:	4658      	mov	r0, fp
   84a3e:	4641      	mov	r1, r8
   84a40:	aa0f      	add	r2, sp, #60	; 0x3c
   84a42:	f7ff fc1d 	bl	84280 <__sprint_r>
   84a46:	2800      	cmp	r0, #0
   84a48:	d153      	bne.n	84af2 <_vfiprintf_r+0x80c>
   84a4a:	ab1c      	add	r3, sp, #112	; 0x70
   84a4c:	077a      	lsls	r2, r7, #29
   84a4e:	d40a      	bmi.n	84a66 <_vfiprintf_r+0x780>
   84a50:	9d05      	ldr	r5, [sp, #20]
   84a52:	9804      	ldr	r0, [sp, #16]
   84a54:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84a56:	4284      	cmp	r4, r0
   84a58:	bfac      	ite	ge
   84a5a:	192d      	addge	r5, r5, r4
   84a5c:	182d      	addlt	r5, r5, r0
   84a5e:	9505      	str	r5, [sp, #20]
   84a60:	2b00      	cmp	r3, #0
   84a62:	d035      	beq.n	84ad0 <_vfiprintf_r+0x7ea>
   84a64:	e02e      	b.n	84ac4 <_vfiprintf_r+0x7de>
   84a66:	9904      	ldr	r1, [sp, #16]
   84a68:	1b0d      	subs	r5, r1, r4
   84a6a:	2d00      	cmp	r5, #0
   84a6c:	ddf0      	ble.n	84a50 <_vfiprintf_r+0x76a>
   84a6e:	4a1b      	ldr	r2, [pc, #108]	; (84adc <_vfiprintf_r+0x7f6>)
   84a70:	2d10      	cmp	r5, #16
   84a72:	601a      	str	r2, [r3, #0]
   84a74:	dd15      	ble.n	84aa2 <_vfiprintf_r+0x7bc>
   84a76:	2210      	movs	r2, #16
   84a78:	605a      	str	r2, [r3, #4]
   84a7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   84a7c:	3210      	adds	r2, #16
   84a7e:	9211      	str	r2, [sp, #68]	; 0x44
   84a80:	9a10      	ldr	r2, [sp, #64]	; 0x40
   84a82:	3201      	adds	r2, #1
   84a84:	2a07      	cmp	r2, #7
   84a86:	9210      	str	r2, [sp, #64]	; 0x40
   84a88:	dc01      	bgt.n	84a8e <_vfiprintf_r+0x7a8>
   84a8a:	3308      	adds	r3, #8
   84a8c:	e007      	b.n	84a9e <_vfiprintf_r+0x7b8>
   84a8e:	4658      	mov	r0, fp
   84a90:	4641      	mov	r1, r8
   84a92:	aa0f      	add	r2, sp, #60	; 0x3c
   84a94:	f7ff fbf4 	bl	84280 <__sprint_r>
   84a98:	2800      	cmp	r0, #0
   84a9a:	d12a      	bne.n	84af2 <_vfiprintf_r+0x80c>
   84a9c:	ab1c      	add	r3, sp, #112	; 0x70
   84a9e:	3d10      	subs	r5, #16
   84aa0:	e7e5      	b.n	84a6e <_vfiprintf_r+0x788>
   84aa2:	605d      	str	r5, [r3, #4]
   84aa4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84aa6:	441d      	add	r5, r3
   84aa8:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84aaa:	9511      	str	r5, [sp, #68]	; 0x44
   84aac:	3301      	adds	r3, #1
   84aae:	2b07      	cmp	r3, #7
   84ab0:	9310      	str	r3, [sp, #64]	; 0x40
   84ab2:	ddcd      	ble.n	84a50 <_vfiprintf_r+0x76a>
   84ab4:	4658      	mov	r0, fp
   84ab6:	4641      	mov	r1, r8
   84ab8:	aa0f      	add	r2, sp, #60	; 0x3c
   84aba:	f7ff fbe1 	bl	84280 <__sprint_r>
   84abe:	2800      	cmp	r0, #0
   84ac0:	d0c6      	beq.n	84a50 <_vfiprintf_r+0x76a>
   84ac2:	e016      	b.n	84af2 <_vfiprintf_r+0x80c>
   84ac4:	4658      	mov	r0, fp
   84ac6:	4641      	mov	r1, r8
   84ac8:	aa0f      	add	r2, sp, #60	; 0x3c
   84aca:	f7ff fbd9 	bl	84280 <__sprint_r>
   84ace:	b980      	cbnz	r0, 84af2 <_vfiprintf_r+0x80c>
   84ad0:	2300      	movs	r3, #0
   84ad2:	9310      	str	r3, [sp, #64]	; 0x40
   84ad4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
   84ad8:	e44a      	b.n	84370 <_vfiprintf_r+0x8a>
   84ada:	bf00      	nop
   84adc:	00088b9c 	.word	0x00088b9c
   84ae0:	00088bac 	.word	0x00088bac
   84ae4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84ae6:	b123      	cbz	r3, 84af2 <_vfiprintf_r+0x80c>
   84ae8:	4658      	mov	r0, fp
   84aea:	4641      	mov	r1, r8
   84aec:	aa0f      	add	r2, sp, #60	; 0x3c
   84aee:	f7ff fbc7 	bl	84280 <__sprint_r>
   84af2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   84af6:	065b      	lsls	r3, r3, #25
   84af8:	f53f ac24 	bmi.w	84344 <_vfiprintf_r+0x5e>
   84afc:	9805      	ldr	r0, [sp, #20]
   84afe:	b02d      	add	sp, #180	; 0xb4
   84b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00084b04 <vfiprintf>:
   84b04:	b530      	push	{r4, r5, lr}
   84b06:	4613      	mov	r3, r2
   84b08:	4a04      	ldr	r2, [pc, #16]	; (84b1c <vfiprintf+0x18>)
   84b0a:	4605      	mov	r5, r0
   84b0c:	460c      	mov	r4, r1
   84b0e:	6810      	ldr	r0, [r2, #0]
   84b10:	4629      	mov	r1, r5
   84b12:	4622      	mov	r2, r4
   84b14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   84b18:	f7ff bbe5 	b.w	842e6 <_vfiprintf_r>
   84b1c:	20070010 	.word	0x20070010

00084b20 <__sbprintf>:
   84b20:	b570      	push	{r4, r5, r6, lr}
   84b22:	460c      	mov	r4, r1
   84b24:	8989      	ldrh	r1, [r1, #12]
   84b26:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   84b2a:	f021 0102 	bic.w	r1, r1, #2
   84b2e:	f8ad 100c 	strh.w	r1, [sp, #12]
   84b32:	6e61      	ldr	r1, [r4, #100]	; 0x64
   84b34:	4606      	mov	r6, r0
   84b36:	9119      	str	r1, [sp, #100]	; 0x64
   84b38:	89e1      	ldrh	r1, [r4, #14]
   84b3a:	f8ad 100e 	strh.w	r1, [sp, #14]
   84b3e:	69e1      	ldr	r1, [r4, #28]
   84b40:	9107      	str	r1, [sp, #28]
   84b42:	6a61      	ldr	r1, [r4, #36]	; 0x24
   84b44:	9109      	str	r1, [sp, #36]	; 0x24
   84b46:	a91a      	add	r1, sp, #104	; 0x68
   84b48:	9100      	str	r1, [sp, #0]
   84b4a:	9104      	str	r1, [sp, #16]
   84b4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
   84b50:	9102      	str	r1, [sp, #8]
   84b52:	9105      	str	r1, [sp, #20]
   84b54:	2100      	movs	r1, #0
   84b56:	9106      	str	r1, [sp, #24]
   84b58:	4669      	mov	r1, sp
   84b5a:	f7ff fbc4 	bl	842e6 <_vfiprintf_r>
   84b5e:	1e05      	subs	r5, r0, #0
   84b60:	db07      	blt.n	84b72 <__sbprintf+0x52>
   84b62:	4630      	mov	r0, r6
   84b64:	4669      	mov	r1, sp
   84b66:	f000 fd50 	bl	8560a <_fflush_r>
   84b6a:	2800      	cmp	r0, #0
   84b6c:	bf18      	it	ne
   84b6e:	f04f 35ff 	movne.w	r5, #4294967295
   84b72:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   84b76:	065b      	lsls	r3, r3, #25
   84b78:	d503      	bpl.n	84b82 <__sbprintf+0x62>
   84b7a:	89a3      	ldrh	r3, [r4, #12]
   84b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84b80:	81a3      	strh	r3, [r4, #12]
   84b82:	4628      	mov	r0, r5
   84b84:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   84b88:	bd70      	pop	{r4, r5, r6, pc}
   84b8a:	bf00      	nop

00084b8c <__svfiscanf_r>:
   84b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84b90:	461d      	mov	r5, r3
   84b92:	898b      	ldrh	r3, [r1, #12]
   84b94:	b0d7      	sub	sp, #348	; 0x15c
   84b96:	049e      	lsls	r6, r3, #18
   84b98:	4681      	mov	r9, r0
   84b9a:	460c      	mov	r4, r1
   84b9c:	9206      	str	r2, [sp, #24]
   84b9e:	d406      	bmi.n	84bae <__svfiscanf_r+0x22>
   84ba0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84ba4:	818b      	strh	r3, [r1, #12]
   84ba6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   84ba8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   84bac:	664b      	str	r3, [r1, #100]	; 0x64
   84bae:	2600      	movs	r6, #0
   84bb0:	9605      	str	r6, [sp, #20]
   84bb2:	46b0      	mov	r8, r6
   84bb4:	4637      	mov	r7, r6
   84bb6:	9604      	str	r6, [sp, #16]
   84bb8:	9e06      	ldr	r6, [sp, #24]
   84bba:	f816 3b01 	ldrb.w	r3, [r6], #1
   84bbe:	9606      	str	r6, [sp, #24]
   84bc0:	9309      	str	r3, [sp, #36]	; 0x24
   84bc2:	2b00      	cmp	r3, #0
   84bc4:	f000 83a6 	beq.w	85314 <__svfiscanf_r+0x788>
   84bc8:	4e9d      	ldr	r6, [pc, #628]	; (84e40 <__svfiscanf_r+0x2b4>)
   84bca:	6831      	ldr	r1, [r6, #0]
   84bcc:	18ca      	adds	r2, r1, r3
   84bce:	7852      	ldrb	r2, [r2, #1]
   84bd0:	f002 0208 	and.w	r2, r2, #8
   84bd4:	f002 0bff 	and.w	fp, r2, #255	; 0xff
   84bd8:	b1ba      	cbz	r2, 84c0a <__svfiscanf_r+0x7e>
   84bda:	6863      	ldr	r3, [r4, #4]
   84bdc:	2b00      	cmp	r3, #0
   84bde:	dd0d      	ble.n	84bfc <__svfiscanf_r+0x70>
   84be0:	6823      	ldr	r3, [r4, #0]
   84be2:	6832      	ldr	r2, [r6, #0]
   84be4:	7819      	ldrb	r1, [r3, #0]
   84be6:	440a      	add	r2, r1
   84be8:	7852      	ldrb	r2, [r2, #1]
   84bea:	0710      	lsls	r0, r2, #28
   84bec:	d5e4      	bpl.n	84bb8 <__svfiscanf_r+0x2c>
   84bee:	6862      	ldr	r2, [r4, #4]
   84bf0:	3301      	adds	r3, #1
   84bf2:	3a01      	subs	r2, #1
   84bf4:	3701      	adds	r7, #1
   84bf6:	6062      	str	r2, [r4, #4]
   84bf8:	6023      	str	r3, [r4, #0]
   84bfa:	e7ee      	b.n	84bda <__svfiscanf_r+0x4e>
   84bfc:	4648      	mov	r0, r9
   84bfe:	4621      	mov	r1, r4
   84c00:	f002 fd7f 	bl	87702 <__srefill_r>
   84c04:	2800      	cmp	r0, #0
   84c06:	d0eb      	beq.n	84be0 <__svfiscanf_r+0x54>
   84c08:	e7d6      	b.n	84bb8 <__svfiscanf_r+0x2c>
   84c0a:	2b25      	cmp	r3, #37	; 0x25
   84c0c:	d150      	bne.n	84cb0 <__svfiscanf_r+0x124>
   84c0e:	9a06      	ldr	r2, [sp, #24]
   84c10:	465e      	mov	r6, fp
   84c12:	9806      	ldr	r0, [sp, #24]
   84c14:	7813      	ldrb	r3, [r2, #0]
   84c16:	3001      	adds	r0, #1
   84c18:	2b63      	cmp	r3, #99	; 0x63
   84c1a:	9006      	str	r0, [sp, #24]
   84c1c:	f000 8090 	beq.w	84d40 <__svfiscanf_r+0x1b4>
   84c20:	d822      	bhi.n	84c68 <__svfiscanf_r+0xdc>
   84c22:	2b39      	cmp	r3, #57	; 0x39
   84c24:	d809      	bhi.n	84c3a <__svfiscanf_r+0xae>
   84c26:	2b30      	cmp	r3, #48	; 0x30
   84c28:	d26e      	bcs.n	84d08 <__svfiscanf_r+0x17c>
   84c2a:	2b25      	cmp	r3, #37	; 0x25
   84c2c:	d040      	beq.n	84cb0 <__svfiscanf_r+0x124>
   84c2e:	2b2a      	cmp	r3, #42	; 0x2a
   84c30:	d057      	beq.n	84ce2 <__svfiscanf_r+0x156>
   84c32:	2b00      	cmp	r3, #0
   84c34:	f040 80a8 	bne.w	84d88 <__svfiscanf_r+0x1fc>
   84c38:	e369      	b.n	8530e <__svfiscanf_r+0x782>
   84c3a:	2b4f      	cmp	r3, #79	; 0x4f
   84c3c:	d06e      	beq.n	84d1c <__svfiscanf_r+0x190>
   84c3e:	d804      	bhi.n	84c4a <__svfiscanf_r+0xbe>
   84c40:	2b44      	cmp	r3, #68	; 0x44
   84c42:	d066      	beq.n	84d12 <__svfiscanf_r+0x186>
   84c44:	2b4c      	cmp	r3, #76	; 0x4c
   84c46:	d059      	beq.n	84cfc <__svfiscanf_r+0x170>
   84c48:	e09e      	b.n	84d88 <__svfiscanf_r+0x1fc>
   84c4a:	2b58      	cmp	r3, #88	; 0x58
   84c4c:	d070      	beq.n	84d30 <__svfiscanf_r+0x1a4>
   84c4e:	2b5b      	cmp	r3, #91	; 0x5b
   84c50:	f040 809a 	bne.w	84d88 <__svfiscanf_r+0x1fc>
   84c54:	a816      	add	r0, sp, #88	; 0x58
   84c56:	9906      	ldr	r1, [sp, #24]
   84c58:	f002 fe02 	bl	87860 <__sccl>
   84c5c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   84c60:	9006      	str	r0, [sp, #24]
   84c62:	f04f 0a01 	mov.w	sl, #1
   84c66:	e0a5      	b.n	84db4 <__svfiscanf_r+0x228>
   84c68:	2b6e      	cmp	r3, #110	; 0x6e
   84c6a:	d071      	beq.n	84d50 <__svfiscanf_r+0x1c4>
   84c6c:	d80c      	bhi.n	84c88 <__svfiscanf_r+0xfc>
   84c6e:	2b68      	cmp	r3, #104	; 0x68
   84c70:	d047      	beq.n	84d02 <__svfiscanf_r+0x176>
   84c72:	d803      	bhi.n	84c7c <__svfiscanf_r+0xf0>
   84c74:	2b64      	cmp	r3, #100	; 0x64
   84c76:	f000 808f 	beq.w	84d98 <__svfiscanf_r+0x20c>
   84c7a:	e085      	b.n	84d88 <__svfiscanf_r+0x1fc>
   84c7c:	2b69      	cmp	r3, #105	; 0x69
   84c7e:	f000 808e 	beq.w	84d9e <__svfiscanf_r+0x212>
   84c82:	2b6c      	cmp	r3, #108	; 0x6c
   84c84:	d031      	beq.n	84cea <__svfiscanf_r+0x15e>
   84c86:	e07f      	b.n	84d88 <__svfiscanf_r+0x1fc>
   84c88:	2b73      	cmp	r3, #115	; 0x73
   84c8a:	d056      	beq.n	84d3a <__svfiscanf_r+0x1ae>
   84c8c:	d808      	bhi.n	84ca0 <__svfiscanf_r+0x114>
   84c8e:	2b6f      	cmp	r3, #111	; 0x6f
   84c90:	d00b      	beq.n	84caa <__svfiscanf_r+0x11e>
   84c92:	2b70      	cmp	r3, #112	; 0x70
   84c94:	d178      	bne.n	84d88 <__svfiscanf_r+0x1fc>
   84c96:	486b      	ldr	r0, [pc, #428]	; (84e44 <__svfiscanf_r+0x2b8>)
   84c98:	f44b 7b08 	orr.w	fp, fp, #544	; 0x220
   84c9c:	9005      	str	r0, [sp, #20]
   84c9e:	e054      	b.n	84d4a <__svfiscanf_r+0x1be>
   84ca0:	2b75      	cmp	r3, #117	; 0x75
   84ca2:	d042      	beq.n	84d2a <__svfiscanf_r+0x19e>
   84ca4:	2b78      	cmp	r3, #120	; 0x78
   84ca6:	d043      	beq.n	84d30 <__svfiscanf_r+0x1a4>
   84ca8:	e06e      	b.n	84d88 <__svfiscanf_r+0x1fc>
   84caa:	4a66      	ldr	r2, [pc, #408]	; (84e44 <__svfiscanf_r+0x2b8>)
   84cac:	9205      	str	r2, [sp, #20]
   84cae:	e039      	b.n	84d24 <__svfiscanf_r+0x198>
   84cb0:	6863      	ldr	r3, [r4, #4]
   84cb2:	2b00      	cmp	r3, #0
   84cb4:	dd0e      	ble.n	84cd4 <__svfiscanf_r+0x148>
   84cb6:	6823      	ldr	r3, [r4, #0]
   84cb8:	9e06      	ldr	r6, [sp, #24]
   84cba:	7819      	ldrb	r1, [r3, #0]
   84cbc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
   84cc0:	4291      	cmp	r1, r2
   84cc2:	f040 8327 	bne.w	85314 <__svfiscanf_r+0x788>
   84cc6:	6862      	ldr	r2, [r4, #4]
   84cc8:	3301      	adds	r3, #1
   84cca:	3a01      	subs	r2, #1
   84ccc:	6062      	str	r2, [r4, #4]
   84cce:	6023      	str	r3, [r4, #0]
   84cd0:	3701      	adds	r7, #1
   84cd2:	e771      	b.n	84bb8 <__svfiscanf_r+0x2c>
   84cd4:	4648      	mov	r0, r9
   84cd6:	4621      	mov	r1, r4
   84cd8:	f002 fd13 	bl	87702 <__srefill_r>
   84cdc:	2800      	cmp	r0, #0
   84cde:	d0ea      	beq.n	84cb6 <__svfiscanf_r+0x12a>
   84ce0:	e310      	b.n	85304 <__svfiscanf_r+0x778>
   84ce2:	f04b 0b10 	orr.w	fp, fp, #16
   84ce6:	9a06      	ldr	r2, [sp, #24]
   84ce8:	e793      	b.n	84c12 <__svfiscanf_r+0x86>
   84cea:	7853      	ldrb	r3, [r2, #1]
   84cec:	2b6c      	cmp	r3, #108	; 0x6c
   84cee:	d102      	bne.n	84cf6 <__svfiscanf_r+0x16a>
   84cf0:	3202      	adds	r2, #2
   84cf2:	9206      	str	r2, [sp, #24]
   84cf4:	e002      	b.n	84cfc <__svfiscanf_r+0x170>
   84cf6:	f04b 0b01 	orr.w	fp, fp, #1
   84cfa:	e7f4      	b.n	84ce6 <__svfiscanf_r+0x15a>
   84cfc:	f04b 0b02 	orr.w	fp, fp, #2
   84d00:	e7f1      	b.n	84ce6 <__svfiscanf_r+0x15a>
   84d02:	f04b 0b04 	orr.w	fp, fp, #4
   84d06:	e7ee      	b.n	84ce6 <__svfiscanf_r+0x15a>
   84d08:	220a      	movs	r2, #10
   84d0a:	fb02 3606 	mla	r6, r2, r6, r3
   84d0e:	3e30      	subs	r6, #48	; 0x30
   84d10:	e7e9      	b.n	84ce6 <__svfiscanf_r+0x15a>
   84d12:	484d      	ldr	r0, [pc, #308]	; (84e48 <__svfiscanf_r+0x2bc>)
   84d14:	f04b 0b01 	orr.w	fp, fp, #1
   84d18:	9005      	str	r0, [sp, #20]
   84d1a:	e047      	b.n	84dac <__svfiscanf_r+0x220>
   84d1c:	4949      	ldr	r1, [pc, #292]	; (84e44 <__svfiscanf_r+0x2b8>)
   84d1e:	f04b 0b01 	orr.w	fp, fp, #1
   84d22:	9105      	str	r1, [sp, #20]
   84d24:	f04f 0808 	mov.w	r8, #8
   84d28:	e042      	b.n	84db0 <__svfiscanf_r+0x224>
   84d2a:	4a46      	ldr	r2, [pc, #280]	; (84e44 <__svfiscanf_r+0x2b8>)
   84d2c:	9205      	str	r2, [sp, #20]
   84d2e:	e03d      	b.n	84dac <__svfiscanf_r+0x220>
   84d30:	4b44      	ldr	r3, [pc, #272]	; (84e44 <__svfiscanf_r+0x2b8>)
   84d32:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
   84d36:	9305      	str	r3, [sp, #20]
   84d38:	e007      	b.n	84d4a <__svfiscanf_r+0x1be>
   84d3a:	f04f 0a02 	mov.w	sl, #2
   84d3e:	e039      	b.n	84db4 <__svfiscanf_r+0x228>
   84d40:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   84d44:	f04f 0a00 	mov.w	sl, #0
   84d48:	e034      	b.n	84db4 <__svfiscanf_r+0x228>
   84d4a:	f04f 0810 	mov.w	r8, #16
   84d4e:	e02f      	b.n	84db0 <__svfiscanf_r+0x224>
   84d50:	f01b 0f10 	tst.w	fp, #16
   84d54:	f47f af30 	bne.w	84bb8 <__svfiscanf_r+0x2c>
   84d58:	f01b 0f04 	tst.w	fp, #4
   84d5c:	f105 0104 	add.w	r1, r5, #4
   84d60:	d002      	beq.n	84d68 <__svfiscanf_r+0x1dc>
   84d62:	682b      	ldr	r3, [r5, #0]
   84d64:	801f      	strh	r7, [r3, #0]
   84d66:	e004      	b.n	84d72 <__svfiscanf_r+0x1e6>
   84d68:	f01b 0f01 	tst.w	fp, #1
   84d6c:	d003      	beq.n	84d76 <__svfiscanf_r+0x1ea>
   84d6e:	682b      	ldr	r3, [r5, #0]
   84d70:	601f      	str	r7, [r3, #0]
   84d72:	460d      	mov	r5, r1
   84d74:	e720      	b.n	84bb8 <__svfiscanf_r+0x2c>
   84d76:	f01b 0f02 	tst.w	fp, #2
   84d7a:	d0f8      	beq.n	84d6e <__svfiscanf_r+0x1e2>
   84d7c:	6828      	ldr	r0, [r5, #0]
   84d7e:	463a      	mov	r2, r7
   84d80:	17fb      	asrs	r3, r7, #31
   84d82:	e9c0 2300 	strd	r2, r3, [r0]
   84d86:	e7f4      	b.n	84d72 <__svfiscanf_r+0x1e6>
   84d88:	440b      	add	r3, r1
   84d8a:	785b      	ldrb	r3, [r3, #1]
   84d8c:	f003 0303 	and.w	r3, r3, #3
   84d90:	2b01      	cmp	r3, #1
   84d92:	d109      	bne.n	84da8 <__svfiscanf_r+0x21c>
   84d94:	f04b 0b01 	orr.w	fp, fp, #1
   84d98:	492b      	ldr	r1, [pc, #172]	; (84e48 <__svfiscanf_r+0x2bc>)
   84d9a:	9105      	str	r1, [sp, #20]
   84d9c:	e006      	b.n	84dac <__svfiscanf_r+0x220>
   84d9e:	4a2a      	ldr	r2, [pc, #168]	; (84e48 <__svfiscanf_r+0x2bc>)
   84da0:	f04f 0800 	mov.w	r8, #0
   84da4:	9205      	str	r2, [sp, #20]
   84da6:	e003      	b.n	84db0 <__svfiscanf_r+0x224>
   84da8:	4b27      	ldr	r3, [pc, #156]	; (84e48 <__svfiscanf_r+0x2bc>)
   84daa:	9305      	str	r3, [sp, #20]
   84dac:	f04f 080a 	mov.w	r8, #10
   84db0:	f04f 0a03 	mov.w	sl, #3
   84db4:	6863      	ldr	r3, [r4, #4]
   84db6:	2b00      	cmp	r3, #0
   84db8:	dd03      	ble.n	84dc2 <__svfiscanf_r+0x236>
   84dba:	f01b 0f40 	tst.w	fp, #64	; 0x40
   84dbe:	d00f      	beq.n	84de0 <__svfiscanf_r+0x254>
   84dc0:	e01e      	b.n	84e00 <__svfiscanf_r+0x274>
   84dc2:	4648      	mov	r0, r9
   84dc4:	4621      	mov	r1, r4
   84dc6:	f002 fc9c 	bl	87702 <__srefill_r>
   84dca:	2800      	cmp	r0, #0
   84dcc:	d0f5      	beq.n	84dba <__svfiscanf_r+0x22e>
   84dce:	e299      	b.n	85304 <__svfiscanf_r+0x778>
   84dd0:	6862      	ldr	r2, [r4, #4]
   84dd2:	3701      	adds	r7, #1
   84dd4:	3a01      	subs	r2, #1
   84dd6:	2a00      	cmp	r2, #0
   84dd8:	6062      	str	r2, [r4, #4]
   84dda:	dd0a      	ble.n	84df2 <__svfiscanf_r+0x266>
   84ddc:	3301      	adds	r3, #1
   84dde:	6023      	str	r3, [r4, #0]
   84de0:	6823      	ldr	r3, [r4, #0]
   84de2:	4917      	ldr	r1, [pc, #92]	; (84e40 <__svfiscanf_r+0x2b4>)
   84de4:	781a      	ldrb	r2, [r3, #0]
   84de6:	6809      	ldr	r1, [r1, #0]
   84de8:	440a      	add	r2, r1
   84dea:	7852      	ldrb	r2, [r2, #1]
   84dec:	0711      	lsls	r1, r2, #28
   84dee:	d4ef      	bmi.n	84dd0 <__svfiscanf_r+0x244>
   84df0:	e006      	b.n	84e00 <__svfiscanf_r+0x274>
   84df2:	4648      	mov	r0, r9
   84df4:	4621      	mov	r1, r4
   84df6:	f002 fc84 	bl	87702 <__srefill_r>
   84dfa:	2800      	cmp	r0, #0
   84dfc:	d0f0      	beq.n	84de0 <__svfiscanf_r+0x254>
   84dfe:	e281      	b.n	85304 <__svfiscanf_r+0x778>
   84e00:	f1ba 0f02 	cmp.w	sl, #2
   84e04:	f000 80f3 	beq.w	84fee <__svfiscanf_r+0x462>
   84e08:	f1ba 0f03 	cmp.w	sl, #3
   84e0c:	f000 81b0 	beq.w	85170 <__svfiscanf_r+0x5e4>
   84e10:	f1ba 0f01 	cmp.w	sl, #1
   84e14:	f00b 0a10 	and.w	sl, fp, #16
   84e18:	f000 8096 	beq.w	84f48 <__svfiscanf_r+0x3bc>
   84e1c:	2e00      	cmp	r6, #0
   84e1e:	bf08      	it	eq
   84e20:	2601      	moveq	r6, #1
   84e22:	f01b 0b01 	ands.w	fp, fp, #1
   84e26:	d061      	beq.n	84eec <__svfiscanf_r+0x360>
   84e28:	a80a      	add	r0, sp, #40	; 0x28
   84e2a:	2100      	movs	r1, #0
   84e2c:	2208      	movs	r2, #8
   84e2e:	f7fe fafe 	bl	8342e <memset>
   84e32:	f1ba 0f00 	cmp.w	sl, #0
   84e36:	d109      	bne.n	84e4c <__svfiscanf_r+0x2c0>
   84e38:	f8d5 b000 	ldr.w	fp, [r5]
   84e3c:	3504      	adds	r5, #4
   84e3e:	e007      	b.n	84e50 <__svfiscanf_r+0x2c4>
   84e40:	20070440 	.word	0x20070440
   84e44:	00087c0d 	.word	0x00087c0d
   84e48:	0008796d 	.word	0x0008796d
   84e4c:	f04f 0b00 	mov.w	fp, #0
   84e50:	2300      	movs	r3, #0
   84e52:	9303      	str	r3, [sp, #12]
   84e54:	f001 fb8e 	bl	86574 <__locale_mb_cur_max>
   84e58:	9b03      	ldr	r3, [sp, #12]
   84e5a:	4283      	cmp	r3, r0
   84e5c:	f000 8252 	beq.w	85304 <__svfiscanf_r+0x778>
   84e60:	6821      	ldr	r1, [r4, #0]
   84e62:	aa0c      	add	r2, sp, #48	; 0x30
   84e64:	f811 0b01 	ldrb.w	r0, [r1], #1
   84e68:	f103 0c01 	add.w	ip, r3, #1
   84e6c:	54d0      	strb	r0, [r2, r3]
   84e6e:	6863      	ldr	r3, [r4, #4]
   84e70:	4648      	mov	r0, r9
   84e72:	3b01      	subs	r3, #1
   84e74:	e884 000a 	stmia.w	r4, {r1, r3}
   84e78:	ab0a      	add	r3, sp, #40	; 0x28
   84e7a:	9300      	str	r3, [sp, #0]
   84e7c:	4659      	mov	r1, fp
   84e7e:	4663      	mov	r3, ip
   84e80:	f8cd c00c 	str.w	ip, [sp, #12]
   84e84:	f001 fe10 	bl	86aa8 <_mbrtowc_r>
   84e88:	1c42      	adds	r2, r0, #1
   84e8a:	f8dd c00c 	ldr.w	ip, [sp, #12]
   84e8e:	f000 8239 	beq.w	85304 <__svfiscanf_r+0x778>
   84e92:	b928      	cbnz	r0, 84ea0 <__svfiscanf_r+0x314>
   84e94:	f1ba 0f00 	cmp.w	sl, #0
   84e98:	d104      	bne.n	84ea4 <__svfiscanf_r+0x318>
   84e9a:	f8cb a000 	str.w	sl, [fp]
   84e9e:	e001      	b.n	84ea4 <__svfiscanf_r+0x318>
   84ea0:	3002      	adds	r0, #2
   84ea2:	d00a      	beq.n	84eba <__svfiscanf_r+0x32e>
   84ea4:	4467      	add	r7, ip
   84ea6:	3e01      	subs	r6, #1
   84ea8:	f1ba 0f00 	cmp.w	sl, #0
   84eac:	d103      	bne.n	84eb6 <__svfiscanf_r+0x32a>
   84eae:	f10b 0b04 	add.w	fp, fp, #4
   84eb2:	46d4      	mov	ip, sl
   84eb4:	e001      	b.n	84eba <__svfiscanf_r+0x32e>
   84eb6:	f04f 0c00 	mov.w	ip, #0
   84eba:	6863      	ldr	r3, [r4, #4]
   84ebc:	2b00      	cmp	r3, #0
   84ebe:	dc11      	bgt.n	84ee4 <__svfiscanf_r+0x358>
   84ec0:	4648      	mov	r0, r9
   84ec2:	4621      	mov	r1, r4
   84ec4:	f8cd c00c 	str.w	ip, [sp, #12]
   84ec8:	f002 fc1b 	bl	87702 <__srefill_r>
   84ecc:	f8dd c00c 	ldr.w	ip, [sp, #12]
   84ed0:	b140      	cbz	r0, 84ee4 <__svfiscanf_r+0x358>
   84ed2:	f1bc 0f00 	cmp.w	ip, #0
   84ed6:	f040 8215 	bne.w	85304 <__svfiscanf_r+0x778>
   84eda:	f1ba 0f00 	cmp.w	sl, #0
   84ede:	f000 80fa 	beq.w	850d6 <__svfiscanf_r+0x54a>
   84ee2:	e669      	b.n	84bb8 <__svfiscanf_r+0x2c>
   84ee4:	2e00      	cmp	r6, #0
   84ee6:	d0f8      	beq.n	84eda <__svfiscanf_r+0x34e>
   84ee8:	4663      	mov	r3, ip
   84eea:	e7b2      	b.n	84e52 <__svfiscanf_r+0x2c6>
   84eec:	f1ba 0f00 	cmp.w	sl, #0
   84ef0:	d018      	beq.n	84f24 <__svfiscanf_r+0x398>
   84ef2:	6863      	ldr	r3, [r4, #4]
   84ef4:	6822      	ldr	r2, [r4, #0]
   84ef6:	42b3      	cmp	r3, r6
   84ef8:	da0d      	bge.n	84f16 <__svfiscanf_r+0x38a>
   84efa:	449b      	add	fp, r3
   84efc:	1af6      	subs	r6, r6, r3
   84efe:	4413      	add	r3, r2
   84f00:	6023      	str	r3, [r4, #0]
   84f02:	4648      	mov	r0, r9
   84f04:	4621      	mov	r1, r4
   84f06:	f002 fbfc 	bl	87702 <__srefill_r>
   84f0a:	2800      	cmp	r0, #0
   84f0c:	d0f1      	beq.n	84ef2 <__svfiscanf_r+0x366>
   84f0e:	f1bb 0f00 	cmp.w	fp, #0
   84f12:	d105      	bne.n	84f20 <__svfiscanf_r+0x394>
   84f14:	e1f6      	b.n	85304 <__svfiscanf_r+0x778>
   84f16:	1b9b      	subs	r3, r3, r6
   84f18:	44b3      	add	fp, r6
   84f1a:	4416      	add	r6, r2
   84f1c:	6063      	str	r3, [r4, #4]
   84f1e:	6026      	str	r6, [r4, #0]
   84f20:	445f      	add	r7, fp
   84f22:	e649      	b.n	84bb8 <__svfiscanf_r+0x2c>
   84f24:	9400      	str	r4, [sp, #0]
   84f26:	4648      	mov	r0, r9
   84f28:	6829      	ldr	r1, [r5, #0]
   84f2a:	2201      	movs	r2, #1
   84f2c:	4633      	mov	r3, r6
   84f2e:	f105 0a04 	add.w	sl, r5, #4
   84f32:	f000 fce9 	bl	85908 <_fread_r>
   84f36:	2800      	cmp	r0, #0
   84f38:	f000 81e4 	beq.w	85304 <__svfiscanf_r+0x778>
   84f3c:	9e04      	ldr	r6, [sp, #16]
   84f3e:	4407      	add	r7, r0
   84f40:	3601      	adds	r6, #1
   84f42:	9604      	str	r6, [sp, #16]
   84f44:	4655      	mov	r5, sl
   84f46:	e637      	b.n	84bb8 <__svfiscanf_r+0x2c>
   84f48:	2e00      	cmp	r6, #0
   84f4a:	bf08      	it	eq
   84f4c:	f04f 36ff 	moveq.w	r6, #4294967295
   84f50:	f1ba 0f00 	cmp.w	sl, #0
   84f54:	d01e      	beq.n	84f94 <__svfiscanf_r+0x408>
   84f56:	f04f 0a00 	mov.w	sl, #0
   84f5a:	6823      	ldr	r3, [r4, #0]
   84f5c:	a916      	add	r1, sp, #88	; 0x58
   84f5e:	781a      	ldrb	r2, [r3, #0]
   84f60:	5c8a      	ldrb	r2, [r1, r2]
   84f62:	b192      	cbz	r2, 84f8a <__svfiscanf_r+0x3fe>
   84f64:	6862      	ldr	r2, [r4, #4]
   84f66:	f10a 0a01 	add.w	sl, sl, #1
   84f6a:	3a01      	subs	r2, #1
   84f6c:	3301      	adds	r3, #1
   84f6e:	4556      	cmp	r6, sl
   84f70:	6062      	str	r2, [r4, #4]
   84f72:	6023      	str	r3, [r4, #0]
   84f74:	f000 81c4 	beq.w	85300 <__svfiscanf_r+0x774>
   84f78:	2a00      	cmp	r2, #0
   84f7a:	dcee      	bgt.n	84f5a <__svfiscanf_r+0x3ce>
   84f7c:	4648      	mov	r0, r9
   84f7e:	4621      	mov	r1, r4
   84f80:	f002 fbbf 	bl	87702 <__srefill_r>
   84f84:	2800      	cmp	r0, #0
   84f86:	d0e8      	beq.n	84f5a <__svfiscanf_r+0x3ce>
   84f88:	e1ba      	b.n	85300 <__svfiscanf_r+0x774>
   84f8a:	f1ba 0f00 	cmp.w	sl, #0
   84f8e:	f040 81b7 	bne.w	85300 <__svfiscanf_r+0x774>
   84f92:	e1bf      	b.n	85314 <__svfiscanf_r+0x788>
   84f94:	f8d5 a000 	ldr.w	sl, [r5]
   84f98:	f105 0b04 	add.w	fp, r5, #4
   84f9c:	4655      	mov	r5, sl
   84f9e:	6823      	ldr	r3, [r4, #0]
   84fa0:	a916      	add	r1, sp, #88	; 0x58
   84fa2:	781a      	ldrb	r2, [r3, #0]
   84fa4:	5c8a      	ldrb	r2, [r1, r2]
   84fa6:	b1ba      	cbz	r2, 84fd8 <__svfiscanf_r+0x44c>
   84fa8:	6862      	ldr	r2, [r4, #4]
   84faa:	3a01      	subs	r2, #1
   84fac:	6062      	str	r2, [r4, #4]
   84fae:	1c5a      	adds	r2, r3, #1
   84fb0:	6022      	str	r2, [r4, #0]
   84fb2:	781b      	ldrb	r3, [r3, #0]
   84fb4:	f805 3b01 	strb.w	r3, [r5], #1
   84fb8:	eb0a 0306 	add.w	r3, sl, r6
   84fbc:	429d      	cmp	r5, r3
   84fbe:	d00b      	beq.n	84fd8 <__svfiscanf_r+0x44c>
   84fc0:	6863      	ldr	r3, [r4, #4]
   84fc2:	2b00      	cmp	r3, #0
   84fc4:	dceb      	bgt.n	84f9e <__svfiscanf_r+0x412>
   84fc6:	4648      	mov	r0, r9
   84fc8:	4621      	mov	r1, r4
   84fca:	f002 fb9a 	bl	87702 <__srefill_r>
   84fce:	2800      	cmp	r0, #0
   84fd0:	d0e5      	beq.n	84f9e <__svfiscanf_r+0x412>
   84fd2:	4555      	cmp	r5, sl
   84fd4:	f000 8196 	beq.w	85304 <__svfiscanf_r+0x778>
   84fd8:	ebb5 0a0a 	subs.w	sl, r5, sl
   84fdc:	f000 819a 	beq.w	85314 <__svfiscanf_r+0x788>
   84fe0:	9e04      	ldr	r6, [sp, #16]
   84fe2:	2300      	movs	r3, #0
   84fe4:	3601      	adds	r6, #1
   84fe6:	702b      	strb	r3, [r5, #0]
   84fe8:	9604      	str	r6, [sp, #16]
   84fea:	465d      	mov	r5, fp
   84fec:	e188      	b.n	85300 <__svfiscanf_r+0x774>
   84fee:	2e00      	cmp	r6, #0
   84ff0:	bf08      	it	eq
   84ff2:	f04f 36ff 	moveq.w	r6, #4294967295
   84ff6:	f00b 0010 	and.w	r0, fp, #16
   84ffa:	f01b 0a01 	ands.w	sl, fp, #1
   84ffe:	9007      	str	r0, [sp, #28]
   85000:	d06c      	beq.n	850dc <__svfiscanf_r+0x550>
   85002:	2100      	movs	r1, #0
   85004:	a80a      	add	r0, sp, #40	; 0x28
   85006:	2208      	movs	r2, #8
   85008:	f7fe fa11 	bl	8342e <memset>
   8500c:	9907      	ldr	r1, [sp, #28]
   8500e:	b919      	cbnz	r1, 85018 <__svfiscanf_r+0x48c>
   85010:	f8d5 a000 	ldr.w	sl, [r5]
   85014:	3504      	adds	r5, #4
   85016:	e001      	b.n	8501c <__svfiscanf_r+0x490>
   85018:	f10d 0a24 	add.w	sl, sp, #36	; 0x24
   8501c:	2300      	movs	r3, #0
   8501e:	6822      	ldr	r2, [r4, #0]
   85020:	49a4      	ldr	r1, [pc, #656]	; (852b4 <__svfiscanf_r+0x728>)
   85022:	7812      	ldrb	r2, [r2, #0]
   85024:	6809      	ldr	r1, [r1, #0]
   85026:	440a      	add	r2, r1
   85028:	7852      	ldrb	r2, [r2, #1]
   8502a:	0710      	lsls	r0, r2, #28
   8502c:	d44d      	bmi.n	850ca <__svfiscanf_r+0x53e>
   8502e:	2e00      	cmp	r6, #0
   85030:	d04b      	beq.n	850ca <__svfiscanf_r+0x53e>
   85032:	9303      	str	r3, [sp, #12]
   85034:	f001 fa9e 	bl	86574 <__locale_mb_cur_max>
   85038:	9b03      	ldr	r3, [sp, #12]
   8503a:	4283      	cmp	r3, r0
   8503c:	f000 8162 	beq.w	85304 <__svfiscanf_r+0x778>
   85040:	6821      	ldr	r1, [r4, #0]
   85042:	aa0c      	add	r2, sp, #48	; 0x30
   85044:	f811 0b01 	ldrb.w	r0, [r1], #1
   85048:	f103 0b01 	add.w	fp, r3, #1
   8504c:	54d0      	strb	r0, [r2, r3]
   8504e:	6863      	ldr	r3, [r4, #4]
   85050:	4648      	mov	r0, r9
   85052:	3b01      	subs	r3, #1
   85054:	e884 000a 	stmia.w	r4, {r1, r3}
   85058:	ab0a      	add	r3, sp, #40	; 0x28
   8505a:	9300      	str	r3, [sp, #0]
   8505c:	4651      	mov	r1, sl
   8505e:	465b      	mov	r3, fp
   85060:	f001 fd22 	bl	86aa8 <_mbrtowc_r>
   85064:	1c43      	adds	r3, r0, #1
   85066:	f000 814d 	beq.w	85304 <__svfiscanf_r+0x778>
   8506a:	b910      	cbnz	r0, 85072 <__svfiscanf_r+0x4e6>
   8506c:	f8ca 0000 	str.w	r0, [sl]
   85070:	e001      	b.n	85076 <__svfiscanf_r+0x4ea>
   85072:	3002      	adds	r0, #2
   85074:	d01a      	beq.n	850ac <__svfiscanf_r+0x520>
   85076:	f8da 0000 	ldr.w	r0, [sl]
   8507a:	f001 fa49 	bl	86510 <iswspace>
   8507e:	b160      	cbz	r0, 8509a <__svfiscanf_r+0x50e>
   85080:	f1bb 0f00 	cmp.w	fp, #0
   85084:	d021      	beq.n	850ca <__svfiscanf_r+0x53e>
   85086:	f10b 3bff 	add.w	fp, fp, #4294967295
   8508a:	ab0c      	add	r3, sp, #48	; 0x30
   8508c:	4648      	mov	r0, r9
   8508e:	f813 100b 	ldrb.w	r1, [r3, fp]
   85092:	4622      	mov	r2, r4
   85094:	f002 ff1d 	bl	87ed2 <_ungetc_r>
   85098:	e7f2      	b.n	85080 <__svfiscanf_r+0x4f4>
   8509a:	9a07      	ldr	r2, [sp, #28]
   8509c:	445f      	add	r7, fp
   8509e:	3e01      	subs	r6, #1
   850a0:	b91a      	cbnz	r2, 850aa <__svfiscanf_r+0x51e>
   850a2:	f10a 0a04 	add.w	sl, sl, #4
   850a6:	4693      	mov	fp, r2
   850a8:	e000      	b.n	850ac <__svfiscanf_r+0x520>
   850aa:	4683      	mov	fp, r0
   850ac:	6863      	ldr	r3, [r4, #4]
   850ae:	2b00      	cmp	r3, #0
   850b0:	dc09      	bgt.n	850c6 <__svfiscanf_r+0x53a>
   850b2:	4648      	mov	r0, r9
   850b4:	4621      	mov	r1, r4
   850b6:	f002 fb24 	bl	87702 <__srefill_r>
   850ba:	b120      	cbz	r0, 850c6 <__svfiscanf_r+0x53a>
   850bc:	f1bb 0f00 	cmp.w	fp, #0
   850c0:	f040 8120 	bne.w	85304 <__svfiscanf_r+0x778>
   850c4:	e001      	b.n	850ca <__svfiscanf_r+0x53e>
   850c6:	465b      	mov	r3, fp
   850c8:	e7a9      	b.n	8501e <__svfiscanf_r+0x492>
   850ca:	9e07      	ldr	r6, [sp, #28]
   850cc:	2e00      	cmp	r6, #0
   850ce:	f47f ad73 	bne.w	84bb8 <__svfiscanf_r+0x2c>
   850d2:	f8ca 6000 	str.w	r6, [sl]
   850d6:	9e04      	ldr	r6, [sp, #16]
   850d8:	3601      	adds	r6, #1
   850da:	e56c      	b.n	84bb6 <__svfiscanf_r+0x2a>
   850dc:	9807      	ldr	r0, [sp, #28]
   850de:	b1d8      	cbz	r0, 85118 <__svfiscanf_r+0x58c>
   850e0:	6823      	ldr	r3, [r4, #0]
   850e2:	4974      	ldr	r1, [pc, #464]	; (852b4 <__svfiscanf_r+0x728>)
   850e4:	781a      	ldrb	r2, [r3, #0]
   850e6:	6809      	ldr	r1, [r1, #0]
   850e8:	440a      	add	r2, r1
   850ea:	7852      	ldrb	r2, [r2, #1]
   850ec:	0711      	lsls	r1, r2, #28
   850ee:	f100 8107 	bmi.w	85300 <__svfiscanf_r+0x774>
   850f2:	6862      	ldr	r2, [r4, #4]
   850f4:	f10a 0a01 	add.w	sl, sl, #1
   850f8:	3a01      	subs	r2, #1
   850fa:	3301      	adds	r3, #1
   850fc:	4556      	cmp	r6, sl
   850fe:	6062      	str	r2, [r4, #4]
   85100:	6023      	str	r3, [r4, #0]
   85102:	f000 80fd 	beq.w	85300 <__svfiscanf_r+0x774>
   85106:	2a00      	cmp	r2, #0
   85108:	dcea      	bgt.n	850e0 <__svfiscanf_r+0x554>
   8510a:	4648      	mov	r0, r9
   8510c:	4621      	mov	r1, r4
   8510e:	f002 faf8 	bl	87702 <__srefill_r>
   85112:	2800      	cmp	r0, #0
   85114:	d0e4      	beq.n	850e0 <__svfiscanf_r+0x554>
   85116:	e0f3      	b.n	85300 <__svfiscanf_r+0x774>
   85118:	f8d5 a000 	ldr.w	sl, [r5]
   8511c:	f105 0b04 	add.w	fp, r5, #4
   85120:	4655      	mov	r5, sl
   85122:	6823      	ldr	r3, [r4, #0]
   85124:	4963      	ldr	r1, [pc, #396]	; (852b4 <__svfiscanf_r+0x728>)
   85126:	781a      	ldrb	r2, [r3, #0]
   85128:	6809      	ldr	r1, [r1, #0]
   8512a:	440a      	add	r2, r1
   8512c:	7852      	ldrb	r2, [r2, #1]
   8512e:	0712      	lsls	r2, r2, #28
   85130:	d414      	bmi.n	8515c <__svfiscanf_r+0x5d0>
   85132:	6862      	ldr	r2, [r4, #4]
   85134:	3a01      	subs	r2, #1
   85136:	6062      	str	r2, [r4, #4]
   85138:	1c5a      	adds	r2, r3, #1
   8513a:	6022      	str	r2, [r4, #0]
   8513c:	781b      	ldrb	r3, [r3, #0]
   8513e:	f805 3b01 	strb.w	r3, [r5], #1
   85142:	eb0a 0306 	add.w	r3, sl, r6
   85146:	429d      	cmp	r5, r3
   85148:	d008      	beq.n	8515c <__svfiscanf_r+0x5d0>
   8514a:	6863      	ldr	r3, [r4, #4]
   8514c:	2b00      	cmp	r3, #0
   8514e:	dce8      	bgt.n	85122 <__svfiscanf_r+0x596>
   85150:	4648      	mov	r0, r9
   85152:	4621      	mov	r1, r4
   85154:	f002 fad5 	bl	87702 <__srefill_r>
   85158:	2800      	cmp	r0, #0
   8515a:	d0e2      	beq.n	85122 <__svfiscanf_r+0x596>
   8515c:	9e04      	ldr	r6, [sp, #16]
   8515e:	2300      	movs	r3, #0
   85160:	702b      	strb	r3, [r5, #0]
   85162:	3601      	adds	r6, #1
   85164:	ebca 0505 	rsb	r5, sl, r5
   85168:	442f      	add	r7, r5
   8516a:	9604      	str	r6, [sp, #16]
   8516c:	465d      	mov	r5, fp
   8516e:	e523      	b.n	84bb8 <__svfiscanf_r+0x2c>
   85170:	1e73      	subs	r3, r6, #1
   85172:	2b26      	cmp	r3, #38	; 0x26
   85174:	f04f 0000 	mov.w	r0, #0
   85178:	bf8a      	itet	hi
   8517a:	f1a6 0327 	subhi.w	r3, r6, #39	; 0x27
   8517e:	2300      	movls	r3, #0
   85180:	2627      	movhi	r6, #39	; 0x27
   85182:	f44b 6b58 	orr.w	fp, fp, #3456	; 0xd80
   85186:	9007      	str	r0, [sp, #28]
   85188:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
   8518c:	6821      	ldr	r1, [r4, #0]
   8518e:	780a      	ldrb	r2, [r1, #0]
   85190:	2a39      	cmp	r2, #57	; 0x39
   85192:	d809      	bhi.n	851a8 <__svfiscanf_r+0x61c>
   85194:	2a38      	cmp	r2, #56	; 0x38
   85196:	d233      	bcs.n	85200 <__svfiscanf_r+0x674>
   85198:	2a30      	cmp	r2, #48	; 0x30
   8519a:	d014      	beq.n	851c6 <__svfiscanf_r+0x63a>
   8519c:	d82c      	bhi.n	851f8 <__svfiscanf_r+0x66c>
   8519e:	2a2b      	cmp	r2, #43	; 0x2b
   851a0:	d03a      	beq.n	85218 <__svfiscanf_r+0x68c>
   851a2:	2a2d      	cmp	r2, #45	; 0x2d
   851a4:	d038      	beq.n	85218 <__svfiscanf_r+0x68c>
   851a6:	e05d      	b.n	85264 <__svfiscanf_r+0x6d8>
   851a8:	2a58      	cmp	r2, #88	; 0x58
   851aa:	d03b      	beq.n	85224 <__svfiscanf_r+0x698>
   851ac:	d804      	bhi.n	851b8 <__svfiscanf_r+0x62c>
   851ae:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
   851b2:	2805      	cmp	r0, #5
   851b4:	d92a      	bls.n	8520c <__svfiscanf_r+0x680>
   851b6:	e055      	b.n	85264 <__svfiscanf_r+0x6d8>
   851b8:	2a61      	cmp	r2, #97	; 0x61
   851ba:	d353      	bcc.n	85264 <__svfiscanf_r+0x6d8>
   851bc:	2a66      	cmp	r2, #102	; 0x66
   851be:	d925      	bls.n	8520c <__svfiscanf_r+0x680>
   851c0:	2a78      	cmp	r2, #120	; 0x78
   851c2:	d02f      	beq.n	85224 <__svfiscanf_r+0x698>
   851c4:	e04e      	b.n	85264 <__svfiscanf_r+0x6d8>
   851c6:	f41b 6f00 	tst.w	fp, #2048	; 0x800
   851ca:	d036      	beq.n	8523a <__svfiscanf_r+0x6ae>
   851cc:	f1b8 0f00 	cmp.w	r8, #0
   851d0:	d103      	bne.n	851da <__svfiscanf_r+0x64e>
   851d2:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
   851d6:	f04f 0808 	mov.w	r8, #8
   851da:	f41b 6f80 	tst.w	fp, #1024	; 0x400
   851de:	d002      	beq.n	851e6 <__svfiscanf_r+0x65a>
   851e0:	f42b 6bb0 	bic.w	fp, fp, #1408	; 0x580
   851e4:	e029      	b.n	8523a <__svfiscanf_r+0x6ae>
   851e6:	f42b 7b60 	bic.w	fp, fp, #896	; 0x380
   851ea:	b10b      	cbz	r3, 851f0 <__svfiscanf_r+0x664>
   851ec:	3b01      	subs	r3, #1
   851ee:	3601      	adds	r6, #1
   851f0:	9a07      	ldr	r2, [sp, #28]
   851f2:	3201      	adds	r2, #1
   851f4:	9207      	str	r2, [sp, #28]
   851f6:	e024      	b.n	85242 <__svfiscanf_r+0x6b6>
   851f8:	482f      	ldr	r0, [pc, #188]	; (852b8 <__svfiscanf_r+0x72c>)
   851fa:	f930 8018 	ldrsh.w	r8, [r0, r8, lsl #1]
   851fe:	e008      	b.n	85212 <__svfiscanf_r+0x686>
   85200:	482d      	ldr	r0, [pc, #180]	; (852b8 <__svfiscanf_r+0x72c>)
   85202:	f930 8018 	ldrsh.w	r8, [r0, r8, lsl #1]
   85206:	f1b8 0f08 	cmp.w	r8, #8
   8520a:	e001      	b.n	85210 <__svfiscanf_r+0x684>
   8520c:	f1b8 0f0a 	cmp.w	r8, #10
   85210:	dd28      	ble.n	85264 <__svfiscanf_r+0x6d8>
   85212:	f42b 6b38 	bic.w	fp, fp, #2944	; 0xb80
   85216:	e010      	b.n	8523a <__svfiscanf_r+0x6ae>
   85218:	f01b 0f80 	tst.w	fp, #128	; 0x80
   8521c:	d022      	beq.n	85264 <__svfiscanf_r+0x6d8>
   8521e:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
   85222:	e00a      	b.n	8523a <__svfiscanf_r+0x6ae>
   85224:	f40b 60c0 	and.w	r0, fp, #1536	; 0x600
   85228:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   8522c:	d11a      	bne.n	85264 <__svfiscanf_r+0x6d8>
   8522e:	f42b 7b00 	bic.w	fp, fp, #512	; 0x200
   85232:	f44b 6ba0 	orr.w	fp, fp, #1280	; 0x500
   85236:	f04f 0810 	mov.w	r8, #16
   8523a:	f88a 2000 	strb.w	r2, [sl]
   8523e:	f10a 0a01 	add.w	sl, sl, #1
   85242:	6862      	ldr	r2, [r4, #4]
   85244:	3a01      	subs	r2, #1
   85246:	2a00      	cmp	r2, #0
   85248:	6062      	str	r2, [r4, #4]
   8524a:	dd02      	ble.n	85252 <__svfiscanf_r+0x6c6>
   8524c:	3101      	adds	r1, #1
   8524e:	6021      	str	r1, [r4, #0]
   85250:	e006      	b.n	85260 <__svfiscanf_r+0x6d4>
   85252:	4648      	mov	r0, r9
   85254:	4621      	mov	r1, r4
   85256:	9303      	str	r3, [sp, #12]
   85258:	f002 fa53 	bl	87702 <__srefill_r>
   8525c:	9b03      	ldr	r3, [sp, #12]
   8525e:	b908      	cbnz	r0, 85264 <__svfiscanf_r+0x6d8>
   85260:	3e01      	subs	r6, #1
   85262:	d193      	bne.n	8518c <__svfiscanf_r+0x600>
   85264:	f41b 7f80 	tst.w	fp, #256	; 0x100
   85268:	d00e      	beq.n	85288 <__svfiscanf_r+0x6fc>
   8526a:	ab0c      	add	r3, sp, #48	; 0x30
   8526c:	459a      	cmp	sl, r3
   8526e:	d908      	bls.n	85282 <__svfiscanf_r+0x6f6>
   85270:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
   85274:	4648      	mov	r0, r9
   85276:	4622      	mov	r2, r4
   85278:	f002 fe2b 	bl	87ed2 <_ungetc_r>
   8527c:	f10a 36ff 	add.w	r6, sl, #4294967295
   85280:	46b2      	mov	sl, r6
   85282:	ab0c      	add	r3, sp, #48	; 0x30
   85284:	459a      	cmp	sl, r3
   85286:	d045      	beq.n	85314 <__svfiscanf_r+0x788>
   85288:	f01b 0210 	ands.w	r2, fp, #16
   8528c:	d133      	bne.n	852f6 <__svfiscanf_r+0x76a>
   8528e:	4643      	mov	r3, r8
   85290:	4648      	mov	r0, r9
   85292:	a90c      	add	r1, sp, #48	; 0x30
   85294:	9e05      	ldr	r6, [sp, #20]
   85296:	f88a 2000 	strb.w	r2, [sl]
   8529a:	47b0      	blx	r6
   8529c:	f01b 0f20 	tst.w	fp, #32
   852a0:	f105 0304 	add.w	r3, r5, #4
   852a4:	d121      	bne.n	852ea <__svfiscanf_r+0x75e>
   852a6:	f01b 0f04 	tst.w	fp, #4
   852aa:	d007      	beq.n	852bc <__svfiscanf_r+0x730>
   852ac:	682a      	ldr	r2, [r5, #0]
   852ae:	8010      	strh	r0, [r2, #0]
   852b0:	e01d      	b.n	852ee <__svfiscanf_r+0x762>
   852b2:	bf00      	nop
   852b4:	20070440 	.word	0x20070440
   852b8:	00088bde 	.word	0x00088bde
   852bc:	f01b 0201 	ands.w	r2, fp, #1
   852c0:	d113      	bne.n	852ea <__svfiscanf_r+0x75e>
   852c2:	f01b 0f02 	tst.w	fp, #2
   852c6:	d010      	beq.n	852ea <__svfiscanf_r+0x75e>
   852c8:	4b14      	ldr	r3, [pc, #80]	; (8531c <__svfiscanf_r+0x790>)
   852ca:	9e05      	ldr	r6, [sp, #20]
   852cc:	4648      	mov	r0, r9
   852ce:	429e      	cmp	r6, r3
   852d0:	a90c      	add	r1, sp, #48	; 0x30
   852d2:	4643      	mov	r3, r8
   852d4:	d102      	bne.n	852dc <__svfiscanf_r+0x750>
   852d6:	f002 fd1f 	bl	87d18 <_strtoull_r>
   852da:	e001      	b.n	852e0 <__svfiscanf_r+0x754>
   852dc:	f002 fbd6 	bl	87a8c <_strtoll_r>
   852e0:	682b      	ldr	r3, [r5, #0]
   852e2:	3504      	adds	r5, #4
   852e4:	e9c3 0100 	strd	r0, r1, [r3]
   852e8:	e002      	b.n	852f0 <__svfiscanf_r+0x764>
   852ea:	682a      	ldr	r2, [r5, #0]
   852ec:	6010      	str	r0, [r2, #0]
   852ee:	461d      	mov	r5, r3
   852f0:	9e04      	ldr	r6, [sp, #16]
   852f2:	3601      	adds	r6, #1
   852f4:	9604      	str	r6, [sp, #16]
   852f6:	ab0c      	add	r3, sp, #48	; 0x30
   852f8:	9e07      	ldr	r6, [sp, #28]
   852fa:	ebc3 0a0a 	rsb	sl, r3, sl
   852fe:	44b2      	add	sl, r6
   85300:	4457      	add	r7, sl
   85302:	e459      	b.n	84bb8 <__svfiscanf_r+0x2c>
   85304:	9e04      	ldr	r6, [sp, #16]
   85306:	b116      	cbz	r6, 8530e <__svfiscanf_r+0x782>
   85308:	89a3      	ldrh	r3, [r4, #12]
   8530a:	065b      	lsls	r3, r3, #25
   8530c:	d502      	bpl.n	85314 <__svfiscanf_r+0x788>
   8530e:	f04f 30ff 	mov.w	r0, #4294967295
   85312:	e000      	b.n	85316 <__svfiscanf_r+0x78a>
   85314:	9804      	ldr	r0, [sp, #16]
   85316:	b057      	add	sp, #348	; 0x15c
   85318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8531c:	00087c0d 	.word	0x00087c0d

00085320 <vfiscanf>:
   85320:	4b0a      	ldr	r3, [pc, #40]	; (8534c <vfiscanf+0x2c>)
   85322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85326:	681c      	ldr	r4, [r3, #0]
   85328:	4680      	mov	r8, r0
   8532a:	460f      	mov	r7, r1
   8532c:	4616      	mov	r6, r2
   8532e:	b124      	cbz	r4, 8533a <vfiscanf+0x1a>
   85330:	6ba5      	ldr	r5, [r4, #56]	; 0x38
   85332:	b915      	cbnz	r5, 8533a <vfiscanf+0x1a>
   85334:	4620      	mov	r0, r4
   85336:	f000 f9b1 	bl	8569c <__sinit>
   8533a:	4620      	mov	r0, r4
   8533c:	4641      	mov	r1, r8
   8533e:	463a      	mov	r2, r7
   85340:	4633      	mov	r3, r6
   85342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85346:	f7ff bc21 	b.w	84b8c <__svfiscanf_r>
   8534a:	bf00      	nop
   8534c:	20070010 	.word	0x20070010

00085350 <__svfiscanf>:
   85350:	b530      	push	{r4, r5, lr}
   85352:	4613      	mov	r3, r2
   85354:	4a04      	ldr	r2, [pc, #16]	; (85368 <__svfiscanf+0x18>)
   85356:	4605      	mov	r5, r0
   85358:	460c      	mov	r4, r1
   8535a:	6810      	ldr	r0, [r2, #0]
   8535c:	4629      	mov	r1, r5
   8535e:	4622      	mov	r2, r4
   85360:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   85364:	f7ff bc12 	b.w	84b8c <__svfiscanf_r>
   85368:	20070010 	.word	0x20070010

0008536c <_vfiscanf_r>:
   8536c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85370:	4688      	mov	r8, r1
   85372:	4617      	mov	r7, r2
   85374:	461e      	mov	r6, r3
   85376:	4604      	mov	r4, r0
   85378:	b118      	cbz	r0, 85382 <_vfiscanf_r+0x16>
   8537a:	6b85      	ldr	r5, [r0, #56]	; 0x38
   8537c:	b90d      	cbnz	r5, 85382 <_vfiscanf_r+0x16>
   8537e:	f000 f98d 	bl	8569c <__sinit>
   85382:	4620      	mov	r0, r4
   85384:	4641      	mov	r1, r8
   85386:	463a      	mov	r2, r7
   85388:	4633      	mov	r3, r6
   8538a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8538e:	f7ff bbfd 	b.w	84b8c <__svfiscanf_r>
   85392:	bf00      	nop

00085394 <__swsetup_r>:
   85394:	b538      	push	{r3, r4, r5, lr}
   85396:	4b2b      	ldr	r3, [pc, #172]	; (85444 <__swsetup_r+0xb0>)
   85398:	4605      	mov	r5, r0
   8539a:	6818      	ldr	r0, [r3, #0]
   8539c:	460c      	mov	r4, r1
   8539e:	b118      	cbz	r0, 853a8 <__swsetup_r+0x14>
   853a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   853a2:	b90b      	cbnz	r3, 853a8 <__swsetup_r+0x14>
   853a4:	f000 f97a 	bl	8569c <__sinit>
   853a8:	89a2      	ldrh	r2, [r4, #12]
   853aa:	b293      	uxth	r3, r2
   853ac:	0718      	lsls	r0, r3, #28
   853ae:	d420      	bmi.n	853f2 <__swsetup_r+0x5e>
   853b0:	06d9      	lsls	r1, r3, #27
   853b2:	d405      	bmi.n	853c0 <__swsetup_r+0x2c>
   853b4:	2309      	movs	r3, #9
   853b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   853ba:	602b      	str	r3, [r5, #0]
   853bc:	81a2      	strh	r2, [r4, #12]
   853be:	e03b      	b.n	85438 <__swsetup_r+0xa4>
   853c0:	0758      	lsls	r0, r3, #29
   853c2:	d512      	bpl.n	853ea <__swsetup_r+0x56>
   853c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   853c6:	b141      	cbz	r1, 853da <__swsetup_r+0x46>
   853c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
   853cc:	4299      	cmp	r1, r3
   853ce:	d002      	beq.n	853d6 <__swsetup_r+0x42>
   853d0:	4628      	mov	r0, r5
   853d2:	f000 fb3f 	bl	85a54 <_free_r>
   853d6:	2300      	movs	r3, #0
   853d8:	6323      	str	r3, [r4, #48]	; 0x30
   853da:	89a3      	ldrh	r3, [r4, #12]
   853dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   853e0:	81a3      	strh	r3, [r4, #12]
   853e2:	2300      	movs	r3, #0
   853e4:	6063      	str	r3, [r4, #4]
   853e6:	6923      	ldr	r3, [r4, #16]
   853e8:	6023      	str	r3, [r4, #0]
   853ea:	89a3      	ldrh	r3, [r4, #12]
   853ec:	f043 0308 	orr.w	r3, r3, #8
   853f0:	81a3      	strh	r3, [r4, #12]
   853f2:	6923      	ldr	r3, [r4, #16]
   853f4:	b94b      	cbnz	r3, 8540a <__swsetup_r+0x76>
   853f6:	89a3      	ldrh	r3, [r4, #12]
   853f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
   853fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85400:	d003      	beq.n	8540a <__swsetup_r+0x76>
   85402:	4628      	mov	r0, r5
   85404:	4621      	mov	r1, r4
   85406:	f001 f8d3 	bl	865b0 <__smakebuf_r>
   8540a:	89a3      	ldrh	r3, [r4, #12]
   8540c:	f013 0201 	ands.w	r2, r3, #1
   85410:	d005      	beq.n	8541e <__swsetup_r+0x8a>
   85412:	2200      	movs	r2, #0
   85414:	60a2      	str	r2, [r4, #8]
   85416:	6962      	ldr	r2, [r4, #20]
   85418:	4252      	negs	r2, r2
   8541a:	61a2      	str	r2, [r4, #24]
   8541c:	e003      	b.n	85426 <__swsetup_r+0x92>
   8541e:	0799      	lsls	r1, r3, #30
   85420:	bf58      	it	pl
   85422:	6962      	ldrpl	r2, [r4, #20]
   85424:	60a2      	str	r2, [r4, #8]
   85426:	6922      	ldr	r2, [r4, #16]
   85428:	b94a      	cbnz	r2, 8543e <__swsetup_r+0xaa>
   8542a:	f003 0080 	and.w	r0, r3, #128	; 0x80
   8542e:	b280      	uxth	r0, r0
   85430:	b130      	cbz	r0, 85440 <__swsetup_r+0xac>
   85432:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85436:	81a3      	strh	r3, [r4, #12]
   85438:	f04f 30ff 	mov.w	r0, #4294967295
   8543c:	bd38      	pop	{r3, r4, r5, pc}
   8543e:	2000      	movs	r0, #0
   85440:	bd38      	pop	{r3, r4, r5, pc}
   85442:	bf00      	nop
   85444:	20070010 	.word	0x20070010

00085448 <__register_exitproc>:
   85448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8544c:	4698      	mov	r8, r3
   8544e:	4b22      	ldr	r3, [pc, #136]	; (854d8 <__register_exitproc+0x90>)
   85450:	4606      	mov	r6, r0
   85452:	681c      	ldr	r4, [r3, #0]
   85454:	460f      	mov	r7, r1
   85456:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
   8545a:	4691      	mov	r9, r2
   8545c:	b918      	cbnz	r0, 85466 <__register_exitproc+0x1e>
   8545e:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
   85462:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   85466:	6843      	ldr	r3, [r0, #4]
   85468:	2b1f      	cmp	r3, #31
   8546a:	dd16      	ble.n	8549a <__register_exitproc+0x52>
   8546c:	4b1b      	ldr	r3, [pc, #108]	; (854dc <__register_exitproc+0x94>)
   8546e:	b91b      	cbnz	r3, 85478 <__register_exitproc+0x30>
   85470:	f04f 30ff 	mov.w	r0, #4294967295
   85474:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   85478:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8547c:	f001 f8fc 	bl	86678 <malloc>
   85480:	2800      	cmp	r0, #0
   85482:	d0f5      	beq.n	85470 <__register_exitproc+0x28>
   85484:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   85488:	2500      	movs	r5, #0
   8548a:	6045      	str	r5, [r0, #4]
   8548c:	6001      	str	r1, [r0, #0]
   8548e:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   85492:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
   85496:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
   8549a:	6844      	ldr	r4, [r0, #4]
   8549c:	b1a6      	cbz	r6, 854c8 <__register_exitproc+0x80>
   8549e:	2201      	movs	r2, #1
   854a0:	40a2      	lsls	r2, r4
   854a2:	eb00 0584 	add.w	r5, r0, r4, lsl #2
   854a6:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
   854aa:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
   854ae:	2e02      	cmp	r6, #2
   854b0:	ea41 0102 	orr.w	r1, r1, r2
   854b4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
   854b8:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
   854bc:	d104      	bne.n	854c8 <__register_exitproc+0x80>
   854be:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
   854c2:	431a      	orrs	r2, r3
   854c4:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
   854c8:	1c63      	adds	r3, r4, #1
   854ca:	3402      	adds	r4, #2
   854cc:	6043      	str	r3, [r0, #4]
   854ce:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
   854d2:	2000      	movs	r0, #0
   854d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   854d8:	00088b34 	.word	0x00088b34
   854dc:	00086679 	.word	0x00086679

000854e0 <register_fini>:
   854e0:	4b02      	ldr	r3, [pc, #8]	; (854ec <register_fini+0xc>)
   854e2:	b113      	cbz	r3, 854ea <register_fini+0xa>
   854e4:	4802      	ldr	r0, [pc, #8]	; (854f0 <register_fini+0x10>)
   854e6:	f7fd bf13 	b.w	83310 <atexit>
   854ea:	4770      	bx	lr
   854ec:	00000000 	.word	0x00000000
   854f0:	00083325 	.word	0x00083325

000854f4 <__sflush_r>:
   854f4:	898a      	ldrh	r2, [r1, #12]
   854f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   854fa:	b293      	uxth	r3, r2
   854fc:	4605      	mov	r5, r0
   854fe:	0718      	lsls	r0, r3, #28
   85500:	460c      	mov	r4, r1
   85502:	d45e      	bmi.n	855c2 <__sflush_r+0xce>
   85504:	684b      	ldr	r3, [r1, #4]
   85506:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   8550a:	2b00      	cmp	r3, #0
   8550c:	818a      	strh	r2, [r1, #12]
   8550e:	dc02      	bgt.n	85516 <__sflush_r+0x22>
   85510:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   85512:	2b00      	cmp	r3, #0
   85514:	dd18      	ble.n	85548 <__sflush_r+0x54>
   85516:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   85518:	b1b6      	cbz	r6, 85548 <__sflush_r+0x54>
   8551a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
   8551e:	2300      	movs	r3, #0
   85520:	b292      	uxth	r2, r2
   85522:	682f      	ldr	r7, [r5, #0]
   85524:	602b      	str	r3, [r5, #0]
   85526:	b10a      	cbz	r2, 8552c <__sflush_r+0x38>
   85528:	6d22      	ldr	r2, [r4, #80]	; 0x50
   8552a:	e010      	b.n	8554e <__sflush_r+0x5a>
   8552c:	69e1      	ldr	r1, [r4, #28]
   8552e:	4628      	mov	r0, r5
   85530:	2301      	movs	r3, #1
   85532:	47b0      	blx	r6
   85534:	1c41      	adds	r1, r0, #1
   85536:	4602      	mov	r2, r0
   85538:	d109      	bne.n	8554e <__sflush_r+0x5a>
   8553a:	682b      	ldr	r3, [r5, #0]
   8553c:	b13b      	cbz	r3, 8554e <__sflush_r+0x5a>
   8553e:	2b1d      	cmp	r3, #29
   85540:	d001      	beq.n	85546 <__sflush_r+0x52>
   85542:	2b16      	cmp	r3, #22
   85544:	d14a      	bne.n	855dc <__sflush_r+0xe8>
   85546:	602f      	str	r7, [r5, #0]
   85548:	2000      	movs	r0, #0
   8554a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8554e:	89a3      	ldrh	r3, [r4, #12]
   85550:	075b      	lsls	r3, r3, #29
   85552:	d505      	bpl.n	85560 <__sflush_r+0x6c>
   85554:	6863      	ldr	r3, [r4, #4]
   85556:	1ad2      	subs	r2, r2, r3
   85558:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8555a:	b10b      	cbz	r3, 85560 <__sflush_r+0x6c>
   8555c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8555e:	1ad2      	subs	r2, r2, r3
   85560:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   85562:	4628      	mov	r0, r5
   85564:	69e1      	ldr	r1, [r4, #28]
   85566:	2300      	movs	r3, #0
   85568:	47b0      	blx	r6
   8556a:	1c46      	adds	r6, r0, #1
   8556c:	89a2      	ldrh	r2, [r4, #12]
   8556e:	d105      	bne.n	8557c <__sflush_r+0x88>
   85570:	682b      	ldr	r3, [r5, #0]
   85572:	b11b      	cbz	r3, 8557c <__sflush_r+0x88>
   85574:	2b1d      	cmp	r3, #29
   85576:	d001      	beq.n	8557c <__sflush_r+0x88>
   85578:	2b16      	cmp	r3, #22
   8557a:	d11d      	bne.n	855b8 <__sflush_r+0xc4>
   8557c:	2300      	movs	r3, #0
   8557e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   85582:	b292      	uxth	r2, r2
   85584:	6063      	str	r3, [r4, #4]
   85586:	6923      	ldr	r3, [r4, #16]
   85588:	04d1      	lsls	r1, r2, #19
   8558a:	81a2      	strh	r2, [r4, #12]
   8558c:	6023      	str	r3, [r4, #0]
   8558e:	d504      	bpl.n	8559a <__sflush_r+0xa6>
   85590:	1c42      	adds	r2, r0, #1
   85592:	d101      	bne.n	85598 <__sflush_r+0xa4>
   85594:	682b      	ldr	r3, [r5, #0]
   85596:	b903      	cbnz	r3, 8559a <__sflush_r+0xa6>
   85598:	6520      	str	r0, [r4, #80]	; 0x50
   8559a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8559c:	602f      	str	r7, [r5, #0]
   8559e:	2900      	cmp	r1, #0
   855a0:	d0d2      	beq.n	85548 <__sflush_r+0x54>
   855a2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   855a6:	4299      	cmp	r1, r3
   855a8:	d002      	beq.n	855b0 <__sflush_r+0xbc>
   855aa:	4628      	mov	r0, r5
   855ac:	f000 fa52 	bl	85a54 <_free_r>
   855b0:	2000      	movs	r0, #0
   855b2:	6320      	str	r0, [r4, #48]	; 0x30
   855b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   855bc:	81a2      	strh	r2, [r4, #12]
   855be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855c2:	690e      	ldr	r6, [r1, #16]
   855c4:	2e00      	cmp	r6, #0
   855c6:	d0bf      	beq.n	85548 <__sflush_r+0x54>
   855c8:	079b      	lsls	r3, r3, #30
   855ca:	680a      	ldr	r2, [r1, #0]
   855cc:	bf0c      	ite	eq
   855ce:	694b      	ldreq	r3, [r1, #20]
   855d0:	2300      	movne	r3, #0
   855d2:	ebc6 0802 	rsb	r8, r6, r2
   855d6:	600e      	str	r6, [r1, #0]
   855d8:	608b      	str	r3, [r1, #8]
   855da:	e012      	b.n	85602 <__sflush_r+0x10e>
   855dc:	89a3      	ldrh	r3, [r4, #12]
   855de:	f04f 30ff 	mov.w	r0, #4294967295
   855e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   855e6:	81a3      	strh	r3, [r4, #12]
   855e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855ec:	6a67      	ldr	r7, [r4, #36]	; 0x24
   855ee:	4628      	mov	r0, r5
   855f0:	69e1      	ldr	r1, [r4, #28]
   855f2:	4632      	mov	r2, r6
   855f4:	4643      	mov	r3, r8
   855f6:	47b8      	blx	r7
   855f8:	2800      	cmp	r0, #0
   855fa:	ddef      	ble.n	855dc <__sflush_r+0xe8>
   855fc:	4406      	add	r6, r0
   855fe:	ebc0 0808 	rsb	r8, r0, r8
   85602:	f1b8 0f00 	cmp.w	r8, #0
   85606:	dcf1      	bgt.n	855ec <__sflush_r+0xf8>
   85608:	e79e      	b.n	85548 <__sflush_r+0x54>

0008560a <_fflush_r>:
   8560a:	b538      	push	{r3, r4, r5, lr}
   8560c:	460c      	mov	r4, r1
   8560e:	4605      	mov	r5, r0
   85610:	b118      	cbz	r0, 8561a <_fflush_r+0x10>
   85612:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85614:	b90b      	cbnz	r3, 8561a <_fflush_r+0x10>
   85616:	f000 f841 	bl	8569c <__sinit>
   8561a:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   8561e:	b128      	cbz	r0, 8562c <_fflush_r+0x22>
   85620:	4628      	mov	r0, r5
   85622:	4621      	mov	r1, r4
   85624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85628:	f7ff bf64 	b.w	854f4 <__sflush_r>
   8562c:	bd38      	pop	{r3, r4, r5, pc}

0008562e <fflush>:
   8562e:	4601      	mov	r1, r0
   85630:	b920      	cbnz	r0, 8563c <fflush+0xe>
   85632:	4b04      	ldr	r3, [pc, #16]	; (85644 <fflush+0x16>)
   85634:	4904      	ldr	r1, [pc, #16]	; (85648 <fflush+0x1a>)
   85636:	6818      	ldr	r0, [r3, #0]
   85638:	f000 bc2c 	b.w	85e94 <_fwalk_reent>
   8563c:	4b03      	ldr	r3, [pc, #12]	; (8564c <fflush+0x1e>)
   8563e:	6818      	ldr	r0, [r3, #0]
   85640:	f7ff bfe3 	b.w	8560a <_fflush_r>
   85644:	00088b34 	.word	0x00088b34
   85648:	0008560b 	.word	0x0008560b
   8564c:	20070010 	.word	0x20070010

00085650 <__fp_lock>:
   85650:	2000      	movs	r0, #0
   85652:	4770      	bx	lr

00085654 <__fp_unlock>:
   85654:	2000      	movs	r0, #0
   85656:	4770      	bx	lr

00085658 <_cleanup_r>:
   85658:	4901      	ldr	r1, [pc, #4]	; (85660 <_cleanup_r+0x8>)
   8565a:	f000 bbff 	b.w	85e5c <_fwalk>
   8565e:	bf00      	nop
   85660:	00088225 	.word	0x00088225

00085664 <__sfmoreglue>:
   85664:	b570      	push	{r4, r5, r6, lr}
   85666:	1e4b      	subs	r3, r1, #1
   85668:	2568      	movs	r5, #104	; 0x68
   8566a:	435d      	muls	r5, r3
   8566c:	460e      	mov	r6, r1
   8566e:	f105 0174 	add.w	r1, r5, #116	; 0x74
   85672:	f001 f811 	bl	86698 <_malloc_r>
   85676:	4604      	mov	r4, r0
   85678:	b140      	cbz	r0, 8568c <__sfmoreglue+0x28>
   8567a:	2100      	movs	r1, #0
   8567c:	e880 0042 	stmia.w	r0, {r1, r6}
   85680:	300c      	adds	r0, #12
   85682:	60a0      	str	r0, [r4, #8]
   85684:	f105 0268 	add.w	r2, r5, #104	; 0x68
   85688:	f7fd fed1 	bl	8342e <memset>
   8568c:	4620      	mov	r0, r4
   8568e:	bd70      	pop	{r4, r5, r6, pc}

00085690 <_cleanup>:
   85690:	4b01      	ldr	r3, [pc, #4]	; (85698 <_cleanup+0x8>)
   85692:	6818      	ldr	r0, [r3, #0]
   85694:	f7ff bfe0 	b.w	85658 <_cleanup_r>
   85698:	00088b34 	.word	0x00088b34

0008569c <__sinit>:
   8569c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   856a0:	6b84      	ldr	r4, [r0, #56]	; 0x38
   856a2:	4606      	mov	r6, r0
   856a4:	2c00      	cmp	r4, #0
   856a6:	d162      	bne.n	8576e <__sinit+0xd2>
   856a8:	4b32      	ldr	r3, [pc, #200]	; (85774 <__sinit+0xd8>)
   856aa:	6845      	ldr	r5, [r0, #4]
   856ac:	63c3      	str	r3, [r0, #60]	; 0x3c
   856ae:	2303      	movs	r3, #3
   856b0:	f8c0 32e4 	str.w	r3, [r0, #740]	; 0x2e4
   856b4:	f500 733b 	add.w	r3, r0, #748	; 0x2ec
   856b8:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8
   856bc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8577c <__sinit+0xe0>
   856c0:	2304      	movs	r3, #4
   856c2:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 85780 <__sinit+0xe4>
   856c6:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 85784 <__sinit+0xe8>
   856ca:	4f2b      	ldr	r7, [pc, #172]	; (85778 <__sinit+0xdc>)
   856cc:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
   856d0:	4621      	mov	r1, r4
   856d2:	81ab      	strh	r3, [r5, #12]
   856d4:	602c      	str	r4, [r5, #0]
   856d6:	606c      	str	r4, [r5, #4]
   856d8:	60ac      	str	r4, [r5, #8]
   856da:	666c      	str	r4, [r5, #100]	; 0x64
   856dc:	81ec      	strh	r4, [r5, #14]
   856de:	612c      	str	r4, [r5, #16]
   856e0:	616c      	str	r4, [r5, #20]
   856e2:	61ac      	str	r4, [r5, #24]
   856e4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   856e8:	2208      	movs	r2, #8
   856ea:	f7fd fea0 	bl	8342e <memset>
   856ee:	61ed      	str	r5, [r5, #28]
   856f0:	f8c5 a020 	str.w	sl, [r5, #32]
   856f4:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
   856f8:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
   856fc:	62ef      	str	r7, [r5, #44]	; 0x2c
   856fe:	68b5      	ldr	r5, [r6, #8]
   85700:	2309      	movs	r3, #9
   85702:	f04f 0b01 	mov.w	fp, #1
   85706:	81ab      	strh	r3, [r5, #12]
   85708:	602c      	str	r4, [r5, #0]
   8570a:	606c      	str	r4, [r5, #4]
   8570c:	60ac      	str	r4, [r5, #8]
   8570e:	666c      	str	r4, [r5, #100]	; 0x64
   85710:	f8a5 b00e 	strh.w	fp, [r5, #14]
   85714:	612c      	str	r4, [r5, #16]
   85716:	616c      	str	r4, [r5, #20]
   85718:	61ac      	str	r4, [r5, #24]
   8571a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8571e:	4621      	mov	r1, r4
   85720:	2208      	movs	r2, #8
   85722:	f7fd fe84 	bl	8342e <memset>
   85726:	61ed      	str	r5, [r5, #28]
   85728:	f8c5 a020 	str.w	sl, [r5, #32]
   8572c:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
   85730:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
   85734:	62ef      	str	r7, [r5, #44]	; 0x2c
   85736:	68f5      	ldr	r5, [r6, #12]
   85738:	2312      	movs	r3, #18
   8573a:	81ab      	strh	r3, [r5, #12]
   8573c:	2302      	movs	r3, #2
   8573e:	602c      	str	r4, [r5, #0]
   85740:	606c      	str	r4, [r5, #4]
   85742:	60ac      	str	r4, [r5, #8]
   85744:	666c      	str	r4, [r5, #100]	; 0x64
   85746:	81eb      	strh	r3, [r5, #14]
   85748:	612c      	str	r4, [r5, #16]
   8574a:	616c      	str	r4, [r5, #20]
   8574c:	61ac      	str	r4, [r5, #24]
   8574e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85752:	4621      	mov	r1, r4
   85754:	2208      	movs	r2, #8
   85756:	f7fd fe6a 	bl	8342e <memset>
   8575a:	61ed      	str	r5, [r5, #28]
   8575c:	f8c5 a020 	str.w	sl, [r5, #32]
   85760:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
   85764:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
   85768:	62ef      	str	r7, [r5, #44]	; 0x2c
   8576a:	f8c6 b038 	str.w	fp, [r6, #56]	; 0x38
   8576e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85772:	bf00      	nop
   85774:	00085659 	.word	0x00085659
   85778:	0008794f 	.word	0x0008794f
   8577c:	000878cd 	.word	0x000878cd
   85780:	000878f3 	.word	0x000878f3
   85784:	0008792b 	.word	0x0008792b

00085788 <__sfp>:
   85788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8578a:	4b1c      	ldr	r3, [pc, #112]	; (857fc <__sfp+0x74>)
   8578c:	4607      	mov	r7, r0
   8578e:	681e      	ldr	r6, [r3, #0]
   85790:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   85792:	b913      	cbnz	r3, 8579a <__sfp+0x12>
   85794:	4630      	mov	r0, r6
   85796:	f7ff ff81 	bl	8569c <__sinit>
   8579a:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
   8579e:	68b4      	ldr	r4, [r6, #8]
   857a0:	6873      	ldr	r3, [r6, #4]
   857a2:	3b01      	subs	r3, #1
   857a4:	d404      	bmi.n	857b0 <__sfp+0x28>
   857a6:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   857aa:	b175      	cbz	r5, 857ca <__sfp+0x42>
   857ac:	3468      	adds	r4, #104	; 0x68
   857ae:	e7f8      	b.n	857a2 <__sfp+0x1a>
   857b0:	6833      	ldr	r3, [r6, #0]
   857b2:	b92b      	cbnz	r3, 857c0 <__sfp+0x38>
   857b4:	4638      	mov	r0, r7
   857b6:	2104      	movs	r1, #4
   857b8:	f7ff ff54 	bl	85664 <__sfmoreglue>
   857bc:	6030      	str	r0, [r6, #0]
   857be:	b108      	cbz	r0, 857c4 <__sfp+0x3c>
   857c0:	6836      	ldr	r6, [r6, #0]
   857c2:	e7ec      	b.n	8579e <__sfp+0x16>
   857c4:	230c      	movs	r3, #12
   857c6:	603b      	str	r3, [r7, #0]
   857c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   857ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
   857ce:	81e3      	strh	r3, [r4, #14]
   857d0:	2301      	movs	r3, #1
   857d2:	81a3      	strh	r3, [r4, #12]
   857d4:	6665      	str	r5, [r4, #100]	; 0x64
   857d6:	6025      	str	r5, [r4, #0]
   857d8:	60a5      	str	r5, [r4, #8]
   857da:	6065      	str	r5, [r4, #4]
   857dc:	6125      	str	r5, [r4, #16]
   857de:	6165      	str	r5, [r4, #20]
   857e0:	61a5      	str	r5, [r4, #24]
   857e2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   857e6:	4629      	mov	r1, r5
   857e8:	2208      	movs	r2, #8
   857ea:	f7fd fe20 	bl	8342e <memset>
   857ee:	6325      	str	r5, [r4, #48]	; 0x30
   857f0:	6365      	str	r5, [r4, #52]	; 0x34
   857f2:	6465      	str	r5, [r4, #68]	; 0x44
   857f4:	64a5      	str	r5, [r4, #72]	; 0x48
   857f6:	4620      	mov	r0, r4
   857f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   857fa:	bf00      	nop
   857fc:	00088b34 	.word	0x00088b34

00085800 <__sfp_lock_acquire>:
   85800:	4770      	bx	lr

00085802 <__sfp_lock_release>:
   85802:	4770      	bx	lr

00085804 <__sinit_lock_acquire>:
   85804:	4770      	bx	lr

00085806 <__sinit_lock_release>:
   85806:	4770      	bx	lr

00085808 <__fp_lock_all>:
   85808:	4b02      	ldr	r3, [pc, #8]	; (85814 <__fp_lock_all+0xc>)
   8580a:	4903      	ldr	r1, [pc, #12]	; (85818 <__fp_lock_all+0x10>)
   8580c:	6818      	ldr	r0, [r3, #0]
   8580e:	f000 bb25 	b.w	85e5c <_fwalk>
   85812:	bf00      	nop
   85814:	20070010 	.word	0x20070010
   85818:	00085651 	.word	0x00085651

0008581c <__fp_unlock_all>:
   8581c:	4b02      	ldr	r3, [pc, #8]	; (85828 <__fp_unlock_all+0xc>)
   8581e:	4903      	ldr	r1, [pc, #12]	; (8582c <__fp_unlock_all+0x10>)
   85820:	6818      	ldr	r0, [r3, #0]
   85822:	f000 bb1b 	b.w	85e5c <_fwalk>
   85826:	bf00      	nop
   85828:	20070010 	.word	0x20070010
   8582c:	00085655 	.word	0x00085655

00085830 <_fputwc_r>:
   85830:	8993      	ldrh	r3, [r2, #12]
   85832:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   85836:	460e      	mov	r6, r1
   85838:	0499      	lsls	r1, r3, #18
   8583a:	4680      	mov	r8, r0
   8583c:	4614      	mov	r4, r2
   8583e:	d406      	bmi.n	8584e <_fputwc_r+0x1e>
   85840:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   85844:	8193      	strh	r3, [r2, #12]
   85846:	6e53      	ldr	r3, [r2, #100]	; 0x64
   85848:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8584c:	6653      	str	r3, [r2, #100]	; 0x64
   8584e:	f000 fe91 	bl	86574 <__locale_mb_cur_max>
   85852:	2801      	cmp	r0, #1
   85854:	d106      	bne.n	85864 <_fputwc_r+0x34>
   85856:	1e73      	subs	r3, r6, #1
   85858:	2bfe      	cmp	r3, #254	; 0xfe
   8585a:	d803      	bhi.n	85864 <_fputwc_r+0x34>
   8585c:	f88d 6004 	strb.w	r6, [sp, #4]
   85860:	4607      	mov	r7, r0
   85862:	e00e      	b.n	85882 <_fputwc_r+0x52>
   85864:	4632      	mov	r2, r6
   85866:	4640      	mov	r0, r8
   85868:	a901      	add	r1, sp, #4
   8586a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8586e:	f002 fbf3 	bl	88058 <_wcrtomb_r>
   85872:	1c42      	adds	r2, r0, #1
   85874:	4607      	mov	r7, r0
   85876:	d104      	bne.n	85882 <_fputwc_r+0x52>
   85878:	89a3      	ldrh	r3, [r4, #12]
   8587a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8587e:	81a3      	strh	r3, [r4, #12]
   85880:	e02b      	b.n	858da <_fputwc_r+0xaa>
   85882:	2500      	movs	r5, #0
   85884:	42bd      	cmp	r5, r7
   85886:	d024      	beq.n	858d2 <_fputwc_r+0xa2>
   85888:	68a2      	ldr	r2, [r4, #8]
   8588a:	ab01      	add	r3, sp, #4
   8588c:	3a01      	subs	r2, #1
   8588e:	2a00      	cmp	r2, #0
   85890:	60a2      	str	r2, [r4, #8]
   85892:	da16      	bge.n	858c2 <_fputwc_r+0x92>
   85894:	69a1      	ldr	r1, [r4, #24]
   85896:	428a      	cmp	r2, r1
   85898:	db08      	blt.n	858ac <_fputwc_r+0x7c>
   8589a:	5d5b      	ldrb	r3, [r3, r5]
   8589c:	6822      	ldr	r2, [r4, #0]
   8589e:	7013      	strb	r3, [r2, #0]
   858a0:	6823      	ldr	r3, [r4, #0]
   858a2:	7819      	ldrb	r1, [r3, #0]
   858a4:	290a      	cmp	r1, #10
   858a6:	d110      	bne.n	858ca <_fputwc_r+0x9a>
   858a8:	4640      	mov	r0, r8
   858aa:	e001      	b.n	858b0 <_fputwc_r+0x80>
   858ac:	5d59      	ldrb	r1, [r3, r5]
   858ae:	4640      	mov	r0, r8
   858b0:	4622      	mov	r2, r4
   858b2:	f002 fb7f 	bl	87fb4 <__swbuf_r>
   858b6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   858ba:	4258      	negs	r0, r3
   858bc:	4158      	adcs	r0, r3
   858be:	b130      	cbz	r0, 858ce <_fputwc_r+0x9e>
   858c0:	e009      	b.n	858d6 <_fputwc_r+0xa6>
   858c2:	5d5b      	ldrb	r3, [r3, r5]
   858c4:	6822      	ldr	r2, [r4, #0]
   858c6:	7013      	strb	r3, [r2, #0]
   858c8:	6823      	ldr	r3, [r4, #0]
   858ca:	3301      	adds	r3, #1
   858cc:	6023      	str	r3, [r4, #0]
   858ce:	3501      	adds	r5, #1
   858d0:	e7d8      	b.n	85884 <_fputwc_r+0x54>
   858d2:	4630      	mov	r0, r6
   858d4:	e001      	b.n	858da <_fputwc_r+0xaa>
   858d6:	f04f 30ff 	mov.w	r0, #4294967295
   858da:	b002      	add	sp, #8
   858dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000858e0 <fputwc>:
   858e0:	4b08      	ldr	r3, [pc, #32]	; (85904 <fputwc+0x24>)
   858e2:	b570      	push	{r4, r5, r6, lr}
   858e4:	681c      	ldr	r4, [r3, #0]
   858e6:	4606      	mov	r6, r0
   858e8:	460d      	mov	r5, r1
   858ea:	b124      	cbz	r4, 858f6 <fputwc+0x16>
   858ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   858ee:	b913      	cbnz	r3, 858f6 <fputwc+0x16>
   858f0:	4620      	mov	r0, r4
   858f2:	f7ff fed3 	bl	8569c <__sinit>
   858f6:	4620      	mov	r0, r4
   858f8:	4631      	mov	r1, r6
   858fa:	462a      	mov	r2, r5
   858fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   85900:	f7ff bf96 	b.w	85830 <_fputwc_r>
   85904:	20070010 	.word	0x20070010

00085908 <_fread_r>:
   85908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8590c:	4692      	mov	sl, r2
   8590e:	435a      	muls	r2, r3
   85910:	4681      	mov	r9, r0
   85912:	460f      	mov	r7, r1
   85914:	4698      	mov	r8, r3
   85916:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   85918:	4693      	mov	fp, r2
   8591a:	d039      	beq.n	85990 <_fread_r+0x88>
   8591c:	b118      	cbz	r0, 85926 <_fread_r+0x1e>
   8591e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85920:	b90b      	cbnz	r3, 85926 <_fread_r+0x1e>
   85922:	f7ff febb 	bl	8569c <__sinit>
   85926:	89a3      	ldrh	r3, [r4, #12]
   85928:	049a      	lsls	r2, r3, #18
   8592a:	d406      	bmi.n	8593a <_fread_r+0x32>
   8592c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   85930:	81a3      	strh	r3, [r4, #12]
   85932:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85934:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   85938:	6663      	str	r3, [r4, #100]	; 0x64
   8593a:	6863      	ldr	r3, [r4, #4]
   8593c:	2b00      	cmp	r3, #0
   8593e:	da01      	bge.n	85944 <_fread_r+0x3c>
   85940:	2300      	movs	r3, #0
   85942:	6063      	str	r3, [r4, #4]
   85944:	465d      	mov	r5, fp
   85946:	6866      	ldr	r6, [r4, #4]
   85948:	4638      	mov	r0, r7
   8594a:	42b5      	cmp	r5, r6
   8594c:	6821      	ldr	r1, [r4, #0]
   8594e:	d913      	bls.n	85978 <_fread_r+0x70>
   85950:	4632      	mov	r2, r6
   85952:	f7fd fd63 	bl	8341c <memcpy>
   85956:	6823      	ldr	r3, [r4, #0]
   85958:	4648      	mov	r0, r9
   8595a:	4433      	add	r3, r6
   8595c:	6023      	str	r3, [r4, #0]
   8595e:	4621      	mov	r1, r4
   85960:	4437      	add	r7, r6
   85962:	1bad      	subs	r5, r5, r6
   85964:	f001 fecd 	bl	87702 <__srefill_r>
   85968:	2800      	cmp	r0, #0
   8596a:	d0ec      	beq.n	85946 <_fread_r+0x3e>
   8596c:	ebc5 0b0b 	rsb	fp, r5, fp
   85970:	fbbb f0fa 	udiv	r0, fp, sl
   85974:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85978:	462a      	mov	r2, r5
   8597a:	f7fd fd4f 	bl	8341c <memcpy>
   8597e:	6863      	ldr	r3, [r4, #4]
   85980:	4640      	mov	r0, r8
   85982:	1b5b      	subs	r3, r3, r5
   85984:	6063      	str	r3, [r4, #4]
   85986:	6823      	ldr	r3, [r4, #0]
   85988:	441d      	add	r5, r3
   8598a:	6025      	str	r5, [r4, #0]
   8598c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85990:	4610      	mov	r0, r2
   85992:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00085996 <fread>:
   85996:	b573      	push	{r0, r1, r4, r5, r6, lr}
   85998:	9300      	str	r3, [sp, #0]
   8599a:	4b06      	ldr	r3, [pc, #24]	; (859b4 <fread+0x1e>)
   8599c:	4606      	mov	r6, r0
   8599e:	460d      	mov	r5, r1
   859a0:	4614      	mov	r4, r2
   859a2:	6818      	ldr	r0, [r3, #0]
   859a4:	4631      	mov	r1, r6
   859a6:	462a      	mov	r2, r5
   859a8:	4623      	mov	r3, r4
   859aa:	f7ff ffad 	bl	85908 <_fread_r>
   859ae:	b002      	add	sp, #8
   859b0:	bd70      	pop	{r4, r5, r6, pc}
   859b2:	bf00      	nop
   859b4:	20070010 	.word	0x20070010

000859b8 <_malloc_trim_r>:
   859b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   859ba:	4d23      	ldr	r5, [pc, #140]	; (85a48 <_malloc_trim_r+0x90>)
   859bc:	460e      	mov	r6, r1
   859be:	4604      	mov	r4, r0
   859c0:	f001 f8ff 	bl	86bc2 <__malloc_lock>
   859c4:	68ab      	ldr	r3, [r5, #8]
   859c6:	685f      	ldr	r7, [r3, #4]
   859c8:	f027 0703 	bic.w	r7, r7, #3
   859cc:	1bbe      	subs	r6, r7, r6
   859ce:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
   859d2:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
   859d6:	f026 060f 	bic.w	r6, r6, #15
   859da:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
   859de:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
   859e2:	da04      	bge.n	859ee <_malloc_trim_r+0x36>
   859e4:	4620      	mov	r0, r4
   859e6:	f001 f8ed 	bl	86bc4 <__malloc_unlock>
   859ea:	2000      	movs	r0, #0
   859ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   859ee:	4620      	mov	r0, r4
   859f0:	2100      	movs	r1, #0
   859f2:	f001 ff25 	bl	87840 <_sbrk_r>
   859f6:	68ab      	ldr	r3, [r5, #8]
   859f8:	443b      	add	r3, r7
   859fa:	4298      	cmp	r0, r3
   859fc:	d1f2      	bne.n	859e4 <_malloc_trim_r+0x2c>
   859fe:	4620      	mov	r0, r4
   85a00:	4271      	negs	r1, r6
   85a02:	f001 ff1d 	bl	87840 <_sbrk_r>
   85a06:	3001      	adds	r0, #1
   85a08:	d110      	bne.n	85a2c <_malloc_trim_r+0x74>
   85a0a:	4620      	mov	r0, r4
   85a0c:	2100      	movs	r1, #0
   85a0e:	f001 ff17 	bl	87840 <_sbrk_r>
   85a12:	68ab      	ldr	r3, [r5, #8]
   85a14:	1ac2      	subs	r2, r0, r3
   85a16:	2a0f      	cmp	r2, #15
   85a18:	dde4      	ble.n	859e4 <_malloc_trim_r+0x2c>
   85a1a:	490c      	ldr	r1, [pc, #48]	; (85a4c <_malloc_trim_r+0x94>)
   85a1c:	f042 0201 	orr.w	r2, r2, #1
   85a20:	6809      	ldr	r1, [r1, #0]
   85a22:	605a      	str	r2, [r3, #4]
   85a24:	1a40      	subs	r0, r0, r1
   85a26:	490a      	ldr	r1, [pc, #40]	; (85a50 <_malloc_trim_r+0x98>)
   85a28:	6008      	str	r0, [r1, #0]
   85a2a:	e7db      	b.n	859e4 <_malloc_trim_r+0x2c>
   85a2c:	68ab      	ldr	r3, [r5, #8]
   85a2e:	1bbf      	subs	r7, r7, r6
   85a30:	f047 0701 	orr.w	r7, r7, #1
   85a34:	605f      	str	r7, [r3, #4]
   85a36:	4b06      	ldr	r3, [pc, #24]	; (85a50 <_malloc_trim_r+0x98>)
   85a38:	4620      	mov	r0, r4
   85a3a:	681a      	ldr	r2, [r3, #0]
   85a3c:	1b96      	subs	r6, r2, r6
   85a3e:	601e      	str	r6, [r3, #0]
   85a40:	f001 f8c0 	bl	86bc4 <__malloc_unlock>
   85a44:	2001      	movs	r0, #1
   85a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85a48:	200704c0 	.word	0x200704c0
   85a4c:	200708c8 	.word	0x200708c8
   85a50:	2007abf4 	.word	0x2007abf4

00085a54 <_free_r>:
   85a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85a56:	4606      	mov	r6, r0
   85a58:	460d      	mov	r5, r1
   85a5a:	2900      	cmp	r1, #0
   85a5c:	f000 80a9 	beq.w	85bb2 <_free_r+0x15e>
   85a60:	f001 f8af 	bl	86bc2 <__malloc_lock>
   85a64:	f855 cc04 	ldr.w	ip, [r5, #-4]
   85a68:	4c52      	ldr	r4, [pc, #328]	; (85bb4 <_free_r+0x160>)
   85a6a:	f1a5 0308 	sub.w	r3, r5, #8
   85a6e:	f02c 0201 	bic.w	r2, ip, #1
   85a72:	1898      	adds	r0, r3, r2
   85a74:	68a1      	ldr	r1, [r4, #8]
   85a76:	6847      	ldr	r7, [r0, #4]
   85a78:	4288      	cmp	r0, r1
   85a7a:	f027 0703 	bic.w	r7, r7, #3
   85a7e:	f00c 0101 	and.w	r1, ip, #1
   85a82:	d11b      	bne.n	85abc <_free_r+0x68>
   85a84:	443a      	add	r2, r7
   85a86:	b939      	cbnz	r1, 85a98 <_free_r+0x44>
   85a88:	f855 1c08 	ldr.w	r1, [r5, #-8]
   85a8c:	1a5b      	subs	r3, r3, r1
   85a8e:	6898      	ldr	r0, [r3, #8]
   85a90:	440a      	add	r2, r1
   85a92:	68d9      	ldr	r1, [r3, #12]
   85a94:	60c1      	str	r1, [r0, #12]
   85a96:	6088      	str	r0, [r1, #8]
   85a98:	f042 0101 	orr.w	r1, r2, #1
   85a9c:	6059      	str	r1, [r3, #4]
   85a9e:	60a3      	str	r3, [r4, #8]
   85aa0:	4b45      	ldr	r3, [pc, #276]	; (85bb8 <_free_r+0x164>)
   85aa2:	681b      	ldr	r3, [r3, #0]
   85aa4:	429a      	cmp	r2, r3
   85aa6:	d304      	bcc.n	85ab2 <_free_r+0x5e>
   85aa8:	4b44      	ldr	r3, [pc, #272]	; (85bbc <_free_r+0x168>)
   85aaa:	4630      	mov	r0, r6
   85aac:	6819      	ldr	r1, [r3, #0]
   85aae:	f7ff ff83 	bl	859b8 <_malloc_trim_r>
   85ab2:	4630      	mov	r0, r6
   85ab4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   85ab8:	f001 b884 	b.w	86bc4 <__malloc_unlock>
   85abc:	6047      	str	r7, [r0, #4]
   85abe:	b979      	cbnz	r1, 85ae0 <_free_r+0x8c>
   85ac0:	f855 5c08 	ldr.w	r5, [r5, #-8]
   85ac4:	f104 0c08 	add.w	ip, r4, #8
   85ac8:	1b5b      	subs	r3, r3, r5
   85aca:	442a      	add	r2, r5
   85acc:	689d      	ldr	r5, [r3, #8]
   85ace:	4565      	cmp	r5, ip
   85ad0:	d008      	beq.n	85ae4 <_free_r+0x90>
   85ad2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
   85ad6:	f8c5 c00c 	str.w	ip, [r5, #12]
   85ada:	f8cc 5008 	str.w	r5, [ip, #8]
   85ade:	e002      	b.n	85ae6 <_free_r+0x92>
   85ae0:	2100      	movs	r1, #0
   85ae2:	e000      	b.n	85ae6 <_free_r+0x92>
   85ae4:	2101      	movs	r1, #1
   85ae6:	19c5      	adds	r5, r0, r7
   85ae8:	686d      	ldr	r5, [r5, #4]
   85aea:	07ed      	lsls	r5, r5, #31
   85aec:	d40e      	bmi.n	85b0c <_free_r+0xb8>
   85aee:	443a      	add	r2, r7
   85af0:	6885      	ldr	r5, [r0, #8]
   85af2:	b941      	cbnz	r1, 85b06 <_free_r+0xb2>
   85af4:	4f32      	ldr	r7, [pc, #200]	; (85bc0 <_free_r+0x16c>)
   85af6:	42bd      	cmp	r5, r7
   85af8:	d105      	bne.n	85b06 <_free_r+0xb2>
   85afa:	6163      	str	r3, [r4, #20]
   85afc:	6123      	str	r3, [r4, #16]
   85afe:	2101      	movs	r1, #1
   85b00:	60dd      	str	r5, [r3, #12]
   85b02:	609d      	str	r5, [r3, #8]
   85b04:	e002      	b.n	85b0c <_free_r+0xb8>
   85b06:	68c0      	ldr	r0, [r0, #12]
   85b08:	60e8      	str	r0, [r5, #12]
   85b0a:	6085      	str	r5, [r0, #8]
   85b0c:	f042 0001 	orr.w	r0, r2, #1
   85b10:	6058      	str	r0, [r3, #4]
   85b12:	509a      	str	r2, [r3, r2]
   85b14:	2900      	cmp	r1, #0
   85b16:	d1cc      	bne.n	85ab2 <_free_r+0x5e>
   85b18:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   85b1c:	d20e      	bcs.n	85b3c <_free_r+0xe8>
   85b1e:	08d2      	lsrs	r2, r2, #3
   85b20:	1091      	asrs	r1, r2, #2
   85b22:	2001      	movs	r0, #1
   85b24:	4088      	lsls	r0, r1
   85b26:	6861      	ldr	r1, [r4, #4]
   85b28:	4301      	orrs	r1, r0
   85b2a:	6061      	str	r1, [r4, #4]
   85b2c:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
   85b30:	68a2      	ldr	r2, [r4, #8]
   85b32:	60dc      	str	r4, [r3, #12]
   85b34:	609a      	str	r2, [r3, #8]
   85b36:	60a3      	str	r3, [r4, #8]
   85b38:	60d3      	str	r3, [r2, #12]
   85b3a:	e7ba      	b.n	85ab2 <_free_r+0x5e>
   85b3c:	0a51      	lsrs	r1, r2, #9
   85b3e:	2904      	cmp	r1, #4
   85b40:	d802      	bhi.n	85b48 <_free_r+0xf4>
   85b42:	0991      	lsrs	r1, r2, #6
   85b44:	3138      	adds	r1, #56	; 0x38
   85b46:	e015      	b.n	85b74 <_free_r+0x120>
   85b48:	2914      	cmp	r1, #20
   85b4a:	d801      	bhi.n	85b50 <_free_r+0xfc>
   85b4c:	315b      	adds	r1, #91	; 0x5b
   85b4e:	e011      	b.n	85b74 <_free_r+0x120>
   85b50:	2954      	cmp	r1, #84	; 0x54
   85b52:	d802      	bhi.n	85b5a <_free_r+0x106>
   85b54:	0b11      	lsrs	r1, r2, #12
   85b56:	316e      	adds	r1, #110	; 0x6e
   85b58:	e00c      	b.n	85b74 <_free_r+0x120>
   85b5a:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   85b5e:	d802      	bhi.n	85b66 <_free_r+0x112>
   85b60:	0bd1      	lsrs	r1, r2, #15
   85b62:	3177      	adds	r1, #119	; 0x77
   85b64:	e006      	b.n	85b74 <_free_r+0x120>
   85b66:	f240 5054 	movw	r0, #1364	; 0x554
   85b6a:	4281      	cmp	r1, r0
   85b6c:	bf9a      	itte	ls
   85b6e:	0c91      	lsrls	r1, r2, #18
   85b70:	317c      	addls	r1, #124	; 0x7c
   85b72:	217e      	movhi	r1, #126	; 0x7e
   85b74:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
   85b78:	68a5      	ldr	r5, [r4, #8]
   85b7a:	480e      	ldr	r0, [pc, #56]	; (85bb4 <_free_r+0x160>)
   85b7c:	42a5      	cmp	r5, r4
   85b7e:	d001      	beq.n	85b84 <_free_r+0x130>
   85b80:	4629      	mov	r1, r5
   85b82:	e00b      	b.n	85b9c <_free_r+0x148>
   85b84:	2201      	movs	r2, #1
   85b86:	1089      	asrs	r1, r1, #2
   85b88:	fa02 f101 	lsl.w	r1, r2, r1
   85b8c:	6842      	ldr	r2, [r0, #4]
   85b8e:	430a      	orrs	r2, r1
   85b90:	6042      	str	r2, [r0, #4]
   85b92:	4629      	mov	r1, r5
   85b94:	e008      	b.n	85ba8 <_free_r+0x154>
   85b96:	6889      	ldr	r1, [r1, #8]
   85b98:	42a1      	cmp	r1, r4
   85b9a:	d004      	beq.n	85ba6 <_free_r+0x152>
   85b9c:	6848      	ldr	r0, [r1, #4]
   85b9e:	f020 0003 	bic.w	r0, r0, #3
   85ba2:	4282      	cmp	r2, r0
   85ba4:	d3f7      	bcc.n	85b96 <_free_r+0x142>
   85ba6:	68cd      	ldr	r5, [r1, #12]
   85ba8:	60dd      	str	r5, [r3, #12]
   85baa:	6099      	str	r1, [r3, #8]
   85bac:	60ab      	str	r3, [r5, #8]
   85bae:	60cb      	str	r3, [r1, #12]
   85bb0:	e77f      	b.n	85ab2 <_free_r+0x5e>
   85bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85bb4:	200704c0 	.word	0x200704c0
   85bb8:	200708cc 	.word	0x200708cc
   85bbc:	2007abf0 	.word	0x2007abf0
   85bc0:	200704c8 	.word	0x200704c8

00085bc4 <__sfvwrite_r>:
   85bc4:	6893      	ldr	r3, [r2, #8]
   85bc6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85bca:	4680      	mov	r8, r0
   85bcc:	460c      	mov	r4, r1
   85bce:	4691      	mov	r9, r2
   85bd0:	b90b      	cbnz	r3, 85bd6 <__sfvwrite_r+0x12>
   85bd2:	2000      	movs	r0, #0
   85bd4:	e13c      	b.n	85e50 <__sfvwrite_r+0x28c>
   85bd6:	898b      	ldrh	r3, [r1, #12]
   85bd8:	0718      	lsls	r0, r3, #28
   85bda:	d50e      	bpl.n	85bfa <__sfvwrite_r+0x36>
   85bdc:	690b      	ldr	r3, [r1, #16]
   85bde:	b163      	cbz	r3, 85bfa <__sfvwrite_r+0x36>
   85be0:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
   85be4:	f8d9 6000 	ldr.w	r6, [r9]
   85be8:	f00a 0c02 	and.w	ip, sl, #2
   85bec:	fa1f f38c 	uxth.w	r3, ip
   85bf0:	b333      	cbz	r3, 85c40 <__sfvwrite_r+0x7c>
   85bf2:	f04f 0a00 	mov.w	sl, #0
   85bf6:	4657      	mov	r7, sl
   85bf8:	e01b      	b.n	85c32 <__sfvwrite_r+0x6e>
   85bfa:	4640      	mov	r0, r8
   85bfc:	4621      	mov	r1, r4
   85bfe:	f7ff fbc9 	bl	85394 <__swsetup_r>
   85c02:	2800      	cmp	r0, #0
   85c04:	d0ec      	beq.n	85be0 <__sfvwrite_r+0x1c>
   85c06:	e121      	b.n	85e4c <__sfvwrite_r+0x288>
   85c08:	4b93      	ldr	r3, [pc, #588]	; (85e58 <__sfvwrite_r+0x294>)
   85c0a:	4640      	mov	r0, r8
   85c0c:	429f      	cmp	r7, r3
   85c0e:	bf38      	it	cc
   85c10:	463b      	movcc	r3, r7
   85c12:	69e1      	ldr	r1, [r4, #28]
   85c14:	4652      	mov	r2, sl
   85c16:	6a65      	ldr	r5, [r4, #36]	; 0x24
   85c18:	47a8      	blx	r5
   85c1a:	2800      	cmp	r0, #0
   85c1c:	f340 8112 	ble.w	85e44 <__sfvwrite_r+0x280>
   85c20:	f8d9 3008 	ldr.w	r3, [r9, #8]
   85c24:	4482      	add	sl, r0
   85c26:	1a3f      	subs	r7, r7, r0
   85c28:	1a18      	subs	r0, r3, r0
   85c2a:	f8c9 0008 	str.w	r0, [r9, #8]
   85c2e:	2800      	cmp	r0, #0
   85c30:	d0cf      	beq.n	85bd2 <__sfvwrite_r+0xe>
   85c32:	2f00      	cmp	r7, #0
   85c34:	d1e8      	bne.n	85c08 <__sfvwrite_r+0x44>
   85c36:	f8d6 a000 	ldr.w	sl, [r6]
   85c3a:	6877      	ldr	r7, [r6, #4]
   85c3c:	3608      	adds	r6, #8
   85c3e:	e7f8      	b.n	85c32 <__sfvwrite_r+0x6e>
   85c40:	f01a 0a01 	ands.w	sl, sl, #1
   85c44:	d004      	beq.n	85c50 <__sfvwrite_r+0x8c>
   85c46:	469b      	mov	fp, r3
   85c48:	9301      	str	r3, [sp, #4]
   85c4a:	461f      	mov	r7, r3
   85c4c:	469a      	mov	sl, r3
   85c4e:	e0bf      	b.n	85dd0 <__sfvwrite_r+0x20c>
   85c50:	4655      	mov	r5, sl
   85c52:	b925      	cbnz	r5, 85c5e <__sfvwrite_r+0x9a>
   85c54:	f8d6 a000 	ldr.w	sl, [r6]
   85c58:	6875      	ldr	r5, [r6, #4]
   85c5a:	3608      	adds	r6, #8
   85c5c:	e7f9      	b.n	85c52 <__sfvwrite_r+0x8e>
   85c5e:	89a2      	ldrh	r2, [r4, #12]
   85c60:	68a7      	ldr	r7, [r4, #8]
   85c62:	0591      	lsls	r1, r2, #22
   85c64:	d552      	bpl.n	85d0c <__sfvwrite_r+0x148>
   85c66:	42bd      	cmp	r5, r7
   85c68:	d342      	bcc.n	85cf0 <__sfvwrite_r+0x12c>
   85c6a:	f412 6f90 	tst.w	r2, #1152	; 0x480
   85c6e:	d03d      	beq.n	85cec <__sfvwrite_r+0x128>
   85c70:	6921      	ldr	r1, [r4, #16]
   85c72:	6823      	ldr	r3, [r4, #0]
   85c74:	2002      	movs	r0, #2
   85c76:	1a5b      	subs	r3, r3, r1
   85c78:	9301      	str	r3, [sp, #4]
   85c7a:	6963      	ldr	r3, [r4, #20]
   85c7c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   85c80:	fb93 fbf0 	sdiv	fp, r3, r0
   85c84:	9b01      	ldr	r3, [sp, #4]
   85c86:	1c58      	adds	r0, r3, #1
   85c88:	4428      	add	r0, r5
   85c8a:	4583      	cmp	fp, r0
   85c8c:	bf38      	it	cc
   85c8e:	4683      	movcc	fp, r0
   85c90:	0553      	lsls	r3, r2, #21
   85c92:	4640      	mov	r0, r8
   85c94:	d50f      	bpl.n	85cb6 <__sfvwrite_r+0xf2>
   85c96:	4659      	mov	r1, fp
   85c98:	f000 fcfe 	bl	86698 <_malloc_r>
   85c9c:	4607      	mov	r7, r0
   85c9e:	b1b8      	cbz	r0, 85cd0 <__sfvwrite_r+0x10c>
   85ca0:	9a01      	ldr	r2, [sp, #4]
   85ca2:	6921      	ldr	r1, [r4, #16]
   85ca4:	f7fd fbba 	bl	8341c <memcpy>
   85ca8:	89a2      	ldrh	r2, [r4, #12]
   85caa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85cae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85cb2:	81a2      	strh	r2, [r4, #12]
   85cb4:	e010      	b.n	85cd8 <__sfvwrite_r+0x114>
   85cb6:	465a      	mov	r2, fp
   85cb8:	f001 fb70 	bl	8739c <_realloc_r>
   85cbc:	4607      	mov	r7, r0
   85cbe:	b958      	cbnz	r0, 85cd8 <__sfvwrite_r+0x114>
   85cc0:	4640      	mov	r0, r8
   85cc2:	6921      	ldr	r1, [r4, #16]
   85cc4:	f7ff fec6 	bl	85a54 <_free_r>
   85cc8:	89a3      	ldrh	r3, [r4, #12]
   85cca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   85cce:	81a3      	strh	r3, [r4, #12]
   85cd0:	230c      	movs	r3, #12
   85cd2:	f8c8 3000 	str.w	r3, [r8]
   85cd6:	e0b5      	b.n	85e44 <__sfvwrite_r+0x280>
   85cd8:	9b01      	ldr	r3, [sp, #4]
   85cda:	6127      	str	r7, [r4, #16]
   85cdc:	441f      	add	r7, r3
   85cde:	ebc3 030b 	rsb	r3, r3, fp
   85ce2:	6027      	str	r7, [r4, #0]
   85ce4:	f8c4 b014 	str.w	fp, [r4, #20]
   85ce8:	462f      	mov	r7, r5
   85cea:	60a3      	str	r3, [r4, #8]
   85cec:	42bd      	cmp	r5, r7
   85cee:	d200      	bcs.n	85cf2 <__sfvwrite_r+0x12e>
   85cf0:	462f      	mov	r7, r5
   85cf2:	463a      	mov	r2, r7
   85cf4:	6820      	ldr	r0, [r4, #0]
   85cf6:	4651      	mov	r1, sl
   85cf8:	f000 ff48 	bl	86b8c <memmove>
   85cfc:	68a3      	ldr	r3, [r4, #8]
   85cfe:	1bdb      	subs	r3, r3, r7
   85d00:	60a3      	str	r3, [r4, #8]
   85d02:	6823      	ldr	r3, [r4, #0]
   85d04:	441f      	add	r7, r3
   85d06:	6027      	str	r7, [r4, #0]
   85d08:	462f      	mov	r7, r5
   85d0a:	e02a      	b.n	85d62 <__sfvwrite_r+0x19e>
   85d0c:	6820      	ldr	r0, [r4, #0]
   85d0e:	6923      	ldr	r3, [r4, #16]
   85d10:	4298      	cmp	r0, r3
   85d12:	d802      	bhi.n	85d1a <__sfvwrite_r+0x156>
   85d14:	6963      	ldr	r3, [r4, #20]
   85d16:	429d      	cmp	r5, r3
   85d18:	d213      	bcs.n	85d42 <__sfvwrite_r+0x17e>
   85d1a:	42bd      	cmp	r5, r7
   85d1c:	bf38      	it	cc
   85d1e:	462f      	movcc	r7, r5
   85d20:	463a      	mov	r2, r7
   85d22:	4651      	mov	r1, sl
   85d24:	f000 ff32 	bl	86b8c <memmove>
   85d28:	68a3      	ldr	r3, [r4, #8]
   85d2a:	6822      	ldr	r2, [r4, #0]
   85d2c:	1bdb      	subs	r3, r3, r7
   85d2e:	443a      	add	r2, r7
   85d30:	60a3      	str	r3, [r4, #8]
   85d32:	6022      	str	r2, [r4, #0]
   85d34:	b9ab      	cbnz	r3, 85d62 <__sfvwrite_r+0x19e>
   85d36:	4640      	mov	r0, r8
   85d38:	4621      	mov	r1, r4
   85d3a:	f7ff fc66 	bl	8560a <_fflush_r>
   85d3e:	b180      	cbz	r0, 85d62 <__sfvwrite_r+0x19e>
   85d40:	e080      	b.n	85e44 <__sfvwrite_r+0x280>
   85d42:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
   85d46:	4575      	cmp	r5, lr
   85d48:	bf38      	it	cc
   85d4a:	46ae      	movcc	lr, r5
   85d4c:	fb9e fef3 	sdiv	lr, lr, r3
   85d50:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85d52:	4640      	mov	r0, r8
   85d54:	69e1      	ldr	r1, [r4, #28]
   85d56:	4652      	mov	r2, sl
   85d58:	fb03 f30e 	mul.w	r3, r3, lr
   85d5c:	47b8      	blx	r7
   85d5e:	1e07      	subs	r7, r0, #0
   85d60:	dd70      	ble.n	85e44 <__sfvwrite_r+0x280>
   85d62:	f8d9 3008 	ldr.w	r3, [r9, #8]
   85d66:	44ba      	add	sl, r7
   85d68:	1bed      	subs	r5, r5, r7
   85d6a:	1bdf      	subs	r7, r3, r7
   85d6c:	f8c9 7008 	str.w	r7, [r9, #8]
   85d70:	2f00      	cmp	r7, #0
   85d72:	f47f af6e 	bne.w	85c52 <__sfvwrite_r+0x8e>
   85d76:	e72c      	b.n	85bd2 <__sfvwrite_r+0xe>
   85d78:	9d01      	ldr	r5, [sp, #4]
   85d7a:	2d00      	cmp	r5, #0
   85d7c:	d031      	beq.n	85de2 <__sfvwrite_r+0x21e>
   85d7e:	6820      	ldr	r0, [r4, #0]
   85d80:	6922      	ldr	r2, [r4, #16]
   85d82:	45d3      	cmp	fp, sl
   85d84:	bf34      	ite	cc
   85d86:	465b      	movcc	r3, fp
   85d88:	4653      	movcs	r3, sl
   85d8a:	4290      	cmp	r0, r2
   85d8c:	68a5      	ldr	r5, [r4, #8]
   85d8e:	f8d4 e014 	ldr.w	lr, [r4, #20]
   85d92:	d936      	bls.n	85e02 <__sfvwrite_r+0x23e>
   85d94:	4475      	add	r5, lr
   85d96:	42ab      	cmp	r3, r5
   85d98:	dd33      	ble.n	85e02 <__sfvwrite_r+0x23e>
   85d9a:	4639      	mov	r1, r7
   85d9c:	462a      	mov	r2, r5
   85d9e:	f000 fef5 	bl	86b8c <memmove>
   85da2:	6823      	ldr	r3, [r4, #0]
   85da4:	4640      	mov	r0, r8
   85da6:	442b      	add	r3, r5
   85da8:	6023      	str	r3, [r4, #0]
   85daa:	4621      	mov	r1, r4
   85dac:	f7ff fc2d 	bl	8560a <_fflush_r>
   85db0:	2800      	cmp	r0, #0
   85db2:	d147      	bne.n	85e44 <__sfvwrite_r+0x280>
   85db4:	ebbb 0b05 	subs.w	fp, fp, r5
   85db8:	d03c      	beq.n	85e34 <__sfvwrite_r+0x270>
   85dba:	f8d9 3008 	ldr.w	r3, [r9, #8]
   85dbe:	442f      	add	r7, r5
   85dc0:	ebc5 0a0a 	rsb	sl, r5, sl
   85dc4:	1b5d      	subs	r5, r3, r5
   85dc6:	f8c9 5008 	str.w	r5, [r9, #8]
   85dca:	2d00      	cmp	r5, #0
   85dcc:	f43f af01 	beq.w	85bd2 <__sfvwrite_r+0xe>
   85dd0:	f1ba 0f00 	cmp.w	sl, #0
   85dd4:	d1d0      	bne.n	85d78 <__sfvwrite_r+0x1b4>
   85dd6:	2500      	movs	r5, #0
   85dd8:	e896 0480 	ldmia.w	r6, {r7, sl}
   85ddc:	9501      	str	r5, [sp, #4]
   85dde:	3608      	adds	r6, #8
   85de0:	e7f6      	b.n	85dd0 <__sfvwrite_r+0x20c>
   85de2:	4638      	mov	r0, r7
   85de4:	210a      	movs	r1, #10
   85de6:	4652      	mov	r2, sl
   85de8:	f000 fec2 	bl	86b70 <memchr>
   85dec:	b120      	cbz	r0, 85df8 <__sfvwrite_r+0x234>
   85dee:	f100 0c01 	add.w	ip, r0, #1
   85df2:	ebc7 0b0c 	rsb	fp, r7, ip
   85df6:	e001      	b.n	85dfc <__sfvwrite_r+0x238>
   85df8:	f10a 0b01 	add.w	fp, sl, #1
   85dfc:	2501      	movs	r5, #1
   85dfe:	9501      	str	r5, [sp, #4]
   85e00:	e7bd      	b.n	85d7e <__sfvwrite_r+0x1ba>
   85e02:	4573      	cmp	r3, lr
   85e04:	db08      	blt.n	85e18 <__sfvwrite_r+0x254>
   85e06:	6a65      	ldr	r5, [r4, #36]	; 0x24
   85e08:	4640      	mov	r0, r8
   85e0a:	69e1      	ldr	r1, [r4, #28]
   85e0c:	463a      	mov	r2, r7
   85e0e:	4673      	mov	r3, lr
   85e10:	47a8      	blx	r5
   85e12:	1e05      	subs	r5, r0, #0
   85e14:	dcce      	bgt.n	85db4 <__sfvwrite_r+0x1f0>
   85e16:	e015      	b.n	85e44 <__sfvwrite_r+0x280>
   85e18:	461a      	mov	r2, r3
   85e1a:	4639      	mov	r1, r7
   85e1c:	9300      	str	r3, [sp, #0]
   85e1e:	f000 feb5 	bl	86b8c <memmove>
   85e22:	9b00      	ldr	r3, [sp, #0]
   85e24:	68a2      	ldr	r2, [r4, #8]
   85e26:	461d      	mov	r5, r3
   85e28:	1ad2      	subs	r2, r2, r3
   85e2a:	60a2      	str	r2, [r4, #8]
   85e2c:	6822      	ldr	r2, [r4, #0]
   85e2e:	441a      	add	r2, r3
   85e30:	6022      	str	r2, [r4, #0]
   85e32:	e7bf      	b.n	85db4 <__sfvwrite_r+0x1f0>
   85e34:	4640      	mov	r0, r8
   85e36:	4621      	mov	r1, r4
   85e38:	f7ff fbe7 	bl	8560a <_fflush_r>
   85e3c:	b910      	cbnz	r0, 85e44 <__sfvwrite_r+0x280>
   85e3e:	f8cd b004 	str.w	fp, [sp, #4]
   85e42:	e7ba      	b.n	85dba <__sfvwrite_r+0x1f6>
   85e44:	89a3      	ldrh	r3, [r4, #12]
   85e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85e4a:	81a3      	strh	r3, [r4, #12]
   85e4c:	f04f 30ff 	mov.w	r0, #4294967295
   85e50:	b003      	add	sp, #12
   85e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e56:	bf00      	nop
   85e58:	7ffffc00 	.word	0x7ffffc00

00085e5c <_fwalk>:
   85e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85e60:	4688      	mov	r8, r1
   85e62:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
   85e66:	2600      	movs	r6, #0
   85e68:	b18c      	cbz	r4, 85e8e <_fwalk+0x32>
   85e6a:	68a5      	ldr	r5, [r4, #8]
   85e6c:	6867      	ldr	r7, [r4, #4]
   85e6e:	3f01      	subs	r7, #1
   85e70:	d40b      	bmi.n	85e8a <_fwalk+0x2e>
   85e72:	89ab      	ldrh	r3, [r5, #12]
   85e74:	2b01      	cmp	r3, #1
   85e76:	d906      	bls.n	85e86 <_fwalk+0x2a>
   85e78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   85e7c:	3301      	adds	r3, #1
   85e7e:	d002      	beq.n	85e86 <_fwalk+0x2a>
   85e80:	4628      	mov	r0, r5
   85e82:	47c0      	blx	r8
   85e84:	4306      	orrs	r6, r0
   85e86:	3568      	adds	r5, #104	; 0x68
   85e88:	e7f1      	b.n	85e6e <_fwalk+0x12>
   85e8a:	6824      	ldr	r4, [r4, #0]
   85e8c:	e7ec      	b.n	85e68 <_fwalk+0xc>
   85e8e:	4630      	mov	r0, r6
   85e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085e94 <_fwalk_reent>:
   85e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   85e98:	4680      	mov	r8, r0
   85e9a:	4689      	mov	r9, r1
   85e9c:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
   85ea0:	2600      	movs	r6, #0
   85ea2:	b194      	cbz	r4, 85eca <_fwalk_reent+0x36>
   85ea4:	68a5      	ldr	r5, [r4, #8]
   85ea6:	6867      	ldr	r7, [r4, #4]
   85ea8:	3f01      	subs	r7, #1
   85eaa:	d40c      	bmi.n	85ec6 <_fwalk_reent+0x32>
   85eac:	89ab      	ldrh	r3, [r5, #12]
   85eae:	2b01      	cmp	r3, #1
   85eb0:	d907      	bls.n	85ec2 <_fwalk_reent+0x2e>
   85eb2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   85eb6:	3301      	adds	r3, #1
   85eb8:	d003      	beq.n	85ec2 <_fwalk_reent+0x2e>
   85eba:	4640      	mov	r0, r8
   85ebc:	4629      	mov	r1, r5
   85ebe:	47c8      	blx	r9
   85ec0:	4306      	orrs	r6, r0
   85ec2:	3568      	adds	r5, #104	; 0x68
   85ec4:	e7f0      	b.n	85ea8 <_fwalk_reent+0x14>
   85ec6:	6824      	ldr	r4, [r4, #0]
   85ec8:	e7eb      	b.n	85ea2 <_fwalk_reent+0xe>
   85eca:	4630      	mov	r0, r6
   85ecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00085ed0 <rshift>:
   85ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
   85ed2:	6906      	ldr	r6, [r0, #16]
   85ed4:	114b      	asrs	r3, r1, #5
   85ed6:	42b3      	cmp	r3, r6
   85ed8:	f100 0214 	add.w	r2, r0, #20
   85edc:	da26      	bge.n	85f2c <rshift+0x5c>
   85ede:	f011 011f 	ands.w	r1, r1, #31
   85ee2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
   85ee6:	eb02 0483 	add.w	r4, r2, r3, lsl #2
   85eea:	d101      	bne.n	85ef0 <rshift+0x20>
   85eec:	4613      	mov	r3, r2
   85eee:	e016      	b.n	85f1e <rshift+0x4e>
   85ef0:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
   85ef4:	f1c1 0c20 	rsb	ip, r1, #32
   85ef8:	40cd      	lsrs	r5, r1
   85efa:	3404      	adds	r4, #4
   85efc:	4613      	mov	r3, r2
   85efe:	42b4      	cmp	r4, r6
   85f00:	d209      	bcs.n	85f16 <rshift+0x46>
   85f02:	6827      	ldr	r7, [r4, #0]
   85f04:	fa07 f70c 	lsl.w	r7, r7, ip
   85f08:	433d      	orrs	r5, r7
   85f0a:	f843 5b04 	str.w	r5, [r3], #4
   85f0e:	f854 5b04 	ldr.w	r5, [r4], #4
   85f12:	40cd      	lsrs	r5, r1
   85f14:	e7f3      	b.n	85efe <rshift+0x2e>
   85f16:	601d      	str	r5, [r3, #0]
   85f18:	b14d      	cbz	r5, 85f2e <rshift+0x5e>
   85f1a:	3304      	adds	r3, #4
   85f1c:	e007      	b.n	85f2e <rshift+0x5e>
   85f1e:	42b4      	cmp	r4, r6
   85f20:	d205      	bcs.n	85f2e <rshift+0x5e>
   85f22:	f854 1b04 	ldr.w	r1, [r4], #4
   85f26:	f843 1b04 	str.w	r1, [r3], #4
   85f2a:	e7f8      	b.n	85f1e <rshift+0x4e>
   85f2c:	4613      	mov	r3, r2
   85f2e:	1a9b      	subs	r3, r3, r2
   85f30:	109b      	asrs	r3, r3, #2
   85f32:	6103      	str	r3, [r0, #16]
   85f34:	b903      	cbnz	r3, 85f38 <rshift+0x68>
   85f36:	6143      	str	r3, [r0, #20]
   85f38:	bdf0      	pop	{r4, r5, r6, r7, pc}

00085f3a <__hexdig_fun>:
   85f3a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
   85f3e:	b2db      	uxtb	r3, r3
   85f40:	2b09      	cmp	r3, #9
   85f42:	d801      	bhi.n	85f48 <__hexdig_fun+0xe>
   85f44:	3820      	subs	r0, #32
   85f46:	e00c      	b.n	85f62 <__hexdig_fun+0x28>
   85f48:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
   85f4c:	b2db      	uxtb	r3, r3
   85f4e:	2b05      	cmp	r3, #5
   85f50:	d801      	bhi.n	85f56 <__hexdig_fun+0x1c>
   85f52:	3847      	subs	r0, #71	; 0x47
   85f54:	e005      	b.n	85f62 <__hexdig_fun+0x28>
   85f56:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
   85f5a:	b2db      	uxtb	r3, r3
   85f5c:	2b05      	cmp	r3, #5
   85f5e:	d802      	bhi.n	85f66 <__hexdig_fun+0x2c>
   85f60:	3827      	subs	r0, #39	; 0x27
   85f62:	b2c0      	uxtb	r0, r0
   85f64:	4770      	bx	lr
   85f66:	2000      	movs	r0, #0
   85f68:	4770      	bx	lr

00085f6a <__gethex>:
   85f6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85f6e:	b089      	sub	sp, #36	; 0x24
   85f70:	9105      	str	r1, [sp, #20]
   85f72:	9306      	str	r3, [sp, #24]
   85f74:	4690      	mov	r8, r2
   85f76:	9003      	str	r0, [sp, #12]
   85f78:	f000 fb08 	bl	8658c <_localeconv_r>
   85f7c:	6800      	ldr	r0, [r0, #0]
   85f7e:	f04f 0b00 	mov.w	fp, #0
   85f82:	9004      	str	r0, [sp, #16]
   85f84:	f7fd fad8 	bl	83538 <strlen>
   85f88:	9b04      	ldr	r3, [sp, #16]
   85f8a:	9905      	ldr	r1, [sp, #20]
   85f8c:	4403      	add	r3, r0
   85f8e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   85f92:	9002      	str	r0, [sp, #8]
   85f94:	9307      	str	r3, [sp, #28]
   85f96:	680b      	ldr	r3, [r1, #0]
   85f98:	3302      	adds	r3, #2
   85f9a:	461f      	mov	r7, r3
   85f9c:	f813 0b01 	ldrb.w	r0, [r3], #1
   85fa0:	2830      	cmp	r0, #48	; 0x30
   85fa2:	d102      	bne.n	85faa <__gethex+0x40>
   85fa4:	f10b 0b01 	add.w	fp, fp, #1
   85fa8:	e7f7      	b.n	85f9a <__gethex+0x30>
   85faa:	f7ff ffc6 	bl	85f3a <__hexdig_fun>
   85fae:	4606      	mov	r6, r0
   85fb0:	b9f8      	cbnz	r0, 85ff2 <__gethex+0x88>
   85fb2:	4638      	mov	r0, r7
   85fb4:	9904      	ldr	r1, [sp, #16]
   85fb6:	9a02      	ldr	r2, [sp, #8]
   85fb8:	f7fd fac6 	bl	83548 <strncmp>
   85fbc:	2800      	cmp	r0, #0
   85fbe:	d139      	bne.n	86034 <__gethex+0xca>
   85fc0:	9b02      	ldr	r3, [sp, #8]
   85fc2:	9d02      	ldr	r5, [sp, #8]
   85fc4:	5cf8      	ldrb	r0, [r7, r3]
   85fc6:	443d      	add	r5, r7
   85fc8:	f7ff ffb7 	bl	85f3a <__hexdig_fun>
   85fcc:	2800      	cmp	r0, #0
   85fce:	d033      	beq.n	86038 <__gethex+0xce>
   85fd0:	462b      	mov	r3, r5
   85fd2:	7818      	ldrb	r0, [r3, #0]
   85fd4:	461f      	mov	r7, r3
   85fd6:	2830      	cmp	r0, #48	; 0x30
   85fd8:	f103 0301 	add.w	r3, r3, #1
   85fdc:	d0f9      	beq.n	85fd2 <__gethex+0x68>
   85fde:	f7ff ffac 	bl	85f3a <__hexdig_fun>
   85fe2:	f1d0 0401 	rsbs	r4, r0, #1
   85fe6:	bf38      	it	cc
   85fe8:	2400      	movcc	r4, #0
   85fea:	462e      	mov	r6, r5
   85fec:	f04f 0b01 	mov.w	fp, #1
   85ff0:	e001      	b.n	85ff6 <__gethex+0x8c>
   85ff2:	2400      	movs	r4, #0
   85ff4:	4626      	mov	r6, r4
   85ff6:	46b9      	mov	r9, r7
   85ff8:	464d      	mov	r5, r9
   85ffa:	7828      	ldrb	r0, [r5, #0]
   85ffc:	f109 0901 	add.w	r9, r9, #1
   86000:	f7ff ff9b 	bl	85f3a <__hexdig_fun>
   86004:	2800      	cmp	r0, #0
   86006:	d1f7      	bne.n	85ff8 <__gethex+0x8e>
   86008:	4628      	mov	r0, r5
   8600a:	9904      	ldr	r1, [sp, #16]
   8600c:	9a02      	ldr	r2, [sp, #8]
   8600e:	f7fd fa9b 	bl	83548 <strncmp>
   86012:	b958      	cbnz	r0, 8602c <__gethex+0xc2>
   86014:	b95e      	cbnz	r6, 8602e <__gethex+0xc4>
   86016:	9e02      	ldr	r6, [sp, #8]
   86018:	442e      	add	r6, r5
   8601a:	46b1      	mov	r9, r6
   8601c:	464d      	mov	r5, r9
   8601e:	7828      	ldrb	r0, [r5, #0]
   86020:	f109 0901 	add.w	r9, r9, #1
   86024:	f7ff ff89 	bl	85f3a <__hexdig_fun>
   86028:	2800      	cmp	r0, #0
   8602a:	d1f7      	bne.n	8601c <__gethex+0xb2>
   8602c:	b136      	cbz	r6, 8603c <__gethex+0xd2>
   8602e:	1b76      	subs	r6, r6, r5
   86030:	00b6      	lsls	r6, r6, #2
   86032:	e003      	b.n	8603c <__gethex+0xd2>
   86034:	463d      	mov	r5, r7
   86036:	e000      	b.n	8603a <__gethex+0xd0>
   86038:	4606      	mov	r6, r0
   8603a:	2401      	movs	r4, #1
   8603c:	782b      	ldrb	r3, [r5, #0]
   8603e:	2b50      	cmp	r3, #80	; 0x50
   86040:	d001      	beq.n	86046 <__gethex+0xdc>
   86042:	2b70      	cmp	r3, #112	; 0x70
   86044:	d134      	bne.n	860b0 <__gethex+0x146>
   86046:	786b      	ldrb	r3, [r5, #1]
   86048:	2b2b      	cmp	r3, #43	; 0x2b
   8604a:	d005      	beq.n	86058 <__gethex+0xee>
   8604c:	2b2d      	cmp	r3, #45	; 0x2d
   8604e:	d005      	beq.n	8605c <__gethex+0xf2>
   86050:	f105 0901 	add.w	r9, r5, #1
   86054:	2100      	movs	r1, #0
   86056:	e004      	b.n	86062 <__gethex+0xf8>
   86058:	2100      	movs	r1, #0
   8605a:	e000      	b.n	8605e <__gethex+0xf4>
   8605c:	2101      	movs	r1, #1
   8605e:	f105 0902 	add.w	r9, r5, #2
   86062:	f899 0000 	ldrb.w	r0, [r9]
   86066:	9101      	str	r1, [sp, #4]
   86068:	f7ff ff67 	bl	85f3a <__hexdig_fun>
   8606c:	1e43      	subs	r3, r0, #1
   8606e:	b2db      	uxtb	r3, r3
   86070:	2b18      	cmp	r3, #24
   86072:	9901      	ldr	r1, [sp, #4]
   86074:	d81c      	bhi.n	860b0 <__gethex+0x146>
   86076:	f1a0 0a10 	sub.w	sl, r0, #16
   8607a:	f109 0301 	add.w	r3, r9, #1
   8607e:	4699      	mov	r9, r3
   86080:	f899 0000 	ldrb.w	r0, [r9]
   86084:	3301      	adds	r3, #1
   86086:	9101      	str	r1, [sp, #4]
   86088:	9300      	str	r3, [sp, #0]
   8608a:	f7ff ff56 	bl	85f3a <__hexdig_fun>
   8608e:	1e42      	subs	r2, r0, #1
   86090:	b2d2      	uxtb	r2, r2
   86092:	2a18      	cmp	r2, #24
   86094:	9901      	ldr	r1, [sp, #4]
   86096:	9b00      	ldr	r3, [sp, #0]
   86098:	d805      	bhi.n	860a6 <__gethex+0x13c>
   8609a:	220a      	movs	r2, #10
   8609c:	fb02 0a0a 	mla	sl, r2, sl, r0
   860a0:	f1aa 0a10 	sub.w	sl, sl, #16
   860a4:	e7eb      	b.n	8607e <__gethex+0x114>
   860a6:	b109      	cbz	r1, 860ac <__gethex+0x142>
   860a8:	f1ca 0a00 	rsb	sl, sl, #0
   860ac:	4456      	add	r6, sl
   860ae:	e000      	b.n	860b2 <__gethex+0x148>
   860b0:	46a9      	mov	r9, r5
   860b2:	9905      	ldr	r1, [sp, #20]
   860b4:	f8c1 9000 	str.w	r9, [r1]
   860b8:	b12c      	cbz	r4, 860c6 <__gethex+0x15c>
   860ba:	f1bb 0f00 	cmp.w	fp, #0
   860be:	bf0c      	ite	eq
   860c0:	2006      	moveq	r0, #6
   860c2:	2000      	movne	r0, #0
   860c4:	e17d      	b.n	863c2 <__gethex+0x458>
   860c6:	1beb      	subs	r3, r5, r7
   860c8:	3b01      	subs	r3, #1
   860ca:	4621      	mov	r1, r4
   860cc:	2b07      	cmp	r3, #7
   860ce:	dd02      	ble.n	860d6 <__gethex+0x16c>
   860d0:	3101      	adds	r1, #1
   860d2:	105b      	asrs	r3, r3, #1
   860d4:	e7fa      	b.n	860cc <__gethex+0x162>
   860d6:	9803      	ldr	r0, [sp, #12]
   860d8:	f000 fd76 	bl	86bc8 <_Balloc>
   860dc:	f04f 0900 	mov.w	r9, #0
   860e0:	f100 0a14 	add.w	sl, r0, #20
   860e4:	4604      	mov	r4, r0
   860e6:	4653      	mov	r3, sl
   860e8:	46cb      	mov	fp, r9
   860ea:	42bd      	cmp	r5, r7
   860ec:	d933      	bls.n	86156 <__gethex+0x1ec>
   860ee:	1e6a      	subs	r2, r5, #1
   860f0:	9205      	str	r2, [sp, #20]
   860f2:	9907      	ldr	r1, [sp, #28]
   860f4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   860f8:	428a      	cmp	r2, r1
   860fa:	d009      	beq.n	86110 <__gethex+0x1a6>
   860fc:	f1bb 0f20 	cmp.w	fp, #32
   86100:	d117      	bne.n	86132 <__gethex+0x1c8>
   86102:	f8c3 9000 	str.w	r9, [r3]
   86106:	f04f 0900 	mov.w	r9, #0
   8610a:	3304      	adds	r3, #4
   8610c:	46cb      	mov	fp, r9
   8610e:	e010      	b.n	86132 <__gethex+0x1c8>
   86110:	9a02      	ldr	r2, [sp, #8]
   86112:	9905      	ldr	r1, [sp, #20]
   86114:	f1c2 0c01 	rsb	ip, r2, #1
   86118:	448c      	add	ip, r1
   8611a:	45bc      	cmp	ip, r7
   8611c:	d3ee      	bcc.n	860fc <__gethex+0x192>
   8611e:	4660      	mov	r0, ip
   86120:	9904      	ldr	r1, [sp, #16]
   86122:	e88d 1008 	stmia.w	sp, {r3, ip}
   86126:	f7fd fa0f 	bl	83548 <strncmp>
   8612a:	e89d 1008 	ldmia.w	sp, {r3, ip}
   8612e:	b180      	cbz	r0, 86152 <__gethex+0x1e8>
   86130:	e7e4      	b.n	860fc <__gethex+0x192>
   86132:	f815 0c01 	ldrb.w	r0, [r5, #-1]
   86136:	9300      	str	r3, [sp, #0]
   86138:	f7ff feff 	bl	85f3a <__hexdig_fun>
   8613c:	f000 000f 	and.w	r0, r0, #15
   86140:	fa00 f00b 	lsl.w	r0, r0, fp
   86144:	f8dd c014 	ldr.w	ip, [sp, #20]
   86148:	9b00      	ldr	r3, [sp, #0]
   8614a:	ea49 0900 	orr.w	r9, r9, r0
   8614e:	f10b 0b04 	add.w	fp, fp, #4
   86152:	4665      	mov	r5, ip
   86154:	e7c9      	b.n	860ea <__gethex+0x180>
   86156:	f843 9b04 	str.w	r9, [r3], #4
   8615a:	ebca 0303 	rsb	r3, sl, r3
   8615e:	109b      	asrs	r3, r3, #2
   86160:	6123      	str	r3, [r4, #16]
   86162:	4648      	mov	r0, r9
   86164:	015f      	lsls	r7, r3, #5
   86166:	f000 fdda 	bl	86d1e <__hi0bits>
   8616a:	f8d8 5000 	ldr.w	r5, [r8]
   8616e:	1a38      	subs	r0, r7, r0
   86170:	42a8      	cmp	r0, r5
   86172:	dd26      	ble.n	861c2 <__gethex+0x258>
   86174:	1b47      	subs	r7, r0, r5
   86176:	4639      	mov	r1, r7
   86178:	4620      	mov	r0, r4
   8617a:	f001 f8ea 	bl	87352 <__any_on>
   8617e:	b1c8      	cbz	r0, 861b4 <__gethex+0x24a>
   86180:	1e7b      	subs	r3, r7, #1
   86182:	f003 011f 	and.w	r1, r3, #31
   86186:	f04f 0901 	mov.w	r9, #1
   8618a:	fa09 f101 	lsl.w	r1, r9, r1
   8618e:	115a      	asrs	r2, r3, #5
   86190:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   86194:	4211      	tst	r1, r2
   86196:	d00e      	beq.n	861b6 <__gethex+0x24c>
   86198:	454b      	cmp	r3, r9
   8619a:	dc02      	bgt.n	861a2 <__gethex+0x238>
   8619c:	f04f 0902 	mov.w	r9, #2
   861a0:	e009      	b.n	861b6 <__gethex+0x24c>
   861a2:	4620      	mov	r0, r4
   861a4:	1eb9      	subs	r1, r7, #2
   861a6:	f001 f8d4 	bl	87352 <__any_on>
   861aa:	2800      	cmp	r0, #0
   861ac:	d0f6      	beq.n	8619c <__gethex+0x232>
   861ae:	f04f 0903 	mov.w	r9, #3
   861b2:	e000      	b.n	861b6 <__gethex+0x24c>
   861b4:	4681      	mov	r9, r0
   861b6:	4620      	mov	r0, r4
   861b8:	4639      	mov	r1, r7
   861ba:	f7ff fe89 	bl	85ed0 <rshift>
   861be:	443e      	add	r6, r7
   861c0:	e00c      	b.n	861dc <__gethex+0x272>
   861c2:	da09      	bge.n	861d8 <__gethex+0x26e>
   861c4:	1a2f      	subs	r7, r5, r0
   861c6:	4621      	mov	r1, r4
   861c8:	9803      	ldr	r0, [sp, #12]
   861ca:	463a      	mov	r2, r7
   861cc:	f000 fed4 	bl	86f78 <__lshift>
   861d0:	1bf6      	subs	r6, r6, r7
   861d2:	4604      	mov	r4, r0
   861d4:	f100 0a14 	add.w	sl, r0, #20
   861d8:	f04f 0900 	mov.w	r9, #0
   861dc:	f8d8 3008 	ldr.w	r3, [r8, #8]
   861e0:	429e      	cmp	r6, r3
   861e2:	dd08      	ble.n	861f6 <__gethex+0x28c>
   861e4:	9803      	ldr	r0, [sp, #12]
   861e6:	4621      	mov	r1, r4
   861e8:	f000 fd14 	bl	86c14 <_Bfree>
   861ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
   861ee:	2300      	movs	r3, #0
   861f0:	6013      	str	r3, [r2, #0]
   861f2:	20a3      	movs	r0, #163	; 0xa3
   861f4:	e0e5      	b.n	863c2 <__gethex+0x458>
   861f6:	f8d8 3004 	ldr.w	r3, [r8, #4]
   861fa:	429e      	cmp	r6, r3
   861fc:	da54      	bge.n	862a8 <__gethex+0x33e>
   861fe:	1b9e      	subs	r6, r3, r6
   86200:	42ae      	cmp	r6, r5
   86202:	db2e      	blt.n	86262 <__gethex+0x2f8>
   86204:	f8d8 300c 	ldr.w	r3, [r8, #12]
   86208:	2b02      	cmp	r3, #2
   8620a:	d01a      	beq.n	86242 <__gethex+0x2d8>
   8620c:	2b03      	cmp	r3, #3
   8620e:	d01c      	beq.n	8624a <__gethex+0x2e0>
   86210:	2b01      	cmp	r3, #1
   86212:	d11d      	bne.n	86250 <__gethex+0x2e6>
   86214:	42ae      	cmp	r6, r5
   86216:	d11b      	bne.n	86250 <__gethex+0x2e6>
   86218:	2d01      	cmp	r5, #1
   8621a:	dc0b      	bgt.n	86234 <__gethex+0x2ca>
   8621c:	f8d8 3004 	ldr.w	r3, [r8, #4]
   86220:	9906      	ldr	r1, [sp, #24]
   86222:	2062      	movs	r0, #98	; 0x62
   86224:	600b      	str	r3, [r1, #0]
   86226:	2301      	movs	r3, #1
   86228:	6123      	str	r3, [r4, #16]
   8622a:	f8ca 3000 	str.w	r3, [sl]
   8622e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86230:	601c      	str	r4, [r3, #0]
   86232:	e0c6      	b.n	863c2 <__gethex+0x458>
   86234:	4620      	mov	r0, r4
   86236:	1e69      	subs	r1, r5, #1
   86238:	f001 f88b 	bl	87352 <__any_on>
   8623c:	2800      	cmp	r0, #0
   8623e:	d1ed      	bne.n	8621c <__gethex+0x2b2>
   86240:	e006      	b.n	86250 <__gethex+0x2e6>
   86242:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86244:	2b00      	cmp	r3, #0
   86246:	d0e9      	beq.n	8621c <__gethex+0x2b2>
   86248:	e002      	b.n	86250 <__gethex+0x2e6>
   8624a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8624c:	2b00      	cmp	r3, #0
   8624e:	d1e5      	bne.n	8621c <__gethex+0x2b2>
   86250:	9803      	ldr	r0, [sp, #12]
   86252:	4621      	mov	r1, r4
   86254:	f000 fcde 	bl	86c14 <_Bfree>
   86258:	9912      	ldr	r1, [sp, #72]	; 0x48
   8625a:	2300      	movs	r3, #0
   8625c:	600b      	str	r3, [r1, #0]
   8625e:	2050      	movs	r0, #80	; 0x50
   86260:	e0af      	b.n	863c2 <__gethex+0x458>
   86262:	1e77      	subs	r7, r6, #1
   86264:	f1b9 0f00 	cmp.w	r9, #0
   86268:	d107      	bne.n	8627a <__gethex+0x310>
   8626a:	2f00      	cmp	r7, #0
   8626c:	dd07      	ble.n	8627e <__gethex+0x314>
   8626e:	4620      	mov	r0, r4
   86270:	4639      	mov	r1, r7
   86272:	f001 f86e 	bl	87352 <__any_on>
   86276:	4681      	mov	r9, r0
   86278:	e001      	b.n	8627e <__gethex+0x314>
   8627a:	f04f 0901 	mov.w	r9, #1
   8627e:	117b      	asrs	r3, r7, #5
   86280:	2201      	movs	r2, #1
   86282:	f007 071f 	and.w	r7, r7, #31
   86286:	fa02 f707 	lsl.w	r7, r2, r7
   8628a:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   8628e:	4631      	mov	r1, r6
   86290:	421f      	tst	r7, r3
   86292:	4620      	mov	r0, r4
   86294:	bf18      	it	ne
   86296:	f049 0902 	orrne.w	r9, r9, #2
   8629a:	1bad      	subs	r5, r5, r6
   8629c:	f7ff fe18 	bl	85ed0 <rshift>
   862a0:	2702      	movs	r7, #2
   862a2:	f8d8 6004 	ldr.w	r6, [r8, #4]
   862a6:	e000      	b.n	862aa <__gethex+0x340>
   862a8:	2701      	movs	r7, #1
   862aa:	f1b9 0f00 	cmp.w	r9, #0
   862ae:	f000 8083 	beq.w	863b8 <__gethex+0x44e>
   862b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
   862b6:	2b02      	cmp	r3, #2
   862b8:	d00e      	beq.n	862d8 <__gethex+0x36e>
   862ba:	2b03      	cmp	r3, #3
   862bc:	d010      	beq.n	862e0 <__gethex+0x376>
   862be:	2b01      	cmp	r3, #1
   862c0:	d178      	bne.n	863b4 <__gethex+0x44a>
   862c2:	f019 0f02 	tst.w	r9, #2
   862c6:	d075      	beq.n	863b4 <__gethex+0x44a>
   862c8:	f8da 3000 	ldr.w	r3, [sl]
   862cc:	ea49 0903 	orr.w	r9, r9, r3
   862d0:	f019 0f01 	tst.w	r9, #1
   862d4:	d107      	bne.n	862e6 <__gethex+0x37c>
   862d6:	e06d      	b.n	863b4 <__gethex+0x44a>
   862d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   862da:	f1c3 0301 	rsb	r3, r3, #1
   862de:	9313      	str	r3, [sp, #76]	; 0x4c
   862e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   862e2:	2b00      	cmp	r3, #0
   862e4:	d066      	beq.n	863b4 <__gethex+0x44a>
   862e6:	f8d4 9010 	ldr.w	r9, [r4, #16]
   862ea:	f104 0314 	add.w	r3, r4, #20
   862ee:	ea4f 0a89 	mov.w	sl, r9, lsl #2
   862f2:	eb03 010a 	add.w	r1, r3, sl
   862f6:	4618      	mov	r0, r3
   862f8:	f853 2b04 	ldr.w	r2, [r3], #4
   862fc:	f1b2 3fff 	cmp.w	r2, #4294967295
   86300:	d002      	beq.n	86308 <__gethex+0x39e>
   86302:	3201      	adds	r2, #1
   86304:	6002      	str	r2, [r0, #0]
   86306:	e021      	b.n	8634c <__gethex+0x3e2>
   86308:	2200      	movs	r2, #0
   8630a:	428b      	cmp	r3, r1
   8630c:	f843 2c04 	str.w	r2, [r3, #-4]
   86310:	d3f1      	bcc.n	862f6 <__gethex+0x38c>
   86312:	68a3      	ldr	r3, [r4, #8]
   86314:	4599      	cmp	r9, r3
   86316:	db12      	blt.n	8633e <__gethex+0x3d4>
   86318:	6861      	ldr	r1, [r4, #4]
   8631a:	9803      	ldr	r0, [sp, #12]
   8631c:	3101      	adds	r1, #1
   8631e:	f000 fc53 	bl	86bc8 <_Balloc>
   86322:	6922      	ldr	r2, [r4, #16]
   86324:	f104 010c 	add.w	r1, r4, #12
   86328:	3202      	adds	r2, #2
   8632a:	4683      	mov	fp, r0
   8632c:	0092      	lsls	r2, r2, #2
   8632e:	300c      	adds	r0, #12
   86330:	f7fd f874 	bl	8341c <memcpy>
   86334:	4621      	mov	r1, r4
   86336:	9803      	ldr	r0, [sp, #12]
   86338:	f000 fc6c 	bl	86c14 <_Bfree>
   8633c:	465c      	mov	r4, fp
   8633e:	6923      	ldr	r3, [r4, #16]
   86340:	1c5a      	adds	r2, r3, #1
   86342:	6122      	str	r2, [r4, #16]
   86344:	eb04 0383 	add.w	r3, r4, r3, lsl #2
   86348:	2201      	movs	r2, #1
   8634a:	615a      	str	r2, [r3, #20]
   8634c:	2f02      	cmp	r7, #2
   8634e:	f104 0314 	add.w	r3, r4, #20
   86352:	d111      	bne.n	86378 <__gethex+0x40e>
   86354:	f8d8 2000 	ldr.w	r2, [r8]
   86358:	3a01      	subs	r2, #1
   8635a:	4295      	cmp	r5, r2
   8635c:	d127      	bne.n	863ae <__gethex+0x444>
   8635e:	116a      	asrs	r2, r5, #5
   86360:	2101      	movs	r1, #1
   86362:	f005 051f 	and.w	r5, r5, #31
   86366:	fa01 f505 	lsl.w	r5, r1, r5
   8636a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8636e:	421d      	tst	r5, r3
   86370:	bf0c      	ite	eq
   86372:	2702      	moveq	r7, #2
   86374:	460f      	movne	r7, r1
   86376:	e01a      	b.n	863ae <__gethex+0x444>
   86378:	6922      	ldr	r2, [r4, #16]
   8637a:	454a      	cmp	r2, r9
   8637c:	dd0a      	ble.n	86394 <__gethex+0x42a>
   8637e:	4620      	mov	r0, r4
   86380:	2101      	movs	r1, #1
   86382:	f7ff fda5 	bl	85ed0 <rshift>
   86386:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8638a:	3601      	adds	r6, #1
   8638c:	429e      	cmp	r6, r3
   8638e:	f73f af29 	bgt.w	861e4 <__gethex+0x27a>
   86392:	e00b      	b.n	863ac <__gethex+0x442>
   86394:	f015 051f 	ands.w	r5, r5, #31
   86398:	d008      	beq.n	863ac <__gethex+0x442>
   8639a:	4453      	add	r3, sl
   8639c:	f853 0c04 	ldr.w	r0, [r3, #-4]
   863a0:	f000 fcbd 	bl	86d1e <__hi0bits>
   863a4:	f1c5 0520 	rsb	r5, r5, #32
   863a8:	42a8      	cmp	r0, r5
   863aa:	dbe8      	blt.n	8637e <__gethex+0x414>
   863ac:	2701      	movs	r7, #1
   863ae:	f047 0720 	orr.w	r7, r7, #32
   863b2:	e001      	b.n	863b8 <__gethex+0x44e>
   863b4:	f047 0710 	orr.w	r7, r7, #16
   863b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   863ba:	4638      	mov	r0, r7
   863bc:	601c      	str	r4, [r3, #0]
   863be:	9b06      	ldr	r3, [sp, #24]
   863c0:	601e      	str	r6, [r3, #0]
   863c2:	b009      	add	sp, #36	; 0x24
   863c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000863c8 <L_shift>:
   863c8:	f1c2 0208 	rsb	r2, r2, #8
   863cc:	0092      	lsls	r2, r2, #2
   863ce:	b570      	push	{r4, r5, r6, lr}
   863d0:	f1c2 0420 	rsb	r4, r2, #32
   863d4:	6805      	ldr	r5, [r0, #0]
   863d6:	f850 3f04 	ldr.w	r3, [r0, #4]!
   863da:	fa03 f604 	lsl.w	r6, r3, r4
   863de:	40d3      	lsrs	r3, r2
   863e0:	4335      	orrs	r5, r6
   863e2:	4288      	cmp	r0, r1
   863e4:	f840 5c04 	str.w	r5, [r0, #-4]
   863e8:	6003      	str	r3, [r0, #0]
   863ea:	d3f3      	bcc.n	863d4 <L_shift+0xc>
   863ec:	bd70      	pop	{r4, r5, r6, pc}

000863ee <__hexnan>:
   863ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   863f2:	680b      	ldr	r3, [r1, #0]
   863f4:	b085      	sub	sp, #20
   863f6:	115e      	asrs	r6, r3, #5
   863f8:	9003      	str	r0, [sp, #12]
   863fa:	f013 031f 	ands.w	r3, r3, #31
   863fe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
   86402:	9302      	str	r3, [sp, #8]
   86404:	9b03      	ldr	r3, [sp, #12]
   86406:	bf18      	it	ne
   86408:	3604      	addne	r6, #4
   8640a:	f1a6 0804 	sub.w	r8, r6, #4
   8640e:	4615      	mov	r5, r2
   86410:	f8d3 9000 	ldr.w	r9, [r3]
   86414:	2200      	movs	r2, #0
   86416:	f846 2c04 	str.w	r2, [r6, #-4]
   8641a:	4647      	mov	r7, r8
   8641c:	4644      	mov	r4, r8
   8641e:	4692      	mov	sl, r2
   86420:	4693      	mov	fp, r2
   86422:	f899 1001 	ldrb.w	r1, [r9, #1]
   86426:	2900      	cmp	r1, #0
   86428:	d03a      	beq.n	864a0 <__hexnan+0xb2>
   8642a:	4608      	mov	r0, r1
   8642c:	e88d 0006 	stmia.w	sp, {r1, r2}
   86430:	f7ff fd83 	bl	85f3a <__hexdig_fun>
   86434:	e89d 0006 	ldmia.w	sp, {r1, r2}
   86438:	b9d8      	cbnz	r0, 86472 <__hexnan+0x84>
   8643a:	2920      	cmp	r1, #32
   8643c:	d812      	bhi.n	86464 <__hexnan+0x76>
   8643e:	45da      	cmp	sl, fp
   86440:	da2b      	bge.n	8649a <__hexnan+0xac>
   86442:	42bc      	cmp	r4, r7
   86444:	d205      	bcs.n	86452 <__hexnan+0x64>
   86446:	2a07      	cmp	r2, #7
   86448:	dc03      	bgt.n	86452 <__hexnan+0x64>
   8644a:	4620      	mov	r0, r4
   8644c:	4639      	mov	r1, r7
   8644e:	f7ff ffbb 	bl	863c8 <L_shift>
   86452:	42ac      	cmp	r4, r5
   86454:	d920      	bls.n	86498 <__hexnan+0xaa>
   86456:	1f27      	subs	r7, r4, #4
   86458:	2200      	movs	r2, #0
   8645a:	f844 2c04 	str.w	r2, [r4, #-4]
   8645e:	46da      	mov	sl, fp
   86460:	463c      	mov	r4, r7
   86462:	e01a      	b.n	8649a <__hexnan+0xac>
   86464:	2929      	cmp	r1, #41	; 0x29
   86466:	d14c      	bne.n	86502 <__hexnan+0x114>
   86468:	9b03      	ldr	r3, [sp, #12]
   8646a:	f109 0102 	add.w	r1, r9, #2
   8646e:	6019      	str	r1, [r3, #0]
   86470:	e016      	b.n	864a0 <__hexnan+0xb2>
   86472:	3201      	adds	r2, #1
   86474:	2a08      	cmp	r2, #8
   86476:	f10b 0b01 	add.w	fp, fp, #1
   8647a:	dd06      	ble.n	8648a <__hexnan+0x9c>
   8647c:	42ac      	cmp	r4, r5
   8647e:	d90c      	bls.n	8649a <__hexnan+0xac>
   86480:	2200      	movs	r2, #0
   86482:	f844 2c04 	str.w	r2, [r4, #-4]
   86486:	3c04      	subs	r4, #4
   86488:	2201      	movs	r2, #1
   8648a:	6821      	ldr	r1, [r4, #0]
   8648c:	f000 000f 	and.w	r0, r0, #15
   86490:	ea40 1101 	orr.w	r1, r0, r1, lsl #4
   86494:	6021      	str	r1, [r4, #0]
   86496:	e000      	b.n	8649a <__hexnan+0xac>
   86498:	2208      	movs	r2, #8
   8649a:	f109 0901 	add.w	r9, r9, #1
   8649e:	e7c0      	b.n	86422 <__hexnan+0x34>
   864a0:	f1bb 0f00 	cmp.w	fp, #0
   864a4:	d02d      	beq.n	86502 <__hexnan+0x114>
   864a6:	42bc      	cmp	r4, r7
   864a8:	d205      	bcs.n	864b6 <__hexnan+0xc8>
   864aa:	2a07      	cmp	r2, #7
   864ac:	dc03      	bgt.n	864b6 <__hexnan+0xc8>
   864ae:	4620      	mov	r0, r4
   864b0:	4639      	mov	r1, r7
   864b2:	f7ff ff89 	bl	863c8 <L_shift>
   864b6:	42ac      	cmp	r4, r5
   864b8:	d90c      	bls.n	864d4 <__hexnan+0xe6>
   864ba:	462b      	mov	r3, r5
   864bc:	f854 2b04 	ldr.w	r2, [r4], #4
   864c0:	4544      	cmp	r4, r8
   864c2:	f843 2b04 	str.w	r2, [r3], #4
   864c6:	d9f9      	bls.n	864bc <__hexnan+0xce>
   864c8:	2200      	movs	r2, #0
   864ca:	f843 2b04 	str.w	r2, [r3], #4
   864ce:	4543      	cmp	r3, r8
   864d0:	d9fa      	bls.n	864c8 <__hexnan+0xda>
   864d2:	e00d      	b.n	864f0 <__hexnan+0x102>
   864d4:	9b02      	ldr	r3, [sp, #8]
   864d6:	b15b      	cbz	r3, 864f0 <__hexnan+0x102>
   864d8:	f1c3 0920 	rsb	r9, r3, #32
   864dc:	f04f 33ff 	mov.w	r3, #4294967295
   864e0:	fa23 f909 	lsr.w	r9, r3, r9
   864e4:	f856 3c04 	ldr.w	r3, [r6, #-4]
   864e8:	ea03 0309 	and.w	r3, r3, r9
   864ec:	f846 3c04 	str.w	r3, [r6, #-4]
   864f0:	f856 3c04 	ldr.w	r3, [r6, #-4]
   864f4:	3e04      	subs	r6, #4
   864f6:	b933      	cbnz	r3, 86506 <__hexnan+0x118>
   864f8:	42b5      	cmp	r5, r6
   864fa:	d1f9      	bne.n	864f0 <__hexnan+0x102>
   864fc:	2301      	movs	r3, #1
   864fe:	602b      	str	r3, [r5, #0]
   86500:	e001      	b.n	86506 <__hexnan+0x118>
   86502:	2004      	movs	r0, #4
   86504:	e000      	b.n	86508 <__hexnan+0x11a>
   86506:	2005      	movs	r0, #5
   86508:	b005      	add	sp, #20
   8650a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

00086510 <iswspace>:
   86510:	28ff      	cmp	r0, #255	; 0xff
   86512:	d807      	bhi.n	86524 <iswspace+0x14>
   86514:	4b04      	ldr	r3, [pc, #16]	; (86528 <iswspace+0x18>)
   86516:	681b      	ldr	r3, [r3, #0]
   86518:	4418      	add	r0, r3
   8651a:	7840      	ldrb	r0, [r0, #1]
   8651c:	f000 0008 	and.w	r0, r0, #8
   86520:	b2c0      	uxtb	r0, r0
   86522:	4770      	bx	lr
   86524:	2000      	movs	r0, #0
   86526:	4770      	bx	lr
   86528:	20070440 	.word	0x20070440

0008652c <_setlocale_r>:
   8652c:	b510      	push	{r4, lr}
   8652e:	4614      	mov	r4, r2
   86530:	b90a      	cbnz	r2, 86536 <_setlocale_r+0xa>
   86532:	480b      	ldr	r0, [pc, #44]	; (86560 <_setlocale_r+0x34>)
   86534:	bd10      	pop	{r4, pc}
   86536:	4610      	mov	r0, r2
   86538:	490a      	ldr	r1, [pc, #40]	; (86564 <_setlocale_r+0x38>)
   8653a:	f001 fa0c 	bl	87956 <strcmp>
   8653e:	2800      	cmp	r0, #0
   86540:	d0f7      	beq.n	86532 <_setlocale_r+0x6>
   86542:	4620      	mov	r0, r4
   86544:	4906      	ldr	r1, [pc, #24]	; (86560 <_setlocale_r+0x34>)
   86546:	f001 fa06 	bl	87956 <strcmp>
   8654a:	2800      	cmp	r0, #0
   8654c:	d0f1      	beq.n	86532 <_setlocale_r+0x6>
   8654e:	4620      	mov	r0, r4
   86550:	4905      	ldr	r1, [pc, #20]	; (86568 <_setlocale_r+0x3c>)
   86552:	f001 fa00 	bl	87956 <strcmp>
   86556:	2800      	cmp	r0, #0
   86558:	4801      	ldr	r0, [pc, #4]	; (86560 <_setlocale_r+0x34>)
   8655a:	bf18      	it	ne
   8655c:	2000      	movne	r0, #0
   8655e:	bd10      	pop	{r4, pc}
   86560:	00088b38 	.word	0x00088b38
   86564:	00088d01 	.word	0x00088d01
   86568:	00088d08 	.word	0x00088d08

0008656c <__locale_charset>:
   8656c:	4800      	ldr	r0, [pc, #0]	; (86570 <__locale_charset+0x4>)
   8656e:	4770      	bx	lr
   86570:	20070444 	.word	0x20070444

00086574 <__locale_mb_cur_max>:
   86574:	4b01      	ldr	r3, [pc, #4]	; (8657c <__locale_mb_cur_max+0x8>)
   86576:	6a18      	ldr	r0, [r3, #32]
   86578:	4770      	bx	lr
   8657a:	bf00      	nop
   8657c:	20070444 	.word	0x20070444

00086580 <__locale_msgcharset>:
   86580:	4800      	ldr	r0, [pc, #0]	; (86584 <__locale_msgcharset+0x4>)
   86582:	4770      	bx	lr
   86584:	20070468 	.word	0x20070468

00086588 <__locale_cjk_lang>:
   86588:	2000      	movs	r0, #0
   8658a:	4770      	bx	lr

0008658c <_localeconv_r>:
   8658c:	4800      	ldr	r0, [pc, #0]	; (86590 <_localeconv_r+0x4>)
   8658e:	4770      	bx	lr
   86590:	20070488 	.word	0x20070488

00086594 <setlocale>:
   86594:	460a      	mov	r2, r1
   86596:	4903      	ldr	r1, [pc, #12]	; (865a4 <setlocale+0x10>)
   86598:	4603      	mov	r3, r0
   8659a:	6808      	ldr	r0, [r1, #0]
   8659c:	4619      	mov	r1, r3
   8659e:	f7ff bfc5 	b.w	8652c <_setlocale_r>
   865a2:	bf00      	nop
   865a4:	20070010 	.word	0x20070010

000865a8 <localeconv>:
   865a8:	4800      	ldr	r0, [pc, #0]	; (865ac <localeconv+0x4>)
   865aa:	4770      	bx	lr
   865ac:	20070488 	.word	0x20070488

000865b0 <__smakebuf_r>:
   865b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   865b2:	898b      	ldrh	r3, [r1, #12]
   865b4:	b091      	sub	sp, #68	; 0x44
   865b6:	079d      	lsls	r5, r3, #30
   865b8:	4606      	mov	r6, r0
   865ba:	460c      	mov	r4, r1
   865bc:	d43a      	bmi.n	86634 <__smakebuf_r+0x84>
   865be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   865c2:	2900      	cmp	r1, #0
   865c4:	da0b      	bge.n	865de <__smakebuf_r+0x2e>
   865c6:	89a3      	ldrh	r3, [r4, #12]
   865c8:	2700      	movs	r7, #0
   865ca:	f013 0f80 	tst.w	r3, #128	; 0x80
   865ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   865d2:	bf0c      	ite	eq
   865d4:	f44f 6580 	moveq.w	r5, #1024	; 0x400
   865d8:	2540      	movne	r5, #64	; 0x40
   865da:	81a3      	strh	r3, [r4, #12]
   865dc:	e01f      	b.n	8661e <__smakebuf_r+0x6e>
   865de:	aa01      	add	r2, sp, #4
   865e0:	f001 fe28 	bl	88234 <_fstat_r>
   865e4:	2800      	cmp	r0, #0
   865e6:	dbee      	blt.n	865c6 <__smakebuf_r+0x16>
   865e8:	9b02      	ldr	r3, [sp, #8]
   865ea:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   865ee:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   865f2:	424f      	negs	r7, r1
   865f4:	414f      	adcs	r7, r1
   865f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   865fa:	89a3      	ldrh	r3, [r4, #12]
   865fc:	d10a      	bne.n	86614 <__smakebuf_r+0x64>
   865fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   86600:	491b      	ldr	r1, [pc, #108]	; (86670 <__smakebuf_r+0xc0>)
   86602:	428a      	cmp	r2, r1
   86604:	d106      	bne.n	86614 <__smakebuf_r+0x64>
   86606:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   8660a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8660e:	81a3      	strh	r3, [r4, #12]
   86610:	64e5      	str	r5, [r4, #76]	; 0x4c
   86612:	e004      	b.n	8661e <__smakebuf_r+0x6e>
   86614:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   86618:	81a3      	strh	r3, [r4, #12]
   8661a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8661e:	4630      	mov	r0, r6
   86620:	4629      	mov	r1, r5
   86622:	f000 f839 	bl	86698 <_malloc_r>
   86626:	b960      	cbnz	r0, 86642 <__smakebuf_r+0x92>
   86628:	89a3      	ldrh	r3, [r4, #12]
   8662a:	059a      	lsls	r2, r3, #22
   8662c:	d41d      	bmi.n	8666a <__smakebuf_r+0xba>
   8662e:	f043 0302 	orr.w	r3, r3, #2
   86632:	81a3      	strh	r3, [r4, #12]
   86634:	f104 0343 	add.w	r3, r4, #67	; 0x43
   86638:	6023      	str	r3, [r4, #0]
   8663a:	6123      	str	r3, [r4, #16]
   8663c:	2301      	movs	r3, #1
   8663e:	6163      	str	r3, [r4, #20]
   86640:	e013      	b.n	8666a <__smakebuf_r+0xba>
   86642:	4b0c      	ldr	r3, [pc, #48]	; (86674 <__smakebuf_r+0xc4>)
   86644:	63f3      	str	r3, [r6, #60]	; 0x3c
   86646:	89a3      	ldrh	r3, [r4, #12]
   86648:	6020      	str	r0, [r4, #0]
   8664a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8664e:	81a3      	strh	r3, [r4, #12]
   86650:	6120      	str	r0, [r4, #16]
   86652:	6165      	str	r5, [r4, #20]
   86654:	b14f      	cbz	r7, 8666a <__smakebuf_r+0xba>
   86656:	4630      	mov	r0, r6
   86658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8665c:	f001 fdfc 	bl	88258 <_isatty_r>
   86660:	b118      	cbz	r0, 8666a <__smakebuf_r+0xba>
   86662:	89a3      	ldrh	r3, [r4, #12]
   86664:	f043 0301 	orr.w	r3, r3, #1
   86668:	81a3      	strh	r3, [r4, #12]
   8666a:	b011      	add	sp, #68	; 0x44
   8666c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8666e:	bf00      	nop
   86670:	0008792b 	.word	0x0008792b
   86674:	00085659 	.word	0x00085659

00086678 <malloc>:
   86678:	4b02      	ldr	r3, [pc, #8]	; (86684 <malloc+0xc>)
   8667a:	4601      	mov	r1, r0
   8667c:	6818      	ldr	r0, [r3, #0]
   8667e:	f000 b80b 	b.w	86698 <_malloc_r>
   86682:	bf00      	nop
   86684:	20070010 	.word	0x20070010

00086688 <free>:
   86688:	4b02      	ldr	r3, [pc, #8]	; (86694 <free+0xc>)
   8668a:	4601      	mov	r1, r0
   8668c:	6818      	ldr	r0, [r3, #0]
   8668e:	f7ff b9e1 	b.w	85a54 <_free_r>
   86692:	bf00      	nop
   86694:	20070010 	.word	0x20070010

00086698 <_malloc_r>:
   86698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8669c:	f101 040b 	add.w	r4, r1, #11
   866a0:	2c16      	cmp	r4, #22
   866a2:	4607      	mov	r7, r0
   866a4:	d903      	bls.n	866ae <_malloc_r+0x16>
   866a6:	f034 0407 	bics.w	r4, r4, #7
   866aa:	d501      	bpl.n	866b0 <_malloc_r+0x18>
   866ac:	e002      	b.n	866b4 <_malloc_r+0x1c>
   866ae:	2410      	movs	r4, #16
   866b0:	428c      	cmp	r4, r1
   866b2:	d202      	bcs.n	866ba <_malloc_r+0x22>
   866b4:	230c      	movs	r3, #12
   866b6:	603b      	str	r3, [r7, #0]
   866b8:	e1de      	b.n	86a78 <_malloc_r+0x3e0>
   866ba:	4638      	mov	r0, r7
   866bc:	f000 fa81 	bl	86bc2 <__malloc_lock>
   866c0:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   866c4:	4da3      	ldr	r5, [pc, #652]	; (86954 <_malloc_r+0x2bc>)
   866c6:	d214      	bcs.n	866f2 <_malloc_r+0x5a>
   866c8:	08e2      	lsrs	r2, r4, #3
   866ca:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
   866ce:	68de      	ldr	r6, [r3, #12]
   866d0:	429e      	cmp	r6, r3
   866d2:	d106      	bne.n	866e2 <_malloc_r+0x4a>
   866d4:	f106 0308 	add.w	r3, r6, #8
   866d8:	6976      	ldr	r6, [r6, #20]
   866da:	429e      	cmp	r6, r3
   866dc:	bf08      	it	eq
   866de:	3202      	addeq	r2, #2
   866e0:	d043      	beq.n	8676a <_malloc_r+0xd2>
   866e2:	6873      	ldr	r3, [r6, #4]
   866e4:	68f2      	ldr	r2, [r6, #12]
   866e6:	68b1      	ldr	r1, [r6, #8]
   866e8:	f023 0303 	bic.w	r3, r3, #3
   866ec:	60ca      	str	r2, [r1, #12]
   866ee:	6091      	str	r1, [r2, #8]
   866f0:	e05d      	b.n	867ae <_malloc_r+0x116>
   866f2:	0a62      	lsrs	r2, r4, #9
   866f4:	d01a      	beq.n	8672c <_malloc_r+0x94>
   866f6:	2a04      	cmp	r2, #4
   866f8:	d802      	bhi.n	86700 <_malloc_r+0x68>
   866fa:	09a2      	lsrs	r2, r4, #6
   866fc:	3238      	adds	r2, #56	; 0x38
   866fe:	e018      	b.n	86732 <_malloc_r+0x9a>
   86700:	2a14      	cmp	r2, #20
   86702:	d801      	bhi.n	86708 <_malloc_r+0x70>
   86704:	325b      	adds	r2, #91	; 0x5b
   86706:	e014      	b.n	86732 <_malloc_r+0x9a>
   86708:	2a54      	cmp	r2, #84	; 0x54
   8670a:	d802      	bhi.n	86712 <_malloc_r+0x7a>
   8670c:	0b22      	lsrs	r2, r4, #12
   8670e:	326e      	adds	r2, #110	; 0x6e
   86710:	e00f      	b.n	86732 <_malloc_r+0x9a>
   86712:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86716:	d802      	bhi.n	8671e <_malloc_r+0x86>
   86718:	0be2      	lsrs	r2, r4, #15
   8671a:	3277      	adds	r2, #119	; 0x77
   8671c:	e009      	b.n	86732 <_malloc_r+0x9a>
   8671e:	f240 5354 	movw	r3, #1364	; 0x554
   86722:	429a      	cmp	r2, r3
   86724:	d804      	bhi.n	86730 <_malloc_r+0x98>
   86726:	0ca2      	lsrs	r2, r4, #18
   86728:	327c      	adds	r2, #124	; 0x7c
   8672a:	e002      	b.n	86732 <_malloc_r+0x9a>
   8672c:	223f      	movs	r2, #63	; 0x3f
   8672e:	e000      	b.n	86732 <_malloc_r+0x9a>
   86730:	227e      	movs	r2, #126	; 0x7e
   86732:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
   86736:	68de      	ldr	r6, [r3, #12]
   86738:	429e      	cmp	r6, r3
   8673a:	d015      	beq.n	86768 <_malloc_r+0xd0>
   8673c:	6871      	ldr	r1, [r6, #4]
   8673e:	f021 0103 	bic.w	r1, r1, #3
   86742:	1b08      	subs	r0, r1, r4
   86744:	280f      	cmp	r0, #15
   86746:	dd01      	ble.n	8674c <_malloc_r+0xb4>
   86748:	3a01      	subs	r2, #1
   8674a:	e00d      	b.n	86768 <_malloc_r+0xd0>
   8674c:	2800      	cmp	r0, #0
   8674e:	db09      	blt.n	86764 <_malloc_r+0xcc>
   86750:	68f3      	ldr	r3, [r6, #12]
   86752:	68b2      	ldr	r2, [r6, #8]
   86754:	60d3      	str	r3, [r2, #12]
   86756:	609a      	str	r2, [r3, #8]
   86758:	1873      	adds	r3, r6, r1
   8675a:	685a      	ldr	r2, [r3, #4]
   8675c:	f042 0201 	orr.w	r2, r2, #1
   86760:	605a      	str	r2, [r3, #4]
   86762:	e194      	b.n	86a8e <_malloc_r+0x3f6>
   86764:	68f6      	ldr	r6, [r6, #12]
   86766:	e7e7      	b.n	86738 <_malloc_r+0xa0>
   86768:	3201      	adds	r2, #1
   8676a:	497a      	ldr	r1, [pc, #488]	; (86954 <_malloc_r+0x2bc>)
   8676c:	692e      	ldr	r6, [r5, #16]
   8676e:	f101 0008 	add.w	r0, r1, #8
   86772:	4286      	cmp	r6, r0
   86774:	4686      	mov	lr, r0
   86776:	d06d      	beq.n	86854 <_malloc_r+0x1bc>
   86778:	6873      	ldr	r3, [r6, #4]
   8677a:	f023 0303 	bic.w	r3, r3, #3
   8677e:	ebc4 0c03 	rsb	ip, r4, r3
   86782:	f1bc 0f0f 	cmp.w	ip, #15
   86786:	dd0d      	ble.n	867a4 <_malloc_r+0x10c>
   86788:	1933      	adds	r3, r6, r4
   8678a:	f04c 0201 	orr.w	r2, ip, #1
   8678e:	f044 0401 	orr.w	r4, r4, #1
   86792:	6074      	str	r4, [r6, #4]
   86794:	614b      	str	r3, [r1, #20]
   86796:	610b      	str	r3, [r1, #16]
   86798:	60d8      	str	r0, [r3, #12]
   8679a:	6098      	str	r0, [r3, #8]
   8679c:	605a      	str	r2, [r3, #4]
   8679e:	f843 c00c 	str.w	ip, [r3, ip]
   867a2:	e174      	b.n	86a8e <_malloc_r+0x3f6>
   867a4:	f1bc 0f00 	cmp.w	ip, #0
   867a8:	6148      	str	r0, [r1, #20]
   867aa:	6108      	str	r0, [r1, #16]
   867ac:	db01      	blt.n	867b2 <_malloc_r+0x11a>
   867ae:	4433      	add	r3, r6
   867b0:	e7d3      	b.n	8675a <_malloc_r+0xc2>
   867b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   867b6:	d211      	bcs.n	867dc <_malloc_r+0x144>
   867b8:	08db      	lsrs	r3, r3, #3
   867ba:	1098      	asrs	r0, r3, #2
   867bc:	f04f 0c01 	mov.w	ip, #1
   867c0:	fa0c fc00 	lsl.w	ip, ip, r0
   867c4:	6848      	ldr	r0, [r1, #4]
   867c6:	ea4c 0000 	orr.w	r0, ip, r0
   867ca:	6048      	str	r0, [r1, #4]
   867cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   867d0:	688b      	ldr	r3, [r1, #8]
   867d2:	60f1      	str	r1, [r6, #12]
   867d4:	60b3      	str	r3, [r6, #8]
   867d6:	608e      	str	r6, [r1, #8]
   867d8:	60de      	str	r6, [r3, #12]
   867da:	e03b      	b.n	86854 <_malloc_r+0x1bc>
   867dc:	0a58      	lsrs	r0, r3, #9
   867de:	2804      	cmp	r0, #4
   867e0:	d802      	bhi.n	867e8 <_malloc_r+0x150>
   867e2:	0998      	lsrs	r0, r3, #6
   867e4:	3038      	adds	r0, #56	; 0x38
   867e6:	e015      	b.n	86814 <_malloc_r+0x17c>
   867e8:	2814      	cmp	r0, #20
   867ea:	d801      	bhi.n	867f0 <_malloc_r+0x158>
   867ec:	305b      	adds	r0, #91	; 0x5b
   867ee:	e011      	b.n	86814 <_malloc_r+0x17c>
   867f0:	2854      	cmp	r0, #84	; 0x54
   867f2:	d802      	bhi.n	867fa <_malloc_r+0x162>
   867f4:	0b18      	lsrs	r0, r3, #12
   867f6:	306e      	adds	r0, #110	; 0x6e
   867f8:	e00c      	b.n	86814 <_malloc_r+0x17c>
   867fa:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   867fe:	d802      	bhi.n	86806 <_malloc_r+0x16e>
   86800:	0bd8      	lsrs	r0, r3, #15
   86802:	3077      	adds	r0, #119	; 0x77
   86804:	e006      	b.n	86814 <_malloc_r+0x17c>
   86806:	f240 5154 	movw	r1, #1364	; 0x554
   8680a:	4288      	cmp	r0, r1
   8680c:	bf9a      	itte	ls
   8680e:	0c98      	lsrls	r0, r3, #18
   86810:	307c      	addls	r0, #124	; 0x7c
   86812:	207e      	movhi	r0, #126	; 0x7e
   86814:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
   86818:	f8dc 1008 	ldr.w	r1, [ip, #8]
   8681c:	f8df 8134 	ldr.w	r8, [pc, #308]	; 86954 <_malloc_r+0x2bc>
   86820:	4561      	cmp	r1, ip
   86822:	d10d      	bne.n	86840 <_malloc_r+0x1a8>
   86824:	2301      	movs	r3, #1
   86826:	1080      	asrs	r0, r0, #2
   86828:	fa03 f000 	lsl.w	r0, r3, r0
   8682c:	f8d8 3004 	ldr.w	r3, [r8, #4]
   86830:	4303      	orrs	r3, r0
   86832:	f8c8 3004 	str.w	r3, [r8, #4]
   86836:	460b      	mov	r3, r1
   86838:	e008      	b.n	8684c <_malloc_r+0x1b4>
   8683a:	6889      	ldr	r1, [r1, #8]
   8683c:	4561      	cmp	r1, ip
   8683e:	d004      	beq.n	8684a <_malloc_r+0x1b2>
   86840:	6848      	ldr	r0, [r1, #4]
   86842:	f020 0003 	bic.w	r0, r0, #3
   86846:	4283      	cmp	r3, r0
   86848:	d3f7      	bcc.n	8683a <_malloc_r+0x1a2>
   8684a:	68cb      	ldr	r3, [r1, #12]
   8684c:	60f3      	str	r3, [r6, #12]
   8684e:	60b1      	str	r1, [r6, #8]
   86850:	609e      	str	r6, [r3, #8]
   86852:	60ce      	str	r6, [r1, #12]
   86854:	2101      	movs	r1, #1
   86856:	1093      	asrs	r3, r2, #2
   86858:	fa01 f303 	lsl.w	r3, r1, r3
   8685c:	6869      	ldr	r1, [r5, #4]
   8685e:	428b      	cmp	r3, r1
   86860:	d85d      	bhi.n	8691e <_malloc_r+0x286>
   86862:	420b      	tst	r3, r1
   86864:	d106      	bne.n	86874 <_malloc_r+0x1dc>
   86866:	f022 0203 	bic.w	r2, r2, #3
   8686a:	005b      	lsls	r3, r3, #1
   8686c:	420b      	tst	r3, r1
   8686e:	f102 0204 	add.w	r2, r2, #4
   86872:	d0fa      	beq.n	8686a <_malloc_r+0x1d2>
   86874:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
   86878:	4680      	mov	r8, r0
   8687a:	4694      	mov	ip, r2
   8687c:	f8d8 600c 	ldr.w	r6, [r8, #12]
   86880:	4546      	cmp	r6, r8
   86882:	d02d      	beq.n	868e0 <_malloc_r+0x248>
   86884:	6871      	ldr	r1, [r6, #4]
   86886:	f021 0903 	bic.w	r9, r1, #3
   8688a:	ebc4 0109 	rsb	r1, r4, r9
   8688e:	290f      	cmp	r1, #15
   86890:	dd13      	ble.n	868ba <_malloc_r+0x222>
   86892:	1933      	adds	r3, r6, r4
   86894:	f044 0401 	orr.w	r4, r4, #1
   86898:	68f2      	ldr	r2, [r6, #12]
   8689a:	6074      	str	r4, [r6, #4]
   8689c:	f856 0f08 	ldr.w	r0, [r6, #8]!
   868a0:	60c2      	str	r2, [r0, #12]
   868a2:	6090      	str	r0, [r2, #8]
   868a4:	f041 0201 	orr.w	r2, r1, #1
   868a8:	616b      	str	r3, [r5, #20]
   868aa:	612b      	str	r3, [r5, #16]
   868ac:	f8c3 e00c 	str.w	lr, [r3, #12]
   868b0:	f8c3 e008 	str.w	lr, [r3, #8]
   868b4:	605a      	str	r2, [r3, #4]
   868b6:	5059      	str	r1, [r3, r1]
   868b8:	e00c      	b.n	868d4 <_malloc_r+0x23c>
   868ba:	2900      	cmp	r1, #0
   868bc:	db0e      	blt.n	868dc <_malloc_r+0x244>
   868be:	eb06 0109 	add.w	r1, r6, r9
   868c2:	684b      	ldr	r3, [r1, #4]
   868c4:	f043 0301 	orr.w	r3, r3, #1
   868c8:	604b      	str	r3, [r1, #4]
   868ca:	68f3      	ldr	r3, [r6, #12]
   868cc:	f856 2f08 	ldr.w	r2, [r6, #8]!
   868d0:	60d3      	str	r3, [r2, #12]
   868d2:	609a      	str	r2, [r3, #8]
   868d4:	4638      	mov	r0, r7
   868d6:	f000 f975 	bl	86bc4 <__malloc_unlock>
   868da:	e0dc      	b.n	86a96 <_malloc_r+0x3fe>
   868dc:	68f6      	ldr	r6, [r6, #12]
   868de:	e7cf      	b.n	86880 <_malloc_r+0x1e8>
   868e0:	f10c 0c01 	add.w	ip, ip, #1
   868e4:	f01c 0f03 	tst.w	ip, #3
   868e8:	f108 0808 	add.w	r8, r8, #8
   868ec:	d1c6      	bne.n	8687c <_malloc_r+0x1e4>
   868ee:	0791      	lsls	r1, r2, #30
   868f0:	d104      	bne.n	868fc <_malloc_r+0x264>
   868f2:	686a      	ldr	r2, [r5, #4]
   868f4:	ea22 0203 	bic.w	r2, r2, r3
   868f8:	606a      	str	r2, [r5, #4]
   868fa:	e005      	b.n	86908 <_malloc_r+0x270>
   868fc:	f1a0 0108 	sub.w	r1, r0, #8
   86900:	6800      	ldr	r0, [r0, #0]
   86902:	3a01      	subs	r2, #1
   86904:	4288      	cmp	r0, r1
   86906:	d0f2      	beq.n	868ee <_malloc_r+0x256>
   86908:	6869      	ldr	r1, [r5, #4]
   8690a:	005b      	lsls	r3, r3, #1
   8690c:	428b      	cmp	r3, r1
   8690e:	d806      	bhi.n	8691e <_malloc_r+0x286>
   86910:	b12b      	cbz	r3, 8691e <_malloc_r+0x286>
   86912:	4662      	mov	r2, ip
   86914:	420b      	tst	r3, r1
   86916:	d1ad      	bne.n	86874 <_malloc_r+0x1dc>
   86918:	3204      	adds	r2, #4
   8691a:	005b      	lsls	r3, r3, #1
   8691c:	e7fa      	b.n	86914 <_malloc_r+0x27c>
   8691e:	f8d5 9008 	ldr.w	r9, [r5, #8]
   86922:	f8d9 3004 	ldr.w	r3, [r9, #4]
   86926:	f023 0b03 	bic.w	fp, r3, #3
   8692a:	45a3      	cmp	fp, r4
   8692c:	d304      	bcc.n	86938 <_malloc_r+0x2a0>
   8692e:	ebc4 030b 	rsb	r3, r4, fp
   86932:	2b0f      	cmp	r3, #15
   86934:	f300 80a2 	bgt.w	86a7c <_malloc_r+0x3e4>
   86938:	4907      	ldr	r1, [pc, #28]	; (86958 <_malloc_r+0x2c0>)
   8693a:	eb09 030b 	add.w	r3, r9, fp
   8693e:	680a      	ldr	r2, [r1, #0]
   86940:	4688      	mov	r8, r1
   86942:	eb04 0a02 	add.w	sl, r4, r2
   86946:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
   8694a:	3201      	adds	r2, #1
   8694c:	d106      	bne.n	8695c <_malloc_r+0x2c4>
   8694e:	f10a 0a10 	add.w	sl, sl, #16
   86952:	e00b      	b.n	8696c <_malloc_r+0x2d4>
   86954:	200704c0 	.word	0x200704c0
   86958:	2007abf0 	.word	0x2007abf0
   8695c:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   86960:	f10a 0a0f 	add.w	sl, sl, #15
   86964:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   86968:	f02a 0a0f 	bic.w	sl, sl, #15
   8696c:	4638      	mov	r0, r7
   8696e:	4651      	mov	r1, sl
   86970:	9301      	str	r3, [sp, #4]
   86972:	f000 ff65 	bl	87840 <_sbrk_r>
   86976:	1c42      	adds	r2, r0, #1
   86978:	4606      	mov	r6, r0
   8697a:	9b01      	ldr	r3, [sp, #4]
   8697c:	d06f      	beq.n	86a5e <_malloc_r+0x3c6>
   8697e:	4298      	cmp	r0, r3
   86980:	d201      	bcs.n	86986 <_malloc_r+0x2ee>
   86982:	45a9      	cmp	r9, r5
   86984:	d16b      	bne.n	86a5e <_malloc_r+0x3c6>
   86986:	f8d8 2004 	ldr.w	r2, [r8, #4]
   8698a:	429e      	cmp	r6, r3
   8698c:	4452      	add	r2, sl
   8698e:	f8c8 2004 	str.w	r2, [r8, #4]
   86992:	d108      	bne.n	869a6 <_malloc_r+0x30e>
   86994:	f3c6 010b 	ubfx	r1, r6, #0, #12
   86998:	b929      	cbnz	r1, 869a6 <_malloc_r+0x30e>
   8699a:	68ab      	ldr	r3, [r5, #8]
   8699c:	44da      	add	sl, fp
   8699e:	f04a 0201 	orr.w	r2, sl, #1
   869a2:	605a      	str	r2, [r3, #4]
   869a4:	e04d      	b.n	86a42 <_malloc_r+0x3aa>
   869a6:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
   869aa:	3101      	adds	r1, #1
   869ac:	d103      	bne.n	869b6 <_malloc_r+0x31e>
   869ae:	4b3c      	ldr	r3, [pc, #240]	; (86aa0 <_malloc_r+0x408>)
   869b0:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
   869b4:	e003      	b.n	869be <_malloc_r+0x326>
   869b6:	1af3      	subs	r3, r6, r3
   869b8:	441a      	add	r2, r3
   869ba:	f8c8 2004 	str.w	r2, [r8, #4]
   869be:	f016 0307 	ands.w	r3, r6, #7
   869c2:	bf1c      	itt	ne
   869c4:	f1c3 0308 	rsbne	r3, r3, #8
   869c8:	18f6      	addne	r6, r6, r3
   869ca:	44b2      	add	sl, r6
   869cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   869d0:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   869d4:	ebca 0a03 	rsb	sl, sl, r3
   869d8:	4651      	mov	r1, sl
   869da:	4638      	mov	r0, r7
   869dc:	f000 ff30 	bl	87840 <_sbrk_r>
   869e0:	1c43      	adds	r3, r0, #1
   869e2:	bf04      	itt	eq
   869e4:	4630      	moveq	r0, r6
   869e6:	f04f 0a00 	moveq.w	sl, #0
   869ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
   869ee:	1b80      	subs	r0, r0, r6
   869f0:	4450      	add	r0, sl
   869f2:	4453      	add	r3, sl
   869f4:	f040 0001 	orr.w	r0, r0, #1
   869f8:	45a9      	cmp	r9, r5
   869fa:	60ae      	str	r6, [r5, #8]
   869fc:	f8c8 3004 	str.w	r3, [r8, #4]
   86a00:	6070      	str	r0, [r6, #4]
   86a02:	d01e      	beq.n	86a42 <_malloc_r+0x3aa>
   86a04:	f1bb 0f0f 	cmp.w	fp, #15
   86a08:	d802      	bhi.n	86a10 <_malloc_r+0x378>
   86a0a:	2301      	movs	r3, #1
   86a0c:	6073      	str	r3, [r6, #4]
   86a0e:	e026      	b.n	86a5e <_malloc_r+0x3c6>
   86a10:	f8d9 3004 	ldr.w	r3, [r9, #4]
   86a14:	f1ab 0b0c 	sub.w	fp, fp, #12
   86a18:	f02b 0b07 	bic.w	fp, fp, #7
   86a1c:	f003 0301 	and.w	r3, r3, #1
   86a20:	ea4b 0303 	orr.w	r3, fp, r3
   86a24:	f8c9 3004 	str.w	r3, [r9, #4]
   86a28:	2205      	movs	r2, #5
   86a2a:	eb09 030b 	add.w	r3, r9, fp
   86a2e:	f1bb 0f0f 	cmp.w	fp, #15
   86a32:	605a      	str	r2, [r3, #4]
   86a34:	609a      	str	r2, [r3, #8]
   86a36:	d904      	bls.n	86a42 <_malloc_r+0x3aa>
   86a38:	4638      	mov	r0, r7
   86a3a:	f109 0108 	add.w	r1, r9, #8
   86a3e:	f7ff f809 	bl	85a54 <_free_r>
   86a42:	f8d8 3004 	ldr.w	r3, [r8, #4]
   86a46:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
   86a4a:	4293      	cmp	r3, r2
   86a4c:	bf84      	itt	hi
   86a4e:	4a15      	ldrhi	r2, [pc, #84]	; (86aa4 <_malloc_r+0x40c>)
   86a50:	62d3      	strhi	r3, [r2, #44]	; 0x2c
   86a52:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
   86a56:	4293      	cmp	r3, r2
   86a58:	bf84      	itt	hi
   86a5a:	4a12      	ldrhi	r2, [pc, #72]	; (86aa4 <_malloc_r+0x40c>)
   86a5c:	6313      	strhi	r3, [r2, #48]	; 0x30
   86a5e:	68ab      	ldr	r3, [r5, #8]
   86a60:	685a      	ldr	r2, [r3, #4]
   86a62:	f022 0203 	bic.w	r2, r2, #3
   86a66:	42a2      	cmp	r2, r4
   86a68:	ebc4 0302 	rsb	r3, r4, r2
   86a6c:	d301      	bcc.n	86a72 <_malloc_r+0x3da>
   86a6e:	2b0f      	cmp	r3, #15
   86a70:	dc04      	bgt.n	86a7c <_malloc_r+0x3e4>
   86a72:	4638      	mov	r0, r7
   86a74:	f000 f8a6 	bl	86bc4 <__malloc_unlock>
   86a78:	2600      	movs	r6, #0
   86a7a:	e00c      	b.n	86a96 <_malloc_r+0x3fe>
   86a7c:	68ae      	ldr	r6, [r5, #8]
   86a7e:	f044 0201 	orr.w	r2, r4, #1
   86a82:	f043 0301 	orr.w	r3, r3, #1
   86a86:	4434      	add	r4, r6
   86a88:	6072      	str	r2, [r6, #4]
   86a8a:	60ac      	str	r4, [r5, #8]
   86a8c:	6063      	str	r3, [r4, #4]
   86a8e:	4638      	mov	r0, r7
   86a90:	f000 f898 	bl	86bc4 <__malloc_unlock>
   86a94:	3608      	adds	r6, #8
   86a96:	4630      	mov	r0, r6
   86a98:	b003      	add	sp, #12
   86a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86a9e:	bf00      	nop
   86aa0:	200704c0 	.word	0x200704c0
   86aa4:	2007abf0 	.word	0x2007abf0

00086aa8 <_mbrtowc_r>:
   86aa8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   86aac:	4616      	mov	r6, r2
   86aae:	4a11      	ldr	r2, [pc, #68]	; (86af4 <_mbrtowc_r+0x4c>)
   86ab0:	4604      	mov	r4, r0
   86ab2:	4689      	mov	r9, r1
   86ab4:	4698      	mov	r8, r3
   86ab6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   86ab8:	6817      	ldr	r7, [r2, #0]
   86aba:	b946      	cbnz	r6, 86ace <_mbrtowc_r+0x26>
   86abc:	f7ff fd56 	bl	8656c <__locale_charset>
   86ac0:	4631      	mov	r1, r6
   86ac2:	e88d 0021 	stmia.w	sp, {r0, r5}
   86ac6:	4a0c      	ldr	r2, [pc, #48]	; (86af8 <_mbrtowc_r+0x50>)
   86ac8:	4620      	mov	r0, r4
   86aca:	2301      	movs	r3, #1
   86acc:	e007      	b.n	86ade <_mbrtowc_r+0x36>
   86ace:	f7ff fd4d 	bl	8656c <__locale_charset>
   86ad2:	4649      	mov	r1, r9
   86ad4:	e88d 0021 	stmia.w	sp, {r0, r5}
   86ad8:	4632      	mov	r2, r6
   86ada:	4620      	mov	r0, r4
   86adc:	4643      	mov	r3, r8
   86ade:	47b8      	blx	r7
   86ae0:	1c43      	adds	r3, r0, #1
   86ae2:	d103      	bne.n	86aec <_mbrtowc_r+0x44>
   86ae4:	2300      	movs	r3, #0
   86ae6:	602b      	str	r3, [r5, #0]
   86ae8:	238a      	movs	r3, #138	; 0x8a
   86aea:	6023      	str	r3, [r4, #0]
   86aec:	b003      	add	sp, #12
   86aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86af2:	bf00      	nop
   86af4:	200708d0 	.word	0x200708d0
   86af8:	00088d08 	.word	0x00088d08

00086afc <mbrtowc>:
   86afc:	b573      	push	{r0, r1, r4, r5, r6, lr}
   86afe:	9300      	str	r3, [sp, #0]
   86b00:	4b05      	ldr	r3, [pc, #20]	; (86b18 <mbrtowc+0x1c>)
   86b02:	4606      	mov	r6, r0
   86b04:	460d      	mov	r5, r1
   86b06:	4614      	mov	r4, r2
   86b08:	6818      	ldr	r0, [r3, #0]
   86b0a:	4631      	mov	r1, r6
   86b0c:	462a      	mov	r2, r5
   86b0e:	4623      	mov	r3, r4
   86b10:	f7ff ffca 	bl	86aa8 <_mbrtowc_r>
   86b14:	b002      	add	sp, #8
   86b16:	bd70      	pop	{r4, r5, r6, pc}
   86b18:	20070010 	.word	0x20070010

00086b1c <__ascii_mbtowc>:
   86b1c:	b082      	sub	sp, #8
   86b1e:	b901      	cbnz	r1, 86b22 <__ascii_mbtowc+0x6>
   86b20:	a901      	add	r1, sp, #4
   86b22:	b13a      	cbz	r2, 86b34 <__ascii_mbtowc+0x18>
   86b24:	b143      	cbz	r3, 86b38 <__ascii_mbtowc+0x1c>
   86b26:	7813      	ldrb	r3, [r2, #0]
   86b28:	600b      	str	r3, [r1, #0]
   86b2a:	7810      	ldrb	r0, [r2, #0]
   86b2c:	3000      	adds	r0, #0
   86b2e:	bf18      	it	ne
   86b30:	2001      	movne	r0, #1
   86b32:	e003      	b.n	86b3c <__ascii_mbtowc+0x20>
   86b34:	4610      	mov	r0, r2
   86b36:	e001      	b.n	86b3c <__ascii_mbtowc+0x20>
   86b38:	f06f 0001 	mvn.w	r0, #1
   86b3c:	b002      	add	sp, #8
   86b3e:	4770      	bx	lr

00086b40 <_mbtowc_r>:
   86b40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   86b44:	461f      	mov	r7, r3
   86b46:	4b09      	ldr	r3, [pc, #36]	; (86b6c <_mbtowc_r+0x2c>)
   86b48:	4606      	mov	r6, r0
   86b4a:	681c      	ldr	r4, [r3, #0]
   86b4c:	4689      	mov	r9, r1
   86b4e:	4690      	mov	r8, r2
   86b50:	f7ff fd0c 	bl	8656c <__locale_charset>
   86b54:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   86b56:	9000      	str	r0, [sp, #0]
   86b58:	9501      	str	r5, [sp, #4]
   86b5a:	4630      	mov	r0, r6
   86b5c:	4649      	mov	r1, r9
   86b5e:	4642      	mov	r2, r8
   86b60:	463b      	mov	r3, r7
   86b62:	47a0      	blx	r4
   86b64:	b003      	add	sp, #12
   86b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86b6a:	bf00      	nop
   86b6c:	200708d0 	.word	0x200708d0

00086b70 <memchr>:
   86b70:	b510      	push	{r4, lr}
   86b72:	b2c9      	uxtb	r1, r1
   86b74:	4402      	add	r2, r0
   86b76:	4290      	cmp	r0, r2
   86b78:	4603      	mov	r3, r0
   86b7a:	d005      	beq.n	86b88 <memchr+0x18>
   86b7c:	781c      	ldrb	r4, [r3, #0]
   86b7e:	3001      	adds	r0, #1
   86b80:	428c      	cmp	r4, r1
   86b82:	d1f8      	bne.n	86b76 <memchr+0x6>
   86b84:	4618      	mov	r0, r3
   86b86:	bd10      	pop	{r4, pc}
   86b88:	2000      	movs	r0, #0
   86b8a:	bd10      	pop	{r4, pc}

00086b8c <memmove>:
   86b8c:	4281      	cmp	r1, r0
   86b8e:	b570      	push	{r4, r5, r6, lr}
   86b90:	d301      	bcc.n	86b96 <memmove+0xa>
   86b92:	2300      	movs	r3, #0
   86b94:	e00e      	b.n	86bb4 <memmove+0x28>
   86b96:	188c      	adds	r4, r1, r2
   86b98:	42a0      	cmp	r0, r4
   86b9a:	d2fa      	bcs.n	86b92 <memmove+0x6>
   86b9c:	1885      	adds	r5, r0, r2
   86b9e:	4613      	mov	r3, r2
   86ba0:	f113 33ff 	adds.w	r3, r3, #4294967295
   86ba4:	d305      	bcc.n	86bb2 <memmove+0x26>
   86ba6:	4251      	negs	r1, r2
   86ba8:	1866      	adds	r6, r4, r1
   86baa:	5cf6      	ldrb	r6, [r6, r3]
   86bac:	4429      	add	r1, r5
   86bae:	54ce      	strb	r6, [r1, r3]
   86bb0:	e7f6      	b.n	86ba0 <memmove+0x14>
   86bb2:	bd70      	pop	{r4, r5, r6, pc}
   86bb4:	4293      	cmp	r3, r2
   86bb6:	d003      	beq.n	86bc0 <memmove+0x34>
   86bb8:	5ccc      	ldrb	r4, [r1, r3]
   86bba:	54c4      	strb	r4, [r0, r3]
   86bbc:	3301      	adds	r3, #1
   86bbe:	e7f9      	b.n	86bb4 <memmove+0x28>
   86bc0:	bd70      	pop	{r4, r5, r6, pc}

00086bc2 <__malloc_lock>:
   86bc2:	4770      	bx	lr

00086bc4 <__malloc_unlock>:
   86bc4:	4770      	bx	lr
	...

00086bc8 <_Balloc>:
   86bc8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   86bca:	b570      	push	{r4, r5, r6, lr}
   86bcc:	4605      	mov	r5, r0
   86bce:	460c      	mov	r4, r1
   86bd0:	b13b      	cbz	r3, 86be2 <_Balloc+0x1a>
   86bd2:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   86bd4:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
   86bd8:	b160      	cbz	r0, 86bf4 <_Balloc+0x2c>
   86bda:	6801      	ldr	r1, [r0, #0]
   86bdc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
   86be0:	e014      	b.n	86c0c <_Balloc+0x44>
   86be2:	2104      	movs	r1, #4
   86be4:	2221      	movs	r2, #33	; 0x21
   86be6:	f001 faa1 	bl	8812c <_calloc_r>
   86bea:	64e8      	str	r0, [r5, #76]	; 0x4c
   86bec:	2800      	cmp	r0, #0
   86bee:	d1f0      	bne.n	86bd2 <_Balloc+0xa>
   86bf0:	2000      	movs	r0, #0
   86bf2:	bd70      	pop	{r4, r5, r6, pc}
   86bf4:	2101      	movs	r1, #1
   86bf6:	fa01 f604 	lsl.w	r6, r1, r4
   86bfa:	1d72      	adds	r2, r6, #5
   86bfc:	4628      	mov	r0, r5
   86bfe:	0092      	lsls	r2, r2, #2
   86c00:	f001 fa94 	bl	8812c <_calloc_r>
   86c04:	2800      	cmp	r0, #0
   86c06:	d0f3      	beq.n	86bf0 <_Balloc+0x28>
   86c08:	6044      	str	r4, [r0, #4]
   86c0a:	6086      	str	r6, [r0, #8]
   86c0c:	2200      	movs	r2, #0
   86c0e:	6102      	str	r2, [r0, #16]
   86c10:	60c2      	str	r2, [r0, #12]
   86c12:	bd70      	pop	{r4, r5, r6, pc}

00086c14 <_Bfree>:
   86c14:	b131      	cbz	r1, 86c24 <_Bfree+0x10>
   86c16:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   86c18:	684a      	ldr	r2, [r1, #4]
   86c1a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   86c1e:	6008      	str	r0, [r1, #0]
   86c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   86c24:	4770      	bx	lr

00086c26 <__multadd>:
   86c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86c2a:	460c      	mov	r4, r1
   86c2c:	461e      	mov	r6, r3
   86c2e:	690d      	ldr	r5, [r1, #16]
   86c30:	4607      	mov	r7, r0
   86c32:	3114      	adds	r1, #20
   86c34:	2300      	movs	r3, #0
   86c36:	6808      	ldr	r0, [r1, #0]
   86c38:	3301      	adds	r3, #1
   86c3a:	fa1f fc80 	uxth.w	ip, r0
   86c3e:	0c00      	lsrs	r0, r0, #16
   86c40:	fb02 6c0c 	mla	ip, r2, ip, r6
   86c44:	4350      	muls	r0, r2
   86c46:	eb00 401c 	add.w	r0, r0, ip, lsr #16
   86c4a:	fa1f fc8c 	uxth.w	ip, ip
   86c4e:	0c06      	lsrs	r6, r0, #16
   86c50:	42ab      	cmp	r3, r5
   86c52:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
   86c56:	f841 0b04 	str.w	r0, [r1], #4
   86c5a:	dbec      	blt.n	86c36 <__multadd+0x10>
   86c5c:	b1d6      	cbz	r6, 86c94 <__multadd+0x6e>
   86c5e:	68a3      	ldr	r3, [r4, #8]
   86c60:	429d      	cmp	r5, r3
   86c62:	db12      	blt.n	86c8a <__multadd+0x64>
   86c64:	6861      	ldr	r1, [r4, #4]
   86c66:	4638      	mov	r0, r7
   86c68:	3101      	adds	r1, #1
   86c6a:	f7ff ffad 	bl	86bc8 <_Balloc>
   86c6e:	6922      	ldr	r2, [r4, #16]
   86c70:	f104 010c 	add.w	r1, r4, #12
   86c74:	3202      	adds	r2, #2
   86c76:	4680      	mov	r8, r0
   86c78:	0092      	lsls	r2, r2, #2
   86c7a:	300c      	adds	r0, #12
   86c7c:	f7fc fbce 	bl	8341c <memcpy>
   86c80:	4621      	mov	r1, r4
   86c82:	4638      	mov	r0, r7
   86c84:	f7ff ffc6 	bl	86c14 <_Bfree>
   86c88:	4644      	mov	r4, r8
   86c8a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   86c8e:	3501      	adds	r5, #1
   86c90:	615e      	str	r6, [r3, #20]
   86c92:	6125      	str	r5, [r4, #16]
   86c94:	4620      	mov	r0, r4
   86c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00086c9a <__s2b>:
   86c9a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86c9e:	4614      	mov	r4, r2
   86ca0:	4698      	mov	r8, r3
   86ca2:	f103 0208 	add.w	r2, r3, #8
   86ca6:	2309      	movs	r3, #9
   86ca8:	460d      	mov	r5, r1
   86caa:	fb92 f2f3 	sdiv	r2, r2, r3
   86cae:	4606      	mov	r6, r0
   86cb0:	2301      	movs	r3, #1
   86cb2:	2100      	movs	r1, #0
   86cb4:	429a      	cmp	r2, r3
   86cb6:	dd02      	ble.n	86cbe <__s2b+0x24>
   86cb8:	005b      	lsls	r3, r3, #1
   86cba:	3101      	adds	r1, #1
   86cbc:	e7fa      	b.n	86cb4 <__s2b+0x1a>
   86cbe:	4630      	mov	r0, r6
   86cc0:	f7ff ff82 	bl	86bc8 <_Balloc>
   86cc4:	9b08      	ldr	r3, [sp, #32]
   86cc6:	2c09      	cmp	r4, #9
   86cc8:	6143      	str	r3, [r0, #20]
   86cca:	f04f 0301 	mov.w	r3, #1
   86cce:	4601      	mov	r1, r0
   86cd0:	6103      	str	r3, [r0, #16]
   86cd2:	dd11      	ble.n	86cf8 <__s2b+0x5e>
   86cd4:	f105 0909 	add.w	r9, r5, #9
   86cd8:	464f      	mov	r7, r9
   86cda:	4425      	add	r5, r4
   86cdc:	f817 3b01 	ldrb.w	r3, [r7], #1
   86ce0:	4630      	mov	r0, r6
   86ce2:	220a      	movs	r2, #10
   86ce4:	3b30      	subs	r3, #48	; 0x30
   86ce6:	f7ff ff9e 	bl	86c26 <__multadd>
   86cea:	42af      	cmp	r7, r5
   86cec:	4601      	mov	r1, r0
   86cee:	d1f5      	bne.n	86cdc <__s2b+0x42>
   86cf0:	eb09 0704 	add.w	r7, r9, r4
   86cf4:	3f08      	subs	r7, #8
   86cf6:	e002      	b.n	86cfe <__s2b+0x64>
   86cf8:	f105 070a 	add.w	r7, r5, #10
   86cfc:	2409      	movs	r4, #9
   86cfe:	4625      	mov	r5, r4
   86d00:	4545      	cmp	r5, r8
   86d02:	da09      	bge.n	86d18 <__s2b+0x7e>
   86d04:	1b3b      	subs	r3, r7, r4
   86d06:	5d5b      	ldrb	r3, [r3, r5]
   86d08:	4630      	mov	r0, r6
   86d0a:	220a      	movs	r2, #10
   86d0c:	3b30      	subs	r3, #48	; 0x30
   86d0e:	f7ff ff8a 	bl	86c26 <__multadd>
   86d12:	3501      	adds	r5, #1
   86d14:	4601      	mov	r1, r0
   86d16:	e7f3      	b.n	86d00 <__s2b+0x66>
   86d18:	4608      	mov	r0, r1
   86d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00086d1e <__hi0bits>:
   86d1e:	0c03      	lsrs	r3, r0, #16
   86d20:	041b      	lsls	r3, r3, #16
   86d22:	b913      	cbnz	r3, 86d2a <__hi0bits+0xc>
   86d24:	0400      	lsls	r0, r0, #16
   86d26:	2310      	movs	r3, #16
   86d28:	e000      	b.n	86d2c <__hi0bits+0xe>
   86d2a:	2300      	movs	r3, #0
   86d2c:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
   86d30:	bf04      	itt	eq
   86d32:	0200      	lsleq	r0, r0, #8
   86d34:	3308      	addeq	r3, #8
   86d36:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
   86d3a:	bf04      	itt	eq
   86d3c:	0100      	lsleq	r0, r0, #4
   86d3e:	3304      	addeq	r3, #4
   86d40:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
   86d44:	bf04      	itt	eq
   86d46:	0080      	lsleq	r0, r0, #2
   86d48:	3302      	addeq	r3, #2
   86d4a:	2800      	cmp	r0, #0
   86d4c:	db03      	blt.n	86d56 <__hi0bits+0x38>
   86d4e:	0042      	lsls	r2, r0, #1
   86d50:	d503      	bpl.n	86d5a <__hi0bits+0x3c>
   86d52:	1c58      	adds	r0, r3, #1
   86d54:	4770      	bx	lr
   86d56:	4618      	mov	r0, r3
   86d58:	4770      	bx	lr
   86d5a:	2020      	movs	r0, #32
   86d5c:	4770      	bx	lr

00086d5e <__lo0bits>:
   86d5e:	6803      	ldr	r3, [r0, #0]
   86d60:	f013 0207 	ands.w	r2, r3, #7
   86d64:	d00b      	beq.n	86d7e <__lo0bits+0x20>
   86d66:	07d9      	lsls	r1, r3, #31
   86d68:	d422      	bmi.n	86db0 <__lo0bits+0x52>
   86d6a:	079a      	lsls	r2, r3, #30
   86d6c:	d503      	bpl.n	86d76 <__lo0bits+0x18>
   86d6e:	085b      	lsrs	r3, r3, #1
   86d70:	6003      	str	r3, [r0, #0]
   86d72:	2001      	movs	r0, #1
   86d74:	4770      	bx	lr
   86d76:	089b      	lsrs	r3, r3, #2
   86d78:	6003      	str	r3, [r0, #0]
   86d7a:	2002      	movs	r0, #2
   86d7c:	4770      	bx	lr
   86d7e:	b299      	uxth	r1, r3
   86d80:	b909      	cbnz	r1, 86d86 <__lo0bits+0x28>
   86d82:	0c1b      	lsrs	r3, r3, #16
   86d84:	2210      	movs	r2, #16
   86d86:	f013 0fff 	tst.w	r3, #255	; 0xff
   86d8a:	bf04      	itt	eq
   86d8c:	0a1b      	lsreq	r3, r3, #8
   86d8e:	3208      	addeq	r2, #8
   86d90:	0719      	lsls	r1, r3, #28
   86d92:	bf04      	itt	eq
   86d94:	091b      	lsreq	r3, r3, #4
   86d96:	3204      	addeq	r2, #4
   86d98:	0799      	lsls	r1, r3, #30
   86d9a:	bf04      	itt	eq
   86d9c:	089b      	lsreq	r3, r3, #2
   86d9e:	3202      	addeq	r2, #2
   86da0:	07d9      	lsls	r1, r3, #31
   86da2:	d402      	bmi.n	86daa <__lo0bits+0x4c>
   86da4:	085b      	lsrs	r3, r3, #1
   86da6:	d005      	beq.n	86db4 <__lo0bits+0x56>
   86da8:	3201      	adds	r2, #1
   86daa:	6003      	str	r3, [r0, #0]
   86dac:	4610      	mov	r0, r2
   86dae:	4770      	bx	lr
   86db0:	2000      	movs	r0, #0
   86db2:	4770      	bx	lr
   86db4:	2020      	movs	r0, #32
   86db6:	4770      	bx	lr

00086db8 <__i2b>:
   86db8:	b510      	push	{r4, lr}
   86dba:	460c      	mov	r4, r1
   86dbc:	2101      	movs	r1, #1
   86dbe:	f7ff ff03 	bl	86bc8 <_Balloc>
   86dc2:	2201      	movs	r2, #1
   86dc4:	6144      	str	r4, [r0, #20]
   86dc6:	6102      	str	r2, [r0, #16]
   86dc8:	bd10      	pop	{r4, pc}

00086dca <__multiply>:
   86dca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86dce:	4616      	mov	r6, r2
   86dd0:	6933      	ldr	r3, [r6, #16]
   86dd2:	690a      	ldr	r2, [r1, #16]
   86dd4:	b085      	sub	sp, #20
   86dd6:	429a      	cmp	r2, r3
   86dd8:	460d      	mov	r5, r1
   86dda:	da01      	bge.n	86de0 <__multiply+0x16>
   86ddc:	4635      	mov	r5, r6
   86dde:	460e      	mov	r6, r1
   86de0:	f8d5 8010 	ldr.w	r8, [r5, #16]
   86de4:	6937      	ldr	r7, [r6, #16]
   86de6:	68ab      	ldr	r3, [r5, #8]
   86de8:	6869      	ldr	r1, [r5, #4]
   86dea:	eb08 0407 	add.w	r4, r8, r7
   86dee:	429c      	cmp	r4, r3
   86df0:	bfc8      	it	gt
   86df2:	3101      	addgt	r1, #1
   86df4:	f7ff fee8 	bl	86bc8 <_Balloc>
   86df8:	f100 0314 	add.w	r3, r0, #20
   86dfc:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   86e00:	9101      	str	r1, [sp, #4]
   86e02:	461a      	mov	r2, r3
   86e04:	f8dd a004 	ldr.w	sl, [sp, #4]
   86e08:	4552      	cmp	r2, sl
   86e0a:	d203      	bcs.n	86e14 <__multiply+0x4a>
   86e0c:	2100      	movs	r1, #0
   86e0e:	f842 1b04 	str.w	r1, [r2], #4
   86e12:	e7f7      	b.n	86e04 <__multiply+0x3a>
   86e14:	f105 0114 	add.w	r1, r5, #20
   86e18:	f106 0214 	add.w	r2, r6, #20
   86e1c:	eb01 0888 	add.w	r8, r1, r8, lsl #2
   86e20:	eb02 0787 	add.w	r7, r2, r7, lsl #2
   86e24:	f8cd 8008 	str.w	r8, [sp, #8]
   86e28:	9703      	str	r7, [sp, #12]
   86e2a:	9e03      	ldr	r6, [sp, #12]
   86e2c:	4615      	mov	r5, r2
   86e2e:	42b2      	cmp	r2, r6
   86e30:	d256      	bcs.n	86ee0 <__multiply+0x116>
   86e32:	f8b5 c000 	ldrh.w	ip, [r5]
   86e36:	3204      	adds	r2, #4
   86e38:	f1bc 0f00 	cmp.w	ip, #0
   86e3c:	d025      	beq.n	86e8a <__multiply+0xc0>
   86e3e:	460f      	mov	r7, r1
   86e40:	461d      	mov	r5, r3
   86e42:	2600      	movs	r6, #0
   86e44:	f857 9b04 	ldr.w	r9, [r7], #4
   86e48:	f8d5 8000 	ldr.w	r8, [r5]
   86e4c:	fa1f fb89 	uxth.w	fp, r9
   86e50:	fa1f fa88 	uxth.w	sl, r8
   86e54:	fb0c aa0b 	mla	sl, ip, fp, sl
   86e58:	ea4f 4919 	mov.w	r9, r9, lsr #16
   86e5c:	ea4f 4818 	mov.w	r8, r8, lsr #16
   86e60:	fb0c 8809 	mla	r8, ip, r9, r8
   86e64:	44b2      	add	sl, r6
   86e66:	eb08 481a 	add.w	r8, r8, sl, lsr #16
   86e6a:	fa1f fa8a 	uxth.w	sl, sl
   86e6e:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
   86e72:	ea4f 4618 	mov.w	r6, r8, lsr #16
   86e76:	f8dd 8008 	ldr.w	r8, [sp, #8]
   86e7a:	46ab      	mov	fp, r5
   86e7c:	45b8      	cmp	r8, r7
   86e7e:	f84b ab04 	str.w	sl, [fp], #4
   86e82:	d901      	bls.n	86e88 <__multiply+0xbe>
   86e84:	465d      	mov	r5, fp
   86e86:	e7dd      	b.n	86e44 <__multiply+0x7a>
   86e88:	606e      	str	r6, [r5, #4]
   86e8a:	f832 8c02 	ldrh.w	r8, [r2, #-2]
   86e8e:	f1b8 0f00 	cmp.w	r8, #0
   86e92:	d023      	beq.n	86edc <__multiply+0x112>
   86e94:	681e      	ldr	r6, [r3, #0]
   86e96:	460f      	mov	r7, r1
   86e98:	461d      	mov	r5, r3
   86e9a:	f04f 0900 	mov.w	r9, #0
   86e9e:	f8b7 a000 	ldrh.w	sl, [r7]
   86ea2:	f8b5 c002 	ldrh.w	ip, [r5, #2]
   86ea6:	b2b6      	uxth	r6, r6
   86ea8:	fb08 cc0a 	mla	ip, r8, sl, ip
   86eac:	44e1      	add	r9, ip
   86eae:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
   86eb2:	46ac      	mov	ip, r5
   86eb4:	f84c 6b04 	str.w	r6, [ip], #4
   86eb8:	f857 6b04 	ldr.w	r6, [r7], #4
   86ebc:	f8b5 a004 	ldrh.w	sl, [r5, #4]
   86ec0:	0c36      	lsrs	r6, r6, #16
   86ec2:	fb08 a606 	mla	r6, r8, r6, sl
   86ec6:	f8dd a008 	ldr.w	sl, [sp, #8]
   86eca:	eb06 4619 	add.w	r6, r6, r9, lsr #16
   86ece:	4557      	cmp	r7, sl
   86ed0:	ea4f 4916 	mov.w	r9, r6, lsr #16
   86ed4:	d201      	bcs.n	86eda <__multiply+0x110>
   86ed6:	4665      	mov	r5, ip
   86ed8:	e7e1      	b.n	86e9e <__multiply+0xd4>
   86eda:	606e      	str	r6, [r5, #4]
   86edc:	3304      	adds	r3, #4
   86ede:	e7a4      	b.n	86e2a <__multiply+0x60>
   86ee0:	9b01      	ldr	r3, [sp, #4]
   86ee2:	2c00      	cmp	r4, #0
   86ee4:	dc03      	bgt.n	86eee <__multiply+0x124>
   86ee6:	6104      	str	r4, [r0, #16]
   86ee8:	b005      	add	sp, #20
   86eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86eee:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   86ef2:	2a00      	cmp	r2, #0
   86ef4:	d1f7      	bne.n	86ee6 <__multiply+0x11c>
   86ef6:	3c01      	subs	r4, #1
   86ef8:	e7f3      	b.n	86ee2 <__multiply+0x118>

00086efa <__pow5mult>:
   86efa:	f012 0303 	ands.w	r3, r2, #3
   86efe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86f02:	4605      	mov	r5, r0
   86f04:	460e      	mov	r6, r1
   86f06:	4617      	mov	r7, r2
   86f08:	d007      	beq.n	86f1a <__pow5mult+0x20>
   86f0a:	4a1a      	ldr	r2, [pc, #104]	; (86f74 <__pow5mult+0x7a>)
   86f0c:	3b01      	subs	r3, #1
   86f0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   86f12:	2300      	movs	r3, #0
   86f14:	f7ff fe87 	bl	86c26 <__multadd>
   86f18:	4606      	mov	r6, r0
   86f1a:	10bf      	asrs	r7, r7, #2
   86f1c:	d027      	beq.n	86f6e <__pow5mult+0x74>
   86f1e:	6cac      	ldr	r4, [r5, #72]	; 0x48
   86f20:	b974      	cbnz	r4, 86f40 <__pow5mult+0x46>
   86f22:	4628      	mov	r0, r5
   86f24:	f240 2171 	movw	r1, #625	; 0x271
   86f28:	f7ff ff46 	bl	86db8 <__i2b>
   86f2c:	2300      	movs	r3, #0
   86f2e:	64a8      	str	r0, [r5, #72]	; 0x48
   86f30:	4604      	mov	r4, r0
   86f32:	6003      	str	r3, [r0, #0]
   86f34:	e004      	b.n	86f40 <__pow5mult+0x46>
   86f36:	107f      	asrs	r7, r7, #1
   86f38:	d019      	beq.n	86f6e <__pow5mult+0x74>
   86f3a:	6820      	ldr	r0, [r4, #0]
   86f3c:	b170      	cbz	r0, 86f5c <__pow5mult+0x62>
   86f3e:	4604      	mov	r4, r0
   86f40:	07fb      	lsls	r3, r7, #31
   86f42:	d5f8      	bpl.n	86f36 <__pow5mult+0x3c>
   86f44:	4631      	mov	r1, r6
   86f46:	4622      	mov	r2, r4
   86f48:	4628      	mov	r0, r5
   86f4a:	f7ff ff3e 	bl	86dca <__multiply>
   86f4e:	4631      	mov	r1, r6
   86f50:	4680      	mov	r8, r0
   86f52:	4628      	mov	r0, r5
   86f54:	f7ff fe5e 	bl	86c14 <_Bfree>
   86f58:	4646      	mov	r6, r8
   86f5a:	e7ec      	b.n	86f36 <__pow5mult+0x3c>
   86f5c:	4628      	mov	r0, r5
   86f5e:	4621      	mov	r1, r4
   86f60:	4622      	mov	r2, r4
   86f62:	f7ff ff32 	bl	86dca <__multiply>
   86f66:	2300      	movs	r3, #0
   86f68:	6020      	str	r0, [r4, #0]
   86f6a:	6003      	str	r3, [r0, #0]
   86f6c:	e7e7      	b.n	86f3e <__pow5mult+0x44>
   86f6e:	4630      	mov	r0, r6
   86f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86f74:	00088d10 	.word	0x00088d10

00086f78 <__lshift>:
   86f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   86f7c:	460c      	mov	r4, r1
   86f7e:	6923      	ldr	r3, [r4, #16]
   86f80:	ea4f 1a62 	mov.w	sl, r2, asr #5
   86f84:	eb0a 0903 	add.w	r9, sl, r3
   86f88:	6849      	ldr	r1, [r1, #4]
   86f8a:	68a3      	ldr	r3, [r4, #8]
   86f8c:	4680      	mov	r8, r0
   86f8e:	4615      	mov	r5, r2
   86f90:	f109 0701 	add.w	r7, r9, #1
   86f94:	429f      	cmp	r7, r3
   86f96:	dd02      	ble.n	86f9e <__lshift+0x26>
   86f98:	3101      	adds	r1, #1
   86f9a:	005b      	lsls	r3, r3, #1
   86f9c:	e7fa      	b.n	86f94 <__lshift+0x1c>
   86f9e:	4640      	mov	r0, r8
   86fa0:	f7ff fe12 	bl	86bc8 <_Balloc>
   86fa4:	2300      	movs	r3, #0
   86fa6:	4606      	mov	r6, r0
   86fa8:	f100 0214 	add.w	r2, r0, #20
   86fac:	4553      	cmp	r3, sl
   86fae:	da04      	bge.n	86fba <__lshift+0x42>
   86fb0:	2100      	movs	r1, #0
   86fb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   86fb6:	3301      	adds	r3, #1
   86fb8:	e7f8      	b.n	86fac <__lshift+0x34>
   86fba:	6920      	ldr	r0, [r4, #16]
   86fbc:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
   86fc0:	f104 0314 	add.w	r3, r4, #20
   86fc4:	f015 0c1f 	ands.w	ip, r5, #31
   86fc8:	eb02 0181 	add.w	r1, r2, r1, lsl #2
   86fcc:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
   86fd0:	d016      	beq.n	87000 <__lshift+0x88>
   86fd2:	f1cc 0a20 	rsb	sl, ip, #32
   86fd6:	2500      	movs	r5, #0
   86fd8:	6818      	ldr	r0, [r3, #0]
   86fda:	460a      	mov	r2, r1
   86fdc:	fa00 f00c 	lsl.w	r0, r0, ip
   86fe0:	4305      	orrs	r5, r0
   86fe2:	f842 5b04 	str.w	r5, [r2], #4
   86fe6:	f853 5b04 	ldr.w	r5, [r3], #4
   86fea:	4573      	cmp	r3, lr
   86fec:	fa25 f50a 	lsr.w	r5, r5, sl
   86ff0:	d201      	bcs.n	86ff6 <__lshift+0x7e>
   86ff2:	4611      	mov	r1, r2
   86ff4:	e7f0      	b.n	86fd8 <__lshift+0x60>
   86ff6:	604d      	str	r5, [r1, #4]
   86ff8:	b145      	cbz	r5, 8700c <__lshift+0x94>
   86ffa:	f109 0702 	add.w	r7, r9, #2
   86ffe:	e005      	b.n	8700c <__lshift+0x94>
   87000:	f853 2b04 	ldr.w	r2, [r3], #4
   87004:	4573      	cmp	r3, lr
   87006:	f841 2b04 	str.w	r2, [r1], #4
   8700a:	d3f9      	bcc.n	87000 <__lshift+0x88>
   8700c:	3f01      	subs	r7, #1
   8700e:	4640      	mov	r0, r8
   87010:	6137      	str	r7, [r6, #16]
   87012:	4621      	mov	r1, r4
   87014:	f7ff fdfe 	bl	86c14 <_Bfree>
   87018:	4630      	mov	r0, r6
   8701a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0008701e <__mcmp>:
   8701e:	6902      	ldr	r2, [r0, #16]
   87020:	690b      	ldr	r3, [r1, #16]
   87022:	b510      	push	{r4, lr}
   87024:	1ad2      	subs	r2, r2, r3
   87026:	d113      	bne.n	87050 <__mcmp+0x32>
   87028:	009c      	lsls	r4, r3, #2
   8702a:	3014      	adds	r0, #20
   8702c:	f101 0214 	add.w	r2, r1, #20
   87030:	1903      	adds	r3, r0, r4
   87032:	4422      	add	r2, r4
   87034:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   87038:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   8703c:	428c      	cmp	r4, r1
   8703e:	d003      	beq.n	87048 <__mcmp+0x2a>
   87040:	d208      	bcs.n	87054 <__mcmp+0x36>
   87042:	f04f 30ff 	mov.w	r0, #4294967295
   87046:	bd10      	pop	{r4, pc}
   87048:	4298      	cmp	r0, r3
   8704a:	d3f3      	bcc.n	87034 <__mcmp+0x16>
   8704c:	2000      	movs	r0, #0
   8704e:	bd10      	pop	{r4, pc}
   87050:	4610      	mov	r0, r2
   87052:	bd10      	pop	{r4, pc}
   87054:	2001      	movs	r0, #1
   87056:	bd10      	pop	{r4, pc}

00087058 <__mdiff>:
   87058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8705c:	4606      	mov	r6, r0
   8705e:	460c      	mov	r4, r1
   87060:	4608      	mov	r0, r1
   87062:	4611      	mov	r1, r2
   87064:	4615      	mov	r5, r2
   87066:	f7ff ffda 	bl	8701e <__mcmp>
   8706a:	1e07      	subs	r7, r0, #0
   8706c:	d108      	bne.n	87080 <__mdiff+0x28>
   8706e:	4630      	mov	r0, r6
   87070:	4639      	mov	r1, r7
   87072:	f7ff fda9 	bl	86bc8 <_Balloc>
   87076:	2301      	movs	r3, #1
   87078:	6103      	str	r3, [r0, #16]
   8707a:	6147      	str	r7, [r0, #20]
   8707c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87080:	db01      	blt.n	87086 <__mdiff+0x2e>
   87082:	2700      	movs	r7, #0
   87084:	e003      	b.n	8708e <__mdiff+0x36>
   87086:	4623      	mov	r3, r4
   87088:	2701      	movs	r7, #1
   8708a:	462c      	mov	r4, r5
   8708c:	461d      	mov	r5, r3
   8708e:	6861      	ldr	r1, [r4, #4]
   87090:	4630      	mov	r0, r6
   87092:	f7ff fd99 	bl	86bc8 <_Balloc>
   87096:	6922      	ldr	r2, [r4, #16]
   87098:	692b      	ldr	r3, [r5, #16]
   8709a:	3414      	adds	r4, #20
   8709c:	f105 0614 	add.w	r6, r5, #20
   870a0:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
   870a4:	60c7      	str	r7, [r0, #12]
   870a6:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
   870aa:	f100 0314 	add.w	r3, r0, #20
   870ae:	2100      	movs	r1, #0
   870b0:	f854 7b04 	ldr.w	r7, [r4], #4
   870b4:	f856 9b04 	ldr.w	r9, [r6], #4
   870b8:	fa1f f887 	uxth.w	r8, r7
   870bc:	fa1f f589 	uxth.w	r5, r9
   870c0:	4441      	add	r1, r8
   870c2:	ea4f 4919 	mov.w	r9, r9, lsr #16
   870c6:	ebc5 0801 	rsb	r8, r5, r1
   870ca:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
   870ce:	eb07 4728 	add.w	r7, r7, r8, asr #16
   870d2:	fa1f f888 	uxth.w	r8, r8
   870d6:	1439      	asrs	r1, r7, #16
   870d8:	45b2      	cmp	sl, r6
   870da:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   870de:	4625      	mov	r5, r4
   870e0:	f843 7b04 	str.w	r7, [r3], #4
   870e4:	d8e4      	bhi.n	870b0 <__mdiff+0x58>
   870e6:	4565      	cmp	r5, ip
   870e8:	d20d      	bcs.n	87106 <__mdiff+0xae>
   870ea:	f855 4b04 	ldr.w	r4, [r5], #4
   870ee:	b2a6      	uxth	r6, r4
   870f0:	440e      	add	r6, r1
   870f2:	0c24      	lsrs	r4, r4, #16
   870f4:	eb04 4426 	add.w	r4, r4, r6, asr #16
   870f8:	b2b6      	uxth	r6, r6
   870fa:	1421      	asrs	r1, r4, #16
   870fc:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   87100:	f843 4b04 	str.w	r4, [r3], #4
   87104:	e7ef      	b.n	870e6 <__mdiff+0x8e>
   87106:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   8710a:	b909      	cbnz	r1, 87110 <__mdiff+0xb8>
   8710c:	3a01      	subs	r2, #1
   8710e:	e7fa      	b.n	87106 <__mdiff+0xae>
   87110:	6102      	str	r2, [r0, #16]
   87112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00087116 <__ulp>:
   87116:	4b0f      	ldr	r3, [pc, #60]	; (87154 <__ulp+0x3e>)
   87118:	400b      	ands	r3, r1
   8711a:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   8711e:	2b00      	cmp	r3, #0
   87120:	dd01      	ble.n	87126 <__ulp+0x10>
   87122:	4619      	mov	r1, r3
   87124:	e009      	b.n	8713a <__ulp+0x24>
   87126:	425b      	negs	r3, r3
   87128:	151b      	asrs	r3, r3, #20
   8712a:	2b13      	cmp	r3, #19
   8712c:	f04f 0100 	mov.w	r1, #0
   87130:	dc05      	bgt.n	8713e <__ulp+0x28>
   87132:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   87136:	fa42 f103 	asr.w	r1, r2, r3
   8713a:	2000      	movs	r0, #0
   8713c:	4770      	bx	lr
   8713e:	2b32      	cmp	r3, #50	; 0x32
   87140:	f04f 0201 	mov.w	r2, #1
   87144:	bfda      	itte	le
   87146:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
   8714a:	fa02 f303 	lslle.w	r3, r2, r3
   8714e:	4613      	movgt	r3, r2
   87150:	4618      	mov	r0, r3
   87152:	4770      	bx	lr
   87154:	7ff00000 	.word	0x7ff00000

00087158 <__b2d>:
   87158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8715c:	6906      	ldr	r6, [r0, #16]
   8715e:	f100 0714 	add.w	r7, r0, #20
   87162:	eb07 0686 	add.w	r6, r7, r6, lsl #2
   87166:	f856 4c04 	ldr.w	r4, [r6, #-4]
   8716a:	4688      	mov	r8, r1
   8716c:	4620      	mov	r0, r4
   8716e:	f7ff fdd6 	bl	86d1e <__hi0bits>
   87172:	f1c0 0320 	rsb	r3, r0, #32
   87176:	280a      	cmp	r0, #10
   87178:	f1a6 0504 	sub.w	r5, r6, #4
   8717c:	f8c8 3000 	str.w	r3, [r8]
   87180:	dc14      	bgt.n	871ac <__b2d+0x54>
   87182:	42bd      	cmp	r5, r7
   87184:	f1c0 010b 	rsb	r1, r0, #11
   87188:	bf88      	it	hi
   8718a:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
   8718e:	fa24 fc01 	lsr.w	ip, r4, r1
   87192:	bf98      	it	ls
   87194:	2500      	movls	r5, #0
   87196:	3015      	adds	r0, #21
   87198:	fa25 f101 	lsr.w	r1, r5, r1
   8719c:	4084      	lsls	r4, r0
   8719e:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
   871a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
   871a6:	ea41 0204 	orr.w	r2, r1, r4
   871aa:	e024      	b.n	871f6 <__b2d+0x9e>
   871ac:	42bd      	cmp	r5, r7
   871ae:	bf86      	itte	hi
   871b0:	f1a6 0508 	subhi.w	r5, r6, #8
   871b4:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
   871b8:	2100      	movls	r1, #0
   871ba:	f1b0 060b 	subs.w	r6, r0, #11
   871be:	d015      	beq.n	871ec <__b2d+0x94>
   871c0:	40b4      	lsls	r4, r6
   871c2:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
   871c6:	fa21 fc00 	lsr.w	ip, r1, r0
   871ca:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
   871ce:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
   871d2:	42bd      	cmp	r5, r7
   871d4:	ea44 030c 	orr.w	r3, r4, ip
   871d8:	bf8c      	ite	hi
   871da:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
   871de:	2400      	movls	r4, #0
   871e0:	fa24 f000 	lsr.w	r0, r4, r0
   871e4:	40b1      	lsls	r1, r6
   871e6:	ea40 0201 	orr.w	r2, r0, r1
   871ea:	e004      	b.n	871f6 <__b2d+0x9e>
   871ec:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
   871f0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
   871f4:	460a      	mov	r2, r1
   871f6:	4610      	mov	r0, r2
   871f8:	4619      	mov	r1, r3
   871fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000871fe <__d2b>:
   871fe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   87202:	2101      	movs	r1, #1
   87204:	461d      	mov	r5, r3
   87206:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   8720a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   8720e:	4614      	mov	r4, r2
   87210:	f7ff fcda 	bl	86bc8 <_Balloc>
   87214:	f3c5 570a 	ubfx	r7, r5, #20, #11
   87218:	4606      	mov	r6, r0
   8721a:	f3c5 0313 	ubfx	r3, r5, #0, #20
   8721e:	b10f      	cbz	r7, 87224 <__d2b+0x26>
   87220:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   87224:	9301      	str	r3, [sp, #4]
   87226:	b1d4      	cbz	r4, 8725e <__d2b+0x60>
   87228:	a802      	add	r0, sp, #8
   8722a:	f840 4d08 	str.w	r4, [r0, #-8]!
   8722e:	4668      	mov	r0, sp
   87230:	f7ff fd95 	bl	86d5e <__lo0bits>
   87234:	9b00      	ldr	r3, [sp, #0]
   87236:	b148      	cbz	r0, 8724c <__d2b+0x4e>
   87238:	9a01      	ldr	r2, [sp, #4]
   8723a:	f1c0 0120 	rsb	r1, r0, #32
   8723e:	fa02 f101 	lsl.w	r1, r2, r1
   87242:	40c2      	lsrs	r2, r0
   87244:	430b      	orrs	r3, r1
   87246:	6173      	str	r3, [r6, #20]
   87248:	9201      	str	r2, [sp, #4]
   8724a:	e000      	b.n	8724e <__d2b+0x50>
   8724c:	6173      	str	r3, [r6, #20]
   8724e:	9b01      	ldr	r3, [sp, #4]
   87250:	2b00      	cmp	r3, #0
   87252:	bf0c      	ite	eq
   87254:	2401      	moveq	r4, #1
   87256:	2402      	movne	r4, #2
   87258:	61b3      	str	r3, [r6, #24]
   8725a:	6134      	str	r4, [r6, #16]
   8725c:	e007      	b.n	8726e <__d2b+0x70>
   8725e:	a801      	add	r0, sp, #4
   87260:	f7ff fd7d 	bl	86d5e <__lo0bits>
   87264:	9b01      	ldr	r3, [sp, #4]
   87266:	2401      	movs	r4, #1
   87268:	6173      	str	r3, [r6, #20]
   8726a:	6134      	str	r4, [r6, #16]
   8726c:	3020      	adds	r0, #32
   8726e:	b13f      	cbz	r7, 87280 <__d2b+0x82>
   87270:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
   87274:	4407      	add	r7, r0
   87276:	f8c9 7000 	str.w	r7, [r9]
   8727a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   8727e:	e00a      	b.n	87296 <__d2b+0x98>
   87280:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   87284:	eb06 0384 	add.w	r3, r6, r4, lsl #2
   87288:	f8c9 0000 	str.w	r0, [r9]
   8728c:	6918      	ldr	r0, [r3, #16]
   8728e:	f7ff fd46 	bl	86d1e <__hi0bits>
   87292:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   87296:	f8c8 0000 	str.w	r0, [r8]
   8729a:	4630      	mov	r0, r6
   8729c:	b003      	add	sp, #12
   8729e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000872a2 <__ratio>:
   872a2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   872a6:	460e      	mov	r6, r1
   872a8:	4669      	mov	r1, sp
   872aa:	4680      	mov	r8, r0
   872ac:	f7ff ff54 	bl	87158 <__b2d>
   872b0:	460d      	mov	r5, r1
   872b2:	4604      	mov	r4, r0
   872b4:	a901      	add	r1, sp, #4
   872b6:	4630      	mov	r0, r6
   872b8:	f7ff ff4e 	bl	87158 <__b2d>
   872bc:	9f00      	ldr	r7, [sp, #0]
   872be:	460b      	mov	r3, r1
   872c0:	9901      	ldr	r1, [sp, #4]
   872c2:	4602      	mov	r2, r0
   872c4:	1a7f      	subs	r7, r7, r1
   872c6:	f8d8 0010 	ldr.w	r0, [r8, #16]
   872ca:	6931      	ldr	r1, [r6, #16]
   872cc:	1a41      	subs	r1, r0, r1
   872ce:	eb07 1141 	add.w	r1, r7, r1, lsl #5
   872d2:	2900      	cmp	r1, #0
   872d4:	bfcc      	ite	gt
   872d6:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
   872da:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
   872de:	4620      	mov	r0, r4
   872e0:	4629      	mov	r1, r5
   872e2:	f7fb ff05 	bl	830f0 <__aeabi_ddiv>
   872e6:	b002      	add	sp, #8
   872e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000872ec <_mprec_log10>:
   872ec:	2817      	cmp	r0, #23
   872ee:	b510      	push	{r4, lr}
   872f0:	4604      	mov	r4, r0
   872f2:	dc05      	bgt.n	87300 <_mprec_log10+0x14>
   872f4:	4b07      	ldr	r3, [pc, #28]	; (87314 <_mprec_log10+0x28>)
   872f6:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
   872fa:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
   872fe:	bd10      	pop	{r4, pc}
   87300:	4905      	ldr	r1, [pc, #20]	; (87318 <_mprec_log10+0x2c>)
   87302:	2000      	movs	r0, #0
   87304:	2200      	movs	r2, #0
   87306:	4b05      	ldr	r3, [pc, #20]	; (8731c <_mprec_log10+0x30>)
   87308:	f7fb fdc8 	bl	82e9c <__aeabi_dmul>
   8730c:	3c01      	subs	r4, #1
   8730e:	d1f9      	bne.n	87304 <_mprec_log10+0x18>
   87310:	bd10      	pop	{r4, pc}
   87312:	bf00      	nop
   87314:	00088d10 	.word	0x00088d10
   87318:	3ff00000 	.word	0x3ff00000
   8731c:	40240000 	.word	0x40240000

00087320 <__copybits>:
   87320:	b510      	push	{r4, lr}
   87322:	3901      	subs	r1, #1
   87324:	f102 0314 	add.w	r3, r2, #20
   87328:	1149      	asrs	r1, r1, #5
   8732a:	6912      	ldr	r2, [r2, #16]
   8732c:	3101      	adds	r1, #1
   8732e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   87332:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   87336:	4293      	cmp	r3, r2
   87338:	d204      	bcs.n	87344 <__copybits+0x24>
   8733a:	f853 4b04 	ldr.w	r4, [r3], #4
   8733e:	f840 4b04 	str.w	r4, [r0], #4
   87342:	e7f8      	b.n	87336 <__copybits+0x16>
   87344:	4288      	cmp	r0, r1
   87346:	d203      	bcs.n	87350 <__copybits+0x30>
   87348:	2300      	movs	r3, #0
   8734a:	f840 3b04 	str.w	r3, [r0], #4
   8734e:	e7f9      	b.n	87344 <__copybits+0x24>
   87350:	bd10      	pop	{r4, pc}

00087352 <__any_on>:
   87352:	f100 0214 	add.w	r2, r0, #20
   87356:	6900      	ldr	r0, [r0, #16]
   87358:	114b      	asrs	r3, r1, #5
   8735a:	4283      	cmp	r3, r0
   8735c:	b510      	push	{r4, lr}
   8735e:	dc0c      	bgt.n	8737a <__any_on+0x28>
   87360:	da0c      	bge.n	8737c <__any_on+0x2a>
   87362:	f011 011f 	ands.w	r1, r1, #31
   87366:	d009      	beq.n	8737c <__any_on+0x2a>
   87368:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
   8736c:	fa20 f401 	lsr.w	r4, r0, r1
   87370:	fa04 f101 	lsl.w	r1, r4, r1
   87374:	4281      	cmp	r1, r0
   87376:	d10e      	bne.n	87396 <__any_on+0x44>
   87378:	e000      	b.n	8737c <__any_on+0x2a>
   8737a:	4603      	mov	r3, r0
   8737c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   87380:	4293      	cmp	r3, r2
   87382:	4619      	mov	r1, r3
   87384:	d905      	bls.n	87392 <__any_on+0x40>
   87386:	f851 1c04 	ldr.w	r1, [r1, #-4]
   8738a:	3b04      	subs	r3, #4
   8738c:	2900      	cmp	r1, #0
   8738e:	d0f7      	beq.n	87380 <__any_on+0x2e>
   87390:	e001      	b.n	87396 <__any_on+0x44>
   87392:	2000      	movs	r0, #0
   87394:	bd10      	pop	{r4, pc}
   87396:	2001      	movs	r0, #1
   87398:	bd10      	pop	{r4, pc}
   8739a:	bf00      	nop

0008739c <_realloc_r>:
   8739c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   873a0:	4681      	mov	r9, r0
   873a2:	460c      	mov	r4, r1
   873a4:	b929      	cbnz	r1, 873b2 <_realloc_r+0x16>
   873a6:	4611      	mov	r1, r2
   873a8:	b003      	add	sp, #12
   873aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   873ae:	f7ff b973 	b.w	86698 <_malloc_r>
   873b2:	9201      	str	r2, [sp, #4]
   873b4:	f7ff fc05 	bl	86bc2 <__malloc_lock>
   873b8:	9a01      	ldr	r2, [sp, #4]
   873ba:	f854 5c04 	ldr.w	r5, [r4, #-4]
   873be:	f102 070b 	add.w	r7, r2, #11
   873c2:	2f16      	cmp	r7, #22
   873c4:	f1a4 0808 	sub.w	r8, r4, #8
   873c8:	f025 0603 	bic.w	r6, r5, #3
   873cc:	d903      	bls.n	873d6 <_realloc_r+0x3a>
   873ce:	f037 0707 	bics.w	r7, r7, #7
   873d2:	d501      	bpl.n	873d8 <_realloc_r+0x3c>
   873d4:	e002      	b.n	873dc <_realloc_r+0x40>
   873d6:	2710      	movs	r7, #16
   873d8:	4297      	cmp	r7, r2
   873da:	d204      	bcs.n	873e6 <_realloc_r+0x4a>
   873dc:	230c      	movs	r3, #12
   873de:	f8c9 3000 	str.w	r3, [r9]
   873e2:	2000      	movs	r0, #0
   873e4:	e180      	b.n	876e8 <_realloc_r+0x34c>
   873e6:	42be      	cmp	r6, r7
   873e8:	f280 8156 	bge.w	87698 <_realloc_r+0x2fc>
   873ec:	49a3      	ldr	r1, [pc, #652]	; (8767c <_realloc_r+0x2e0>)
   873ee:	eb08 0306 	add.w	r3, r8, r6
   873f2:	f8d1 e008 	ldr.w	lr, [r1, #8]
   873f6:	468b      	mov	fp, r1
   873f8:	4573      	cmp	r3, lr
   873fa:	6858      	ldr	r0, [r3, #4]
   873fc:	d005      	beq.n	8740a <_realloc_r+0x6e>
   873fe:	f020 0101 	bic.w	r1, r0, #1
   87402:	4419      	add	r1, r3
   87404:	6849      	ldr	r1, [r1, #4]
   87406:	07c9      	lsls	r1, r1, #31
   87408:	d425      	bmi.n	87456 <_realloc_r+0xba>
   8740a:	f020 0003 	bic.w	r0, r0, #3
   8740e:	4573      	cmp	r3, lr
   87410:	eb00 0106 	add.w	r1, r0, r6
   87414:	d117      	bne.n	87446 <_realloc_r+0xaa>
   87416:	f107 0c10 	add.w	ip, r7, #16
   8741a:	4561      	cmp	r1, ip
   8741c:	db1d      	blt.n	8745a <_realloc_r+0xbe>
   8741e:	1bc9      	subs	r1, r1, r7
   87420:	eb08 0507 	add.w	r5, r8, r7
   87424:	f041 0101 	orr.w	r1, r1, #1
   87428:	f8cb 5008 	str.w	r5, [fp, #8]
   8742c:	6069      	str	r1, [r5, #4]
   8742e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   87432:	4648      	mov	r0, r9
   87434:	f003 0301 	and.w	r3, r3, #1
   87438:	431f      	orrs	r7, r3
   8743a:	f844 7c04 	str.w	r7, [r4, #-4]
   8743e:	f7ff fbc1 	bl	86bc4 <__malloc_unlock>
   87442:	4620      	mov	r0, r4
   87444:	e150      	b.n	876e8 <_realloc_r+0x34c>
   87446:	42b9      	cmp	r1, r7
   87448:	db07      	blt.n	8745a <_realloc_r+0xbe>
   8744a:	68da      	ldr	r2, [r3, #12]
   8744c:	689b      	ldr	r3, [r3, #8]
   8744e:	460e      	mov	r6, r1
   87450:	60da      	str	r2, [r3, #12]
   87452:	6093      	str	r3, [r2, #8]
   87454:	e120      	b.n	87698 <_realloc_r+0x2fc>
   87456:	2000      	movs	r0, #0
   87458:	4603      	mov	r3, r0
   8745a:	07e9      	lsls	r1, r5, #31
   8745c:	f100 80cb 	bmi.w	875f6 <_realloc_r+0x25a>
   87460:	f854 5c08 	ldr.w	r5, [r4, #-8]
   87464:	ebc5 0508 	rsb	r5, r5, r8
   87468:	6869      	ldr	r1, [r5, #4]
   8746a:	f021 0103 	bic.w	r1, r1, #3
   8746e:	eb01 0a06 	add.w	sl, r1, r6
   87472:	2b00      	cmp	r3, #0
   87474:	f000 808a 	beq.w	8758c <_realloc_r+0x1f0>
   87478:	4573      	cmp	r3, lr
   8747a:	d14d      	bne.n	87518 <_realloc_r+0x17c>
   8747c:	eb0a 0300 	add.w	r3, sl, r0
   87480:	f107 0110 	add.w	r1, r7, #16
   87484:	428b      	cmp	r3, r1
   87486:	f2c0 8081 	blt.w	8758c <_realloc_r+0x1f0>
   8748a:	46a8      	mov	r8, r5
   8748c:	68ea      	ldr	r2, [r5, #12]
   8748e:	f858 1f08 	ldr.w	r1, [r8, #8]!
   87492:	60ca      	str	r2, [r1, #12]
   87494:	6091      	str	r1, [r2, #8]
   87496:	1f32      	subs	r2, r6, #4
   87498:	2a24      	cmp	r2, #36	; 0x24
   8749a:	d826      	bhi.n	874ea <_realloc_r+0x14e>
   8749c:	2a13      	cmp	r2, #19
   8749e:	d91c      	bls.n	874da <_realloc_r+0x13e>
   874a0:	6821      	ldr	r1, [r4, #0]
   874a2:	2a1b      	cmp	r2, #27
   874a4:	60a9      	str	r1, [r5, #8]
   874a6:	6861      	ldr	r1, [r4, #4]
   874a8:	60e9      	str	r1, [r5, #12]
   874aa:	d803      	bhi.n	874b4 <_realloc_r+0x118>
   874ac:	f105 0210 	add.w	r2, r5, #16
   874b0:	3408      	adds	r4, #8
   874b2:	e013      	b.n	874dc <_realloc_r+0x140>
   874b4:	68a1      	ldr	r1, [r4, #8]
   874b6:	2a24      	cmp	r2, #36	; 0x24
   874b8:	6129      	str	r1, [r5, #16]
   874ba:	68e1      	ldr	r1, [r4, #12]
   874bc:	6169      	str	r1, [r5, #20]
   874be:	d003      	beq.n	874c8 <_realloc_r+0x12c>
   874c0:	f105 0218 	add.w	r2, r5, #24
   874c4:	3410      	adds	r4, #16
   874c6:	e009      	b.n	874dc <_realloc_r+0x140>
   874c8:	6922      	ldr	r2, [r4, #16]
   874ca:	3418      	adds	r4, #24
   874cc:	61aa      	str	r2, [r5, #24]
   874ce:	f854 1c04 	ldr.w	r1, [r4, #-4]
   874d2:	f105 0220 	add.w	r2, r5, #32
   874d6:	61e9      	str	r1, [r5, #28]
   874d8:	e000      	b.n	874dc <_realloc_r+0x140>
   874da:	4642      	mov	r2, r8
   874dc:	6821      	ldr	r1, [r4, #0]
   874de:	6011      	str	r1, [r2, #0]
   874e0:	6861      	ldr	r1, [r4, #4]
   874e2:	6051      	str	r1, [r2, #4]
   874e4:	68a1      	ldr	r1, [r4, #8]
   874e6:	6091      	str	r1, [r2, #8]
   874e8:	e005      	b.n	874f6 <_realloc_r+0x15a>
   874ea:	4640      	mov	r0, r8
   874ec:	4621      	mov	r1, r4
   874ee:	9301      	str	r3, [sp, #4]
   874f0:	f7ff fb4c 	bl	86b8c <memmove>
   874f4:	9b01      	ldr	r3, [sp, #4]
   874f6:	1bdb      	subs	r3, r3, r7
   874f8:	19ea      	adds	r2, r5, r7
   874fa:	f043 0301 	orr.w	r3, r3, #1
   874fe:	f8cb 2008 	str.w	r2, [fp, #8]
   87502:	6053      	str	r3, [r2, #4]
   87504:	686b      	ldr	r3, [r5, #4]
   87506:	4648      	mov	r0, r9
   87508:	f003 0301 	and.w	r3, r3, #1
   8750c:	431f      	orrs	r7, r3
   8750e:	606f      	str	r7, [r5, #4]
   87510:	f7ff fb58 	bl	86bc4 <__malloc_unlock>
   87514:	4640      	mov	r0, r8
   87516:	e0e7      	b.n	876e8 <_realloc_r+0x34c>
   87518:	eb0a 0b00 	add.w	fp, sl, r0
   8751c:	45bb      	cmp	fp, r7
   8751e:	db35      	blt.n	8758c <_realloc_r+0x1f0>
   87520:	68da      	ldr	r2, [r3, #12]
   87522:	689b      	ldr	r3, [r3, #8]
   87524:	4628      	mov	r0, r5
   87526:	60da      	str	r2, [r3, #12]
   87528:	6093      	str	r3, [r2, #8]
   8752a:	f850 2f08 	ldr.w	r2, [r0, #8]!
   8752e:	68eb      	ldr	r3, [r5, #12]
   87530:	60d3      	str	r3, [r2, #12]
   87532:	609a      	str	r2, [r3, #8]
   87534:	1f32      	subs	r2, r6, #4
   87536:	2a24      	cmp	r2, #36	; 0x24
   87538:	d823      	bhi.n	87582 <_realloc_r+0x1e6>
   8753a:	2a13      	cmp	r2, #19
   8753c:	d91a      	bls.n	87574 <_realloc_r+0x1d8>
   8753e:	6823      	ldr	r3, [r4, #0]
   87540:	2a1b      	cmp	r2, #27
   87542:	60ab      	str	r3, [r5, #8]
   87544:	6863      	ldr	r3, [r4, #4]
   87546:	60eb      	str	r3, [r5, #12]
   87548:	d803      	bhi.n	87552 <_realloc_r+0x1b6>
   8754a:	f105 0010 	add.w	r0, r5, #16
   8754e:	3408      	adds	r4, #8
   87550:	e010      	b.n	87574 <_realloc_r+0x1d8>
   87552:	68a3      	ldr	r3, [r4, #8]
   87554:	2a24      	cmp	r2, #36	; 0x24
   87556:	612b      	str	r3, [r5, #16]
   87558:	68e3      	ldr	r3, [r4, #12]
   8755a:	616b      	str	r3, [r5, #20]
   8755c:	d003      	beq.n	87566 <_realloc_r+0x1ca>
   8755e:	f105 0018 	add.w	r0, r5, #24
   87562:	3410      	adds	r4, #16
   87564:	e006      	b.n	87574 <_realloc_r+0x1d8>
   87566:	6923      	ldr	r3, [r4, #16]
   87568:	f105 0020 	add.w	r0, r5, #32
   8756c:	61ab      	str	r3, [r5, #24]
   8756e:	6963      	ldr	r3, [r4, #20]
   87570:	3418      	adds	r4, #24
   87572:	61eb      	str	r3, [r5, #28]
   87574:	6823      	ldr	r3, [r4, #0]
   87576:	6003      	str	r3, [r0, #0]
   87578:	6863      	ldr	r3, [r4, #4]
   8757a:	6043      	str	r3, [r0, #4]
   8757c:	68a3      	ldr	r3, [r4, #8]
   8757e:	6083      	str	r3, [r0, #8]
   87580:	e002      	b.n	87588 <_realloc_r+0x1ec>
   87582:	4621      	mov	r1, r4
   87584:	f7ff fb02 	bl	86b8c <memmove>
   87588:	465e      	mov	r6, fp
   8758a:	e02e      	b.n	875ea <_realloc_r+0x24e>
   8758c:	45ba      	cmp	sl, r7
   8758e:	db32      	blt.n	875f6 <_realloc_r+0x25a>
   87590:	4628      	mov	r0, r5
   87592:	f850 2f08 	ldr.w	r2, [r0, #8]!
   87596:	68eb      	ldr	r3, [r5, #12]
   87598:	60d3      	str	r3, [r2, #12]
   8759a:	609a      	str	r2, [r3, #8]
   8759c:	1f32      	subs	r2, r6, #4
   8759e:	2a24      	cmp	r2, #36	; 0x24
   875a0:	d825      	bhi.n	875ee <_realloc_r+0x252>
   875a2:	2a13      	cmp	r2, #19
   875a4:	d91a      	bls.n	875dc <_realloc_r+0x240>
   875a6:	6823      	ldr	r3, [r4, #0]
   875a8:	2a1b      	cmp	r2, #27
   875aa:	60ab      	str	r3, [r5, #8]
   875ac:	6863      	ldr	r3, [r4, #4]
   875ae:	60eb      	str	r3, [r5, #12]
   875b0:	d803      	bhi.n	875ba <_realloc_r+0x21e>
   875b2:	f105 0010 	add.w	r0, r5, #16
   875b6:	3408      	adds	r4, #8
   875b8:	e010      	b.n	875dc <_realloc_r+0x240>
   875ba:	68a3      	ldr	r3, [r4, #8]
   875bc:	2a24      	cmp	r2, #36	; 0x24
   875be:	612b      	str	r3, [r5, #16]
   875c0:	68e3      	ldr	r3, [r4, #12]
   875c2:	616b      	str	r3, [r5, #20]
   875c4:	d003      	beq.n	875ce <_realloc_r+0x232>
   875c6:	f105 0018 	add.w	r0, r5, #24
   875ca:	3410      	adds	r4, #16
   875cc:	e006      	b.n	875dc <_realloc_r+0x240>
   875ce:	6923      	ldr	r3, [r4, #16]
   875d0:	f105 0020 	add.w	r0, r5, #32
   875d4:	61ab      	str	r3, [r5, #24]
   875d6:	6963      	ldr	r3, [r4, #20]
   875d8:	3418      	adds	r4, #24
   875da:	61eb      	str	r3, [r5, #28]
   875dc:	6823      	ldr	r3, [r4, #0]
   875de:	6003      	str	r3, [r0, #0]
   875e0:	6863      	ldr	r3, [r4, #4]
   875e2:	6043      	str	r3, [r0, #4]
   875e4:	68a3      	ldr	r3, [r4, #8]
   875e6:	6083      	str	r3, [r0, #8]
   875e8:	4656      	mov	r6, sl
   875ea:	46a8      	mov	r8, r5
   875ec:	e054      	b.n	87698 <_realloc_r+0x2fc>
   875ee:	4621      	mov	r1, r4
   875f0:	f7ff facc 	bl	86b8c <memmove>
   875f4:	e7f8      	b.n	875e8 <_realloc_r+0x24c>
   875f6:	4648      	mov	r0, r9
   875f8:	4611      	mov	r1, r2
   875fa:	f7ff f84d 	bl	86698 <_malloc_r>
   875fe:	4605      	mov	r5, r0
   87600:	2800      	cmp	r0, #0
   87602:	d044      	beq.n	8768e <_realloc_r+0x2f2>
   87604:	f854 3c04 	ldr.w	r3, [r4, #-4]
   87608:	f1a0 0208 	sub.w	r2, r0, #8
   8760c:	f023 0301 	bic.w	r3, r3, #1
   87610:	4443      	add	r3, r8
   87612:	429a      	cmp	r2, r3
   87614:	d105      	bne.n	87622 <_realloc_r+0x286>
   87616:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8761a:	f023 0303 	bic.w	r3, r3, #3
   8761e:	441e      	add	r6, r3
   87620:	e03a      	b.n	87698 <_realloc_r+0x2fc>
   87622:	1f32      	subs	r2, r6, #4
   87624:	2a24      	cmp	r2, #36	; 0x24
   87626:	d82b      	bhi.n	87680 <_realloc_r+0x2e4>
   87628:	2a13      	cmp	r2, #19
   8762a:	d91e      	bls.n	8766a <_realloc_r+0x2ce>
   8762c:	6823      	ldr	r3, [r4, #0]
   8762e:	2a1b      	cmp	r2, #27
   87630:	6003      	str	r3, [r0, #0]
   87632:	6863      	ldr	r3, [r4, #4]
   87634:	6043      	str	r3, [r0, #4]
   87636:	d804      	bhi.n	87642 <_realloc_r+0x2a6>
   87638:	f100 0308 	add.w	r3, r0, #8
   8763c:	f104 0208 	add.w	r2, r4, #8
   87640:	e015      	b.n	8766e <_realloc_r+0x2d2>
   87642:	68a3      	ldr	r3, [r4, #8]
   87644:	2a24      	cmp	r2, #36	; 0x24
   87646:	6083      	str	r3, [r0, #8]
   87648:	68e3      	ldr	r3, [r4, #12]
   8764a:	60c3      	str	r3, [r0, #12]
   8764c:	d004      	beq.n	87658 <_realloc_r+0x2bc>
   8764e:	f100 0310 	add.w	r3, r0, #16
   87652:	f104 0210 	add.w	r2, r4, #16
   87656:	e00a      	b.n	8766e <_realloc_r+0x2d2>
   87658:	6923      	ldr	r3, [r4, #16]
   8765a:	f104 0218 	add.w	r2, r4, #24
   8765e:	6103      	str	r3, [r0, #16]
   87660:	6961      	ldr	r1, [r4, #20]
   87662:	f100 0318 	add.w	r3, r0, #24
   87666:	6141      	str	r1, [r0, #20]
   87668:	e001      	b.n	8766e <_realloc_r+0x2d2>
   8766a:	4603      	mov	r3, r0
   8766c:	4622      	mov	r2, r4
   8766e:	6811      	ldr	r1, [r2, #0]
   87670:	6019      	str	r1, [r3, #0]
   87672:	6851      	ldr	r1, [r2, #4]
   87674:	6059      	str	r1, [r3, #4]
   87676:	6892      	ldr	r2, [r2, #8]
   87678:	609a      	str	r2, [r3, #8]
   8767a:	e004      	b.n	87686 <_realloc_r+0x2ea>
   8767c:	200704c0 	.word	0x200704c0
   87680:	4621      	mov	r1, r4
   87682:	f7ff fa83 	bl	86b8c <memmove>
   87686:	4648      	mov	r0, r9
   87688:	4621      	mov	r1, r4
   8768a:	f7fe f9e3 	bl	85a54 <_free_r>
   8768e:	4648      	mov	r0, r9
   87690:	f7ff fa98 	bl	86bc4 <__malloc_unlock>
   87694:	4628      	mov	r0, r5
   87696:	e027      	b.n	876e8 <_realloc_r+0x34c>
   87698:	1bf3      	subs	r3, r6, r7
   8769a:	2b0f      	cmp	r3, #15
   8769c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   876a0:	d913      	bls.n	876ca <_realloc_r+0x32e>
   876a2:	f002 0201 	and.w	r2, r2, #1
   876a6:	eb08 0107 	add.w	r1, r8, r7
   876aa:	4317      	orrs	r7, r2
   876ac:	f043 0201 	orr.w	r2, r3, #1
   876b0:	f8c8 7004 	str.w	r7, [r8, #4]
   876b4:	440b      	add	r3, r1
   876b6:	604a      	str	r2, [r1, #4]
   876b8:	685a      	ldr	r2, [r3, #4]
   876ba:	4648      	mov	r0, r9
   876bc:	f042 0201 	orr.w	r2, r2, #1
   876c0:	605a      	str	r2, [r3, #4]
   876c2:	3108      	adds	r1, #8
   876c4:	f7fe f9c6 	bl	85a54 <_free_r>
   876c8:	e009      	b.n	876de <_realloc_r+0x342>
   876ca:	f002 0201 	and.w	r2, r2, #1
   876ce:	4332      	orrs	r2, r6
   876d0:	f8c8 2004 	str.w	r2, [r8, #4]
   876d4:	4446      	add	r6, r8
   876d6:	6873      	ldr	r3, [r6, #4]
   876d8:	f043 0301 	orr.w	r3, r3, #1
   876dc:	6073      	str	r3, [r6, #4]
   876de:	4648      	mov	r0, r9
   876e0:	f7ff fa70 	bl	86bc4 <__malloc_unlock>
   876e4:	f108 0008 	add.w	r0, r8, #8
   876e8:	b003      	add	sp, #12
   876ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   876ee:	bf00      	nop

000876f0 <lflush>:
   876f0:	8983      	ldrh	r3, [r0, #12]
   876f2:	f003 0309 	and.w	r3, r3, #9
   876f6:	2b09      	cmp	r3, #9
   876f8:	d101      	bne.n	876fe <lflush+0xe>
   876fa:	f7fd bf98 	b.w	8562e <fflush>
   876fe:	2000      	movs	r0, #0
   87700:	4770      	bx	lr

00087702 <__srefill_r>:
   87702:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87704:	460c      	mov	r4, r1
   87706:	4605      	mov	r5, r0
   87708:	b118      	cbz	r0, 87712 <__srefill_r+0x10>
   8770a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8770c:	b90b      	cbnz	r3, 87712 <__srefill_r+0x10>
   8770e:	f7fd ffc5 	bl	8569c <__sinit>
   87712:	89a3      	ldrh	r3, [r4, #12]
   87714:	049f      	lsls	r7, r3, #18
   87716:	d406      	bmi.n	87726 <__srefill_r+0x24>
   87718:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8771c:	81a3      	strh	r3, [r4, #12]
   8771e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87720:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87724:	6663      	str	r3, [r4, #100]	; 0x64
   87726:	89a2      	ldrh	r2, [r4, #12]
   87728:	2300      	movs	r3, #0
   8772a:	6063      	str	r3, [r4, #4]
   8772c:	b293      	uxth	r3, r2
   8772e:	069e      	lsls	r6, r3, #26
   87730:	d45a      	bmi.n	877e8 <__srefill_r+0xe6>
   87732:	0758      	lsls	r0, r3, #29
   87734:	d41a      	bmi.n	8776c <__srefill_r+0x6a>
   87736:	06d9      	lsls	r1, r3, #27
   87738:	d405      	bmi.n	87746 <__srefill_r+0x44>
   8773a:	2309      	movs	r3, #9
   8773c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   87740:	602b      	str	r3, [r5, #0]
   87742:	81a2      	strh	r2, [r4, #12]
   87744:	e050      	b.n	877e8 <__srefill_r+0xe6>
   87746:	071a      	lsls	r2, r3, #28
   87748:	d50b      	bpl.n	87762 <__srefill_r+0x60>
   8774a:	4628      	mov	r0, r5
   8774c:	4621      	mov	r1, r4
   8774e:	f7fd ff5c 	bl	8560a <_fflush_r>
   87752:	2800      	cmp	r0, #0
   87754:	d148      	bne.n	877e8 <__srefill_r+0xe6>
   87756:	89a3      	ldrh	r3, [r4, #12]
   87758:	60a0      	str	r0, [r4, #8]
   8775a:	f023 0308 	bic.w	r3, r3, #8
   8775e:	81a3      	strh	r3, [r4, #12]
   87760:	61a0      	str	r0, [r4, #24]
   87762:	89a3      	ldrh	r3, [r4, #12]
   87764:	f043 0304 	orr.w	r3, r3, #4
   87768:	81a3      	strh	r3, [r4, #12]
   8776a:	e010      	b.n	8778e <__srefill_r+0x8c>
   8776c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8776e:	b171      	cbz	r1, 8778e <__srefill_r+0x8c>
   87770:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87774:	4299      	cmp	r1, r3
   87776:	d002      	beq.n	8777e <__srefill_r+0x7c>
   87778:	4628      	mov	r0, r5
   8777a:	f7fe f96b 	bl	85a54 <_free_r>
   8777e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   87780:	2000      	movs	r0, #0
   87782:	6320      	str	r0, [r4, #48]	; 0x30
   87784:	6063      	str	r3, [r4, #4]
   87786:	b113      	cbz	r3, 8778e <__srefill_r+0x8c>
   87788:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8778a:	6023      	str	r3, [r4, #0]
   8778c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8778e:	6923      	ldr	r3, [r4, #16]
   87790:	b91b      	cbnz	r3, 8779a <__srefill_r+0x98>
   87792:	4628      	mov	r0, r5
   87794:	4621      	mov	r1, r4
   87796:	f7fe ff0b 	bl	865b0 <__smakebuf_r>
   8779a:	89a7      	ldrh	r7, [r4, #12]
   8779c:	b2be      	uxth	r6, r7
   8779e:	07b3      	lsls	r3, r6, #30
   877a0:	d00f      	beq.n	877c2 <__srefill_r+0xc0>
   877a2:	2301      	movs	r3, #1
   877a4:	81a3      	strh	r3, [r4, #12]
   877a6:	4b13      	ldr	r3, [pc, #76]	; (877f4 <__srefill_r+0xf2>)
   877a8:	4913      	ldr	r1, [pc, #76]	; (877f8 <__srefill_r+0xf6>)
   877aa:	6818      	ldr	r0, [r3, #0]
   877ac:	f006 0609 	and.w	r6, r6, #9
   877b0:	f7fe fb54 	bl	85e5c <_fwalk>
   877b4:	2e09      	cmp	r6, #9
   877b6:	81a7      	strh	r7, [r4, #12]
   877b8:	d103      	bne.n	877c2 <__srefill_r+0xc0>
   877ba:	4628      	mov	r0, r5
   877bc:	4621      	mov	r1, r4
   877be:	f7fd fe99 	bl	854f4 <__sflush_r>
   877c2:	6922      	ldr	r2, [r4, #16]
   877c4:	6a26      	ldr	r6, [r4, #32]
   877c6:	6022      	str	r2, [r4, #0]
   877c8:	4628      	mov	r0, r5
   877ca:	69e1      	ldr	r1, [r4, #28]
   877cc:	6963      	ldr	r3, [r4, #20]
   877ce:	47b0      	blx	r6
   877d0:	2800      	cmp	r0, #0
   877d2:	6060      	str	r0, [r4, #4]
   877d4:	dc0b      	bgt.n	877ee <__srefill_r+0xec>
   877d6:	89a3      	ldrh	r3, [r4, #12]
   877d8:	bf17      	itett	ne
   877da:	2200      	movne	r2, #0
   877dc:	f043 0320 	orreq.w	r3, r3, #32
   877e0:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
   877e4:	6062      	strne	r2, [r4, #4]
   877e6:	81a3      	strh	r3, [r4, #12]
   877e8:	f04f 30ff 	mov.w	r0, #4294967295
   877ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   877ee:	2000      	movs	r0, #0
   877f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   877f2:	bf00      	nop
   877f4:	00088b34 	.word	0x00088b34
   877f8:	000876f1 	.word	0x000876f1

000877fc <__fpclassifyd>:
   877fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   87800:	b510      	push	{r4, lr}
   87802:	d100      	bne.n	87806 <__fpclassifyd+0xa>
   87804:	b178      	cbz	r0, 87826 <__fpclassifyd+0x2a>
   87806:	4a0c      	ldr	r2, [pc, #48]	; (87838 <__fpclassifyd+0x3c>)
   87808:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   8780c:	4294      	cmp	r4, r2
   8780e:	d90c      	bls.n	8782a <__fpclassifyd+0x2e>
   87810:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   87814:	d30b      	bcc.n	8782e <__fpclassifyd+0x32>
   87816:	4a09      	ldr	r2, [pc, #36]	; (8783c <__fpclassifyd+0x40>)
   87818:	4293      	cmp	r3, r2
   8781a:	d10a      	bne.n	87832 <__fpclassifyd+0x36>
   8781c:	f1d0 0001 	rsbs	r0, r0, #1
   87820:	bf38      	it	cc
   87822:	2000      	movcc	r0, #0
   87824:	bd10      	pop	{r4, pc}
   87826:	2002      	movs	r0, #2
   87828:	bd10      	pop	{r4, pc}
   8782a:	2004      	movs	r0, #4
   8782c:	bd10      	pop	{r4, pc}
   8782e:	2003      	movs	r0, #3
   87830:	bd10      	pop	{r4, pc}
   87832:	2000      	movs	r0, #0
   87834:	bd10      	pop	{r4, pc}
   87836:	bf00      	nop
   87838:	7fdfffff 	.word	0x7fdfffff
   8783c:	7ff00000 	.word	0x7ff00000

00087840 <_sbrk_r>:
   87840:	b538      	push	{r3, r4, r5, lr}
   87842:	4c06      	ldr	r4, [pc, #24]	; (8785c <_sbrk_r+0x1c>)
   87844:	2300      	movs	r3, #0
   87846:	4605      	mov	r5, r0
   87848:	4608      	mov	r0, r1
   8784a:	6023      	str	r3, [r4, #0]
   8784c:	f7fb f808 	bl	82860 <_sbrk>
   87850:	1c43      	adds	r3, r0, #1
   87852:	d102      	bne.n	8785a <_sbrk_r+0x1a>
   87854:	6823      	ldr	r3, [r4, #0]
   87856:	b103      	cbz	r3, 8785a <_sbrk_r+0x1a>
   87858:	602b      	str	r3, [r5, #0]
   8785a:	bd38      	pop	{r3, r4, r5, pc}
   8785c:	2007ac58 	.word	0x2007ac58

00087860 <__sccl>:
   87860:	b5f0      	push	{r4, r5, r6, r7, lr}
   87862:	780b      	ldrb	r3, [r1, #0]
   87864:	2b5e      	cmp	r3, #94	; 0x5e
   87866:	d002      	beq.n	8786e <__sccl+0xe>
   87868:	1c4c      	adds	r4, r1, #1
   8786a:	2100      	movs	r1, #0
   8786c:	e002      	b.n	87874 <__sccl+0x14>
   8786e:	1c8c      	adds	r4, r1, #2
   87870:	784b      	ldrb	r3, [r1, #1]
   87872:	2101      	movs	r1, #1
   87874:	2200      	movs	r2, #0
   87876:	5481      	strb	r1, [r0, r2]
   87878:	3201      	adds	r2, #1
   8787a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
   8787e:	d1fa      	bne.n	87876 <__sccl+0x16>
   87880:	b90b      	cbnz	r3, 87886 <__sccl+0x26>
   87882:	1e65      	subs	r5, r4, #1
   87884:	e01b      	b.n	878be <__sccl+0x5e>
   87886:	f1c1 0701 	rsb	r7, r1, #1
   8788a:	b2fe      	uxtb	r6, r7
   8788c:	54c6      	strb	r6, [r0, r3]
   8788e:	1c62      	adds	r2, r4, #1
   87890:	f812 1c01 	ldrb.w	r1, [r2, #-1]
   87894:	1e55      	subs	r5, r2, #1
   87896:	292d      	cmp	r1, #45	; 0x2d
   87898:	4614      	mov	r4, r2
   8789a:	d004      	beq.n	878a6 <__sccl+0x46>
   8789c:	295d      	cmp	r1, #93	; 0x5d
   8789e:	d00d      	beq.n	878bc <__sccl+0x5c>
   878a0:	b169      	cbz	r1, 878be <__sccl+0x5e>
   878a2:	460b      	mov	r3, r1
   878a4:	e7f1      	b.n	8788a <__sccl+0x2a>
   878a6:	7815      	ldrb	r5, [r2, #0]
   878a8:	2d5d      	cmp	r5, #93	; 0x5d
   878aa:	d0fa      	beq.n	878a2 <__sccl+0x42>
   878ac:	429d      	cmp	r5, r3
   878ae:	dbf8      	blt.n	878a2 <__sccl+0x42>
   878b0:	3301      	adds	r3, #1
   878b2:	42ab      	cmp	r3, r5
   878b4:	54c6      	strb	r6, [r0, r3]
   878b6:	dbfb      	blt.n	878b0 <__sccl+0x50>
   878b8:	3202      	adds	r2, #2
   878ba:	e7e9      	b.n	87890 <__sccl+0x30>
   878bc:	4615      	mov	r5, r2
   878be:	4628      	mov	r0, r5
   878c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000878c4 <nanf>:
   878c4:	4800      	ldr	r0, [pc, #0]	; (878c8 <nanf+0x4>)
   878c6:	4770      	bx	lr
   878c8:	7fc00000 	.word	0x7fc00000

000878cc <__sread>:
   878cc:	b510      	push	{r4, lr}
   878ce:	460c      	mov	r4, r1
   878d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   878d4:	f000 fce2 	bl	8829c <_read_r>
   878d8:	2800      	cmp	r0, #0
   878da:	db03      	blt.n	878e4 <__sread+0x18>
   878dc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   878de:	4403      	add	r3, r0
   878e0:	6523      	str	r3, [r4, #80]	; 0x50
   878e2:	bd10      	pop	{r4, pc}
   878e4:	89a3      	ldrh	r3, [r4, #12]
   878e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   878ea:	81a3      	strh	r3, [r4, #12]
   878ec:	bd10      	pop	{r4, pc}

000878ee <__seofread>:
   878ee:	2000      	movs	r0, #0
   878f0:	4770      	bx	lr

000878f2 <__swrite>:
   878f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   878f6:	461d      	mov	r5, r3
   878f8:	898b      	ldrh	r3, [r1, #12]
   878fa:	4607      	mov	r7, r0
   878fc:	05db      	lsls	r3, r3, #23
   878fe:	460c      	mov	r4, r1
   87900:	4616      	mov	r6, r2
   87902:	d505      	bpl.n	87910 <__swrite+0x1e>
   87904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87908:	2200      	movs	r2, #0
   8790a:	2302      	movs	r3, #2
   8790c:	f000 fcb4 	bl	88278 <_lseek_r>
   87910:	89a3      	ldrh	r3, [r4, #12]
   87912:	4638      	mov	r0, r7
   87914:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   87918:	81a3      	strh	r3, [r4, #12]
   8791a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8791e:	4632      	mov	r2, r6
   87920:	462b      	mov	r3, r5
   87922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   87926:	f000 bbef 	b.w	88108 <_write_r>

0008792a <__sseek>:
   8792a:	b510      	push	{r4, lr}
   8792c:	460c      	mov	r4, r1
   8792e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87932:	f000 fca1 	bl	88278 <_lseek_r>
   87936:	1c43      	adds	r3, r0, #1
   87938:	89a3      	ldrh	r3, [r4, #12]
   8793a:	d103      	bne.n	87944 <__sseek+0x1a>
   8793c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   87940:	81a3      	strh	r3, [r4, #12]
   87942:	bd10      	pop	{r4, pc}
   87944:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   87948:	81a3      	strh	r3, [r4, #12]
   8794a:	6520      	str	r0, [r4, #80]	; 0x50
   8794c:	bd10      	pop	{r4, pc}

0008794e <__sclose>:
   8794e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87952:	f000 bc19 	b.w	88188 <_close_r>

00087956 <strcmp>:
   87956:	f810 2b01 	ldrb.w	r2, [r0], #1
   8795a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8795e:	2a01      	cmp	r2, #1
   87960:	bf28      	it	cs
   87962:	429a      	cmpcs	r2, r3
   87964:	d0f7      	beq.n	87956 <strcmp>
   87966:	1ad0      	subs	r0, r2, r3
   87968:	4770      	bx	lr
	...

0008796c <_strtol_r>:
   8796c:	4684      	mov	ip, r0
   8796e:	483f      	ldr	r0, [pc, #252]	; (87a6c <_strtol_r+0x100>)
   87970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87974:	f8d0 8000 	ldr.w	r8, [r0]
   87978:	460e      	mov	r6, r1
   8797a:	4634      	mov	r4, r6
   8797c:	f814 5b01 	ldrb.w	r5, [r4], #1
   87980:	eb08 0005 	add.w	r0, r8, r5
   87984:	7840      	ldrb	r0, [r0, #1]
   87986:	f000 0008 	and.w	r0, r0, #8
   8798a:	f000 07ff 	and.w	r7, r0, #255	; 0xff
   8798e:	b108      	cbz	r0, 87994 <_strtol_r+0x28>
   87990:	4626      	mov	r6, r4
   87992:	e7f2      	b.n	8797a <_strtol_r+0xe>
   87994:	2d2d      	cmp	r5, #45	; 0x2d
   87996:	d103      	bne.n	879a0 <_strtol_r+0x34>
   87998:	1cb4      	adds	r4, r6, #2
   8799a:	7875      	ldrb	r5, [r6, #1]
   8799c:	2701      	movs	r7, #1
   8799e:	e003      	b.n	879a8 <_strtol_r+0x3c>
   879a0:	2d2b      	cmp	r5, #43	; 0x2b
   879a2:	bf04      	itt	eq
   879a4:	7875      	ldrbeq	r5, [r6, #1]
   879a6:	1cb4      	addeq	r4, r6, #2
   879a8:	f033 0010 	bics.w	r0, r3, #16
   879ac:	d10d      	bne.n	879ca <_strtol_r+0x5e>
   879ae:	2d30      	cmp	r5, #48	; 0x30
   879b0:	d108      	bne.n	879c4 <_strtol_r+0x58>
   879b2:	7820      	ldrb	r0, [r4, #0]
   879b4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   879b8:	2858      	cmp	r0, #88	; 0x58
   879ba:	d151      	bne.n	87a60 <_strtol_r+0xf4>
   879bc:	7865      	ldrb	r5, [r4, #1]
   879be:	2310      	movs	r3, #16
   879c0:	3402      	adds	r4, #2
   879c2:	e002      	b.n	879ca <_strtol_r+0x5e>
   879c4:	2b00      	cmp	r3, #0
   879c6:	bf08      	it	eq
   879c8:	230a      	moveq	r3, #10
   879ca:	2f00      	cmp	r7, #0
   879cc:	bf0c      	ite	eq
   879ce:	f06f 4a00 	mvneq.w	sl, #2147483648	; 0x80000000
   879d2:	f04f 4a00 	movne.w	sl, #2147483648	; 0x80000000
   879d6:	fbba f9f3 	udiv	r9, sl, r3
   879da:	fb03 aa19 	mls	sl, r3, r9, sl
   879de:	2600      	movs	r6, #0
   879e0:	4630      	mov	r0, r6
   879e2:	eb08 0b05 	add.w	fp, r8, r5
   879e6:	f89b b001 	ldrb.w	fp, [fp, #1]
   879ea:	f01b 0f04 	tst.w	fp, #4
   879ee:	d001      	beq.n	879f4 <_strtol_r+0x88>
   879f0:	3d30      	subs	r5, #48	; 0x30
   879f2:	e00b      	b.n	87a0c <_strtol_r+0xa0>
   879f4:	f01b 0b03 	ands.w	fp, fp, #3
   879f8:	d01b      	beq.n	87a32 <_strtol_r+0xc6>
   879fa:	f1bb 0f01 	cmp.w	fp, #1
   879fe:	bf14      	ite	ne
   87a00:	f04f 0b57 	movne.w	fp, #87	; 0x57
   87a04:	f04f 0b37 	moveq.w	fp, #55	; 0x37
   87a08:	ebcb 0505 	rsb	r5, fp, r5
   87a0c:	429d      	cmp	r5, r3
   87a0e:	da10      	bge.n	87a32 <_strtol_r+0xc6>
   87a10:	f1b6 3fff 	cmp.w	r6, #4294967295
   87a14:	d00a      	beq.n	87a2c <_strtol_r+0xc0>
   87a16:	4548      	cmp	r0, r9
   87a18:	d806      	bhi.n	87a28 <_strtol_r+0xbc>
   87a1a:	d101      	bne.n	87a20 <_strtol_r+0xb4>
   87a1c:	4555      	cmp	r5, sl
   87a1e:	dc03      	bgt.n	87a28 <_strtol_r+0xbc>
   87a20:	fb03 5000 	mla	r0, r3, r0, r5
   87a24:	2601      	movs	r6, #1
   87a26:	e001      	b.n	87a2c <_strtol_r+0xc0>
   87a28:	f04f 36ff 	mov.w	r6, #4294967295
   87a2c:	f814 5b01 	ldrb.w	r5, [r4], #1
   87a30:	e7d7      	b.n	879e2 <_strtol_r+0x76>
   87a32:	1c73      	adds	r3, r6, #1
   87a34:	d10c      	bne.n	87a50 <_strtol_r+0xe4>
   87a36:	2f00      	cmp	r7, #0
   87a38:	f04f 0322 	mov.w	r3, #34	; 0x22
   87a3c:	bf0c      	ite	eq
   87a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   87a42:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   87a46:	f8cc 3000 	str.w	r3, [ip]
   87a4a:	b92a      	cbnz	r2, 87a58 <_strtol_r+0xec>
   87a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87a50:	b107      	cbz	r7, 87a54 <_strtol_r+0xe8>
   87a52:	4240      	negs	r0, r0
   87a54:	b142      	cbz	r2, 87a68 <_strtol_r+0xfc>
   87a56:	b106      	cbz	r6, 87a5a <_strtol_r+0xee>
   87a58:	1e61      	subs	r1, r4, #1
   87a5a:	6011      	str	r1, [r2, #0]
   87a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87a60:	2b00      	cmp	r3, #0
   87a62:	bf08      	it	eq
   87a64:	2308      	moveq	r3, #8
   87a66:	e7b0      	b.n	879ca <_strtol_r+0x5e>
   87a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87a6c:	20070440 	.word	0x20070440

00087a70 <strtol>:
   87a70:	b530      	push	{r4, r5, lr}
   87a72:	4613      	mov	r3, r2
   87a74:	4a04      	ldr	r2, [pc, #16]	; (87a88 <strtol+0x18>)
   87a76:	4605      	mov	r5, r0
   87a78:	460c      	mov	r4, r1
   87a7a:	6810      	ldr	r0, [r2, #0]
   87a7c:	4629      	mov	r1, r5
   87a7e:	4622      	mov	r2, r4
   87a80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   87a84:	f7ff bf72 	b.w	8796c <_strtol_r>
   87a88:	20070010 	.word	0x20070010

00087a8c <_strtoll_r>:
   87a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87a90:	461f      	mov	r7, r3
   87a92:	4b5d      	ldr	r3, [pc, #372]	; (87c08 <_strtoll_r+0x17c>)
   87a94:	b087      	sub	sp, #28
   87a96:	f8d3 b000 	ldr.w	fp, [r3]
   87a9a:	9005      	str	r0, [sp, #20]
   87a9c:	468c      	mov	ip, r1
   87a9e:	4692      	mov	sl, r2
   87aa0:	460b      	mov	r3, r1
   87aa2:	461e      	mov	r6, r3
   87aa4:	f816 8b01 	ldrb.w	r8, [r6], #1
   87aa8:	eb0b 0208 	add.w	r2, fp, r8
   87aac:	7852      	ldrb	r2, [r2, #1]
   87aae:	f002 0208 	and.w	r2, r2, #8
   87ab2:	f002 09ff 	and.w	r9, r2, #255	; 0xff
   87ab6:	b10a      	cbz	r2, 87abc <_strtoll_r+0x30>
   87ab8:	4633      	mov	r3, r6
   87aba:	e7f2      	b.n	87aa2 <_strtoll_r+0x16>
   87abc:	f1b8 0f2d 	cmp.w	r8, #45	; 0x2d
   87ac0:	d105      	bne.n	87ace <_strtoll_r+0x42>
   87ac2:	1c9e      	adds	r6, r3, #2
   87ac4:	f893 8001 	ldrb.w	r8, [r3, #1]
   87ac8:	f04f 0901 	mov.w	r9, #1
   87acc:	e005      	b.n	87ada <_strtoll_r+0x4e>
   87ace:	f1b8 0f2b 	cmp.w	r8, #43	; 0x2b
   87ad2:	bf04      	itt	eq
   87ad4:	f893 8001 	ldrbeq.w	r8, [r3, #1]
   87ad8:	1c9e      	addeq	r6, r3, #2
   87ada:	f037 0210 	bics.w	r2, r7, #16
   87ade:	d110      	bne.n	87b02 <_strtoll_r+0x76>
   87ae0:	f1b8 0f30 	cmp.w	r8, #48	; 0x30
   87ae4:	d10a      	bne.n	87afc <_strtoll_r+0x70>
   87ae6:	7833      	ldrb	r3, [r6, #0]
   87ae8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   87aec:	2b58      	cmp	r3, #88	; 0x58
   87aee:	f040 8084 	bne.w	87bfa <_strtoll_r+0x16e>
   87af2:	f896 8001 	ldrb.w	r8, [r6, #1]
   87af6:	2710      	movs	r7, #16
   87af8:	3602      	adds	r6, #2
   87afa:	e002      	b.n	87b02 <_strtoll_r+0x76>
   87afc:	2f00      	cmp	r7, #0
   87afe:	bf08      	it	eq
   87b00:	270a      	moveq	r7, #10
   87b02:	f1b9 0f00 	cmp.w	r9, #0
   87b06:	d003      	beq.n	87b10 <_strtoll_r+0x84>
   87b08:	2400      	movs	r4, #0
   87b0a:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
   87b0e:	e003      	b.n	87b18 <_strtoll_r+0x8c>
   87b10:	f04f 34ff 	mov.w	r4, #4294967295
   87b14:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   87b18:	463a      	mov	r2, r7
   87b1a:	17fb      	asrs	r3, r7, #31
   87b1c:	4620      	mov	r0, r4
   87b1e:	4629      	mov	r1, r5
   87b20:	f8cd c004 	str.w	ip, [sp, #4]
   87b24:	e9cd 2302 	strd	r2, r3, [sp, #8]
   87b28:	f000 fcc2 	bl	884b0 <__aeabi_uldivmod>
   87b2c:	4620      	mov	r0, r4
   87b2e:	9204      	str	r2, [sp, #16]
   87b30:	4629      	mov	r1, r5
   87b32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87b36:	f000 fcbb 	bl	884b0 <__aeabi_uldivmod>
   87b3a:	f8dd c004 	ldr.w	ip, [sp, #4]
   87b3e:	4604      	mov	r4, r0
   87b40:	460d      	mov	r5, r1
   87b42:	2300      	movs	r3, #0
   87b44:	2000      	movs	r0, #0
   87b46:	2100      	movs	r1, #0
   87b48:	eb0b 0208 	add.w	r2, fp, r8
   87b4c:	7852      	ldrb	r2, [r2, #1]
   87b4e:	f012 0f04 	tst.w	r2, #4
   87b52:	d002      	beq.n	87b5a <_strtoll_r+0xce>
   87b54:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
   87b58:	e008      	b.n	87b6c <_strtoll_r+0xe0>
   87b5a:	f012 0203 	ands.w	r2, r2, #3
   87b5e:	d028      	beq.n	87bb2 <_strtoll_r+0x126>
   87b60:	2a01      	cmp	r2, #1
   87b62:	bf14      	ite	ne
   87b64:	2257      	movne	r2, #87	; 0x57
   87b66:	2237      	moveq	r2, #55	; 0x37
   87b68:	ebc2 0808 	rsb	r8, r2, r8
   87b6c:	45b8      	cmp	r8, r7
   87b6e:	da20      	bge.n	87bb2 <_strtoll_r+0x126>
   87b70:	1c5a      	adds	r2, r3, #1
   87b72:	d01b      	beq.n	87bac <_strtoll_r+0x120>
   87b74:	428d      	cmp	r5, r1
   87b76:	bf08      	it	eq
   87b78:	4284      	cmpeq	r4, r0
   87b7a:	d315      	bcc.n	87ba8 <_strtoll_r+0x11c>
   87b7c:	42a9      	cmp	r1, r5
   87b7e:	bf08      	it	eq
   87b80:	42a0      	cmpeq	r0, r4
   87b82:	d102      	bne.n	87b8a <_strtoll_r+0xfe>
   87b84:	9b04      	ldr	r3, [sp, #16]
   87b86:	4598      	cmp	r8, r3
   87b88:	dc0e      	bgt.n	87ba8 <_strtoll_r+0x11c>
   87b8a:	9a03      	ldr	r2, [sp, #12]
   87b8c:	fb00 f302 	mul.w	r3, r0, r2
   87b90:	9a02      	ldr	r2, [sp, #8]
   87b92:	fb02 3301 	mla	r3, r2, r1, r3
   87b96:	fba0 0102 	umull	r0, r1, r0, r2
   87b9a:	4419      	add	r1, r3
   87b9c:	eb10 0008 	adds.w	r0, r0, r8
   87ba0:	eb41 71e8 	adc.w	r1, r1, r8, asr #31
   87ba4:	2301      	movs	r3, #1
   87ba6:	e001      	b.n	87bac <_strtoll_r+0x120>
   87ba8:	f04f 33ff 	mov.w	r3, #4294967295
   87bac:	f816 8b01 	ldrb.w	r8, [r6], #1
   87bb0:	e7ca      	b.n	87b48 <_strtoll_r+0xbc>
   87bb2:	1c5a      	adds	r2, r3, #1
   87bb4:	d111      	bne.n	87bda <_strtoll_r+0x14e>
   87bb6:	f1b9 0f00 	cmp.w	r9, #0
   87bba:	d003      	beq.n	87bc4 <_strtoll_r+0x138>
   87bbc:	2000      	movs	r0, #0
   87bbe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   87bc2:	e003      	b.n	87bcc <_strtoll_r+0x140>
   87bc4:	f04f 30ff 	mov.w	r0, #4294967295
   87bc8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
   87bcc:	9a05      	ldr	r2, [sp, #20]
   87bce:	2322      	movs	r3, #34	; 0x22
   87bd0:	6013      	str	r3, [r2, #0]
   87bd2:	f1ba 0f00 	cmp.w	sl, #0
   87bd6:	d10a      	bne.n	87bee <_strtoll_r+0x162>
   87bd8:	e013      	b.n	87c02 <_strtoll_r+0x176>
   87bda:	f1b9 0f00 	cmp.w	r9, #0
   87bde:	d002      	beq.n	87be6 <_strtoll_r+0x15a>
   87be0:	4240      	negs	r0, r0
   87be2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87be6:	f1ba 0f00 	cmp.w	sl, #0
   87bea:	d00a      	beq.n	87c02 <_strtoll_r+0x176>
   87bec:	b10b      	cbz	r3, 87bf2 <_strtoll_r+0x166>
   87bee:	3e01      	subs	r6, #1
   87bf0:	e000      	b.n	87bf4 <_strtoll_r+0x168>
   87bf2:	4666      	mov	r6, ip
   87bf4:	f8ca 6000 	str.w	r6, [sl]
   87bf8:	e003      	b.n	87c02 <_strtoll_r+0x176>
   87bfa:	2f00      	cmp	r7, #0
   87bfc:	bf08      	it	eq
   87bfe:	2708      	moveq	r7, #8
   87c00:	e77f      	b.n	87b02 <_strtoll_r+0x76>
   87c02:	b007      	add	sp, #28
   87c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87c08:	20070440 	.word	0x20070440

00087c0c <_strtoul_r>:
   87c0c:	4684      	mov	ip, r0
   87c0e:	483a      	ldr	r0, [pc, #232]	; (87cf8 <_strtoul_r+0xec>)
   87c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87c14:	f8d0 8000 	ldr.w	r8, [r0]
   87c18:	460e      	mov	r6, r1
   87c1a:	4634      	mov	r4, r6
   87c1c:	f814 5b01 	ldrb.w	r5, [r4], #1
   87c20:	eb08 0005 	add.w	r0, r8, r5
   87c24:	7840      	ldrb	r0, [r0, #1]
   87c26:	f000 0008 	and.w	r0, r0, #8
   87c2a:	f000 07ff 	and.w	r7, r0, #255	; 0xff
   87c2e:	b108      	cbz	r0, 87c34 <_strtoul_r+0x28>
   87c30:	4626      	mov	r6, r4
   87c32:	e7f2      	b.n	87c1a <_strtoul_r+0xe>
   87c34:	2d2d      	cmp	r5, #45	; 0x2d
   87c36:	d103      	bne.n	87c40 <_strtoul_r+0x34>
   87c38:	1cb4      	adds	r4, r6, #2
   87c3a:	7875      	ldrb	r5, [r6, #1]
   87c3c:	2701      	movs	r7, #1
   87c3e:	e003      	b.n	87c48 <_strtoul_r+0x3c>
   87c40:	2d2b      	cmp	r5, #43	; 0x2b
   87c42:	bf04      	itt	eq
   87c44:	7875      	ldrbeq	r5, [r6, #1]
   87c46:	1cb4      	addeq	r4, r6, #2
   87c48:	f033 0010 	bics.w	r0, r3, #16
   87c4c:	d10d      	bne.n	87c6a <_strtoul_r+0x5e>
   87c4e:	2d30      	cmp	r5, #48	; 0x30
   87c50:	d108      	bne.n	87c64 <_strtoul_r+0x58>
   87c52:	7820      	ldrb	r0, [r4, #0]
   87c54:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   87c58:	2858      	cmp	r0, #88	; 0x58
   87c5a:	d147      	bne.n	87cec <_strtoul_r+0xe0>
   87c5c:	7865      	ldrb	r5, [r4, #1]
   87c5e:	2310      	movs	r3, #16
   87c60:	3402      	adds	r4, #2
   87c62:	e002      	b.n	87c6a <_strtoul_r+0x5e>
   87c64:	2b00      	cmp	r3, #0
   87c66:	bf08      	it	eq
   87c68:	230a      	moveq	r3, #10
   87c6a:	f04f 39ff 	mov.w	r9, #4294967295
   87c6e:	fbb9 f9f3 	udiv	r9, r9, r3
   87c72:	fb03 fa09 	mul.w	sl, r3, r9
   87c76:	2600      	movs	r6, #0
   87c78:	ea6f 0a0a 	mvn.w	sl, sl
   87c7c:	4630      	mov	r0, r6
   87c7e:	eb08 0b05 	add.w	fp, r8, r5
   87c82:	f89b b001 	ldrb.w	fp, [fp, #1]
   87c86:	f01b 0f04 	tst.w	fp, #4
   87c8a:	d001      	beq.n	87c90 <_strtoul_r+0x84>
   87c8c:	3d30      	subs	r5, #48	; 0x30
   87c8e:	e00b      	b.n	87ca8 <_strtoul_r+0x9c>
   87c90:	f01b 0b03 	ands.w	fp, fp, #3
   87c94:	d01a      	beq.n	87ccc <_strtoul_r+0xc0>
   87c96:	f1bb 0f01 	cmp.w	fp, #1
   87c9a:	bf14      	ite	ne
   87c9c:	f04f 0b57 	movne.w	fp, #87	; 0x57
   87ca0:	f04f 0b37 	moveq.w	fp, #55	; 0x37
   87ca4:	ebcb 0505 	rsb	r5, fp, r5
   87ca8:	429d      	cmp	r5, r3
   87caa:	da0f      	bge.n	87ccc <_strtoul_r+0xc0>
   87cac:	2e00      	cmp	r6, #0
   87cae:	db08      	blt.n	87cc2 <_strtoul_r+0xb6>
   87cb0:	4548      	cmp	r0, r9
   87cb2:	d806      	bhi.n	87cc2 <_strtoul_r+0xb6>
   87cb4:	d101      	bne.n	87cba <_strtoul_r+0xae>
   87cb6:	4555      	cmp	r5, sl
   87cb8:	dc03      	bgt.n	87cc2 <_strtoul_r+0xb6>
   87cba:	fb03 5000 	mla	r0, r3, r0, r5
   87cbe:	2601      	movs	r6, #1
   87cc0:	e001      	b.n	87cc6 <_strtoul_r+0xba>
   87cc2:	f04f 36ff 	mov.w	r6, #4294967295
   87cc6:	f814 5b01 	ldrb.w	r5, [r4], #1
   87cca:	e7d8      	b.n	87c7e <_strtoul_r+0x72>
   87ccc:	2e00      	cmp	r6, #0
   87cce:	da05      	bge.n	87cdc <_strtoul_r+0xd0>
   87cd0:	2322      	movs	r3, #34	; 0x22
   87cd2:	f8cc 3000 	str.w	r3, [ip]
   87cd6:	f04f 30ff 	mov.w	r0, #4294967295
   87cda:	e001      	b.n	87ce0 <_strtoul_r+0xd4>
   87cdc:	b107      	cbz	r7, 87ce0 <_strtoul_r+0xd4>
   87cde:	4240      	negs	r0, r0
   87ce0:	b142      	cbz	r2, 87cf4 <_strtoul_r+0xe8>
   87ce2:	b106      	cbz	r6, 87ce6 <_strtoul_r+0xda>
   87ce4:	1e61      	subs	r1, r4, #1
   87ce6:	6011      	str	r1, [r2, #0]
   87ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87cec:	2b00      	cmp	r3, #0
   87cee:	bf08      	it	eq
   87cf0:	2308      	moveq	r3, #8
   87cf2:	e7ba      	b.n	87c6a <_strtoul_r+0x5e>
   87cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87cf8:	20070440 	.word	0x20070440

00087cfc <strtoul>:
   87cfc:	b530      	push	{r4, r5, lr}
   87cfe:	4613      	mov	r3, r2
   87d00:	4a04      	ldr	r2, [pc, #16]	; (87d14 <strtoul+0x18>)
   87d02:	4605      	mov	r5, r0
   87d04:	460c      	mov	r4, r1
   87d06:	6810      	ldr	r0, [r2, #0]
   87d08:	4629      	mov	r1, r5
   87d0a:	4622      	mov	r2, r4
   87d0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   87d10:	f7ff bf7c 	b.w	87c0c <_strtoul_r>
   87d14:	20070010 	.word	0x20070010

00087d18 <_strtoull_r>:
   87d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87d1c:	461d      	mov	r5, r3
   87d1e:	4b4f      	ldr	r3, [pc, #316]	; (87e5c <_strtoull_r+0x144>)
   87d20:	b087      	sub	sp, #28
   87d22:	f8d3 8000 	ldr.w	r8, [r3]
   87d26:	9005      	str	r0, [sp, #20]
   87d28:	4689      	mov	r9, r1
   87d2a:	9204      	str	r2, [sp, #16]
   87d2c:	460b      	mov	r3, r1
   87d2e:	461c      	mov	r4, r3
   87d30:	f814 6b01 	ldrb.w	r6, [r4], #1
   87d34:	eb08 0206 	add.w	r2, r8, r6
   87d38:	7852      	ldrb	r2, [r2, #1]
   87d3a:	f002 0208 	and.w	r2, r2, #8
   87d3e:	f002 07ff 	and.w	r7, r2, #255	; 0xff
   87d42:	b10a      	cbz	r2, 87d48 <_strtoull_r+0x30>
   87d44:	4623      	mov	r3, r4
   87d46:	e7f2      	b.n	87d2e <_strtoull_r+0x16>
   87d48:	2e2d      	cmp	r6, #45	; 0x2d
   87d4a:	d103      	bne.n	87d54 <_strtoull_r+0x3c>
   87d4c:	1c9c      	adds	r4, r3, #2
   87d4e:	785e      	ldrb	r6, [r3, #1]
   87d50:	2701      	movs	r7, #1
   87d52:	e003      	b.n	87d5c <_strtoull_r+0x44>
   87d54:	2e2b      	cmp	r6, #43	; 0x2b
   87d56:	bf04      	itt	eq
   87d58:	785e      	ldrbeq	r6, [r3, #1]
   87d5a:	1c9c      	addeq	r4, r3, #2
   87d5c:	f035 0110 	bics.w	r1, r5, #16
   87d60:	d10d      	bne.n	87d7e <_strtoull_r+0x66>
   87d62:	2e30      	cmp	r6, #48	; 0x30
   87d64:	d108      	bne.n	87d78 <_strtoull_r+0x60>
   87d66:	7823      	ldrb	r3, [r4, #0]
   87d68:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   87d6c:	2b58      	cmp	r3, #88	; 0x58
   87d6e:	d16d      	bne.n	87e4c <_strtoull_r+0x134>
   87d70:	7866      	ldrb	r6, [r4, #1]
   87d72:	2510      	movs	r5, #16
   87d74:	3402      	adds	r4, #2
   87d76:	e002      	b.n	87d7e <_strtoull_r+0x66>
   87d78:	2d00      	cmp	r5, #0
   87d7a:	bf08      	it	eq
   87d7c:	250a      	moveq	r5, #10
   87d7e:	ea4f 7be5 	mov.w	fp, r5, asr #31
   87d82:	462a      	mov	r2, r5
   87d84:	465b      	mov	r3, fp
   87d86:	f04f 30ff 	mov.w	r0, #4294967295
   87d8a:	f04f 31ff 	mov.w	r1, #4294967295
   87d8e:	f000 fb8f 	bl	884b0 <__aeabi_uldivmod>
   87d92:	462a      	mov	r2, r5
   87d94:	e9cd 0102 	strd	r0, r1, [sp, #8]
   87d98:	465b      	mov	r3, fp
   87d9a:	f04f 30ff 	mov.w	r0, #4294967295
   87d9e:	f04f 31ff 	mov.w	r1, #4294967295
   87da2:	f000 fb85 	bl	884b0 <__aeabi_uldivmod>
   87da6:	46aa      	mov	sl, r5
   87da8:	9201      	str	r2, [sp, #4]
   87daa:	2300      	movs	r3, #0
   87dac:	2000      	movs	r0, #0
   87dae:	2100      	movs	r1, #0
   87db0:	eb08 0c06 	add.w	ip, r8, r6
   87db4:	f89c c001 	ldrb.w	ip, [ip, #1]
   87db8:	f01c 0f04 	tst.w	ip, #4
   87dbc:	d001      	beq.n	87dc2 <_strtoull_r+0xaa>
   87dbe:	3e30      	subs	r6, #48	; 0x30
   87dc0:	e00b      	b.n	87dda <_strtoull_r+0xc2>
   87dc2:	f01c 0c03 	ands.w	ip, ip, #3
   87dc6:	d02a      	beq.n	87e1e <_strtoull_r+0x106>
   87dc8:	f1bc 0f01 	cmp.w	ip, #1
   87dcc:	bf14      	ite	ne
   87dce:	f04f 0c57 	movne.w	ip, #87	; 0x57
   87dd2:	f04f 0c37 	moveq.w	ip, #55	; 0x37
   87dd6:	ebcc 0606 	rsb	r6, ip, r6
   87dda:	42ae      	cmp	r6, r5
   87ddc:	da1f      	bge.n	87e1e <_strtoull_r+0x106>
   87dde:	2b00      	cmp	r3, #0
   87de0:	db18      	blt.n	87e14 <_strtoull_r+0xfc>
   87de2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87de6:	428b      	cmp	r3, r1
   87de8:	bf08      	it	eq
   87dea:	4282      	cmpeq	r2, r0
   87dec:	d312      	bcc.n	87e14 <_strtoull_r+0xfc>
   87dee:	4299      	cmp	r1, r3
   87df0:	bf08      	it	eq
   87df2:	4290      	cmpeq	r0, r2
   87df4:	d102      	bne.n	87dfc <_strtoull_r+0xe4>
   87df6:	9b01      	ldr	r3, [sp, #4]
   87df8:	429e      	cmp	r6, r3
   87dfa:	dc0b      	bgt.n	87e14 <_strtoull_r+0xfc>
   87dfc:	fb00 f30b 	mul.w	r3, r0, fp
   87e00:	fb0a 3301 	mla	r3, sl, r1, r3
   87e04:	fba0 010a 	umull	r0, r1, r0, sl
   87e08:	4419      	add	r1, r3
   87e0a:	1980      	adds	r0, r0, r6
   87e0c:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
   87e10:	2301      	movs	r3, #1
   87e12:	e001      	b.n	87e18 <_strtoull_r+0x100>
   87e14:	f04f 33ff 	mov.w	r3, #4294967295
   87e18:	f814 6b01 	ldrb.w	r6, [r4], #1
   87e1c:	e7c8      	b.n	87db0 <_strtoull_r+0x98>
   87e1e:	2b00      	cmp	r3, #0
   87e20:	da07      	bge.n	87e32 <_strtoull_r+0x11a>
   87e22:	9905      	ldr	r1, [sp, #20]
   87e24:	2222      	movs	r2, #34	; 0x22
   87e26:	600a      	str	r2, [r1, #0]
   87e28:	f04f 30ff 	mov.w	r0, #4294967295
   87e2c:	f04f 31ff 	mov.w	r1, #4294967295
   87e30:	e003      	b.n	87e3a <_strtoull_r+0x122>
   87e32:	b117      	cbz	r7, 87e3a <_strtoull_r+0x122>
   87e34:	4240      	negs	r0, r0
   87e36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87e3a:	9a04      	ldr	r2, [sp, #16]
   87e3c:	b152      	cbz	r2, 87e54 <_strtoull_r+0x13c>
   87e3e:	b10b      	cbz	r3, 87e44 <_strtoull_r+0x12c>
   87e40:	3c01      	subs	r4, #1
   87e42:	e000      	b.n	87e46 <_strtoull_r+0x12e>
   87e44:	464c      	mov	r4, r9
   87e46:	9b04      	ldr	r3, [sp, #16]
   87e48:	601c      	str	r4, [r3, #0]
   87e4a:	e003      	b.n	87e54 <_strtoull_r+0x13c>
   87e4c:	2d00      	cmp	r5, #0
   87e4e:	bf08      	it	eq
   87e50:	2508      	moveq	r5, #8
   87e52:	e794      	b.n	87d7e <_strtoull_r+0x66>
   87e54:	b007      	add	sp, #28
   87e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87e5a:	bf00      	nop
   87e5c:	20070440 	.word	0x20070440

00087e60 <__submore>:
   87e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87e64:	460c      	mov	r4, r1
   87e66:	6b09      	ldr	r1, [r1, #48]	; 0x30
   87e68:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87e6c:	4299      	cmp	r1, r3
   87e6e:	d11a      	bne.n	87ea6 <__submore+0x46>
   87e70:	f44f 6180 	mov.w	r1, #1024	; 0x400
   87e74:	f7fe fc10 	bl	86698 <_malloc_r>
   87e78:	b918      	cbnz	r0, 87e82 <__submore+0x22>
   87e7a:	f04f 30ff 	mov.w	r0, #4294967295
   87e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87e82:	f44f 6380 	mov.w	r3, #1024	; 0x400
   87e86:	6363      	str	r3, [r4, #52]	; 0x34
   87e88:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
   87e8c:	6320      	str	r0, [r4, #48]	; 0x30
   87e8e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
   87e92:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
   87e96:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
   87e9a:	7043      	strb	r3, [r0, #1]
   87e9c:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
   87ea0:	7003      	strb	r3, [r0, #0]
   87ea2:	6020      	str	r0, [r4, #0]
   87ea4:	e012      	b.n	87ecc <__submore+0x6c>
   87ea6:	6b66      	ldr	r6, [r4, #52]	; 0x34
   87ea8:	0077      	lsls	r7, r6, #1
   87eaa:	463a      	mov	r2, r7
   87eac:	f7ff fa76 	bl	8739c <_realloc_r>
   87eb0:	4605      	mov	r5, r0
   87eb2:	2800      	cmp	r0, #0
   87eb4:	d0e1      	beq.n	87e7a <__submore+0x1a>
   87eb6:	eb00 0806 	add.w	r8, r0, r6
   87eba:	4640      	mov	r0, r8
   87ebc:	4629      	mov	r1, r5
   87ebe:	4632      	mov	r2, r6
   87ec0:	f7fb faac 	bl	8341c <memcpy>
   87ec4:	f8c4 8000 	str.w	r8, [r4]
   87ec8:	6325      	str	r5, [r4, #48]	; 0x30
   87eca:	6367      	str	r7, [r4, #52]	; 0x34
   87ecc:	2000      	movs	r0, #0
   87ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00087ed2 <_ungetc_r>:
   87ed2:	1c4b      	adds	r3, r1, #1
   87ed4:	b570      	push	{r4, r5, r6, lr}
   87ed6:	4606      	mov	r6, r0
   87ed8:	460d      	mov	r5, r1
   87eda:	4614      	mov	r4, r2
   87edc:	d102      	bne.n	87ee4 <_ungetc_r+0x12>
   87ede:	f04f 30ff 	mov.w	r0, #4294967295
   87ee2:	bd70      	pop	{r4, r5, r6, pc}
   87ee4:	b118      	cbz	r0, 87eee <_ungetc_r+0x1c>
   87ee6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87ee8:	b90b      	cbnz	r3, 87eee <_ungetc_r+0x1c>
   87eea:	f7fd fbd7 	bl	8569c <__sinit>
   87eee:	89a3      	ldrh	r3, [r4, #12]
   87ef0:	0498      	lsls	r0, r3, #18
   87ef2:	d406      	bmi.n	87f02 <_ungetc_r+0x30>
   87ef4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   87ef8:	81a3      	strh	r3, [r4, #12]
   87efa:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87efc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87f00:	6663      	str	r3, [r4, #100]	; 0x64
   87f02:	89a3      	ldrh	r3, [r4, #12]
   87f04:	f023 0320 	bic.w	r3, r3, #32
   87f08:	b29b      	uxth	r3, r3
   87f0a:	81a3      	strh	r3, [r4, #12]
   87f0c:	b29b      	uxth	r3, r3
   87f0e:	0759      	lsls	r1, r3, #29
   87f10:	d413      	bmi.n	87f3a <_ungetc_r+0x68>
   87f12:	06da      	lsls	r2, r3, #27
   87f14:	d5e3      	bpl.n	87ede <_ungetc_r+0xc>
   87f16:	071b      	lsls	r3, r3, #28
   87f18:	d50b      	bpl.n	87f32 <_ungetc_r+0x60>
   87f1a:	4630      	mov	r0, r6
   87f1c:	4621      	mov	r1, r4
   87f1e:	f7fd fb74 	bl	8560a <_fflush_r>
   87f22:	2800      	cmp	r0, #0
   87f24:	d1db      	bne.n	87ede <_ungetc_r+0xc>
   87f26:	89a3      	ldrh	r3, [r4, #12]
   87f28:	60a0      	str	r0, [r4, #8]
   87f2a:	f023 0308 	bic.w	r3, r3, #8
   87f2e:	81a3      	strh	r3, [r4, #12]
   87f30:	61a0      	str	r0, [r4, #24]
   87f32:	89a3      	ldrh	r3, [r4, #12]
   87f34:	f043 0304 	orr.w	r3, r3, #4
   87f38:	81a3      	strh	r3, [r4, #12]
   87f3a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   87f3c:	b2ed      	uxtb	r5, r5
   87f3e:	6862      	ldr	r2, [r4, #4]
   87f40:	b18b      	cbz	r3, 87f66 <_ungetc_r+0x94>
   87f42:	6b63      	ldr	r3, [r4, #52]	; 0x34
   87f44:	429a      	cmp	r2, r3
   87f46:	da07      	bge.n	87f58 <_ungetc_r+0x86>
   87f48:	6823      	ldr	r3, [r4, #0]
   87f4a:	1e5a      	subs	r2, r3, #1
   87f4c:	6022      	str	r2, [r4, #0]
   87f4e:	f803 5c01 	strb.w	r5, [r3, #-1]
   87f52:	6863      	ldr	r3, [r4, #4]
   87f54:	3301      	adds	r3, #1
   87f56:	e020      	b.n	87f9a <_ungetc_r+0xc8>
   87f58:	4630      	mov	r0, r6
   87f5a:	4621      	mov	r1, r4
   87f5c:	f7ff ff80 	bl	87e60 <__submore>
   87f60:	2800      	cmp	r0, #0
   87f62:	d0f1      	beq.n	87f48 <_ungetc_r+0x76>
   87f64:	e7bb      	b.n	87ede <_ungetc_r+0xc>
   87f66:	6921      	ldr	r1, [r4, #16]
   87f68:	6823      	ldr	r3, [r4, #0]
   87f6a:	b151      	cbz	r1, 87f82 <_ungetc_r+0xb0>
   87f6c:	428b      	cmp	r3, r1
   87f6e:	d908      	bls.n	87f82 <_ungetc_r+0xb0>
   87f70:	f813 0c01 	ldrb.w	r0, [r3, #-1]
   87f74:	42a8      	cmp	r0, r5
   87f76:	d104      	bne.n	87f82 <_ungetc_r+0xb0>
   87f78:	3b01      	subs	r3, #1
   87f7a:	3201      	adds	r2, #1
   87f7c:	6023      	str	r3, [r4, #0]
   87f7e:	6062      	str	r2, [r4, #4]
   87f80:	bd70      	pop	{r4, r5, r6, pc}
   87f82:	63a3      	str	r3, [r4, #56]	; 0x38
   87f84:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87f88:	6323      	str	r3, [r4, #48]	; 0x30
   87f8a:	2303      	movs	r3, #3
   87f8c:	6363      	str	r3, [r4, #52]	; 0x34
   87f8e:	4623      	mov	r3, r4
   87f90:	63e2      	str	r2, [r4, #60]	; 0x3c
   87f92:	f803 5f42 	strb.w	r5, [r3, #66]!
   87f96:	6023      	str	r3, [r4, #0]
   87f98:	2301      	movs	r3, #1
   87f9a:	6063      	str	r3, [r4, #4]
   87f9c:	4628      	mov	r0, r5
   87f9e:	bd70      	pop	{r4, r5, r6, pc}

00087fa0 <ungetc>:
   87fa0:	460a      	mov	r2, r1
   87fa2:	4903      	ldr	r1, [pc, #12]	; (87fb0 <ungetc+0x10>)
   87fa4:	4603      	mov	r3, r0
   87fa6:	6808      	ldr	r0, [r1, #0]
   87fa8:	4619      	mov	r1, r3
   87faa:	f7ff bf92 	b.w	87ed2 <_ungetc_r>
   87fae:	bf00      	nop
   87fb0:	20070010 	.word	0x20070010

00087fb4 <__swbuf_r>:
   87fb4:	b570      	push	{r4, r5, r6, lr}
   87fb6:	460d      	mov	r5, r1
   87fb8:	4614      	mov	r4, r2
   87fba:	4606      	mov	r6, r0
   87fbc:	b118      	cbz	r0, 87fc6 <__swbuf_r+0x12>
   87fbe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87fc0:	b90b      	cbnz	r3, 87fc6 <__swbuf_r+0x12>
   87fc2:	f7fd fb6b 	bl	8569c <__sinit>
   87fc6:	69a3      	ldr	r3, [r4, #24]
   87fc8:	60a3      	str	r3, [r4, #8]
   87fca:	89a3      	ldrh	r3, [r4, #12]
   87fcc:	0719      	lsls	r1, r3, #28
   87fce:	d50d      	bpl.n	87fec <__swbuf_r+0x38>
   87fd0:	6923      	ldr	r3, [r4, #16]
   87fd2:	b15b      	cbz	r3, 87fec <__swbuf_r+0x38>
   87fd4:	89a3      	ldrh	r3, [r4, #12]
   87fd6:	b2ed      	uxtb	r5, r5
   87fd8:	049a      	lsls	r2, r3, #18
   87fda:	d410      	bmi.n	87ffe <__swbuf_r+0x4a>
   87fdc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   87fe0:	81a3      	strh	r3, [r4, #12]
   87fe2:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87fe4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87fe8:	6663      	str	r3, [r4, #100]	; 0x64
   87fea:	e008      	b.n	87ffe <__swbuf_r+0x4a>
   87fec:	4630      	mov	r0, r6
   87fee:	4621      	mov	r1, r4
   87ff0:	f7fd f9d0 	bl	85394 <__swsetup_r>
   87ff4:	2800      	cmp	r0, #0
   87ff6:	d0ed      	beq.n	87fd4 <__swbuf_r+0x20>
   87ff8:	f04f 30ff 	mov.w	r0, #4294967295
   87ffc:	bd70      	pop	{r4, r5, r6, pc}
   87ffe:	6923      	ldr	r3, [r4, #16]
   88000:	6820      	ldr	r0, [r4, #0]
   88002:	1ac0      	subs	r0, r0, r3
   88004:	6963      	ldr	r3, [r4, #20]
   88006:	4298      	cmp	r0, r3
   88008:	db05      	blt.n	88016 <__swbuf_r+0x62>
   8800a:	4630      	mov	r0, r6
   8800c:	4621      	mov	r1, r4
   8800e:	f7fd fafc 	bl	8560a <_fflush_r>
   88012:	2800      	cmp	r0, #0
   88014:	d1f0      	bne.n	87ff8 <__swbuf_r+0x44>
   88016:	68a3      	ldr	r3, [r4, #8]
   88018:	3001      	adds	r0, #1
   8801a:	3b01      	subs	r3, #1
   8801c:	60a3      	str	r3, [r4, #8]
   8801e:	6823      	ldr	r3, [r4, #0]
   88020:	1c5a      	adds	r2, r3, #1
   88022:	6022      	str	r2, [r4, #0]
   88024:	701d      	strb	r5, [r3, #0]
   88026:	6963      	ldr	r3, [r4, #20]
   88028:	4298      	cmp	r0, r3
   8802a:	d004      	beq.n	88036 <__swbuf_r+0x82>
   8802c:	89a3      	ldrh	r3, [r4, #12]
   8802e:	07db      	lsls	r3, r3, #31
   88030:	d507      	bpl.n	88042 <__swbuf_r+0x8e>
   88032:	2d0a      	cmp	r5, #10
   88034:	d105      	bne.n	88042 <__swbuf_r+0x8e>
   88036:	4630      	mov	r0, r6
   88038:	4621      	mov	r1, r4
   8803a:	f7fd fae6 	bl	8560a <_fflush_r>
   8803e:	2800      	cmp	r0, #0
   88040:	d1da      	bne.n	87ff8 <__swbuf_r+0x44>
   88042:	4628      	mov	r0, r5
   88044:	bd70      	pop	{r4, r5, r6, pc}

00088046 <__swbuf>:
   88046:	460a      	mov	r2, r1
   88048:	4902      	ldr	r1, [pc, #8]	; (88054 <__swbuf+0xe>)
   8804a:	4603      	mov	r3, r0
   8804c:	6808      	ldr	r0, [r1, #0]
   8804e:	4619      	mov	r1, r3
   88050:	f7ff bfb0 	b.w	87fb4 <__swbuf_r>
   88054:	20070010 	.word	0x20070010

00088058 <_wcrtomb_r>:
   88058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8805c:	461d      	mov	r5, r3
   8805e:	4b10      	ldr	r3, [pc, #64]	; (880a0 <_wcrtomb_r+0x48>)
   88060:	b086      	sub	sp, #24
   88062:	4604      	mov	r4, r0
   88064:	4690      	mov	r8, r2
   88066:	460e      	mov	r6, r1
   88068:	681f      	ldr	r7, [r3, #0]
   8806a:	b939      	cbnz	r1, 8807c <_wcrtomb_r+0x24>
   8806c:	f7fe fa7e 	bl	8656c <__locale_charset>
   88070:	9500      	str	r5, [sp, #0]
   88072:	4603      	mov	r3, r0
   88074:	a903      	add	r1, sp, #12
   88076:	4620      	mov	r0, r4
   88078:	4632      	mov	r2, r6
   8807a:	e006      	b.n	8808a <_wcrtomb_r+0x32>
   8807c:	f7fe fa76 	bl	8656c <__locale_charset>
   88080:	9500      	str	r5, [sp, #0]
   88082:	4603      	mov	r3, r0
   88084:	4631      	mov	r1, r6
   88086:	4620      	mov	r0, r4
   88088:	4642      	mov	r2, r8
   8808a:	47b8      	blx	r7
   8808c:	1c43      	adds	r3, r0, #1
   8808e:	d103      	bne.n	88098 <_wcrtomb_r+0x40>
   88090:	2300      	movs	r3, #0
   88092:	602b      	str	r3, [r5, #0]
   88094:	238a      	movs	r3, #138	; 0x8a
   88096:	6023      	str	r3, [r4, #0]
   88098:	b006      	add	sp, #24
   8809a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8809e:	bf00      	nop
   880a0:	200708d4 	.word	0x200708d4

000880a4 <wcrtomb>:
   880a4:	b530      	push	{r4, r5, lr}
   880a6:	4613      	mov	r3, r2
   880a8:	4a04      	ldr	r2, [pc, #16]	; (880bc <wcrtomb+0x18>)
   880aa:	4605      	mov	r5, r0
   880ac:	460c      	mov	r4, r1
   880ae:	6810      	ldr	r0, [r2, #0]
   880b0:	4629      	mov	r1, r5
   880b2:	4622      	mov	r2, r4
   880b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   880b8:	f7ff bfce 	b.w	88058 <_wcrtomb_r>
   880bc:	20070010 	.word	0x20070010

000880c0 <__ascii_wctomb>:
   880c0:	b149      	cbz	r1, 880d6 <__ascii_wctomb+0x16>
   880c2:	2aff      	cmp	r2, #255	; 0xff
   880c4:	d904      	bls.n	880d0 <__ascii_wctomb+0x10>
   880c6:	238a      	movs	r3, #138	; 0x8a
   880c8:	6003      	str	r3, [r0, #0]
   880ca:	f04f 30ff 	mov.w	r0, #4294967295
   880ce:	4770      	bx	lr
   880d0:	700a      	strb	r2, [r1, #0]
   880d2:	2001      	movs	r0, #1
   880d4:	4770      	bx	lr
   880d6:	4608      	mov	r0, r1
   880d8:	4770      	bx	lr

000880da <_wctomb_r>:
   880da:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   880de:	4698      	mov	r8, r3
   880e0:	4b08      	ldr	r3, [pc, #32]	; (88104 <_wctomb_r+0x2a>)
   880e2:	4605      	mov	r5, r0
   880e4:	681c      	ldr	r4, [r3, #0]
   880e6:	460f      	mov	r7, r1
   880e8:	4616      	mov	r6, r2
   880ea:	f7fe fa3f 	bl	8656c <__locale_charset>
   880ee:	f8cd 8000 	str.w	r8, [sp]
   880f2:	4603      	mov	r3, r0
   880f4:	4639      	mov	r1, r7
   880f6:	4628      	mov	r0, r5
   880f8:	4632      	mov	r2, r6
   880fa:	47a0      	blx	r4
   880fc:	b002      	add	sp, #8
   880fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88102:	bf00      	nop
   88104:	200708d4 	.word	0x200708d4

00088108 <_write_r>:
   88108:	b538      	push	{r3, r4, r5, lr}
   8810a:	4c07      	ldr	r4, [pc, #28]	; (88128 <_write_r+0x20>)
   8810c:	4605      	mov	r5, r0
   8810e:	2000      	movs	r0, #0
   88110:	6020      	str	r0, [r4, #0]
   88112:	4608      	mov	r0, r1
   88114:	4611      	mov	r1, r2
   88116:	461a      	mov	r2, r3
   88118:	f7f9 fe6a 	bl	81df0 <_write>
   8811c:	1c43      	adds	r3, r0, #1
   8811e:	d102      	bne.n	88126 <_write_r+0x1e>
   88120:	6823      	ldr	r3, [r4, #0]
   88122:	b103      	cbz	r3, 88126 <_write_r+0x1e>
   88124:	602b      	str	r3, [r5, #0]
   88126:	bd38      	pop	{r3, r4, r5, pc}
   88128:	2007ac58 	.word	0x2007ac58

0008812c <_calloc_r>:
   8812c:	b510      	push	{r4, lr}
   8812e:	4351      	muls	r1, r2
   88130:	f7fe fab2 	bl	86698 <_malloc_r>
   88134:	4604      	mov	r4, r0
   88136:	b320      	cbz	r0, 88182 <_calloc_r+0x56>
   88138:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8813c:	f022 0203 	bic.w	r2, r2, #3
   88140:	3a04      	subs	r2, #4
   88142:	2a24      	cmp	r2, #36	; 0x24
   88144:	d81a      	bhi.n	8817c <_calloc_r+0x50>
   88146:	2a13      	cmp	r2, #19
   88148:	d912      	bls.n	88170 <_calloc_r+0x44>
   8814a:	2100      	movs	r1, #0
   8814c:	2a1b      	cmp	r2, #27
   8814e:	6001      	str	r1, [r0, #0]
   88150:	6041      	str	r1, [r0, #4]
   88152:	d802      	bhi.n	8815a <_calloc_r+0x2e>
   88154:	f100 0308 	add.w	r3, r0, #8
   88158:	e00b      	b.n	88172 <_calloc_r+0x46>
   8815a:	2a24      	cmp	r2, #36	; 0x24
   8815c:	6081      	str	r1, [r0, #8]
   8815e:	60c1      	str	r1, [r0, #12]
   88160:	bf11      	iteee	ne
   88162:	f100 0310 	addne.w	r3, r0, #16
   88166:	6101      	streq	r1, [r0, #16]
   88168:	f100 0318 	addeq.w	r3, r0, #24
   8816c:	6141      	streq	r1, [r0, #20]
   8816e:	e000      	b.n	88172 <_calloc_r+0x46>
   88170:	4603      	mov	r3, r0
   88172:	2200      	movs	r2, #0
   88174:	601a      	str	r2, [r3, #0]
   88176:	605a      	str	r2, [r3, #4]
   88178:	609a      	str	r2, [r3, #8]
   8817a:	e002      	b.n	88182 <_calloc_r+0x56>
   8817c:	2100      	movs	r1, #0
   8817e:	f7fb f956 	bl	8342e <memset>
   88182:	4620      	mov	r0, r4
   88184:	bd10      	pop	{r4, pc}
	...

00088188 <_close_r>:
   88188:	b538      	push	{r3, r4, r5, lr}
   8818a:	4c06      	ldr	r4, [pc, #24]	; (881a4 <_close_r+0x1c>)
   8818c:	2300      	movs	r3, #0
   8818e:	4605      	mov	r5, r0
   88190:	4608      	mov	r0, r1
   88192:	6023      	str	r3, [r4, #0]
   88194:	f7fa fb7e 	bl	82894 <_close>
   88198:	1c43      	adds	r3, r0, #1
   8819a:	d102      	bne.n	881a2 <_close_r+0x1a>
   8819c:	6823      	ldr	r3, [r4, #0]
   8819e:	b103      	cbz	r3, 881a2 <_close_r+0x1a>
   881a0:	602b      	str	r3, [r5, #0]
   881a2:	bd38      	pop	{r3, r4, r5, pc}
   881a4:	2007ac58 	.word	0x2007ac58

000881a8 <_fclose_r>:
   881a8:	b570      	push	{r4, r5, r6, lr}
   881aa:	4605      	mov	r5, r0
   881ac:	460c      	mov	r4, r1
   881ae:	b909      	cbnz	r1, 881b4 <_fclose_r+0xc>
   881b0:	2000      	movs	r0, #0
   881b2:	bd70      	pop	{r4, r5, r6, pc}
   881b4:	b118      	cbz	r0, 881be <_fclose_r+0x16>
   881b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   881b8:	b90b      	cbnz	r3, 881be <_fclose_r+0x16>
   881ba:	f7fd fa6f 	bl	8569c <__sinit>
   881be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   881c2:	2b00      	cmp	r3, #0
   881c4:	d0f4      	beq.n	881b0 <_fclose_r+0x8>
   881c6:	4628      	mov	r0, r5
   881c8:	4621      	mov	r1, r4
   881ca:	f7fd fa1e 	bl	8560a <_fflush_r>
   881ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   881d0:	4606      	mov	r6, r0
   881d2:	b133      	cbz	r3, 881e2 <_fclose_r+0x3a>
   881d4:	4628      	mov	r0, r5
   881d6:	69e1      	ldr	r1, [r4, #28]
   881d8:	4798      	blx	r3
   881da:	2800      	cmp	r0, #0
   881dc:	bfb8      	it	lt
   881de:	f04f 36ff 	movlt.w	r6, #4294967295
   881e2:	89a3      	ldrh	r3, [r4, #12]
   881e4:	061b      	lsls	r3, r3, #24
   881e6:	d503      	bpl.n	881f0 <_fclose_r+0x48>
   881e8:	4628      	mov	r0, r5
   881ea:	6921      	ldr	r1, [r4, #16]
   881ec:	f7fd fc32 	bl	85a54 <_free_r>
   881f0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   881f2:	b141      	cbz	r1, 88206 <_fclose_r+0x5e>
   881f4:	f104 0340 	add.w	r3, r4, #64	; 0x40
   881f8:	4299      	cmp	r1, r3
   881fa:	d002      	beq.n	88202 <_fclose_r+0x5a>
   881fc:	4628      	mov	r0, r5
   881fe:	f7fd fc29 	bl	85a54 <_free_r>
   88202:	2300      	movs	r3, #0
   88204:	6323      	str	r3, [r4, #48]	; 0x30
   88206:	6c61      	ldr	r1, [r4, #68]	; 0x44
   88208:	b121      	cbz	r1, 88214 <_fclose_r+0x6c>
   8820a:	4628      	mov	r0, r5
   8820c:	f7fd fc22 	bl	85a54 <_free_r>
   88210:	2300      	movs	r3, #0
   88212:	6463      	str	r3, [r4, #68]	; 0x44
   88214:	f7fd faf4 	bl	85800 <__sfp_lock_acquire>
   88218:	2300      	movs	r3, #0
   8821a:	81a3      	strh	r3, [r4, #12]
   8821c:	f7fd faf1 	bl	85802 <__sfp_lock_release>
   88220:	4630      	mov	r0, r6
   88222:	bd70      	pop	{r4, r5, r6, pc}

00088224 <fclose>:
   88224:	4b02      	ldr	r3, [pc, #8]	; (88230 <fclose+0xc>)
   88226:	4601      	mov	r1, r0
   88228:	6818      	ldr	r0, [r3, #0]
   8822a:	f7ff bfbd 	b.w	881a8 <_fclose_r>
   8822e:	bf00      	nop
   88230:	20070010 	.word	0x20070010

00088234 <_fstat_r>:
   88234:	b538      	push	{r3, r4, r5, lr}
   88236:	4c07      	ldr	r4, [pc, #28]	; (88254 <_fstat_r+0x20>)
   88238:	2300      	movs	r3, #0
   8823a:	4605      	mov	r5, r0
   8823c:	4608      	mov	r0, r1
   8823e:	4611      	mov	r1, r2
   88240:	6023      	str	r3, [r4, #0]
   88242:	f7fa fb2b 	bl	8289c <_fstat>
   88246:	1c43      	adds	r3, r0, #1
   88248:	d102      	bne.n	88250 <_fstat_r+0x1c>
   8824a:	6823      	ldr	r3, [r4, #0]
   8824c:	b103      	cbz	r3, 88250 <_fstat_r+0x1c>
   8824e:	602b      	str	r3, [r5, #0]
   88250:	bd38      	pop	{r3, r4, r5, pc}
   88252:	bf00      	nop
   88254:	2007ac58 	.word	0x2007ac58

00088258 <_isatty_r>:
   88258:	b538      	push	{r3, r4, r5, lr}
   8825a:	4c06      	ldr	r4, [pc, #24]	; (88274 <_isatty_r+0x1c>)
   8825c:	2300      	movs	r3, #0
   8825e:	4605      	mov	r5, r0
   88260:	4608      	mov	r0, r1
   88262:	6023      	str	r3, [r4, #0]
   88264:	f7fa fb20 	bl	828a8 <_isatty>
   88268:	1c43      	adds	r3, r0, #1
   8826a:	d102      	bne.n	88272 <_isatty_r+0x1a>
   8826c:	6823      	ldr	r3, [r4, #0]
   8826e:	b103      	cbz	r3, 88272 <_isatty_r+0x1a>
   88270:	602b      	str	r3, [r5, #0]
   88272:	bd38      	pop	{r3, r4, r5, pc}
   88274:	2007ac58 	.word	0x2007ac58

00088278 <_lseek_r>:
   88278:	b538      	push	{r3, r4, r5, lr}
   8827a:	4c07      	ldr	r4, [pc, #28]	; (88298 <_lseek_r+0x20>)
   8827c:	4605      	mov	r5, r0
   8827e:	2000      	movs	r0, #0
   88280:	6020      	str	r0, [r4, #0]
   88282:	4608      	mov	r0, r1
   88284:	4611      	mov	r1, r2
   88286:	461a      	mov	r2, r3
   88288:	f7fa fb10 	bl	828ac <_lseek>
   8828c:	1c43      	adds	r3, r0, #1
   8828e:	d102      	bne.n	88296 <_lseek_r+0x1e>
   88290:	6823      	ldr	r3, [r4, #0]
   88292:	b103      	cbz	r3, 88296 <_lseek_r+0x1e>
   88294:	602b      	str	r3, [r5, #0]
   88296:	bd38      	pop	{r3, r4, r5, pc}
   88298:	2007ac58 	.word	0x2007ac58

0008829c <_read_r>:
   8829c:	b538      	push	{r3, r4, r5, lr}
   8829e:	4c07      	ldr	r4, [pc, #28]	; (882bc <_read_r+0x20>)
   882a0:	4605      	mov	r5, r0
   882a2:	2000      	movs	r0, #0
   882a4:	6020      	str	r0, [r4, #0]
   882a6:	4608      	mov	r0, r1
   882a8:	4611      	mov	r1, r2
   882aa:	461a      	mov	r2, r3
   882ac:	f7f7 ffe0 	bl	80270 <_read>
   882b0:	1c43      	adds	r3, r0, #1
   882b2:	d102      	bne.n	882ba <_read_r+0x1e>
   882b4:	6823      	ldr	r3, [r4, #0]
   882b6:	b103      	cbz	r3, 882ba <_read_r+0x1e>
   882b8:	602b      	str	r3, [r5, #0]
   882ba:	bd38      	pop	{r3, r4, r5, pc}
   882bc:	2007ac58 	.word	0x2007ac58

000882c0 <__gedf2>:
   882c0:	f04f 3cff 	mov.w	ip, #4294967295
   882c4:	e006      	b.n	882d4 <__cmpdf2+0x4>
   882c6:	bf00      	nop

000882c8 <__ledf2>:
   882c8:	f04f 0c01 	mov.w	ip, #1
   882cc:	e002      	b.n	882d4 <__cmpdf2+0x4>
   882ce:	bf00      	nop

000882d0 <__cmpdf2>:
   882d0:	f04f 0c01 	mov.w	ip, #1
   882d4:	f84d cd04 	str.w	ip, [sp, #-4]!
   882d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   882dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   882e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   882e4:	bf18      	it	ne
   882e6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   882ea:	d01b      	beq.n	88324 <__cmpdf2+0x54>
   882ec:	b001      	add	sp, #4
   882ee:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   882f2:	bf0c      	ite	eq
   882f4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   882f8:	ea91 0f03 	teqne	r1, r3
   882fc:	bf02      	ittt	eq
   882fe:	ea90 0f02 	teqeq	r0, r2
   88302:	2000      	moveq	r0, #0
   88304:	4770      	bxeq	lr
   88306:	f110 0f00 	cmn.w	r0, #0
   8830a:	ea91 0f03 	teq	r1, r3
   8830e:	bf58      	it	pl
   88310:	4299      	cmppl	r1, r3
   88312:	bf08      	it	eq
   88314:	4290      	cmpeq	r0, r2
   88316:	bf2c      	ite	cs
   88318:	17d8      	asrcs	r0, r3, #31
   8831a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8831e:	f040 0001 	orr.w	r0, r0, #1
   88322:	4770      	bx	lr
   88324:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   88328:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8832c:	d102      	bne.n	88334 <__cmpdf2+0x64>
   8832e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   88332:	d107      	bne.n	88344 <__cmpdf2+0x74>
   88334:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   88338:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8833c:	d1d6      	bne.n	882ec <__cmpdf2+0x1c>
   8833e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   88342:	d0d3      	beq.n	882ec <__cmpdf2+0x1c>
   88344:	f85d 0b04 	ldr.w	r0, [sp], #4
   88348:	4770      	bx	lr
   8834a:	bf00      	nop

0008834c <__aeabi_cdrcmple>:
   8834c:	4684      	mov	ip, r0
   8834e:	4610      	mov	r0, r2
   88350:	4662      	mov	r2, ip
   88352:	468c      	mov	ip, r1
   88354:	4619      	mov	r1, r3
   88356:	4663      	mov	r3, ip
   88358:	e000      	b.n	8835c <__aeabi_cdcmpeq>
   8835a:	bf00      	nop

0008835c <__aeabi_cdcmpeq>:
   8835c:	b501      	push	{r0, lr}
   8835e:	f7ff ffb7 	bl	882d0 <__cmpdf2>
   88362:	2800      	cmp	r0, #0
   88364:	bf48      	it	mi
   88366:	f110 0f00 	cmnmi.w	r0, #0
   8836a:	bd01      	pop	{r0, pc}

0008836c <__aeabi_dcmpeq>:
   8836c:	f84d ed08 	str.w	lr, [sp, #-8]!
   88370:	f7ff fff4 	bl	8835c <__aeabi_cdcmpeq>
   88374:	bf0c      	ite	eq
   88376:	2001      	moveq	r0, #1
   88378:	2000      	movne	r0, #0
   8837a:	f85d fb08 	ldr.w	pc, [sp], #8
   8837e:	bf00      	nop

00088380 <__aeabi_dcmplt>:
   88380:	f84d ed08 	str.w	lr, [sp, #-8]!
   88384:	f7ff ffea 	bl	8835c <__aeabi_cdcmpeq>
   88388:	bf34      	ite	cc
   8838a:	2001      	movcc	r0, #1
   8838c:	2000      	movcs	r0, #0
   8838e:	f85d fb08 	ldr.w	pc, [sp], #8
   88392:	bf00      	nop

00088394 <__aeabi_dcmple>:
   88394:	f84d ed08 	str.w	lr, [sp, #-8]!
   88398:	f7ff ffe0 	bl	8835c <__aeabi_cdcmpeq>
   8839c:	bf94      	ite	ls
   8839e:	2001      	movls	r0, #1
   883a0:	2000      	movhi	r0, #0
   883a2:	f85d fb08 	ldr.w	pc, [sp], #8
   883a6:	bf00      	nop

000883a8 <__aeabi_dcmpge>:
   883a8:	f84d ed08 	str.w	lr, [sp, #-8]!
   883ac:	f7ff ffce 	bl	8834c <__aeabi_cdrcmple>
   883b0:	bf94      	ite	ls
   883b2:	2001      	movls	r0, #1
   883b4:	2000      	movhi	r0, #0
   883b6:	f85d fb08 	ldr.w	pc, [sp], #8
   883ba:	bf00      	nop

000883bc <__aeabi_dcmpgt>:
   883bc:	f84d ed08 	str.w	lr, [sp, #-8]!
   883c0:	f7ff ffc4 	bl	8834c <__aeabi_cdrcmple>
   883c4:	bf34      	ite	cc
   883c6:	2001      	movcc	r0, #1
   883c8:	2000      	movcs	r0, #0
   883ca:	f85d fb08 	ldr.w	pc, [sp], #8
   883ce:	bf00      	nop

000883d0 <__aeabi_d2uiz>:
   883d0:	004a      	lsls	r2, r1, #1
   883d2:	d211      	bcs.n	883f8 <__aeabi_d2uiz+0x28>
   883d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   883d8:	d211      	bcs.n	883fe <__aeabi_d2uiz+0x2e>
   883da:	d50d      	bpl.n	883f8 <__aeabi_d2uiz+0x28>
   883dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   883e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   883e4:	d40e      	bmi.n	88404 <__aeabi_d2uiz+0x34>
   883e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   883ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   883ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   883f2:	fa23 f002 	lsr.w	r0, r3, r2
   883f6:	4770      	bx	lr
   883f8:	f04f 0000 	mov.w	r0, #0
   883fc:	4770      	bx	lr
   883fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   88402:	d102      	bne.n	8840a <__aeabi_d2uiz+0x3a>
   88404:	f04f 30ff 	mov.w	r0, #4294967295
   88408:	4770      	bx	lr
   8840a:	f04f 0000 	mov.w	r0, #0
   8840e:	4770      	bx	lr

00088410 <__aeabi_d2f>:
   88410:	ea4f 0241 	mov.w	r2, r1, lsl #1
   88414:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   88418:	bf24      	itt	cs
   8841a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   8841e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   88422:	d90d      	bls.n	88440 <__aeabi_d2f+0x30>
   88424:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   88428:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   8842c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   88430:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   88434:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   88438:	bf08      	it	eq
   8843a:	f020 0001 	biceq.w	r0, r0, #1
   8843e:	4770      	bx	lr
   88440:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   88444:	d121      	bne.n	8848a <__aeabi_d2f+0x7a>
   88446:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   8844a:	bfbc      	itt	lt
   8844c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   88450:	4770      	bxlt	lr
   88452:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   88456:	ea4f 5252 	mov.w	r2, r2, lsr #21
   8845a:	f1c2 0218 	rsb	r2, r2, #24
   8845e:	f1c2 0c20 	rsb	ip, r2, #32
   88462:	fa10 f30c 	lsls.w	r3, r0, ip
   88466:	fa20 f002 	lsr.w	r0, r0, r2
   8846a:	bf18      	it	ne
   8846c:	f040 0001 	orrne.w	r0, r0, #1
   88470:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   88474:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   88478:	fa03 fc0c 	lsl.w	ip, r3, ip
   8847c:	ea40 000c 	orr.w	r0, r0, ip
   88480:	fa23 f302 	lsr.w	r3, r3, r2
   88484:	ea4f 0343 	mov.w	r3, r3, lsl #1
   88488:	e7cc      	b.n	88424 <__aeabi_d2f+0x14>
   8848a:	ea7f 5362 	mvns.w	r3, r2, asr #21
   8848e:	d107      	bne.n	884a0 <__aeabi_d2f+0x90>
   88490:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   88494:	bf1e      	ittt	ne
   88496:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   8849a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   8849e:	4770      	bxne	lr
   884a0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   884a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   884a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   884ac:	4770      	bx	lr
   884ae:	bf00      	nop

000884b0 <__aeabi_uldivmod>:
   884b0:	b94b      	cbnz	r3, 884c6 <__aeabi_uldivmod+0x16>
   884b2:	b942      	cbnz	r2, 884c6 <__aeabi_uldivmod+0x16>
   884b4:	2900      	cmp	r1, #0
   884b6:	bf08      	it	eq
   884b8:	2800      	cmpeq	r0, #0
   884ba:	d002      	beq.n	884c2 <__aeabi_uldivmod+0x12>
   884bc:	f04f 31ff 	mov.w	r1, #4294967295
   884c0:	4608      	mov	r0, r1
   884c2:	f000 b83b 	b.w	8853c <__aeabi_idiv0>
   884c6:	b082      	sub	sp, #8
   884c8:	46ec      	mov	ip, sp
   884ca:	e92d 5000 	stmdb	sp!, {ip, lr}
   884ce:	f000 f81d 	bl	8850c <__gnu_uldivmod_helper>
   884d2:	f8dd e004 	ldr.w	lr, [sp, #4]
   884d6:	b002      	add	sp, #8
   884d8:	bc0c      	pop	{r2, r3}
   884da:	4770      	bx	lr

000884dc <__gnu_ldivmod_helper>:
   884dc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   884e0:	9e08      	ldr	r6, [sp, #32]
   884e2:	4614      	mov	r4, r2
   884e4:	461d      	mov	r5, r3
   884e6:	4680      	mov	r8, r0
   884e8:	4689      	mov	r9, r1
   884ea:	f000 f829 	bl	88540 <__divdi3>
   884ee:	fb04 f301 	mul.w	r3, r4, r1
   884f2:	fba4 ab00 	umull	sl, fp, r4, r0
   884f6:	fb00 3205 	mla	r2, r0, r5, r3
   884fa:	4493      	add	fp, r2
   884fc:	ebb8 080a 	subs.w	r8, r8, sl
   88500:	eb69 090b 	sbc.w	r9, r9, fp
   88504:	e9c6 8900 	strd	r8, r9, [r6]
   88508:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0008850c <__gnu_uldivmod_helper>:
   8850c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   88510:	9e08      	ldr	r6, [sp, #32]
   88512:	4614      	mov	r4, r2
   88514:	461d      	mov	r5, r3
   88516:	4680      	mov	r8, r0
   88518:	4689      	mov	r9, r1
   8851a:	f000 f961 	bl	887e0 <__udivdi3>
   8851e:	fb00 f505 	mul.w	r5, r0, r5
   88522:	fba0 ab04 	umull	sl, fp, r0, r4
   88526:	fb04 5401 	mla	r4, r4, r1, r5
   8852a:	44a3      	add	fp, r4
   8852c:	ebb8 080a 	subs.w	r8, r8, sl
   88530:	eb69 090b 	sbc.w	r9, r9, fp
   88534:	e9c6 8900 	strd	r8, r9, [r6]
   88538:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0008853c <__aeabi_idiv0>:
   8853c:	4770      	bx	lr
   8853e:	bf00      	nop

00088540 <__divdi3>:
   88540:	2900      	cmp	r1, #0
   88542:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88546:	f2c0 80a1 	blt.w	8868c <__divdi3+0x14c>
   8854a:	2400      	movs	r4, #0
   8854c:	2b00      	cmp	r3, #0
   8854e:	f2c0 8098 	blt.w	88682 <__divdi3+0x142>
   88552:	4615      	mov	r5, r2
   88554:	4606      	mov	r6, r0
   88556:	460f      	mov	r7, r1
   88558:	2b00      	cmp	r3, #0
   8855a:	d13f      	bne.n	885dc <__divdi3+0x9c>
   8855c:	428a      	cmp	r2, r1
   8855e:	d958      	bls.n	88612 <__divdi3+0xd2>
   88560:	fab2 f382 	clz	r3, r2
   88564:	b14b      	cbz	r3, 8857a <__divdi3+0x3a>
   88566:	f1c3 0220 	rsb	r2, r3, #32
   8856a:	fa01 f703 	lsl.w	r7, r1, r3
   8856e:	fa20 f202 	lsr.w	r2, r0, r2
   88572:	409d      	lsls	r5, r3
   88574:	fa00 f603 	lsl.w	r6, r0, r3
   88578:	4317      	orrs	r7, r2
   8857a:	0c29      	lsrs	r1, r5, #16
   8857c:	fbb7 f2f1 	udiv	r2, r7, r1
   88580:	fb01 7712 	mls	r7, r1, r2, r7
   88584:	b2a8      	uxth	r0, r5
   88586:	fb00 f302 	mul.w	r3, r0, r2
   8858a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8858e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   88592:	42bb      	cmp	r3, r7
   88594:	d909      	bls.n	885aa <__divdi3+0x6a>
   88596:	197f      	adds	r7, r7, r5
   88598:	f102 3cff 	add.w	ip, r2, #4294967295
   8859c:	f080 8105 	bcs.w	887aa <__divdi3+0x26a>
   885a0:	42bb      	cmp	r3, r7
   885a2:	f240 8102 	bls.w	887aa <__divdi3+0x26a>
   885a6:	3a02      	subs	r2, #2
   885a8:	442f      	add	r7, r5
   885aa:	1aff      	subs	r7, r7, r3
   885ac:	fbb7 f3f1 	udiv	r3, r7, r1
   885b0:	fb01 7113 	mls	r1, r1, r3, r7
   885b4:	fb00 f003 	mul.w	r0, r0, r3
   885b8:	b2b6      	uxth	r6, r6
   885ba:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   885be:	4288      	cmp	r0, r1
   885c0:	d908      	bls.n	885d4 <__divdi3+0x94>
   885c2:	1949      	adds	r1, r1, r5
   885c4:	f103 37ff 	add.w	r7, r3, #4294967295
   885c8:	f080 80f1 	bcs.w	887ae <__divdi3+0x26e>
   885cc:	4288      	cmp	r0, r1
   885ce:	f240 80ee 	bls.w	887ae <__divdi3+0x26e>
   885d2:	3b02      	subs	r3, #2
   885d4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   885d8:	2300      	movs	r3, #0
   885da:	e003      	b.n	885e4 <__divdi3+0xa4>
   885dc:	428b      	cmp	r3, r1
   885de:	d90a      	bls.n	885f6 <__divdi3+0xb6>
   885e0:	2300      	movs	r3, #0
   885e2:	461a      	mov	r2, r3
   885e4:	4610      	mov	r0, r2
   885e6:	4619      	mov	r1, r3
   885e8:	b114      	cbz	r4, 885f0 <__divdi3+0xb0>
   885ea:	4240      	negs	r0, r0
   885ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   885f0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   885f4:	4770      	bx	lr
   885f6:	fab3 f883 	clz	r8, r3
   885fa:	f1b8 0f00 	cmp.w	r8, #0
   885fe:	f040 8088 	bne.w	88712 <__divdi3+0x1d2>
   88602:	428b      	cmp	r3, r1
   88604:	d302      	bcc.n	8860c <__divdi3+0xcc>
   88606:	4282      	cmp	r2, r0
   88608:	f200 80e2 	bhi.w	887d0 <__divdi3+0x290>
   8860c:	2300      	movs	r3, #0
   8860e:	2201      	movs	r2, #1
   88610:	e7e8      	b.n	885e4 <__divdi3+0xa4>
   88612:	b912      	cbnz	r2, 8861a <__divdi3+0xda>
   88614:	2301      	movs	r3, #1
   88616:	fbb3 f5f2 	udiv	r5, r3, r2
   8861a:	fab5 f285 	clz	r2, r5
   8861e:	2a00      	cmp	r2, #0
   88620:	d13a      	bne.n	88698 <__divdi3+0x158>
   88622:	1b7f      	subs	r7, r7, r5
   88624:	0c28      	lsrs	r0, r5, #16
   88626:	fa1f fc85 	uxth.w	ip, r5
   8862a:	2301      	movs	r3, #1
   8862c:	fbb7 f1f0 	udiv	r1, r7, r0
   88630:	fb00 7711 	mls	r7, r0, r1, r7
   88634:	fb0c f201 	mul.w	r2, ip, r1
   88638:	ea4f 4816 	mov.w	r8, r6, lsr #16
   8863c:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   88640:	42ba      	cmp	r2, r7
   88642:	d907      	bls.n	88654 <__divdi3+0x114>
   88644:	197f      	adds	r7, r7, r5
   88646:	f101 38ff 	add.w	r8, r1, #4294967295
   8864a:	d202      	bcs.n	88652 <__divdi3+0x112>
   8864c:	42ba      	cmp	r2, r7
   8864e:	f200 80c4 	bhi.w	887da <__divdi3+0x29a>
   88652:	4641      	mov	r1, r8
   88654:	1abf      	subs	r7, r7, r2
   88656:	fbb7 f2f0 	udiv	r2, r7, r0
   8865a:	fb00 7012 	mls	r0, r0, r2, r7
   8865e:	fb0c fc02 	mul.w	ip, ip, r2
   88662:	b2b6      	uxth	r6, r6
   88664:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   88668:	4584      	cmp	ip, r0
   8866a:	d907      	bls.n	8867c <__divdi3+0x13c>
   8866c:	1940      	adds	r0, r0, r5
   8866e:	f102 37ff 	add.w	r7, r2, #4294967295
   88672:	d202      	bcs.n	8867a <__divdi3+0x13a>
   88674:	4584      	cmp	ip, r0
   88676:	f200 80ae 	bhi.w	887d6 <__divdi3+0x296>
   8867a:	463a      	mov	r2, r7
   8867c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   88680:	e7b0      	b.n	885e4 <__divdi3+0xa4>
   88682:	43e4      	mvns	r4, r4
   88684:	4252      	negs	r2, r2
   88686:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8868a:	e762      	b.n	88552 <__divdi3+0x12>
   8868c:	4240      	negs	r0, r0
   8868e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   88692:	f04f 34ff 	mov.w	r4, #4294967295
   88696:	e759      	b.n	8854c <__divdi3+0xc>
   88698:	4095      	lsls	r5, r2
   8869a:	f1c2 0920 	rsb	r9, r2, #32
   8869e:	fa27 f109 	lsr.w	r1, r7, r9
   886a2:	fa26 f909 	lsr.w	r9, r6, r9
   886a6:	4097      	lsls	r7, r2
   886a8:	0c28      	lsrs	r0, r5, #16
   886aa:	fbb1 f8f0 	udiv	r8, r1, r0
   886ae:	fb00 1118 	mls	r1, r0, r8, r1
   886b2:	fa1f fc85 	uxth.w	ip, r5
   886b6:	fb0c f308 	mul.w	r3, ip, r8
   886ba:	ea49 0907 	orr.w	r9, r9, r7
   886be:	ea4f 4719 	mov.w	r7, r9, lsr #16
   886c2:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   886c6:	428b      	cmp	r3, r1
   886c8:	fa06 f602 	lsl.w	r6, r6, r2
   886cc:	d908      	bls.n	886e0 <__divdi3+0x1a0>
   886ce:	1949      	adds	r1, r1, r5
   886d0:	f108 32ff 	add.w	r2, r8, #4294967295
   886d4:	d27a      	bcs.n	887cc <__divdi3+0x28c>
   886d6:	428b      	cmp	r3, r1
   886d8:	d978      	bls.n	887cc <__divdi3+0x28c>
   886da:	f1a8 0802 	sub.w	r8, r8, #2
   886de:	4429      	add	r1, r5
   886e0:	1ac9      	subs	r1, r1, r3
   886e2:	fbb1 f3f0 	udiv	r3, r1, r0
   886e6:	fb00 1713 	mls	r7, r0, r3, r1
   886ea:	fb0c f203 	mul.w	r2, ip, r3
   886ee:	fa1f f989 	uxth.w	r9, r9
   886f2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   886f6:	42ba      	cmp	r2, r7
   886f8:	d907      	bls.n	8870a <__divdi3+0x1ca>
   886fa:	197f      	adds	r7, r7, r5
   886fc:	f103 31ff 	add.w	r1, r3, #4294967295
   88700:	d260      	bcs.n	887c4 <__divdi3+0x284>
   88702:	42ba      	cmp	r2, r7
   88704:	d95e      	bls.n	887c4 <__divdi3+0x284>
   88706:	3b02      	subs	r3, #2
   88708:	442f      	add	r7, r5
   8870a:	1abf      	subs	r7, r7, r2
   8870c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   88710:	e78c      	b.n	8862c <__divdi3+0xec>
   88712:	f1c8 0220 	rsb	r2, r8, #32
   88716:	fa25 f102 	lsr.w	r1, r5, r2
   8871a:	fa03 fc08 	lsl.w	ip, r3, r8
   8871e:	fa27 f302 	lsr.w	r3, r7, r2
   88722:	fa20 f202 	lsr.w	r2, r0, r2
   88726:	fa07 f708 	lsl.w	r7, r7, r8
   8872a:	ea41 0c0c 	orr.w	ip, r1, ip
   8872e:	ea4f 491c 	mov.w	r9, ip, lsr #16
   88732:	fbb3 f1f9 	udiv	r1, r3, r9
   88736:	fb09 3311 	mls	r3, r9, r1, r3
   8873a:	fa1f fa8c 	uxth.w	sl, ip
   8873e:	fb0a fb01 	mul.w	fp, sl, r1
   88742:	4317      	orrs	r7, r2
   88744:	0c3a      	lsrs	r2, r7, #16
   88746:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8874a:	459b      	cmp	fp, r3
   8874c:	fa05 f008 	lsl.w	r0, r5, r8
   88750:	d908      	bls.n	88764 <__divdi3+0x224>
   88752:	eb13 030c 	adds.w	r3, r3, ip
   88756:	f101 32ff 	add.w	r2, r1, #4294967295
   8875a:	d235      	bcs.n	887c8 <__divdi3+0x288>
   8875c:	459b      	cmp	fp, r3
   8875e:	d933      	bls.n	887c8 <__divdi3+0x288>
   88760:	3902      	subs	r1, #2
   88762:	4463      	add	r3, ip
   88764:	ebcb 0303 	rsb	r3, fp, r3
   88768:	fbb3 f2f9 	udiv	r2, r3, r9
   8876c:	fb09 3312 	mls	r3, r9, r2, r3
   88770:	fb0a fa02 	mul.w	sl, sl, r2
   88774:	b2bf      	uxth	r7, r7
   88776:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   8877a:	45ba      	cmp	sl, r7
   8877c:	d908      	bls.n	88790 <__divdi3+0x250>
   8877e:	eb17 070c 	adds.w	r7, r7, ip
   88782:	f102 33ff 	add.w	r3, r2, #4294967295
   88786:	d21b      	bcs.n	887c0 <__divdi3+0x280>
   88788:	45ba      	cmp	sl, r7
   8878a:	d919      	bls.n	887c0 <__divdi3+0x280>
   8878c:	3a02      	subs	r2, #2
   8878e:	4467      	add	r7, ip
   88790:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   88794:	fba5 0100 	umull	r0, r1, r5, r0
   88798:	ebca 0707 	rsb	r7, sl, r7
   8879c:	428f      	cmp	r7, r1
   8879e:	f04f 0300 	mov.w	r3, #0
   887a2:	d30a      	bcc.n	887ba <__divdi3+0x27a>
   887a4:	d005      	beq.n	887b2 <__divdi3+0x272>
   887a6:	462a      	mov	r2, r5
   887a8:	e71c      	b.n	885e4 <__divdi3+0xa4>
   887aa:	4662      	mov	r2, ip
   887ac:	e6fd      	b.n	885aa <__divdi3+0x6a>
   887ae:	463b      	mov	r3, r7
   887b0:	e710      	b.n	885d4 <__divdi3+0x94>
   887b2:	fa06 f608 	lsl.w	r6, r6, r8
   887b6:	4286      	cmp	r6, r0
   887b8:	d2f5      	bcs.n	887a6 <__divdi3+0x266>
   887ba:	1e6a      	subs	r2, r5, #1
   887bc:	2300      	movs	r3, #0
   887be:	e711      	b.n	885e4 <__divdi3+0xa4>
   887c0:	461a      	mov	r2, r3
   887c2:	e7e5      	b.n	88790 <__divdi3+0x250>
   887c4:	460b      	mov	r3, r1
   887c6:	e7a0      	b.n	8870a <__divdi3+0x1ca>
   887c8:	4611      	mov	r1, r2
   887ca:	e7cb      	b.n	88764 <__divdi3+0x224>
   887cc:	4690      	mov	r8, r2
   887ce:	e787      	b.n	886e0 <__divdi3+0x1a0>
   887d0:	4643      	mov	r3, r8
   887d2:	4642      	mov	r2, r8
   887d4:	e706      	b.n	885e4 <__divdi3+0xa4>
   887d6:	3a02      	subs	r2, #2
   887d8:	e750      	b.n	8867c <__divdi3+0x13c>
   887da:	3902      	subs	r1, #2
   887dc:	442f      	add	r7, r5
   887de:	e739      	b.n	88654 <__divdi3+0x114>

000887e0 <__udivdi3>:
   887e0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   887e4:	4614      	mov	r4, r2
   887e6:	4605      	mov	r5, r0
   887e8:	460e      	mov	r6, r1
   887ea:	2b00      	cmp	r3, #0
   887ec:	d143      	bne.n	88876 <__udivdi3+0x96>
   887ee:	428a      	cmp	r2, r1
   887f0:	d953      	bls.n	8889a <__udivdi3+0xba>
   887f2:	fab2 f782 	clz	r7, r2
   887f6:	b157      	cbz	r7, 8880e <__udivdi3+0x2e>
   887f8:	f1c7 0620 	rsb	r6, r7, #32
   887fc:	fa20 f606 	lsr.w	r6, r0, r6
   88800:	fa01 f307 	lsl.w	r3, r1, r7
   88804:	fa02 f407 	lsl.w	r4, r2, r7
   88808:	fa00 f507 	lsl.w	r5, r0, r7
   8880c:	431e      	orrs	r6, r3
   8880e:	0c21      	lsrs	r1, r4, #16
   88810:	fbb6 f2f1 	udiv	r2, r6, r1
   88814:	fb01 6612 	mls	r6, r1, r2, r6
   88818:	b2a0      	uxth	r0, r4
   8881a:	fb00 f302 	mul.w	r3, r0, r2
   8881e:	0c2f      	lsrs	r7, r5, #16
   88820:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   88824:	42b3      	cmp	r3, r6
   88826:	d909      	bls.n	8883c <__udivdi3+0x5c>
   88828:	1936      	adds	r6, r6, r4
   8882a:	f102 37ff 	add.w	r7, r2, #4294967295
   8882e:	f080 80fd 	bcs.w	88a2c <__udivdi3+0x24c>
   88832:	42b3      	cmp	r3, r6
   88834:	f240 80fa 	bls.w	88a2c <__udivdi3+0x24c>
   88838:	3a02      	subs	r2, #2
   8883a:	4426      	add	r6, r4
   8883c:	1af6      	subs	r6, r6, r3
   8883e:	fbb6 f3f1 	udiv	r3, r6, r1
   88842:	fb01 6113 	mls	r1, r1, r3, r6
   88846:	fb00 f003 	mul.w	r0, r0, r3
   8884a:	b2ad      	uxth	r5, r5
   8884c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   88850:	4288      	cmp	r0, r1
   88852:	d908      	bls.n	88866 <__udivdi3+0x86>
   88854:	1909      	adds	r1, r1, r4
   88856:	f103 36ff 	add.w	r6, r3, #4294967295
   8885a:	f080 80e9 	bcs.w	88a30 <__udivdi3+0x250>
   8885e:	4288      	cmp	r0, r1
   88860:	f240 80e6 	bls.w	88a30 <__udivdi3+0x250>
   88864:	3b02      	subs	r3, #2
   88866:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8886a:	2300      	movs	r3, #0
   8886c:	4610      	mov	r0, r2
   8886e:	4619      	mov	r1, r3
   88870:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88874:	4770      	bx	lr
   88876:	428b      	cmp	r3, r1
   88878:	d84c      	bhi.n	88914 <__udivdi3+0x134>
   8887a:	fab3 f683 	clz	r6, r3
   8887e:	2e00      	cmp	r6, #0
   88880:	d14f      	bne.n	88922 <__udivdi3+0x142>
   88882:	428b      	cmp	r3, r1
   88884:	d302      	bcc.n	8888c <__udivdi3+0xac>
   88886:	4282      	cmp	r2, r0
   88888:	f200 80dd 	bhi.w	88a46 <__udivdi3+0x266>
   8888c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88890:	2300      	movs	r3, #0
   88892:	2201      	movs	r2, #1
   88894:	4610      	mov	r0, r2
   88896:	4619      	mov	r1, r3
   88898:	4770      	bx	lr
   8889a:	b912      	cbnz	r2, 888a2 <__udivdi3+0xc2>
   8889c:	2401      	movs	r4, #1
   8889e:	fbb4 f4f2 	udiv	r4, r4, r2
   888a2:	fab4 f284 	clz	r2, r4
   888a6:	2a00      	cmp	r2, #0
   888a8:	f040 8082 	bne.w	889b0 <__udivdi3+0x1d0>
   888ac:	1b09      	subs	r1, r1, r4
   888ae:	0c26      	lsrs	r6, r4, #16
   888b0:	b2a7      	uxth	r7, r4
   888b2:	2301      	movs	r3, #1
   888b4:	fbb1 f0f6 	udiv	r0, r1, r6
   888b8:	fb06 1110 	mls	r1, r6, r0, r1
   888bc:	fb07 f200 	mul.w	r2, r7, r0
   888c0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   888c4:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   888c8:	428a      	cmp	r2, r1
   888ca:	d907      	bls.n	888dc <__udivdi3+0xfc>
   888cc:	1909      	adds	r1, r1, r4
   888ce:	f100 3cff 	add.w	ip, r0, #4294967295
   888d2:	d202      	bcs.n	888da <__udivdi3+0xfa>
   888d4:	428a      	cmp	r2, r1
   888d6:	f200 80c8 	bhi.w	88a6a <__udivdi3+0x28a>
   888da:	4660      	mov	r0, ip
   888dc:	1a89      	subs	r1, r1, r2
   888de:	fbb1 f2f6 	udiv	r2, r1, r6
   888e2:	fb06 1112 	mls	r1, r6, r2, r1
   888e6:	fb07 f702 	mul.w	r7, r7, r2
   888ea:	b2ad      	uxth	r5, r5
   888ec:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   888f0:	42af      	cmp	r7, r5
   888f2:	d908      	bls.n	88906 <__udivdi3+0x126>
   888f4:	192c      	adds	r4, r5, r4
   888f6:	f102 31ff 	add.w	r1, r2, #4294967295
   888fa:	f080 809b 	bcs.w	88a34 <__udivdi3+0x254>
   888fe:	42a7      	cmp	r7, r4
   88900:	f240 8098 	bls.w	88a34 <__udivdi3+0x254>
   88904:	3a02      	subs	r2, #2
   88906:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   8890a:	4610      	mov	r0, r2
   8890c:	4619      	mov	r1, r3
   8890e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88912:	4770      	bx	lr
   88914:	2300      	movs	r3, #0
   88916:	461a      	mov	r2, r3
   88918:	4610      	mov	r0, r2
   8891a:	4619      	mov	r1, r3
   8891c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88920:	4770      	bx	lr
   88922:	f1c6 0520 	rsb	r5, r6, #32
   88926:	fa22 f705 	lsr.w	r7, r2, r5
   8892a:	fa03 f406 	lsl.w	r4, r3, r6
   8892e:	fa21 f305 	lsr.w	r3, r1, r5
   88932:	fa01 fb06 	lsl.w	fp, r1, r6
   88936:	fa20 f505 	lsr.w	r5, r0, r5
   8893a:	433c      	orrs	r4, r7
   8893c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   88940:	fbb3 fcf8 	udiv	ip, r3, r8
   88944:	fb08 331c 	mls	r3, r8, ip, r3
   88948:	fa1f f984 	uxth.w	r9, r4
   8894c:	fb09 fa0c 	mul.w	sl, r9, ip
   88950:	ea45 0b0b 	orr.w	fp, r5, fp
   88954:	ea4f 451b 	mov.w	r5, fp, lsr #16
   88958:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   8895c:	459a      	cmp	sl, r3
   8895e:	fa02 f206 	lsl.w	r2, r2, r6
   88962:	d904      	bls.n	8896e <__udivdi3+0x18e>
   88964:	191b      	adds	r3, r3, r4
   88966:	f10c 35ff 	add.w	r5, ip, #4294967295
   8896a:	d36f      	bcc.n	88a4c <__udivdi3+0x26c>
   8896c:	46ac      	mov	ip, r5
   8896e:	ebca 0303 	rsb	r3, sl, r3
   88972:	fbb3 f5f8 	udiv	r5, r3, r8
   88976:	fb08 3315 	mls	r3, r8, r5, r3
   8897a:	fb09 f905 	mul.w	r9, r9, r5
   8897e:	fa1f fb8b 	uxth.w	fp, fp
   88982:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   88986:	45b9      	cmp	r9, r7
   88988:	d904      	bls.n	88994 <__udivdi3+0x1b4>
   8898a:	193f      	adds	r7, r7, r4
   8898c:	f105 33ff 	add.w	r3, r5, #4294967295
   88990:	d362      	bcc.n	88a58 <__udivdi3+0x278>
   88992:	461d      	mov	r5, r3
   88994:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   88998:	fbac 2302 	umull	r2, r3, ip, r2
   8899c:	ebc9 0707 	rsb	r7, r9, r7
   889a0:	429f      	cmp	r7, r3
   889a2:	f04f 0500 	mov.w	r5, #0
   889a6:	d34a      	bcc.n	88a3e <__udivdi3+0x25e>
   889a8:	d046      	beq.n	88a38 <__udivdi3+0x258>
   889aa:	4662      	mov	r2, ip
   889ac:	462b      	mov	r3, r5
   889ae:	e75d      	b.n	8886c <__udivdi3+0x8c>
   889b0:	4094      	lsls	r4, r2
   889b2:	f1c2 0920 	rsb	r9, r2, #32
   889b6:	fa21 fc09 	lsr.w	ip, r1, r9
   889ba:	4091      	lsls	r1, r2
   889bc:	fa20 f909 	lsr.w	r9, r0, r9
   889c0:	0c26      	lsrs	r6, r4, #16
   889c2:	fbbc f8f6 	udiv	r8, ip, r6
   889c6:	fb06 cc18 	mls	ip, r6, r8, ip
   889ca:	b2a7      	uxth	r7, r4
   889cc:	fb07 f308 	mul.w	r3, r7, r8
   889d0:	ea49 0901 	orr.w	r9, r9, r1
   889d4:	ea4f 4119 	mov.w	r1, r9, lsr #16
   889d8:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   889dc:	4563      	cmp	r3, ip
   889de:	fa00 f502 	lsl.w	r5, r0, r2
   889e2:	d909      	bls.n	889f8 <__udivdi3+0x218>
   889e4:	eb1c 0c04 	adds.w	ip, ip, r4
   889e8:	f108 32ff 	add.w	r2, r8, #4294967295
   889ec:	d23b      	bcs.n	88a66 <__udivdi3+0x286>
   889ee:	4563      	cmp	r3, ip
   889f0:	d939      	bls.n	88a66 <__udivdi3+0x286>
   889f2:	f1a8 0802 	sub.w	r8, r8, #2
   889f6:	44a4      	add	ip, r4
   889f8:	ebc3 0c0c 	rsb	ip, r3, ip
   889fc:	fbbc f3f6 	udiv	r3, ip, r6
   88a00:	fb06 c113 	mls	r1, r6, r3, ip
   88a04:	fb07 f203 	mul.w	r2, r7, r3
   88a08:	fa1f f989 	uxth.w	r9, r9
   88a0c:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   88a10:	428a      	cmp	r2, r1
   88a12:	d907      	bls.n	88a24 <__udivdi3+0x244>
   88a14:	1909      	adds	r1, r1, r4
   88a16:	f103 30ff 	add.w	r0, r3, #4294967295
   88a1a:	d222      	bcs.n	88a62 <__udivdi3+0x282>
   88a1c:	428a      	cmp	r2, r1
   88a1e:	d920      	bls.n	88a62 <__udivdi3+0x282>
   88a20:	3b02      	subs	r3, #2
   88a22:	4421      	add	r1, r4
   88a24:	1a89      	subs	r1, r1, r2
   88a26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   88a2a:	e743      	b.n	888b4 <__udivdi3+0xd4>
   88a2c:	463a      	mov	r2, r7
   88a2e:	e705      	b.n	8883c <__udivdi3+0x5c>
   88a30:	4633      	mov	r3, r6
   88a32:	e718      	b.n	88866 <__udivdi3+0x86>
   88a34:	460a      	mov	r2, r1
   88a36:	e766      	b.n	88906 <__udivdi3+0x126>
   88a38:	40b0      	lsls	r0, r6
   88a3a:	4290      	cmp	r0, r2
   88a3c:	d2b5      	bcs.n	889aa <__udivdi3+0x1ca>
   88a3e:	f10c 32ff 	add.w	r2, ip, #4294967295
   88a42:	2300      	movs	r3, #0
   88a44:	e712      	b.n	8886c <__udivdi3+0x8c>
   88a46:	4633      	mov	r3, r6
   88a48:	4632      	mov	r2, r6
   88a4a:	e70f      	b.n	8886c <__udivdi3+0x8c>
   88a4c:	459a      	cmp	sl, r3
   88a4e:	d98d      	bls.n	8896c <__udivdi3+0x18c>
   88a50:	f1ac 0c02 	sub.w	ip, ip, #2
   88a54:	4423      	add	r3, r4
   88a56:	e78a      	b.n	8896e <__udivdi3+0x18e>
   88a58:	45b9      	cmp	r9, r7
   88a5a:	d99a      	bls.n	88992 <__udivdi3+0x1b2>
   88a5c:	3d02      	subs	r5, #2
   88a5e:	4427      	add	r7, r4
   88a60:	e798      	b.n	88994 <__udivdi3+0x1b4>
   88a62:	4603      	mov	r3, r0
   88a64:	e7de      	b.n	88a24 <__udivdi3+0x244>
   88a66:	4690      	mov	r8, r2
   88a68:	e7c6      	b.n	889f8 <__udivdi3+0x218>
   88a6a:	3802      	subs	r0, #2
   88a6c:	4421      	add	r1, r4
   88a6e:	e735      	b.n	888dc <__udivdi3+0xfc>
   88a70:	00007325 	.word	0x00007325
   88a74:	000a6425 	.word	0x000a6425
   88a78:	09097325 	.word	0x09097325
   88a7c:	25096325 	.word	0x25096325
   88a80:	75250975 	.word	0x75250975
   88a84:	0d752509 	.word	0x0d752509
   88a88:	0000000a 	.word	0x0000000a
   88a8c:	454c4449 	.word	0x454c4449
   88a90:	00000000 	.word	0x00000000
   88a94:	00000a0d 	.word	0x00000a0d
   88a98:	20726d54 	.word	0x20726d54
   88a9c:	00637653 	.word	0x00637653
   88aa0:	00000001 	.word	0x00000001
   88aa4:	00000002 	.word	0x00000002
   88aa8:	00000004 	.word	0x00000004
   88aac:	00000008 	.word	0x00000008
   88ab0:	00000010 	.word	0x00000010
   88ab4:	00000020 	.word	0x00000020
   88ab8:	00000040 	.word	0x00000040
   88abc:	00000080 	.word	0x00000080
   88ac0:	00000100 	.word	0x00000100
   88ac4:	00000200 	.word	0x00000200
   88ac8:	00000400 	.word	0x00000400
   88acc:	6b736174 	.word	0x6b736174
   88ad0:	75646f4d 	.word	0x75646f4d
   88ad4:	6574616c 	.word	0x6574616c
   88ad8:	00000000 	.word	0x00000000
   88adc:	6c696146 	.word	0x6c696146
   88ae0:	74206465 	.word	0x74206465
   88ae4:	7263206f 	.word	0x7263206f
   88ae8:	65746165 	.word	0x65746165
   88aec:	73617420 	.word	0x73617420
   88af0:	646f4d6b 	.word	0x646f4d6b
   88af4:	74616c75 	.word	0x74616c75
   88af8:	00000a65 	.word	0x00000a65
   88afc:	6b736174 	.word	0x6b736174
   88b00:	646e6553 	.word	0x646e6553
   88b04:	614d6f54 	.word	0x614d6f54
   88b08:	62616c74 	.word	0x62616c74
   88b0c:	00000000 	.word	0x00000000
   88b10:	6c696146 	.word	0x6c696146
   88b14:	74206465 	.word	0x74206465
   88b18:	7263206f 	.word	0x7263206f
   88b1c:	65746165 	.word	0x65746165
   88b20:	73617420 	.word	0x73617420
   88b24:	6e65536b 	.word	0x6e65536b
   88b28:	4d6f5464 	.word	0x4d6f5464
   88b2c:	616c7461 	.word	0x616c7461
   88b30:	00000a62 	.word	0x00000a62

00088b34 <_global_impure_ptr>:
   88b34:	20070018 00000043 00000000              ... C.......

00088b40 <fpi.5258>:
   88b40:	00000035 fffffbce 000003cb 00000001     5...............
   88b50:	00000000                                ....

00088b54 <fpinan.5294>:
   88b54:	00000034 fffffbce 000003cb 00000001     4...............
   88b64:	00000000                                ....

00088b68 <tinytens>:
   88b68:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   88b78:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   88b88:	64ac6f43 11680628 6900666e 7974696e     Co.d(.h.nf.inity
   88b98:	006e6100                                .an.

00088b9c <blanks.6701>:
   88b9c:	20202020 20202020 20202020 20202020                     

00088bac <zeroes.6702>:
   88bac:	30303030 30303030 30303030 30303030     0000000000000000
   88bbc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   88bcc:	32313000 36353433 61393837 65646362     .0123456789abcde
   88bdc:	000a0066                                         f.

00088bde <basefix.6168>:
   88bde:	0001000a 00030002 00050004 00070006     ................
   88bee:	00090008 000b000a 000d000c 000f000e     ................
   88bfe:	20000010                                         ..

00088c00 <_ctype_>:
   88c00:	20202000 20202020 28282020 20282828     .         ((((( 
   88c10:	20202020 20202020 20202020 20202020                     
   88c20:	10108820 10101010 10101010 10101010      ...............
   88c30:	04040410 04040404 10040404 10101010     ................
   88c40:	41411010 41414141 01010101 01010101     ..AAAAAA........
   88c50:	01010101 01010101 01010101 10101010     ................
   88c60:	42421010 42424242 02020202 02020202     ..BBBBBB........
   88c70:	02020202 02020202 02020202 10101010     ................
   88c80:	00000020 00000000 00000000 00000000      ...............
	...
   88d00:	534f5000 2e005849 00000000 00000000     .POSIX..........

00088d10 <p05.5289>:
   88d10:	00000005 00000019 0000007d 00000000     ........}.......

00088d20 <__mprec_tens>:
   88d20:	00000000 3ff00000 00000000 40240000     .......?......$@
   88d30:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   88d40:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   88d50:	00000000 412e8480 00000000 416312d0     .......A......cA
   88d60:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   88d70:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   88d80:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   88d90:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   88da0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   88db0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   88dc0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   88dd0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   88de0:	79d99db4 44ea7843                       ...yCx.D

00088de8 <__mprec_tinytens>:
   88de8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   88df8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   88e08:	64ac6f43 0ac80628                       Co.d(...

00088e10 <__mprec_bigtens>:
   88e10:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   88e20:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   88e30:	7f73bf3c 75154fdd                       <.s..O.u

00088e38 <_init>:
   88e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88e3a:	bf00      	nop
   88e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   88e3e:	bc08      	pop	{r3}
   88e40:	469e      	mov	lr, r3
   88e42:	4770      	bx	lr

00088e44 <__init_array_start>:
   88e44:	000854e1 	.word	0x000854e1

00088e48 <__frame_dummy_init_array_entry>:
   88e48:	0008016d                                m...

00088e4c <_fini>:
   88e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88e4e:	bf00      	nop
   88e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
   88e52:	bc08      	pop	{r3}
   88e54:	469e      	mov	lr, r3
   88e56:	4770      	bx	lr

00088e58 <__fini_array_start>:
   88e58:	00080145 	.word	0x00080145
