[submodule "verilog/rtl/hack_soc"]
	path = verilog/rtl/hack_soc
	url = git@github.com:mbalestrini/hack_soc.git
