=====
SETUP
-7.579
8.579
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n294_s7
7.313
7.883
SPI_MCP3202/n295_s5
7.886
8.435
SPI_MCP3202/r_DATA_6_s0
8.579
=====
SETUP
-7.529
8.528
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n294_s7
7.313
7.883
SPI_MCP3202/n294_s5
8.057
8.384
SPI_MCP3202/r_DATA_7_s0
8.528
=====
SETUP
-7.382
8.382
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n293_s5
7.689
8.238
SPI_MCP3202/r_DATA_8_s0
8.382
=====
SETUP
-7.057
8.057
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n298_s5
7.159
7.729
SPI_MCP3202/r_DATA_3_s0
8.057
=====
SETUP
-7.057
8.057
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n297_s5
7.159
7.729
SPI_MCP3202/r_DATA_4_s0
8.057
=====
SETUP
-7.013
8.013
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.497
SPI_MCP3202/n290_s6
6.753
7.124
SPI_MCP3202/n291_s5
7.299
7.869
SPI_MCP3202/r_DATA_10_s0
8.013
=====
SETUP
-6.974
7.974
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n299_s5
7.319
7.646
SPI_MCP3202/r_DATA_2_s0
7.974
=====
SETUP
-6.974
7.974
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n296_s5
7.319
7.646
SPI_MCP3202/r_DATA_5_s0
7.974
=====
SETUP
-6.873
7.873
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.512
SPI_MCP3202/n292_s7
6.516
6.887
SPI_MCP3202/n292_s5
7.159
7.729
SPI_MCP3202/r_DATA_9_s0
7.873
=====
SETUP
-6.740
7.740
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.497
SPI_MCP3202/n257_s7
6.903
7.274
SPI_MCP3202/n257_s5
7.278
7.740
SPI_MCP3202/r_MOSI_s1
7.740
=====
SETUP
-6.739
7.739
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
5.942
6.497
SPI_MCP3202/n290_s6
6.753
7.124
SPI_MCP3202/n290_s5
7.133
7.595
SPI_MCP3202/r_DATA_11_s0
7.739
=====
SETUP
-6.660
7.660
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n302_s8
6.190
6.760
SPI_MCP3202/n302_s5
6.762
7.332
SPI_MCP3202/r_DV_s1
7.660
=====
SETUP
-6.590
7.590
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s15
5.605
6.154
SPI_MCP3202/n257_s6
6.156
6.609
SPI_MCP3202/n304_s6
7.020
7.590
SPI_MCP3202/r_STATE_0_s2
7.590
=====
SETUP
-6.590
7.590
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s15
5.605
6.154
SPI_MCP3202/n257_s6
6.156
6.609
SPI_MCP3202/n303_s6
7.020
7.590
SPI_MCP3202/r_STATE_1_s1
7.590
=====
SETUP
-6.414
7.414
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s15
5.605
6.154
SPI_MCP3202/n257_s6
6.156
6.609
SPI_MCP3202/r_CS_s14
6.865
7.414
SPI_MCP3202/r_CS_s10
7.414
=====
SETUP
-5.995
6.995
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_0_s3
6.446
6.995
SPI_MCP3202/sample_counter_0_s1
6.995
=====
SETUP
-5.963
6.963
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_3_s0
6.963
=====
SETUP
-5.963
6.963
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_4_s0
6.963
=====
SETUP
-5.963
6.963
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_5_s0
6.963
=====
SETUP
-5.963
6.963
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_6_s0
6.963
=====
SETUP
-5.850
6.850
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/r_STATE_1_s5
5.688
6.150
SPI_MCP3202/r_STATE_1_s3
6.151
6.700
SPI_MCP3202/r_STATE_0_s2
6.850
=====
SETUP
-5.850
6.850
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/r_STATE_1_s5
5.688
6.150
SPI_MCP3202/r_STATE_1_s3
6.151
6.700
SPI_MCP3202/r_STATE_1_s1
6.850
=====
SETUP
-5.637
6.637
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_11_s0
6.637
=====
SETUP
-5.637
6.637
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_7_s0
6.637
=====
SETUP
-5.637
6.637
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
5.699
6.269
SPI_MCP3202/sample_counter_8_s0
6.637
=====
HOLD
-0.848
0.975
1.823
vram/data_5_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_5_s0
0.509
0.853
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
0.975
=====
HOLD
-0.837
0.749
1.585
cswn_sdram_r_s0
0.184
0.386
cs_latch_0_s0
0.749
=====
HOLD
-0.822
1.001
1.823
vram/data_6_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_6_s0
0.506
0.741
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.001
=====
HOLD
-0.736
0.850
1.585
csrn_sdram_r_s0
0.184
0.385
n194_s1
0.506
0.850
CpuReq_s0
0.850
=====
HOLD
-0.705
0.880
1.585
cswn_sdram_r_s0
0.184
0.385
n195_s1
0.516
0.880
CpuWrt_s0
0.880
=====
HOLD
-0.704
1.119
1.823
vram/data_4_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0
0.509
0.853
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.119
=====
HOLD
-0.683
1.141
1.823
vram/data_3_s0
0.184
0.386
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_3_s0
0.511
0.875
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.141
=====
HOLD
-0.679
1.144
1.823
vram/data_7_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0
0.509
0.873
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.144
=====
HOLD
-0.679
1.144
1.823
vram/data_1_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_1_s0
0.509
0.873
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.144
=====
HOLD
-0.671
0.234
0.906
n385_s0
0.002
0.234
clk_grom_s0
0.234
=====
HOLD
-0.613
0.292
0.906
n358_s1
0.002
0.292
clk_cpu_s0
0.292
=====
HOLD
-0.577
1.008
1.585
csrn_sdram_r_s0
0.184
0.385
cs_latch_1_s0
1.008
=====
HOLD
-0.559
1.264
1.823
vram/data_2_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_2_s0
0.509
0.893
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.264
=====
HOLD
-0.541
1.282
1.823
vram/data_0_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_0_s0
0.509
0.900
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.282
=====
HOLD
-0.472
1.113
1.585
cswn_sdram_r_s0
0.184
0.386
io_state_r_s6
0.514
0.746
CpuDbo_7_s4
0.749
1.113
io_state_r_s5
1.113
=====
HOLD
-0.049
1.536
1.584
clk_125_ibuf
0.000
0.675
sample_6_s0
0.986
1.187
audio_sample_word0[1]_6_s0
1.536
=====
HOLD
-0.049
1.536
1.584
clk_125_ibuf
0.000
0.675
sample_11_s0
0.986
1.187
audio_sample_word0[1]_11_s0
1.536
=====
HOLD
-0.049
1.536
1.584
clk_125_ibuf
0.000
0.675
sample_13_s0
0.986
1.187
audio_sample_word0[1]_13_s0
1.536
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_5_s0
0.986
1.187
audio_sample_word0[1]_5_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_8_s0
0.986
1.187
audio_sample_word0[1]_8_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_10_s0
0.986
1.187
audio_sample_word0[1]_10_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_12_s0
0.986
1.187
audio_sample_word0[1]_12_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
sample_14_s0
0.986
1.187
audio_sample_word0[1]_14_s0
1.541
=====
HOLD
0.035
1.620
1.585
vram/u_sdram/rst_done_s0
0.184
0.386
hdmi_pal/true_hdmi_output.packet_assembler/n580_s2
1.118
1.353
hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_0_s1
1.620
=====
HOLD
0.035
1.620
1.585
vram/u_sdram/rst_done_s0
0.184
0.386
hdmi_pal/true_hdmi_output.packet_assembler/n580_s2
1.118
1.353
hdmi_pal/true_hdmi_output.packet_assembler/parity[4]_1_s1
1.620
