<div align="center">

<img src="assets/logo.png" alt="ConHGNN-SUM Logo" width="400"/>

# MatrixForge: VHDL Matrix Multiplication Coprocessor

</div>

<div align="center">

![VHDL](https://img.shields.io/badge/VHDL-Hardware%20Design-blue)
![License](https://img.shields.io/badge/License-MIT-green)
![Status](https://img.shields.io/badge/Status-Complete-success)
![MatrixForge](https://img.shields.io/badge/MatrixForge-3x3%20Coprocessor-orange)

*MatrixForge: A high-performance VHDL coprocessor designed for 3Ã—3 matrix multiplication operations using a column-by-column processing approach with integrated control and processing units.*

</div>

## ğŸ” Project Overview

MatrixForge is a specialized hardware coprocessor implemented in VHDL that performs matrix multiplication on two 3Ã—3 matrices. The system calculates the element-wise product of corresponding matrix positions column-by-column and accumulates the results to produce a single scalar output value.


### Mathematical Operation

MatrixForge computes the following operation:

```
Matrix A:          Matrix B:
[255, 200, 100]   [1,  0, -1]
[  5,  46, 180] Ã— [1,  0, -1] = -220
[100, 200, 300]   [1,  0, -1]
```

**Calculation:** `255Ã—1 + 5Ã—1 + 100Ã—1 + 200Ã—0 + 46Ã—0 + 200Ã—0 + 100Ã—(-1) + 180Ã—(-1) + 300Ã—(-1) = -220`

![Architecture Overview](assets/fig1.png)

## ğŸ—ï¸ System Architecture

MatrixForge consists of three main components working in synchronization:

### 1. Register File Unit (`RegisterFile.vhd`)
- **Data Registers**: Two 3Ã—3 integer arrays storing input matrices
- **Instruction Registers**: 15-element array of 16-bit instruction codes
- **Result Register**: Stores the final computation result

### 2. Processing Unit (`ProcessingUnit.vhd`)
- Performs multiply-accumulate operations
- Manages data flow between registers and ALU
- Handles result accumulation and output

### 3. Control Unit (`ControlUnit.vhd`)
- Finite State Machine (FSM) implementation
- Instruction fetch, decode, and execution control
- Generates control signals for all system components

![Control Flow](assets/fig2.png)

## ğŸ“‹ Instruction Set Architecture (ISA)

| Opcode | Instruction | Description |
|--------|-------------|-------------|
| `0x0001` | **LOAD** | Fetches operand from data registers to processing unit |
| `0x0002` | **MUL/ADD** | Multiplies loaded values and accumulates result |
| `0x0003` | **STORE** | Saves final result to destination register |

## ğŸ”§ Implementation Details

### Entity Interfaces

#### Coprocessor (Top-level)
```vhdl
entity Coprocessor is
    Port ( 
        clk : in STD_LOGIC;
        coprocessorResult : out INTEGER
    );
end Coprocessor;
```

#### RegisterFile
```vhdl
entity RegisterFile is
    Port ( 
        clk : in STD_LOGIC;
        pc : in INTEGER;
        i, j : in INTEGER;
        X_out, W_out : out INTEGER;
        instruction : out STD_LOGIC_VECTOR(15 downto 0);
        result : in INTEGER;
        readData, regRead, regWrite : in STD_LOGIC
    );
end RegisterFile;
```

#### ProcessingUnit
```vhdl
entity ProcessingUnit is
    Port ( 
        clk : in STD_LOGIC;
        X_in, W_in : in INTEGER;
        accout : out INTEGER;
        writeResult, loadData, aluEnable : in STD_LOGIC
    );
end ProcessingUnit;
```

#### ControlUnit
```vhdl
entity ControlUnit is
    Port ( 
        clk : in STD_LOGIC;
        pc : buffer INTEGER;
        i, j : buffer INTEGER;
        instruction : in STD_LOGIC_VECTOR(15 downto 0);
        readData, regRead, regWrite, aluEnable, writeResult, loadData : out STD_LOGIC
    );
end ControlUnit;
```

![System Integration](assets/fig3.png)

## ğŸš€ Getting Started

### Prerequisites
- **Xilinx ISE Design Suite** or compatible VHDL simulator
- Basic understanding of VHDL and digital design principles

### Project Structure
```
MatrixForge/
â”œâ”€â”€ Coprocessor.vhd              # Top-level module
â”œâ”€â”€ RegisterFile.vhd             # Memory and register management
â”œâ”€â”€ ProcessingUnit.vhd           # Arithmetic operations
â”œâ”€â”€ ControlUnit.vhd              # FSM control logic
â”œâ”€â”€ CoProcessor_TestBench.vhd    # Simulation testbench
â”œâ”€â”€ DigitalProject.xise          # Xilinx project file
â”œâ”€â”€ assets/                      # Documentation images
â”œâ”€â”€ ProjectDescription.pdf       # Original specifications
â””â”€â”€ Report.pdf                   # Detailed technical report
```

### Running the Simulation

1. **Open Project**: Load `DigitalProject.xise` in Xilinx ISE
2. **Synthesize**: Run synthesis on the `Coprocessor` entity
3. **Simulate**: Execute the `CoProcessor_TestBench` testbench
4. **Verify**: Check that `coprocessorResult` outputs `-220`

### Expected Output
```
Simulation Results:
- Signal: coprocessorResult
- Value: -220
- Status: PASS âœ…
```

## ğŸ“Š Performance Characteristics

- **Clock Frequency**: Synchronous operation with configurable clock
- **Latency**: ~10 clock cycles for complete matrix operation
- **Resource Utilization**: Optimized for FPGA implementation
- **Reset**: Asynchronous reset capability

## ğŸ”„ Operation Flow

1. **Initialization**: Load matrices into data registers
2. **Instruction Fetch**: Control unit reads instruction from program memory
3. **Decode**: Instruction decoded to determine operation type
4. **Execute**: Processing unit performs multiply-accumulate operations
5. **Store**: Final result written to output register

## ğŸ§ª Testing

MatrixForge includes a comprehensive testbench (`CoProcessor_TestBench.vhd`) that:
- Initializes the system with test matrices
- Provides clock stimulus
- Verifies correct output computation
- Reports simulation results

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ¤ Contributing

Contributions are welcome! Here's how you can help:

- ğŸ´ Fork the repository
- ğŸŒ¿ Create a feature branch (`git checkout -b feature/amazing-feature`)
- ğŸ’¾ Commit your changes (`git commit -m 'Add amazing feature'`)
- ğŸ“¤ Push to the branch (`git push origin feature/amazing-feature`)
- ğŸ”„ Open a Pull Request

## ğŸ“§ Contact

- ğŸ‘¤ Author: Erfan Nourbakhsh
- ğŸŒ Project Link: https://github.com/erfan-nourbakhsh/MatrixForge
- ğŸ“ Issues: Report bugs or request features
- ğŸ’¼ LinkedIn: [erfan-nourbakhsh](https://www.linkedin.com/in/erfan-nourbakhsh-221540197/)

---

<div align="center">

**ğŸ¯ Successfully computes 3Ã—3 matrix operations in hardware!**

<sub>MatrixForge - Built with â¤ï¸ for educational purposes in digital design and hardware programming</sub>

</div>

