#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023c48ce7220 .scope module, "test_control_signals" "test_control_signals" 2 1;
 .timescale 0 0;
v0000023c48d632c0_0 .net "address", 25 0, v0000023c48ce96f0_0;  1 drivers
v0000023c48d62820_0 .net "alu_control", 3 0, v0000023c48cea290_0;  1 drivers
v0000023c48d628c0_0 .net "alu_op", 3 0, v0000023c48cea330_0;  1 drivers
v0000023c48d37270_0 .net "alu_overflow", 0 0, v0000023c48c8f480_0;  1 drivers
v0000023c48d379f0_0 .net "alu_src", 0 0, v0000023c48c8f520_0;  1 drivers
v0000023c48d37310_0 .net "alu_zero", 0 0, v0000023c48c52a40_0;  1 drivers
v0000023c48d373b0_0 .net "branch", 0 0, v0000023c48c52ae0_0;  1 drivers
v0000023c48d37c70_0 .var "clk", 0 0;
v0000023c48d36b90_0 .net "current_state", 4 0, L_0000023c48ce86e0;  1 drivers
v0000023c48d37090_0 .var "div_zero", 0 0;
v0000023c48d374f0_0 .net "funct", 5 0, v0000023c48d62550_0;  1 drivers
v0000023c48d383f0_0 .net "immediate", 15 0, v0000023c48d625f0_0;  1 drivers
v0000023c48d38490_0 .var "instruction", 31 0;
v0000023c48d38170_0 .net "jump", 0 0, v0000023c48d63540_0;  1 drivers
v0000023c48d37630_0 .net "load_size_control", 1 0, v0000023c48d62960_0;  1 drivers
v0000023c48d37d10_0 .net "mem_read", 0 0, v0000023c48d62b40_0;  1 drivers
v0000023c48d38530_0 .net "mem_to_reg", 0 0, v0000023c48d630e0_0;  1 drivers
v0000023c48d37db0_0 .net "mem_write", 0 0, v0000023c48d63360_0;  1 drivers
v0000023c48d371d0_0 .net "opcode", 5 0, v0000023c48d62a00_0;  1 drivers
v0000023c48d37e50_0 .var "overflow", 0 0;
v0000023c48d37450_0 .net "pc_source", 1 0, v0000023c48d62aa0_0;  1 drivers
v0000023c48d36690_0 .net "pc_write", 0 0, v0000023c48d62be0_0;  1 drivers
v0000023c48d37590_0 .net "pc_write_cond", 0 0, v0000023c48d62c80_0;  1 drivers
v0000023c48d376d0_0 .net "rd", 4 0, v0000023c48d62f00_0;  1 drivers
v0000023c48d37130_0 .net "reg_dst", 0 0, v0000023c48d635e0_0;  1 drivers
v0000023c48d38350_0 .net "reg_write", 0 0, v0000023c48d63400_0;  1 drivers
v0000023c48d37770_0 .var "reset", 0 0;
v0000023c48d36730_0 .net "rs", 4 0, v0000023c48d62d20_0;  1 drivers
v0000023c48d37810_0 .net "rt", 4 0, v0000023c48d626e0_0;  1 drivers
v0000023c48d36af0_0 .net "shamt", 4 0, v0000023c48d62dc0_0;  1 drivers
v0000023c48d36eb0_0 .net "shift_amt_selector", 1 0, v0000023c48d62e60_0;  1 drivers
v0000023c48d37ef0_0 .net "store_size_control", 1 0, v0000023c48d63040_0;  1 drivers
v0000023c48d37950_0 .var "zero_flag", 0 0;
S_0000023c48ce7a10 .scope module, "uut" "control_unit" 2 27, 3 1 0, S_0000023c48ce7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /INPUT 1 "div_zero";
    .port_info 6 /OUTPUT 6 "opcode";
    .port_info 7 /OUTPUT 5 "rs";
    .port_info 8 /OUTPUT 5 "rt";
    .port_info 9 /OUTPUT 5 "rd";
    .port_info 10 /OUTPUT 5 "shamt";
    .port_info 11 /OUTPUT 6 "funct";
    .port_info 12 /OUTPUT 16 "immediate";
    .port_info 13 /OUTPUT 26 "address";
    .port_info 14 /OUTPUT 4 "alu_control";
    .port_info 15 /OUTPUT 1 "alu_zero";
    .port_info 16 /OUTPUT 1 "alu_overflow";
    .port_info 17 /OUTPUT 1 "reg_dst";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "branch";
    .port_info 20 /OUTPUT 1 "mem_read";
    .port_info 21 /OUTPUT 1 "mem_to_reg";
    .port_info 22 /OUTPUT 4 "alu_op";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 1 "alu_src";
    .port_info 25 /OUTPUT 1 "reg_write";
    .port_info 26 /OUTPUT 2 "load_size_control";
    .port_info 27 /OUTPUT 2 "store_size_control";
    .port_info 28 /OUTPUT 1 "pc_write";
    .port_info 29 /OUTPUT 1 "pc_write_cond";
    .port_info 30 /OUTPUT 2 "pc_source";
    .port_info 31 /OUTPUT 2 "shift_amt_selector";
    .port_info 32 /OUTPUT 5 "current_state";
P_0000023c48ceca10 .param/l "FUNCT_ADD" 0 3 129, C4<100000>;
P_0000023c48ceca48 .param/l "FUNCT_AND" 0 3 130, C4<100100>;
P_0000023c48ceca80 .param/l "FUNCT_DIV" 0 3 131, C4<011010>;
P_0000023c48cecab8 .param/l "FUNCT_JR" 0 3 133, C4<001000>;
P_0000023c48cecaf0 .param/l "FUNCT_MFHI" 0 3 134, C4<010000>;
P_0000023c48cecb28 .param/l "FUNCT_MFLO" 0 3 135, C4<010010>;
P_0000023c48cecb60 .param/l "FUNCT_MULT" 0 3 132, C4<011000>;
P_0000023c48cecb98 .param/l "FUNCT_SLL" 0 3 136, C4<000000>;
P_0000023c48cecbd0 .param/l "FUNCT_SLT" 0 3 137, C4<101010>;
P_0000023c48cecc08 .param/l "FUNCT_SRA" 0 3 138, C4<000011>;
P_0000023c48cecc40 .param/l "FUNCT_SUB" 0 3 139, C4<100010>;
P_0000023c48cecc78 .param/l "FUNCT_XCHG" 0 3 140, C4<000101>;
P_0000023c48ceccb0 .param/l "OP_ADDI" 0 3 116, C4<001000>;
P_0000023c48cecce8 .param/l "OP_BEQ" 0 3 117, C4<000100>;
P_0000023c48cecd20 .param/l "OP_BNE" 0 3 118, C4<000101>;
P_0000023c48cecd58 .param/l "OP_J" 0 3 125, C4<000010>;
P_0000023c48cecd90 .param/l "OP_JAL" 0 3 126, C4<000011>;
P_0000023c48cecdc8 .param/l "OP_LB" 0 3 120, C4<100000>;
P_0000023c48cece00 .param/l "OP_LUI" 0 3 121, C4<001111>;
P_0000023c48cece38 .param/l "OP_LW" 0 3 122, C4<100011>;
P_0000023c48cece70 .param/l "OP_SB" 0 3 123, C4<101000>;
P_0000023c48cecea8 .param/l "OP_SLLM" 0 3 119, C4<000001>;
P_0000023c48cecee0 .param/l "OP_SW" 0 3 124, C4<101011>;
P_0000023c48cecf18 .param/l "OP_TYPE_R" 0 3 115, C4<000000>;
P_0000023c48cecf50 .param/l "ST_ADD" 0 3 87, C4<00011>;
P_0000023c48cecf88 .param/l "ST_ADDI" 0 3 99, C4<01111>;
P_0000023c48cecfc0 .param/l "ST_AND" 0 3 88, C4<00100>;
P_0000023c48cecff8 .param/l "ST_BEQ" 0 3 100, C4<10000>;
P_0000023c48ced030 .param/l "ST_BNE" 0 3 101, C4<10001>;
P_0000023c48ced068 .param/l "ST_DECODE" 0 3 86, C4<00010>;
P_0000023c48ced0a0 .param/l "ST_DIV" 0 3 89, C4<00101>;
P_0000023c48ced0d8 .param/l "ST_DIV0" 0 3 112, C4<11100>;
P_0000023c48ced110 .param/l "ST_FETCH" 0 3 85, C4<00001>;
P_0000023c48ced148 .param/l "ST_J" 0 3 108, C4<11000>;
P_0000023c48ced180 .param/l "ST_JAL" 0 3 109, C4<11001>;
P_0000023c48ced1b8 .param/l "ST_JR" 0 3 91, C4<00111>;
P_0000023c48ced1f0 .param/l "ST_LB" 0 3 103, C4<10011>;
P_0000023c48ced228 .param/l "ST_LUI" 0 3 104, C4<10100>;
P_0000023c48ced260 .param/l "ST_LW" 0 3 105, C4<10101>;
P_0000023c48ced298 .param/l "ST_MFHI" 0 3 92, C4<01000>;
P_0000023c48ced2d0 .param/l "ST_MFLO" 0 3 93, C4<01001>;
P_0000023c48ced308 .param/l "ST_MULT" 0 3 90, C4<00110>;
P_0000023c48ced340 .param/l "ST_OPCODE404" 0 3 111, C4<11011>;
P_0000023c48ced378 .param/l "ST_OVERFLOW" 0 3 110, C4<11010>;
P_0000023c48ced3b0 .param/l "ST_RESET" 0 3 84, C4<00000>;
P_0000023c48ced3e8 .param/l "ST_SB" 0 3 106, C4<10110>;
P_0000023c48ced420 .param/l "ST_SLL" 0 3 94, C4<01010>;
P_0000023c48ced458 .param/l "ST_SLLM" 0 3 102, C4<10010>;
P_0000023c48ced490 .param/l "ST_SLT" 0 3 95, C4<01011>;
P_0000023c48ced4c8 .param/l "ST_SRA" 0 3 96, C4<01100>;
P_0000023c48ced500 .param/l "ST_SUB" 0 3 97, C4<01101>;
P_0000023c48ced538 .param/l "ST_SW" 0 3 107, C4<10111>;
P_0000023c48ced570 .param/l "ST_XCHG" 0 3 98, C4<01110>;
L_0000023c48ce86e0 .functor BUFZ 5, v0000023c48d62780_0, C4<00000>, C4<00000>, C4<00000>;
v0000023c48ce96f0_0 .var "address", 25 0;
v0000023c48cea290_0 .var "alu_control", 3 0;
v0000023c48cea330_0 .var "alu_op", 3 0;
v0000023c48c8f480_0 .var "alu_overflow", 0 0;
v0000023c48c8f520_0 .var "alu_src", 0 0;
v0000023c48c52a40_0 .var "alu_zero", 0 0;
v0000023c48c52ae0_0 .var "branch", 0 0;
v0000023c48ce73b0_0 .net "clk", 0 0, v0000023c48d37c70_0;  1 drivers
v0000023c48ce7450_0 .var "counter", 4 0;
v0000023c48d62410_0 .net "current_state", 4 0, L_0000023c48ce86e0;  alias, 1 drivers
v0000023c48d624b0_0 .net "div_zero", 0 0, v0000023c48d37090_0;  1 drivers
v0000023c48d62550_0 .var "funct", 5 0;
v0000023c48d625f0_0 .var "immediate", 15 0;
v0000023c48d634a0_0 .net "instruction", 31 0, v0000023c48d38490_0;  1 drivers
v0000023c48d63540_0 .var "jump", 0 0;
v0000023c48d62960_0 .var "load_size_control", 1 0;
v0000023c48d62b40_0 .var "mem_read", 0 0;
v0000023c48d630e0_0 .var "mem_to_reg", 0 0;
v0000023c48d63360_0 .var "mem_write", 0 0;
v0000023c48d62a00_0 .var "opcode", 5 0;
v0000023c48d63180_0 .net "overflow", 0 0, v0000023c48d37e50_0;  1 drivers
v0000023c48d62aa0_0 .var "pc_source", 1 0;
v0000023c48d62be0_0 .var "pc_write", 0 0;
v0000023c48d62c80_0 .var "pc_write_cond", 0 0;
v0000023c48d62f00_0 .var "rd", 4 0;
v0000023c48d635e0_0 .var "reg_dst", 0 0;
v0000023c48d63400_0 .var "reg_write", 0 0;
v0000023c48d62fa0_0 .net "reset", 0 0, v0000023c48d37770_0;  1 drivers
v0000023c48d62d20_0 .var "rs", 4 0;
v0000023c48d626e0_0 .var "rt", 4 0;
v0000023c48d62dc0_0 .var "shamt", 4 0;
v0000023c48d62e60_0 .var "shift_amt_selector", 1 0;
v0000023c48d62780_0 .var "state", 4 0;
v0000023c48d63040_0 .var "store_size_control", 1 0;
v0000023c48d63220_0 .net "zero_flag", 0 0, v0000023c48d37950_0;  1 drivers
E_0000023c48ce0090 .event posedge, v0000023c48ce73b0_0;
E_0000023c48cdfc90 .event anyedge, v0000023c48d634a0_0, v0000023c48cea330_0;
S_0000023c48ceddc0 .scope task, "decode_instruction" "decode_instruction" 3 248, 3 248 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.decode_instruction ;
    %load/vec4 v0000023c48d62a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.0 ;
    %load/vec4 v0000023c48d62550_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.14 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.15 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.16 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.17 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.18 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.19 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.20 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.21 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.22 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.23 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.24 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.25 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.13;
T_0.1 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.2 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.3 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.4 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.5 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.6 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.7 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %end;
S_0000023c48c8f160 .scope task, "handle_add_state" "handle_add_state" 3 285, 3 285 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_add_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %load/vec4 v0000023c48d63180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
T_1.29 ;
    %end;
S_0000023c48c8f2f0 .scope task, "handle_addi_state" "handle_addi_state" 3 395, 3 395 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_addi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %load/vec4 v0000023c48d63180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_2.31;
T_2.30 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
T_2.31 ;
    %end;
S_0000023c48c52720 .scope task, "handle_and_state" "handle_and_state" 3 295, 3 295 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_and_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48c528b0 .scope task, "handle_beq_state" "handle_beq_state" 3 405, 3 405 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_beq_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c52ae0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48ce9240 .scope task, "handle_bne_state" "handle_bne_state" 3 415, 3 415 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_bne_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c52ae0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62c80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48ce93d0 .scope task, "handle_decode_state" "handle_decode_state" 3 241, 3 241 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_decode_state ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c48ce7450_0, 0, 5;
    %fork TD_test_control_signals.uut.decode_instruction, S_0000023c48ceddc0;
    %join;
    %end;
S_0000023c48ce9560 .scope task, "handle_div0_state" "handle_div0_state" 3 534, 3 534 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_div0_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48ce9de0 .scope task, "handle_div_state" "handle_div_state" 3 304, 3 304 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_div_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %load/vec4 v0000023c48d624b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_8.33;
T_8.32 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
T_8.33 ;
    %end;
S_0000023c48ce9f70 .scope task, "handle_fetch_state" "handle_fetch_state" 3 230, 3 230 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_fetch_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c48ce7450_0, 0, 5;
    %end;
S_0000023c48cea100 .scope task, "handle_j_state" "handle_j_state" 3 494, 3 494 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_j_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cedf50 .scope task, "handle_jal_state" "handle_jal_state" 3 504, 3 504 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_jal_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cee0e0 .scope task, "handle_jr_state" "handle_jr_state" 3 319, 3 319 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_jr_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cee270 .scope task, "handle_lb_state" "handle_lb_state" 3 436, 3 436 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_lb_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d630e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c48d62960_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cee400 .scope task, "handle_lui_state" "handle_lui_state" 3 449, 3 449 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_lui_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48ceea90 .scope task, "handle_lw_state" "handle_lw_state" 3 459, 3 459 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_lw_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d630e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023c48d62960_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48ceedb0 .scope task, "handle_mfhi_state" "handle_mfhi_state" 3 328, 3 328 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_mfhi_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48ceef40 .scope task, "handle_mflo_state" "handle_mflo_state" 3 337, 3 337 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_mflo_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cee5e0 .scope task, "handle_mult_state" "handle_mult_state" 3 312, 3 312 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_mult_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cef0d0 .scope task, "handle_opcode404_state" "handle_opcode404_state" 3 525, 3 525 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_opcode404_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cef260 .scope task, "handle_overflow_state" "handle_overflow_state" 3 516, 3 516 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_overflow_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48ceec20 .scope task, "handle_reset_state" "handle_reset_state" 3 222, 3 222 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_reset_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c48ce7450_0, 0, 5;
    %end;
S_0000023c48cee900 .scope task, "handle_sb_state" "handle_sb_state" 3 471, 3 471 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_sb_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c48d63040_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cee770 .scope task, "handle_sll_state" "handle_sll_state" 3 346, 3 346 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_sll_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023c48d62e60_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cef3f0 .scope task, "handle_sllm_state" "handle_sllm_state" 3 426, 3 426 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_sllm_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cf0d60 .scope task, "handle_slt_state" "handle_slt_state" 3 356, 3 356 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_slt_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cef780 .scope task, "handle_sra_state" "handle_sra_state" 3 365, 3 365 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_sra_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023c48d62e60_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cf0590 .scope task, "handle_sub_state" "handle_sub_state" 3 375, 3 375 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_sub_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %load/vec4 v0000023c48d63180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.34, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_27.35;
T_27.34 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
T_27.35 ;
    %end;
S_0000023c48cf0720 .scope task, "handle_sw_state" "handle_sw_state" 3 482, 3 482 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_sw_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023c48d63040_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cef910 .scope task, "handle_xchg_state" "handle_xchg_state" 3 385, 3 385 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.handle_xchg_state ;
    %fork TD_test_control_signals.uut.reset_control_signals, S_0000023c48cf0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
S_0000023c48cf0bd0 .scope task, "reset_control_signals" "reset_control_signals" 3 189, 3 189 0, S_0000023c48ce7a10;
 .timescale 0 0;
TD_test_control_signals.uut.reset_control_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d635e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d63540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48c52ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d62b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d630e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c48cea330_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d63360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48c8f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d63400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c48d62960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c48d63040_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d62be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d62c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c48d62aa0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c48d62e60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48c52a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48c8f480_0, 0, 1;
    %end;
    .scope S_0000023c48ce7a10;
T_31 ;
    %wait E_0000023c48cdfc90;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000023c48d62a00_0, 0, 6;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000023c48d62d20_0, 0, 5;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000023c48d626e0_0, 0, 5;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000023c48d62f00_0, 0, 5;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0000023c48d62dc0_0, 0, 5;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000023c48d62550_0, 0, 6;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000023c48d625f0_0, 0, 16;
    %load/vec4 v0000023c48d634a0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0000023c48ce96f0_0, 0, 26;
    %load/vec4 v0000023c48cea330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023c48cea290_0, 0, 4;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000023c48ce7a10;
T_32 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %end;
    .thread T_32;
    .scope S_0000023c48ce7a10;
T_33 ;
    %wait E_0000023c48ce0090;
    %load/vec4 v0000023c48d62fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c48ce7450_0, 0, 5;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000023c48d62780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_33.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_33.24, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_33.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_33.26, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_33.27, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_33.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_33.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_33.30, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0000023c48d62780_0, 0, 5;
    %jmp T_33.32;
T_33.2 ;
    %fork TD_test_control_signals.uut.handle_reset_state, S_0000023c48ceec20;
    %join;
    %jmp T_33.32;
T_33.3 ;
    %fork TD_test_control_signals.uut.handle_fetch_state, S_0000023c48ce9f70;
    %join;
    %jmp T_33.32;
T_33.4 ;
    %fork TD_test_control_signals.uut.handle_decode_state, S_0000023c48ce93d0;
    %join;
    %jmp T_33.32;
T_33.5 ;
    %fork TD_test_control_signals.uut.handle_overflow_state, S_0000023c48cef260;
    %join;
    %jmp T_33.32;
T_33.6 ;
    %fork TD_test_control_signals.uut.handle_opcode404_state, S_0000023c48cef0d0;
    %join;
    %jmp T_33.32;
T_33.7 ;
    %fork TD_test_control_signals.uut.handle_div0_state, S_0000023c48ce9560;
    %join;
    %jmp T_33.32;
T_33.8 ;
    %fork TD_test_control_signals.uut.handle_add_state, S_0000023c48c8f160;
    %join;
    %jmp T_33.32;
T_33.9 ;
    %fork TD_test_control_signals.uut.handle_and_state, S_0000023c48c52720;
    %join;
    %jmp T_33.32;
T_33.10 ;
    %fork TD_test_control_signals.uut.handle_div_state, S_0000023c48ce9de0;
    %join;
    %jmp T_33.32;
T_33.11 ;
    %fork TD_test_control_signals.uut.handle_mult_state, S_0000023c48cee5e0;
    %join;
    %jmp T_33.32;
T_33.12 ;
    %fork TD_test_control_signals.uut.handle_jr_state, S_0000023c48cee0e0;
    %join;
    %jmp T_33.32;
T_33.13 ;
    %fork TD_test_control_signals.uut.handle_mfhi_state, S_0000023c48ceedb0;
    %join;
    %jmp T_33.32;
T_33.14 ;
    %fork TD_test_control_signals.uut.handle_mflo_state, S_0000023c48ceef40;
    %join;
    %jmp T_33.32;
T_33.15 ;
    %fork TD_test_control_signals.uut.handle_sll_state, S_0000023c48cee770;
    %join;
    %jmp T_33.32;
T_33.16 ;
    %fork TD_test_control_signals.uut.handle_slt_state, S_0000023c48cf0d60;
    %join;
    %jmp T_33.32;
T_33.17 ;
    %fork TD_test_control_signals.uut.handle_sra_state, S_0000023c48cef780;
    %join;
    %jmp T_33.32;
T_33.18 ;
    %fork TD_test_control_signals.uut.handle_sub_state, S_0000023c48cf0590;
    %join;
    %jmp T_33.32;
T_33.19 ;
    %fork TD_test_control_signals.uut.handle_xchg_state, S_0000023c48cef910;
    %join;
    %jmp T_33.32;
T_33.20 ;
    %fork TD_test_control_signals.uut.handle_addi_state, S_0000023c48c8f2f0;
    %join;
    %jmp T_33.32;
T_33.21 ;
    %fork TD_test_control_signals.uut.handle_beq_state, S_0000023c48c528b0;
    %join;
    %jmp T_33.32;
T_33.22 ;
    %fork TD_test_control_signals.uut.handle_bne_state, S_0000023c48ce9240;
    %join;
    %jmp T_33.32;
T_33.23 ;
    %fork TD_test_control_signals.uut.handle_sllm_state, S_0000023c48cef3f0;
    %join;
    %jmp T_33.32;
T_33.24 ;
    %fork TD_test_control_signals.uut.handle_lb_state, S_0000023c48cee270;
    %join;
    %jmp T_33.32;
T_33.25 ;
    %fork TD_test_control_signals.uut.handle_lui_state, S_0000023c48cee400;
    %join;
    %jmp T_33.32;
T_33.26 ;
    %fork TD_test_control_signals.uut.handle_lw_state, S_0000023c48ceea90;
    %join;
    %jmp T_33.32;
T_33.27 ;
    %fork TD_test_control_signals.uut.handle_sb_state, S_0000023c48cee900;
    %join;
    %jmp T_33.32;
T_33.28 ;
    %fork TD_test_control_signals.uut.handle_sw_state, S_0000023c48cf0720;
    %join;
    %jmp T_33.32;
T_33.29 ;
    %fork TD_test_control_signals.uut.handle_j_state, S_0000023c48cea100;
    %join;
    %jmp T_33.32;
T_33.30 ;
    %fork TD_test_control_signals.uut.handle_jal_state, S_0000023c48cedf50;
    %join;
    %jmp T_33.32;
T_33.32 ;
    %pop/vec4 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000023c48ce7220;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d37c70_0, 0, 1;
T_34.0 ;
    %delay 5, 0;
    %load/vec4 v0000023c48d37c70_0;
    %inv;
    %store/vec4 v0000023c48d37c70_0, 0, 1;
    %jmp T_34.0;
    %end;
    .thread T_34;
    .scope S_0000023c48ce7220;
T_35 ;
    %vpi_call 2 71 "$dumpfile", "test_control_signals.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023c48ce7220 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c48d37770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c48d38490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d37950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d37e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d37090_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c48d37770_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 19546144, 0, 32;
    %store/vec4 v0000023c48d38490_0, 0, 32;
    %delay 30, 0;
    %pushi/vec4 606336, 0, 32;
    %store/vec4 v0000023c48d38490_0, 0, 32;
    %delay 30, 0;
    %pushi/vec4 556269668, 0, 32;
    %store/vec4 v0000023c48d38490_0, 0, 32;
    %delay 30, 0;
    %vpi_call 2 105 "$display", "Test completed" {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000023c48ce7220;
T_36 ;
    %wait E_0000023c48ce0090;
    %vpi_call 2 111 "$display", "Time=%0t State=%d Instruction=%h", $time, v0000023c48d36b90_0, v0000023c48d38490_0 {0 0 0};
    %vpi_call 2 112 "$display", "  reg_dst=%b alu_op=%b reg_write=%b alu_src=%b", v0000023c48d37130_0, v0000023c48d628c0_0, v0000023c48d38350_0, v0000023c48d379f0_0 {0 0 0};
    %vpi_call 2 113 "$display", "  shift_amt_selector=%b mem_read=%b mem_write=%b", v0000023c48d36eb0_0, v0000023c48d37d10_0, v0000023c48d37db0_0 {0 0 0};
    %vpi_call 2 114 "$display", "\000" {0 0 0};
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_control_signals.v";
    "parts_made\control_unit.v";
