============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:48:35 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4 ps) Setup Check with Pin smallest_idx_curr_reg[1][signature][31]/CK->D
          Group: in2reg
     Startpoint: (R) in_signature[0]
          Clock: (R) clk
       Endpoint: (F) smallest_idx_curr_reg[1][signature][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           21     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           21     
                                              
             Setup:-      88                  
       Uncertainty:-     125                  
     Required Time:=    9787                  
      Launch Clock:-      21                  
       Input Delay:-    2500                  
         Data Path:-    7262                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             2500            proj_sorter.sdc_line_15_31_1 

#-------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge       Cell        Fanout Trans Delay Arrival 
#                                                                                          (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  in_signature[0]                           -       -       R     (arrival)             3    60     0    2521 
  lt_40_68_I1_g584__8246/Y                  -       B->Y    F     NOR2_X2M_A9TL         1    60    64    2584 
  lt_40_68_I1_g578__6783/Y                  -       A1->Y   R     AOI21_X2M_A9TL        1   148   124    2708 
  lt_40_68_I1_g577__5526/Y                  -       A->Y    F     NOR2XB_X4M_A9TL       1    58    66    2774 
  lt_40_68_I1_g576__8428/Y                  -       A0->Y   R     OAI2XB1_X2M_A9TL      1   134   109    2883 
  lt_40_68_I1_g575__4319/Y                  -       A0->Y   F     AOI2XB1_X3M_A9TL      1    92    81    2964 
  lt_40_68_I1_g574__6260/CO                 -       CIN->CO R     CGENCIN_X2M_A9TL      1   178   110    3074 
  lt_40_68_I1_g573__5107/Y                  -       B0->Y   F     OAI21_X4M_A9TL        1    73    81    3155 
  lt_40_68_I1_g572__2398/Y                  -       B0N->Y  R     AO21B_X2M_A9TL        1    65    56    3210 
  g4500/CO                                  -       A->CO   R     CGENCIN_X1M_A9TL      1   306   295    3506 
  lt_40_68_I1_g569__7410/CON                -       A->CON  F     CGENI_X2M_A9TL        1   126   149    3654 
  lt_40_68_I1_g568__1666/CON                -       A->CON  R     CGENI_X1M_A9TL        1   206   178    3833 
  lt_40_68_I1_g567__2346/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   156    3989 
  lt_40_68_I1_g566__2883/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    4175 
  lt_40_68_I1_g565__9945/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    4331 
  lt_40_68_I1_g564__9315/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    4517 
  lt_40_68_I1_g563__6161/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    4674 
  lt_40_68_I1_g562__4733/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    4860 
  lt_40_68_I1_g561__7482/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    5016 
  lt_40_68_I1_g560__5115/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    5202 
  lt_40_68_I1_g559__1881/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    5359 
  lt_40_68_I1_g558__6131/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    5545 
  lt_40_68_I1_g557__7098/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    5701 
  lt_40_68_I1_g556__8246/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    5887 
  lt_40_68_I1_g555__5122/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    6044 
  lt_40_68_I1_g554__1705/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    6230 
  lt_40_68_I1_g553__2802/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    6386 
  lt_40_68_I1_g552__1617/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    6572 
  lt_40_68_I1_g551__3680/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    6729 
  lt_40_68_I1_g550__6783/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    6915 
  lt_40_68_I1_g549__5526/CON                -       A->CON  F     CGENI_X1M_A9TL        1   147   157    7071 
  lt_40_68_I1_g548__8428/CON                -       A->CON  R     CGENI_X1M_A9TL        1   208   186    7257 
  lt_40_68_I1_g547__4319/CON                -       A->CON  F     CGENI_X1M_A9TL        1   138   150    7407 
  lt_40_68_I1_g546__6260/CON                -       CI->CON R     CGENI_X1P4M_A9TL      1   175   149    7556 
  lt_40_68_I1_g545__5107/CON                (i)     A->CON  F     CGENI_X1M_A9TL       38     0    84    7640 
  g4352__6417/S                             -       B->S    R     ADDH_X1M_A9TL         2   122   194    7834 
  g4349__1666/S                             -       B->S    F     ADDH_X1M_A9TL         2    98   224    8058 
  g4345__9945/CO                            -       B->CO   F     ADDH_X1M_A9TL         1    68   142    8200 
  g4343__9315/S                             -       A->S    R     ADDH_X1M_A9TL         4   212   274    8474 
  g4341__6161/Y                             -       B->Y    R     AND2_X2M_A9TL         8   170   222    8696 
  g4335/Y                                   -       A->Y    F     INV_X2M_A9TL          4    94    98    8795 
  g4498__2398/Y                             -       BN->Y   F     NOR2XB_X3M_A9TL      11   176   207    9002 
  drc_bufs4400/Y                            -       A->Y    R     INV_X1M_A9TL          3   184   166    9168 
  drc_bufs4397/Y                            -       A->Y    F     INV_X2B_A9TL          9   197   176    9344 
  g4276__1666/Y                             -       A1->Y   R     AOI222_X1M_A9TL       1   282   310    9654 
  g4115__4319/Y                             -       B->Y    F     NAND2_X1M_A9TL        1   105   129    9783 
  smallest_idx_curr_reg[1][signature][31]/D -       -       F     DFFQ_X1M_A9TL         1     -     0    9783 
#-------------------------------------------------------------------------------------------------------------

(i) : Net is ideal.

