#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 22:28:21 2023
# Process ID: 4027
# Current directory: /home/bsibgatullin/study_projects/Reaction-Timer
# Command line: vivado
# Log file: /home/bsibgatullin/study_projects/Reaction-Timer/vivado.log
# Journal file: /home/bsibgatullin/study_projects/Reaction-Timer/vivado.jou
# Running On: bsibgatullin-ThinkPad-E14-Gen-2, OS: Linux, CPU Frequency: 4159.042 MHz, CPU Physical cores: 4, Host memory: 33348 MB
#-----------------------------------------------------------
start_gui
open_project /home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6531.094 ; gain = 213.090 ; free physical = 24842 ; free virtual = 59841
update_compile_order -fileset sources_1
create_fileset -simset rand_tb
file mkdir /home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new
set_property SOURCE_SET sources_1 [get_filesets rand_tb]
close [ open /home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v w ]
add_files -fileset rand_tb /home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v
update_compile_order -fileset rand_tb
launch_simulation -simset [get_filesets rand_tb ]
Command: launch_simulation  -simset rand_tb
INFO: [Vivado 12-12493] Simulation top is 'ReactionTimeDriver'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'rand_tb'
INFO: [SIM-utils-72] Using boost library from '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ReactionTimeDriver' in fileset 'rand_tb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'rand_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xvlog --incr --relax -prj ReactionTimeDriver_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/BCDToSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDToSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Counting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counting
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Random
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReactionTime
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/SlowClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/binaryToBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryToBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop
ERROR: [VRFC 10-2989] 'areset' is not declared [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:17]
ERROR: [VRFC 10-2989] 'areset' is not declared [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register q is not permitted, left-hand side should be reg/integer/time/genvar [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register q is not permitted, left-hand side should be reg/integer/time/genvar [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:21]
ERROR: [VRFC 10-8530] module 'flipFlop' is ignored due to previous errors [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets rand_tb ]
Command: launch_simulation  -simset rand_tb
INFO: [Vivado 12-12493] Simulation top is 'ReactionTimeDriver'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'rand_tb'
INFO: [SIM-utils-72] Using boost library from '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ReactionTimeDriver' in fileset 'rand_tb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'rand_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xvlog --incr --relax -prj ReactionTimeDriver_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/BCDToSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDToSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Counting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counting
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Random
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReactionTime
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/SlowClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/binaryToBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryToBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop
ERROR: [VRFC 10-1280] procedural assignment to a non-register q is not permitted, left-hand side should be reg/integer/time/genvar [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register q is not permitted, left-hand side should be reg/integer/time/genvar [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:21]
ERROR: [VRFC 10-8530] module 'flipFlop' is ignored due to previous errors [/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets rand_tb ]
Command: launch_simulation  -simset rand_tb
INFO: [Vivado 12-12493] Simulation top is 'ReactionTimeDriver'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'rand_tb'
INFO: [SIM-utils-72] Using boost library from '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ReactionTimeDriver' in fileset 'rand_tb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'rand_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xvlog --incr --relax -prj ReactionTimeDriver_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/BCDToSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDToSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Counting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counting
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Random
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReactionTime
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/SlowClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/binaryToBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryToBCD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReactionTimeDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReactionTimeDriver_behav xil_defaultlib.ReactionTimeDriver xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReactionTimeDriver_behav xil_defaultlib.ReactionTimeDriver xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v:21]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v:24]
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v:29]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v:28]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  /home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v]
set_property is_enabled false [get_files  /home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v]
update_compile_order -fileset rand_tb
launch_simulation -simset [get_filesets rand_tb ]
Command: launch_simulation  -simset rand_tb
INFO: [Vivado 12-12493] Simulation top is 'ReactionTimeDriver'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'rand_tb'
INFO: [SIM-utils-72] Using boost library from '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ReactionTimeDriver' in fileset 'rand_tb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'rand_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xvlog --incr --relax -prj ReactionTimeDriver_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReactionTimeDriver_behav xil_defaultlib.ReactionTimeDriver xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReactionTimeDriver_behav xil_defaultlib.ReactionTimeDriver xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v:21]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v:24]
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v:29]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v:28]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 7076.711 ; gain = 0.008 ; free physical = 24583 ; free virtual = 59779
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v] -no_script -reset -force -quiet
remove_files  /home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v
export_ip_user_files -of_objects  [get_files /home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v] -no_script -reset -force -quiet
remove_files  /home/bsibgatullin/study_projects/Reaction-Timer/ReactionTimeDriver.v
delete_fileset [ get_filesets sim_1 ]
file delete -force /home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/sim_1
launch_simulation -simset [get_filesets rand_tb ]
Command: launch_simulation  -simset rand_tb
INFO: [Vivado 12-12493] Simulation top is 'rand_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'rand_tb'
INFO: [SIM-utils-72] Using boost library from '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rand_tb' in fileset 'rand_tb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'rand_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xvlog --incr --relax -prj rand_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rand_tb_behav xil_defaultlib.rand_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rand_tb_behav xil_defaultlib.rand_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'aresetn' on this module [/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets rand_tb ]
Command: launch_simulation  -simset rand_tb
INFO: [Vivado 12-12493] Simulation top is 'rand_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'rand_tb'
INFO: [SIM-utils-72] Using boost library from '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rand_tb' in fileset 'rand_tb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'rand_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xvlog --incr --relax -prj rand_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Random
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rand_tb_behav xil_defaultlib.rand_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rand_tb_behav xil_defaultlib.rand_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" Line 1. Module Random doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" Line 1. Module Random doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.flipFlop
Compiling module xil_defaultlib.Random
Compiling module xil_defaultlib.rand_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rand_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rand_tb_behav -key {Behavioral:rand_tb:Functional:rand_tb} -tclbatch {rand_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source rand_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 50 ns : File "/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rand_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7254.082 ; gain = 87.328 ; free physical = 24444 ; free virtual = 59701
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets rand_tb ]
Command: launch_simulation  -simset rand_tb
INFO: [Vivado 12-12493] Simulation top is 'rand_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'rand_tb'
INFO: [SIM-utils-72] Using boost library from '/home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rand_tb' in fileset 'rand_tb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'rand_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xvlog --incr --relax -prj rand_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Random
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rand_tb_behav xil_defaultlib.rand_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/bsibgatullin/Vivado_and_Vitis/Vivado_real/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rand_tb_behav xil_defaultlib.rand_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" Line 1. Module Random doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Random.v" Line 1. Module Random doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/Mux.v" Line 7. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bsibgatullin/study_projects/Reaction-Timer/flipFlop.v" Line 7. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.flipFlop
Compiling module xil_defaultlib.Random
Compiling module xil_defaultlib.rand_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rand_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.sim/rand_tb/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rand_tb_behav -key {Behavioral:rand_tb:Functional:rand_tb} -tclbatch {rand_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source rand_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "/home/bsibgatullin/study_projects/Reaction-Timer/prj/Reaction-counter.srcs/rand_tb/new/rand_tb.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rand_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/bsibgatullin/study_projects/Reaction-Timer/ReactionTime.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 22:57:41 2023...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
