<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/ti/cc26xxware/inc/hw_rfc_pwr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_98ac8c727439fdc8220828fe62956c77.html">ti</a></li><li class="navelem"><a class="el" href="dir_b266f455d7f4588573f879947179a957.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_7fbdc828edabc67a23ceeb7c4bec4fef.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_rfc_pwr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__rfc__pwr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_rfc_pwr_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_RFC_PWR_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_RFC_PWR_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// RFC_PWR component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// RF Core Power Management and Clock Enable</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a50a2b7b1be917df4641bc88ceef24dae">   47</a></span>&#160;<span class="preprocessor">#define RFC_PWR_O_PWMCLKEN                                          0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// Register: RFC_PWR_O_PWMCLKEN</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// Field:    [10] RFCTRC</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// Enable clock to the RF Core Tracer (RFCTRC) module.</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a843207ddffefc0b7813e290729af3917">   57</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFCTRC                                     0x00000400</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a6055a216c29f3574cf6b4359c5b4e8c3">   58</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFCTRC_BITN                                        10</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a5120be6c53faa3127f3ed399d15ec640">   59</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFCTRC_M                                   0x00000400</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#ade52225e290802d29423ab3f89d79e3c">   60</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFCTRC_S                                           10</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// Field:     [9] FSCA</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Enable clock to the Frequency Synthesizer Calibration Accelerator (FSCA)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// module.</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#ac613955fb7a0d87ef946d3ad86c0edff">   66</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_FSCA                                       0x00000200</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a19e72da7ae978a0c9601cad30e894305">   67</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_FSCA_BITN                                           9</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#aa7726c9a0324b9c1f8b41d01c302591b">   68</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_FSCA_M                                     0x00000200</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a4b0f083c597562af1d412722dcb4e40b">   69</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_FSCA_S                                              9</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// Field:     [8] PHA</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Enable clock to the Packet Handling Accelerator (PHA) module.</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a6c174202f7ca3b9bd6dd1f1a5d287d84">   74</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_PHA                                        0x00000100</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#acf70166bd88fafe25a059a6bc28250b8">   75</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_PHA_BITN                                            8</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a4dbbfc32d0880be6243656f4eccf50d5">   76</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_PHA_M                                      0x00000100</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a74643a5bcb01029f7a97101be342732d">   77</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_PHA_S                                               8</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Field:     [7] RAT</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Enable clock to the Radio Timer (RAT) module.</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a2f6fc5a2e6ec68b18301ee7eb2aedda6">   82</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RAT                                        0x00000080</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a41103122589c74f74612fa501834ee6f">   83</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RAT_BITN                                            7</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#aa4b336884bdc06eceff10b4835a16308">   84</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RAT_M                                      0x00000080</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a2e15019622aada9e1164129b917a46d1">   85</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RAT_S                                               7</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// Field:     [6] RFERAM</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// Enable clock to the RF Engine RAM module.</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#acd72868956920a1e2609226e092fd466">   90</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFERAM                                     0x00000040</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a5cdc286a9ab36acb2f572886d532589e">   91</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFERAM_BITN                                         6</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a8c2c9eedf0e6f8987ff338c1414af62c">   92</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFERAM_M                                   0x00000040</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a42296f1d0d54a5dd638ebc6805c88391">   93</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFERAM_S                                            6</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// Field:     [5] RFE</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Enable clock to the RF Engine (RFE) module.</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#af20efde63fcfb683179e63ededcd7c2c">   98</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFE                                        0x00000020</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#aa3a6011d91643425796e43250028afab">   99</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFE_BITN                                            5</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#aca71c04bafc5a461dd76b531278944db">  100</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFE_M                                      0x00000020</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a5905e5c24af84df391c2c46bd56c4c68">  101</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFE_S                                               5</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Field:     [4] MDMRAM</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// Enable clock to the Modem RAM module.</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a6e5c0d20399a76079350b028bee49e7e">  106</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDMRAM                                     0x00000010</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#ac88d89fbba0987fc9c9aa577d4427023">  107</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDMRAM_BITN                                         4</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a7d92e37e373ddf0a4c916056201175b9">  108</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDMRAM_M                                   0x00000010</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#af6100cc62d884709f2b4747aa66f50a7">  109</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDMRAM_S                                            4</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Field:     [3] MDM</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// Enable clock to the Modem (MDM) module.</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a6355cf953162b8b77ac994db3a5888a7">  114</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDM                                        0x00000008</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a0b008ee1c47673b67c51815e5235330f">  115</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDM_BITN                                            3</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a58cfae94a03d182dd6df68f7d1cb4060">  116</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDM_M                                      0x00000008</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a9e91b91ca34352c8f756acbe0b069587">  117</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_MDM_S                                               3</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// Field:     [2] CPERAM</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// Enable clock to the Command and Packet Engine (CPE) RAM module. As part of</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// RF Core initialization, set this bit together with CPE bit to enable CPE to</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// boot.</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a1d5955ddd5b46cdaa28f192c72157dc7">  124</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPERAM                                     0x00000004</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a5a5f6b31f4e6b9b2f0701d235b2ae416">  125</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPERAM_BITN                                         2</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a3ca98d4aae0e63e495a33b3f7f062636">  126</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPERAM_M                                   0x00000004</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#af10943f06fde3057a7228de7533c4fce">  127</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPERAM_S                                            2</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Field:     [1] CPE</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// Enable processor clock (hclk) to the Command and Packet Engine (CPE). As</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// part of RF Core initialization, set this bit together with CPERAM bit to</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// enable CPE to boot.</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a5890c6adbac4f721cd153a5b9ea0ac5c">  134</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPE                                        0x00000002</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a8e2eaafff7c4a2ccd16b421cbc81d613">  135</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPE_BITN                                            1</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a595df213a07eba83c3439dc0375449c8">  136</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPE_M                                      0x00000002</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a73f07cc53872f0dae281c7069311f10f">  137</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_CPE_S                                               1</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Field:     [0] RFC</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// Enable essential clocks for the RF Core interface. This includes the</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// interconnect, the radio doorbell DBELL command interface, the power</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// management (PWR) clock control module, and bus clock (sclk) for the CPE. To</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// remove possibility of locking yourself out from the RF Core, this bit can</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// not be cleared. If you need to disable all clocks to the RF Core, see the</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// PRCM:RFCCLKG.CLK_EN register.</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#abd0a64e5ecde68472b9da0dc6e3b47d8">  147</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFC                                        0x00000001</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#ae9d209fb6e2d583bbd9e1354232aa46a">  148</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFC_BITN                                            0</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a17b513bf2dfe882f7b88ba3726c32f9e">  149</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFC_M                                      0x00000001</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__rfc__pwr_8h.html#a9a51278e0e243c76bbb16c6b543e1282">  150</a></span>&#160;<span class="preprocessor">#define RFC_PWR_PWMCLKEN_RFC_S                                               0</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif // __RFC_PWR__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:00 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
