// Seed: 721694123
module module_0 (
    output wor id_0
    , id_17,
    input wand id_1,
    output supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    output wire id_5
    , id_18,
    input wire id_6,
    input supply0 id_7,
    input tri1 id_8
    , id_19,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri id_14,
    output wire id_15
);
  assign id_15 = id_17 - 1;
  wire id_20;
  id_21(
      1, id_7, 1, id_11, 1, 1 + id_17++ - id_5
  );
  wire id_22;
  assign id_17 = id_4;
  assign id_18 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri0 id_2,
    output tri id_3,
    output uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12
);
  module_0(
      id_7,
      id_5,
      id_6,
      id_3,
      id_11,
      id_12,
      id_9,
      id_10,
      id_10,
      id_3,
      id_1,
      id_0,
      id_0,
      id_8,
      id_8,
      id_12
  );
endmodule
