// Seed: 2946822614
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0  id_4 = id_4;
  uwire id_5 = id_4 / 1;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    output uwire id_4
);
  always
    if (1)
      @(id_1) begin : LABEL_0
        id_2 = 1 <-> 1'b0 == id_0;
      end
  wire id_6 = 1;
  wire id_7;
  wire id_8;
  logic [7:0] id_9;
  wire id_10, id_11 = id_9[1], id_12, id_13;
  wire id_14 = 1 != id_0;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6
  );
  wire id_15;
  xor primCall (id_4, id_0, id_1, id_11, id_3, id_13, id_10, id_7, id_9, id_8, id_14);
endmodule
