

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_32_4'
================================================================
* Date:           Sun Feb  1 18:45:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_4  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    484|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      73|    529|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_183_p2       |         +|   0|  0|  14|           7|           3|
    |add_ln35_1_fu_209_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_2_fu_273_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln35_3_fu_279_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_4_fu_343_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln35_5_fu_349_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_6_fu_413_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln35_7_fu_419_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_fu_204_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln35_1_fu_307_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_2_fu_377_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_3_fu_447_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_237_p2       |       and|   0|  0|   2|           1|           1|
    |select_ln35_1_fu_257_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_2_fu_319_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln35_3_fu_327_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_4_fu_389_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln35_5_fu_397_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_6_fu_459_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln35_7_fu_467_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_fu_249_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_1_fu_243_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_2_fu_301_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_3_fu_313_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_4_fu_371_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_5_fu_383_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_6_fu_441_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_7_fu_453_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_fu_231_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 484|         224|         405|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    7|         14|
    |empty_fu_66              |   9|          2|   24|         48|
    |j_fu_70                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_1_load_reg_530                  |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_66                       |  24|   0|   24|          0|
    |j_fu_70                           |   7|   0|    7|          0|
    |tmp_reg_499                       |   1|   0|    1|          0|
    |zext_ln35_reg_503                 |  12|   0|   64|         52|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  73|   0|  125|         52|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|i_1              |   in|    8|     ap_none|                                  i_1|        scalar|
|A_1_address0     |  out|   12|   ap_memory|                                  A_1|         array|
|A_1_ce0          |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_q0           |   in|   24|   ap_memory|                                  A_1|         array|
|A_1_20_address0  |  out|   12|   ap_memory|                               A_1_20|         array|
|A_1_20_ce0       |  out|    1|   ap_memory|                               A_1_20|         array|
|A_1_20_q0        |   in|   24|   ap_memory|                               A_1_20|         array|
|A_2_address0     |  out|   12|   ap_memory|                                  A_2|         array|
|A_2_ce0          |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_q0           |   in|   24|   ap_memory|                                  A_2|         array|
|A_3_address0     |  out|   12|   ap_memory|                                  A_3|         array|
|A_3_ce0          |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_q0           |   in|   24|   ap_memory|                                  A_3|         array|
|p_out            |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld     |  out|    1|      ap_vld|                                p_out|       pointer|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

