Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr  1 14:14:11 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             1000        
LUTAR-1    Warning           LUT drives async reset alert                            4           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
XDCH-2     Warning           Same min and max delay values on IO port                84          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4005)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2872)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4005)
---------------------------
 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2872)
---------------------------------------------------
 There are 2872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.233        0.000                      0                39758        0.024        0.000                      0                39758        3.000        0.000                       0                 13542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clock100            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_fix  {0.000 25.000}     50.000          20.000          
  clock12           {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock100                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_fix                                                                                                                                                   47.845        0.000                       0                     3  
  clock12                14.233        0.000                      0                39548        0.024        0.000                      0                39548       40.417        0.000                       0                 13538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock12            clock12                 27.818        0.000                      0                  210        0.691        0.000                      0                  210  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock100
  To Clock:  clock100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_fix
  To Clock:  clkfbout_clk_fix

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_fix
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_fix/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       14.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.233ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.921ns  (logic 21.290ns (30.891%)  route 47.631ns (69.109%))
  Logic Levels:           71  (CARRY4=17 DSP48E1=2 LUT2=8 LUT3=2 LUT4=9 LUT5=7 LUT6=24 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 81.999 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    55.642 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[1]
                         net (fo=2, routed)           0.587    56.229    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[1]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.303    56.532 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_52/O
                         net (fo=1, routed)           0.000    56.532    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[1]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.065 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.065    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.388 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_27/O[1]
                         net (fo=28, routed)          1.021    58.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[5]
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.306    58.714 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155/O
                         net (fo=1, routed)           0.670    59.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    59.508 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124/O
                         net (fo=1, routed)           0.543    60.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74/O
                         net (fo=1, routed)           0.263    60.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.562 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42/O
                         net (fo=1, routed)           0.304    60.866    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124    60.990 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21/O
                         net (fo=1, routed)           0.570    61.560    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    61.684 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_8/O
                         net (fo=1, routed)           0.000    61.684    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_8_0[0]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    62.216    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.438 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[0]
                         net (fo=1, routed)           0.645    63.082    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_10[3]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.325    63.407 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_7/O
                         net (fo=1, routed)           0.307    63.714    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_7_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.328    64.042 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_6/O
                         net (fo=3, routed)           0.679    64.721    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[27]
    SLICE_X58Y61         LUT6 (Prop_lut6_I5_O)        0.124    64.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_5/O
                         net (fo=1, routed)           0.598    65.443    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.124    65.567 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2/O
                         net (fo=3, routed)           1.249    66.816    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    66.940 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_9/O
                         net (fo=1, routed)           0.567    67.507    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg_reg[27]
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    67.631 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[27]_i_5/O
                         net (fo=1, routed)           0.433    68.064    chip_core/mprj/TopLevel/LUT/lut_arb/sreg_reg[27]_2
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.124    68.188 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_1/O
                         net (fo=1, routed)           0.000    68.188    chip_core/mprj/TopLevel/DMA/u_mm2s/D[12]
    SLICE_X35Y48         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.686    81.999    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X35Y48         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/C
                         clock pessimism              0.568    82.567    
                         clock uncertainty           -0.176    82.390    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.031    82.421    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]
  -------------------------------------------------------------------
                         required time                         82.421    
                         arrival time                         -68.188    
  -------------------------------------------------------------------
                         slack                                 14.233    

Slack (MET) :             14.730ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.296ns  (logic 21.042ns (30.810%)  route 47.254ns (69.190%))
  Logic Levels:           69  (CARRY4=17 DSP48E1=2 LUT2=8 LUT3=3 LUT4=9 LUT5=7 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 81.994 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    55.642 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[1]
                         net (fo=2, routed)           0.587    56.229    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[1]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.303    56.532 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_52/O
                         net (fo=1, routed)           0.000    56.532    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[1]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.065 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.065    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.388 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_27/O[1]
                         net (fo=28, routed)          1.021    58.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[5]
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.306    58.714 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155/O
                         net (fo=1, routed)           0.670    59.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    59.508 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124/O
                         net (fo=1, routed)           0.543    60.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74/O
                         net (fo=1, routed)           0.263    60.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.562 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42/O
                         net (fo=1, routed)           0.304    60.866    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124    60.990 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21/O
                         net (fo=1, routed)           0.570    61.560    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    61.684 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_8/O
                         net (fo=1, routed)           0.000    61.684    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_8_0[0]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    62.216    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.438 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[0]
                         net (fo=1, routed)           0.645    63.082    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_10[3]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.325    63.407 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_7/O
                         net (fo=1, routed)           0.307    63.714    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_7_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.328    64.042 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_6/O
                         net (fo=3, routed)           0.679    64.721    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[27]
    SLICE_X58Y61         LUT6 (Prop_lut6_I5_O)        0.124    64.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_5/O
                         net (fo=1, routed)           0.598    65.443    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.124    65.567 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2/O
                         net (fo=3, routed)           1.382    66.949    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I1_O)        0.124    67.073 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_1/O
                         net (fo=1, routed)           0.491    67.564    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_1_n_0
    SLICE_X44Y48         FDRE                                         r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.681    81.994    chip_core/mprj/TopLevel/LUT/lut_arb/clk_out1
    SLICE_X44Y48         FDRE                                         r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[27]/C
                         clock pessimism              0.568    82.562    
                         clock uncertainty           -0.176    82.385    
    SLICE_X44Y48         FDRE (Setup_fdre_C_D)       -0.092    82.293    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         82.293    
                         arrival time                         -67.564    
  -------------------------------------------------------------------
                         slack                                 14.730    

Slack (MET) :             14.787ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.362ns  (logic 21.343ns (31.221%)  route 47.019ns (68.780%))
  Logic Levels:           71  (CARRY4=17 DSP48E1=2 LUT2=7 LUT3=2 LUT4=9 LUT5=8 LUT6=23 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 81.996 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    55.642 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[1]
                         net (fo=2, routed)           0.587    56.229    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[1]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.303    56.532 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_52/O
                         net (fo=1, routed)           0.000    56.532    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[1]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.065 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.065    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.388 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_27/O[1]
                         net (fo=28, routed)          1.021    58.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[5]
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.306    58.714 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155/O
                         net (fo=1, routed)           0.670    59.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    59.508 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124/O
                         net (fo=1, routed)           0.543    60.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74/O
                         net (fo=1, routed)           0.263    60.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.562 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42/O
                         net (fo=1, routed)           0.304    60.866    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124    60.990 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21/O
                         net (fo=1, routed)           0.570    61.560    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    61.684 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_8/O
                         net (fo=1, routed)           0.000    61.684    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_8_0[0]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    62.216    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    62.455 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[2]
                         net (fo=1, routed)           0.551    63.005    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_10[5]
    SLICE_X55Y58         LUT5 (Prop_lut5_I1_O)        0.302    63.307 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[29]_i_4/O
                         net (fo=3, routed)           0.895    64.203    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[29]
    SLICE_X58Y68         LUT6 (Prop_lut6_I5_O)        0.124    64.327 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_7/O
                         net (fo=1, routed)           0.000    64.327    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_7_n_0
    SLICE_X58Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    64.541 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[29]_i_3/O
                         net (fo=1, routed)           0.326    64.866    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[29]_i_3_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.297    65.163 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_1/O
                         net (fo=3, routed)           1.340    66.504    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[29]_i_1_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124    66.628 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_10/O
                         net (fo=1, routed)           0.403    67.031    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_10_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    67.155 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[29]_i_5/O
                         net (fo=1, routed)           0.351    67.505    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]_4
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    67.629 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[29]_i_1/O
                         net (fo=1, routed)           0.000    67.629    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[29]
    SLICE_X40Y43         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.683    81.996    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X40Y43         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]/C
                         clock pessimism              0.568    82.564    
                         clock uncertainty           -0.176    82.387    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.029    82.416    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[29]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -67.629    
  -------------------------------------------------------------------
                         slack                                 14.787    

Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.923ns  (logic 20.935ns (30.822%)  route 46.988ns (69.178%))
  Logic Levels:           71  (CARRY4=16 DSP48E1=2 LUT2=8 LUT3=2 LUT4=9 LUT5=8 LUT6=23 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 81.998 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    55.642 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[1]
                         net (fo=2, routed)           0.587    56.229    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[1]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.303    56.532 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_52/O
                         net (fo=1, routed)           0.000    56.532    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[1]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.065 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.065    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.388 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_27/O[1]
                         net (fo=28, routed)          1.021    58.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[5]
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.306    58.714 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155/O
                         net (fo=1, routed)           0.670    59.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    59.508 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124/O
                         net (fo=1, routed)           0.543    60.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74/O
                         net (fo=1, routed)           0.263    60.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.562 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42/O
                         net (fo=1, routed)           0.304    60.866    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124    60.990 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21/O
                         net (fo=1, routed)           0.570    61.560    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    61.684 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_8/O
                         net (fo=1, routed)           0.000    61.684    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_8_0[0]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    61.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/O[0]
                         net (fo=1, routed)           0.665    62.596    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/exponent_sub[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.299    62.895 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_8/O
                         net (fo=4, routed)           0.473    63.368    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[23]_i_2_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I2_O)        0.124    63.492 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/sreg[31]_i_31/O
                         net (fo=1, routed)           0.000    63.492    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[31]_i_23_0
    SLICE_X56Y55         MUXF7 (Prop_muxf7_I0_O)      0.209    63.701 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg_reg[31]_i_26/O
                         net (fo=1, routed)           0.599    64.300    chip_core/mprj/TopLevel/LUT/lut_arb/sreg_reg[31]_i_26_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.297    64.597 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[31]_i_23/O
                         net (fo=1, routed)           1.018    65.615    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[31]_i_23_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    65.739 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[31]_i_19/O
                         net (fo=1, routed)           0.302    66.041    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[31]_i_5
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.124    66.165 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[31]_i_12/O
                         net (fo=1, routed)           0.292    66.457    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[31]_7
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    66.581 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_5/O
                         net (fo=1, routed)           0.486    67.066    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_5_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124    67.190 r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_3/O
                         net (fo=1, routed)           0.000    67.190    chip_core/mprj/TopLevel/DMA/u_mm2s/pre_shifted_data[31]
    SLICE_X37Y44         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.685    81.998    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X37Y44         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[31]/C
                         clock pessimism              0.568    82.566    
                         clock uncertainty           -0.176    82.389    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029    82.418    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[31]
  -------------------------------------------------------------------
                         required time                         82.418    
                         arrival time                         -67.190    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.917ns  (logic 20.807ns (30.636%)  route 47.110ns (69.364%))
  Logic Levels:           69  (CARRY4=19 DSP48E1=2 LUT2=7 LUT3=2 LUT4=9 LUT5=9 LUT6=18 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 81.994 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    55.465 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[0]
                         net (fo=2, routed)           0.445    55.909    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[0]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.299    56.208 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    56.208    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[0]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    56.460 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=25, routed)          1.260    57.721    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[0]
    SLICE_X52Y52         LUT5 (Prop_lut5_I4_O)        0.323    58.044 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_21/O
                         net (fo=7, routed)           0.709    58.752    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_21_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    59.549 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.549    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_12_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.666 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.666    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[8]_i_21_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.783 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.001    59.784    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[12]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.901 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.901    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_29_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[20]_i_32/O[3]
                         net (fo=1, routed)           0.602    60.818    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[20]
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.307    61.125 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_13/O
                         net (fo=1, routed)           0.437    61.562    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_13_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    61.686 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8/O
                         net (fo=1, routed)           0.796    62.481    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124    62.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_4/O
                         net (fo=3, routed)           1.154    63.759    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[20]
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.883 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    63.883    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_7_n_0
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    64.100 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[20]_i_3/O
                         net (fo=1, routed)           0.433    64.534    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[20]_i_3_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.299    64.833 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_1/O
                         net (fo=3, routed)           1.432    66.264    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124    66.388 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_3/O
                         net (fo=2, routed)           0.646    67.035    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_3_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.150    67.185 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[20]_i_1/O
                         net (fo=1, routed)           0.000    67.185    chip_core/mprj/TopLevel/DMA/u_mm2s/D[9]
    SLICE_X43Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.681    81.994    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X43Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]/C
                         clock pessimism              0.568    82.562    
                         clock uncertainty           -0.176    82.385    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.075    82.460    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[20]
  -------------------------------------------------------------------
                         required time                         82.460    
                         arrival time                         -67.184    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.281ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.624ns  (logic 21.042ns (31.116%)  route 46.582ns (68.884%))
  Logic Levels:           69  (CARRY4=17 DSP48E1=2 LUT2=8 LUT3=2 LUT4=9 LUT5=8 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 81.833 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    55.642 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[1]
                         net (fo=2, routed)           0.587    56.229    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[1]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.303    56.532 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_52/O
                         net (fo=1, routed)           0.000    56.532    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[1]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.065 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.065    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.388 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_27/O[1]
                         net (fo=28, routed)          1.021    58.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[5]
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.306    58.714 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155/O
                         net (fo=1, routed)           0.670    59.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    59.508 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124/O
                         net (fo=1, routed)           0.543    60.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74/O
                         net (fo=1, routed)           0.263    60.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.562 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42/O
                         net (fo=1, routed)           0.304    60.866    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124    60.990 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21/O
                         net (fo=1, routed)           0.570    61.560    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    61.684 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_8/O
                         net (fo=1, routed)           0.000    61.684    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_8_0[0]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    62.216    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.438 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[0]
                         net (fo=1, routed)           0.645    63.082    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_10[3]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.325    63.407 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_7/O
                         net (fo=1, routed)           0.307    63.714    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_7_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.328    64.042 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_6/O
                         net (fo=3, routed)           0.679    64.721    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[27]
    SLICE_X58Y61         LUT6 (Prop_lut6_I5_O)        0.124    64.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_5/O
                         net (fo=1, routed)           0.598    65.443    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_5_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.124    65.567 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2/O
                         net (fo=3, routed)           1.201    66.768    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2_n_0
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.124    66.892 r  chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    66.892    chip_core/mprj/TopLevel/LUT/lut_arb/p_1_in[27]
    SLICE_X37Y51         FDRE                                         r  chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.520    81.833    chip_core/mprj/TopLevel/LUT/lut_arb/clk_out1
    SLICE_X37Y51         FDRE                                         r  chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[27]/C
                         clock pessimism              0.487    82.321    
                         clock uncertainty           -0.176    82.144    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)        0.029    82.173    chip_core/mprj/TopLevel/LUT/lut_arb/dataOut_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         82.173    
                         arrival time                         -66.892    
  -------------------------------------------------------------------
                         slack                                 15.281    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.890ns  (logic 20.491ns (30.182%)  route 47.399ns (69.818%))
  Logic Levels:           69  (CARRY4=19 DSP48E1=2 LUT2=7 LUT3=2 LUT4=8 LUT5=8 LUT6=20 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 81.999 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.750 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.750    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.864 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54/CO[3]
                         net (fo=1, routed)           0.001    55.865    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_54_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.087 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_76/O[0]
                         net (fo=2, routed)           0.656    56.742    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[8]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.299    57.041 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_80/O
                         net (fo=1, routed)           0.000    57.041    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[13]_i_16_0[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    57.554 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    57.554    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_43_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.671 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.788 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.788    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_29_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.027 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_16/O[2]
                         net (fo=68, routed)          1.189    59.216    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[22]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.301    59.517 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[22]_i_30/O
                         net (fo=7, routed)           1.020    60.538    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[22]_i_30_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I2_O)        0.124    60.662 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_29/O
                         net (fo=1, routed)           0.750    61.412    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_29_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.124    61.536 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_12/O
                         net (fo=1, routed)           0.938    62.473    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.124    62.597 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[19]_i_4/O
                         net (fo=3, routed)           1.059    63.656    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[19]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.780 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    63.780    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[19]_i_7_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    63.994 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[19]_i_3/O
                         net (fo=1, routed)           0.452    64.447    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[19]_i_3_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.297    64.744 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[19]_i_1/O
                         net (fo=3, routed)           1.460    66.204    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[19]_i_1_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124    66.328 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_3/O
                         net (fo=2, routed)           0.678    67.006    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_3_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.152    67.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[19]_i_1/O
                         net (fo=1, routed)           0.000    67.158    chip_core/mprj/TopLevel/DMA/u_mm2s/D[8]
    SLICE_X35Y48         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.686    81.999    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X35Y48         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]/C
                         clock pessimism              0.568    82.567    
                         clock uncertainty           -0.176    82.390    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.075    82.465    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[19]
  -------------------------------------------------------------------
                         required time                         82.465    
                         arrival time                         -67.158    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.344ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.805ns  (logic 20.781ns (30.648%)  route 47.024ns (69.352%))
  Logic Levels:           69  (CARRY4=19 DSP48E1=2 LUT2=7 LUT3=2 LUT4=9 LUT5=8 LUT6=19 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 81.994 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    55.465 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[0]
                         net (fo=2, routed)           0.445    55.909    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[0]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.299    56.208 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    56.208    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[0]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    56.460 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=25, routed)          1.260    57.721    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[0]
    SLICE_X52Y52         LUT5 (Prop_lut5_I4_O)        0.323    58.044 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_21/O
                         net (fo=7, routed)           0.709    58.752    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_21_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    59.549 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.549    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_12_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.666 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.666    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[8]_i_21_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.783 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.001    59.784    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[12]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.901 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.901    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_29_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[20]_i_32/O[3]
                         net (fo=1, routed)           0.602    60.818    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[20]
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.307    61.125 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_13/O
                         net (fo=1, routed)           0.437    61.562    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_13_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    61.686 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8/O
                         net (fo=1, routed)           0.796    62.481    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_8_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124    62.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[20]_i_4/O
                         net (fo=3, routed)           1.154    63.759    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[20]
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    63.883 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    63.883    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_7_n_0
    SLICE_X55Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    64.100 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[20]_i_3/O
                         net (fo=1, routed)           0.433    64.534    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[20]_i_3_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.299    64.833 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_1/O
                         net (fo=3, routed)           1.432    66.264    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[20]_i_1_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124    66.388 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_3/O
                         net (fo=2, routed)           0.560    66.948    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    67.072 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_1/O
                         net (fo=1, routed)           0.000    67.072    chip_core/mprj/TopLevel/DMA/u_mm2s/D[13]
    SLICE_X43Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.681    81.994    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X43Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]/C
                         clock pessimism              0.568    82.562    
                         clock uncertainty           -0.176    82.385    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.031    82.416    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[28]
  -------------------------------------------------------------------
                         required time                         82.416    
                         arrival time                         -67.072    
  -------------------------------------------------------------------
                         slack                                 15.344    

Slack (MET) :             15.370ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.826ns  (logic 21.156ns (31.192%)  route 46.670ns (68.808%))
  Logic Levels:           70  (CARRY4=20 DSP48E1=2 LUT2=7 LUT3=2 LUT4=9 LUT5=9 LUT6=18 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 81.997 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    55.465 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[0]
                         net (fo=2, routed)           0.445    55.909    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[0]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.299    56.208 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_53/O
                         net (fo=1, routed)           0.000    56.208    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[0]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    56.460 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/O[0]
                         net (fo=25, routed)          1.260    57.721    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[0]
    SLICE_X52Y52         LUT5 (Prop_lut5_I4_O)        0.323    58.044 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_21/O
                         net (fo=7, routed)           0.709    58.752    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[15]_i_21_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    59.549 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.549    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[4]_i_12_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.666 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.666    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[8]_i_21_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.783 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.001    59.784    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[12]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.901 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.901    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[16]_i_29_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.018 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.018    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[20]_i_32_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    60.341 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg_reg[22]_i_33/O[1]
                         net (fo=1, routed)           0.826    61.167    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/data23[22]
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.334    61.501 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[22]_i_18/O
                         net (fo=1, routed)           0.305    61.806    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[22]_i_18_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.326    62.132 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[22]_i_8/O
                         net (fo=1, routed)           0.447    62.579    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[22]_i_8_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    62.703 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[22]_i_4/O
                         net (fo=3, routed)           0.913    63.616    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[22]
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.124    63.740 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    63.740    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[22]_i_7_n_0
    SLICE_X56Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    63.954 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[22]_i_3/O
                         net (fo=1, routed)           0.452    64.406    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[22]_i_3_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.297    64.703 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[22]_i_1/O
                         net (fo=3, routed)           1.332    66.036    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[22]_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    66.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_3/O
                         net (fo=2, routed)           0.784    66.943    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_3_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.150    67.093 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[22]_i_1/O
                         net (fo=1, routed)           0.000    67.093    chip_core/mprj/TopLevel/DMA/u_mm2s/D[11]
    SLICE_X41Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.684    81.997    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X41Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]/C
                         clock pessimism              0.568    82.565    
                         clock uncertainty           -0.176    82.388    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.075    82.463    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[22]
  -------------------------------------------------------------------
                         required time                         82.463    
                         arrival time                         -67.093    
  -------------------------------------------------------------------
                         slack                                 15.370    

Slack (MET) :             15.374ns  (required time - arrival time)
  Source:                 chip_core/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        67.778ns  (logic 21.297ns (31.422%)  route 46.481ns (68.578%))
  Logic Levels:           70  (CARRY4=17 DSP48E1=2 LUT2=7 LUT3=2 LUT4=9 LUT5=7 LUT6=23 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 81.997 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.807    -0.733    chip_core/soc/core/clk_out1
    SLICE_X27Y18         FDRE                                         r  chip_core/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.314 r  chip_core/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=183, routed)         1.069     0.755    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.299     1.054 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_3/O
                         net (fo=18, routed)          1.353     2.408    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[29]
    SLICE_X17Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.532 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_1/O
                         net (fo=2, routed)           0.965     3.497    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2_0[4]
    SLICE_X23Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.621 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           1.015     4.636    chip_core/mprj/TopLevel/LUT/wb3_intf/strobe
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.760 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=112, routed)         1.606     6.366    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.490 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562/O
                         net (fo=128, routed)         2.215     8.705    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_562_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.829 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337/O
                         net (fo=2, routed)           1.735    10.565    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1337_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.689 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934/O
                         net (fo=1, routed)           0.502    11.190    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_934_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.716 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    11.716    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_563_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_300/CO[3]
                         net (fo=1, routed)           1.790    13.621    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f11/result2
    SLICE_X35Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.745 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155/O
                         net (fo=1, routed)           0.747    14.492    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_155_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.616 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_62/O
                         net (fo=10, routed)          1.165    15.781    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[10]_41
    SLICE_X37Y73         LUT2 (Prop_lut2_I1_O)        0.152    15.933 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20/O
                         net (fo=5, routed)           0.860    16.792    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_20_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.352    17.144 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31/O
                         net (fo=1, routed)           0.580    17.724    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_31_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.326    18.050 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.365    19.415    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.539 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         1.807    21.346    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X73Y79         LUT3 (Prop_lut3_I1_O)        0.118    21.464 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3/O
                         net (fo=1, routed)           1.005    22.470    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_9__3_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.326    22.796 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3/O
                         net (fo=1, routed)           0.000    22.796    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][30]_i_5__3_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    23.034 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3/O
                         net (fo=1, routed)           0.000    23.034    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_3_n_0
    SLICE_X72Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    23.138 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][30]_i_2__3/O
                         net (fo=4, routed)           1.605    24.743    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023[30]
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.316    25.059 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13/O
                         net (fo=1, routed)           0.848    25.907    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_13_n_0
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.124    26.031 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9/O
                         net (fo=5, routed)           0.691    26.721    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_carry__0_i_9_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I4_O)        0.124    26.845 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49/O
                         net (fo=1, routed)           0.423    27.268    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_49_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.392 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           1.224    28.616    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    32.652 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    32.654    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    34.172 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[30]
                         net (fo=28, routed)          1.251    35.423    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/P[0]
    SLICE_X56Y42         LUT4 (Prop_lut4_I1_O)        0.124    35.547 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46/O
                         net (fo=1, routed)           0.286    35.833    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_46_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    35.957 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44/O
                         net (fo=1, routed)           0.620    36.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_44_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.124    36.701 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.000    36.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.233 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.233    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_30_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.347 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.347    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.569 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_30/O[0]
                         net (fo=2, routed)           1.132    38.701    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.327    39.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40/O
                         net (fo=1, routed)           0.530    39.558    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_40_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.332    39.890 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28/O
                         net (fo=1, routed)           0.282    40.172    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.124    40.296 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_13/O
                         net (fo=40, routed)          1.254    41.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_28_0
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.150    41.700 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_18/O
                         net (fo=38, routed)          1.530    43.231    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__1_i_14
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.354    43.585 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17/O
                         net (fo=4, routed)           0.730    44.315    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_17_n_0
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.328    44.643 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.643    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.176 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.001    45.177    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.294 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.294    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.411 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.411    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.528 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=83, routed)          1.181    46.709    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    46.833 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_14/O
                         net (fo=5, routed)           0.739    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent[0]
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    47.696 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.696    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_68_0[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.209 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/CO[3]
                         net (fo=1, routed)           0.000    48.209    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.428 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry__0/O[0]
                         net (fo=41, routed)          0.709    49.137    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[4]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.295    49.432 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry__0_i_7/O
                         net (fo=1, routed)           0.000    49.432    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/wait_reg[21]_i_42[0]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    50.038 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry__0/O[3]
                         net (fo=1, routed)           0.595    50.633    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.306    50.939 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37/O
                         net (fo=88, routed)          1.224    52.163    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_37_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.124    52.287 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_17/O
                         net (fo=86, routed)          0.749    53.036    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_127
    SLICE_X56Y54         LUT2 (Prop_lut2_I1_O)        0.124    53.160 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_89/O
                         net (fo=26, routed)          0.778    53.937    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_53
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    54.061 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_118/O
                         net (fo=23, routed)          1.032    55.094    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry__0
    SLICE_X61Y48         LUT5 (Prop_lut5_I0_O)        0.124    55.218 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93/O
                         net (fo=1, routed)           0.000    55.218    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_93_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    55.642 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_49/O[1]
                         net (fo=2, routed)           0.587    56.229    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_16_0[1]
    SLICE_X60Y48         LUT2 (Prop_lut2_I1_O)        0.303    56.532 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_52/O
                         net (fo=1, routed)           0.000    56.532    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[4]_i_11_0[1]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.065 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    57.065    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_26_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    57.388 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_27/O[1]
                         net (fo=28, routed)          1.021    58.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0[5]
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.306    58.714 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155/O
                         net (fo=1, routed)           0.670    59.384    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_155_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.124    59.508 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124/O
                         net (fo=1, routed)           0.543    60.051    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_124_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.175 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74/O
                         net (fo=1, routed)           0.263    60.438    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_74_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.124    60.562 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42/O
                         net (fo=1, routed)           0.304    60.866    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_42_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124    60.990 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21/O
                         net (fo=1, routed)           0.570    61.560    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_21_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I2_O)        0.124    61.684 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_8/O
                         net (fo=1, routed)           0.000    61.684    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_8_0[0]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.216 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    62.216    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    62.529 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[3]
                         net (fo=1, routed)           0.411    62.940    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_10[6]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.306    63.246 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6/O
                         net (fo=3, routed)           0.867    64.113    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[30]
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124    64.237 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_10/O
                         net (fo=1, routed)           0.000    64.237    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_10_n_0
    SLICE_X58Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    64.451 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_i_4/O
                         net (fo=1, routed)           0.434    64.885    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_i_4_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I3_O)        0.297    65.182 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_1/O
                         net (fo=3, routed)           1.208    66.390    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_1_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    66.514 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_5/O
                         net (fo=1, routed)           0.407    66.921    chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_5_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    67.045 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_1/O
                         net (fo=1, routed)           0.000    67.045    chip_core/mprj/TopLevel/DMA/u_mm2s/D[14]
    SLICE_X41Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.684    81.997    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X41Y47         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/C
                         clock pessimism              0.568    82.565    
                         clock uncertainty           -0.176    82.388    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.031    82.419    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]
  -------------------------------------------------------------------
                         required time                         82.419    
                         arrival time                         -67.045    
  -------------------------------------------------------------------
                         slack                                 15.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.604    -0.560    chip_core/soc/core/clk_out1
    SLICE_X7Y50          FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206    -0.213    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X6Y50          RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.875    -0.798    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X6Y50          RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y50          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.237    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.670    -0.494    chip_core/soc/core/clk_out1
    SLICE_X3Y45          FDRE                                         r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228    -0.124    chip_core/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y45          RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.947    -0.726    chip_core/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X2Y45          RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism              0.246    -0.481    
    SLICE_X2Y45          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.171    chip_core/soc/core/storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.670    -0.494    chip_core/soc/core/clk_out1
    SLICE_X3Y45          FDRE                                         r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228    -0.124    chip_core/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y45          RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.947    -0.726    chip_core/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X2Y45          RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism              0.246    -0.481    
    SLICE_X2Y45          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.171    chip_core/soc/core/storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y14     chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y14     chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y15     chip_core/mprj/TopLevel/SD/fifo_b_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y15     chip_core/mprj/TopLevel/SD/fifo_b_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y10     chip_core/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y10     chip_core/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y9      chip_core/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y9      chip_core/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y6      chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y6      chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X38Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y47     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       27.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_1_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        13.317ns  (logic 0.524ns (3.935%)  route 12.793ns (96.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)       12.793    54.073    chip_core/mprj/debug/Q[0]
    SLICE_X18Y24         FDCE                                         f  chip_core/mprj/debug/debug_reg_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.672    81.985    chip_core/mprj/debug/clk_out1
    SLICE_X18Y24         FDCE                                         r  chip_core/mprj/debug/debug_reg_1_reg[0]/C
                         clock pessimism              0.487    82.472    
                         clock uncertainty           -0.176    82.296    
    SLICE_X18Y24         FDCE (Recov_fdce_C_CLR)     -0.405    81.891    chip_core/mprj/debug/debug_reg_1_reg[0]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -54.073    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        13.317ns  (logic 0.524ns (3.935%)  route 12.793ns (96.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)       12.793    54.073    chip_core/mprj/debug/Q[0]
    SLICE_X18Y24         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.672    81.985    chip_core/mprj/debug/clk_out1
    SLICE_X18Y24         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[0]/C
                         clock pessimism              0.487    82.472    
                         clock uncertainty           -0.176    82.296    
    SLICE_X18Y24         FDCE (Recov_fdce_C_CLR)     -0.405    81.891    chip_core/mprj/debug/debug_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -54.073    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/wbs_dat_o_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        13.317ns  (logic 0.524ns (3.935%)  route 12.793ns (96.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)       12.793    54.073    chip_core/mprj/debug/Q[0]
    SLICE_X18Y24         FDCE                                         f  chip_core/mprj/debug/wbs_dat_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.672    81.985    chip_core/mprj/debug/clk_out1
    SLICE_X18Y24         FDCE                                         r  chip_core/mprj/debug/wbs_dat_o_reg[0]/C
                         clock pessimism              0.487    82.472    
                         clock uncertainty           -0.176    82.296    
    SLICE_X18Y24         FDCE (Recov_fdce_C_CLR)     -0.405    81.891    chip_core/mprj/debug/wbs_dat_o_reg[0]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -54.073    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             28.562ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/wbs_ack_o_reg/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        12.576ns  (logic 0.524ns (4.167%)  route 12.052ns (95.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 81.988 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)       12.052    53.332    chip_core/mprj/debug/Q[0]
    SLICE_X17Y22         FDCE                                         f  chip_core/mprj/debug/wbs_ack_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.675    81.988    chip_core/mprj/debug/clk_out1
    SLICE_X17Y22         FDCE                                         r  chip_core/mprj/debug/wbs_ack_o_reg/C
                         clock pessimism              0.487    82.475    
                         clock uncertainty           -0.176    82.299    
    SLICE_X17Y22         FDCE (Recov_fdce_C_CLR)     -0.405    81.894    chip_core/mprj/debug/wbs_ack_o_reg
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -53.332    
  -------------------------------------------------------------------
                         slack                                 28.562    

Slack (MET) :             29.981ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_ack_o_reg/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        11.163ns  (logic 0.524ns (4.694%)  route 10.639ns (95.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 81.994 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)       10.639    51.919    chip_core/housekeeping/Q[0]
    SLICE_X17Y32         FDCE                                         f  chip_core/housekeeping/wb_ack_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.681    81.994    chip_core/housekeeping/clk_out1
    SLICE_X17Y32         FDCE                                         r  chip_core/housekeeping/wb_ack_o_reg/C
                         clock pessimism              0.487    82.481    
                         clock uncertainty           -0.176    82.305    
    SLICE_X17Y32         FDCE (Recov_fdce_C_CLR)     -0.405    81.900    chip_core/housekeeping/wb_ack_o_reg
  -------------------------------------------------------------------
                         required time                         81.900    
                         arrival time                         -51.919    
  -------------------------------------------------------------------
                         slack                                 29.981    

Slack (MET) :             31.558ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        9.590ns  (logic 0.524ns (5.464%)  route 9.066ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 81.998 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)        9.066    50.346    chip_core/housekeeping/Q[0]
    SLICE_X27Y38         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.685    81.998    chip_core/housekeeping/clk_out1
    SLICE_X27Y38         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[0]/C
                         clock pessimism              0.487    82.485    
                         clock uncertainty           -0.176    82.309    
    SLICE_X27Y38         FDCE (Recov_fdce_C_CLR)     -0.405    81.904    chip_core/housekeeping/wbbd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -50.346    
  -------------------------------------------------------------------
                         slack                                 31.558    

Slack (MET) :             31.558ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[1]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        9.590ns  (logic 0.524ns (5.464%)  route 9.066ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 81.998 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)        9.066    50.346    chip_core/housekeeping/Q[0]
    SLICE_X27Y38         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.685    81.998    chip_core/housekeeping/clk_out1
    SLICE_X27Y38         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[1]/C
                         clock pessimism              0.487    82.485    
                         clock uncertainty           -0.176    82.309    
    SLICE_X27Y38         FDCE (Recov_fdce_C_CLR)     -0.405    81.904    chip_core/housekeeping/wbbd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -50.346    
  -------------------------------------------------------------------
                         slack                                 31.558    

Slack (MET) :             31.558ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[2]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        9.590ns  (logic 0.524ns (5.464%)  route 9.066ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 81.998 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)        9.066    50.346    chip_core/housekeeping/Q[0]
    SLICE_X27Y38         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.685    81.998    chip_core/housekeeping/clk_out1
    SLICE_X27Y38         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[2]/C
                         clock pessimism              0.487    82.485    
                         clock uncertainty           -0.176    82.309    
    SLICE_X27Y38         FDCE (Recov_fdce_C_CLR)     -0.405    81.904    chip_core/housekeeping/wbbd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -50.346    
  -------------------------------------------------------------------
                         slack                                 31.558    

Slack (MET) :             31.700ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[7]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        9.449ns  (logic 0.524ns (5.546%)  route 8.925ns (94.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 81.999 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)        8.925    50.205    chip_core/housekeeping/Q[0]
    SLICE_X27Y39         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.686    81.999    chip_core/housekeeping/clk_out1
    SLICE_X27Y39         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[7]/C
                         clock pessimism              0.487    82.486    
                         clock uncertainty           -0.176    82.310    
    SLICE_X27Y39         FDCE (Recov_fdce_C_CLR)     -0.405    81.905    chip_core/housekeeping/wbbd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         81.905    
                         arrival time                         -50.205    
  -------------------------------------------------------------------
                         slack                                 31.700    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        9.278ns  (logic 0.524ns (5.648%)  route 8.754ns (94.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 81.999 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 40.756 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.629    40.756    chip_core/clock_ctrl/clk_out1
    SLICE_X14Y77         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDPE (Prop_fdpe_C_Q)         0.524    41.280 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9582, routed)        8.754    50.034    chip_core/housekeeping/Q[0]
    SLICE_X27Y40         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       1.686    81.999    chip_core/housekeeping/clk_out1
    SLICE_X27Y40         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[3]/C
                         clock pessimism              0.487    82.486    
                         clock uncertainty           -0.176    82.310    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.405    81.905    chip_core/housekeeping/wbbd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         81.905    
                         arrival time                         -50.034    
  -------------------------------------------------------------------
                         slack                                 31.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_10_reg/PRE
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.451%)  route 0.432ns (65.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.631    -0.533    chip_core/soc/core/clk_out1
    SLICE_X13Y28         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.321    chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_1
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.099    -0.222 f  chip_core/soc/core/VexRiscv/dataCache_1/lineLoader_wordIndex[2]_i_2/O
                         net (fo=129, routed)         0.349     0.126    chip_core/soc/core/VexRiscv/reset0
    SLICE_X10Y17         FDPE                                         f  chip_core/soc/core/VexRiscv/_zz_10_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.908    -0.765    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X10Y17         FDPE                                         r  chip_core/soc/core/VexRiscv/_zz_10_reg/C
                         clock pessimism              0.272    -0.494    
    SLICE_X10Y17         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.565    chip_core/soc/core/VexRiscv/_zz_10_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 chip_core/soc/core/int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/DebugPlugin_stepIt_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.164ns (20.590%)  route 0.632ns (79.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.625    -0.539    chip_core/soc/core/clk_out1
    SLICE_X30Y25         FDRE                                         r  chip_core/soc/core/int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.375 f  chip_core/soc/core/int_rst_reg/Q
                         net (fo=1064, routed)        0.632     0.258    chip_core/soc/core/VexRiscv/DebugPlugin_haltedByBreak_reg_0
    SLICE_X31Y15         FDCE                                         f  chip_core/soc/core/VexRiscv/DebugPlugin_stepIt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.906    -0.767    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X31Y15         FDCE                                         r  chip_core/soc/core/VexRiscv/DebugPlugin_stepIt_reg/C
                         clock pessimism              0.272    -0.496    
    SLICE_X31Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    chip_core/soc/core/VexRiscv/DebugPlugin_stepIt_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_dBus_rsp_valid_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.227ns (26.313%)  route 0.636ns (73.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.631    -0.533    chip_core/soc/core/clk_out1
    SLICE_X13Y28         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.321    chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_1
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.099    -0.222 f  chip_core/soc/core/VexRiscv/dataCache_1/lineLoader_wordIndex[2]_i_2/O
                         net (fo=129, routed)         0.552     0.330    chip_core/soc/core/VexRiscv/reset0
    SLICE_X19Y10         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_dBus_rsp_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.914    -0.759    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X19Y10         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_dBus_rsp_valid_reg/C
                         clock pessimism              0.272    -0.488    
    SLICE_X19Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    chip_core/soc/core/VexRiscv/_zz_dBus_rsp_valid_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 chip_core/soc/core/int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/DebugPlugin_disableEbreak_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.164ns (18.017%)  route 0.746ns (81.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.625    -0.539    chip_core/soc/core/clk_out1
    SLICE_X30Y25         FDRE                                         r  chip_core/soc/core/int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.375 f  chip_core/soc/core/int_rst_reg/Q
                         net (fo=1064, routed)        0.746     0.372    chip_core/soc/core/VexRiscv/DebugPlugin_haltedByBreak_reg_0
    SLICE_X34Y15         FDCE                                         f  chip_core/soc/core/VexRiscv/DebugPlugin_disableEbreak_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.905    -0.768    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X34Y15         FDCE                                         r  chip_core/soc/core/VexRiscv/DebugPlugin_disableEbreak_reg/C
                         clock pessimism              0.272    -0.497    
    SLICE_X34Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    chip_core/soc/core/VexRiscv/DebugPlugin_disableEbreak_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 chip_core/soc/core/int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/DebugPlugin_godmode_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.164ns (18.017%)  route 0.746ns (81.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.625    -0.539    chip_core/soc/core/clk_out1
    SLICE_X30Y25         FDRE                                         r  chip_core/soc/core/int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.375 f  chip_core/soc/core/int_rst_reg/Q
                         net (fo=1064, routed)        0.746     0.372    chip_core/soc/core/VexRiscv/DebugPlugin_haltedByBreak_reg_0
    SLICE_X34Y15         FDCE                                         f  chip_core/soc/core/VexRiscv/DebugPlugin_godmode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.905    -0.768    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X34Y15         FDCE                                         r  chip_core/soc/core/VexRiscv/DebugPlugin_godmode_reg/C
                         clock pessimism              0.272    -0.497    
    SLICE_X34Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    chip_core/soc/core/VexRiscv/DebugPlugin_godmode_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 chip_core/soc/core/int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/DebugPlugin_haltIt_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.164ns (18.017%)  route 0.746ns (81.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.625    -0.539    chip_core/soc/core/clk_out1
    SLICE_X30Y25         FDRE                                         r  chip_core/soc/core/int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.375 f  chip_core/soc/core/int_rst_reg/Q
                         net (fo=1064, routed)        0.746     0.372    chip_core/soc/core/VexRiscv/DebugPlugin_haltedByBreak_reg_0
    SLICE_X34Y15         FDCE                                         f  chip_core/soc/core/VexRiscv/DebugPlugin_haltIt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.905    -0.768    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X34Y15         FDCE                                         r  chip_core/soc/core/VexRiscv/DebugPlugin_haltIt_reg/C
                         clock pessimism              0.272    -0.497    
    SLICE_X34Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    chip_core/soc/core/VexRiscv/DebugPlugin_haltIt_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 chip_core/soc/core/int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/DebugPlugin_debugUsed_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.164ns (18.117%)  route 0.741ns (81.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.625    -0.539    chip_core/soc/core/clk_out1
    SLICE_X30Y25         FDRE                                         r  chip_core/soc/core/int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.375 f  chip_core/soc/core/int_rst_reg/Q
                         net (fo=1064, routed)        0.741     0.367    chip_core/soc/core/VexRiscv/DebugPlugin_haltedByBreak_reg_0
    SLICE_X33Y17         FDCE                                         f  chip_core/soc/core/VexRiscv/DebugPlugin_debugUsed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.904    -0.769    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X33Y17         FDCE                                         r  chip_core/soc/core/VexRiscv/DebugPlugin_debugUsed_reg/C
                         clock pessimism              0.272    -0.498    
    SLICE_X33Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.590    chip_core/soc/core/VexRiscv/DebugPlugin_debugUsed_reg
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/serial_resetn_pre_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.350%)  route 0.842ns (85.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.574    -0.590    chip_core/por_fpga/clk_out1
    SLICE_X15Y92         FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.842     0.392    chip_core/housekeeping/por
    SLICE_X35Y93         FDCE                                         f  chip_core/housekeeping/serial_resetn_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.841    -0.832    chip_core/housekeeping/clk_out1
    SLICE_X35Y93         FDCE                                         r  chip_core/housekeeping/serial_resetn_pre_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X35Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    chip_core/housekeeping/serial_resetn_pre_reg
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]_inv/PRE
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.350%)  route 0.842ns (85.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.574    -0.590    chip_core/por_fpga/clk_out1
    SLICE_X15Y92         FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.842     0.392    chip_core/housekeeping/por
    SLICE_X35Y93         FDPE                                         f  chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.841    -0.832    chip_core/housekeeping/clk_out1
    SLICE_X35Y93         FDPE                                         r  chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]_inv/C
                         clock pessimism              0.275    -0.557    
    SLICE_X35Y93         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.652    chip_core/housekeeping/FSM_sequential_xfer_state_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_dBusWishbone_ADR_reg[0]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.227ns (22.653%)  route 0.775ns (77.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.631    -0.533    chip_core/soc/core/clk_out1
    SLICE_X13Y28         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.321    chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_1
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.099    -0.222 f  chip_core/soc/core/VexRiscv/dataCache_1/lineLoader_wordIndex[2]_i_2/O
                         net (fo=129, routed)         0.692     0.469    chip_core/soc/core/VexRiscv/reset0
    SLICE_X20Y10         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_dBusWishbone_ADR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=13538, routed)       0.914    -0.759    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X20Y10         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_dBusWishbone_ADR_reg[0]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X20Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    chip_core/soc/core/VexRiscv/_zz_dBusWishbone_ADR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  1.049    





