// Seed: 3050910826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output uwire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : ""] id_10 = id_4;
  logic id_11;
  assign id_9 = 1;
  localparam id_12 = 1'h0;
endmodule
module module_1 #(
    parameter id_16 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4[id_16 : 1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire _id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_24,
      id_2,
      id_14,
      id_14,
      id_13,
      id_8,
      id_22,
      id_15,
      id_24
  );
  assign modCall_1.id_9 = 0;
  inout tri id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = -1 - 1'b0;
endmodule
