// Seed: 3971568694
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4
);
  logic id_6;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input uwire id_8,
    input uwire id_9,
    output supply1 id_10,
    output wire id_11,
    input wand id_12,
    input tri id_13,
    output supply1 id_14,
    input wire id_15,
    input tri0 id_16,
    output supply1 id_17
);
  assign id_17 = id_1;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_9,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
