# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tesis_v1.srcs/sources_1/new/config_ofdm.vhd" \
"../../../../tesis_v1.srcs/sources_1/new/control_memoria.vhd" \
"../../../../tesis_v1.srcs/sources_1/new/memoria.vhd" \
"../../../../tesis_v1.srcs/sim_1/new/memoria_tb.vhd" \

# Do not sort compile order
nosort
