Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 11 13:25:29 2022
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file projectTop_control_sets_placed.rpt
| Design       : projectTop
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            7 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           12 |
| No           | No                    | Yes                    |             158 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           18 |
| Yes          | No                    | Yes                    |             200 |           36 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------+------------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------+------------------------+------------------+----------------+
|  clk125_BUFG      | uart/uesp/TxD_i_1_n_0          | btn_IBUF[1]            |                1 |              2 |
|  div/clk          | servo/servocnt/output_i_2_n_0  | servo/servocnt/output0 |                1 |              2 |
|  clk125_BUFG      | disp/bcd/bcd_data[19]_i_1_n_0  |                        |                2 |              8 |
|  clk125_BUFG      | disp/bcd/bcd_data[31]_i_1_n_0  |                        |                3 |              8 |
|  clk125_BUFG      | disp/bcd/bcd_data[15]_i_1_n_0  |                        |                3 |              8 |
|  clk125_BUFG      | disp/bcd/bcd_data[23]_i_1_n_0  |                        |                2 |              8 |
|  clk125_BUFG      | disp/bcd/bcd_data[27]_i_1_n_0  |                        |                3 |              8 |
|  clk125_BUFG      | disp/bcd/sh_counter            |                        |                1 |              8 |
|  clk125_BUFG      | uart/uesp/bit_count[3]_i_1_n_0 | btn_IBUF[1]            |                1 |              8 |
|  clk125_BUFG      |                                | ust/trig/AR[0]         |                2 |             12 |
|  clk125_BUFG      | ust/cntrl/out[4]               | btn_IBUF[1]            |                4 |             12 |
|  clk125_BUFG      | uart/uesp/txbuff[6]_i_1_n_0    | btn_IBUF[1]            |                3 |             14 |
|  clk125_BUFG      |                                |                        |                7 |             20 |
|  clk125_BUFG      | disp/bcd/bcd_data[11]_i_1_n_0  |                        |                4 |             24 |
|  clk125_BUFG      | disp/cntrl/E[0]                | btn_IBUF[1]            |                3 |             24 |
|  clk125_BUFG      | uart/uesp/baud_count           | btn_IBUF[1]            |                4 |             24 |
|  clk125_BUFG      | ust/cntrl/out[2]               | btn_IBUF[1]            |                5 |             26 |
|  clk125_BUFG      | ust/cntrl/out[1]               | btn_IBUF[1]            |                4 |             26 |
|  clk125_BUFG      | ust/cntrl/out[3]               | btn_IBUF[1]            |                5 |             32 |
|  clk125_BUFG      | disp/cntrl/bcdload             | btn_IBUF[1]            |                6 |             32 |
|  ust/cntrl/out[3] |                                |                        |                5 |             32 |
|  div/clk          |                                | btn_IBUF[1]            |                4 |             32 |
|  clk125_BUFG      |                                | btn_IBUF[1]            |                8 |             54 |
|  mclk_IBUF_BUFG   |                                | btn_IBUF[1]            |                8 |             60 |
+-------------------+--------------------------------+------------------------+------------------+----------------+


