--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.688ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X61Y55.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (0.988 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y53.B6      net (fanout=1)        0.621   XLXN_559<28>
    SLICE_X59Y53.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X59Y53.C6      net (fanout=32)       0.105   Data_in<28>
    SLICE_X59Y53.CMUX    Tilo                  0.244   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X61Y54.B2      net (fanout=13)       0.841   Disp_num<28>
    SLICE_X61Y54.B       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X61Y54.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X61Y54.A       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X61Y55.B5      net (fanout=1)        0.233   U6/XLXN_390<4>
    SLICE_X61Y55.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux10811
    SLICE_X61Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X61Y55.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (2.225ns logic, 2.264ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 7)
  Clock Path Skew:      -0.320ns (0.988 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y53.B6      net (fanout=1)        0.621   XLXN_559<28>
    SLICE_X59Y53.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X59Y53.C6      net (fanout=32)       0.105   Data_in<28>
    SLICE_X59Y53.CMUX    Tilo                  0.244   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X61Y53.B4      net (fanout=13)       0.350   Disp_num<28>
    SLICE_X61Y53.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X61Y54.B4      net (fanout=2)        0.321   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X61Y54.B       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X61Y54.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X61Y54.A       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X61Y55.B5      net (fanout=1)        0.233   U6/XLXN_390<4>
    SLICE_X61Y55.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux10811
    SLICE_X61Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X61Y55.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (2.268ns logic, 2.094ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 7)
  Clock Path Skew:      -0.320ns (0.988 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y54.B6      net (fanout=1)        0.588   XLXN_559<31>
    SLICE_X60Y54.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X60Y54.C6      net (fanout=32)       0.110   Data_in<31>
    SLICE_X60Y54.CMUX    Tilo                  0.244   Data_in<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X59Y54.A4      net (fanout=13)       0.388   Disp_num<31>
    SLICE_X59Y54.A       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X61Y54.B6      net (fanout=2)        0.309   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X61Y54.B       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X61Y54.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X61Y54.A       Tilo                  0.043   U6/XLXN_390<6>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X61Y55.B5      net (fanout=1)        0.233   U6/XLXN_390<4>
    SLICE_X61Y55.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux10811
    SLICE_X61Y55.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X61Y55.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (2.268ns logic, 2.092ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X62Y50.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y49.B6      net (fanout=1)        0.367   XLXN_559<15>
    SLICE_X62Y49.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X62Y49.C6      net (fanout=32)       0.112   Data_in<15>
    SLICE_X62Y49.CMUX    Tilo                  0.239   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X62Y48.A3      net (fanout=13)       0.771   Disp_num<15>
    SLICE_X62Y48.A       Tilo                  0.043   Data_in<12>
                                                       U6/SM1/HTS4/MSEG/XLXI_8
    SLICE_X63Y48.B4      net (fanout=1)        0.342   U6/SM1/HTS4/MSEG/XLXN_28
    SLICE_X63Y48.B       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X62Y50.B6      net (fanout=1)        0.311   U6/XLXN_390<39>
    SLICE_X62Y50.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X62Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X62Y50.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (2.190ns logic, 2.147ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y49.B6      net (fanout=1)        0.367   XLXN_559<15>
    SLICE_X62Y49.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X62Y49.C6      net (fanout=32)       0.112   Data_in<15>
    SLICE_X62Y49.CMUX    Tilo                  0.239   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X64Y48.A5      net (fanout=13)       0.480   Disp_num<15>
    SLICE_X64Y48.A       Tilo                  0.043   U6/XLXN_390<37>
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X63Y48.B6      net (fanout=2)        0.391   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X63Y48.B       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X62Y50.B6      net (fanout=1)        0.311   U6/XLXN_390<39>
    SLICE_X62Y50.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X62Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X62Y50.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (2.190ns logic, 1.905ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y49.B5      net (fanout=1)        0.412   XLXN_559<13>
    SLICE_X63Y49.B       Tilo                  0.043   Data_in<13>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X63Y49.C6      net (fanout=32)       0.105   Data_in<13>
    SLICE_X63Y49.CMUX    Tilo                  0.244   Data_in<13>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X64Y48.A3      net (fanout=12)       0.418   Disp_num<13>
    SLICE_X64Y48.A       Tilo                  0.043   U6/XLXN_390<37>
                                                       U6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X63Y48.B6      net (fanout=2)        0.391   U6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X63Y48.B       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X62Y50.B6      net (fanout=1)        0.311   U6/XLXN_390<39>
    SLICE_X62Y50.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/M2/mux9611
    SLICE_X62Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X62Y50.CLK     Tas                  -0.021   U6/M2/buffer<40>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (2.195ns logic, 1.881ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_21 (SLICE_X55Y52.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y49.B6      net (fanout=1)        0.413   XLXN_559<23>
    SLICE_X59Y49.B       Tilo                  0.043   Data_in<23>
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X59Y49.C6      net (fanout=32)       0.104   Data_in<23>
    SLICE_X59Y49.CMUX    Tilo                  0.244   Data_in<23>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X55Y49.C4      net (fanout=13)       0.646   Disp_num<23>
    SLICE_X55Y49.C       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_20
    SLICE_X54Y50.B6      net (fanout=2)        0.393   U6/SM1/HTS2/MSEG/XLXN_74
    SLICE_X54Y50.B       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_49
    SLICE_X55Y52.B5      net (fanout=1)        0.244   U6/XLXN_390<21>
    SLICE_X55Y52.B       Tilo                  0.043   U6/M2/buffer<21>
                                                       U6/M2/mux7711
    SLICE_X55Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<21>
    SLICE_X55Y52.CLK     Tas                   0.009   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (2.225ns logic, 2.032ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y50.B6      net (fanout=1)        0.454   XLXN_559<20>
    SLICE_X56Y50.B       Tilo                  0.043   Data_in<20>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X56Y50.C6      net (fanout=32)       0.109   Data_in<20>
    SLICE_X56Y50.CMUX    Tilo                  0.244   Data_in<20>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X55Y49.C6      net (fanout=13)       0.457   Disp_num<20>
    SLICE_X55Y49.C       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_20
    SLICE_X54Y50.B6      net (fanout=2)        0.393   U6/SM1/HTS2/MSEG/XLXN_74
    SLICE_X54Y50.B       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_49
    SLICE_X55Y52.B5      net (fanout=1)        0.244   U6/XLXN_390<21>
    SLICE_X55Y52.B       Tilo                  0.043   U6/M2/buffer<21>
                                                       U6/M2/mux7711
    SLICE_X55Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<21>
    SLICE_X55Y52.CLK     Tas                   0.009   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (2.225ns logic, 1.889ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO22  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y49.B6      net (fanout=1)        0.444   XLXN_559<22>
    SLICE_X61Y49.B       Tilo                  0.043   Data_in<22>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X61Y49.C6      net (fanout=32)       0.104   Data_in<22>
    SLICE_X61Y49.CMUX    Tilo                  0.244   Data_in<22>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X55Y49.C5      net (fanout=13)       0.448   Disp_num<22>
    SLICE_X55Y49.C       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_20
    SLICE_X54Y50.B6      net (fanout=2)        0.393   U6/SM1/HTS2/MSEG/XLXN_74
    SLICE_X54Y50.B       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_49
    SLICE_X55Y52.B5      net (fanout=1)        0.244   U6/XLXN_390<21>
    SLICE_X55Y52.B       Tilo                  0.043   U6/M2/buffer<21>
                                                       U6/M2/mux7711
    SLICE_X55Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<21>
    SLICE_X55Y52.CLK     Tas                   0.009   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (2.225ns logic, 1.865ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_38 (SLICE_X67Y49.C5), 64 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_39 (FF)
  Destination:          U6/M2/buffer_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.751 - 0.487)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_39 to U6/M2/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y50.AQ      Tcko                  0.118   U6/M2/buffer<40>
                                                       U6/M2/buffer_39
    SLICE_X67Y49.D5      net (fanout=2)        0.181   U6/M2/buffer<39>
    SLICE_X67Y49.D       Tilo                  0.028   U6/M2/buffer<38>
                                                       U6/M2/mux9511
    SLICE_X67Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<38>
    SLICE_X67Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<38>
                                                       U6/M2/buffer_38_rstpot
                                                       U6/M2/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.113ns logic, 0.256ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.235ns (0.751 - 0.516)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y55.AQ      Tcko                  0.100   SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X67Y49.D2      net (fanout=66)       0.617   SW_OK<0>
    SLICE_X67Y49.D       Tilo                  0.028   U6/M2/buffer<38>
                                                       U6/M2/mux9511
    SLICE_X67Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<38>
    SLICE_X67Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<38>
                                                       U6/M2/buffer_38_rstpot
                                                       U6/M2/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.095ns logic, 0.692ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 2)
  Clock Path Skew:      0.261ns (0.751 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X67Y49.D4      net (fanout=74)       0.772   U6/M2/state_FSM_FFd2
    SLICE_X67Y49.D       Tilo                  0.028   U6/M2/buffer<38>
                                                       U6/M2/mux9511
    SLICE_X67Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<38>
    SLICE_X67Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<38>
                                                       U6/M2/buffer_38_rstpot
                                                       U6/M2/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.095ns logic, 0.847ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_22 (SLICE_X55Y50.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.673 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.CQ      Tcko                  0.100   U6/M2/buffer<23>
                                                       U6/M2/buffer_23
    SLICE_X55Y50.D5      net (fanout=2)        0.135   U6/M2/buffer<23>
    SLICE_X55Y50.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X55Y50.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X55Y50.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.095ns logic, 0.210ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.320 - 0.297)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X55Y50.D4      net (fanout=74)       0.590   U6/M2/state_FSM_FFd2
    SLICE_X55Y50.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X55Y50.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X55Y50.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.095ns logic, 0.665ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 2)
  Clock Path Skew:      0.157ns (0.673 - 0.516)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y55.AQ      Tcko                  0.100   SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X55Y50.D3      net (fanout=66)       0.765   SW_OK<0>
    SLICE_X55Y50.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X55Y50.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X55Y50.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.095ns logic, 0.840ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X53Y48.A4), 86 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_21 (FF)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.747 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_21 to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y52.AQ      Tcko                  0.100   U6/M2/buffer<21>
                                                       U6/M2/buffer_21
    SLICE_X53Y48.B6      net (fanout=2)        0.210   U6/M2/buffer<21>
    SLICE_X53Y48.B       Tilo                  0.028   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X53Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X53Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.096ns logic, 0.323ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (0.747 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X53Y48.B4      net (fanout=74)       0.654   U6/M2/state_FSM_FFd2
    SLICE_X53Y48.B       Tilo                  0.028   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X53Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X53Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.096ns logic, 0.767ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (0.747 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X53Y48.B1      net (fanout=73)       0.660   U6/M2/state_FSM_FFd1
    SLICE_X53Y48.B       Tilo                  0.028   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X53Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X53Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.096ns logic, 0.773ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.976|    4.844|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2183 connections

Design statistics:
   Minimum period:   9.688ns{1}   (Maximum frequency: 103.220MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 22 21:35:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 721 MB



