{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667317290305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667317290306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 22:41:30 2022 " "Processing started: Tue Nov 01 22:41:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667317290306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667317290306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667317290306 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1667317290559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "Lab3.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290591 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter4bit.v(8) " "Verilog HDL information at counter4bit.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "counter4bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/counter4bit.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1667317290592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4bit " "Found entity 1: counter4bit" {  } { { "counter4bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/counter4bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit_parameter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4bit_parameter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4bit_parameter " "Found entity 1: counter4bit_parameter" {  } { { "counter4bit_parameter.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/counter4bit_parameter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8bit_parameter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter8bit_parameter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter8bit_parameter " "Found entity 1: counter8bit_parameter" {  } { { "counter8bit_parameter.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/counter8bit_parameter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8bit_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file counter8bit_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter8bit_LPM " "Found entity 1: counter8bit_LPM" {  } { { "counter8bit_LPM.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/counter8bit_LPM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodebcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decodebcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeBCD " "Found entity 1: decodeBCD" {  } { { "decodeBCD.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/decodeBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex7 HEX7 showhex.v(2) " "Verilog HDL Declaration information at showhex.v(2): object \"hex7\" differs only in case from object \"HEX7\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex6 HEX6 showhex.v(3) " "Verilog HDL Declaration information at showhex.v(3): object \"hex6\" differs only in case from object \"HEX6\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex5 HEX5 showhex.v(4) " "Verilog HDL Declaration information at showhex.v(4): object \"hex5\" differs only in case from object \"HEX5\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex4 HEX4 showhex.v(5) " "Verilog HDL Declaration information at showhex.v(5): object \"hex4\" differs only in case from object \"HEX4\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex3 HEX3 showhex.v(6) " "Verilog HDL Declaration information at showhex.v(6): object \"hex3\" differs only in case from object \"HEX3\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex2 HEX2 showhex.v(7) " "Verilog HDL Declaration information at showhex.v(7): object \"hex2\" differs only in case from object \"HEX2\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex1 HEX1 showhex.v(8) " "Verilog HDL Declaration information at showhex.v(8): object \"hex1\" differs only in case from object \"HEX1\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex0 HEX0 showhex.v(9) " "Verilog HDL Declaration information at showhex.v(9): object \"hex0\" differs only in case from object \"HEX0\" in the same scope" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1667317290598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showhex.v 1 1 " "Found 1 design units, including 1 entities, in source file showhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 showhex " "Found entity 1: showhex" {  } { { "showhex.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file counterbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterBCD " "Found entity 1: counterBCD" {  } { { "counterBCD.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/counterBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1s.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock1s " "Found entity 1: clock1s" {  } { { "clock1s.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/clock1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showhex1.v 1 1 " "Found 1 design units, including 1 entities, in source file showhex1.v" { { "Info" "ISGN_ENTITY_NAME" "1 showhex1 " "Found entity 1: showhex1" {  } { { "showhex1.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodigitbcdcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file twodigitbcdcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 twodigitBCDcounter " "Found entity 1: twodigitBCDcounter" {  } { { "twodigitBCDcounter.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/twodigitBCDcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock24h.v 1 1 " "Found 1 design units, including 1 entities, in source file clock24h.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock24h " "Found entity 1: clock24h" {  } { { "clock24h.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/clock24h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBCD " "Found entity 1: decoderBCD" {  } { { "decoderBCD.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/decoderBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667317290606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667317290606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk clock24h.v(26) " "Verilog HDL Implicit Net warning at clock24h.v(26): created implicit net for \"clk\"" {  } { { "clock24h.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/clock24h.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667317290606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "showhex1.v(8) " "Verilog HDL Instantiation warning at showhex1.v(8): instance has no name" {  } { { "showhex1.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1667317290606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "showhex1.v(9) " "Verilog HDL Instantiation warning at showhex1.v(9): instance has no name" {  } { { "showhex1.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex1.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1667317290606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "showhex1.v(10) " "Verilog HDL Instantiation warning at showhex1.v(10): instance has no name" {  } { { "showhex1.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/showhex1.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1667317290606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counterBCD " "Elaborating entity \"counterBCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667317290627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counterBCD.v(11) " "Verilog HDL assignment warning at counterBCD.v(11): truncated value with size 32 to match size of target (4)" {  } { { "counterBCD.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab3/counterBCD.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667317290628 "|clock24h|twodigitBCDcounter:BCD_h|counterBCD:bcd0"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CE213-TKHTSHDL/TH/Lab3/output_files/Lab3.map.smsg " "Generated suppressed messages file D:/CE213-TKHTSHDL/TH/Lab3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1667317290870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1667317290925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667317290925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1667317290944 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1667317290944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1667317290944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1667317290944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667317290958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 22:41:30 2022 " "Processing ended: Tue Nov 01 22:41:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667317290958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667317290958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667317290958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667317290958 ""}
