

================================================================
== Vitis HLS Report for 'corr_accel'
================================================================
* Date:           Sun Nov 20 09:08:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37152|    37152|  0.372 ms|  0.372 ms|  37153|  37153|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_recv_data_burst_fu_185  |recv_data_burst  |     8203|     8203|  82.030 us|  82.030 us|   8203|   8203|       no|
        |grp_compute_fu_208          |compute          |    20738|    20738|   0.207 ms|   0.207 ms|  20738|  20738|       no|
        |grp_send_data_burst_fu_217  |send_data_burst  |     8203|     8203|  82.030 us|  82.030 us|   8203|   8203|       no|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     4|    1900|    5634|    0|
|Memory           |       32|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|    1381|    -|
|Register         |        -|     -|     268|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       32|     4|    2168|    7017|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    ~0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |grp_compute_fu_208          |compute          |        0|   4|  267|   336|    0|
    |control_s_axi_U             |control_s_axi    |        0|   0|  316|   552|    0|
    |data_m_axi_U                |data_m_axi       |        0|   0|  764|  1460|    0|
    |grp_recv_data_burst_fu_185  |recv_data_burst  |        0|   0|  273|  1647|    0|
    |grp_send_data_burst_fu_217  |send_data_burst  |        0|   0|  280|  1639|    0|
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |Total                       |                 |        0|   4| 1900|  5634|    0|
    +----------------------------+-----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |reg_file_U     |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_1_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_2_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_3_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_4_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_5_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_6_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_7_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_8_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_9_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_10_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_11_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_12_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_13_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_14_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_15_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                            |       32|  0|   0|    0| 32768|  256|    16|       524288|
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state9  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  54|         10|    1|         10|
    |data_ARVALID          |   9|          2|    1|          2|
    |data_AWVALID          |   9|          2|    1|          2|
    |data_BREADY           |   9|          2|    1|          2|
    |data_RREADY           |   9|          2|    1|          2|
    |data_WVALID           |   9|          2|    1|          2|
    |reg_file_10_address0  |  14|          3|   11|         33|
    |reg_file_10_address1  |  14|          3|   11|         33|
    |reg_file_10_ce0       |  14|          3|    1|          3|
    |reg_file_10_ce1       |  14|          3|    1|          3|
    |reg_file_10_we0       |   9|          2|    1|          2|
    |reg_file_10_we1       |   9|          2|    1|          2|
    |reg_file_11_address0  |  14|          3|   11|         33|
    |reg_file_11_address1  |  14|          3|   11|         33|
    |reg_file_11_ce0       |  14|          3|    1|          3|
    |reg_file_11_ce1       |  14|          3|    1|          3|
    |reg_file_11_we0       |   9|          2|    1|          2|
    |reg_file_11_we1       |   9|          2|    1|          2|
    |reg_file_12_address0  |  14|          3|   11|         33|
    |reg_file_12_address1  |  14|          3|   11|         33|
    |reg_file_12_ce0       |  14|          3|    1|          3|
    |reg_file_12_ce1       |  14|          3|    1|          3|
    |reg_file_12_we0       |   9|          2|    1|          2|
    |reg_file_12_we1       |   9|          2|    1|          2|
    |reg_file_13_address0  |  14|          3|   11|         33|
    |reg_file_13_address1  |  14|          3|   11|         33|
    |reg_file_13_ce0       |  14|          3|    1|          3|
    |reg_file_13_ce1       |  14|          3|    1|          3|
    |reg_file_13_we0       |   9|          2|    1|          2|
    |reg_file_13_we1       |   9|          2|    1|          2|
    |reg_file_14_address0  |  14|          3|   11|         33|
    |reg_file_14_address1  |  14|          3|   11|         33|
    |reg_file_14_ce0       |  14|          3|    1|          3|
    |reg_file_14_ce1       |  14|          3|    1|          3|
    |reg_file_14_we0       |   9|          2|    1|          2|
    |reg_file_14_we1       |   9|          2|    1|          2|
    |reg_file_15_address0  |  14|          3|   11|         33|
    |reg_file_15_address1  |  14|          3|   11|         33|
    |reg_file_15_ce0       |  14|          3|    1|          3|
    |reg_file_15_ce1       |  14|          3|    1|          3|
    |reg_file_15_we0       |   9|          2|    1|          2|
    |reg_file_15_we1       |   9|          2|    1|          2|
    |reg_file_1_address0   |  14|          3|   11|         33|
    |reg_file_1_address1   |  14|          3|   11|         33|
    |reg_file_1_ce0        |  14|          3|    1|          3|
    |reg_file_1_ce1        |  14|          3|    1|          3|
    |reg_file_1_we0        |   9|          2|    1|          2|
    |reg_file_1_we1        |   9|          2|    1|          2|
    |reg_file_2_address0   |  14|          3|   11|         33|
    |reg_file_2_address1   |  14|          3|   11|         33|
    |reg_file_2_ce0        |  14|          3|    1|          3|
    |reg_file_2_ce1        |  14|          3|    1|          3|
    |reg_file_2_we0        |   9|          2|    1|          2|
    |reg_file_2_we1        |   9|          2|    1|          2|
    |reg_file_3_address0   |  14|          3|   11|         33|
    |reg_file_3_address1   |  14|          3|   11|         33|
    |reg_file_3_ce0        |  14|          3|    1|          3|
    |reg_file_3_ce1        |  14|          3|    1|          3|
    |reg_file_3_we0        |   9|          2|    1|          2|
    |reg_file_3_we1        |   9|          2|    1|          2|
    |reg_file_4_address0   |  20|          4|   11|         44|
    |reg_file_4_address1   |  14|          3|   11|         33|
    |reg_file_4_ce0        |  20|          4|    1|          4|
    |reg_file_4_ce1        |  14|          3|    1|          3|
    |reg_file_4_d0         |  14|          3|   16|         48|
    |reg_file_4_we0        |  14|          3|    1|          3|
    |reg_file_4_we1        |   9|          2|    1|          2|
    |reg_file_5_address0   |  20|          4|   11|         44|
    |reg_file_5_address1   |  14|          3|   11|         33|
    |reg_file_5_ce0        |  20|          4|    1|          4|
    |reg_file_5_ce1        |  14|          3|    1|          3|
    |reg_file_5_d0         |  14|          3|   16|         48|
    |reg_file_5_we0        |  14|          3|    1|          3|
    |reg_file_5_we1        |   9|          2|    1|          2|
    |reg_file_6_address0   |  20|          4|   11|         44|
    |reg_file_6_address1   |  14|          3|   11|         33|
    |reg_file_6_ce0        |  20|          4|    1|          4|
    |reg_file_6_ce1        |  14|          3|    1|          3|
    |reg_file_6_we0        |   9|          2|    1|          2|
    |reg_file_6_we1        |   9|          2|    1|          2|
    |reg_file_7_address0   |  20|          4|   11|         44|
    |reg_file_7_address1   |  14|          3|   11|         33|
    |reg_file_7_ce0        |  20|          4|    1|          4|
    |reg_file_7_ce1        |  14|          3|    1|          3|
    |reg_file_7_we0        |   9|          2|    1|          2|
    |reg_file_7_we1        |   9|          2|    1|          2|
    |reg_file_8_address0   |  14|          3|   11|         33|
    |reg_file_8_address1   |  14|          3|   11|         33|
    |reg_file_8_ce0        |  14|          3|    1|          3|
    |reg_file_8_ce1        |  14|          3|    1|          3|
    |reg_file_8_we0        |   9|          2|    1|          2|
    |reg_file_8_we1        |   9|          2|    1|          2|
    |reg_file_9_address0   |  14|          3|   11|         33|
    |reg_file_9_address1   |  14|          3|   11|         33|
    |reg_file_9_ce0        |  14|          3|    1|          3|
    |reg_file_9_ce1        |  14|          3|    1|          3|
    |reg_file_9_we0        |   9|          2|    1|          2|
    |reg_file_9_we1        |   9|          2|    1|          2|
    |reg_file_address0     |  20|          4|   11|         44|
    |reg_file_address1     |  14|          3|   11|         33|
    |reg_file_ce0          |  20|          4|    1|          4|
    |reg_file_ce1          |  14|          3|    1|          3|
    |reg_file_we0          |   9|          2|    1|          2|
    |reg_file_we1          |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |1381|        294|  454|       1394|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   9|   0|    9|          0|
    |data_in_read_reg_245                     |  64|   0|   64|          0|
    |data_out_read_reg_240                    |  64|   0|   64|          0|
    |end_time_1_data_reg                      |  64|   0|   64|          0|
    |end_time_1_vld_reg                       |   0|   0|    1|          1|
    |grp_compute_fu_208_ap_start_reg          |   1|   0|    1|          0|
    |grp_recv_data_burst_fu_185_ap_start_reg  |   1|   0|    1|          0|
    |grp_send_data_burst_fu_217_ap_start_reg  |   1|   0|    1|          0|
    |start_time_1_data_reg                    |  64|   0|   64|          0|
    |start_time_1_vld_reg                     |   0|   0|    1|          1|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 268|   0|  270|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    corr_accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    corr_accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    corr_accel|  return value|
|m_axi_data_AWVALID     |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_AWREADY     |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_AWADDR      |  out|   64|       m_axi|          data|       pointer|
|m_axi_data_AWID        |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_AWLEN       |  out|    8|       m_axi|          data|       pointer|
|m_axi_data_AWSIZE      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_AWBURST     |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_AWLOCK      |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_AWCACHE     |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_AWPROT      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_AWQOS       |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_AWREGION    |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_AWUSER      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WVALID      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WREADY      |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_WDATA       |  out|   64|       m_axi|          data|       pointer|
|m_axi_data_WSTRB       |  out|    8|       m_axi|          data|       pointer|
|m_axi_data_WLAST       |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WID         |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_WUSER       |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_ARVALID     |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_ARREADY     |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_ARADDR      |  out|   64|       m_axi|          data|       pointer|
|m_axi_data_ARID        |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_ARLEN       |  out|    8|       m_axi|          data|       pointer|
|m_axi_data_ARSIZE      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_ARBURST     |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_ARLOCK      |  out|    2|       m_axi|          data|       pointer|
|m_axi_data_ARCACHE     |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_ARPROT      |  out|    3|       m_axi|          data|       pointer|
|m_axi_data_ARQOS       |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_ARREGION    |  out|    4|       m_axi|          data|       pointer|
|m_axi_data_ARUSER      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_RVALID      |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RREADY      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_RDATA       |   in|   64|       m_axi|          data|       pointer|
|m_axi_data_RLAST       |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RID         |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RUSER       |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_RRESP       |   in|    2|       m_axi|          data|       pointer|
|m_axi_data_BVALID      |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_BREADY      |  out|    1|       m_axi|          data|       pointer|
|m_axi_data_BRESP       |   in|    2|       m_axi|          data|       pointer|
|m_axi_data_BID         |   in|    1|       m_axi|          data|       pointer|
|m_axi_data_BUSER       |   in|    1|       m_axi|          data|       pointer|
|counter                |   in|   64|     ap_none|       counter|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

