// Seed: 1805700227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  wire id_13 = id_7;
  always @(id_2 == id_10 or posedge id_11) begin : LABEL_0
    if (id_2 << id_5) id_1 <= 'b0 == (1);
  end
endmodule
module module_1;
  always @(*) id_1 <= 1 == 1;
  wor id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  tri0 id_3 = 1;
endmodule
