0.6
2018.1
Apr  4 2018
18:43:17
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sim_1/new/tb_array.sv,1598405668,systemVerilog,,,,tb_array,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/ip/dsp_macro_xbip_dsp48_macro_0_0/sim/dsp_macro_xbip_dsp48_macro_0_0.vhd,1599522371,vhdl,,,,dsp_macro_xbip_dsp48_macro_0_0,,,,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/bd/import_me/sim/dsp_macro.v,1599522380,verilog,,,,dsp_macro,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/add.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/array.sv,,add,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/array.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv,,array,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff_enbl.sv,,dff,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dff_enbl.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dsp_macro_wrapper.sv,,dff_enbl,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/dsp_macro_wrapper.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_pe.sv,,dsp_macro_wrapper,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_pe.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_quad_mac.sv,,int8_pe,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/int8_quad_mac.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mul.sv,,int8_quad_mac,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sources_1/imports/import_me/mul.sv,1599522186,systemVerilog,,/home/libano/vivado/systolic_2x2_ip/systolic_2x2_ip.srcs/sim_1/new/tb_array.sv,,mul,,xil_defaultlib,/opt/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
