Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: sort.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sort.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sort"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : sort
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/sort_mem is now defined in a different file.  It was defined in "C:/hlocal/p5_lab10_pst22_gii2b/ipcore_dir/sort_mem.vhd", and is now defined in "C:/hlocal/p5_lab10_pst22_gii2b/ipcore_dir/sort_mem_synth.vhd".
Compiling vhdl file "C:/hlocal/p5_lab10_pst22_gii2b/ipcore_dir/sort_mem_synth.vhd" in Library work.
Architecture spartan3 of Entity sort_mem is up to date.
Compiling vhdl file "C:/hlocal/p5_lab10_pst22_gii2b/cd.vhd" in Library work.
Entity <cd> compiled.
Entity <cd> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/hlocal/p5_lab10_pst22_gii2b/uc.vhd" in Library work.
Architecture rtl of Entity uc is up to date.
Compiling vhdl file "C:/hlocal/p5_lab10_pst22_gii2b/sort.vhd" in Library work.
Architecture struct of Entity sort is up to date.
Compiling vhdl file "C:/hlocal/p5_lab10_pst22_gii2b/ipcore_dir/sort_mem.vhd" in Library work.
Architecture sort_mem_a of Entity sort_mem is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sort> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <cd> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <uc> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <sort_mem> in library <work> (architecture <spartan3>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sort> in library <work> (Architecture <struct>).
Entity <sort> analyzed. Unit <sort> generated.

Analyzing Entity <cd> in library <work> (Architecture <rtl>).
Entity <cd> analyzed. Unit <cd> generated.

Analyzing Entity <sort_mem> in library <work> (Architecture <spartan3>).
Entity <sort_mem> analyzed. Unit <sort_mem> generated.

Analyzing Entity <uc> in library <work> (Architecture <rtl>).
Entity <uc> analyzed. Unit <uc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uc>.
    Related source file is "C:/hlocal/p5_lab10_pst22_gii2b/uc.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 99 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <current_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 47 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 10-bit register for signal <current_state>.
Unit <uc> synthesized.


Synthesizing Unit <sort_mem>.
    Related source file is "C:/hlocal/p5_lab10_pst22_gii2b/ipcore_dir/sort_mem_synth.vhd".
WARNING:Xst:647 - Input <wea<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <web<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clka> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dina> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dinb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <douta> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <doutb> is never assigned. Tied to value 0000.
Unit <sort_mem> synthesized.


Synthesizing Unit <cd>.
    Related source file is "C:/hlocal/p5_lab10_pst22_gii2b/cd.vhd".
    Found 5-bit adder for signal <add>.
    Found 5-bit comparator less for signal <cmp_i$cmp_lt0000> created at line 170.
    Found 5-bit comparator less for signal <cmp_j$cmp_lt0000> created at line 182.
    Found 4-bit comparator less for signal <cmp_mem$cmp_lt0000> created at line 194.
    Found 5-bit up counter for signal <cntri>.
    Found 5-bit up counter for signal <cntrj>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <cd> synthesized.


Synthesizing Unit <sort>.
    Related source file is "C:/hlocal/p5_lab10_pst22_gii2b/sort.vhd".
Unit <sort> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 1
 10-bit register                                       : 1
# Comparators                                          : 3
 4-bit comparator less                                 : 1
 5-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 3
 4-bit comparator less                                 : 1
 5-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sort> ...

Optimizing unit <cd> ...

Optimizing unit <uc> ...
WARNING:Xst:1293 - FF/Latch <i_uc/current_state_7> has a constant value of 0 in block <sort>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sort, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sort.ngr
Top Level Output File Name         : sort
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 27
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 6
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 9
#      LUT4_D                      : 1
#      LUT4_L                      : 1
# FlipFlops/Latches                : 19
#      FDC                         : 8
#      FDCE                        : 10
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       14  out of   7680     0%  
 Number of Slice Flip Flops:             19  out of  15360     0%  
 Number of 4 input LUTs:                 26  out of  15360     0%  
 Number of IOs:                          18
 Number of bonded IOBs:                   8  out of    173     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------+------------------------+-------+
Control Signal                                      | Buffer(FF name)        | Load  |
----------------------------------------------------+------------------------+-------+
i_cd/rst_n_inv(i_uc/current_state_Acst_inv1_INV_0:O)| NONE(i_cd/cntri_0)     | 19    |
----------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.814ns (Maximum Frequency: 262.192MHz)
   Minimum input arrival time before clock: 2.410ns
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.814ns (frequency: 262.192MHz)
  Total number of paths / destination ports: 105 / 29
-------------------------------------------------------------------------
Delay:               3.814ns (Levels of Logic = 2)
  Source:            i_uc/current_state_9 (FF)
  Destination:       i_cd/cntrj_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_uc/current_state_9 to i_cd/cntrj_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.626   1.074  i_uc/current_state_9 (i_uc/current_state_9)
     LUT3:I0->O            8   0.479   0.980  i_uc/ctrl<2>1 (ctrl<2>)
     LUT3:I2->O            1   0.479   0.000  i_cd/Mcount_cntrj_xor<1>11 (i_cd/Mcount_cntrj1)
     FDCE:D                    0.176          i_cd/cntrj_1
    ----------------------------------------
    Total                      3.814ns (1.760ns logic, 2.054ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.410ns (Levels of Logic = 2)
  Source:            ini (PAD)
  Destination:       i_uc/current_state_0 (FF)
  Destination Clock: clk rising

  Data Path: ini to i_uc/current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  ini_IBUF (ini_IBUF)
     LUT4:I0->O            1   0.479   0.000  i_uc/next_state<0>1 (i_uc/next_state<0>)
     FDP:D                     0.176          i_uc/current_state_0
    ----------------------------------------
    Total                      2.410ns (1.370ns logic, 1.040ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            i_uc/current_state_0 (FF)
  Destination:       fin (PAD)
  Source Clock:      clk rising

  Data Path: i_uc/current_state_0 to fin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.626   0.771  i_uc/current_state_0 (i_uc/current_state_0)
     OBUF:I->O                 4.909          fin_OBUF (fin)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.91 secs
 
--> 

Total memory usage is 264284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

