
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.196889                       # Number of seconds simulated
sim_ticks                                196888628000                       # Number of ticks simulated
final_tick                               196888628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 512769                       # Simulator instruction rate (inst/s)
host_op_rate                                   865602                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3595853699                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660344                       # Number of bytes of host memory used
host_seconds                                    54.75                       # Real time elapsed on the host
sim_insts                                    28076312                       # Number of instructions simulated
sim_ops                                      47395439                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          890624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             914432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     33104640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33104640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            13916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        517260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             517260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             120921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4523491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4644412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        120921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           120921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       168138914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168138914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       168138914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            120921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4523491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            172783326                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4694184                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2829231                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           165                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           105                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35865247                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        393777256                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28076312                       # Number of instructions committed
system.cpu.committedOps                      47395439                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47359315                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      619562                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056703                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47359315                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90090059                       # number of times the integer registers were read
system.cpu.num_int_register_writes           38409781                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22457876                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            17259326                       # number of times the CC registers were written
system.cpu.num_mem_refs                       7523412                       # number of memory refs
system.cpu.num_load_insts                     4694181                       # Number of load instructions
system.cpu.num_store_insts                    2829231                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  393777256                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6320353                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 34703      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                  39636346     83.63%     83.70% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     84.12% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.12% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::MemRead                  4694125      9.90%     94.03% # Class of executed instruction
system.cpu.op_class::MemWrite                 2828816      5.97%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47395439                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.025054                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7523415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.305973                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.025054                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.992236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15091798                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15091798                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4655710                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4655710                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       841243                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         841243                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       5496953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5496953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5496953                       # number of overall hits
system.cpu.dcache.overall_hits::total         5496953                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38474                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1987988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1987988                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2026462                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2026462                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2026462                       # number of overall misses
system.cpu.dcache.overall_misses::total       2026462                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4629758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4629758500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 150791562000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 150791562000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 155421320500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 155421320500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 155421320500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 155421320500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4694184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4694184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2829231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2829231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7523415                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7523415                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7523415                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7523415                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008196                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.702660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.702660                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.269354                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.269354                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.269354                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.269354                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 120334.732547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 120334.732547                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75851.344173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75851.344173                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 76695.896839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76695.896839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 76695.896839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76695.896839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11013                       # number of writebacks
system.cpu.dcache.writebacks::total             11013                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38474                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1987988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1987988                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2026462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2026462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2026462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2026462                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4591284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4591284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 148803574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 148803574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 153394858500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 153394858500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 153394858500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 153394858500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.702660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.702660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.269354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.269354                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.269354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.269354                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 119334.732547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 119334.732547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74851.344173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74851.344173                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75695.896839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75695.896839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75695.896839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75695.896839                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44456                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           282.268093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35865247                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          96411.954301                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   282.268093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.551305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.551305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71730866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71730866                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35864875                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35864875                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35864875                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35864875                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35864875                       # number of overall hits
system.cpu.icache.overall_hits::total        35864875                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          372                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           372                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          372                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            372                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          372                       # number of overall misses
system.cpu.icache.overall_misses::total           372                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    105482500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    105482500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    105482500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    105482500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    105482500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    105482500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35865247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35865247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35865247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35865247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35865247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35865247                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 283555.107527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 283555.107527                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 283555.107527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 283555.107527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 283555.107527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 283555.107527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           55                       # number of writebacks
system.cpu.icache.writebacks::total                55                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105110500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105110500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105110500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105110500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105110500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 282555.107527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 282555.107527                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 282555.107527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 282555.107527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 282555.107527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 282555.107527                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1981.308085                       # Cycle average of tags in use
system.l2.tags.total_refs                     4068139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    168.963700                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         27.309083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1953.998466                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.954101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967436                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32569205                       # Number of tag accesses
system.l2.tags.data_accesses                 32569205                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11013                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11013                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         1996796                       # number of WriteClean hits
system.l2.WriteClean_hits::total              1996796                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data            991339                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               991339                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    56                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21163                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21219                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21219                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21219                       # number of overall hits
system.l2.overall_hits::total                   21219                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data          990155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             990155                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6438                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              372                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17311                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 372                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23749                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24121                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                372                       # number of overall misses
system.l2.overall_misses::cpu.data              23749                       # number of overall misses
system.l2.overall_misses::total                 24121                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 132102594500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 132102594500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   3209320000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3209320000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    104539500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104539500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4311042500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4311042500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     104539500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7520362500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7624902000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    104539500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7520362500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7624902000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      1996796                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          1996796                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       1981494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1981494                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               372                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             44968                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45340                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              372                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            44968                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45340                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499701                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499701                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991377                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.449940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449940                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.528131                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532003                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.528131                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532003                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 133416.075766                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 133416.075766                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 498496.427462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 498496.427462                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 281020.161290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 281020.161290                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 249034.862226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 249034.862226                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 281020.161290                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 316660.175165                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 316110.526098                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 281020.161290                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 316660.175165                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 316110.526098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21645                       # number of writebacks
system.l2.writebacks::total                     21645                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data       990155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        990155                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6438                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          372                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17311                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17311                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24121                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 122201044500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 122201044500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3144940000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3144940000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    100819500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100819500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   4137932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4137932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    100819500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7282872500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7383692000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    100819500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7282872500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7383692000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499701                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499701                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.449940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.449940                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.528131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.528131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532003                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 123416.075766                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 123416.075766                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 488496.427462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 488496.427462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 271020.161290                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 271020.161290                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 239034.862226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 239034.862226                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 271020.161290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 306660.175165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 306110.526098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 271020.161290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 306660.175165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 306110.526098                       # average overall mshr miss latency
system.l2.replacements                          22029                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3746.957213                       # Cycle average of tags in use
system.l3.tags.total_refs                     2036769                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     29086                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     70.025751                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      786.751714                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         52.264133                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       2907.941367                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.192078                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.012760                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.709947                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.914784                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3509                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   8187986                       # Number of tag accesses
system.l3.tags.data_accesses                  8187986                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21645                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21645                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         1003709                       # number of WriteClean hits
system.l3.WriteClean_hits::total              1003709                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data            493572                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               493572                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 17                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           9758                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              9758                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  9775                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9775                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 9775                       # number of overall hits
system.l3.overall_hits::total                    9775                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data          496639                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total             496639                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6365                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6365                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          372                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         7553                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            7925                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 372                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               13918                       # number of demand (read+write) misses
system.l3.demand_misses::total                  14290                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                372                       # number of overall misses
system.l3.overall_misses::cpu.data              13918                       # number of overall misses
system.l3.overall_misses::total                 14290                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 105950495492                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 105950495492                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   3072040500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3072040500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     96727500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3805719500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3902447000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      96727500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6877760000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6974487500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     96727500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6877760000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6974487500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21645                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21645                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      1003709                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          1003709                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data        990211                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           990211                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6382                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6382                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          372                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17311                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17683                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               372                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23693                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24065                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              372                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23693                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24065                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.501549                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.501549                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997336                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997336                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.436312                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.448171                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.587431                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.593808                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.587431                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.593808                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 213335.029049                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 213335.029049                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 482645.797329                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 482645.797329                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 260020.161290                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 503868.595260                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 492422.334385                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 260020.161290                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 494162.954447                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 488067.704689                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 260020.161290                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 494162.954447                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 488067.704689                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17796                       # number of writebacks
system.l3.writebacks::total                     17796                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data       496639                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total        496639                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6365                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6365                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          372                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         7553                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         7925                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            372                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          13918                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             14290                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           372                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         13918                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            14290                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 101112267990                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 101112267990                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3008390500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3008390500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     93007500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3730189500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3823197000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     93007500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6738580000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6831587500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     93007500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6738580000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6831587500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.501549                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.501549                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997336                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997336                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.436312                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.448171                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.587431                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.593808                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.587431                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.593808                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 203593.088722                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 203593.088722                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 472645.797329                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 472645.797329                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 250020.161290                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 493868.595260                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 482422.334385                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 250020.161290                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 484162.954447                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 478067.704689                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 250020.161290                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 484162.954447                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 478067.704689                       # average overall mshr miss latency
system.l3.replacements                          24990                       # number of replacements
system.membus.snoop_filter.tot_requests        531782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       517494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17795                       # Transaction distribution
system.membus.trans_dist::WriteClean           499465                       # Transaction distribution
system.membus.trans_dist::CleanEvict               58                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           496641                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6363                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7925                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1042535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1042535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1042535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     34019072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     34019072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34019072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            510929                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  510929    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              510929                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3656215500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72981000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2071346                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2026006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1508717                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1508717                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           55                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         3499970                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40970                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1981494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1981494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38474                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6094176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6094975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    131377728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131405056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1541187                       # Total snoops (count)
system.tol2bus.snoopTraffic                  98154240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3568021                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.422844                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2059304     57.72%     57.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1508717     42.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3568021                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4041935498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            558000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1058199002                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1036060                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1011991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         515449                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       515449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 196888628000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17683                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        39441                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         1503174                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            7289                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          990211                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         990211                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6382                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6382                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17683                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3054001                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     67162816                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          524455                       # Total snoops (count)
system.tol3bus.snoopTraffic                  33104704                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1538739                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.334981                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471984                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1023290     66.50%     66.50% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 515449     33.50%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1538739                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2045296420                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         531203021                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
