/* Verilog module instantiation template generated by SCUBA Diamond (64-bit) 3.11.0.396.4 */
/* Module Version: 5.7 */
/* Sun Oct 13 11:59:06 2019 */

/* parameterized module instance */
clock_pll __ (.CLKI( ), .CLKOP( ));
