// Generated by CIRCT unknown git version
module Arbiter8_L1DataWriteReq(	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  output         io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_0_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_1_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_2_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_3_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_4_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_5_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_6_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [7:0]   io_in_7_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [11:0]  io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [127:0] io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input          io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output         io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [7:0]   io_out_bits_way_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [11:0]  io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [127:0] io_out_bits_data	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
);

  wire _grant_T = io_in_0_valid | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_1 = _grant_T | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_2 = _grant_T_1 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_3 = _grant_T_2 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _grant_T_4 = _grant_T_3 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire _io_out_valid_T = _grant_T_4 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_in_0_ready = io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19]
  assign io_in_2_ready = ~_grant_T & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_3_ready = ~_grant_T_1 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_4_ready = ~_grant_T_2 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_5_ready = ~_grant_T_3 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_6_ready = ~_grant_T_4 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_in_7_ready = ~_io_out_valid_T & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19]
  assign io_out_valid = _io_out_valid_T | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :133:7, :154:31]
  assign io_out_bits_way_en = io_in_0_valid ? io_in_0_bits_way_en : io_in_1_valid ? io_in_1_bits_way_en : io_in_2_valid ? io_in_2_bits_way_en : io_in_3_valid ? io_in_3_bits_way_en : io_in_4_valid ? io_in_4_bits_way_en : io_in_5_valid ? io_in_5_bits_way_en : io_in_6_valid ? io_in_6_bits_way_en : io_in_7_bits_way_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : io_in_1_valid ? io_in_1_bits_addr : io_in_2_valid ? io_in_2_bits_addr : io_in_3_valid ? io_in_3_bits_addr : io_in_4_valid ? io_in_4_bits_addr : io_in_5_valid ? io_in_5_bits_addr : io_in_6_valid ? io_in_6_bits_addr : io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_data = io_in_0_valid ? io_in_0_bits_data : io_in_1_valid ? io_in_1_bits_data : io_in_2_valid ? io_in_2_bits_data : io_in_3_valid ? io_in_3_bits_data : io_in_4_valid ? io_in_4_bits_data : io_in_5_valid ? io_in_5_bits_data : io_in_6_valid ? io_in_6_bits_data : io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
endmodule

