module ram1(input clk, input wren,input rden,input [3:0]address,input [127:0] datain, output reg[127:0] dataout);

reg [[127:0] mem [15:0];
always @(posedge clk)
begin
if(wren)
begin
mem[address] <= data;
end
dataout<=mem[address];
end
endmodule