m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/ELEC240/FPGA_Labs/06-Sequential_Logic_Components/Task01-01-D-Latch
Euop_dlatch
Z1 w1610365459
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/git/ELEC240/FPGA_Labs/06-Sequential_Logic_Components/Task01-01-D-Latch/dlatch.vhd
Z7 FC:/git/ELEC240/FPGA_Labs/06-Sequential_Logic_Components/Task01-01-D-Latch/dlatch.vhd
l0
L7
VND9T?<e8<jIekm[8T<b]f3
!s100 ]mQ=n0oZZT1Y;T@a<zSLA3
Z8 OV;C;10.5b;63
33
Z9 !s110 1610365465
!i10b 1
Z10 !s108 1610365464.000000
Z11 !s90 -reportprogress|300|-work|work|C:/git/ELEC240/FPGA_Labs/06-Sequential_Logic_Components/Task01-01-D-Latch/dlatch.vhd|
Z12 !s107 C:/git/ELEC240/FPGA_Labs/06-Sequential_Logic_Components/Task01-01-D-Latch/dlatch.vhd|
!i113 1
Z13 o-work work
Z14 tExplicit 1 NoCoverage 1 CvgOpt 0
Adlatch_v1
R2
R3
R4
R5
DEx4 work 10 uop_dlatch 0 22 ND9T?<e8<jIekm[8T<b]f3
l19
L18
Z15 Vb[fjLORUdf@29RdbMOOfW2
Z16 !s100 OMkHHg_?7z1kHNdeM[=Pa1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
