Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: lab4dpath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab4dpath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab4dpath"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : lab4dpath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/mult12x12l3.v" in library work
Compiling verilog file "lab4dpath.v" in library work
Module <mult12x12l3> compiled
Module <lab4dpath> compiled
No errors in compilation
Analysis of file <"lab4dpath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab4dpath> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab4dpath>.
WARNING:Xst:2211 - "ipcore_dir/mult12x12l3.v" line 57: Instantiating black box module <mult12x12l3>.
WARNING:Xst:2211 - "ipcore_dir/mult12x12l3.v" line 58: Instantiating black box module <mult12x12l3>.
WARNING:Xst:2211 - "ipcore_dir/mult12x12l3.v" line 59: Instantiating black box module <mult12x12l3>.
Module <lab4dpath> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <i1> in unit <lab4dpath>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <i1> in unit <lab4dpath>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <i2> in unit <lab4dpath>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <i2> in unit <lab4dpath>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <i3> in unit <lab4dpath>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <i3> in unit <lab4dpath>.
    Set property "SYN_NOPRUNE = 1" for unit <mult12x12l3>.
    Set property "SYN_NOPRUNE = 1" for unit <mult12x12l3>.
    Set property "SYN_NOPRUNE = 1" for unit <mult12x12l3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lab4dpath>.
    Related source file is "lab4dpath.v".
WARNING:Xst:646 - Signal <t3<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t3<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t2<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t2<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t1<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t1<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s2<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <p3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <p2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <p1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <d1>.
    Found 10-bit register for signal <d2>.
    Found 10-bit register for signal <d3>.
    Found 10-bit register for signal <q1>.
    Found 10-bit register for signal <q2>.
    Found 10-bit register for signal <q3>.
    Found 12-bit register for signal <qa1>.
    Found 12-bit register for signal <qa2>.
    Found 12-bit adder for signal <s1>.
    Found 12-bit adder for signal <s2>.
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <lab4dpath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Registers                                            : 8
 10-bit register                                       : 6
 12-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mult12x12l3.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <mult12x12l3> for timing and area information for instance <i1>.
Loading core <mult12x12l3> for timing and area information for instance <i2>.
Loading core <mult12x12l3> for timing and area information for instance <i3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab4dpath> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab4dpath, actual ratio is 5.

Final Macro Processing ...

Processing Unit <lab4dpath> :
	Found 2-bit shift register for signal <q1_0>.
	Found 2-bit shift register for signal <q1_1>.
	Found 2-bit shift register for signal <q1_2>.
	Found 2-bit shift register for signal <q1_3>.
	Found 2-bit shift register for signal <q1_4>.
	Found 2-bit shift register for signal <q1_5>.
	Found 2-bit shift register for signal <q1_6>.
	Found 2-bit shift register for signal <q1_7>.
	Found 2-bit shift register for signal <q1_8>.
	Found 2-bit shift register for signal <q1_9>.
	Found 2-bit shift register for signal <q2_0>.
	Found 2-bit shift register for signal <q2_1>.
	Found 2-bit shift register for signal <q2_2>.
	Found 2-bit shift register for signal <q2_3>.
	Found 2-bit shift register for signal <q2_4>.
	Found 2-bit shift register for signal <q2_5>.
	Found 2-bit shift register for signal <q2_6>.
	Found 2-bit shift register for signal <q2_7>.
	Found 2-bit shift register for signal <q2_8>.
	Found 2-bit shift register for signal <q2_9>.
	Found 2-bit shift register for signal <q3_0>.
	Found 2-bit shift register for signal <q3_1>.
	Found 2-bit shift register for signal <q3_2>.
	Found 2-bit shift register for signal <q3_3>.
	Found 2-bit shift register for signal <q3_4>.
	Found 2-bit shift register for signal <q3_5>.
	Found 2-bit shift register for signal <q3_6>.
	Found 2-bit shift register for signal <q3_7>.
	Found 2-bit shift register for signal <q3_8>.
	Found 2-bit shift register for signal <q3_9>.
Unit <lab4dpath> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24
# Shift Registers                                      : 30
 2-bit shift register                                  : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab4dpath.ngr
Top Level Output File Name         : lab4dpath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 70
#      GND                         : 1
#      LUT2                        : 24
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 54
#      FD                          : 54
# Shift Registers                  : 30
#      SRL16                       : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 30
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       27  out of    960     2%  
 Number of Slice Flip Flops:             54  out of   1920     2%  
 Number of 4 input LUTs:                 54  out of   1920     2%  
    Number used as logic:                24
    Number used as Shift registers:      30
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of     83    49%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 87    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.985ns (Maximum Frequency: 250.941MHz)
   Minimum input arrival time before clock: 1.829ns
   Maximum output required time after clock: 6.779ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.985ns (frequency: 250.941MHz)
  Total number of paths / destination ports: 312 / 102
-------------------------------------------------------------------------
Delay:               3.985ns (Levels of Logic = 14)
  Source:            sec_inst (MULT)
  Destination:       qa2_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sec_inst to qa2_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:CLK->out          1   0.978   0.509  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'i2'
     LUT2:I0->O            1   0.612   0.000  Madd_s1_lut<0> (Madd_s1_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd_s1_cy<0> (Madd_s1_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<1> (Madd_s1_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<2> (Madd_s1_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<3> (Madd_s1_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<4> (Madd_s1_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<5> (Madd_s1_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<6> (Madd_s1_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<7> (Madd_s1_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<8> (Madd_s1_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s1_cy<9> (Madd_s1_cy<9>)
     MUXCY:CI->O           0   0.051   0.000  Madd_s1_cy<10> (Madd_s1_cy<10>)
     XORCY:CI->O           1   0.699   0.000  Madd_s1_xor<11> (s1<11>)
     FD:D                      0.268          qa2_11
    ----------------------------------------
    Total                      3.985ns (3.476ns logic, 0.509ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 1)
  Source:            x1<0> (PAD)
  Destination:       Mshreg_q1_0 (FF)
  Destination Clock: clk rising

  Data Path: x1<0> to Mshreg_q1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  x1_0_IBUF (x1_0_IBUF)
     SRL16:D                   0.366          Mshreg_q1_0
    ----------------------------------------
    Total                      1.829ns (1.472ns logic, 0.357ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 215 / 10
-------------------------------------------------------------------------
Offset:              6.779ns (Levels of Logic = 14)
  Source:            qa1_0 (FF)
  Destination:       y<9> (PAD)
  Source Clock:      clk rising

  Data Path: qa1_0 to y<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  qa1_0 (qa1_0)
     LUT2:I0->O            1   0.612   0.000  Madd_s2_lut<0> (Madd_s2_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd_s2_cy<0> (Madd_s2_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<1> (Madd_s2_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<2> (Madd_s2_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<3> (Madd_s2_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<4> (Madd_s2_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<5> (Madd_s2_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<6> (Madd_s2_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<7> (Madd_s2_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<8> (Madd_s2_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_s2_cy<9> (Madd_s2_cy<9>)
     MUXCY:CI->O           0   0.051   0.000  Madd_s2_cy<10> (Madd_s2_cy<10>)
     XORCY:CI->O           1   0.699   0.357  Madd_s2_xor<11> (y_9_OBUF)
     OBUF:I->O                 3.169          y_9_OBUF (y<9>)
    ----------------------------------------
    Total                      6.779ns (5.913ns logic, 0.866ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to i1.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to i1.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to i2.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to i2.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to i3.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to i3.


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.69 secs
 
--> 

Total memory usage is 272860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    0 (   0 filtered)

