/*********************************************************************
    Project:MG82F6D17-DEMO
    Author:LZD
			MG82F6D17 SSOP20_V10 EV Board (TH194A)
			CpuCLK=12MHz, SysCLK=12MHz
		Description:

			T3 mode: 8bit PWM, output to P33 
		

*********************************************************************/
#define _MAIN_C

#include <Intrins.h>
#include <Absacc.h>

#include <Stdio.h>  // for printf

#include ".\include\REG_MG82F6D17.H"
#include ".\include\Type.h"
#include ".\include\API_Macro_MG82F6D17.H"
#include ".\include\API_Uart_BRGRL_MG82F6D17.H"


/*************************************************
–†–∞–∑–ª–∏—á–Ω—ã–µ –≤–∞—Ä–∏–∞–Ω—Ç—ã —á–∞—Å—Ç–æ—Ç—ã —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è 

Set SysClk (MAX.50MHz) (MAX.50MHz)
Selection: 
	11059200,12000000,
	22118400,24000000,
	29491200,32000000,
	44236800,48000000
*************************************************/
#define MCU_SYSCLK		12000000 // –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –≤–Ω—É—Ç—Ä–µ–Ω–Ω–µ–≥–æ PC-–≥–µ–Ω–µ—Ä–∞—Ç–æ—Ä–∞ 12–ú–ì—Ü
/*************************************************/
/*************************************************
Set  CpuClk (MAX.36MHz)
	1) CpuCLK=SysCLK
	2) CpuClk=SysClk/2
*************************************************/
#define MCU_CPUCLK		(MCU_SYSCLK)
//#define MCU_CPUCLK		(MCU_SYSCLK/2)

#define LED_R		P34
#define LED_G_1		P35

#define IO_T3_PWM_OUT	P33

#define T3_PWM_STEP_MAX	256		// 2~256 40 - 25.0kHz, 200 - 5.0kHz,

#define T3_PWM_DUTY_0	((256-T3_PWM_STEP_MAX)+0)	
#define T3_PWM_DUTY_10	((256-T3_PWM_STEP_MAX)+(10*T3_PWM_STEP_MAX)/100)	
#define T3_PWM_DUTY_30	((256-T3_PWM_STEP_MAX)+(30*T3_PWM_STEP_MAX)/100)	
#define T3_PWM_DUTY_60	((256-T3_PWM_STEP_MAX)+(60*T3_PWM_STEP_MAX)/100)	
#define T3_PWM_DUTY_80	((256-T3_PWM_STEP_MAX)+(80*T3_PWM_STEP_MAX)/100)	


/*************************************************
–§—É–Ω–∫—Ü–∏—è: void DelayXus(u16 xUs)
–î–ª—è: –æ–ø–∏—Å–∞–Ω–∏—è –Ω–∞—Å—Ç—Ä–æ–µ–∫ –∑–∞–¥–µ—Ä–∂–∫–∏ –≤ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –æ—Ç —á–∞—Å—Ç–æ—Ç—ã —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è, –ø—Ä–∏ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–∏ –ø—Ä–æ—Å—Ç–æ –∑–∞–¥–∞—Ç—å –≤ —Å–∫–æ–±–∫–∞—Ö –≤—Ä–µ–º—è –≤ –º–∏–∫—Ä–æ—Å–µ–∫—É–Ω–¥–∞—Ö.

Description:   	dealy£¨unit:us
Input:     		u8 Us -> *1us  (1~255)   
*************************************************/
void DelayXus(u8 xUs)
{
	while(xUs!=0)
	{
#if (MCU_CPUCLK>=11059200)
		_nop_();
#endif
#if (MCU_CPUCLK>=14745600)
		_nop_();
		_nop_();
		_nop_();
		_nop_();
#endif
#if (MCU_CPUCLK>=16000000)
		_nop_();
#endif

#if (MCU_CPUCLK>=22118400)
		_nop_();
		_nop_();
		_nop_();
		_nop_();
		_nop_();
		_nop_();
#endif
#if (MCU_CPUCLK>=24000000)
		_nop_();
		_nop_();
#endif		
#if (MCU_CPUCLK>=29491200)
		_nop_();
		_nop_();
		_nop_();
		_nop_();
		_nop_();
		_nop_();
#endif
#if (MCU_CPUCLK>=32000000)
		_nop_();
		_nop_();
#endif

		xUs--;
	}
}

/*************************************************
–§—É–Ω–∫—Ü–∏—è: void DelayXms(u16 xMs)
–î–ª—è: –æ–ø–∏—Å–∞–Ω–∏—è –Ω–∞—Å—Ç—Ä–æ–µ–∫ –∑–∞–¥–µ—Ä–∂–∫–∏ –≤ –º–∏–ª–ª–∏—Å–µ–∫—É–Ω–¥–∞—Ö

Description:    dealy£¨unit:ms
Input:     		u16 xMs -> *1ms  (1~65535)
   
*************************************************/
void DelayXms(u16 xMs)
{
	while(xMs!=0)
	{
		CLRWDT();
		DelayXus(200);
		DelayXus(200);
		DelayXus(200);
		DelayXus(200);
		DelayXus(200);
		xMs--;
		
	}
}

/***********************************************************************************
–§—É–Ω–∫—Ü–∏—è: void InitTimer3_8bit_PWM(void)
–î–ª—è: –æ–ø–∏—Å–∞–Ω–∏—è –Ω–∞—Å—Ç—Ä–æ–µ–∫ —Ç–∞–π–º–µ—Ä–∞ –¢3
     
*************************************************************************************/
void InitTimer3_8bit_PWM(void)
{
	TM_SetT3Mode_8bitPWM();							// T3 mode: 8bit PWM - –Ω–∞—Å—Ç—Ä–∞–∏–≤–∞–µ–º, –∫–∞–∫ 8-–±–∏—Ç–Ω—ã–π –®–ò–ú
	TM_SetT3Clock_SYSCLKDiv12();				// T3 clock source: SYSCLK/12 - –∑–∞–¥–∞–µ–º —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ 
	
	TM_SetT3LowByte(T3_PWM_DUTY_30);				// T3 low byte	(duty) -  			
  TM_SetT3RLLowByte(T3_PWM_DUTY_30);				// T3 low byte reload  (duty)

	TM_SetT3HighByte(256-T3_PWM_STEP_MAX);			// T3 high byte	(freq)  
  TM_SetT3RLHighByte(256-T3_PWM_STEP_MAX);		// T3 high byte	reload (freq)

	TM_EnableT3();									// Enable T3 - –≤–∫–ª—é—á–µ–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ –¢3
	
	//TM_EnableT3CKO_Invert();
	TM_DisT3CKO();									// disable T3CKO output - –≤—ã–∫–ª—é—á–µ–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ –¢3 
}

/***********************************************************************************
–§—É–Ω–∫—Ü–∏—è: void InitPort()
–î–ª—è: –æ–ø–∏—Å–∞–Ω–∏—è –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏–∏ –ø–æ—Ä—Ç–æ–≤

–Ω–∞ —ç—Ç–∞–ø–µ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏ –≤ –∫–∞—á–µ—Å—Ç–≤–µ –Ω–∞—Å—Ç–æ–µ—á–Ω—ã—Ö –ø–∏–Ω–æ–≤ –±—É–¥—É –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å P30,P31
–≤ –∫–æ–Ω–µ—á–Ω–æ–º –ø—Ä–æ–µ–∫—Ç–µ - P44,P45 (–æ–Ω–∏ –Ω–∞ –æ–¥–Ω–æ–π —Å—Ç—Ä–æ–Ω–µ) - —Å–µ–π—á–∞—Å —ç—Ç–∏ –ø–∏–Ω—ã –∑–∞–¥–µ–π—Å—Ç–≤–æ–≤–∞–Ω—ã –≤ –æ—Ç–ª–∞–¥–∫–µ.
 		
*************************************************************************************/
void InitPort(void)
{

	IO_T3_PWM_OUT=1; //–ü—Ä–∏ –≤–∫–ª—é—á–µ–Ω–∏–∏ –Ω–∞ –≤—ã—Ö–æ–¥–Ω–æ–º –ø–∏–Ω–µ 1(—Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤—É–µ—Ç 0 —Å–æ—Å—Ç–æ—è–Ω–∏—é –≤—ã—Ö–æ–¥–Ω–æ–≥–æ –∫–ª—é—á–∞)
	
	PORT_SetP3QuasiBi(BIT0|BIT1);			// set P30,P31 as Quasi-Bidirectional - —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –∫–∞–∫ –∫–≤–∞–∑–∏-–±–∏–Ω–∞—Ä–Ω—ã–µ
	PORT_SetP3PushPull(BIT3);					// Set P33 as Push-Pull for T3 PWM ouptput - –ø–æ—Ä—Ç –†33 –Ω–∞ –≤—ã—Ö–æ–¥ –®–ò–ú
}

/***********************************************************************************
–§—É–Ω–∫—Ü–∏—è: void InitClock()
–î–ª—è: –æ–ø–∏—Å–∞–Ω–∏—è –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏–∏ —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è, –ª–∏—à–Ω–µ–µ –ø–æ—Ç–æ–º —É–±–µ—Ä—É  
  		
*************************************************************************************/
void InitClock(void)
{
#if (MCU_SYSCLK==11059200)
#if (MCU_CPUCLK==MCU_SYSCLK)
	// SysClk=11.0592MHz CpuClk=11.0592MHz
	CLK_SetCKCON0(IHRCO_110592MHz|CPUCLK_SYSCLK_DIV_1|SYSCLK_MCKDO_DIV_1);
	
#else
	// SysClk=11.0592MHz CpuClk=5.5296MHz
	CLK_SetCKCON0(IHRCO_110592MHz|CPUCLK_SYSCLK_DIV_2|SYSCLK_MCKDO_DIV_1);
#endif
#endif

#if (MCU_SYSCLK==12000000)
#if (MCU_CPUCLK==MCU_SYSCLK)
	// SysClk=12MHz CpuClk=12MHz
	CLK_SetCKCON0(IHRCO_12MHz|CPUCLK_SYSCLK_DIV_1|SYSCLK_MCKDO_DIV_1);
	
#else
	// SysClk=12MHz CpuClk=6MHz
	CLK_SetCKCON0(IHRCO_12MHz|CPUCLK_SYSCLK_DIV_2|SYSCLK_MCKDO_DIV_1);
#endif
#endif

#if (MCU_SYSCLK==22118400)
#if (MCU_CPUCLK==MCU_SYSCLK)
	// SysClk=22.1184MHz CpuClk=22.1184MHz
	CLK_SetCKCON0(IHRCO_110592MHz|CPUCLK_SYSCLK_DIV_1|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx4, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X4|OSCIn_IHRCO);
#else
	// SysClk=22.1184MHz CpuClk=11.0592MHz
	CLK_SetCKCON0(IHRCO_110592MHz|CPUCLK_SYSCLK_DIV_2|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx4, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X4|OSCIn_IHRCO);
#endif
#endif

#if (MCU_SYSCLK==24000000)
#if (MCU_CPUCLK==MCU_SYSCLK)
	// SysClk=24MHz CpuClk=24MHz
	CLK_SetCKCON0(IHRCO_12MHz|CPUCLK_SYSCLK_DIV_1|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx4, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X4|OSCIn_IHRCO);
#else
	// SysClk=24MHz CpuClk=12MHz
	CLK_SetCKCON0(IHRCO_12MHz|CPUCLK_SYSCLK_DIV_2|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx4, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X4|OSCIn_IHRCO);
#endif
#endif

#if (MCU_SYSCLK==29491200)
#if (MCU_CPUCLK==MCU_SYSCLK)
	// SysClk=29.491200MHz CpuClk=29.491200MHz
	CLK_SetCKCON0(IHRCO_110592MHz|CPUCLK_SYSCLK_DIV_1|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx5.33, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X533|OSCIn_IHRCO);
#else
	// SysClk=29.491200MHz CpuClk=14.7456MHz
	CLK_SetCKCON0(IHRCO_110592MHz|CPUCLK_SYSCLK_DIV_2|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx5.33, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X533|OSCIn_IHRCO);
#endif
#endif

#if (MCU_SYSCLK==32000000)
#if (MCU_CPUCLK==MCU_SYSCLK)
	// SysClk=32MHz CpuClk=32MHz
	CLK_SetCKCON0(IHRCO_12MHz|CPUCLK_SYSCLK_DIV_1|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx5.33, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X533|OSCIn_IHRCO);
#else
	// SysClk=32MHz CpuClk=16MHz
	CLK_SetCKCON0(IHRCO_12MHz|CPUCLK_SYSCLK_DIV_2|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx5.33, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X533|OSCIn_IHRCO);
#endif
#endif


#if (MCU_SYSCLK==44236800)
	// SysClk=44.2368MHz CpuClk=22.1184MHz
	CLK_SetCKCON0(IHRCO_110592MHz|CPUCLK_SYSCLK_DIV_1|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx8, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X8|OSCIn_IHRCO);
#endif

#if (MCU_SYSCLK==48000000)
	// SysClk=48MHz CpuClk=24MHz
	CLK_SetCKCON0(IHRCO_12MHz|CPUCLK_SYSCLK_DIV_2|SYSCLK_MCKDO_DIV_1|ENABLE_CKM|CKM_OSCIN_DIV_2);
	DelayXus(100);
	// IHRCO, MCK=CKMIx8, OSCin=IHRCO
	CLK_SetCKCON2(ENABLE_IHRCO|MCK_CKMI_X8|OSCIn_IHRCO);
#endif
}

/***********************************************************************************
–§—É–Ω–∫—Ü–∏—è: void InitSystem(void)
–î–ª—è: –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏–∏ –≤—Å–µ–π —Å–∏—Å—Ç–µ–º—ã - –∑–¥–µ—Å—å –≤—ã–∑—ã–≤–∞–µ–º —Ç–µ —Ñ—É–Ω–∫—Ü–∏–∏, –∫–æ—Ç–æ—Ä—ã–µ –æ–ø–∏—Å–∞–ª–∏ –≤—ã—à–µ - –ø–æ—Ä—Ç—ã, —á–∞—Å—ã, –®–ò–ú 

*************************************************************************************/
void InitSystem(void)
{
	InitPort();
	InitClock();		
	InitTimer3_8bit_PWM();			
}


void main() // –≥–ª–∞–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è 
{
	u8 i; // –≤–≤–æ–¥–∏–º –ø–µ—Ä–µ–º–µ–Ω–Ω—É—é i, u8 - —Ç–∏–ø –¥–∞–Ω–Ω—ã—Ö.
	
  InitSystem();
	
 	LED_G_1=0;LED_R=0;
	DelayXms(1000);
 	LED_G_1=1;LED_R=1;

					
	while(1) // –±–µ—Å–∫–æ–Ω–µ—á–Ω—ã–π —Ü–∏–∫–ª
    {   	
			for(i=0;i<120;i++) // —Ü–∏–∫–ª –æ—Ç 0 –¥–æ 120 (–Ω–µ–≤–∫–ª—é—á–∏—Ç–µ–ª—å–Ω–æ) - –∏–∑–º–µ–Ω—è–µ–º –ø–∞—Ä–∞–º–µ—Ç—Ä –¥–ª—è –ø–ª–∞–≤–Ω–æ–≥–æ –≤–æ–∑–¥–µ–π—Å—Ç–≤–∏—è –Ω–∞ –≤—ã—Ö–æ–¥–Ω–æ–π —Å–∏–≥–Ω–∞–ª.
    	{
				
			TM_EnT3CKO(); // –≤–∫–ª—é—á–∞–µ–º –≤—ã—Ö–æ–¥ —Ç–∞–π–º–µ—Ä–∞
    	DelayXms(2); // —Å—Ç–∞–≤–∏–º –∑–∞–¥–µ—Ä–∂–∫—É
				
			TM_SetT3HighByte(256-(T3_PWM_STEP_MAX-i));			// T2 high byte	(freq) - —á–∞—Å—Ç–æ—Ç–∞ –®–ò–ú —Å–∏–≥–Ω–∞–ª–∞ –ø–ª–∞–≤–Ω–æ —É–≤–µ–ª–∏—á–∏–≤–∞–µ—Ç—Å—è   
  		TM_SetT3RLHighByte(256-(T3_PWM_STEP_MAX-i));		// T2 high byte	reload (freq)
			DelayXms(2); // —Å—Ç–∞–≤–∏–º –∑–∞–¥–µ—Ä–∂–∫—É, —á—Ç–æ–± –ª—É—á—à–µ –±—ã–ª–æ –≤–∏–¥–Ω–æ –Ω–∞ –æ—Å—Ü–∏–ª–æ–≥—Ä–∞—Ñ–µ 
				
			TM_SetT3LowByte(((256-(T3_PWM_STEP_MAX-i))+(30*(T3_PWM_STEP_MAX-i))/100));	 // T2 low byte	(duty) - –∫–æ—Ä—Ä–µ–∫—Ç–∏—Ä–æ–≤–∫–∞ —Å–∫–≤–∞–∂–Ω–æ—Å—Ç–∏ –≤ –ø—Ä–æ—Ü–µ—Å—Å–µ –∏–∑–º–µ–Ω–µ–Ω–∏—è —á–∞—Å—Ç–æ—Ç—ã   			
      TM_SetT3RLLowByte(((256-(T3_PWM_STEP_MAX-i))+(30*(T3_PWM_STEP_MAX-i))/100)); // T2 low byte reload  (duty)
				
			}	    	
    }
}
