============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Fri Jul  5 10:06:41 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/10373/Documents/EDU_lab/EXU/LED_send/td/LED_light_Runs/phy_1/LED_light_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/10373/Documents/EDU_lab/EXU/LED_send/td/LED_light_Runs/phy_1/LED_light_pr.db" in  4.053596s wall, 3.125000s user + 0.093750s system = 3.218750s CPU (79.4%)

RUN-1004 : used memory is 445 MB, reserved memory is 405 MB, peak memory is 464 MB
HDL-1007 : analyze verilog file ../src/rtl/led_phy/LED_send.sv
