var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['obj_2',['obj',['../struct_f_i_l.html#a917a995f41b1b4a41b2c59a5e21024a2',1,'FIL::obj()'],['../struct_d_i_r.html#a917a995f41b1b4a41b2c59a5e21024a2',1,'DIR::obj()']]],
  ['objsize_3',['objsize',['../struct___f_d_i_d.html#ad9eb95d82b0375b8c5bcca67b5f98993',1,'_FDID']]],
  ['ocfastmode_4',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_5',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode_6',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode()'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate_7',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_8',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()']]],
  ['ocolr_9',['OCOLR',['../struct_d_m_a2_d___type_def.html#a5ec0a83694c97af7786583ef37fb795c',1,'DMA2D_TypeDef']]],
  ['ocpolarity_10',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['odisr_11',['ODISR',['../struct_h_r_t_i_m___common___type_def.html#a7cb85e2fd497a237e79c9186126aa724',1,'HRTIM_Common_TypeDef']]],
  ['odr_12',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odsr_13',['ODSR',['../struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c',1,'HRTIM_Common_TypeDef']]],
  ['oem_5fappliid_14',['OEM_AppliID',['../struct_h_a_l___s_d___card_c_i_d_type_def.html#a342d6415a20c2ede7f06c320361652b5',1,'HAL_SD_CardCIDTypeDef']]],
  ['oenr_15',['OENR',['../struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5',1,'HRTIM_Common_TypeDef']]],
  ['offset_16',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a674f76759cbcc4b3efb7f8db8aed67bb',1,'ADC_ChannelConfTypeDef']]],
  ['offsetnumber_17',['OffsetNumber',['../struct_a_d_c___channel_conf_type_def.html#a0e0de195274f02ddfefd275a91bdf8c8',1,'ADC_ChannelConfTypeDef']]],
  ['offsetrightshift_18',['OffsetRightShift',['../struct_a_d_c___channel_conf_type_def.html#a5a759797668840e81aa91e94dca4761d',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsignedsaturation_19',['OffsetSignedSaturation',['../struct_a_d_c___channel_conf_type_def.html#a21a63e3cbd15b57697b1683d1bb0c2d7',1,'ADC_ChannelConfTypeDef']]],
  ['offstateidlemode_20',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_21',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_22',['OFR1',['../struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7',1,'ADC_TypeDef']]],
  ['ofr2_23',['OFR2',['../struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1',1,'ADC_TypeDef']]],
  ['ofr3_24',['OFR3',['../struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d',1,'ADC_TypeDef']]],
  ['ofr4_25',['OFR4',['../struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149',1,'ADC_TypeDef']]],
  ['omar_26',['OMAR',['../struct_d_m_a2_d___type_def.html#ab6be353d6107a8bb0641a438ac0eb93d',1,'DMA2D_TypeDef']]],
  ['one_5fshot_27',['ONE_SHOT',['../struct_control_register2__t.html#a2afd33cdf4177204aebc70835a780792',1,'ControlRegister2_t']]],
  ['onebitsampling_28',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['oor_29',['OOR',['../struct_d_m_a2_d___type_def.html#afe934616b06edb746effd439206836a5',1,'DMA2D_TypeDef']]],
  ['opfccr_30',['OPFCCR',['../struct_d_m_a2_d___type_def.html#a79db32535165c766c9de2374a27ed059',1,'DMA2D_TypeDef']]],
  ['optccr_31',['OPTCCR',['../struct_f_l_a_s_h___type_def.html#a192d0df714307fe383bc4e810777460d',1,'FLASH_TypeDef']]],
  ['optcr_32',['OPTCR',['../struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595',1,'FLASH_TypeDef']]],
  ['optiontype_33',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_34',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optsr_5fcur_35',['OPTSR_CUR',['../struct_f_l_a_s_h___type_def.html#a72086ba86b5d518db774b4ecfcda3692',1,'FLASH_TypeDef']]],
  ['optsr_5fprg_36',['OPTSR_PRG',['../struct_f_l_a_s_h___type_def.html#a563cbf6a4993dfc72ccdc5d8efd57572',1,'FLASH_TypeDef']]],
  ['or_37',['OR',['../struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'RTC_TypeDef::OR()'],['../struct_c_o_m_p_o_p_t___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'COMPOPT_TypeDef::OR()'],['../struct_s_w_p_m_i___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'SWPMI_TypeDef::OR()']]],
  ['oscillatortype_38',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_39',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['otr_40',['OTR',['../struct_o_p_a_m_p___type_def.html#ad35ad0a223a46ee5853526142d2da26c',1,'OPAMP_TypeDef']]],
  ['otyper_41',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['outevent_42',['OutEvent',['../struct___u_s_b_d___c_u_s_t_o_m___h_i_d___itf.html#a8ccf4b21373d7b469a9c7cc224a7a58a',1,'_USBD_CUSTOM_HID_Itf']]],
  ['outxr_43',['OUTxR',['../struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b',1,'HRTIM_Timerx_TypeDef']]],
  ['overrun_44',['Overrun',['../struct_a_d_c___init_type_def.html#ac20c5da6d0ffd3de9c705eff0f5a13bc',1,'ADC_InitTypeDef']]],
  ['overrundisable_45',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_46',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['oversampling_47',['Oversampling',['../struct_a_d_c___init_type_def.html#ac56060c128320b1fa8f7a505e42183cc',1,'ADC_InitTypeDef']]],
  ['oversamplingmode_48',['OversamplingMode',['../struct_a_d_c___init_type_def.html#a9f2cda697b30bc6c4d4fcd1eccd8c3cd',1,'ADC_InitTypeDef']]],
  ['oversamplingstopreset_49',['OversamplingStopReset',['../struct_a_d_c___oversampling_type_def.html#a7ee9e95c9ba2331a0c7ef22af6dd7dd8',1,'ADC_OversamplingTypeDef']]],
  ['ownaddress1_50',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_51',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_52',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef']]]
];
