Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 95611c74e9fd4bae9283ebbf299ee706 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SEVEN_tb_behav xil_defaultlib.SEVEN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port INPUT [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/display 7-seg/display 7-seg.srcs/sim_1/new/SEVEN_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SEVEN
Compiling module xil_defaultlib.SEVEN_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SEVEN_tb_behav
