Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 27 15:23:18 2020
| Host         : DESKTOP-B25T4O0 running 64-bit major release  (build 9200)
| Command      : report_drc -file System_design_drc_routed.rpt -pb System_design_drc_routed.pb -rpx System_design_drc_routed.rpx
| Design       : System_design
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 466
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| DPIP-1    | Warning  | Input pipelining                                                  | 144        |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 72         |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 54         |
| DPREG-4   | Warning  | DSP48E1_PregDynOpmodeZmuxP:                                       | 4          |
| PDCN-1569 | Warning  | LUT equation term check                                           | 141        |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 34         |
| AVAL-5    | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 15         |
| REQP-1725 | Advisory | DSP_Abus_sign_bit_alert                                           | 2          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.mult_with_add/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-4#1 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#2 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#3 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#4 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[13].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A4))+(A5*(~A2)*A3*A4)+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A2*A3*(~A4))+((~A5)*A2*(~A3)*A4)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[17].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A5))+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[1].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A5))+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[21].gen_lut is not included in the LUT equation: 'O5=(A3*A2*(~A4))+(A3*(~A2)*A5*A4)+(A3*(~A2)*(~A5)*(~A4))+((~A3)*A2*A5*(~A4))+((~A3)*A2*(~A5)*A4)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[29].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A5))+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[33].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A5))+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#7 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[34].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#8 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[37].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*(~A4))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#9 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[41].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*(~A4))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#10 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[45].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*(~A4))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#11 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[49].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#12 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[50].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#13 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[53].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#14 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[57].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#15 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[58].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#16 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[5].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A2))+(A4*(~A3)*A5*A2)+(A4*(~A3)*(~A5)*(~A2))+((~A4)*A3*A5*(~A2))+((~A4)*A3*(~A5)*A2)+((~A4)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#17 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[61].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#18 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[65].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#19 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[69].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#20 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[70].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#21 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[73].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#22 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[74].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#23 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[77].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#24 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[81].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#25 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[82].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#26 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[85].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#27 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[86].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#28 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[87].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#29 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[88].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#30 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[89].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#31 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[91].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#32 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[9].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A3))+(A4*(~A2)*A5*A3)+(A4*(~A2)*(~A5)*(~A3))+((~A4)*A2*A5*(~A3))+((~A4)*A2*(~A5)*A3)+((~A4)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#33 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[10].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*(~A4))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#34 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[12].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A2))+(A4*(~A3)*A5*A2)+(A4*(~A3)*(~A5)*(~A2))+((~A4)*A3*A5*(~A2))+((~A4)*A3*(~A5)*A2)+((~A4)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#35 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[14].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*(~A4))+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#36 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[18].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#37 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[21].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#38 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[22].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#39 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[24].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#40 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[25].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#41 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[26].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#42 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[27].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#43 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[28].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#44 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[2].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A4))+(A5*(~A2)*A3*A4)+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A2*A3*(~A4))+((~A5)*A2*(~A3)*A4)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#45 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[32].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#46 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[33].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#47 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[34].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#48 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[35].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#49 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[36].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#50 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[38].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#51 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[40].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A5*A4)+(A2*(~A3)*(~A5)*(~A4))+((~A2)*A3*A5*(~A4))+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#52 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[6].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A5))+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#53 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[9].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A4))+(A5*(~A2)*A3*A4)+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A2*A3*(~A4))+((~A5)*A2*(~A3)*A4)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#54 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[14].gen_lut is not included in the LUT equation: 'O5=(A1*A5*(~A4))+(A1*(~A5)*A3*A4)+(A1*(~A5)*(~A3)*(~A4))+((~A1)*A5*A3*(~A4))+((~A1)*A5*(~A3)*A4)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#55 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[22].gen_lut is not included in the LUT equation: 'O5=(A5*A4*(~A1))+(A5*(~A4)*A3*A1)+(A5*(~A4)*(~A3)*(~A1))+((~A5)*A4*A3*(~A1))+((~A5)*A4*(~A3)*A1)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#56 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[24].gen_lut is not included in the LUT equation: 'O5=(A4*A5*(~A3))+(A4*(~A5)*A1*A3)+(A4*(~A5)*(~A1)*(~A3))+((~A4)*A5*A1*(~A3))+((~A4)*A5*(~A1)*A3)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#57 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[25].gen_lut is not included in the LUT equation: 'O5=(A4*A5*(~A1))+(A4*(~A5)*A3*A1)+(A4*(~A5)*(~A3)*(~A1))+((~A4)*A5*A3*(~A1))+((~A4)*A5*(~A3)*A1)+((~A4)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#58 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[3].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A5))+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*(~A5))+((~A4)*A3*A1*(~A5))+((~A4)*A3*(~A1)*A5)+((~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#59 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[0].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A5))+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*(~A5))+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#60 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[20].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A5))+(A4*(~A2)*A1*A5)+(A4*(~A2)*(~A1)*(~A5))+((~A4)*A2*A1*(~A5))+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#61 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[32].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A5))+(A4*(~A2)*A1*A5)+(A4*(~A2)*(~A1)*(~A5))+((~A4)*A2*A1*(~A5))+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#62 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[40].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A5))+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*(~A5))+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#63 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[44].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A5))+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*(~A5))+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#64 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[4].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A5))+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*(~A5))+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#65 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[8].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A5))+(A2*(~A1)*A4*A5)+(A2*(~A1)*(~A4)*(~A5))+((~A2)*A1*A4*(~A5))+((~A2)*A1*(~A4)*A5)+((~A2)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#66 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[16].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A4))+(A2*(~A1)*A5*A4)+(A2*(~A1)*(~A5)*(~A4))+((~A2)*A1*A5*(~A4))+((~A2)*A1*(~A5)*A4)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#67 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[19].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A1*A4)+(A2*(~A5)*(~A1)*(~A4))+((~A2)*A5*A1*(~A4))+((~A2)*A5*(~A1)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#68 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[8].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A4))+(A2*(~A5)*A1*A4)+(A2*(~A5)*(~A1)*(~A4))+((~A2)*A5*A1*(~A4))+((~A2)*A5*(~A1)*A4)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#69 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[11].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#70 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[15].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A2))+(A3*(~A5)*A1*A2)+(A3*(~A5)*(~A1)*(~A2))+((~A3)*A5*A1*(~A2))+((~A3)*A5*(~A1)*A2)+((~A3)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#71 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[18].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A5))+(A2*(~A1)*A3*A5)+(A2*(~A1)*(~A3)*(~A5))+((~A2)*A1*A3*(~A5))+((~A2)*A1*(~A3)*A5)+((~A2)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#72 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[19].gen_lut is not included in the LUT equation: 'O5=(A3*A2*(~A5))+(A3*(~A2)*A1*A5)+(A3*(~A2)*(~A1)*(~A5))+((~A3)*A2*A1*(~A5))+((~A3)*A2*(~A1)*A5)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#73 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[23].gen_lut is not included in the LUT equation: 'O5=(A5*A2*(~A3))+(A5*(~A2)*A1*A3)+(A5*(~A2)*(~A1)*(~A3))+((~A5)*A2*A1*(~A3))+((~A5)*A2*(~A1)*A3)+((~A5)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#74 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[26].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A3))+(A2*(~A1)*A5*A3)+(A2*(~A1)*(~A5)*(~A3))+((~A2)*A1*A5*(~A3))+((~A2)*A1*(~A5)*A3)+((~A2)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#75 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[27].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A2))+(A3*(~A5)*A1*A2)+(A3*(~A5)*(~A1)*(~A2))+((~A3)*A5*A1*(~A2))+((~A3)*A5*(~A1)*A2)+((~A3)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#76 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[2].gen_lut is not included in the LUT equation: 'O5=(A1*A2*(~A5))+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*(~A5))+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A5)+((~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#77 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[30].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#78 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[31].gen_lut is not included in the LUT equation: 'O5=(A3*A2*(~A5))+(A3*(~A2)*A1*A5)+(A3*(~A2)*(~A1)*(~A5))+((~A3)*A2*A1*(~A5))+((~A3)*A2*(~A1)*A5)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#79 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[35].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A3))+(A2*(~A5)*A1*A3)+(A2*(~A5)*(~A1)*(~A3))+((~A2)*A5*A1*(~A3))+((~A2)*A5*(~A1)*A3)+((~A2)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#80 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[39].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#81 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[3].gen_lut is not included in the LUT equation: 'O5=(A3*A2*(~A5))+(A3*(~A2)*A1*A5)+(A3*(~A2)*(~A1)*(~A5))+((~A3)*A2*A1*(~A5))+((~A3)*A2*(~A1)*A5)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#82 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[42].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#83 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[43].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#84 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[46].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#85 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[47].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#86 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[51].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#87 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[54].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#88 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[55].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#89 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[59].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#90 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[62].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#91 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[63].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#92 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[66].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#93 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[67].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#94 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[71].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#95 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[75].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#96 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[78].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#97 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[79].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#98 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[7].gen_lut is not included in the LUT equation: 'O5=(A3*A5*(~A2))+(A3*(~A5)*A1*A2)+(A3*(~A5)*(~A1)*(~A2))+((~A3)*A5*A1*(~A2))+((~A3)*A5*(~A1)*A2)+((~A3)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#99 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[83].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#100 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[90].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#101 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[93].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#102 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[94].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#103 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[0].gen_lut is not included in the LUT equation: 'O5=(A2*A5*(~A3))+(A2*(~A5)*A1*A3)+(A2*(~A5)*(~A1)*(~A3))+((~A2)*A5*A1*(~A3))+((~A2)*A5*(~A1)*A3)+((~A2)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#104 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[15].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#105 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[29].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#106 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[30].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#107 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[39].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#108 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[42].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#109 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[43].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#110 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[44].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A1))+(A2*(~A3)*A5*A1)+(A2*(~A3)*(~A5)*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#111 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[4].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A5))+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A5)+((~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#112 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[7].gen_lut is not included in the LUT equation: 'O5=(A5*A3*(~A2))+(A5*(~A3)*A1*A2)+(A5*(~A3)*(~A1)*(~A2))+((~A5)*A3*A1*(~A2))+((~A5)*A3*(~A1)*A2)+((~A5)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#113 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[10].gen_lut is not included in the LUT equation: 'O5=(A1*A4*(~A2))+(A1*(~A4)*A3*A2)+(A1*(~A4)*(~A3)*(~A2))+((~A1)*A4*A3*(~A2))+((~A1)*A4*(~A3)*A2)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#114 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[12].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A4))+(A2*(~A1)*A3*A4)+(A2*(~A1)*(~A3)*(~A4))+((~A2)*A1*A3*(~A4))+((~A2)*A1*(~A3)*A4)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#115 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[16].gen_lut is not included in the LUT equation: 'O5=(A4*A2*(~A3))+(A4*(~A2)*A1*A3)+(A4*(~A2)*(~A1)*(~A3))+((~A4)*A2*A1*(~A3))+((~A4)*A2*(~A1)*A3)+((~A4)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#116 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[28].gen_lut is not included in the LUT equation: 'O5=(A4*A3*(~A2))+(A4*(~A3)*A1*A2)+(A4*(~A3)*(~A1)*(~A2))+((~A4)*A3*A1*(~A2))+((~A4)*A3*(~A1)*A2)+((~A4)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#117 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[36].gen_lut is not included in the LUT equation: 'O5=(A2*A4*(~A3))+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*(~A3))+((~A2)*A4*A1*(~A3))+((~A2)*A4*(~A1)*A3)+((~A2)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#118 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[38].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A4))+(A2*(~A1)*A3*A4)+(A2*(~A1)*(~A3)*(~A4))+((~A2)*A1*A3*(~A4))+((~A2)*A1*(~A3)*A4)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#119 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[48].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#120 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[52].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#121 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[56].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#122 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[60].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#123 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[64].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#124 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[68].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#125 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[6].gen_lut is not included in the LUT equation: 'O5=(A1*A4*(~A2))+(A1*(~A4)*A3*A2)+(A1*(~A4)*(~A3)*(~A2))+((~A1)*A4*A3*(~A2))+((~A1)*A4*(~A3)*A2)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#126 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[72].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#127 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[76].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#128 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[80].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#129 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[84].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#130 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_d/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[92].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#131 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[11].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#132 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[13].gen_lut is not included in the LUT equation: 'O5=(A1*A2*(~A4))+(A1*(~A2)*A3*A4)+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A2*A3*(~A4))+((~A1)*A2*(~A3)*A4)+((~A1)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#133 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[17].gen_lut is not included in the LUT equation: 'O5=(A2*A1*(~A4))+(A2*(~A1)*A3*A4)+(A2*(~A1)*(~A3)*(~A4))+((~A2)*A1*A3*(~A4))+((~A2)*A1*(~A3)*A4)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#134 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[1].gen_lut is not included in the LUT equation: 'O5=(A1*A4*(~A2))+(A1*(~A4)*A3*A2)+(A1*(~A4)*(~A3)*(~A2))+((~A1)*A4*A3*(~A2))+((~A1)*A4*(~A3)*A2)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#135 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[20].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#136 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[23].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#137 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[31].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#138 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[37].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#139 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[41].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#140 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[45].gen_lut is not included in the LUT equation: 'O5=(A2*A3*(~A4))+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#141 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_fabric.sum_addsub/fabric.gen_addsub[5].gen_lut is not included in the LUT equation: 'O5=(A1*A2*(~A4))+(A1*(~A2)*A3*A4)+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A2*A3*(~A4))+((~A1)*A2*(~A3)*A4)+((~A1)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/log_f/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_combined_adder.madd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_d/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_f/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/add_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/exp_f/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/mul_f/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/rec_d/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.use_dsp48e1.extra_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_d/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1725#1 Advisory
DSP_Abus_sign_bit_alert  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sub_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#2 Advisory
DSP_Abus_sign_bit_alert  
FPU_ip_0/inst/FPU_ip_v1_0_S00_AXI_inst/FPU_instance/ALU/sum_f/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


