INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/operadorFloatingPoint/fpupack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/operadorFloatingPoint/addsubfsm_v6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addsubfsm_v6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/dis_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dis_est'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/operadorFloatingPoint/divNR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divNR'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/operadorFloatingPoint/entities.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/operadorFloatingPoint/fixMul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fixMul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/gk_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gk_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/operadorFloatingPoint/multiplierfsm_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplierfsm_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/sigma_k.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigma_k'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/sigmak.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigmak'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/x_fus.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'x_fus'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/dis_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dis_est'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/sigmak.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigmak'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/dis_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dis_est'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/gk_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gk_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/sigma_k.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigma_k'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/sigmak.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigmak'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/x_fus.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'x_fus'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/dis_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dis_est'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/sigmak.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sigmak'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/addres_handle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addres_handle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sim_1/new/tb_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_addr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/addres_handle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addres_handle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sources_1/new/addres_handle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addres_handle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sim_1/new/tb_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_addr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sim_1/new/tb_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_addr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/prova1.srcs/sim_1/new/tb_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_addr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
ERROR: [VRFC 10-2989] 'sigmak_0_aux' is not declared [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd:121]
ERROR: [VRFC 10-2989] 'sigma_z_aux' is not declared [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd:142]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd:53]
INFO: [VRFC 10-3070] VHDL file '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/prova1/Simulacoes/tb_p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_p1'
