{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Records\n",
    "\n",
    "The builtin types (`Bit`, `BitVector`, `Unsigned` and so on) have some special properties that set them apart from most 'normal' Python classes. They are assignable in synthesizable contexts and can be type qualified (wrapped in Signal/Variable/Temporary).\n",
    "\n",
    "To mimic this behavior, user define data types must implement, some member functions and handle the magic `_qualifier_` argument in their constructor (see [assignable types](12_assignable_types.ipynb)). Since this is error prone and results in much duplicated code, the standard library provides `std.Record` to automate all that.\n",
    "\n",
    "Inheriting from `std.Records` is similar to the `@dataclass` decorator known from Python. It inspects the type annotations of a class and adds member functions.\n",
    "\n",
    "`std.Record` implements the following methods for derived classes:\n",
    "\n",
    "* `__init__`\n",
    "\n",
    "    * Handles the magic `_qualifier_` argument so records can be type qualified. The qualifier is delegated to the record members.\n",
    "    * When called with no arguments, the members created but not initialized (no default value).\n",
    "    * A single positional argument of `cohdl.Null` or `cohdl.Full` initializes members to all zeros/ones\n",
    "    * A single positional argument of the same type copies all members from the argument\n",
    "    * Members can be individually initialized using keyword arguments\n",
    "\n",
    "* assignment operators (`__ilshift__`, `.next`, `__ixor__`, `.push`, `__imatmul__` and `.value`)\n",
    "\n",
    "    * same behavior as builtin types\n",
    "    * only Signal qualified records can use `<<=` and `^=`\n",
    "    * only Variable qualified records can use `@=`\n",
    "\n",
    "* serialization functions (`_to_bits_`, `_from_bits_` and `_count_bits`)\n",
    "\n",
    "    * used to convert instances of the class to/from BitVectors. (see `std.to_bits`, `std.from_bits` and `std.count_bits`)\n",
    "    * also needed to produce `std.Arrays` of the record type\n",
    "\n",
    "* comparison operators (`__eq__` and `__ne__`)\n",
    "\n",
    "    Two instances are considered equal, when all their members compare equal. Otherwise they are not equal.\n",
    "\n",
    "* `__str__` and `__repr__`\n",
    "\n",
    "    pretty print object/members\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Port 16 INPUT\n",
      "Port 16 OUTPUT\n",
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity MyEntity is\n",
      "  port (\n",
      "    x_in : in signed(15 downto 0);\n",
      "    y_in : in signed(15 downto 0);\n",
      "    x_out : out signed(15 downto 0);\n",
      "    y_out : out signed(15 downto 0)\n",
      "    );\n",
      "end MyEntity;\n",
      "\n",
      "\n",
      "architecture arch_MyEntity of MyEntity is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_x_out : signed(15 downto 0);\n",
      "  signal buffer_y_out : signed(15 downto 0);\n",
      "  signal inner_1_a : std_logic;\n",
      "  signal inner_1_b : std_logic_vector(7 downto 0);\n",
      "  signal inner_2_a : std_logic;\n",
      "  signal inner_2_b : std_logic_vector(7 downto 0);\n",
      "  signal outer_bit : std_logic;\n",
      "  signal outer_unsigned : unsigned(7 downto 0);\n",
      "  type array_type is array(0 to 3) of std_logic_vector(8 downto 0);\n",
      "  signal outer_array : array_type;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  x_out <= buffer_x_out;\n",
      "  y_out <= buffer_y_out;\n",
      "  \n",
      "\n",
      "  logic: process(x_in, y_in)\n",
      "    variable temp : signed(15 downto 0);\n",
      "    variable temp1 : signed(15 downto 0);\n",
      "    variable temp2 : signed(15 downto 0);\n",
      "    variable temp3 : signed(15 downto 0);\n",
      "  begin\n",
      "    inner_1_a <= '0';\n",
      "    inner_1_b <= \"00000000\";\n",
      "    inner_2_a <= '0';\n",
      "    inner_2_b <= \"00000000\";\n",
      "    outer_bit <= '0';\n",
      "    outer_unsigned <= unsigned'(\"00000000\");\n",
      "    outer_array(0)(0) <= '0';\n",
      "    outer_array(0)(8 downto 1) <= \"00000000\";\n",
      "    outer_array(1)(0) <= '0';\n",
      "    outer_array(1)(8 downto 1) <= \"00000000\";\n",
      "    outer_array(2)(0) <= '0';\n",
      "    outer_array(2)(8 downto 1) <= \"00000000\";\n",
      "    outer_array(3)(0) <= '0';\n",
      "    outer_array(3)(8 downto 1) <= \"00000000\";\n",
      "    temp := x_in;\n",
      "    temp1 := y_in;\n",
      "    temp2 := (temp) + (signed'(\"0000000000000001\"));\n",
      "    temp3 := (temp1) + (signed'(\"0000000000000111\"));\n",
      "    buffer_x_out <= temp2;\n",
      "    buffer_y_out <= temp3;\n",
      "  end process;\n",
      "end architecture arch_MyEntity;\n"
     ]
    }
   ],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from cohdl import Port, BitVector, Signed, Unsigned, Signal, Bit, Null\n",
    "from cohdl import Entity\n",
    "\n",
    "from cohdl import std\n",
    "\n",
    "\n",
    "class Coord(std.Record):\n",
    "    x: Signed[16]\n",
    "    y: Signed[16]\n",
    "\n",
    "    def __add__(self, other: Coord):\n",
    "        return Coord(self.x + other.x, self.y + other.y)\n",
    "\n",
    "\n",
    "class Inner(std.Record):\n",
    "    a: Bit\n",
    "    b: BitVector[7:0]\n",
    "\n",
    "\n",
    "class Outer(std.Record):\n",
    "\n",
    "    # record can be nested\n",
    "    inner_1: Inner\n",
    "    inner_2: Inner\n",
    "\n",
    "    outer_bit: Bit\n",
    "    outer_unsigned: Unsigned[7:0]\n",
    "\n",
    "    # records can contains arrays of other records\n",
    "    outer_array: std.Array[Inner, 4]\n",
    "\n",
    "\n",
    "class MyEntity(Entity):\n",
    "    x_in = Port.input(Signed[16])\n",
    "    y_in = Port.input(Signed[16])\n",
    "\n",
    "    x_out = Port.output(Signed[16])\n",
    "    y_out = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        # just like builtin types, instances of the record are constant\n",
    "        # unless they are type qualified\n",
    "        coord_const = Coord(1, 7)\n",
    "\n",
    "        # use TypeQualifiers to produce runtime variable record objects\n",
    "        outer_signal = Signal[Outer]()\n",
    "\n",
    "        # std.Ref works like a TypeQualifier\n",
    "        # here the elements of coord_out are not copied but taken by reference\n",
    "        coord_out = std.Ref[Coord](self.x_out, self.y_out)\n",
    "\n",
    "        @std.sequential\n",
    "        def logic():\n",
    "            nonlocal coord_out, outer_signal\n",
    "            outer_signal <<= Null\n",
    "            coord_in = Coord(self.x_in, self.y_in)\n",
    "\n",
    "            # coord is not a signal\n",
    "            # but can be assigned like one\n",
    "            coord_out <<= coord_in + coord_const\n",
    "\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "print(vhdl)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Record templates\n",
    "\n",
    "Record types can be generic."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity MyEntity is\n",
      "  port (\n",
      "    x_in : in std_logic_vector(31 downto 0);\n",
      "    y_in : in std_logic_vector(31 downto 0);\n",
      "    x_out_signed : out std_logic_vector(31 downto 0);\n",
      "    y_out_signed : out std_logic_vector(31 downto 0);\n",
      "    x_out_unsigned : out std_logic_vector(15 downto 0);\n",
      "    y_out_unsigned : out std_logic_vector(15 downto 0)\n",
      "    );\n",
      "end MyEntity;\n",
      "\n",
      "\n",
      "architecture arch_MyEntity of MyEntity is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_x_out_signed : std_logic_vector(31 downto 0);\n",
      "  signal buffer_y_out_signed : std_logic_vector(31 downto 0);\n",
      "  signal buffer_x_out_unsigned : std_logic_vector(15 downto 0);\n",
      "  signal buffer_y_out_unsigned : std_logic_vector(15 downto 0);\n",
      "  signal temp : signed(31 downto 0);\n",
      "  signal temp1 : signed(31 downto 0);\n",
      "  signal temp2 : unsigned(15 downto 0);\n",
      "  signal temp3 : unsigned(15 downto 0);\n",
      "  signal temp4 : unsigned(15 downto 0);\n",
      "  signal temp5 : unsigned(15 downto 0);\n",
      "  signal temp6 : unsigned(15 downto 0);\n",
      "  signal temp7 : unsigned(15 downto 0);\n",
      "  signal temp8 : unsigned(15 downto 0);\n",
      "  signal temp9 : unsigned(15 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  x_out_signed <= buffer_x_out_signed;\n",
      "  y_out_signed <= buffer_y_out_signed;\n",
      "  x_out_unsigned <= buffer_x_out_unsigned;\n",
      "  y_out_unsigned <= buffer_y_out_unsigned;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_signed)\n",
      "  temp <= signed(x_in);\n",
      "  temp1 <= signed(y_in);\n",
      "  buffer_x_out_signed <= std_logic_vector(temp);\n",
      "  buffer_y_out_signed <= std_logic_vector(temp1);\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_unsigned)\n",
      "  temp2 <= unsigned(std_logic_vector(x_in(15 downto 0)));\n",
      "  temp3 <= unsigned(std_logic_vector(y_in(15 downto 0)));\n",
      "  temp4 <= unsigned(std_logic_vector(x_in(31 downto 16)));\n",
      "  temp5 <= unsigned(std_logic_vector(y_in(31 downto 16)));\n",
      "  temp6 <= (temp2) + (temp4);\n",
      "  temp7 <= (temp3) + (temp5);\n",
      "  temp8 <= (temp6) + (unsigned'(\"0000000000000011\"));\n",
      "  temp9 <= (temp7) + (unsigned'(\"0000000000000100\"));\n",
      "  buffer_x_out_unsigned <= std_logic_vector(temp8);\n",
      "  buffer_y_out_unsigned <= std_logic_vector(temp9);\n",
      "end architecture arch_MyEntity;\n"
     ]
    }
   ],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from cohdl import Port, BitVector, Signed\n",
    "from cohdl import Entity\n",
    "\n",
    "from cohdl import std\n",
    "\n",
    "# obtain generic type and use it to produce a generic record\n",
    "T = std.template_arg.Type\n",
    "\n",
    "class Coord(std.Record[T]):\n",
    "    x: T\n",
    "    y: T\n",
    "\n",
    "    def __add__(self, other: Coord) -> Coord:\n",
    "        # use type(self) instead of Coord\n",
    "        # to get specialized template type\n",
    "        return type(self)(\n",
    "            self.x+other.x,\n",
    "            self.y+other.y\n",
    "        )\n",
    "\n",
    "class MyEntity(Entity):\n",
    "    x_in = Port.input(BitVector[32])\n",
    "    y_in = Port.input(BitVector[32])\n",
    "\n",
    "    x_out_signed = Port.output(BitVector[32])\n",
    "    y_out_signed = Port.output(BitVector[32])\n",
    "\n",
    "    x_out_unsigned = Port.output(BitVector[16])\n",
    "    y_out_unsigned = Port.output(BitVector[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        # specialize the generic \n",
    "        out_signed = std.Ref[Coord[Signed[32]]](self.x_out_signed, self.y_out_signed)\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic_signed():\n",
    "            nonlocal out_signed\n",
    "\n",
    "            # specialize generic Coord with Signed[32]\n",
    "            coord_in = Coord[Signed[32]](self.x_in, self.y_in)\n",
    "\n",
    "            # coord is not a signal\n",
    "            # but can be assigned like one\n",
    "            out_signed <<= coord_in\n",
    "        \n",
    "        @std.concurrent\n",
    "        def logic_unsigned():\n",
    "\n",
    "            # specialize generic Coord with Unsigned[16]\n",
    "            a = Coord[Unsigned[16]](self.x_in[15:0], self.y_in[15:0])\n",
    "            b = Coord[Unsigned[16]](self.x_in[31:16], self.y_in[31:16])\n",
    "\n",
    "            # create a new instance of Coord from constant arguments\n",
    "            c = Coord[Unsigned[16]](3, 4)\n",
    "\n",
    "            sum = a + b + c\n",
    "\n",
    "            self.x_out_unsigned <<= sum.x\n",
    "            self.y_out_unsigned <<= sum.y\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "print(vhdl)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
