$date
	Fri Aug 29 11:49:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [15:0] $end
$scope module m $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [15:0] $end
$var wire 1 ! out $end
$var wire 1 & m1out $end
$var wire 1 ' m0out $end
$scope module m0 $end
$var wire 3 ( s [2:0] $end
$var wire 8 ) w [7:0] $end
$var reg 1 ' out $end
$upscope $end
$scope module m1 $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [7:0] $end
$var reg 1 & out $end
$upscope $end
$scope module m2 $end
$var wire 1 , s $end
$var wire 2 - w [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 -
0,
b10111011 +
b0 *
b1001101 )
b0 (
1'
1&
b1011101101001101 %
b0 $
b1011101101001101 #
b0 "
1!
$end
#20
0!
b10 -
0'
b1 (
b1 *
b1 "
b1 $
#40
1!
1'
b1 -
0&
b10 (
b10 *
b10 "
b10 $
#60
b11 -
1&
b11 (
b11 *
b11 "
b11 $
#80
0!
b10 -
0'
b100 (
b100 *
b100 "
b100 $
#100
b101 (
b101 *
b101 "
b101 $
#120
1!
1'
b1 -
0&
b110 (
b110 *
b110 "
b110 $
#140
0!
0'
b10 -
1&
b111 (
b111 *
b111 "
b111 $
#160
b11 -
1'
1!
b0 (
b0 *
1,
b1000 "
b1000 $
#180
b10 -
0'
b1 (
b1 *
b1001 "
b1001 $
#200
0!
1'
b1 -
0&
b10 (
b10 *
b1010 "
b1010 $
#220
1!
b11 -
1&
b11 (
b11 *
b1011 "
b1011 $
#240
b10 -
0'
b100 (
b100 *
b1100 "
b1100 $
#260
b101 (
b101 *
b1101 "
b1101 $
#280
0!
1'
b1 -
0&
b110 (
b110 *
b1110 "
b1110 $
#300
1!
0'
b10 -
1&
b111 (
b111 *
b1111 "
b1111 $
#320
