// Seed: 325323273
module module_0 (
    output tri1 id_0,
    output tri1 id_1
);
  assign id_1 = 1'b0;
  logic id_3, id_4 = id_3;
  generate
    wire id_5;
  endgenerate
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd81
) (
    output uwire id_0,
    output wire id_1,
    input tri0 _id_2,
    input wand id_3,
    output tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri1 id_8
);
  localparam id_10 = (1);
  assign id_1 = 1;
  wor id_11 = -1;
  logic [1 : id_2] id_12;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign #id_13 id_1 = id_12;
endmodule
