------Layer #(Type) [Exec ID , Data ID] --[Ni x inW x inH] => [No x outW x outH] [Ni/G] [dataflowType] [preFetch, preFetchAlign, firstTransferRemainder, procSize, inPlaneSize] [dmaFreq] [dmaFreqWt] [kernelFreq] [In Data Ids] -----
------  1(TIDL_DataConvertLayer) [1, 1] --[3 x 640 x  640] => [3 x 640 x  640] *** [3] ***[ COL] ***[0, 0, 0, 102400, 1638400]**** [48], [0],[48] -[0 ]---
  IN: DDR, DMA, 190000(1638400), 190000(1638400),    3(    3), 4b0400(4916224),   0,        0 ||||  L2, DMA,  32000(204800),  32000(204800),    1(    1),  32000( 204800),   0,        0 
 OUT:MSMC, CPU,   c800( 51200),   c800( 51200),    2(    2),  19000( 102400),   0,        0 |||| DDR, DMA,  d4800(870400),  c8000(819200),    3(    3), 27dc00(2612224),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  2(TIDL_ConvolutionLayer) [2, 2] --[3 x 640 x  640] => [12 x 320 x  320] *** [3] ***[ROW_C] ***[1280, 1280, 0, 30720, 819200]**** [27], [1],[27] -[1 ]---
  IN: DDR, DMA,  d4800(870400),  c8000(819200),    3(    3), 27dc00(2612224),   0,        0 ||||  L2, DMA,  10000( 65536),  10000( 65536),    3(    3),  30080( 196736),   0,        0 
 OUT:MSMC, CPU,   1e40(  7744),   1e00(  7680),    c(   12),  2d600( 185856),   0,      300 |||| DDR, DMA,  34f00(216832),  32002(204802),    c(   12), 27b800(2603008),   0,   682400 
  WT:DDR_PERSIST, DMA,     36(    54),     36(    54),    c(   12),    300(    768),   0,        0 ||||MSMC, DMA,     36(    54),     36(    54),    c(   12),    300(    768),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  3(TIDL_ConvolutionLayer) [3, 3] --[12 x 320 x  320] => [32 x 320 x  320] *** [12] ***[ROW_C] ***[1284, 1312, 642, 7520, 204800]**** [28], [1],[28] -[2 ]---
  IN: DDR, DMA,  34f00(216832),  32002(204802),    c(   12), 27b800(2603008),   0,   682400 ||||  L2, DMA,   4000( 16384),   4000( 16384),    c(   12),  30080( 196736),   0,        0 
 OUT:MSMC, CPU,   1dc0(  7616),   1d60(  7520),   20(   32),  77000( 487424),   0,     2900 |||| DDR, DMA,  34100(213248),  32000(204800),   20(   32), 682400(6824960),   0,        0 
  WT:DDR_PERSIST, DMA,     d8(   216),     d8(   216),   20(   32),   1c00(   7168),   0,      300 ||||MSMC, DMA,    140(   320),     d8(   216),   20(   32),   2900(  10496),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  4(TIDL_ConvolutionLayer) [4, 4] --[32 x 320 x  320] => [64 x 160 x  160] *** [32] ***[ROW_C] ***[640, 640, 0, 1280, 204800]**** [160], [1],[160] -[3 ]---
  IN: DDR, DMA,  34100(213248),  32000(204800),   20(   32), 682400(6824960),   0,        0 ||||  L2, DMA,   1000(  4096),   1000(  4096),   20(   32),  20080( 131200),   0,        0 
 OUT:MSMC, CPU,    140(   320),    140(   320),   40(   64),   a000(  40960),   0,     9200 |||| DDR, DMA,   ca80( 51840),   c802( 51202),   40(   64), 32a400(3318784),   0,   682400 
  WT:DDR_PERSIST, DMA,    240(   576),    240(   576),   40(   64),   9200(  37376),   0,     1f00 ||||MSMC, DMA,    240(   576),    240(   576),   40(   64),   9200(  37376),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  5(TIDL_ConvolutionLayer) [5, 5] --[64 x 160 x  160] => [32 x 160 x  160] *** [64] ***[ROW_L] ***[0, 0, 0, 1376, 51200]**** [38], [1],[38] -[4 ]---
  IN: DDR, DMA,   ca80( 51840),   c802( 51202),   40(   64), 32a400(3318784),   0,   682400 ||||  L2, DMA,    ac0(  2752),    ac0(  2752),   40(   64),  37200( 225792),   0,        0 
 OUT:MSMC, CPU,    5c0(  1472),    560(  1376),   20(   32),  17000(  94208),   0,     1900 |||| DDR, DMA,   cf00( 52992),   c800( 51200),   20(   32), 19e400(1696768),   0,        0 
  WT:DDR_PERSIST, DMA,     80(   128),     80(   128),   20(   32),   1100(   4352),   0,     b100 ||||MSMC, DMA,     c0(   192),     80(   128),   20(   32),   1900(   6400),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  6(TIDL_ConvolutionLayer) [6, 6] --[64 x 160 x  160] => [32 x 160 x  160] *** [64] ***[ROW_L] ***[0, 0, 0, 1376, 51200]**** [38], [1],[38] -[4 ]---
  IN: DDR, DMA,   ca80( 51840),   c802( 51202),   40(   64), 32a400(3318784),   0,   682400 ||||  L2, DMA,    ac0(  2752),    ac0(  2752),   40(   64),  37200( 225792),   0,        0 
 OUT:MSMC, CPU,    5c0(  1472),    560(  1376),   20(   32),  17000(  94208),   0,     1900 |||| DDR, DMA,   cf00( 52992),   c800( 51200),   20(   32), 19e400(1696768),   0,   19e400 
  WT:DDR_PERSIST, DMA,     80(   128),     80(   128),   20(   32),   1100(   4352),   0,     c200 ||||MSMC, DMA,     c0(   192),     80(   128),   20(   32),   1900(   6400),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  7(TIDL_ConvolutionLayer) [7, 7] --[32 x 160 x  160] => [32 x 160 x  160] *** [32] ***[ROW_L] ***[0, 0, 0, 2784, 51200]**** [19], [1],[19] -[6 ]---
  IN: DDR, DMA,   cf00( 52992),   c800( 51200),   20(   32), 19e400(1696768),   0,   19e400 ||||  L2, DMA,   15c0(  5568),   15c0(  5568),   20(   32),  37180( 225664),   0,        0 
 OUT:MSMC, CPU,    b40(  2880),    ae0(  2784),   20(   32),  2d000( 184320),   0,      900 |||| DDR, DMA,   d5c0( 54720),   c800( 51200),   20(   32), 1abc00(1752064),   0,   33c800 
  WT:DDR_PERSIST, DMA_ONCE,     40(    64),     40(    64),   20(   32),    900(   2304),   0,     d300 ||||MSMC, DMA_ONCE,     40(    64),     40(    64),   20(   32),    900(   2304),   0,    f0880 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  8(TIDL_ConvolutionLayer) [8, 8] --[32 x 160 x  160] => [32 x 160 x  160] *** [32] ***[ROW_L] ***[644, 672, 322, 2432, 51200]**** [21], [1],[21] -[7 ]---
  IN: DDR, DMA,   d5c0( 54720),   c800( 51200),   20(   32), 1abc00(1752064),   0,   33c800 ||||  L2, DMA,   15c0(  5568),   15c0(  5568),   20(   32),  36d00( 224512),   0,        0 
 OUT:MSMC, CPU,    a40(  2624),    980(  2432),   20(   32),  29000( 167936),   0,     4900 |||| DDR, DMA,   d740( 55104),   c800( 51200),   20(   32), 1aec00(1764352),   0,   4e8400 
  WT:DDR_PERSIST, DMA,    240(   576),    240(   576),   20(   32),   4900(  18688),   0,     dc00 ||||MSMC, DMA,    240(   576),    240(   576),   20(   32),   4900(  18688),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  9(TIDL_EltWiseLayer) [9, 9] --[64 x 160 x  160] => [32 x 160 x  160] *** [64] ***[ COL] ***[0, 0, 0, 51200, 51200]**** [32], [0],[32] -[8 6 ]---
  IN: DDR, DMA,   d740( 55104),   c800( 51200),   20(   32), 1aec00(1764352),   0,   4e8400 ||||  L2, DMA,   c8a0( 51360),   c8a0( 51360),    2(    2),  32280( 205440),   0,        0 
 OUT:MSMC, CPU,   c840( 51264),   c800( 51200),    2(    2),  19080( 102528),   0,        0 |||| DDR, DMA,   c800( 51200),   c800( 51200),   20(   32), 190400(1639424),   0,   33c800 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  10(TIDL_ConcatLayer) [10, 10] --[64 x 160 x  160] => [64 x 160 x  160] *** [64] ***[ COL] ***[0, 0, 0, 51200, 51200]**** [32], [0],[32] -[9 5 ]---
  IN: DDR, DMA,   c800( 51200),   c800( 51200),   20(   32), 190400(1639424),   0,   33c800 ||||  L2, DMA,   c8a0( 51360),   c8a0( 51360),    4(    4),  32280( 205440),   0,        0 
 OUT:MSMC, CPU,   c840( 51264),   c800( 51200),    4(    4),  32100( 205056),   0,        0 |||| DDR, DMA,   c800( 51200),   c800( 51200),   40(   64), 320400(3277824),   0,   4ccc00 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  11(TIDL_ConvolutionLayer) [11, 11] --[64 x 160 x  160] => [64 x 160 x  160] *** [64] ***[ROW_L] ***[0, 0, 0, 1376, 51200]**** [38], [1],[38] -[10 ]---
  IN: DDR, DMA,   c800( 51200),   c800( 51200),   40(   64), 320400(3277824),   0,   4ccc00 ||||  L2, DMA,    ac0(  2752),    ac0(  2752),   40(   64),  37200( 225792),   0,        0 
 OUT:MSMC, CPU,    5c0(  1472),    560(  1376),   40(   64),  2e000( 188416),   0,     3200 |||| DDR, DMA,   cf00( 52992),   c800( 51200),   40(   64), 33c400(3392512),   0,        0 
  WT:DDR_PERSIST, DMA,     80(   128),     80(   128),   40(   64),   2200(   8704),   0,    12500 ||||MSMC, DMA,     c0(   192),     80(   128),   40(   64),   3200(  12800),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  12(TIDL_ConvolutionLayer) [12, 12] --[64 x 160 x  160] => [128 x 80 x  80] *** [64] ***[ROW_L] ***[320, 320, 0, 640, 51200]**** [80], [1],[80] -[11 ]---
  IN: DDR, DMA,   cf00( 52992),   c800( 51200),   40(   64), 33c400(3392512),   0,        0 ||||  L2, DMA,    640(  1600),    640(  1600),   40(   64),  25380( 152448),   0,        0 
 OUT:MSMC, CPU,     c0(   192),     a0(   160),   80(  128),   c000(  49152),   0,    26400 |||| DDR, DMA,   3300( 13056),   3202( 12802),   80(  128), 198400(1672192),   0,   33c400 
  WT:DDR_PERSIST, DMA,    480(  1152),    480(  1152),   80(  128),  24400( 148480),   0,    14700 ||||MSMC, DMA,    4c0(  1216),    480(  1152),   80(  128),  26400( 156672),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  13(TIDL_ConvolutionLayer) [13, 13] --[128 x 80 x  80] => [64 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[12 ]---
  IN: DDR, DMA,   3300( 13056),   3202( 12802),   80(  128), 198400(1672192),   0,   33c400 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:MSMC, CPU,    340(   832),    320(   800),   40(   64),  1a000( 106496),   0,     5200 |||| DDR, DMA,   3740( 14144),   3200( 12800),   40(   64),  dd400( 906240),   0,        0 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   40(   64),   4200(  16896),   0,    38b00 ||||MSMC, DMA,    140(   320),    100(   256),   40(   64),   5200(  20992),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  14(TIDL_ConvolutionLayer) [14, 14] --[128 x 80 x  80] => [64 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[12 ]---
  IN: DDR, DMA,   3300( 13056),   3202( 12802),   80(  128), 198400(1672192),   0,   33c400 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:MSMC, CPU,    340(   832),    320(   800),   40(   64),  1a000( 106496),   0,     5200 |||| DDR, DMA,   3740( 14144),   3200( 12800),   40(   64),  dd400( 906240),   0,    dd400 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   40(   64),   4200(  16896),   0,    3cd00 ||||MSMC, DMA,    140(   320),    100(   256),   40(   64),   5200(  20992),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  15(TIDL_ConvolutionLayer) [15, 15] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[0, 0, 0, 1664, 12800]**** [8], [1],[8] -[14 ]---
  IN: DDR, DMA,   3740( 14144),   3200( 12800),   40(   64),  dd400( 906240),   0,    dd400 ||||  L2, DMA,    d40(  3392),    d40(  3392),   40(   64),  37780( 227200),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:DDR_PERSIST, DMA,     80(   128),     80(   128),   40(   64),   2200(   8704),   0,    40f00 ||||MSMC, DMA,     c0(   192),     80(   128),   40(   64),   3200(  12800),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  16(TIDL_ConvolutionLayer) [16, 16] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[324, 352, 162, 1440, 12800]**** [9], [1],[9] -[15 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 ||||  L2, DMA,    cc0(  3264),    cc0(  3264),   40(   64),  35800( 219136),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:DDR_PERSIST, DMA,    480(  1152),    480(  1152),   40(   64),  12200(  74240),   0,    43100 ||||MSMC, DMA,    4c0(  1216),    480(  1152),   40(   64),  13200(  78336),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  17(TIDL_EltWiseLayer) [17, 17] --[128 x 80 x  80] => [64 x 80 x  80] *** [128] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [16], [0],[16] -[16 14 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 ||||  L2, DMA,   3250( 12880),   3250( 12880),    8(    8),  32500( 206080),   0,        0 
 OUT:MSMC, CPU,   3240( 12864),   3200( 12800),    8(    8),  19200( 102912),   0,    c9080 |||| DDR, DMA,   3200( 12800),   3200( 12800),   40(   64),  c8400( 820224),   0,   1ba800 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  18(TIDL_ConvolutionLayer) [18, 18] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[0, 0, 0, 1664, 12800]**** [8], [1],[8] -[17 ]---
  IN: DDR, DMA,   3200( 12800),   3200( 12800),   40(   64),  c8400( 820224),   0,   1ba800 ||||  L2, DMA,    d40(  3392),    d40(  3392),   40(   64),  37780( 227200),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:DDR_PERSIST, DMA,     80(   128),     80(   128),   40(   64),   2200(   8704),   0,    55300 ||||MSMC, DMA,     c0(   192),     80(   128),   40(   64),   3200(  12800),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  19(TIDL_ConvolutionLayer) [19, 19] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[324, 352, 162, 1440, 12800]**** [9], [1],[9] -[18 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 ||||  L2, DMA,    cc0(  3264),    cc0(  3264),   40(   64),  35800( 219136),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:DDR_PERSIST, DMA,    480(  1152),    480(  1152),   40(   64),  12200(  74240),   0,    57500 ||||MSMC, DMA,    4c0(  1216),    480(  1152),   40(   64),  13200(  78336),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  20(TIDL_EltWiseLayer) [20, 20] --[128 x 80 x  80] => [64 x 80 x  80] *** [128] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [16], [0],[16] -[19 17 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 ||||  L2, DMA,   3250( 12880),   3250( 12880),    8(    8),  32500( 206080),   0,        0 
 OUT:MSMC, CPU,   3240( 12864),   3200( 12800),    8(    8),  19200( 102912),   0,    c9080 |||| DDR, DMA,   3200( 12800),   3200( 12800),   40(   64),  c8400( 820224),   0,    dd400 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  21(TIDL_ConvolutionLayer) [21, 21] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[0, 0, 0, 1664, 12800]**** [8], [1],[8] -[20 ]---
  IN: DDR, DMA,   3200( 12800),   3200( 12800),   40(   64),  c8400( 820224),   0,    dd400 ||||  L2, DMA,    d40(  3392),    d40(  3392),   40(   64),  37780( 227200),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:DDR_PERSIST, DMA,     80(   128),     80(   128),   40(   64),   2200(   8704),   0,    69700 ||||MSMC, DMA,     c0(   192),     80(   128),   40(   64),   3200(  12800),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  22(TIDL_ConvolutionLayer) [22, 22] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[324, 352, 162, 1440, 12800]**** [9], [1],[9] -[21 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 ||||  L2, DMA,    cc0(  3264),    cc0(  3264),   40(   64),  35800( 219136),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:DDR_PERSIST, DMA,    480(  1152),    480(  1152),   40(   64),  12200(  74240),   0,    6b900 ||||MSMC, DMA,    4c0(  1216),    480(  1152),   40(   64),  13200(  78336),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  23(TIDL_EltWiseLayer) [23, 23] --[128 x 80 x  80] => [64 x 80 x  80] *** [128] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [16], [0],[16] -[22 20 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 ||||  L2, DMA,   3250( 12880),   3250( 12880),    8(    8),  32500( 206080),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  24(TIDL_ConcatLayer) [24, 24] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [16], [0],[16] -[23 13 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 ||||  L2, DMA,   3250( 12880),   3250( 12880),   10(   16),  32500( 206080),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff |||| DDR, CPU,   3200( 12800),   3200( 12800),   80(  128), 190400(1639424),   0,   280c00 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  25(TIDL_ConvolutionLayer) [25, 25] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[24 ]---
  IN: DDR, DMA,   3200( 12800),   3200( 12800),   80(  128), 190400(1639424),   0,   280c00 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:MSMC, CPU,    340(   832),    320(   800),   80(  128),  34000( 212992),   0,        0 |||| DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,    c6800 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,    7db00 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  26(TIDL_ConvolutionLayer) [26, 26] --[128 x 80 x  80] => [256 x 40 x  40] *** [128] ***[ROW_L] ***[160, 160, 0, 640, 12800]**** [20], [1],[20] -[25 ]---
  IN: DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,    c6800 ||||  L2, DMA,    5c0(  1472),    5c0(  1472),   80(  128),  30d80( 200064),   0,        0 
 OUT:MSMC, CPU,     c0(   192),     a0(   160),  100(  256),  18000(  98304),   0,    94800 |||| DDR, DMA,    d80(  3456),    c82(  3202),  100(  256),  d8400( 885760),   0,   280c00 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),  100(  256),  90800( 591872),   0,    85f00 ||||MSMC, DMA,    940(  2368),    900(  2304),  100(  256),  94800( 608256),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  27(TIDL_ConvolutionLayer) [27, 27] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[26 ]---
  IN: DDR, DMA,    d80(  3456),    c82(  3202),  100(  256),  d8400( 885760),   0,   280c00 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    1a0(   416),   80(  128),  1c000( 114688),   0,    12400 |||| DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,        0 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   80(  128),  10400(  66560),   0,   116700 ||||MSMC, DMA,    240(   576),    200(   512),   80(  128),  12400(  74752),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  28(TIDL_ConvolutionLayer) [28, 28] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[26 ]---
  IN: DDR, DMA,    d80(  3456),    c82(  3202),  100(  256),  d8400( 885760),   0,   280c00 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   80(  128),  10400(  66560),   0,   126b00 ||||MSMC, DMA,    240(   576),    200(   512),   80(  128),  12400(  74752),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  29(TIDL_ConvolutionLayer) [29, 29] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[28 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    70480 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,   136f00 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  30(TIDL_ConvolutionLayer) [30, 30] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 768, 3200]**** [5], [0],[5] -[29 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    70480 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36980( 223616),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    66b80 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   13f300 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  31(TIDL_EltWiseLayer) [31, 31] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [8], [0],[8] -[30 28 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    66b80 ||||  L2, DMA,    cd0(  3280),    cd0(  3280),   20(   32),  33400( 209920),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  32(TIDL_ConvolutionLayer) [32, 32] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[31 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    70480 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,   187700 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  33(TIDL_ConvolutionLayer) [33, 33] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 768, 3200]**** [5], [0],[5] -[32 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    70480 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36980( 223616),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    66b80 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   18fb00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  34(TIDL_EltWiseLayer) [34, 34] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [8], [0],[8] -[33 31 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    66b80 ||||  L2, DMA,    cd0(  3280),    cd0(  3280),   20(   32),  33400( 209920),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  35(TIDL_ConvolutionLayer) [35, 35] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[34 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    70480 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,   1d7f00 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  36(TIDL_ConvolutionLayer) [36, 36] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 768, 3200]**** [5], [0],[5] -[35 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    70480 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36980( 223616),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    66b80 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   1e0300 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  37(TIDL_EltWiseLayer) [37, 37] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [8], [0],[8] -[36 34 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    66b80 ||||  L2, DMA,    cd0(  3280),    cd0(  3280),   20(   32),  33400( 209920),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  38(TIDL_ConcatLayer) [38, 38] --[256 x 40 x  40] => [256 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [8], [0],[8] -[37 27 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 ||||  L2, DMA,    cd0(  3280),    cd0(  3280),   40(   64),  33400( 209920),   0,        0 
 OUT:MSMC, CPU,    cc0(  3264),    c80(  3200),   40(   64),  33000( 208896),   0,    66080 |||| DDR, DMA,    c80(  3200),    c80(  3200),  100(  256),  c8400( 820224),   0,   280c00 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  39(TIDL_ConvolutionLayer) [39, 39] --[256 x 40 x  40] => [256 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[38 ]---
  IN: DDR, DMA,    c80(  3200),    c80(  3200),  100(  256),  c8400( 820224),   0,   280c00 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    1a0(   416),  100(  256),  38000( 229376),   0,        0 |||| DDR, DMA,    fc0(  4032),    c80(  3200),  100(  256),  fc400(1033216),   0,   349000 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),  100(  256),  20800( 133120),   0,   228700 ||||MSMC, DMA,    240(   576),    200(   512),  100(  256),  24800( 149504),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  40(TIDL_ConvolutionLayer) [40, 40] --[256 x 40 x  40] => [512 x 20 x  20] *** [256] ***[ROW_L] ***[80, 80, 0, 320, 3200]**** [10], [0],[10] -[39 ]---
  IN: DDR, DMA,    fc0(  4032),    c80(  3200),  100(  256),  fc400(1033216),   0,   349000 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    322(   802),  200(  512),  68080( 426112),   0,        0 
  WT:DDR_PERSIST, DMA,   1200(  4608),   1200(  4608),  200(  512), 241000(2363392),   0,   248f00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  41(TIDL_ConvolutionLayer) [41, 41] --[512 x 20 x  20] => [256 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [1],[5] -[40 ]---
  IN:MSMC, DMA,    340(   832),    322(   802),  200(  512),  68080( 426112),   0,        0 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  100(  256),  40800( 264192),   0,   489f00 ||||MSMC, DMA,    440(  1088),    400(  1024),  100(  256),  44800( 280576),   0,    68080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  42(TIDL_PoolingLayer) [42, 42] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ COL] ***[0, 0, 0, 800, 800]**** [1], [0],[1] -[41 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34900( 215296),   0,       80 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    34080 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  43(TIDL_PoolingLayer) [43, 43] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ COL] ***[0, 0, 0, 800, 800]**** [1], [0],[1] -[42 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    34080 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34900( 215296),   0,       80 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    34080 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  44(TIDL_PoolingLayer) [44, 44] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ COL] ***[0, 0, 0, 800, 800]**** [1], [0],[1] -[43 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    34080 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34900( 215296),   0,       80 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    68100 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  45(TIDL_PoolingLayer) [45, 45] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ COL] ***[0, 0, 0, 800, 800]**** [1], [0],[1] -[44 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    68100 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34900( 215296),   0,       80 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    68100 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  46(TIDL_PoolingLayer) [46, 46] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ COL] ***[0, 0, 0, 800, 800]**** [1], [0],[1] -[45 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    68100 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34900( 215296),   0,       80 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    9c180 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  47(TIDL_PoolingLayer) [47, 47] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ COL] ***[0, 0, 0, 800, 800]**** [1], [0],[1] -[46 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    9c180 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34900( 215296),   0,       80 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    9c180 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  48(TIDL_ConcatLayer) [48, 48] --[1024 x 20 x  20] => [1024 x 20 x  20] *** [1024] ***[ COL] ***[0, 0, 0, 800, 800]**** [16], [0],[16] -[41 43 45 47 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 ||||  L2, DMA,    348(   840),    348(   840),   80(  128),  1a400( 107520),   0,        0 
 OUT:MSMC, CPU,    340(   832),    320(   800),   80(  128),  1a000( 106496),   0,    d0200 |||| DDR, DMA,    320(   800),    320(   800),  400( 1024),  c8400( 820224),   0,   280c00 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  49(TIDL_ConvolutionLayer) [49, 49] --[1024 x 20 x  20] => [512 x 20 x  20] *** [1024] ***[ROW_L] ***[0, 0, 0, 96, 800]**** [9], [0],[9] -[48 ]---
  IN: DDR, DMA,    320(   800),    320(   800),  400( 1024),  c8400( 820224),   0,   280c00 ||||  L2, DMA,     c0(   192),     c0(   192),  400( 1024),  30380( 197504),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  200(  512),  68080( 426112),   0,        0 
  WT:DDR_PERSIST, DMA,    800(  2048),    800(  2048),  200(  512), 101000(1052672),   0,   4ca700 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  50(TIDL_ConvolutionLayer) [50, 50] --[512 x 20 x  20] => [256 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [1],[5] -[49 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  200(  512),  68080( 426112),   0,        0 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    ac880 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  100(  256),  40800( 264192),   0,   5cb700 ||||MSMC, DMA,    440(  1088),    400(  1024),  100(  256),  44800( 280576),   0,    68080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  51(TIDL_ConvolutionLayer) [51, 51] --[512 x 20 x  20] => [256 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [1],[5] -[49 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  200(  512),  68080( 426112),   0,        0 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  100(  256),  40800( 264192),   0,   60bf00 ||||MSMC, DMA,    440(  1088),    400(  1024),  100(  256),  44800( 280576),   0,    68080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  52(TIDL_ConvolutionLayer) [52, 52] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 800]**** [2], [1],[2] -[51 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34080( 213120),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),  100(  256),  20800( 133120),   0,   64c700 ||||MSMC, DMA,    240(   576),    200(   512),  100(  256),  24800( 149504),   0,    34080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  53(TIDL_ConvolutionLayer) [53, 53] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ROW_L] ***[84, 96, 42, 352, 800]**** [3], [0],[3] -[52 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34200( 213504),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    78080 
  WT:DDR_PERSIST, DMA,   1200(  4608),   1200(  4608),  100(  256), 120800(1181696),   0,   66cf00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  54(TIDL_ConcatLayer) [54, 54] --[512 x 20 x  20] => [512 x 20 x  20] *** [512] ***[ COL] ***[0, 0, 0, 800, 800]**** [4], [0],[4] -[53 50 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    78080 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34800( 215040),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    3c0(   960),    370(   880),  200(  512),  78080( 491648),  28,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 1,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  55(TIDL_ConvolutionLayer) [55, 55] --[512 x 20 x  20] => [512 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [0],[5] -[54 ]---
  IN:MSMC, DMA,    3c0(   960),    370(   880),  200(  512),  78080( 491648),  28,        0 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    3c0(   960),    370(   880),  200(  512),  78080( 491648),  28,    78080 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  200(  512),  81000( 528384),   0,   78d700 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 1,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  56(TIDL_ConvolutionLayer) [56, 56] --[512 x 20 x  20] => [256 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [0],[5] -[55 ]---
  IN:MSMC, DMA,    3c0(   960),    370(   880),  200(  512),  78080( 491648),  28,    78080 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:MSMC, CPU,     c0(   192),     a0(   160),  100(  256),  18000(  98304),   0,        0 |||| DDR, DMA,    480(  1152),    370(   880),  100(  256),  48400( 295936),  28,        0 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  100(  256),  40800( 264192),   0,   80e700 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 1,  0], Required OUT : [ 1,  0],  To fill zero OUT: [ 0,  0]
------  57(TIDL_ResizeLayer) [57, 57] --[256 x 20 x  20] => [256 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 880, 880]**** [4], [0],[4] -[56 ]---
  IN: DDR, DMA,    480(  1152),    370(   880),  100(  256),  48400( 295936),   0,        0 ||||  L2, DMA,    3c0(   960),    3c0(   960),   80(  128),  1e000( 122880),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    d40(  3392),    d20(  3360),  100(  256),  d4080( 868480),  50,       80 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 1,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  58(TIDL_ConcatLayer) [58, 58] --[512 x 40 x  40] => [512 x 40 x  40] *** [512] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [32], [0],[32] -[57 39 ]---
  IN:MSMC, DMA,    d40(  3392),    d20(  3360),  100(  256),  d4100( 868608),  50,       80 ||||  L2, DMA,    d48(  3400),    d48(  3400),   20(   32),  1a900( 108800),   0,        0 
 OUT:MSMC, CPU,    cc0(  3264),    c80(  3200),   20(   32),  19800( 104448),   0,    d4100 |||| DDR, DMA,    c80(  3200),    c80(  3200),  200(  512), 190400(1639424),   0,   445400 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  59(TIDL_ConvolutionLayer) [59, 59] --[512 x 40 x  40] => [128 x 40 x  40] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 3200]**** [20], [0],[20] -[58 ]---
  IN: DDR, DMA,    c80(  3200),    c80(  3200),  200(  512), 190400(1639424),   0,   445400 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28c00( 166912),   0,        0 
 OUT:MSMC, CPU,     c0(   192),     a0(   160),   80(  128),   c000(  49152),   0,        0 |||| DDR, DMA,    d80(  3456),    c80(  3200),   80(  128),  6c400( 443392),   0,   280c00 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),   80(  128),  20400( 132096),   0,   84ef00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  60(TIDL_ConvolutionLayer) [60, 60] --[512 x 40 x  40] => [128 x 40 x  40] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 3200]**** [20], [1],[20] -[58 ]---
  IN: DDR, DMA,    c80(  3200),    c80(  3200),  200(  512), 190400(1639424),   0,   445400 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28c00( 166912),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    22400 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),   80(  128),  20400( 132096),   0,   86f300 ||||MSMC, DMA,    440(  1088),    400(  1024),   80(  128),  22400( 140288),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  61(TIDL_ConvolutionLayer) [61, 61] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[60 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    22400 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff |||| DDR, CPU,   12c0(  4800),    c80(  3200),   80(  128),  96400( 615424),   0,   2ed000 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,   88f700 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  62(TIDL_ConvolutionLayer) [62, 62] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 768, 3200]**** [5], [0],[5] -[61 ]---
  IN: DDR, DMA,   12c0(  4800),    c80(  3200),   80(  128),  96400( 615424),   0,   2ed000 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36980( 223616),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   897b00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  63(TIDL_ConcatLayer) [63, 63] --[256 x 40 x  40] => [256 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [8], [0],[8] -[62 59 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 ||||  L2, DMA,    cd0(  3280),    cd0(  3280),   40(   64),  33400( 209920),   0,        0 
 OUT:MSMC, CPU,    cc0(  3264),    c80(  3200),   40(   64),  33000( 208896),   0,    66080 |||| DDR, DMA,    d20(  3360),    d20(  3360),  100(  256),  d2400( 861184),  50,   2ed000 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 1,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  64(TIDL_ConvolutionLayer) [64, 64] --[256 x 40 x  40] => [256 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[63 ]---
  IN: DDR, DMA,    d20(  3360),    d20(  3360),  100(  256),  d2400( 861184),  50,   2ed000 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    1a0(   416),  100(  256),  38000( 229376),   0,        0 |||| DDR, DMA,    fc0(  4032),    d20(  3360),  100(  256),  fc400(1033216),  50,   3bf400 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),  100(  256),  20800( 133120),   0,   8dff00 ||||MSMC, DMA,    240(   576),    200(   512),  100(  256),  24800( 149504),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 1,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  65(TIDL_ConvolutionLayer) [65, 65] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[64 ]---
  IN: DDR, DMA,    fc0(  4032),    d20(  3360),  100(  256),  fc400(1033216),  50,   3bf400 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    1a0(   416),   80(  128),  1c000( 114688),   0,    12400 |||| DDR, DMA,    fc0(  4032),    d20(  3360),   80(  128),  7e400( 517120),  50,    48400 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   80(  128),  10400(  66560),   0,   900700 ||||MSMC, DMA,    240(   576),    200(   512),   80(  128),  12400(  74752),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 1,  0], Required OUT : [ 1,  0],  To fill zero OUT: [ 0,  0]
------  66(TIDL_ResizeLayer) [66, 66] --[128 x 40 x  40] => [128 x 80 x  80] *** [128] ***[ COL] ***[0, 0, 0, 3360, 3360]**** [8], [0],[8] -[65 ]---
  IN: DDR, DMA,    fc0(  4032),    d20(  3360),   80(  128),  7e400( 517120),   0,    48400 ||||  L2, DMA,    d48(  3400),    d48(  3400),   20(   32),  1a900( 108800),   0,        0 
 OUT:MSMC, CPU,   35c0( 13760),   35c0( 13760),   20(   32),  6b800( 440320),   0,        0 |||| DDR, DMA,   3340( 13120),   3340( 13120),   80(  128), 19a400(1680384),  a0,   280c80 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 1,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  67(TIDL_ConcatLayer) [67, 67] --[256 x 80 x  80] => [256 x 80 x  80] *** [256] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [32], [0],[32] -[66 25 ]---
  IN: DDR, DMA,   3340( 13120),   3340( 13120),   80(  128), 19a480(1680512),  a0,   280c80 ||||  L2, DMA,   3340( 13120),   3340( 13120),   10(   16),  33400( 209920),   0,        0 
 OUT:MSMC, CPU,   3240( 12864),   3200( 12800),   10(   16),  32400( 205824),   0,        0 |||| DDR, DMA,   3200( 12800),   3200( 12800),  100(  256), 320400(3277824),   0,   41b080 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 1,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  68(TIDL_ConvolutionLayer) [68, 68] --[256 x 80 x  80] => [64 x 80 x  80] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 12800]**** [31], [1],[31] -[67 ]---
  IN: DDR, DMA,   3200( 12800),   3200( 12800),  100(  256), 320400(3277824),   0,   41b080 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  37000( 225280),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),   40(   64),  c9080( 823424),   0,        0 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   40(   64),   8200(  33280),   0,   910b00 ||||MSMC, DMA,    240(   576),    200(   512),   40(   64),   9200(  37376),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  69(TIDL_ConvolutionLayer) [69, 69] --[256 x 80 x  80] => [64 x 80 x  80] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 12800]**** [31], [1],[31] -[67 ]---
  IN: DDR, DMA,   3200( 12800),   3200( 12800),  100(  256), 320400(3277824),   0,   41b080 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  37000( 225280),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    1a0(   416),   40(   64),   e000(  57344),   0,    d2280 |||| DDR, DMA,   3480( 13440),   3200( 12800),   40(   64),  d2400( 861184),   0,    c6800 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   40(   64),   8200(  33280),   0,   918d00 ||||MSMC, DMA,    240(   576),    200(   512),   40(   64),   9200(  37376),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  70(TIDL_ConvolutionLayer) [70, 70] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[0, 0, 0, 1088, 12800]**** [12], [1],[12] -[69 ]---
  IN: DDR, DMA,   3480( 13440),   3200( 12800),   40(   64),  d2400( 861184),   0,    c6800 ||||  L2, DMA,    8c0(  2240),    8c0(  2240),   40(   64),  25b00( 154368),   0,        0 
 OUT:MSMC, CPU,    440(  1088),    440(  1088),   40(   64),  22000( 139264),   0,    cc280 |||| DDR, DMA,   3740( 14144),   3200( 12800),   40(   64),  dd400( 906240),   0,   1a2c00 
  WT:DDR_PERSIST, DMA,     80(   128),     80(   128),   40(   64),   2200(   8704),   0,   920f00 ||||MSMC, DMA,     c0(   192),     80(   128),   40(   64),   3200(  12800),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  71(TIDL_ConvolutionLayer) [71, 71] --[64 x 80 x  80] => [64 x 80 x  80] *** [64] ***[ROW_L] ***[324, 352, 162, 640, 12800]**** [20], [1],[20] -[70 ]---
  IN: DDR, DMA,   3740( 14144),   3200( 12800),   40(   64),  dd400( 906240),   0,   1a2c00 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   40(   64),  1dd80( 122240),   0,        0 
 OUT:  L2, CPU,    2c0(   704),    280(   640),   40(   64),  16000(  90112),   0,    1dd80 |||| DDR, DMA,   3700( 14080),   3200( 12800),   40(   64),  dc400( 902144),   0,    c6800 
  WT:DDR_PERSIST, DMA,    480(  1152),    480(  1152),   40(   64),  12200(  74240),   0,   923100 ||||MSMC, DMA,    4c0(  1216),    480(  1152),   40(   64),  13200(  78336),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  72(TIDL_ConcatLayer) [72, 72] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [32], [0],[32] -[71 68 ]---
  IN: DDR, DMA,   3700( 14080),   3200( 12800),   40(   64),  dc400( 902144),   0,    c6800 ||||  L2, DMA,   3250( 12880),   3250( 12880),    8(    8),  19280( 103040),   0,        0 
 OUT:MSMC, CPU,   3240( 12864),   3200( 12800),    8(    8),  19200( 102912),   0,    c9080 |||| DDR, DMA,   3200( 12800),   3200( 12800),   80(  128), 190400(1639424),   0,   280c00 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  73(TIDL_ConvolutionLayer) [73, 73] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[72 ]---
  IN: DDR, DMA,   3200( 12800),   3200( 12800),   80(  128), 190400(1639424),   0,   280c00 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:MSMC, CPU,    340(   832),    320(   800),   80(  128),  34000( 212992),   0,        0 |||| DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,    c6800 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,   935300 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,    c9080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  74(TIDL_ConvolutionLayer) [74, 74] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[73 ]---
  IN: DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,    c6800 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:MSMC, CPU,    340(   832),    320(   800),   80(  128),  34000( 212992),   0,     a400 |||| DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,   280c00 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,   93d700 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  75(TIDL_ConvolutionLayer) [75, 75] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ROW_L] ***[324, 352, 162, 608, 12800]**** [21], [1],[21] -[74 ]---
  IN: DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,   280c00 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34d80( 216448),   0,        0 
 OUT:MSMC, CPU,    2c0(   704),    260(   608),   80(  128),  2c000( 180224),   0,    4a400 |||| DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   43b000 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   945b00 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  76(TIDL_ConvolutionLayer) [76, 76] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ROW_L] ***[324, 352, 162, 608, 12800]**** [21], [1],[21] -[75 ]---
  IN: DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   43b000 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34d80( 216448),   0,        0 
 OUT:MSMC, CPU,    2c0(   704),    260(   608),   80(  128),  2c000( 180224),   0,    4a400 |||| DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   5f3400 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   98df00 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  77(TIDL_ConvolutionLayer) [77, 77] --[128 x 80 x  80] => [7 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[76 ]---
  IN: DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   5f3400 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),    7(    7),  16080(  90240),   0,        0 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),    7(    7),    780(   1920),   0,   9d6300 ||||MSMC, DMA,    140(   320),    100(   256),    7(    7),    900(   2304),   0,    16080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  78(TIDL_ConvolutionLayer) [78, 78] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ROW_L] ***[324, 352, 162, 608, 12800]**** [21], [1],[21] -[74 ]---
  IN: DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,   280c00 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34d80( 216448),   0,        0 
 OUT:MSMC, CPU,    2c0(   704),    260(   608),   80(  128),  2c000( 180224),   0,    60480 |||| DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   43b000 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   9d6a80 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,    16080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  79(TIDL_ConvolutionLayer) [79, 79] --[128 x 80 x  80] => [128 x 80 x  80] *** [128] ***[ROW_L] ***[324, 352, 162, 608, 12800]**** [21], [1],[21] -[78 ]---
  IN: DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   43b000 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34d80( 216448),   0,        0 
 OUT:MSMC, CPU,    2c0(   704),    260(   608),   80(  128),  2c000( 180224),   0,    60480 |||| DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   280c00 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   a1ee80 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,    16080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  80(TIDL_ConvolutionLayer) [80, 80] --[128 x 80 x  80] => [4 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[79 ]---
  IN: DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   280c00 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),    4(    4),   c980(  51584),   0,    16080 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),    4(    4),    480(   1152),   0,   a67280 ||||MSMC, DMA,    140(   320),    100(   256),    4(    4),    580(   1408),   0,    22a00 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  81(TIDL_ConvolutionLayer) [81, 81] --[128 x 80 x  80] => [1 x 80 x  80] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 12800]**** [16], [1],[16] -[79 ]---
  IN: DDR, DMA,   3700( 14080),   3200( 12800),   80(  128), 1b8400(1803264),   0,   280c00 ||||  L2, DMA,    640(  1600),    640(  1600),   80(  128),  34c80( 216192),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   3240( 12864),   3200( 12800),    1(    1),   3300(  13056),   0,    22a00 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),    1(    1),    180(    384),   0,   a67700 ||||MSMC, DMA,    140(   320),    100(   256),    1(    1),    180(    384),   0,    25d00 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  82(TIDL_ConcatLayer) [82, 82] --[12 x 80 x  80] => [12 x 80 x  80] *** [12] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [12], [0],[12] -[80 81 77 ]---
  IN:MSMC, DMA,   3240( 12864),   3200( 12800),    4(    4),   c980(  51584),   0,    16080 ||||  L2, DMA,   3250( 12880),   3250( 12880),    2(    2),   6500(  25856),   0,        0 
 OUT:MSMC, CPU,   3240( 12864),   3200( 12800),    2(    2),   6480(  25728),   0,    25d00 |||| DDR, DMA,   3200( 12800),   3200( 12800),    c(   12),  25c00( 154624),   0,   280c00 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  83(TIDL_ConvolutionLayer) [83, 83] --[128 x 80 x  80] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[160, 160, 0, 640, 12800]**** [20], [0],[20] -[73 ]---
  IN: DDR, DMA,   3740( 14144),   3200( 12800),   80(  128), 1ba400(1811456),   0,    c6800 ||||  L2, DMA,    5c0(  1472),    5c0(  1472),   80(  128),  30d80( 200064),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c82(  3202),   80(  128),  66080( 417920),   0,        0 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   a67880 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  84(TIDL_ConcatLayer) [84, 84] --[256 x 40 x  40] => [256 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [8], [0],[8] -[83 65 ]---
  IN:MSMC, DMA,    cc0(  3264),    c82(  3202),   80(  128),  66080( 417920),  50,        0 ||||  L2, DMA,    d48(  3400),    d48(  3400),   40(   64),  35200( 217600),   0,        0 
 OUT:MSMC, CPU,    cc0(  3264),    c80(  3200),   40(   64),  33000( 208896),   0,    66080 |||| DDR, DMA,    c80(  3200),    c80(  3200),  100(  256),  c8400( 820224),   0,    c6800 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  85(TIDL_ConvolutionLayer) [85, 85] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[84 ]---
  IN: DDR, DMA,    c80(  3200),    c80(  3200),  100(  256),  c8400( 820224),   0,    c6800 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    1a0(   416),   80(  128),  1c000( 114688),   0,        0 |||| DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,    48400 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   80(  128),  10400(  66560),   0,   aafc80 ||||MSMC, DMA,    240(   576),    200(   512),   80(  128),  12400(  74752),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  86(TIDL_ConvolutionLayer) [86, 86] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[84 ]---
  IN: DDR, DMA,    c80(  3200),    c80(  3200),  100(  256),  c8400( 820224),   0,    c6800 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    12540 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   80(  128),  10400(  66560),   0,   ac0080 ||||MSMC, DMA,    240(   576),    200(   512),   80(  128),  12400(  74752),   0,        0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  87(TIDL_ConvolutionLayer) [87, 87] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[86 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,    12540 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),   80(  128),   8400(  33792),   0,   ad0480 ||||MSMC, DMA,    140(   320),    100(   256),   80(  128),   a400(  41984),   0,    785c0 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  88(TIDL_ConvolutionLayer) [88, 88] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 768, 3200]**** [5], [1],[5] -[87 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),   80(  128),  66080( 417920),   0,        0 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36980( 223616),   0,        0 
 OUT:MSMC, CPU,    340(   832),    300(   768),   80(  128),  34000( 212992),   0,    b0480 |||| DDR, DMA,   1040(  4160),    c80(  3200),   80(  128),  82400( 533504),   0,    c6800 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   ad8880 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,    66080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  89(TIDL_ConcatLayer) [89, 89] --[256 x 40 x  40] => [256 x 40 x  40] *** [256] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [8], [0],[8] -[88 85 ]---
  IN: DDR, DMA,   1040(  4160),    c80(  3200),   80(  128),  82400( 533504),   0,    c6800 ||||  L2, DMA,    cd0(  3280),    cd0(  3280),   40(   64),  33400( 209920),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),  100(  256),  cc080( 835712),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  90(TIDL_ConvolutionLayer) [90, 90] --[256 x 40 x  40] => [256 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 3200]**** [8], [1],[8] -[89 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),  100(  256),  cc080( 835712),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),  100(  256),  cc080( 835712),   0,        0 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),  100(  256),  20800( 133120),   0,   b20c80 ||||MSMC, DMA,    240(   576),    200(   512),  100(  256),  24800( 149504),   0,    cc080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  91(TIDL_ConvolutionLayer) [91, 91] --[256 x 40 x  40] => [128 x 40 x  40] *** [256] ***[ROW_L] ***[0, 0, 0, 224, 3200]**** [15], [1],[15] -[90 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),  100(  256),  cc080( 835712),   0,        0 ||||  L2, DMA,    1c0(   448),    1c0(   448),  100(  256),  1cc00( 117760),   0,        0 
 OUT:  L2, CPU,    140(   320),     e0(   224),   80(  128),  14000(  81920),   0,    1cc00 |||| DDR, DMA,    dc0(  3520),    c80(  3200),   80(  128),  6e400( 451584),   0,    48400 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),   80(  128),  10400(  66560),   0,   b41480 ||||MSMC, DMA,    240(   576),    200(   512),   80(  128),  12400(  74752),   0,    cc080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  92(TIDL_ConvolutionLayer) [92, 92] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 576, 3200]**** [6], [0],[6] -[91 ]---
  IN: DDR, DMA,    dc0(  3520),    c80(  3200),   80(  128),  6e400( 451584),   0,    48400 ||||  L2, DMA,    540(  1344),    540(  1344),   80(  128),  2a980( 174464),   0,        0 
 OUT:MSMC, CPU,    240(   576),    240(   576),   80(  128),  24000( 147456),   0,    cc080 |||| DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,    b6800 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   b51880 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  93(TIDL_ConvolutionLayer) [93, 93] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 576, 3200]**** [6], [0],[6] -[92 ]---
  IN: DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,    b6800 ||||  L2, DMA,    540(  1344),    540(  1344),   80(  128),  2a980( 174464),   0,        0 
 OUT:MSMC, CPU,    240(   576),    240(   576),   80(  128),  24000( 147456),   0,    cc080 |||| DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,   17d000 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   b99c80 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  94(TIDL_ConvolutionLayer) [94, 94] --[128 x 40 x  40] => [7 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[93 ]---
  IN: DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,   17d000 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),    7(    7),   5a00(  23040),   0,    cc080 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),    7(    7),    780(   1920),   0,   be2080 ||||MSMC, DMA,    140(   320),    100(   256),    7(    7),    900(   2304),   0,    d1a80 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  95(TIDL_ConvolutionLayer) [95, 95] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 768, 3200]**** [5], [0],[5] -[91 ]---
  IN: DDR, DMA,    dc0(  3520),    c80(  3200),   80(  128),  6e400( 451584),   0,    48400 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36980( 223616),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff |||| DDR, CPU,   1040(  4160),    c80(  3200),   80(  128),  82400( 533504),   0,   132c00 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   be2800 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  96(TIDL_ConvolutionLayer) [96, 96] --[128 x 40 x  40] => [128 x 40 x  40] *** [128] ***[ROW_L] ***[164, 192, 82, 416, 3200]**** [8], [0],[8] -[95 ]---
  IN: DDR, DMA,   1040(  4160),    c80(  3200),   80(  128),  82400( 533504),   0,   132c00 ||||  L2, DMA,    440(  1088),    440(  1088),   80(  128),  22a00( 141824),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    1a0(   416),   80(  128),  1c000( 114688),   0,    d1a80 |||| DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,   1b5000 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   c2ac00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  97(TIDL_ConvolutionLayer) [97, 97] --[128 x 40 x  40] => [4 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[96 ]---
  IN: DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,   1b5000 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),    4(    4),   3380(  13184),   0,    d1a80 
  WT:DDR_PERSIST, DMA_ONCE,    100(   256),    100(   256),    4(    4),    480(   1152),   0,   c73000 ||||MSMC, DMA_ONCE,    140(   320),    100(   256),    4(    4),    580(   1408),   0,    f1a80 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  98(TIDL_ConvolutionLayer) [98, 98] --[128 x 40 x  40] => [1 x 40 x  40] *** [128] ***[ROW_L] ***[0, 0, 0, 864, 3200]**** [4], [1],[4] -[96 ]---
  IN: DDR, DMA,    fc0(  4032),    c80(  3200),   80(  128),  7e400( 517120),   0,   1b5000 ||||  L2, DMA,    6c0(  1728),    6c0(  1728),   80(  128),  36780( 223104),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),    1(    1),    d80(   3456),   0,    d4e00 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),    1(    1),    180(    384),   0,   c73480 ||||MSMC, DMA,    140(   320),    100(   256),    1(    1),    180(    384),   0,    d5b80 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  99(TIDL_ConcatLayer) [99, 99] --[12 x 40 x  40] => [12 x 40 x  40] *** [12] ***[ COL] ***[0, 0, 0, 3200, 3200]**** [12], [0],[12] -[97 98 94 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),    4(    4),   3380(  13184),   0,    d1a80 ||||  L2, DMA,    cd0(  3280),    cd0(  3280),    2(    2),   1a00(   6656),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    cc0(  3264),    c80(  3200),    c(   12),   9980(  39296),   0,    d5b80 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  100(TIDL_ConvolutionLayer) [100, 100] --[256 x 40 x  40] => [256 x 20 x  20] *** [256] ***[ROW_L] ***[80, 80, 0, 320, 3200]**** [10], [0],[10] -[90 ]---
  IN:MSMC, DMA,    cc0(  3264),    c80(  3200),  100(  256),  cc080( 835712),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34a80( 215680),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff |||| DDR, CPU,    480(  1152),    322(   802),  100(  256),  48400( 295936),   0,   180c00 
  WT:DDR_PERSIST, DMA,   1200(  4608),   1200(  4608),  100(  256), 120800(1181696),   0,   c73600 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  101(TIDL_ConcatLayer) [101, 101] --[512 x 20 x  20] => [512 x 20 x  20] *** [512] ***[ COL] ***[0, 0, 0, 800, 800]**** [8], [0],[8] -[100 56 ]---
  IN: DDR, DMA,    480(  1152),    322(   802),  100(  256),  48400( 295936),  28,   180c00 ||||  L2, DMA,    3c0(   960),    3c0(   960),   80(  128),  1e000( 122880),   0,        0 
 OUT:MSMC, CPU,    340(   832),    320(   800),   80(  128),  1a000( 106496),   0,        0 |||| DDR, DMA,    320(   800),    320(   800),  200(  512),  64400( 410624),   0,    48400 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  102(TIDL_ConvolutionLayer) [102, 102] --[512 x 20 x  20] => [256 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [0],[5] -[101 ]---
  IN: DDR, DMA,    320(   800),    320(   800),  200(  512),  64400( 410624),   0,    48400 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,        0 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  100(  256),  40800( 264192),   0,   d93e00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  103(TIDL_ConvolutionLayer) [103, 103] --[512 x 20 x  20] => [256 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [1],[5] -[101 ]---
  IN: DDR, DMA,    320(   800),    320(   800),  200(  512),  64400( 410624),   0,    48400 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    78880 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  100(  256),  40800( 264192),   0,   dd4600 ||||MSMC, DMA,    440(  1088),    400(  1024),  100(  256),  44800( 280576),   0,    34080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  104(TIDL_ConvolutionLayer) [104, 104] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ROW_L] ***[0, 0, 0, 416, 800]**** [2], [1],[2] -[103 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    78880 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34080( 213120),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    68140 
  WT:DDR_PERSIST, DMA,    200(   512),    200(   512),  100(  256),  20800( 133120),   0,   e14e00 ||||MSMC, DMA,    240(   576),    200(   512),  100(  256),  24800( 149504),   0,    34080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  105(TIDL_ConvolutionLayer) [105, 105] --[256 x 20 x  20] => [256 x 20 x  20] *** [256] ***[ROW_L] ***[84, 96, 42, 352, 800]**** [3], [0],[3] -[104 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    68140 ||||  L2, DMA,    340(   832),    340(   832),  100(  256),  34200( 213504),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    34080 
  WT:DDR_PERSIST, DMA,   1200(  4608),   1200(  4608),  100(  256), 120800(1181696),   0,   e35600 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  106(TIDL_ConcatLayer) [106, 106] --[512 x 20 x  20] => [512 x 20 x  20] *** [512] ***[ COL] ***[0, 0, 0, 800, 800]**** [4], [0],[4] -[105 102 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  100(  256),  34080( 213120),   0,    34080 ||||  L2, DMA,    348(   840),    348(   840),  100(  256),  34800( 215040),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),  200(  512),  68080( 426112),   0,    68100 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  107(TIDL_ConvolutionLayer) [107, 107] --[512 x 20 x  20] => [512 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [0],[5] -[106 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),  200(  512),  68080( 426112),   0,    68100 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:MSMC, CPU,     c0(   192),     a0(   160),  200(  512),  30000( 196608),   0,        0 |||| DDR, DMA,    480(  1152),    320(   800),  200(  512),  90400( 590848),   0,    81000 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),  200(  512),  81000( 528384),   0,   f55e00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  108(TIDL_ConvolutionLayer) [108, 108] --[512 x 20 x  20] => [128 x 20 x  20] *** [512] ***[ROW_L] ***[0, 0, 0, 160, 800]**** [5], [0],[5] -[107 ]---
  IN: DDR, DMA,    480(  1152),    320(   800),  200(  512),  90400( 590848),   0,    81000 ||||  L2, DMA,    140(   320),    140(   320),  200(  512),  28280( 164480),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 
  WT:DDR_PERSIST, DMA,    400(  1024),    400(  1024),   80(  128),  20400( 132096),   0,   fd6e00 ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  109(TIDL_ConvolutionLayer) [109, 109] --[128 x 20 x  20] => [128 x 20 x  20] *** [128] ***[ROW_L] ***[84, 96, 42, 704, 800]**** [1], [1],[1] -[108 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),   80(  128),  1a300( 107264),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,    64480 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,   ff7200 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,    1a080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  110(TIDL_ConvolutionLayer) [110, 110] --[128 x 20 x  20] => [128 x 20 x  20] *** [128] ***[ROW_L] ***[84, 96, 42, 704, 800]**** [1], [1],[1] -[109 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,    64480 ||||  L2, DMA,    340(   832),    340(   832),   80(  128),  1a300( 107264),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,    64480 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,  103f600 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,    1a080 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  111(TIDL_ConvolutionLayer) [111, 111] --[128 x 20 x  20] => [7 x 20 x  20] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 800]**** [1], [1],[1] -[110 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,    64480 ||||  L2, DMA,    340(   832),    340(   832),   80(  128),  1a080( 106624),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),    7(    7),   1780(   6016),   0,    1a080 
  WT:DDR_PERSIST, DMA_ONCE,    100(   256),    100(   256),    7(    7),    780(   1920),   0,  1087a00 ||||MSMC, DMA_ONCE,    140(   320),    100(   256),    7(    7),    900(   2304),   0,    f1180 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  112(TIDL_ConvolutionLayer) [112, 112] --[128 x 20 x  20] => [128 x 20 x  20] *** [128] ***[ROW_L] ***[84, 96, 42, 704, 800]**** [1], [1],[1] -[108 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),   80(  128),  1a300( 107264),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,  1088180 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,    1b800 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  113(TIDL_ConvolutionLayer) [113, 113] --[128 x 20 x  20] => [128 x 20 x  20] *** [128] ***[ROW_L] ***[84, 96, 42, 704, 800]**** [1], [1],[1] -[112 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),   80(  128),  1a300( 107264),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 
  WT:DDR_PERSIST, DMA,    900(  2304),    900(  2304),   80(  128),  48400( 295936),   0,  10d0580 ||||MSMC, DMA,    940(  2368),    900(  2304),   80(  128),  4a400( 304128),   0,    1b800 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  114(TIDL_ConvolutionLayer) [114, 114] --[128 x 20 x  20] => [4 x 20 x  20] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 800]**** [1], [1],[1] -[113 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),   80(  128),  1a080( 106624),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),    4(    4),    d80(   3456),   0,    1bd80 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),    4(    4),    480(   1152),   0,  1118980 ||||MSMC, DMA,    140(   320),    100(   256),    4(    4),    580(   1408),   0,    1b800 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  115(TIDL_ConvolutionLayer) [115, 115] --[128 x 20 x  20] => [1 x 20 x  20] *** [128] ***[ROW_L] ***[0, 0, 0, 800, 800]**** [1], [1],[1] -[113 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),   80(  128),  1a080( 106624),   0,        0 ||||  L2, DMA,    340(   832),    340(   832),   80(  128),  1a080( 106624),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),    1(    1),    400(   1024),   0,        0 
  WT:DDR_PERSIST, DMA,    100(   256),    100(   256),    1(    1),    180(    384),   0,  1118e00 ||||MSMC, DMA,    140(   320),    100(   256),    1(    1),    180(    384),   0,    1b800 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  116(TIDL_ConcatLayer) [116, 116] --[12 x 20 x  20] => [12 x 20 x  20] *** [12] ***[ COL] ***[0, 0, 0, 800, 800]**** [12], [0],[12] -[114 115 111 ]---
  IN:MSMC, DMA,    340(   832),    320(   800),    4(    4),    d80(   3456),   0,    1bd80 ||||  L2, DMA,    348(   840),    348(   840),    2(    2),    700(   1792),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,    340(   832),    320(   800),    c(   12),   2780(  10112),   0,      400 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  117(TIDL_DetectionOutputLayer) [117, 117] --[12 x 80 x  80] => [1 x 1405 x  1] *** [12] ***[ COL] ***[0, 0, 0, 12800, 12800]**** [1], [0],[1] -[82 99 116 ]---
  IN: DDR, DMA,   3200( 12800),   3200( 12800),    c(   12),  25c00( 154624),   0,   280c00 ||||  L2, DMA,   3250( 12880),   3250( 12880),    c(   12),  25c00( 154624),   0,        0 
 OUT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||MSMC, CPU,   1640(  5696),   15f4(  5620),    1(    1),   1700(   5888),   0,     2b80 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  118(TIDL_OdOutputReformatLayer) [118, 118] --[1 x 1405 x  1] => [1 x 5 x  200] *** [1] ***[ COL] ***[0, 0, 0, 2810, 2810]**** [1], [0],[1] -[117 ]---
  IN:MSMC, DMA,   1640(  5696),   15f4(  5620),    1(    1),   1700(   5888),   0,     2b80 ||||  L2, DMA,   1077(  4215),   1077(  4215),    1(    1),   1080(   4224),   0,        0 
 OUT:MSMC, CPU,    840(  2112),    7d0(  2000),    2(    2),   1080(   4224),   0,        0 |||| DDR, DMA,    fa0(  4000),    fa0(  4000),    1(    1),   1400(   5120),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
------  119(TIDL_OdOutputReformatLayer) [120, 119] --[1 x 1405 x  1] => [1 x 200 x  1] *** [1] ***[ COL] ***[0, 0, 0, 2810, 2810]**** [1], [0],[1] -[117 ]---
  IN:MSMC, DMA,   1640(  5696),   15f4(  5620),    1(    1),   1700(   5888),   0,     2b80 ||||  L2, DMA,   1077(  4215),   1077(  4215),    1(    1),   1080(   4224),   0,        0 
 OUT:MSMC, CPU,    1c0(   448),    190(   400),    2(    2),    380(    896),   0,        0 |||| DDR, DMA,    320(   800),    320(   800),    1(    1),    780(   1920),   0,        0 
  WT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff ||||NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
 STG:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
CONT:NONE,  NA,      0(     0),      0(     0),    0(    0),      0(      0),   0, ffffffff 
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0], Required OUT : [ 0,  0],  To fill zero OUT: [ 0,  0]
