{"sha": "de3fb1a6464423bac12fe67b893dc62081902de2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGUzZmIxYTY0NjQ0MjNiYWMxMmZlNjdiODkzZGM2MjA4MTkwMmRlMg==", "commit": {"author": {"name": "Sebastian Peryt", "email": "sebastian.peryt@intel.com", "date": "2017-05-25T19:41:29Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2017-05-25T19:41:29Z"}, "message": "md.texi (Machine Constraints): Update x86 family machine constraints section to match 'config/i386/constraints.md'.\n\n\t* doc/md.texi (Machine Constraints): Update x86 family\n\tmachine constraints section to match 'config/i386/constraints.md'.\n\nFrom-SVN: r248468", "tree": {"sha": "bfdb66ab98bcbf35c667ecc92cb21ce0f5c10892", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bfdb66ab98bcbf35c667ecc92cb21ce0f5c10892"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/de3fb1a6464423bac12fe67b893dc62081902de2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/de3fb1a6464423bac12fe67b893dc62081902de2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/de3fb1a6464423bac12fe67b893dc62081902de2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/de3fb1a6464423bac12fe67b893dc62081902de2/comments", "author": {"login": "speryt", "id": 44768132, "node_id": "MDQ6VXNlcjQ0NzY4MTMy", "avatar_url": "https://avatars.githubusercontent.com/u/44768132?v=4", "gravatar_id": "", "url": "https://api.github.com/users/speryt", "html_url": "https://github.com/speryt", "followers_url": "https://api.github.com/users/speryt/followers", "following_url": "https://api.github.com/users/speryt/following{/other_user}", "gists_url": "https://api.github.com/users/speryt/gists{/gist_id}", "starred_url": "https://api.github.com/users/speryt/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/speryt/subscriptions", "organizations_url": "https://api.github.com/users/speryt/orgs", "repos_url": "https://api.github.com/users/speryt/repos", "events_url": "https://api.github.com/users/speryt/events{/privacy}", "received_events_url": "https://api.github.com/users/speryt/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "44e00a7a1b398940c31b260b27a5f1f93d8017ed", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/44e00a7a1b398940c31b260b27a5f1f93d8017ed", "html_url": "https://github.com/Rust-GCC/gccrs/commit/44e00a7a1b398940c31b260b27a5f1f93d8017ed"}], "stats": {"total": 110, "additions": 107, "deletions": 3}, "files": [{"sha": "b6eba86d38b76f13505994bb159e6aec527bc22a", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/de3fb1a6464423bac12fe67b893dc62081902de2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/de3fb1a6464423bac12fe67b893dc62081902de2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=de3fb1a6464423bac12fe67b893dc62081902de2", "patch": "@@ -1,3 +1,8 @@\n+2017-05-25  Sebastian Peryt  <sebastian.peryt@intel.com>\n+\n+\t* doc/md.texi (Machine Constraints): Update x86 family\n+\tmachine constraints section to match 'config/i386/constraints.md'.\n+\n 2017-05-25  Volker Reichelt  <v.reichelt@netcologne.de>\n \n \t* doc/invoke.texi (-Wcatch-value=): Document new warning option."}, {"sha": "a334e52c4e413e0c16a6ed011ef4472002dce307", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 102, "deletions": 3, "changes": 105, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/de3fb1a6464423bac12fe67b893dc62081902de2/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/de3fb1a6464423bac12fe67b893dc62081902de2/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=de3fb1a6464423bac12fe67b893dc62081902de2", "patch": "@@ -4003,6 +4003,8 @@ unsigned long long rdtsc (void)\n @}\n @end smallexample\n \n+@item U\n+The call-clobbered integer registers.\n \n @item f\n Any 80387 floating-point (stack) register.\n@@ -4013,24 +4015,95 @@ Top of 80387 floating-point stack (@code{%st(0)}).\n @item u\n Second from top of 80387 floating-point stack (@code{%st(1)}).\n \n+@ifset INTERNALS\n+@item Yk\n+Any mask register that can be used as a predicate, i.e. @code{k1-k7}.\n+\n+@item k\n+Any mask register.\n+@end ifset\n+\n @item y\n Any MMX register.\n \n @item x\n Any SSE register.\n \n+@item v\n+Any EVEX encodable SSE register (@code{%xmm0-%xmm31}).\n+\n+@ifset INTERNALS\n+@item w\n+Any bound register.\n+@end ifset\n+\n @item Yz\n First SSE register (@code{%xmm0}).\n \n @ifset INTERNALS\n-@item Y2\n-Any SSE register, when SSE2 is enabled.\n-\n @item Yi\n Any SSE register, when SSE2 and inter-unit moves are enabled.\n \n+@item Yj\n+Any SSE register, when SSE2 and inter-unit moves from vector registers are enabled.\n+\n @item Ym\n Any MMX register, when inter-unit moves are enabled.\n+\n+@item Yn\n+Any MMX register, when inter-unit moves from vector registers are enabled.\n+\n+@item Yp\n+Any integer register when @code{TARGET_PARTIAL_REG_STALL} is disabled.\n+\n+@item Ya\n+Any integer register when zero extensions with @code{AND} are disabled.\n+\n+@item Yb\n+Any register that can be used as the GOT base when calling@*\n+@code{___tls_get_addr}: that is, any general register except @code{a}\n+and @code{sp} registers, for @option{-fno-plt} if linker supports it.\n+Otherwise, @code{b} register.\n+\n+@item Yf\n+Any x87 register when 80387 floating-point arithmetic is enabled.\n+\n+@item Yr\n+Lower SSE register when avoiding REX prefix and all SSE registers otherwise.\n+\n+@item Yv\n+For AVX512VL, any EVEX-encodable SSE register (@code{%xmm0-%xmm31}),\n+otherwise any SSE register.\n+\n+@item Yh\n+Any EVEX-encodable SSE register, that has number factor of four.\n+\n+@item Bf\n+Flags register operand.\n+\n+@item Bg\n+GOT memory operand.\n+\n+@item Bm\n+Vector memory operand.\n+\n+@item Bc\n+Constant memory operand.\n+\n+@item Bn\n+Memory operand without REX prefix.\n+\n+@item Bs\n+Sibcall memory operand.\n+\n+@item Bw\n+Call memory operand.\n+\n+@item Bz\n+Constant call address operand.\n+\n+@item BC\n+SSE constant -1 operand.\n @end ifset\n \n @item I\n@@ -4068,11 +4141,37 @@ SSE constant zero operand.\n to fit that range (for immediate operands in sign-extending x86-64\n instructions).\n \n+@item We\n+32-bit signed integer constant, or a symbolic reference known\n+to fit that range (for sign-extending conversion operations that\n+require non-@code{VOIDmode} immediate operands).\n+\n+@item Wz\n+32-bit unsigned integer constant, or a symbolic reference known\n+to fit that range (for zero-extending conversion operations that\n+require non-@code{VOIDmode} immediate operands).\n+\n+@item Wd\n+128-bit integer constant where both the high and low 64-bit word\n+satisfy the @code{e} constraint.\n+\n @item Z\n 32-bit unsigned integer constant, or a symbolic reference known\n to fit that range (for immediate operands in zero-extending x86-64\n instructions).\n \n+@item Tv\n+VSIB address operand.\n+\n+@item Ts\n+Address operand without segment register.\n+\n+@item Ti\n+MPX address operand without index.\n+\n+@item Tb\n+MPX address operand without base.\n+\n @end table\n \n @item Xstormy16---@file{config/stormy16/stormy16.h}"}]}