// Seed: 498398376
module module_0 ();
  assign id_1 = 1;
  assign module_2.id_3 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = id_2[1];
  xor primCall (id_1, id_2, id_4, id_5);
  initial id_3 <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2 = -1'd0;
  assign id_3 = 1'h0;
  wire id_4;
endmodule
macromodule module_3 (
    output tri1 id_0
);
endmodule
module module_4 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    input tri id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri id_7,
    input wor id_8,
    input wand id_9,
    output tri id_10,
    input supply1 id_11,
    id_17,
    input wor id_12,
    output tri id_13,
    input tri0 id_14,
    input tri id_15
);
  wire id_18, id_19 = "" >= id_1 - id_4, id_20, id_21;
  module_3 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endmodule
