{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693680764073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693680764074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 15:52:43 2023 " "Processing started: Sat Sep  2 15:52:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693680764074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680764074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680764074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693680764535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693680764535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693680772761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "instruction_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693680772763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693680772767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693680772792 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regMem regfile.v(15) " "Verilog HDL warning at regfile.v(15): initial value for variable regMem should be constant" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1693680772793 "|regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(21) " "Verilog HDL Always Construct warning at regfile.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693680772800 "|regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData1 regfile.v(38) " "Verilog HDL Always Construct warning at regfile.v(38): inferring latch(es) for variable \"ReadData1\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693680772802 "|regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData2 regfile.v(38) " "Verilog HDL Always Construct warning at regfile.v(38): inferring latch(es) for variable \"ReadData2\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693680772802 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[0\] regfile.v(38) " "Inferred latch for \"ReadData2\[0\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[1\] regfile.v(38) " "Inferred latch for \"ReadData2\[1\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[2\] regfile.v(38) " "Inferred latch for \"ReadData2\[2\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[3\] regfile.v(38) " "Inferred latch for \"ReadData2\[3\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[4\] regfile.v(38) " "Inferred latch for \"ReadData2\[4\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[5\] regfile.v(38) " "Inferred latch for \"ReadData2\[5\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[6\] regfile.v(38) " "Inferred latch for \"ReadData2\[6\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[7\] regfile.v(38) " "Inferred latch for \"ReadData2\[7\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[8\] regfile.v(38) " "Inferred latch for \"ReadData2\[8\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[9\] regfile.v(38) " "Inferred latch for \"ReadData2\[9\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[10\] regfile.v(38) " "Inferred latch for \"ReadData2\[10\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[11\] regfile.v(38) " "Inferred latch for \"ReadData2\[11\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[12\] regfile.v(38) " "Inferred latch for \"ReadData2\[12\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[13\] regfile.v(38) " "Inferred latch for \"ReadData2\[13\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772816 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[14\] regfile.v(38) " "Inferred latch for \"ReadData2\[14\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[15\] regfile.v(38) " "Inferred latch for \"ReadData2\[15\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[16\] regfile.v(38) " "Inferred latch for \"ReadData2\[16\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[17\] regfile.v(38) " "Inferred latch for \"ReadData2\[17\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[18\] regfile.v(38) " "Inferred latch for \"ReadData2\[18\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[19\] regfile.v(38) " "Inferred latch for \"ReadData2\[19\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[20\] regfile.v(38) " "Inferred latch for \"ReadData2\[20\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[21\] regfile.v(38) " "Inferred latch for \"ReadData2\[21\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[22\] regfile.v(38) " "Inferred latch for \"ReadData2\[22\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[23\] regfile.v(38) " "Inferred latch for \"ReadData2\[23\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[24\] regfile.v(38) " "Inferred latch for \"ReadData2\[24\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[25\] regfile.v(38) " "Inferred latch for \"ReadData2\[25\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[26\] regfile.v(38) " "Inferred latch for \"ReadData2\[26\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[27\] regfile.v(38) " "Inferred latch for \"ReadData2\[27\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[28\] regfile.v(38) " "Inferred latch for \"ReadData2\[28\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[29\] regfile.v(38) " "Inferred latch for \"ReadData2\[29\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[30\] regfile.v(38) " "Inferred latch for \"ReadData2\[30\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[31\] regfile.v(38) " "Inferred latch for \"ReadData2\[31\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[0\] regfile.v(38) " "Inferred latch for \"ReadData1\[0\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772817 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[1\] regfile.v(38) " "Inferred latch for \"ReadData1\[1\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[2\] regfile.v(38) " "Inferred latch for \"ReadData1\[2\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[3\] regfile.v(38) " "Inferred latch for \"ReadData1\[3\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[4\] regfile.v(38) " "Inferred latch for \"ReadData1\[4\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[5\] regfile.v(38) " "Inferred latch for \"ReadData1\[5\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[6\] regfile.v(38) " "Inferred latch for \"ReadData1\[6\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[7\] regfile.v(38) " "Inferred latch for \"ReadData1\[7\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[8\] regfile.v(38) " "Inferred latch for \"ReadData1\[8\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[9\] regfile.v(38) " "Inferred latch for \"ReadData1\[9\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[10\] regfile.v(38) " "Inferred latch for \"ReadData1\[10\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[11\] regfile.v(38) " "Inferred latch for \"ReadData1\[11\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[12\] regfile.v(38) " "Inferred latch for \"ReadData1\[12\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[13\] regfile.v(38) " "Inferred latch for \"ReadData1\[13\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[14\] regfile.v(38) " "Inferred latch for \"ReadData1\[14\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[15\] regfile.v(38) " "Inferred latch for \"ReadData1\[15\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[16\] regfile.v(38) " "Inferred latch for \"ReadData1\[16\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[17\] regfile.v(38) " "Inferred latch for \"ReadData1\[17\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[18\] regfile.v(38) " "Inferred latch for \"ReadData1\[18\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[19\] regfile.v(38) " "Inferred latch for \"ReadData1\[19\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[20\] regfile.v(38) " "Inferred latch for \"ReadData1\[20\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772818 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[21\] regfile.v(38) " "Inferred latch for \"ReadData1\[21\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[22\] regfile.v(38) " "Inferred latch for \"ReadData1\[22\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[23\] regfile.v(38) " "Inferred latch for \"ReadData1\[23\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[24\] regfile.v(38) " "Inferred latch for \"ReadData1\[24\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[25\] regfile.v(38) " "Inferred latch for \"ReadData1\[25\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[26\] regfile.v(38) " "Inferred latch for \"ReadData1\[26\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[27\] regfile.v(38) " "Inferred latch for \"ReadData1\[27\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[28\] regfile.v(38) " "Inferred latch for \"ReadData1\[28\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[29\] regfile.v(38) " "Inferred latch for \"ReadData1\[29\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[30\] regfile.v(38) " "Inferred latch for \"ReadData1\[30\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[31\] regfile.v(38) " "Inferred latch for \"ReadData1\[31\]\" at regfile.v(38)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680772819 "|regfile"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693680774118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693680774608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693680774608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1905 " "Implemented 1905 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693680774709 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693680774709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1791 " "Implemented 1791 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693680774709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693680774709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693680774722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 15:52:54 2023 " "Processing ended: Sat Sep  2 15:52:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693680774722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693680774722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693680774722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680774722 ""}
