ARM GAS  /tmp/ccqG3BF7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/ccqG3BF7.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 71 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccqG3BF7.s 			page 3


  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 71 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 71 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 72 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 72 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 72 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 72 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 72 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 79 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_ADC_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccqG3BF7.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 88 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 88 1 is_stmt 0 view .LVU15
 100 0000 30B5     		push	{r4, r5, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 89 3 is_stmt 1 view .LVU16
 110              		.loc 1 89 20 is_stmt 0 view .LVU17
 111 0004 0023     		movs	r3, #0
 112 0006 0393     		str	r3, [sp, #12]
 113 0008 0493     		str	r3, [sp, #16]
 114 000a 0593     		str	r3, [sp, #20]
 115 000c 0693     		str	r3, [sp, #24]
 116 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 90 3 is_stmt 1 view .LVU18
 118              		.loc 1 90 10 is_stmt 0 view .LVU19
 119 0010 0268     		ldr	r2, [r0]
 120              		.loc 1 90 5 view .LVU20
 121 0012 03F18043 		add	r3, r3, #1073741824
 122 0016 03F59033 		add	r3, r3, #73728
 123 001a 9A42     		cmp	r2, r3
 124 001c 01D0     		beq	.L8
 125              	.LVL1:
 126              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 102:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 103:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 104:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 105:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccqG3BF7.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 119:Core/Src/stm32f4xx_hal_msp.c ****   }
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 121 1 view .LVU21
 128 001e 09B0     		add	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 0020 30BD     		pop	{r4, r5, pc}
 134              	.LVL2:
 135              	.L8:
 136              	.LCFI5:
 137              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 96 5 is_stmt 1 view .LVU22
 139              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 96 5 view .LVU23
 141 0022 0024     		movs	r4, #0
 142 0024 0094     		str	r4, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 96 5 view .LVU24
 144 0026 03F58C33 		add	r3, r3, #71680
 145 002a 5A6C     		ldr	r2, [r3, #68]
 146 002c 42F48072 		orr	r2, r2, #256
 147 0030 5A64     		str	r2, [r3, #68]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 96 5 view .LVU25
 149 0032 5A6C     		ldr	r2, [r3, #68]
 150 0034 02F48072 		and	r2, r2, #256
 151 0038 0092     		str	r2, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 96 5 view .LVU26
 153 003a 009A     		ldr	r2, [sp]
 154              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 155              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 156              		.loc 1 98 5 view .LVU28
 157              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 158              		.loc 1 98 5 view .LVU29
 159 003c 0194     		str	r4, [sp, #4]
ARM GAS  /tmp/ccqG3BF7.s 			page 6


  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 98 5 view .LVU30
 161 003e 1A6B     		ldr	r2, [r3, #48]
 162 0040 42F00402 		orr	r2, r2, #4
 163 0044 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 98 5 view .LVU31
 165 0046 1A6B     		ldr	r2, [r3, #48]
 166 0048 02F00402 		and	r2, r2, #4
 167 004c 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 98 5 view .LVU32
 169 004e 019A     		ldr	r2, [sp, #4]
 170              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 98 5 view .LVU33
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 99 5 view .LVU34
 173              	.LBB6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 174              		.loc 1 99 5 view .LVU35
 175 0050 0294     		str	r4, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 99 5 view .LVU36
 177 0052 1A6B     		ldr	r2, [r3, #48]
 178 0054 42F00102 		orr	r2, r2, #1
 179 0058 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 99 5 view .LVU37
 181 005a 1B6B     		ldr	r3, [r3, #48]
 182 005c 03F00103 		and	r3, r3, #1
 183 0060 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 184              		.loc 1 99 5 view .LVU38
 185 0062 029B     		ldr	r3, [sp, #8]
 186              	.LBE6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 187              		.loc 1 99 5 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 188              		.loc 1 106 5 view .LVU40
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 189              		.loc 1 106 25 is_stmt 0 view .LVU41
 190 0064 0723     		movs	r3, #7
 191 0066 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 107 26 is_stmt 0 view .LVU43
 194 0068 0325     		movs	r5, #3
 195 006a 0495     		str	r5, [sp, #16]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 196              		.loc 1 108 5 is_stmt 1 view .LVU44
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 197              		.loc 1 108 26 is_stmt 0 view .LVU45
 198 006c 0594     		str	r4, [sp, #20]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 199              		.loc 1 109 5 is_stmt 1 view .LVU46
ARM GAS  /tmp/ccqG3BF7.s 			page 7


 200 006e 03A9     		add	r1, sp, #12
 201 0070 0548     		ldr	r0, .L9
 202              	.LVL3:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 203              		.loc 1 109 5 is_stmt 0 view .LVU47
 204 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 206              		.loc 1 111 5 is_stmt 1 view .LVU48
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 207              		.loc 1 111 25 is_stmt 0 view .LVU49
 208 0076 0123     		movs	r3, #1
 209 0078 0393     		str	r3, [sp, #12]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 112 5 is_stmt 1 view .LVU50
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 112 26 is_stmt 0 view .LVU51
 212 007a 0495     		str	r5, [sp, #16]
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 213              		.loc 1 113 5 is_stmt 1 view .LVU52
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 214              		.loc 1 113 26 is_stmt 0 view .LVU53
 215 007c 0594     		str	r4, [sp, #20]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 216              		.loc 1 114 5 is_stmt 1 view .LVU54
 217 007e 03A9     		add	r1, sp, #12
 218 0080 0248     		ldr	r0, .L9+4
 219 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LVL5:
 221              		.loc 1 121 1 is_stmt 0 view .LVU55
 222 0086 CAE7     		b	.L5
 223              	.L10:
 224              		.align	2
 225              	.L9:
 226 0088 00080240 		.word	1073874944
 227 008c 00000240 		.word	1073872896
 228              		.cfi_endproc
 229              	.LFE131:
 231              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 232              		.align	1
 233              		.global	HAL_ADC_MspDeInit
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv4-sp-d16
 239              	HAL_ADC_MspDeInit:
 240              	.LVL6:
 241              	.LFB132:
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c **** /**
 124:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 125:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 126:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 127:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 128:Core/Src/stm32f4xx_hal_msp.c **** */
 129:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 130:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /tmp/ccqG3BF7.s 			page 8


 242              		.loc 1 130 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              		.loc 1 130 1 is_stmt 0 view .LVU57
 247 0000 08B5     		push	{r3, lr}
 248              	.LCFI6:
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 3, -8
 251              		.cfi_offset 14, -4
 131:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 252              		.loc 1 131 3 is_stmt 1 view .LVU58
 253              		.loc 1 131 10 is_stmt 0 view .LVU59
 254 0002 0268     		ldr	r2, [r0]
 255              		.loc 1 131 5 view .LVU60
 256 0004 084B     		ldr	r3, .L15
 257 0006 9A42     		cmp	r2, r3
 258 0008 00D0     		beq	.L14
 259              	.LVL7:
 260              	.L11:
 132:Core/Src/stm32f4xx_hal_msp.c ****   {
 133:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 136:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 137:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 140:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 141:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 142:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 143:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 144:Core/Src/stm32f4xx_hal_msp.c ****     */
 145:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2);
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c ****   }
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c **** }
 261              		.loc 1 154 1 view .LVU61
 262 000a 08BD     		pop	{r3, pc}
 263              	.LVL8:
 264              	.L14:
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 265              		.loc 1 137 5 is_stmt 1 view .LVU62
 266 000c 074A     		ldr	r2, .L15+4
 267 000e 536C     		ldr	r3, [r2, #68]
 268 0010 23F48073 		bic	r3, r3, #256
 269 0014 5364     		str	r3, [r2, #68]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 270              		.loc 1 145 5 view .LVU63
 271 0016 0721     		movs	r1, #7
 272 0018 0548     		ldr	r0, .L15+8
ARM GAS  /tmp/ccqG3BF7.s 			page 9


 273              	.LVL9:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 274              		.loc 1 145 5 is_stmt 0 view .LVU64
 275 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 276              	.LVL10:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 277              		.loc 1 147 5 is_stmt 1 view .LVU65
 278 001e 0121     		movs	r1, #1
 279 0020 0448     		ldr	r0, .L15+12
 280 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 281              	.LVL11:
 282              		.loc 1 154 1 is_stmt 0 view .LVU66
 283 0026 F0E7     		b	.L11
 284              	.L16:
 285              		.align	2
 286              	.L15:
 287 0028 00200140 		.word	1073815552
 288 002c 00380240 		.word	1073887232
 289 0030 00080240 		.word	1073874944
 290 0034 00000240 		.word	1073872896
 291              		.cfi_endproc
 292              	.LFE132:
 294              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 295              		.align	1
 296              		.global	HAL_I2C_MspInit
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 300              		.fpu fpv4-sp-d16
 302              	HAL_I2C_MspInit:
 303              	.LVL12:
 304              	.LFB133:
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** /**
 157:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 158:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 160:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32f4xx_hal_msp.c **** */
 162:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 163:Core/Src/stm32f4xx_hal_msp.c **** {
 305              		.loc 1 163 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 40
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		.loc 1 163 1 is_stmt 0 view .LVU68
 310 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 311              	.LCFI7:
 312              		.cfi_def_cfa_offset 28
 313              		.cfi_offset 4, -28
 314              		.cfi_offset 5, -24
 315              		.cfi_offset 6, -20
 316              		.cfi_offset 7, -16
 317              		.cfi_offset 8, -12
 318              		.cfi_offset 9, -8
 319              		.cfi_offset 14, -4
 320 0004 8BB0     		sub	sp, sp, #44
ARM GAS  /tmp/ccqG3BF7.s 			page 10


 321              	.LCFI8:
 322              		.cfi_def_cfa_offset 72
 164:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 323              		.loc 1 164 3 is_stmt 1 view .LVU69
 324              		.loc 1 164 20 is_stmt 0 view .LVU70
 325 0006 0023     		movs	r3, #0
 326 0008 0593     		str	r3, [sp, #20]
 327 000a 0693     		str	r3, [sp, #24]
 328 000c 0793     		str	r3, [sp, #28]
 329 000e 0893     		str	r3, [sp, #32]
 330 0010 0993     		str	r3, [sp, #36]
 165:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 331              		.loc 1 165 3 is_stmt 1 view .LVU71
 332              		.loc 1 165 10 is_stmt 0 view .LVU72
 333 0012 0368     		ldr	r3, [r0]
 334              		.loc 1 165 5 view .LVU73
 335 0014 364A     		ldr	r2, .L23
 336 0016 9342     		cmp	r3, r2
 337 0018 05D0     		beq	.L21
 166:Core/Src/stm32f4xx_hal_msp.c ****   {
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 173:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 174:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 175:Core/Src/stm32f4xx_hal_msp.c ****     */
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 184:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c ****   }
 189:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 338              		.loc 1 189 8 is_stmt 1 view .LVU74
 339              		.loc 1 189 10 is_stmt 0 view .LVU75
 340 001a 364A     		ldr	r2, .L23+4
 341 001c 9342     		cmp	r3, r2
 342 001e 27D0     		beq	.L22
 343              	.LVL13:
 344              	.L17:
 190:Core/Src/stm32f4xx_hal_msp.c ****   {
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 196:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccqG3BF7.s 			page 11


 197:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 198:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 199:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C3_SDA
 200:Core/Src/stm32f4xx_hal_msp.c ****     */
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 205:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 206:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 212:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 213:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 216:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 220:Core/Src/stm32f4xx_hal_msp.c ****   }
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c **** }
 345              		.loc 1 222 1 view .LVU76
 346 0020 0BB0     		add	sp, sp, #44
 347              	.LCFI9:
 348              		.cfi_remember_state
 349              		.cfi_def_cfa_offset 28
 350              		@ sp needed
 351 0022 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 352              	.LVL14:
 353              	.L21:
 354              	.LCFI10:
 355              		.cfi_restore_state
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 356              		.loc 1 171 5 is_stmt 1 view .LVU77
 357              	.LBB7:
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 358              		.loc 1 171 5 view .LVU78
 359 0026 0025     		movs	r5, #0
 360 0028 0095     		str	r5, [sp]
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 361              		.loc 1 171 5 view .LVU79
 362 002a 334C     		ldr	r4, .L23+8
 363 002c 236B     		ldr	r3, [r4, #48]
 364 002e 43F00203 		orr	r3, r3, #2
 365 0032 2363     		str	r3, [r4, #48]
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 366              		.loc 1 171 5 view .LVU80
 367 0034 236B     		ldr	r3, [r4, #48]
 368 0036 03F00203 		and	r3, r3, #2
 369 003a 0093     		str	r3, [sp]
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 370              		.loc 1 171 5 view .LVU81
ARM GAS  /tmp/ccqG3BF7.s 			page 12


 371 003c 009B     		ldr	r3, [sp]
 372              	.LBE7:
 171:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 373              		.loc 1 171 5 view .LVU82
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 374              		.loc 1 176 5 view .LVU83
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 375              		.loc 1 176 25 is_stmt 0 view .LVU84
 376 003e C023     		movs	r3, #192
 377 0040 0593     		str	r3, [sp, #20]
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 378              		.loc 1 177 5 is_stmt 1 view .LVU85
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 379              		.loc 1 177 26 is_stmt 0 view .LVU86
 380 0042 1223     		movs	r3, #18
 381 0044 0693     		str	r3, [sp, #24]
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 382              		.loc 1 178 5 is_stmt 1 view .LVU87
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 383              		.loc 1 178 26 is_stmt 0 view .LVU88
 384 0046 0123     		movs	r3, #1
 385 0048 0793     		str	r3, [sp, #28]
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 386              		.loc 1 179 5 is_stmt 1 view .LVU89
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 387              		.loc 1 179 27 is_stmt 0 view .LVU90
 388 004a 0323     		movs	r3, #3
 389 004c 0893     		str	r3, [sp, #32]
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 390              		.loc 1 180 5 is_stmt 1 view .LVU91
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 391              		.loc 1 180 31 is_stmt 0 view .LVU92
 392 004e 0423     		movs	r3, #4
 393 0050 0993     		str	r3, [sp, #36]
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 394              		.loc 1 181 5 is_stmt 1 view .LVU93
 395 0052 05A9     		add	r1, sp, #20
 396 0054 2948     		ldr	r0, .L23+12
 397              	.LVL15:
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 398              		.loc 1 181 5 is_stmt 0 view .LVU94
 399 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 400              	.LVL16:
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 401              		.loc 1 184 5 is_stmt 1 view .LVU95
 402              	.LBB8:
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 403              		.loc 1 184 5 view .LVU96
 404 005a 0195     		str	r5, [sp, #4]
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 405              		.loc 1 184 5 view .LVU97
 406 005c 236C     		ldr	r3, [r4, #64]
 407 005e 43F40013 		orr	r3, r3, #2097152
 408 0062 2364     		str	r3, [r4, #64]
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 409              		.loc 1 184 5 view .LVU98
 410 0064 236C     		ldr	r3, [r4, #64]
ARM GAS  /tmp/ccqG3BF7.s 			page 13


 411 0066 03F40013 		and	r3, r3, #2097152
 412 006a 0193     		str	r3, [sp, #4]
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 413              		.loc 1 184 5 view .LVU99
 414 006c 019B     		ldr	r3, [sp, #4]
 415              	.LBE8:
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 416              		.loc 1 184 5 view .LVU100
 417 006e D7E7     		b	.L17
 418              	.LVL17:
 419              	.L22:
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 420              		.loc 1 195 5 view .LVU101
 421              	.LBB9:
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 422              		.loc 1 195 5 view .LVU102
 423 0070 0025     		movs	r5, #0
 424 0072 0295     		str	r5, [sp, #8]
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 425              		.loc 1 195 5 view .LVU103
 426 0074 204C     		ldr	r4, .L23+8
 427 0076 236B     		ldr	r3, [r4, #48]
 428 0078 43F00103 		orr	r3, r3, #1
 429 007c 2363     		str	r3, [r4, #48]
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 430              		.loc 1 195 5 view .LVU104
 431 007e 236B     		ldr	r3, [r4, #48]
 432 0080 03F00103 		and	r3, r3, #1
 433 0084 0293     		str	r3, [sp, #8]
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 434              		.loc 1 195 5 view .LVU105
 435 0086 029B     		ldr	r3, [sp, #8]
 436              	.LBE9:
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 437              		.loc 1 195 5 view .LVU106
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 438              		.loc 1 196 5 view .LVU107
 439              	.LBB10:
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 440              		.loc 1 196 5 view .LVU108
 441 0088 0395     		str	r5, [sp, #12]
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 442              		.loc 1 196 5 view .LVU109
 443 008a 236B     		ldr	r3, [r4, #48]
 444 008c 43F00203 		orr	r3, r3, #2
 445 0090 2363     		str	r3, [r4, #48]
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 446              		.loc 1 196 5 view .LVU110
 447 0092 236B     		ldr	r3, [r4, #48]
 448 0094 03F00203 		and	r3, r3, #2
 449 0098 0393     		str	r3, [sp, #12]
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 450              		.loc 1 196 5 view .LVU111
 451 009a 039B     		ldr	r3, [sp, #12]
 452              	.LBE10:
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 453              		.loc 1 196 5 view .LVU112
ARM GAS  /tmp/ccqG3BF7.s 			page 14


 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 454              		.loc 1 201 5 view .LVU113
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 455              		.loc 1 201 25 is_stmt 0 view .LVU114
 456 009c 4FF48079 		mov	r9, #256
 457 00a0 CDF81490 		str	r9, [sp, #20]
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 458              		.loc 1 202 5 is_stmt 1 view .LVU115
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 459              		.loc 1 202 26 is_stmt 0 view .LVU116
 460 00a4 4FF01208 		mov	r8, #18
 461 00a8 CDF81880 		str	r8, [sp, #24]
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 462              		.loc 1 203 5 is_stmt 1 view .LVU117
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 463              		.loc 1 203 26 is_stmt 0 view .LVU118
 464 00ac 0127     		movs	r7, #1
 465 00ae 0797     		str	r7, [sp, #28]
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 466              		.loc 1 204 5 is_stmt 1 view .LVU119
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 467              		.loc 1 204 27 is_stmt 0 view .LVU120
 468 00b0 0326     		movs	r6, #3
 469 00b2 0896     		str	r6, [sp, #32]
 205:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 470              		.loc 1 205 5 is_stmt 1 view .LVU121
 205:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 471              		.loc 1 205 31 is_stmt 0 view .LVU122
 472 00b4 0423     		movs	r3, #4
 473 00b6 0993     		str	r3, [sp, #36]
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 474              		.loc 1 206 5 is_stmt 1 view .LVU123
 475 00b8 05A9     		add	r1, sp, #20
 476 00ba 1148     		ldr	r0, .L23+16
 477              	.LVL18:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 478              		.loc 1 206 5 is_stmt 0 view .LVU124
 479 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 480              	.LVL19:
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 481              		.loc 1 208 5 is_stmt 1 view .LVU125
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 482              		.loc 1 208 25 is_stmt 0 view .LVU126
 483 00c0 CDF81490 		str	r9, [sp, #20]
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 484              		.loc 1 209 5 is_stmt 1 view .LVU127
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 485              		.loc 1 209 26 is_stmt 0 view .LVU128
 486 00c4 CDF81880 		str	r8, [sp, #24]
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 487              		.loc 1 210 5 is_stmt 1 view .LVU129
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 488              		.loc 1 210 26 is_stmt 0 view .LVU130
 489 00c8 0797     		str	r7, [sp, #28]
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 490              		.loc 1 211 5 is_stmt 1 view .LVU131
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
ARM GAS  /tmp/ccqG3BF7.s 			page 15


 491              		.loc 1 211 27 is_stmt 0 view .LVU132
 492 00ca 0896     		str	r6, [sp, #32]
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 493              		.loc 1 212 5 is_stmt 1 view .LVU133
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 494              		.loc 1 212 31 is_stmt 0 view .LVU134
 495 00cc 0923     		movs	r3, #9
 496 00ce 0993     		str	r3, [sp, #36]
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 497              		.loc 1 213 5 is_stmt 1 view .LVU135
 498 00d0 05A9     		add	r1, sp, #20
 499 00d2 0A48     		ldr	r0, .L23+12
 500 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 501              	.LVL20:
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 502              		.loc 1 216 5 view .LVU136
 503              	.LBB11:
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 504              		.loc 1 216 5 view .LVU137
 505 00d8 0495     		str	r5, [sp, #16]
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 506              		.loc 1 216 5 view .LVU138
 507 00da 236C     		ldr	r3, [r4, #64]
 508 00dc 43F40003 		orr	r3, r3, #8388608
 509 00e0 2364     		str	r3, [r4, #64]
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 510              		.loc 1 216 5 view .LVU139
 511 00e2 236C     		ldr	r3, [r4, #64]
 512 00e4 03F40003 		and	r3, r3, #8388608
 513 00e8 0493     		str	r3, [sp, #16]
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 514              		.loc 1 216 5 view .LVU140
 515 00ea 049B     		ldr	r3, [sp, #16]
 516              	.LBE11:
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 517              		.loc 1 216 5 view .LVU141
 518              		.loc 1 222 1 is_stmt 0 view .LVU142
 519 00ec 98E7     		b	.L17
 520              	.L24:
 521 00ee 00BF     		.align	2
 522              	.L23:
 523 00f0 00540040 		.word	1073763328
 524 00f4 005C0040 		.word	1073765376
 525 00f8 00380240 		.word	1073887232
 526 00fc 00040240 		.word	1073873920
 527 0100 00000240 		.word	1073872896
 528              		.cfi_endproc
 529              	.LFE133:
 531              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 532              		.align	1
 533              		.global	HAL_I2C_MspDeInit
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 537              		.fpu fpv4-sp-d16
 539              	HAL_I2C_MspDeInit:
 540              	.LVL21:
ARM GAS  /tmp/ccqG3BF7.s 			page 16


 541              	.LFB134:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c **** /**
 225:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 226:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 227:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 228:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32f4xx_hal_msp.c **** */
 230:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 231:Core/Src/stm32f4xx_hal_msp.c **** {
 542              		.loc 1 231 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              		.loc 1 231 1 is_stmt 0 view .LVU144
 547 0000 10B5     		push	{r4, lr}
 548              	.LCFI11:
 549              		.cfi_def_cfa_offset 8
 550              		.cfi_offset 4, -8
 551              		.cfi_offset 14, -4
 232:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 552              		.loc 1 232 3 is_stmt 1 view .LVU145
 553              		.loc 1 232 10 is_stmt 0 view .LVU146
 554 0002 0368     		ldr	r3, [r0]
 555              		.loc 1 232 5 view .LVU147
 556 0004 134A     		ldr	r2, .L31
 557 0006 9342     		cmp	r3, r2
 558 0008 03D0     		beq	.L29
 233:Core/Src/stm32f4xx_hal_msp.c ****   {
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 237:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 238:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 241:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 242:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 243:Core/Src/stm32f4xx_hal_msp.c ****     */
 244:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 251:Core/Src/stm32f4xx_hal_msp.c ****   }
 252:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 559              		.loc 1 252 8 is_stmt 1 view .LVU148
 560              		.loc 1 252 10 is_stmt 0 view .LVU149
 561 000a 134A     		ldr	r2, .L31+4
 562 000c 9342     		cmp	r3, r2
 563 000e 10D0     		beq	.L30
 564              	.LVL22:
 565              	.L25:
 253:Core/Src/stm32f4xx_hal_msp.c ****   {
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
ARM GAS  /tmp/ccqG3BF7.s 			page 17


 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 257:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 261:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 262:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C3_SDA
 263:Core/Src/stm32f4xx_hal_msp.c ****     */
 264:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 271:Core/Src/stm32f4xx_hal_msp.c ****   }
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c **** }
 566              		.loc 1 273 1 view .LVU150
 567 0010 10BD     		pop	{r4, pc}
 568              	.LVL23:
 569              	.L29:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 570              		.loc 1 238 5 is_stmt 1 view .LVU151
 571 0012 02F5F232 		add	r2, r2, #123904
 572 0016 136C     		ldr	r3, [r2, #64]
 573 0018 23F40013 		bic	r3, r3, #2097152
 574 001c 1364     		str	r3, [r2, #64]
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 575              		.loc 1 244 5 view .LVU152
 576 001e 0F4C     		ldr	r4, .L31+8
 577 0020 4021     		movs	r1, #64
 578 0022 2046     		mov	r0, r4
 579              	.LVL24:
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 580              		.loc 1 244 5 is_stmt 0 view .LVU153
 581 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 582              	.LVL25:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 583              		.loc 1 246 5 is_stmt 1 view .LVU154
 584 0028 8021     		movs	r1, #128
 585 002a 2046     		mov	r0, r4
 586 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 587              	.LVL26:
 588 0030 EEE7     		b	.L25
 589              	.LVL27:
 590              	.L30:
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 591              		.loc 1 258 5 view .LVU155
 592 0032 02F5EE32 		add	r2, r2, #121856
 593 0036 136C     		ldr	r3, [r2, #64]
 594 0038 23F40003 		bic	r3, r3, #8388608
 595 003c 1364     		str	r3, [r2, #64]
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 596              		.loc 1 264 5 view .LVU156
 597 003e 4FF48071 		mov	r1, #256
ARM GAS  /tmp/ccqG3BF7.s 			page 18


 598 0042 0748     		ldr	r0, .L31+12
 599              	.LVL28:
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 600              		.loc 1 264 5 is_stmt 0 view .LVU157
 601 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 602              	.LVL29:
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 603              		.loc 1 266 5 is_stmt 1 view .LVU158
 604 0048 4FF48071 		mov	r1, #256
 605 004c 0348     		ldr	r0, .L31+8
 606 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 607              	.LVL30:
 608              		.loc 1 273 1 is_stmt 0 view .LVU159
 609 0052 DDE7     		b	.L25
 610              	.L32:
 611              		.align	2
 612              	.L31:
 613 0054 00540040 		.word	1073763328
 614 0058 005C0040 		.word	1073765376
 615 005c 00040240 		.word	1073873920
 616 0060 00000240 		.word	1073872896
 617              		.cfi_endproc
 618              	.LFE134:
 620              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 621              		.align	1
 622              		.global	HAL_I2S_MspInit
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 626              		.fpu fpv4-sp-d16
 628              	HAL_I2S_MspInit:
 629              	.LVL31:
 630              	.LFB135:
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c **** /**
 276:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP Initialization
 277:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 278:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 279:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 280:Core/Src/stm32f4xx_hal_msp.c **** */
 281:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 282:Core/Src/stm32f4xx_hal_msp.c **** {
 631              		.loc 1 282 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 64
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		.loc 1 282 1 is_stmt 0 view .LVU161
 636 0000 70B5     		push	{r4, r5, r6, lr}
 637              	.LCFI12:
 638              		.cfi_def_cfa_offset 16
 639              		.cfi_offset 4, -16
 640              		.cfi_offset 5, -12
 641              		.cfi_offset 6, -8
 642              		.cfi_offset 14, -4
 643 0002 90B0     		sub	sp, sp, #64
 644              	.LCFI13:
 645              		.cfi_def_cfa_offset 80
ARM GAS  /tmp/ccqG3BF7.s 			page 19


 283:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 646              		.loc 1 283 3 is_stmt 1 view .LVU162
 647              		.loc 1 283 20 is_stmt 0 view .LVU163
 648 0004 0023     		movs	r3, #0
 649 0006 0B93     		str	r3, [sp, #44]
 650 0008 0C93     		str	r3, [sp, #48]
 651 000a 0D93     		str	r3, [sp, #52]
 652 000c 0E93     		str	r3, [sp, #56]
 653 000e 0F93     		str	r3, [sp, #60]
 284:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI2)
 654              		.loc 1 284 3 is_stmt 1 view .LVU164
 655              		.loc 1 284 10 is_stmt 0 view .LVU165
 656 0010 0368     		ldr	r3, [r0]
 657              		.loc 1 284 5 view .LVU166
 658 0012 6F4A     		ldr	r2, .L41
 659 0014 9342     		cmp	r3, r2
 660 0016 08D0     		beq	.L38
 285:Core/Src/stm32f4xx_hal_msp.c ****   {
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 290:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 295:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 296:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> I2S2_SD
 297:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> I2S2_MCK
 298:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> I2S2_WS
 299:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> I2S2_CK
 300:Core/Src/stm32f4xx_hal_msp.c ****     */
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 305:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 306:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 313:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 314:Core/Src/stm32f4xx_hal_msp.c **** 
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 322:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 323:Core/Src/stm32f4xx_hal_msp.c **** 
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
ARM GAS  /tmp/ccqG3BF7.s 			page 20


 325:Core/Src/stm32f4xx_hal_msp.c ****   }
 326:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2s->Instance==SPI3)
 661              		.loc 1 326 8 is_stmt 1 view .LVU167
 662              		.loc 1 326 10 is_stmt 0 view .LVU168
 663 0018 6E4A     		ldr	r2, .L41+4
 664 001a 9342     		cmp	r3, r2
 665 001c 52D0     		beq	.L39
 327:Core/Src/stm32f4xx_hal_msp.c ****   {
 328:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 331:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 332:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 337:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 339:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2S3_MCK
 340:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> I2S3_WS
 341:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> I2S3_ext_SD
 342:Core/Src/stm32f4xx_hal_msp.c ****     PD6     ------> I2S3_SD
 343:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> I2S3_CK
 344:Core/Src/stm32f4xx_hal_msp.c ****     */
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 349:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 350:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 355:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 356:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 357:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 364:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 369:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 370:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 371:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 375:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 376:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/ccqG3BF7.s 			page 21


 377:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2s->Instance==SPI4)
 666              		.loc 1 377 8 is_stmt 1 view .LVU169
 667              		.loc 1 377 10 is_stmt 0 view .LVU170
 668 001e 6E4A     		ldr	r2, .L41+8
 669 0020 9342     		cmp	r3, r2
 670 0022 00F0B280 		beq	.L40
 671              	.LVL32:
 672              	.L33:
 378:Core/Src/stm32f4xx_hal_msp.c ****   {
 379:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspInit 0 */
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspInit 0 */
 382:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 383:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI4_CLK_ENABLE();
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 386:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 387:Core/Src/stm32f4xx_hal_msp.c ****     PE2     ------> I2S4_CK
 388:Core/Src/stm32f4xx_hal_msp.c ****     PE4     ------> I2S4_WS
 389:Core/Src/stm32f4xx_hal_msp.c ****     PE6     ------> I2S4_SD
 390:Core/Src/stm32f4xx_hal_msp.c ****     */
 391:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 392:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 395:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 396:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 398:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspInit 1 */
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 400:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspInit 1 */
 401:Core/Src/stm32f4xx_hal_msp.c ****   }
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 403:Core/Src/stm32f4xx_hal_msp.c **** }
 673              		.loc 1 403 1 view .LVU171
 674 0026 10B0     		add	sp, sp, #64
 675              	.LCFI14:
 676              		.cfi_remember_state
 677              		.cfi_def_cfa_offset 16
 678              		@ sp needed
 679 0028 70BD     		pop	{r4, r5, r6, pc}
 680              	.LVL33:
 681              	.L38:
 682              	.LCFI15:
 683              		.cfi_restore_state
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 684              		.loc 1 290 5 is_stmt 1 view .LVU172
 685              	.LBB12:
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 686              		.loc 1 290 5 view .LVU173
 687 002a 0024     		movs	r4, #0
 688 002c 0094     		str	r4, [sp]
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 689              		.loc 1 290 5 view .LVU174
 690 002e 6B4B     		ldr	r3, .L41+12
 691 0030 1A6C     		ldr	r2, [r3, #64]
 692 0032 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccqG3BF7.s 			page 22


 693 0036 1A64     		str	r2, [r3, #64]
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 694              		.loc 1 290 5 view .LVU175
 695 0038 1A6C     		ldr	r2, [r3, #64]
 696 003a 02F48042 		and	r2, r2, #16384
 697 003e 0092     		str	r2, [sp]
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 698              		.loc 1 290 5 view .LVU176
 699 0040 009A     		ldr	r2, [sp]
 700              	.LBE12:
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 701              		.loc 1 290 5 view .LVU177
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 702              		.loc 1 292 5 view .LVU178
 703              	.LBB13:
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 704              		.loc 1 292 5 view .LVU179
 705 0042 0194     		str	r4, [sp, #4]
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 706              		.loc 1 292 5 view .LVU180
 707 0044 1A6B     		ldr	r2, [r3, #48]
 708 0046 42F00402 		orr	r2, r2, #4
 709 004a 1A63     		str	r2, [r3, #48]
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 710              		.loc 1 292 5 view .LVU181
 711 004c 1A6B     		ldr	r2, [r3, #48]
 712 004e 02F00402 		and	r2, r2, #4
 713 0052 0192     		str	r2, [sp, #4]
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 714              		.loc 1 292 5 view .LVU182
 715 0054 019A     		ldr	r2, [sp, #4]
 716              	.LBE13:
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 717              		.loc 1 292 5 view .LVU183
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 718              		.loc 1 293 5 view .LVU184
 719              	.LBB14:
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 720              		.loc 1 293 5 view .LVU185
 721 0056 0294     		str	r4, [sp, #8]
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 722              		.loc 1 293 5 view .LVU186
 723 0058 1A6B     		ldr	r2, [r3, #48]
 724 005a 42F00102 		orr	r2, r2, #1
 725 005e 1A63     		str	r2, [r3, #48]
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 726              		.loc 1 293 5 view .LVU187
 727 0060 1A6B     		ldr	r2, [r3, #48]
 728 0062 02F00102 		and	r2, r2, #1
 729 0066 0292     		str	r2, [sp, #8]
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 730              		.loc 1 293 5 view .LVU188
 731 0068 029A     		ldr	r2, [sp, #8]
 732              	.LBE14:
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 733              		.loc 1 293 5 view .LVU189
 294:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
ARM GAS  /tmp/ccqG3BF7.s 			page 23


 734              		.loc 1 294 5 view .LVU190
 735              	.LBB15:
 294:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 736              		.loc 1 294 5 view .LVU191
 737 006a 0394     		str	r4, [sp, #12]
 294:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 738              		.loc 1 294 5 view .LVU192
 739 006c 1A6B     		ldr	r2, [r3, #48]
 740 006e 42F00202 		orr	r2, r2, #2
 741 0072 1A63     		str	r2, [r3, #48]
 294:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 742              		.loc 1 294 5 view .LVU193
 743 0074 1B6B     		ldr	r3, [r3, #48]
 744 0076 03F00203 		and	r3, r3, #2
 745 007a 0393     		str	r3, [sp, #12]
 294:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 746              		.loc 1 294 5 view .LVU194
 747 007c 039B     		ldr	r3, [sp, #12]
 748              	.LBE15:
 294:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 749              		.loc 1 294 5 view .LVU195
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 750              		.loc 1 301 5 view .LVU196
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 751              		.loc 1 301 25 is_stmt 0 view .LVU197
 752 007e 0823     		movs	r3, #8
 753 0080 0B93     		str	r3, [sp, #44]
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 754              		.loc 1 302 5 is_stmt 1 view .LVU198
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 755              		.loc 1 302 26 is_stmt 0 view .LVU199
 756 0082 0225     		movs	r5, #2
 757 0084 0C95     		str	r5, [sp, #48]
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 758              		.loc 1 303 5 is_stmt 1 view .LVU200
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 759              		.loc 1 303 26 is_stmt 0 view .LVU201
 760 0086 0D94     		str	r4, [sp, #52]
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 761              		.loc 1 304 5 is_stmt 1 view .LVU202
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 762              		.loc 1 304 27 is_stmt 0 view .LVU203
 763 0088 0E94     		str	r4, [sp, #56]
 305:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 764              		.loc 1 305 5 is_stmt 1 view .LVU204
 305:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 765              		.loc 1 305 31 is_stmt 0 view .LVU205
 766 008a 0526     		movs	r6, #5
 767 008c 0F96     		str	r6, [sp, #60]
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 768              		.loc 1 306 5 is_stmt 1 view .LVU206
 769 008e 0BA9     		add	r1, sp, #44
 770 0090 5348     		ldr	r0, .L41+16
 771              	.LVL34:
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 772              		.loc 1 306 5 is_stmt 0 view .LVU207
 773 0092 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccqG3BF7.s 			page 24


 774              	.LVL35:
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 775              		.loc 1 308 5 is_stmt 1 view .LVU208
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 776              		.loc 1 308 25 is_stmt 0 view .LVU209
 777 0096 4023     		movs	r3, #64
 778 0098 0B93     		str	r3, [sp, #44]
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 779              		.loc 1 309 5 is_stmt 1 view .LVU210
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 780              		.loc 1 309 26 is_stmt 0 view .LVU211
 781 009a 0C95     		str	r5, [sp, #48]
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 782              		.loc 1 310 5 is_stmt 1 view .LVU212
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 783              		.loc 1 310 26 is_stmt 0 view .LVU213
 784 009c 0D94     		str	r4, [sp, #52]
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 785              		.loc 1 311 5 is_stmt 1 view .LVU214
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 786              		.loc 1 311 27 is_stmt 0 view .LVU215
 787 009e 0E94     		str	r4, [sp, #56]
 312:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 788              		.loc 1 312 5 is_stmt 1 view .LVU216
 312:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 789              		.loc 1 312 31 is_stmt 0 view .LVU217
 790 00a0 0623     		movs	r3, #6
 791 00a2 0F93     		str	r3, [sp, #60]
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 792              		.loc 1 313 5 is_stmt 1 view .LVU218
 793 00a4 0BA9     		add	r1, sp, #44
 794 00a6 4F48     		ldr	r0, .L41+20
 795 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 796              	.LVL36:
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 797              		.loc 1 315 5 view .LVU219
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 798              		.loc 1 315 25 is_stmt 0 view .LVU220
 799 00ac 4FF44053 		mov	r3, #12288
 800 00b0 0B93     		str	r3, [sp, #44]
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 801              		.loc 1 316 5 is_stmt 1 view .LVU221
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 802              		.loc 1 316 26 is_stmt 0 view .LVU222
 803 00b2 0C95     		str	r5, [sp, #48]
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804              		.loc 1 317 5 is_stmt 1 view .LVU223
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 805              		.loc 1 317 26 is_stmt 0 view .LVU224
 806 00b4 0D94     		str	r4, [sp, #52]
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 807              		.loc 1 318 5 is_stmt 1 view .LVU225
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 808              		.loc 1 318 27 is_stmt 0 view .LVU226
 809 00b6 0E94     		str	r4, [sp, #56]
 319:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810              		.loc 1 319 5 is_stmt 1 view .LVU227
ARM GAS  /tmp/ccqG3BF7.s 			page 25


 319:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 811              		.loc 1 319 31 is_stmt 0 view .LVU228
 812 00b8 0F96     		str	r6, [sp, #60]
 320:Core/Src/stm32f4xx_hal_msp.c **** 
 813              		.loc 1 320 5 is_stmt 1 view .LVU229
 814 00ba 0BA9     		add	r1, sp, #44
 815 00bc 4A48     		ldr	r0, .L41+24
 816 00be FFF7FEFF 		bl	HAL_GPIO_Init
 817              	.LVL37:
 818 00c2 B0E7     		b	.L33
 819              	.LVL38:
 820              	.L39:
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 821              		.loc 1 332 5 view .LVU230
 822              	.LBB16:
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 332 5 view .LVU231
 824 00c4 0024     		movs	r4, #0
 825 00c6 0494     		str	r4, [sp, #16]
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 826              		.loc 1 332 5 view .LVU232
 827 00c8 444B     		ldr	r3, .L41+12
 828 00ca 1A6C     		ldr	r2, [r3, #64]
 829 00cc 42F40042 		orr	r2, r2, #32768
 830 00d0 1A64     		str	r2, [r3, #64]
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 831              		.loc 1 332 5 view .LVU233
 832 00d2 1A6C     		ldr	r2, [r3, #64]
 833 00d4 02F40042 		and	r2, r2, #32768
 834 00d8 0492     		str	r2, [sp, #16]
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 835              		.loc 1 332 5 view .LVU234
 836 00da 049A     		ldr	r2, [sp, #16]
 837              	.LBE16:
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 838              		.loc 1 332 5 view .LVU235
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 839              		.loc 1 334 5 view .LVU236
 840              	.LBB17:
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 841              		.loc 1 334 5 view .LVU237
 842 00dc 0594     		str	r4, [sp, #20]
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 843              		.loc 1 334 5 view .LVU238
 844 00de 1A6B     		ldr	r2, [r3, #48]
 845 00e0 42F00202 		orr	r2, r2, #2
 846 00e4 1A63     		str	r2, [r3, #48]
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 847              		.loc 1 334 5 view .LVU239
 848 00e6 1A6B     		ldr	r2, [r3, #48]
 849 00e8 02F00202 		and	r2, r2, #2
 850 00ec 0592     		str	r2, [sp, #20]
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 851              		.loc 1 334 5 view .LVU240
 852 00ee 059A     		ldr	r2, [sp, #20]
 853              	.LBE17:
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccqG3BF7.s 			page 26


 854              		.loc 1 334 5 view .LVU241
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 855              		.loc 1 335 5 view .LVU242
 856              	.LBB18:
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 857              		.loc 1 335 5 view .LVU243
 858 00f0 0694     		str	r4, [sp, #24]
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 859              		.loc 1 335 5 view .LVU244
 860 00f2 1A6B     		ldr	r2, [r3, #48]
 861 00f4 42F00102 		orr	r2, r2, #1
 862 00f8 1A63     		str	r2, [r3, #48]
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 863              		.loc 1 335 5 view .LVU245
 864 00fa 1A6B     		ldr	r2, [r3, #48]
 865 00fc 02F00102 		and	r2, r2, #1
 866 0100 0692     		str	r2, [sp, #24]
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 867              		.loc 1 335 5 view .LVU246
 868 0102 069A     		ldr	r2, [sp, #24]
 869              	.LBE18:
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 870              		.loc 1 335 5 view .LVU247
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 871              		.loc 1 336 5 view .LVU248
 872              	.LBB19:
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 873              		.loc 1 336 5 view .LVU249
 874 0104 0794     		str	r4, [sp, #28]
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 875              		.loc 1 336 5 view .LVU250
 876 0106 1A6B     		ldr	r2, [r3, #48]
 877 0108 42F00402 		orr	r2, r2, #4
 878 010c 1A63     		str	r2, [r3, #48]
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 879              		.loc 1 336 5 view .LVU251
 880 010e 1A6B     		ldr	r2, [r3, #48]
 881 0110 02F00402 		and	r2, r2, #4
 882 0114 0792     		str	r2, [sp, #28]
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 883              		.loc 1 336 5 view .LVU252
 884 0116 079A     		ldr	r2, [sp, #28]
 885              	.LBE19:
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 886              		.loc 1 336 5 view .LVU253
 337:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 887              		.loc 1 337 5 view .LVU254
 888              	.LBB20:
 337:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 889              		.loc 1 337 5 view .LVU255
 890 0118 0894     		str	r4, [sp, #32]
 337:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 891              		.loc 1 337 5 view .LVU256
 892 011a 1A6B     		ldr	r2, [r3, #48]
 893 011c 42F00802 		orr	r2, r2, #8
 894 0120 1A63     		str	r2, [r3, #48]
 337:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
ARM GAS  /tmp/ccqG3BF7.s 			page 27


 895              		.loc 1 337 5 view .LVU257
 896 0122 1B6B     		ldr	r3, [r3, #48]
 897 0124 03F00803 		and	r3, r3, #8
 898 0128 0893     		str	r3, [sp, #32]
 337:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 899              		.loc 1 337 5 view .LVU258
 900 012a 089B     		ldr	r3, [sp, #32]
 901              	.LBE20:
 337:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 902              		.loc 1 337 5 view .LVU259
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 903              		.loc 1 345 5 view .LVU260
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 904              		.loc 1 345 25 is_stmt 0 view .LVU261
 905 012c 4FF48163 		mov	r3, #1032
 906 0130 0B93     		str	r3, [sp, #44]
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 907              		.loc 1 346 5 is_stmt 1 view .LVU262
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 908              		.loc 1 346 26 is_stmt 0 view .LVU263
 909 0132 0225     		movs	r5, #2
 910 0134 0C95     		str	r5, [sp, #48]
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 911              		.loc 1 347 5 is_stmt 1 view .LVU264
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 912              		.loc 1 347 26 is_stmt 0 view .LVU265
 913 0136 0D94     		str	r4, [sp, #52]
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 914              		.loc 1 348 5 is_stmt 1 view .LVU266
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 915              		.loc 1 348 27 is_stmt 0 view .LVU267
 916 0138 0E94     		str	r4, [sp, #56]
 349:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 917              		.loc 1 349 5 is_stmt 1 view .LVU268
 349:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 918              		.loc 1 349 31 is_stmt 0 view .LVU269
 919 013a 0626     		movs	r6, #6
 920 013c 0F96     		str	r6, [sp, #60]
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 921              		.loc 1 350 5 is_stmt 1 view .LVU270
 922 013e 0BA9     		add	r1, sp, #44
 923 0140 2948     		ldr	r0, .L41+24
 924              	.LVL39:
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 925              		.loc 1 350 5 is_stmt 0 view .LVU271
 926 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 927              	.LVL40:
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 928              		.loc 1 352 5 is_stmt 1 view .LVU272
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 929              		.loc 1 352 25 is_stmt 0 view .LVU273
 930 0146 4FF40043 		mov	r3, #32768
 931 014a 0B93     		str	r3, [sp, #44]
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 932              		.loc 1 353 5 is_stmt 1 view .LVU274
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 933              		.loc 1 353 26 is_stmt 0 view .LVU275
ARM GAS  /tmp/ccqG3BF7.s 			page 28


 934 014c 0C95     		str	r5, [sp, #48]
 354:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 935              		.loc 1 354 5 is_stmt 1 view .LVU276
 354:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 936              		.loc 1 354 26 is_stmt 0 view .LVU277
 937 014e 0D94     		str	r4, [sp, #52]
 355:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 938              		.loc 1 355 5 is_stmt 1 view .LVU278
 355:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 939              		.loc 1 355 27 is_stmt 0 view .LVU279
 940 0150 0E94     		str	r4, [sp, #56]
 356:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 941              		.loc 1 356 5 is_stmt 1 view .LVU280
 356:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 942              		.loc 1 356 31 is_stmt 0 view .LVU281
 943 0152 0F96     		str	r6, [sp, #60]
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 944              		.loc 1 357 5 is_stmt 1 view .LVU282
 945 0154 0BA9     		add	r1, sp, #44
 946 0156 2348     		ldr	r0, .L41+20
 947 0158 FFF7FEFF 		bl	HAL_GPIO_Init
 948              	.LVL41:
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 949              		.loc 1 359 5 view .LVU283
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 950              		.loc 1 359 25 is_stmt 0 view .LVU284
 951 015c 4FF40063 		mov	r3, #2048
 952 0160 0B93     		str	r3, [sp, #44]
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 953              		.loc 1 360 5 is_stmt 1 view .LVU285
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 954              		.loc 1 360 26 is_stmt 0 view .LVU286
 955 0162 0C95     		str	r5, [sp, #48]
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 956              		.loc 1 361 5 is_stmt 1 view .LVU287
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 957              		.loc 1 361 26 is_stmt 0 view .LVU288
 958 0164 0D94     		str	r4, [sp, #52]
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 959              		.loc 1 362 5 is_stmt 1 view .LVU289
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 960              		.loc 1 362 27 is_stmt 0 view .LVU290
 961 0166 0E94     		str	r4, [sp, #56]
 363:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 962              		.loc 1 363 5 is_stmt 1 view .LVU291
 363:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 963              		.loc 1 363 31 is_stmt 0 view .LVU292
 964 0168 0526     		movs	r6, #5
 965 016a 0F96     		str	r6, [sp, #60]
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 966              		.loc 1 364 5 is_stmt 1 view .LVU293
 967 016c 0BA9     		add	r1, sp, #44
 968 016e 1C48     		ldr	r0, .L41+16
 969 0170 FFF7FEFF 		bl	HAL_GPIO_Init
 970              	.LVL42:
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 971              		.loc 1 366 5 view .LVU294
ARM GAS  /tmp/ccqG3BF7.s 			page 29


 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 972              		.loc 1 366 25 is_stmt 0 view .LVU295
 973 0174 4023     		movs	r3, #64
 974 0176 0B93     		str	r3, [sp, #44]
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 975              		.loc 1 367 5 is_stmt 1 view .LVU296
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 976              		.loc 1 367 26 is_stmt 0 view .LVU297
 977 0178 0C95     		str	r5, [sp, #48]
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 978              		.loc 1 368 5 is_stmt 1 view .LVU298
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 979              		.loc 1 368 26 is_stmt 0 view .LVU299
 980 017a 0D94     		str	r4, [sp, #52]
 369:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 981              		.loc 1 369 5 is_stmt 1 view .LVU300
 369:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 982              		.loc 1 369 27 is_stmt 0 view .LVU301
 983 017c 0E94     		str	r4, [sp, #56]
 370:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 984              		.loc 1 370 5 is_stmt 1 view .LVU302
 370:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 985              		.loc 1 370 31 is_stmt 0 view .LVU303
 986 017e 0F96     		str	r6, [sp, #60]
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 987              		.loc 1 371 5 is_stmt 1 view .LVU304
 988 0180 0BA9     		add	r1, sp, #44
 989 0182 1A48     		ldr	r0, .L41+28
 990 0184 FFF7FEFF 		bl	HAL_GPIO_Init
 991              	.LVL43:
 992 0188 4DE7     		b	.L33
 993              	.LVL44:
 994              	.L40:
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 995              		.loc 1 383 5 view .LVU305
 996              	.LBB21:
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 997              		.loc 1 383 5 view .LVU306
 998 018a 0022     		movs	r2, #0
 999 018c 0992     		str	r2, [sp, #36]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 1000              		.loc 1 383 5 view .LVU307
 1001 018e 134B     		ldr	r3, .L41+12
 1002 0190 596C     		ldr	r1, [r3, #68]
 1003 0192 41F40051 		orr	r1, r1, #8192
 1004 0196 5964     		str	r1, [r3, #68]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 1005              		.loc 1 383 5 view .LVU308
 1006 0198 596C     		ldr	r1, [r3, #68]
 1007 019a 01F40051 		and	r1, r1, #8192
 1008 019e 0991     		str	r1, [sp, #36]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 1009              		.loc 1 383 5 view .LVU309
 1010 01a0 0999     		ldr	r1, [sp, #36]
 1011              	.LBE21:
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 1012              		.loc 1 383 5 view .LVU310
ARM GAS  /tmp/ccqG3BF7.s 			page 30


 385:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 1013              		.loc 1 385 5 view .LVU311
 1014              	.LBB22:
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 1015              		.loc 1 385 5 view .LVU312
 1016 01a2 0A92     		str	r2, [sp, #40]
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 1017              		.loc 1 385 5 view .LVU313
 1018 01a4 196B     		ldr	r1, [r3, #48]
 1019 01a6 41F01001 		orr	r1, r1, #16
 1020 01aa 1963     		str	r1, [r3, #48]
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 1021              		.loc 1 385 5 view .LVU314
 1022 01ac 1B6B     		ldr	r3, [r3, #48]
 1023 01ae 03F01003 		and	r3, r3, #16
 1024 01b2 0A93     		str	r3, [sp, #40]
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 1025              		.loc 1 385 5 view .LVU315
 1026 01b4 0A9B     		ldr	r3, [sp, #40]
 1027              	.LBE22:
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 1028              		.loc 1 385 5 view .LVU316
 391:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1029              		.loc 1 391 5 view .LVU317
 391:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1030              		.loc 1 391 25 is_stmt 0 view .LVU318
 1031 01b6 5423     		movs	r3, #84
 1032 01b8 0B93     		str	r3, [sp, #44]
 392:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1033              		.loc 1 392 5 is_stmt 1 view .LVU319
 392:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1034              		.loc 1 392 26 is_stmt 0 view .LVU320
 1035 01ba 0223     		movs	r3, #2
 1036 01bc 0C93     		str	r3, [sp, #48]
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1037              		.loc 1 393 5 is_stmt 1 view .LVU321
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1038              		.loc 1 393 26 is_stmt 0 view .LVU322
 1039 01be 0D92     		str	r2, [sp, #52]
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 1040              		.loc 1 394 5 is_stmt 1 view .LVU323
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 1041              		.loc 1 394 27 is_stmt 0 view .LVU324
 1042 01c0 0E92     		str	r2, [sp, #56]
 395:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1043              		.loc 1 395 5 is_stmt 1 view .LVU325
 395:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1044              		.loc 1 395 31 is_stmt 0 view .LVU326
 1045 01c2 0523     		movs	r3, #5
 1046 01c4 0F93     		str	r3, [sp, #60]
 396:Core/Src/stm32f4xx_hal_msp.c **** 
 1047              		.loc 1 396 5 is_stmt 1 view .LVU327
 1048 01c6 0BA9     		add	r1, sp, #44
 1049 01c8 0948     		ldr	r0, .L41+32
 1050              	.LVL45:
 396:Core/Src/stm32f4xx_hal_msp.c **** 
 1051              		.loc 1 396 5 is_stmt 0 view .LVU328
ARM GAS  /tmp/ccqG3BF7.s 			page 31


 1052 01ca FFF7FEFF 		bl	HAL_GPIO_Init
 1053              	.LVL46:
 1054              		.loc 1 403 1 view .LVU329
 1055 01ce 2AE7     		b	.L33
 1056              	.L42:
 1057              		.align	2
 1058              	.L41:
 1059 01d0 00380040 		.word	1073756160
 1060 01d4 003C0040 		.word	1073757184
 1061 01d8 00340140 		.word	1073820672
 1062 01dc 00380240 		.word	1073887232
 1063 01e0 00080240 		.word	1073874944
 1064 01e4 00000240 		.word	1073872896
 1065 01e8 00040240 		.word	1073873920
 1066 01ec 000C0240 		.word	1073875968
 1067 01f0 00100240 		.word	1073876992
 1068              		.cfi_endproc
 1069              	.LFE135:
 1071              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 1072              		.align	1
 1073              		.global	HAL_I2S_MspDeInit
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1077              		.fpu fpv4-sp-d16
 1079              	HAL_I2S_MspDeInit:
 1080              	.LVL47:
 1081              	.LFB136:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c **** /**
 406:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 407:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 408:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 409:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 410:Core/Src/stm32f4xx_hal_msp.c **** */
 411:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 412:Core/Src/stm32f4xx_hal_msp.c **** {
 1082              		.loc 1 412 1 is_stmt 1 view -0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 0
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 1086              		.loc 1 412 1 is_stmt 0 view .LVU331
 1087 0000 08B5     		push	{r3, lr}
 1088              	.LCFI16:
 1089              		.cfi_def_cfa_offset 8
 1090              		.cfi_offset 3, -8
 1091              		.cfi_offset 14, -4
 413:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI2)
 1092              		.loc 1 413 3 is_stmt 1 view .LVU332
 1093              		.loc 1 413 10 is_stmt 0 view .LVU333
 1094 0002 0368     		ldr	r3, [r0]
 1095              		.loc 1 413 5 view .LVU334
 1096 0004 214A     		ldr	r2, .L51
 1097 0006 9342     		cmp	r3, r2
 1098 0008 06D0     		beq	.L48
 414:Core/Src/stm32f4xx_hal_msp.c ****   {
 415:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
ARM GAS  /tmp/ccqG3BF7.s 			page 32


 416:Core/Src/stm32f4xx_hal_msp.c **** 
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 418:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 419:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 422:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> I2S2_SD
 423:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> I2S2_MCK
 424:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> I2S2_WS
 425:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> I2S2_CK
 426:Core/Src/stm32f4xx_hal_msp.c ****     */
 427:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_3);
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 429:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 431:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 434:Core/Src/stm32f4xx_hal_msp.c **** 
 435:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 436:Core/Src/stm32f4xx_hal_msp.c ****   }
 437:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2s->Instance==SPI3)
 1099              		.loc 1 437 8 is_stmt 1 view .LVU335
 1100              		.loc 1 437 10 is_stmt 0 view .LVU336
 1101 000a 214A     		ldr	r2, .L51+4
 1102 000c 9342     		cmp	r3, r2
 1103 000e 17D0     		beq	.L49
 438:Core/Src/stm32f4xx_hal_msp.c ****   {
 439:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 442:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 443:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 444:Core/Src/stm32f4xx_hal_msp.c **** 
 445:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 446:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2S3_MCK
 447:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> I2S3_WS
 448:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> I2S3_ext_SD
 449:Core/Src/stm32f4xx_hal_msp.c ****     PD6     ------> I2S3_SD
 450:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> I2S3_CK
 451:Core/Src/stm32f4xx_hal_msp.c ****     */
 452:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_3);
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 454:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 455:Core/Src/stm32f4xx_hal_msp.c **** 
 456:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 457:Core/Src/stm32f4xx_hal_msp.c **** 
 458:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_6);
 459:Core/Src/stm32f4xx_hal_msp.c **** 
 460:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 461:Core/Src/stm32f4xx_hal_msp.c **** 
 462:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 463:Core/Src/stm32f4xx_hal_msp.c ****   }
 464:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2s->Instance==SPI4)
 1104              		.loc 1 464 8 is_stmt 1 view .LVU337
 1105              		.loc 1 464 10 is_stmt 0 view .LVU338
 1106 0010 204A     		ldr	r2, .L51+8
ARM GAS  /tmp/ccqG3BF7.s 			page 33


 1107 0012 9342     		cmp	r3, r2
 1108 0014 2ED0     		beq	.L50
 1109              	.LVL48:
 1110              	.L43:
 465:Core/Src/stm32f4xx_hal_msp.c ****   {
 466:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspDeInit 0 */
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 468:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspDeInit 0 */
 469:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 470:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI4_CLK_DISABLE();
 471:Core/Src/stm32f4xx_hal_msp.c **** 
 472:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S4 GPIO Configuration
 473:Core/Src/stm32f4xx_hal_msp.c ****     PE2     ------> I2S4_CK
 474:Core/Src/stm32f4xx_hal_msp.c ****     PE4     ------> I2S4_WS
 475:Core/Src/stm32f4xx_hal_msp.c ****     PE6     ------> I2S4_SD
 476:Core/Src/stm32f4xx_hal_msp.c ****     */
 477:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6);
 478:Core/Src/stm32f4xx_hal_msp.c **** 
 479:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspDeInit 1 */
 480:Core/Src/stm32f4xx_hal_msp.c **** 
 481:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspDeInit 1 */
 482:Core/Src/stm32f4xx_hal_msp.c ****   }
 483:Core/Src/stm32f4xx_hal_msp.c **** 
 484:Core/Src/stm32f4xx_hal_msp.c **** }
 1111              		.loc 1 484 1 view .LVU339
 1112 0016 08BD     		pop	{r3, pc}
 1113              	.LVL49:
 1114              	.L48:
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1115              		.loc 1 419 5 is_stmt 1 view .LVU340
 1116 0018 02F50032 		add	r2, r2, #131072
 1117 001c 136C     		ldr	r3, [r2, #64]
 1118 001e 23F48043 		bic	r3, r3, #16384
 1119 0022 1364     		str	r3, [r2, #64]
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 1120              		.loc 1 427 5 view .LVU341
 1121 0024 0821     		movs	r1, #8
 1122 0026 1C48     		ldr	r0, .L51+12
 1123              	.LVL50:
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 1124              		.loc 1 427 5 is_stmt 0 view .LVU342
 1125 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1126              	.LVL51:
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 1127              		.loc 1 429 5 is_stmt 1 view .LVU343
 1128 002c 4021     		movs	r1, #64
 1129 002e 1B48     		ldr	r0, .L51+16
 1130 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1131              	.LVL52:
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1132              		.loc 1 431 5 view .LVU344
 1133 0034 4FF44051 		mov	r1, #12288
 1134 0038 1948     		ldr	r0, .L51+20
 1135 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1136              	.LVL53:
 1137 003e EAE7     		b	.L43
 1138              	.LVL54:
ARM GAS  /tmp/ccqG3BF7.s 			page 34


 1139              	.L49:
 443:Core/Src/stm32f4xx_hal_msp.c **** 
 1140              		.loc 1 443 5 view .LVU345
 1141 0040 02F5FE32 		add	r2, r2, #130048
 1142 0044 136C     		ldr	r3, [r2, #64]
 1143 0046 23F40043 		bic	r3, r3, #32768
 1144 004a 1364     		str	r3, [r2, #64]
 452:Core/Src/stm32f4xx_hal_msp.c **** 
 1145              		.loc 1 452 5 view .LVU346
 1146 004c 4FF48161 		mov	r1, #1032
 1147 0050 1348     		ldr	r0, .L51+20
 1148              	.LVL55:
 452:Core/Src/stm32f4xx_hal_msp.c **** 
 1149              		.loc 1 452 5 is_stmt 0 view .LVU347
 1150 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1151              	.LVL56:
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 1152              		.loc 1 454 5 is_stmt 1 view .LVU348
 1153 0056 4FF40041 		mov	r1, #32768
 1154 005a 1048     		ldr	r0, .L51+16
 1155 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1156              	.LVL57:
 456:Core/Src/stm32f4xx_hal_msp.c **** 
 1157              		.loc 1 456 5 view .LVU349
 1158 0060 4FF40061 		mov	r1, #2048
 1159 0064 0C48     		ldr	r0, .L51+12
 1160 0066 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1161              	.LVL58:
 458:Core/Src/stm32f4xx_hal_msp.c **** 
 1162              		.loc 1 458 5 view .LVU350
 1163 006a 4021     		movs	r1, #64
 1164 006c 0D48     		ldr	r0, .L51+24
 1165 006e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1166              	.LVL59:
 1167 0072 D0E7     		b	.L43
 1168              	.LVL60:
 1169              	.L50:
 470:Core/Src/stm32f4xx_hal_msp.c **** 
 1170              		.loc 1 470 5 view .LVU351
 1171 0074 02F58232 		add	r2, r2, #66560
 1172 0078 536C     		ldr	r3, [r2, #68]
 1173 007a 23F40053 		bic	r3, r3, #8192
 1174 007e 5364     		str	r3, [r2, #68]
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1175              		.loc 1 477 5 view .LVU352
 1176 0080 5421     		movs	r1, #84
 1177 0082 0948     		ldr	r0, .L51+28
 1178              	.LVL61:
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1179              		.loc 1 477 5 is_stmt 0 view .LVU353
 1180 0084 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1181              	.LVL62:
 1182              		.loc 1 484 1 view .LVU354
 1183 0088 C5E7     		b	.L43
 1184              	.L52:
 1185 008a 00BF     		.align	2
 1186              	.L51:
ARM GAS  /tmp/ccqG3BF7.s 			page 35


 1187 008c 00380040 		.word	1073756160
 1188 0090 003C0040 		.word	1073757184
 1189 0094 00340140 		.word	1073820672
 1190 0098 00080240 		.word	1073874944
 1191 009c 00000240 		.word	1073872896
 1192 00a0 00040240 		.word	1073873920
 1193 00a4 000C0240 		.word	1073875968
 1194 00a8 00100240 		.word	1073876992
 1195              		.cfi_endproc
 1196              	.LFE136:
 1198              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 1199              		.align	1
 1200              		.global	HAL_SD_MspInit
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu fpv4-sp-d16
 1206              	HAL_SD_MspInit:
 1207              	.LVL63:
 1208              	.LFB137:
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 486:Core/Src/stm32f4xx_hal_msp.c **** /**
 487:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP Initialization
 488:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 489:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 490:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 491:Core/Src/stm32f4xx_hal_msp.c **** */
 492:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 493:Core/Src/stm32f4xx_hal_msp.c **** {
 1209              		.loc 1 493 1 is_stmt 1 view -0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 40
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 1213              		.loc 1 493 1 is_stmt 0 view .LVU356
 1214 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1215              	.LCFI17:
 1216              		.cfi_def_cfa_offset 20
 1217              		.cfi_offset 4, -20
 1218              		.cfi_offset 5, -16
 1219              		.cfi_offset 6, -12
 1220              		.cfi_offset 7, -8
 1221              		.cfi_offset 14, -4
 1222 0002 8BB0     		sub	sp, sp, #44
 1223              	.LCFI18:
 1224              		.cfi_def_cfa_offset 64
 494:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1225              		.loc 1 494 3 is_stmt 1 view .LVU357
 1226              		.loc 1 494 20 is_stmt 0 view .LVU358
 1227 0004 0023     		movs	r3, #0
 1228 0006 0593     		str	r3, [sp, #20]
 1229 0008 0693     		str	r3, [sp, #24]
 1230 000a 0793     		str	r3, [sp, #28]
 1231 000c 0893     		str	r3, [sp, #32]
 1232 000e 0993     		str	r3, [sp, #36]
 495:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 1233              		.loc 1 495 3 is_stmt 1 view .LVU359
 1234              		.loc 1 495 9 is_stmt 0 view .LVU360
ARM GAS  /tmp/ccqG3BF7.s 			page 36


 1235 0010 0268     		ldr	r2, [r0]
 1236              		.loc 1 495 5 view .LVU361
 1237 0012 294B     		ldr	r3, .L57
 1238 0014 9A42     		cmp	r2, r3
 1239 0016 01D0     		beq	.L56
 1240              	.LVL64:
 1241              	.L53:
 496:Core/Src/stm32f4xx_hal_msp.c ****   {
 497:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
 498:Core/Src/stm32f4xx_hal_msp.c **** 
 499:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
 500:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 501:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
 502:Core/Src/stm32f4xx_hal_msp.c **** 
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 504:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 505:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 506:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 507:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 508:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 509:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 510:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 511:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 512:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SDIO_D3
 513:Core/Src/stm32f4xx_hal_msp.c ****     */
 514:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 515:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 516:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 517:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 518:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 519:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 520:Core/Src/stm32f4xx_hal_msp.c **** 
 521:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 522:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 523:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 524:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 525:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 526:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 527:Core/Src/stm32f4xx_hal_msp.c **** 
 528:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 529:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 530:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 531:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 532:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 533:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 534:Core/Src/stm32f4xx_hal_msp.c **** 
 535:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 536:Core/Src/stm32f4xx_hal_msp.c **** 
 537:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 538:Core/Src/stm32f4xx_hal_msp.c ****   }
 539:Core/Src/stm32f4xx_hal_msp.c **** 
 540:Core/Src/stm32f4xx_hal_msp.c **** }
 1242              		.loc 1 540 1 view .LVU362
 1243 0018 0BB0     		add	sp, sp, #44
 1244              	.LCFI19:
 1245              		.cfi_remember_state
 1246              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/ccqG3BF7.s 			page 37


 1247              		@ sp needed
 1248 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 1249              	.LVL65:
 1250              	.L56:
 1251              	.LCFI20:
 1252              		.cfi_restore_state
 501:Core/Src/stm32f4xx_hal_msp.c **** 
 1253              		.loc 1 501 5 is_stmt 1 view .LVU363
 1254              	.LBB23:
 501:Core/Src/stm32f4xx_hal_msp.c **** 
 1255              		.loc 1 501 5 view .LVU364
 1256 001c 0024     		movs	r4, #0
 1257 001e 0194     		str	r4, [sp, #4]
 501:Core/Src/stm32f4xx_hal_msp.c **** 
 1258              		.loc 1 501 5 view .LVU365
 1259 0020 03F58633 		add	r3, r3, #68608
 1260 0024 5A6C     		ldr	r2, [r3, #68]
 1261 0026 42F40062 		orr	r2, r2, #2048
 1262 002a 5A64     		str	r2, [r3, #68]
 501:Core/Src/stm32f4xx_hal_msp.c **** 
 1263              		.loc 1 501 5 view .LVU366
 1264 002c 5A6C     		ldr	r2, [r3, #68]
 1265 002e 02F40062 		and	r2, r2, #2048
 1266 0032 0192     		str	r2, [sp, #4]
 501:Core/Src/stm32f4xx_hal_msp.c **** 
 1267              		.loc 1 501 5 view .LVU367
 1268 0034 019A     		ldr	r2, [sp, #4]
 1269              	.LBE23:
 501:Core/Src/stm32f4xx_hal_msp.c **** 
 1270              		.loc 1 501 5 view .LVU368
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1271              		.loc 1 503 5 view .LVU369
 1272              	.LBB24:
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1273              		.loc 1 503 5 view .LVU370
 1274 0036 0294     		str	r4, [sp, #8]
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1275              		.loc 1 503 5 view .LVU371
 1276 0038 1A6B     		ldr	r2, [r3, #48]
 1277 003a 42F00402 		orr	r2, r2, #4
 1278 003e 1A63     		str	r2, [r3, #48]
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1279              		.loc 1 503 5 view .LVU372
 1280 0040 1A6B     		ldr	r2, [r3, #48]
 1281 0042 02F00402 		and	r2, r2, #4
 1282 0046 0292     		str	r2, [sp, #8]
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1283              		.loc 1 503 5 view .LVU373
 1284 0048 029A     		ldr	r2, [sp, #8]
 1285              	.LBE24:
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1286              		.loc 1 503 5 view .LVU374
 504:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1287              		.loc 1 504 5 view .LVU375
 1288              	.LBB25:
 504:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1289              		.loc 1 504 5 view .LVU376
ARM GAS  /tmp/ccqG3BF7.s 			page 38


 1290 004a 0394     		str	r4, [sp, #12]
 504:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1291              		.loc 1 504 5 view .LVU377
 1292 004c 1A6B     		ldr	r2, [r3, #48]
 1293 004e 42F00802 		orr	r2, r2, #8
 1294 0052 1A63     		str	r2, [r3, #48]
 504:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1295              		.loc 1 504 5 view .LVU378
 1296 0054 1A6B     		ldr	r2, [r3, #48]
 1297 0056 02F00802 		and	r2, r2, #8
 1298 005a 0392     		str	r2, [sp, #12]
 504:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1299              		.loc 1 504 5 view .LVU379
 1300 005c 039A     		ldr	r2, [sp, #12]
 1301              	.LBE25:
 504:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1302              		.loc 1 504 5 view .LVU380
 505:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1303              		.loc 1 505 5 view .LVU381
 1304              	.LBB26:
 505:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1305              		.loc 1 505 5 view .LVU382
 1306 005e 0494     		str	r4, [sp, #16]
 505:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1307              		.loc 1 505 5 view .LVU383
 1308 0060 1A6B     		ldr	r2, [r3, #48]
 1309 0062 42F00202 		orr	r2, r2, #2
 1310 0066 1A63     		str	r2, [r3, #48]
 505:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1311              		.loc 1 505 5 view .LVU384
 1312 0068 1B6B     		ldr	r3, [r3, #48]
 1313 006a 03F00203 		and	r3, r3, #2
 1314 006e 0493     		str	r3, [sp, #16]
 505:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1315              		.loc 1 505 5 view .LVU385
 1316 0070 049B     		ldr	r3, [sp, #16]
 1317              	.LBE26:
 505:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1318              		.loc 1 505 5 view .LVU386
 514:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1319              		.loc 1 514 5 view .LVU387
 514:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1320              		.loc 1 514 25 is_stmt 0 view .LVU388
 1321 0072 4FF4B853 		mov	r3, #5888
 1322 0076 0593     		str	r3, [sp, #20]
 515:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1323              		.loc 1 515 5 is_stmt 1 view .LVU389
 515:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1324              		.loc 1 515 26 is_stmt 0 view .LVU390
 1325 0078 0227     		movs	r7, #2
 1326 007a 0697     		str	r7, [sp, #24]
 516:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1327              		.loc 1 516 5 is_stmt 1 view .LVU391
 516:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1328              		.loc 1 516 26 is_stmt 0 view .LVU392
 1329 007c 0794     		str	r4, [sp, #28]
 517:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
ARM GAS  /tmp/ccqG3BF7.s 			page 39


 1330              		.loc 1 517 5 is_stmt 1 view .LVU393
 517:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1331              		.loc 1 517 27 is_stmt 0 view .LVU394
 1332 007e 0326     		movs	r6, #3
 1333 0080 0896     		str	r6, [sp, #32]
 518:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1334              		.loc 1 518 5 is_stmt 1 view .LVU395
 518:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1335              		.loc 1 518 31 is_stmt 0 view .LVU396
 1336 0082 0C25     		movs	r5, #12
 1337 0084 0995     		str	r5, [sp, #36]
 519:Core/Src/stm32f4xx_hal_msp.c **** 
 1338              		.loc 1 519 5 is_stmt 1 view .LVU397
 1339 0086 05A9     		add	r1, sp, #20
 1340 0088 0C48     		ldr	r0, .L57+4
 1341              	.LVL66:
 519:Core/Src/stm32f4xx_hal_msp.c **** 
 1342              		.loc 1 519 5 is_stmt 0 view .LVU398
 1343 008a FFF7FEFF 		bl	HAL_GPIO_Init
 1344              	.LVL67:
 521:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1345              		.loc 1 521 5 is_stmt 1 view .LVU399
 521:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1346              		.loc 1 521 25 is_stmt 0 view .LVU400
 1347 008e 0423     		movs	r3, #4
 1348 0090 0593     		str	r3, [sp, #20]
 522:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1349              		.loc 1 522 5 is_stmt 1 view .LVU401
 522:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1350              		.loc 1 522 26 is_stmt 0 view .LVU402
 1351 0092 0697     		str	r7, [sp, #24]
 523:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1352              		.loc 1 523 5 is_stmt 1 view .LVU403
 523:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1353              		.loc 1 523 26 is_stmt 0 view .LVU404
 1354 0094 0794     		str	r4, [sp, #28]
 524:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1355              		.loc 1 524 5 is_stmt 1 view .LVU405
 524:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1356              		.loc 1 524 27 is_stmt 0 view .LVU406
 1357 0096 0896     		str	r6, [sp, #32]
 525:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1358              		.loc 1 525 5 is_stmt 1 view .LVU407
 525:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1359              		.loc 1 525 31 is_stmt 0 view .LVU408
 1360 0098 0995     		str	r5, [sp, #36]
 526:Core/Src/stm32f4xx_hal_msp.c **** 
 1361              		.loc 1 526 5 is_stmt 1 view .LVU409
 1362 009a 05A9     		add	r1, sp, #20
 1363 009c 0848     		ldr	r0, .L57+8
 1364 009e FFF7FEFF 		bl	HAL_GPIO_Init
 1365              	.LVL68:
 528:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1366              		.loc 1 528 5 view .LVU410
 528:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1367              		.loc 1 528 25 is_stmt 0 view .LVU411
 1368 00a2 2023     		movs	r3, #32
ARM GAS  /tmp/ccqG3BF7.s 			page 40


 1369 00a4 0593     		str	r3, [sp, #20]
 529:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1370              		.loc 1 529 5 is_stmt 1 view .LVU412
 529:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1371              		.loc 1 529 26 is_stmt 0 view .LVU413
 1372 00a6 0697     		str	r7, [sp, #24]
 530:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1373              		.loc 1 530 5 is_stmt 1 view .LVU414
 530:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1374              		.loc 1 530 26 is_stmt 0 view .LVU415
 1375 00a8 0794     		str	r4, [sp, #28]
 531:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1376              		.loc 1 531 5 is_stmt 1 view .LVU416
 531:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1377              		.loc 1 531 27 is_stmt 0 view .LVU417
 1378 00aa 0896     		str	r6, [sp, #32]
 532:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1379              		.loc 1 532 5 is_stmt 1 view .LVU418
 532:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1380              		.loc 1 532 31 is_stmt 0 view .LVU419
 1381 00ac 0995     		str	r5, [sp, #36]
 533:Core/Src/stm32f4xx_hal_msp.c **** 
 1382              		.loc 1 533 5 is_stmt 1 view .LVU420
 1383 00ae 05A9     		add	r1, sp, #20
 1384 00b0 0448     		ldr	r0, .L57+12
 1385 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 1386              	.LVL69:
 1387              		.loc 1 540 1 is_stmt 0 view .LVU421
 1388 00b6 AFE7     		b	.L53
 1389              	.L58:
 1390              		.align	2
 1391              	.L57:
 1392 00b8 002C0140 		.word	1073818624
 1393 00bc 00080240 		.word	1073874944
 1394 00c0 000C0240 		.word	1073875968
 1395 00c4 00040240 		.word	1073873920
 1396              		.cfi_endproc
 1397              	.LFE137:
 1399              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 1400              		.align	1
 1401              		.global	HAL_SD_MspDeInit
 1402              		.syntax unified
 1403              		.thumb
 1404              		.thumb_func
 1405              		.fpu fpv4-sp-d16
 1407              	HAL_SD_MspDeInit:
 1408              	.LVL70:
 1409              	.LFB138:
 541:Core/Src/stm32f4xx_hal_msp.c **** 
 542:Core/Src/stm32f4xx_hal_msp.c **** /**
 543:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 544:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 545:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 546:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 547:Core/Src/stm32f4xx_hal_msp.c **** */
 548:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 549:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /tmp/ccqG3BF7.s 			page 41


 1410              		.loc 1 549 1 is_stmt 1 view -0
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 0
 1413              		@ frame_needed = 0, uses_anonymous_args = 0
 1414              		.loc 1 549 1 is_stmt 0 view .LVU423
 1415 0000 08B5     		push	{r3, lr}
 1416              	.LCFI21:
 1417              		.cfi_def_cfa_offset 8
 1418              		.cfi_offset 3, -8
 1419              		.cfi_offset 14, -4
 550:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 1420              		.loc 1 550 3 is_stmt 1 view .LVU424
 1421              		.loc 1 550 9 is_stmt 0 view .LVU425
 1422 0002 0268     		ldr	r2, [r0]
 1423              		.loc 1 550 5 view .LVU426
 1424 0004 0B4B     		ldr	r3, .L63
 1425 0006 9A42     		cmp	r2, r3
 1426 0008 00D0     		beq	.L62
 1427              	.LVL71:
 1428              	.L59:
 551:Core/Src/stm32f4xx_hal_msp.c ****   {
 552:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 553:Core/Src/stm32f4xx_hal_msp.c **** 
 554:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 555:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 556:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 557:Core/Src/stm32f4xx_hal_msp.c **** 
 558:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 559:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 560:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 561:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 562:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 563:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 564:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SDIO_D3
 565:Core/Src/stm32f4xx_hal_msp.c ****     */
 566:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12);
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 568:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 570:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 571:Core/Src/stm32f4xx_hal_msp.c **** 
 572:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 573:Core/Src/stm32f4xx_hal_msp.c **** 
 574:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 575:Core/Src/stm32f4xx_hal_msp.c ****   }
 576:Core/Src/stm32f4xx_hal_msp.c **** 
 577:Core/Src/stm32f4xx_hal_msp.c **** }
 1429              		.loc 1 577 1 view .LVU427
 1430 000a 08BD     		pop	{r3, pc}
 1431              	.LVL72:
 1432              	.L62:
 556:Core/Src/stm32f4xx_hal_msp.c **** 
 1433              		.loc 1 556 5 is_stmt 1 view .LVU428
 1434 000c 0A4A     		ldr	r2, .L63+4
 1435 000e 536C     		ldr	r3, [r2, #68]
 1436 0010 23F40063 		bic	r3, r3, #2048
 1437 0014 5364     		str	r3, [r2, #68]
ARM GAS  /tmp/ccqG3BF7.s 			page 42


 566:Core/Src/stm32f4xx_hal_msp.c **** 
 1438              		.loc 1 566 5 view .LVU429
 1439 0016 4FF4B851 		mov	r1, #5888
 1440 001a 0848     		ldr	r0, .L63+8
 1441              	.LVL73:
 566:Core/Src/stm32f4xx_hal_msp.c **** 
 1442              		.loc 1 566 5 is_stmt 0 view .LVU430
 1443 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1444              	.LVL74:
 568:Core/Src/stm32f4xx_hal_msp.c **** 
 1445              		.loc 1 568 5 is_stmt 1 view .LVU431
 1446 0020 0421     		movs	r1, #4
 1447 0022 0748     		ldr	r0, .L63+12
 1448 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1449              	.LVL75:
 570:Core/Src/stm32f4xx_hal_msp.c **** 
 1450              		.loc 1 570 5 view .LVU432
 1451 0028 2021     		movs	r1, #32
 1452 002a 0648     		ldr	r0, .L63+16
 1453 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1454              	.LVL76:
 1455              		.loc 1 577 1 is_stmt 0 view .LVU433
 1456 0030 EBE7     		b	.L59
 1457              	.L64:
 1458 0032 00BF     		.align	2
 1459              	.L63:
 1460 0034 002C0140 		.word	1073818624
 1461 0038 00380240 		.word	1073887232
 1462 003c 00080240 		.word	1073874944
 1463 0040 000C0240 		.word	1073875968
 1464 0044 00040240 		.word	1073873920
 1465              		.cfi_endproc
 1466              	.LFE138:
 1468              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1469              		.align	1
 1470              		.global	HAL_SPI_MspInit
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1474              		.fpu fpv4-sp-d16
 1476              	HAL_SPI_MspInit:
 1477              	.LVL77:
 1478              	.LFB139:
 578:Core/Src/stm32f4xx_hal_msp.c **** 
 579:Core/Src/stm32f4xx_hal_msp.c **** /**
 580:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 581:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 582:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 583:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 584:Core/Src/stm32f4xx_hal_msp.c **** */
 585:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 586:Core/Src/stm32f4xx_hal_msp.c **** {
 1479              		.loc 1 586 1 is_stmt 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 48
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 1483              		.loc 1 586 1 is_stmt 0 view .LVU435
ARM GAS  /tmp/ccqG3BF7.s 			page 43


 1484 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1485              	.LCFI22:
 1486              		.cfi_def_cfa_offset 20
 1487              		.cfi_offset 4, -20
 1488              		.cfi_offset 5, -16
 1489              		.cfi_offset 6, -12
 1490              		.cfi_offset 7, -8
 1491              		.cfi_offset 14, -4
 1492 0002 8DB0     		sub	sp, sp, #52
 1493              	.LCFI23:
 1494              		.cfi_def_cfa_offset 72
 587:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1495              		.loc 1 587 3 is_stmt 1 view .LVU436
 1496              		.loc 1 587 20 is_stmt 0 view .LVU437
 1497 0004 0023     		movs	r3, #0
 1498 0006 0793     		str	r3, [sp, #28]
 1499 0008 0893     		str	r3, [sp, #32]
 1500 000a 0993     		str	r3, [sp, #36]
 1501 000c 0A93     		str	r3, [sp, #40]
 1502 000e 0B93     		str	r3, [sp, #44]
 588:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1503              		.loc 1 588 3 is_stmt 1 view .LVU438
 1504              		.loc 1 588 10 is_stmt 0 view .LVU439
 1505 0010 0368     		ldr	r3, [r0]
 1506              		.loc 1 588 5 view .LVU440
 1507 0012 3C4A     		ldr	r2, .L71
 1508 0014 9342     		cmp	r3, r2
 1509 0016 04D0     		beq	.L69
 589:Core/Src/stm32f4xx_hal_msp.c ****   {
 590:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 591:Core/Src/stm32f4xx_hal_msp.c **** 
 592:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 593:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 594:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 595:Core/Src/stm32f4xx_hal_msp.c **** 
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 597:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 598:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 599:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 600:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 601:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 602:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 603:Core/Src/stm32f4xx_hal_msp.c ****     */
 604:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 605:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 606:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 608:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 609:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 610:Core/Src/stm32f4xx_hal_msp.c **** 
 611:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 612:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 613:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 614:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 615:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 616:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 617:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccqG3BF7.s 			page 44


 618:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 619:Core/Src/stm32f4xx_hal_msp.c **** 
 620:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 621:Core/Src/stm32f4xx_hal_msp.c ****   }
 622:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI5)
 1510              		.loc 1 622 8 is_stmt 1 view .LVU441
 1511              		.loc 1 622 10 is_stmt 0 view .LVU442
 1512 0018 3B4A     		ldr	r2, .L71+4
 1513 001a 9342     		cmp	r3, r2
 1514 001c 39D0     		beq	.L70
 1515              	.LVL78:
 1516              	.L65:
 623:Core/Src/stm32f4xx_hal_msp.c ****   {
 624:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 0 */
 625:Core/Src/stm32f4xx_hal_msp.c **** 
 626:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 0 */
 627:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 628:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_ENABLE();
 629:Core/Src/stm32f4xx_hal_msp.c **** 
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 631:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 632:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 633:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> SPI5_SCK
 634:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> SPI5_NSS
 635:Core/Src/stm32f4xx_hal_msp.c ****     PE13     ------> SPI5_MISO
 636:Core/Src/stm32f4xx_hal_msp.c ****     PE14     ------> SPI5_MOSI
 637:Core/Src/stm32f4xx_hal_msp.c ****     */
 638:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 639:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 640:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 641:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 642:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 643:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 644:Core/Src/stm32f4xx_hal_msp.c **** 
 645:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 646:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 647:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 648:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 649:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 650:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 651:Core/Src/stm32f4xx_hal_msp.c **** 
 652:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 1 */
 653:Core/Src/stm32f4xx_hal_msp.c **** 
 654:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 1 */
 655:Core/Src/stm32f4xx_hal_msp.c ****   }
 656:Core/Src/stm32f4xx_hal_msp.c **** 
 657:Core/Src/stm32f4xx_hal_msp.c **** }
 1517              		.loc 1 657 1 view .LVU443
 1518 001e 0DB0     		add	sp, sp, #52
 1519              	.LCFI24:
 1520              		.cfi_remember_state
 1521              		.cfi_def_cfa_offset 20
 1522              		@ sp needed
 1523 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 1524              	.LVL79:
 1525              	.L69:
 1526              	.LCFI25:
ARM GAS  /tmp/ccqG3BF7.s 			page 45


 1527              		.cfi_restore_state
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1528              		.loc 1 594 5 is_stmt 1 view .LVU444
 1529              	.LBB27:
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1530              		.loc 1 594 5 view .LVU445
 1531 0022 0024     		movs	r4, #0
 1532 0024 0194     		str	r4, [sp, #4]
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1533              		.loc 1 594 5 view .LVU446
 1534 0026 394B     		ldr	r3, .L71+8
 1535 0028 5A6C     		ldr	r2, [r3, #68]
 1536 002a 42F48052 		orr	r2, r2, #4096
 1537 002e 5A64     		str	r2, [r3, #68]
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1538              		.loc 1 594 5 view .LVU447
 1539 0030 5A6C     		ldr	r2, [r3, #68]
 1540 0032 02F48052 		and	r2, r2, #4096
 1541 0036 0192     		str	r2, [sp, #4]
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1542              		.loc 1 594 5 view .LVU448
 1543 0038 019A     		ldr	r2, [sp, #4]
 1544              	.LBE27:
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1545              		.loc 1 594 5 view .LVU449
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1546              		.loc 1 596 5 view .LVU450
 1547              	.LBB28:
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1548              		.loc 1 596 5 view .LVU451
 1549 003a 0294     		str	r4, [sp, #8]
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1550              		.loc 1 596 5 view .LVU452
 1551 003c 1A6B     		ldr	r2, [r3, #48]
 1552 003e 42F00102 		orr	r2, r2, #1
 1553 0042 1A63     		str	r2, [r3, #48]
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1554              		.loc 1 596 5 view .LVU453
 1555 0044 1A6B     		ldr	r2, [r3, #48]
 1556 0046 02F00102 		and	r2, r2, #1
 1557 004a 0292     		str	r2, [sp, #8]
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1558              		.loc 1 596 5 view .LVU454
 1559 004c 029A     		ldr	r2, [sp, #8]
 1560              	.LBE28:
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1561              		.loc 1 596 5 view .LVU455
 597:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1562              		.loc 1 597 5 view .LVU456
 1563              	.LBB29:
 597:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1564              		.loc 1 597 5 view .LVU457
 1565 004e 0394     		str	r4, [sp, #12]
 597:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1566              		.loc 1 597 5 view .LVU458
 1567 0050 1A6B     		ldr	r2, [r3, #48]
 1568 0052 42F00202 		orr	r2, r2, #2
ARM GAS  /tmp/ccqG3BF7.s 			page 46


 1569 0056 1A63     		str	r2, [r3, #48]
 597:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1570              		.loc 1 597 5 view .LVU459
 1571 0058 1B6B     		ldr	r3, [r3, #48]
 1572 005a 03F00203 		and	r3, r3, #2
 1573 005e 0393     		str	r3, [sp, #12]
 597:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1574              		.loc 1 597 5 view .LVU460
 1575 0060 039B     		ldr	r3, [sp, #12]
 1576              	.LBE29:
 597:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1577              		.loc 1 597 5 view .LVU461
 604:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1578              		.loc 1 604 5 view .LVU462
 604:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1579              		.loc 1 604 25 is_stmt 0 view .LVU463
 1580 0062 B023     		movs	r3, #176
 1581 0064 0793     		str	r3, [sp, #28]
 605:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1582              		.loc 1 605 5 is_stmt 1 view .LVU464
 605:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1583              		.loc 1 605 26 is_stmt 0 view .LVU465
 1584 0066 0227     		movs	r7, #2
 1585 0068 0897     		str	r7, [sp, #32]
 606:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1586              		.loc 1 606 5 is_stmt 1 view .LVU466
 606:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1587              		.loc 1 606 26 is_stmt 0 view .LVU467
 1588 006a 0994     		str	r4, [sp, #36]
 607:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1589              		.loc 1 607 5 is_stmt 1 view .LVU468
 607:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1590              		.loc 1 607 27 is_stmt 0 view .LVU469
 1591 006c 0326     		movs	r6, #3
 1592 006e 0A96     		str	r6, [sp, #40]
 608:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1593              		.loc 1 608 5 is_stmt 1 view .LVU470
 608:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1594              		.loc 1 608 31 is_stmt 0 view .LVU471
 1595 0070 0525     		movs	r5, #5
 1596 0072 0B95     		str	r5, [sp, #44]
 609:Core/Src/stm32f4xx_hal_msp.c **** 
 1597              		.loc 1 609 5 is_stmt 1 view .LVU472
 1598 0074 07A9     		add	r1, sp, #28
 1599 0076 2648     		ldr	r0, .L71+12
 1600              	.LVL80:
 609:Core/Src/stm32f4xx_hal_msp.c **** 
 1601              		.loc 1 609 5 is_stmt 0 view .LVU473
 1602 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 1603              	.LVL81:
 611:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1604              		.loc 1 611 5 is_stmt 1 view .LVU474
 611:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1605              		.loc 1 611 25 is_stmt 0 view .LVU475
 1606 007c 1023     		movs	r3, #16
 1607 007e 0793     		str	r3, [sp, #28]
 612:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccqG3BF7.s 			page 47


 1608              		.loc 1 612 5 is_stmt 1 view .LVU476
 612:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1609              		.loc 1 612 26 is_stmt 0 view .LVU477
 1610 0080 0897     		str	r7, [sp, #32]
 613:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1611              		.loc 1 613 5 is_stmt 1 view .LVU478
 613:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1612              		.loc 1 613 26 is_stmt 0 view .LVU479
 1613 0082 0994     		str	r4, [sp, #36]
 614:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1614              		.loc 1 614 5 is_stmt 1 view .LVU480
 614:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1615              		.loc 1 614 27 is_stmt 0 view .LVU481
 1616 0084 0A96     		str	r6, [sp, #40]
 615:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1617              		.loc 1 615 5 is_stmt 1 view .LVU482
 615:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1618              		.loc 1 615 31 is_stmt 0 view .LVU483
 1619 0086 0B95     		str	r5, [sp, #44]
 616:Core/Src/stm32f4xx_hal_msp.c **** 
 1620              		.loc 1 616 5 is_stmt 1 view .LVU484
 1621 0088 07A9     		add	r1, sp, #28
 1622 008a 2248     		ldr	r0, .L71+16
 1623 008c FFF7FEFF 		bl	HAL_GPIO_Init
 1624              	.LVL82:
 1625 0090 C5E7     		b	.L65
 1626              	.LVL83:
 1627              	.L70:
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 1628              		.loc 1 628 5 view .LVU485
 1629              	.LBB30:
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 1630              		.loc 1 628 5 view .LVU486
 1631 0092 0024     		movs	r4, #0
 1632 0094 0494     		str	r4, [sp, #16]
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 1633              		.loc 1 628 5 view .LVU487
 1634 0096 1D4B     		ldr	r3, .L71+8
 1635 0098 5A6C     		ldr	r2, [r3, #68]
 1636 009a 42F48012 		orr	r2, r2, #1048576
 1637 009e 5A64     		str	r2, [r3, #68]
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 1638              		.loc 1 628 5 view .LVU488
 1639 00a0 5A6C     		ldr	r2, [r3, #68]
 1640 00a2 02F48012 		and	r2, r2, #1048576
 1641 00a6 0492     		str	r2, [sp, #16]
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 1642              		.loc 1 628 5 view .LVU489
 1643 00a8 049A     		ldr	r2, [sp, #16]
 1644              	.LBE30:
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 1645              		.loc 1 628 5 view .LVU490
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1646              		.loc 1 630 5 view .LVU491
 1647              	.LBB31:
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1648              		.loc 1 630 5 view .LVU492
ARM GAS  /tmp/ccqG3BF7.s 			page 48


 1649 00aa 0594     		str	r4, [sp, #20]
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1650              		.loc 1 630 5 view .LVU493
 1651 00ac 1A6B     		ldr	r2, [r3, #48]
 1652 00ae 42F00202 		orr	r2, r2, #2
 1653 00b2 1A63     		str	r2, [r3, #48]
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1654              		.loc 1 630 5 view .LVU494
 1655 00b4 1A6B     		ldr	r2, [r3, #48]
 1656 00b6 02F00202 		and	r2, r2, #2
 1657 00ba 0592     		str	r2, [sp, #20]
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1658              		.loc 1 630 5 view .LVU495
 1659 00bc 059A     		ldr	r2, [sp, #20]
 1660              	.LBE31:
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1661              		.loc 1 630 5 view .LVU496
 631:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1662              		.loc 1 631 5 view .LVU497
 1663              	.LBB32:
 631:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1664              		.loc 1 631 5 view .LVU498
 1665 00be 0694     		str	r4, [sp, #24]
 631:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1666              		.loc 1 631 5 view .LVU499
 1667 00c0 1A6B     		ldr	r2, [r3, #48]
 1668 00c2 42F01002 		orr	r2, r2, #16
 1669 00c6 1A63     		str	r2, [r3, #48]
 631:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1670              		.loc 1 631 5 view .LVU500
 1671 00c8 1B6B     		ldr	r3, [r3, #48]
 1672 00ca 03F01003 		and	r3, r3, #16
 1673 00ce 0693     		str	r3, [sp, #24]
 631:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1674              		.loc 1 631 5 view .LVU501
 1675 00d0 069B     		ldr	r3, [sp, #24]
 1676              	.LBE32:
 631:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1677              		.loc 1 631 5 view .LVU502
 638:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1678              		.loc 1 638 5 view .LVU503
 638:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1679              		.loc 1 638 25 is_stmt 0 view .LVU504
 1680 00d2 0325     		movs	r5, #3
 1681 00d4 0795     		str	r5, [sp, #28]
 639:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1682              		.loc 1 639 5 is_stmt 1 view .LVU505
 639:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1683              		.loc 1 639 26 is_stmt 0 view .LVU506
 1684 00d6 0227     		movs	r7, #2
 1685 00d8 0897     		str	r7, [sp, #32]
 640:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1686              		.loc 1 640 5 is_stmt 1 view .LVU507
 640:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1687              		.loc 1 640 26 is_stmt 0 view .LVU508
 1688 00da 0994     		str	r4, [sp, #36]
 641:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
ARM GAS  /tmp/ccqG3BF7.s 			page 49


 1689              		.loc 1 641 5 is_stmt 1 view .LVU509
 641:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 1690              		.loc 1 641 27 is_stmt 0 view .LVU510
 1691 00dc 0A95     		str	r5, [sp, #40]
 642:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1692              		.loc 1 642 5 is_stmt 1 view .LVU511
 642:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1693              		.loc 1 642 31 is_stmt 0 view .LVU512
 1694 00de 0626     		movs	r6, #6
 1695 00e0 0B96     		str	r6, [sp, #44]
 643:Core/Src/stm32f4xx_hal_msp.c **** 
 1696              		.loc 1 643 5 is_stmt 1 view .LVU513
 1697 00e2 07A9     		add	r1, sp, #28
 1698 00e4 0B48     		ldr	r0, .L71+16
 1699              	.LVL84:
 643:Core/Src/stm32f4xx_hal_msp.c **** 
 1700              		.loc 1 643 5 is_stmt 0 view .LVU514
 1701 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 1702              	.LVL85:
 645:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1703              		.loc 1 645 5 is_stmt 1 view .LVU515
 645:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1704              		.loc 1 645 25 is_stmt 0 view .LVU516
 1705 00ea 4FF4C043 		mov	r3, #24576
 1706 00ee 0793     		str	r3, [sp, #28]
 646:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1707              		.loc 1 646 5 is_stmt 1 view .LVU517
 646:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1708              		.loc 1 646 26 is_stmt 0 view .LVU518
 1709 00f0 0897     		str	r7, [sp, #32]
 647:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1710              		.loc 1 647 5 is_stmt 1 view .LVU519
 647:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1711              		.loc 1 647 26 is_stmt 0 view .LVU520
 1712 00f2 0994     		str	r4, [sp, #36]
 648:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 1713              		.loc 1 648 5 is_stmt 1 view .LVU521
 648:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 1714              		.loc 1 648 27 is_stmt 0 view .LVU522
 1715 00f4 0A95     		str	r5, [sp, #40]
 649:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1716              		.loc 1 649 5 is_stmt 1 view .LVU523
 649:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1717              		.loc 1 649 31 is_stmt 0 view .LVU524
 1718 00f6 0B96     		str	r6, [sp, #44]
 650:Core/Src/stm32f4xx_hal_msp.c **** 
 1719              		.loc 1 650 5 is_stmt 1 view .LVU525
 1720 00f8 07A9     		add	r1, sp, #28
 1721 00fa 0748     		ldr	r0, .L71+20
 1722 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 1723              	.LVL86:
 1724              		.loc 1 657 1 is_stmt 0 view .LVU526
 1725 0100 8DE7     		b	.L65
 1726              	.L72:
 1727 0102 00BF     		.align	2
 1728              	.L71:
 1729 0104 00300140 		.word	1073819648
ARM GAS  /tmp/ccqG3BF7.s 			page 50


 1730 0108 00500140 		.word	1073827840
 1731 010c 00380240 		.word	1073887232
 1732 0110 00000240 		.word	1073872896
 1733 0114 00040240 		.word	1073873920
 1734 0118 00100240 		.word	1073876992
 1735              		.cfi_endproc
 1736              	.LFE139:
 1738              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1739              		.align	1
 1740              		.global	HAL_SPI_MspDeInit
 1741              		.syntax unified
 1742              		.thumb
 1743              		.thumb_func
 1744              		.fpu fpv4-sp-d16
 1746              	HAL_SPI_MspDeInit:
 1747              	.LVL87:
 1748              	.LFB140:
 658:Core/Src/stm32f4xx_hal_msp.c **** 
 659:Core/Src/stm32f4xx_hal_msp.c **** /**
 660:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 661:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 662:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 663:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 664:Core/Src/stm32f4xx_hal_msp.c **** */
 665:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 666:Core/Src/stm32f4xx_hal_msp.c **** {
 1749              		.loc 1 666 1 is_stmt 1 view -0
 1750              		.cfi_startproc
 1751              		@ args = 0, pretend = 0, frame = 0
 1752              		@ frame_needed = 0, uses_anonymous_args = 0
 1753              		.loc 1 666 1 is_stmt 0 view .LVU528
 1754 0000 08B5     		push	{r3, lr}
 1755              	.LCFI26:
 1756              		.cfi_def_cfa_offset 8
 1757              		.cfi_offset 3, -8
 1758              		.cfi_offset 14, -4
 667:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1759              		.loc 1 667 3 is_stmt 1 view .LVU529
 1760              		.loc 1 667 10 is_stmt 0 view .LVU530
 1761 0002 0368     		ldr	r3, [r0]
 1762              		.loc 1 667 5 view .LVU531
 1763 0004 124A     		ldr	r2, .L79
 1764 0006 9342     		cmp	r3, r2
 1765 0008 03D0     		beq	.L77
 668:Core/Src/stm32f4xx_hal_msp.c ****   {
 669:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 670:Core/Src/stm32f4xx_hal_msp.c **** 
 671:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 672:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 673:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 674:Core/Src/stm32f4xx_hal_msp.c **** 
 675:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 676:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 677:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 678:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 679:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 680:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccqG3BF7.s 			page 51


 681:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 682:Core/Src/stm32f4xx_hal_msp.c **** 
 683:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4);
 684:Core/Src/stm32f4xx_hal_msp.c **** 
 685:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 687:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 688:Core/Src/stm32f4xx_hal_msp.c ****   }
 689:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI5)
 1766              		.loc 1 689 8 is_stmt 1 view .LVU532
 1767              		.loc 1 689 10 is_stmt 0 view .LVU533
 1768 000a 124A     		ldr	r2, .L79+4
 1769 000c 9342     		cmp	r3, r2
 1770 000e 0FD0     		beq	.L78
 1771              	.LVL88:
 1772              	.L73:
 690:Core/Src/stm32f4xx_hal_msp.c ****   {
 691:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 0 */
 692:Core/Src/stm32f4xx_hal_msp.c **** 
 693:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 0 */
 694:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 695:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_DISABLE();
 696:Core/Src/stm32f4xx_hal_msp.c **** 
 697:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 698:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> SPI5_SCK
 699:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> SPI5_NSS
 700:Core/Src/stm32f4xx_hal_msp.c ****     PE13     ------> SPI5_MISO
 701:Core/Src/stm32f4xx_hal_msp.c ****     PE14     ------> SPI5_MOSI
 702:Core/Src/stm32f4xx_hal_msp.c ****     */
 703:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 704:Core/Src/stm32f4xx_hal_msp.c **** 
 705:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_13|GPIO_PIN_14);
 706:Core/Src/stm32f4xx_hal_msp.c **** 
 707:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 1 */
 708:Core/Src/stm32f4xx_hal_msp.c **** 
 709:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 1 */
 710:Core/Src/stm32f4xx_hal_msp.c ****   }
 711:Core/Src/stm32f4xx_hal_msp.c **** 
 712:Core/Src/stm32f4xx_hal_msp.c **** }
 1773              		.loc 1 712 1 view .LVU534
 1774 0010 08BD     		pop	{r3, pc}
 1775              	.LVL89:
 1776              	.L77:
 673:Core/Src/stm32f4xx_hal_msp.c **** 
 1777              		.loc 1 673 5 is_stmt 1 view .LVU535
 1778 0012 02F58432 		add	r2, r2, #67584
 1779 0016 536C     		ldr	r3, [r2, #68]
 1780 0018 23F48053 		bic	r3, r3, #4096
 1781 001c 5364     		str	r3, [r2, #68]
 681:Core/Src/stm32f4xx_hal_msp.c **** 
 1782              		.loc 1 681 5 view .LVU536
 1783 001e B021     		movs	r1, #176
 1784 0020 0D48     		ldr	r0, .L79+8
 1785              	.LVL90:
 681:Core/Src/stm32f4xx_hal_msp.c **** 
 1786              		.loc 1 681 5 is_stmt 0 view .LVU537
 1787 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccqG3BF7.s 			page 52


 1788              	.LVL91:
 683:Core/Src/stm32f4xx_hal_msp.c **** 
 1789              		.loc 1 683 5 is_stmt 1 view .LVU538
 1790 0026 1021     		movs	r1, #16
 1791 0028 0C48     		ldr	r0, .L79+12
 1792 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1793              	.LVL92:
 1794 002e EFE7     		b	.L73
 1795              	.LVL93:
 1796              	.L78:
 695:Core/Src/stm32f4xx_hal_msp.c **** 
 1797              		.loc 1 695 5 view .LVU539
 1798 0030 02F56842 		add	r2, r2, #59392
 1799 0034 536C     		ldr	r3, [r2, #68]
 1800 0036 23F48013 		bic	r3, r3, #1048576
 1801 003a 5364     		str	r3, [r2, #68]
 703:Core/Src/stm32f4xx_hal_msp.c **** 
 1802              		.loc 1 703 5 view .LVU540
 1803 003c 0321     		movs	r1, #3
 1804 003e 0748     		ldr	r0, .L79+12
 1805              	.LVL94:
 703:Core/Src/stm32f4xx_hal_msp.c **** 
 1806              		.loc 1 703 5 is_stmt 0 view .LVU541
 1807 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1808              	.LVL95:
 705:Core/Src/stm32f4xx_hal_msp.c **** 
 1809              		.loc 1 705 5 is_stmt 1 view .LVU542
 1810 0044 4FF4C041 		mov	r1, #24576
 1811 0048 0548     		ldr	r0, .L79+16
 1812 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1813              	.LVL96:
 1814              		.loc 1 712 1 is_stmt 0 view .LVU543
 1815 004e DFE7     		b	.L73
 1816              	.L80:
 1817              		.align	2
 1818              	.L79:
 1819 0050 00300140 		.word	1073819648
 1820 0054 00500140 		.word	1073827840
 1821 0058 00000240 		.word	1073872896
 1822 005c 00040240 		.word	1073873920
 1823 0060 00100240 		.word	1073876992
 1824              		.cfi_endproc
 1825              	.LFE140:
 1827              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1828              		.align	1
 1829              		.global	HAL_TIM_Base_MspInit
 1830              		.syntax unified
 1831              		.thumb
 1832              		.thumb_func
 1833              		.fpu fpv4-sp-d16
 1835              	HAL_TIM_Base_MspInit:
 1836              	.LVL97:
 1837              	.LFB141:
 713:Core/Src/stm32f4xx_hal_msp.c **** 
 714:Core/Src/stm32f4xx_hal_msp.c **** /**
 715:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 716:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccqG3BF7.s 			page 53


 717:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 718:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 719:Core/Src/stm32f4xx_hal_msp.c **** */
 720:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 721:Core/Src/stm32f4xx_hal_msp.c **** {
 1838              		.loc 1 721 1 is_stmt 1 view -0
 1839              		.cfi_startproc
 1840              		@ args = 0, pretend = 0, frame = 16
 1841              		@ frame_needed = 0, uses_anonymous_args = 0
 1842              		.loc 1 721 1 is_stmt 0 view .LVU545
 1843 0000 00B5     		push	{lr}
 1844              	.LCFI27:
 1845              		.cfi_def_cfa_offset 4
 1846              		.cfi_offset 14, -4
 1847 0002 85B0     		sub	sp, sp, #20
 1848              	.LCFI28:
 1849              		.cfi_def_cfa_offset 24
 722:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 1850              		.loc 1 722 3 is_stmt 1 view .LVU546
 1851              		.loc 1 722 15 is_stmt 0 view .LVU547
 1852 0004 0368     		ldr	r3, [r0]
 1853              		.loc 1 722 5 view .LVU548
 1854 0006 1D4A     		ldr	r2, .L89
 1855 0008 9342     		cmp	r3, r2
 1856 000a 08D0     		beq	.L86
 723:Core/Src/stm32f4xx_hal_msp.c ****   {
 724:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 725:Core/Src/stm32f4xx_hal_msp.c **** 
 726:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 727:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 728:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 729:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 730:Core/Src/stm32f4xx_hal_msp.c **** 
 731:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 732:Core/Src/stm32f4xx_hal_msp.c ****   }
 733:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM9)
 1857              		.loc 1 733 8 is_stmt 1 view .LVU549
 1858              		.loc 1 733 10 is_stmt 0 view .LVU550
 1859 000c 1C4A     		ldr	r2, .L89+4
 1860 000e 9342     		cmp	r3, r2
 1861 0010 12D0     		beq	.L87
 734:Core/Src/stm32f4xx_hal_msp.c ****   {
 735:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 736:Core/Src/stm32f4xx_hal_msp.c **** 
 737:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 0 */
 738:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 739:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 740:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 741:Core/Src/stm32f4xx_hal_msp.c **** 
 742:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 1 */
 743:Core/Src/stm32f4xx_hal_msp.c ****   }
 744:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM10)
 1862              		.loc 1 744 8 is_stmt 1 view .LVU551
 1863              		.loc 1 744 10 is_stmt 0 view .LVU552
 1864 0012 1C4A     		ldr	r2, .L89+8
 1865 0014 9342     		cmp	r3, r2
 1866 0016 1CD0     		beq	.L88
ARM GAS  /tmp/ccqG3BF7.s 			page 54


 1867              	.LVL98:
 1868              	.L81:
 745:Core/Src/stm32f4xx_hal_msp.c ****   {
 746:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 747:Core/Src/stm32f4xx_hal_msp.c **** 
 748:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 0 */
 749:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 750:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 751:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 752:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 753:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 754:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 755:Core/Src/stm32f4xx_hal_msp.c **** 
 756:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 1 */
 757:Core/Src/stm32f4xx_hal_msp.c ****   }
 758:Core/Src/stm32f4xx_hal_msp.c **** 
 759:Core/Src/stm32f4xx_hal_msp.c **** }
 1869              		.loc 1 759 1 view .LVU553
 1870 0018 05B0     		add	sp, sp, #20
 1871              	.LCFI29:
 1872              		.cfi_remember_state
 1873              		.cfi_def_cfa_offset 4
 1874              		@ sp needed
 1875 001a 5DF804FB 		ldr	pc, [sp], #4
 1876              	.LVL99:
 1877              	.L86:
 1878              	.LCFI30:
 1879              		.cfi_restore_state
 728:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1880              		.loc 1 728 5 is_stmt 1 view .LVU554
 1881              	.LBB33:
 728:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1882              		.loc 1 728 5 view .LVU555
 1883 001e 0023     		movs	r3, #0
 1884 0020 0193     		str	r3, [sp, #4]
 728:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1885              		.loc 1 728 5 view .LVU556
 1886 0022 194B     		ldr	r3, .L89+12
 1887 0024 1A6C     		ldr	r2, [r3, #64]
 1888 0026 42F00802 		orr	r2, r2, #8
 1889 002a 1A64     		str	r2, [r3, #64]
 728:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1890              		.loc 1 728 5 view .LVU557
 1891 002c 1B6C     		ldr	r3, [r3, #64]
 1892 002e 03F00803 		and	r3, r3, #8
 1893 0032 0193     		str	r3, [sp, #4]
 728:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1894              		.loc 1 728 5 view .LVU558
 1895 0034 019B     		ldr	r3, [sp, #4]
 1896              	.LBE33:
 728:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1897              		.loc 1 728 5 view .LVU559
 1898 0036 EFE7     		b	.L81
 1899              	.L87:
 739:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1900              		.loc 1 739 5 view .LVU560
 1901              	.LBB34:
ARM GAS  /tmp/ccqG3BF7.s 			page 55


 739:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1902              		.loc 1 739 5 view .LVU561
 1903 0038 0023     		movs	r3, #0
 1904 003a 0293     		str	r3, [sp, #8]
 739:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1905              		.loc 1 739 5 view .LVU562
 1906 003c 124B     		ldr	r3, .L89+12
 1907 003e 5A6C     		ldr	r2, [r3, #68]
 1908 0040 42F48032 		orr	r2, r2, #65536
 1909 0044 5A64     		str	r2, [r3, #68]
 739:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1910              		.loc 1 739 5 view .LVU563
 1911 0046 5B6C     		ldr	r3, [r3, #68]
 1912 0048 03F48033 		and	r3, r3, #65536
 1913 004c 0293     		str	r3, [sp, #8]
 739:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1914              		.loc 1 739 5 view .LVU564
 1915 004e 029B     		ldr	r3, [sp, #8]
 1916              	.LBE34:
 739:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 1917              		.loc 1 739 5 view .LVU565
 1918 0050 E2E7     		b	.L81
 1919              	.L88:
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1920              		.loc 1 750 5 view .LVU566
 1921              	.LBB35:
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1922              		.loc 1 750 5 view .LVU567
 1923 0052 0021     		movs	r1, #0
 1924 0054 0391     		str	r1, [sp, #12]
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1925              		.loc 1 750 5 view .LVU568
 1926 0056 0C4B     		ldr	r3, .L89+12
 1927 0058 5A6C     		ldr	r2, [r3, #68]
 1928 005a 42F40032 		orr	r2, r2, #131072
 1929 005e 5A64     		str	r2, [r3, #68]
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1930              		.loc 1 750 5 view .LVU569
 1931 0060 5B6C     		ldr	r3, [r3, #68]
 1932 0062 03F40033 		and	r3, r3, #131072
 1933 0066 0393     		str	r3, [sp, #12]
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1934              		.loc 1 750 5 view .LVU570
 1935 0068 039B     		ldr	r3, [sp, #12]
 1936              	.LBE35:
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1937              		.loc 1 750 5 view .LVU571
 752:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 1938              		.loc 1 752 5 view .LVU572
 1939 006a 0A46     		mov	r2, r1
 1940 006c 1920     		movs	r0, #25
 1941              	.LVL100:
 752:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 1942              		.loc 1 752 5 is_stmt 0 view .LVU573
 1943 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1944              	.LVL101:
 753:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
ARM GAS  /tmp/ccqG3BF7.s 			page 56


 1945              		.loc 1 753 5 is_stmt 1 view .LVU574
 1946 0072 1920     		movs	r0, #25
 1947 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1948              	.LVL102:
 1949              		.loc 1 759 1 is_stmt 0 view .LVU575
 1950 0078 CEE7     		b	.L81
 1951              	.L90:
 1952 007a 00BF     		.align	2
 1953              	.L89:
 1954 007c 000C0040 		.word	1073744896
 1955 0080 00400140 		.word	1073823744
 1956 0084 00440140 		.word	1073824768
 1957 0088 00380240 		.word	1073887232
 1958              		.cfi_endproc
 1959              	.LFE141:
 1961              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1962              		.align	1
 1963              		.global	HAL_TIM_Base_MspDeInit
 1964              		.syntax unified
 1965              		.thumb
 1966              		.thumb_func
 1967              		.fpu fpv4-sp-d16
 1969              	HAL_TIM_Base_MspDeInit:
 1970              	.LVL103:
 1971              	.LFB142:
 760:Core/Src/stm32f4xx_hal_msp.c **** 
 761:Core/Src/stm32f4xx_hal_msp.c **** /**
 762:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 763:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 764:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 765:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 766:Core/Src/stm32f4xx_hal_msp.c **** */
 767:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 768:Core/Src/stm32f4xx_hal_msp.c **** {
 1972              		.loc 1 768 1 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 0
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		.loc 1 768 1 is_stmt 0 view .LVU577
 1977 0000 08B5     		push	{r3, lr}
 1978              	.LCFI31:
 1979              		.cfi_def_cfa_offset 8
 1980              		.cfi_offset 3, -8
 1981              		.cfi_offset 14, -4
 769:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 1982              		.loc 1 769 3 is_stmt 1 view .LVU578
 1983              		.loc 1 769 15 is_stmt 0 view .LVU579
 1984 0002 0368     		ldr	r3, [r0]
 1985              		.loc 1 769 5 view .LVU580
 1986 0004 104A     		ldr	r2, .L99
 1987 0006 9342     		cmp	r3, r2
 1988 0008 06D0     		beq	.L96
 770:Core/Src/stm32f4xx_hal_msp.c ****   {
 771:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 772:Core/Src/stm32f4xx_hal_msp.c **** 
 773:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 774:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccqG3BF7.s 			page 57


 775:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 776:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 777:Core/Src/stm32f4xx_hal_msp.c **** 
 778:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 779:Core/Src/stm32f4xx_hal_msp.c ****   }
 780:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM9)
 1989              		.loc 1 780 8 is_stmt 1 view .LVU581
 1990              		.loc 1 780 10 is_stmt 0 view .LVU582
 1991 000a 104A     		ldr	r2, .L99+4
 1992 000c 9342     		cmp	r3, r2
 1993 000e 0AD0     		beq	.L97
 781:Core/Src/stm32f4xx_hal_msp.c ****   {
 782:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
 783:Core/Src/stm32f4xx_hal_msp.c **** 
 784:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 0 */
 785:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 786:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 787:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 788:Core/Src/stm32f4xx_hal_msp.c **** 
 789:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 1 */
 790:Core/Src/stm32f4xx_hal_msp.c ****   }
 791:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM10)
 1994              		.loc 1 791 8 is_stmt 1 view .LVU583
 1995              		.loc 1 791 10 is_stmt 0 view .LVU584
 1996 0010 0F4A     		ldr	r2, .L99+8
 1997 0012 9342     		cmp	r3, r2
 1998 0014 0ED0     		beq	.L98
 1999              	.LVL104:
 2000              	.L91:
 792:Core/Src/stm32f4xx_hal_msp.c ****   {
 793:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 794:Core/Src/stm32f4xx_hal_msp.c **** 
 795:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 796:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 797:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 798:Core/Src/stm32f4xx_hal_msp.c **** 
 799:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt DeInit */
 800:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 801:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 802:Core/Src/stm32f4xx_hal_msp.c **** 
 803:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 804:Core/Src/stm32f4xx_hal_msp.c ****   }
 805:Core/Src/stm32f4xx_hal_msp.c **** 
 806:Core/Src/stm32f4xx_hal_msp.c **** }
 2001              		.loc 1 806 1 view .LVU585
 2002 0016 08BD     		pop	{r3, pc}
 2003              	.LVL105:
 2004              	.L96:
 775:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 2005              		.loc 1 775 5 is_stmt 1 view .LVU586
 2006 0018 02F50B32 		add	r2, r2, #142336
 2007 001c 136C     		ldr	r3, [r2, #64]
 2008 001e 23F00803 		bic	r3, r3, #8
 2009 0022 1364     		str	r3, [r2, #64]
 2010 0024 F7E7     		b	.L91
 2011              	.L97:
 786:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
ARM GAS  /tmp/ccqG3BF7.s 			page 58


 2012              		.loc 1 786 5 view .LVU587
 2013 0026 02F57842 		add	r2, r2, #63488
 2014 002a 536C     		ldr	r3, [r2, #68]
 2015 002c 23F48033 		bic	r3, r3, #65536
 2016 0030 5364     		str	r3, [r2, #68]
 2017 0032 F0E7     		b	.L91
 2018              	.L98:
 797:Core/Src/stm32f4xx_hal_msp.c **** 
 2019              		.loc 1 797 5 view .LVU588
 2020 0034 02F57442 		add	r2, r2, #62464
 2021 0038 536C     		ldr	r3, [r2, #68]
 2022 003a 23F40033 		bic	r3, r3, #131072
 2023 003e 5364     		str	r3, [r2, #68]
 800:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 2024              		.loc 1 800 5 view .LVU589
 2025 0040 1920     		movs	r0, #25
 2026              	.LVL106:
 800:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 2027              		.loc 1 800 5 is_stmt 0 view .LVU590
 2028 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2029              	.LVL107:
 2030              		.loc 1 806 1 view .LVU591
 2031 0046 E6E7     		b	.L91
 2032              	.L100:
 2033              		.align	2
 2034              	.L99:
 2035 0048 000C0040 		.word	1073744896
 2036 004c 00400140 		.word	1073823744
 2037 0050 00440140 		.word	1073824768
 2038              		.cfi_endproc
 2039              	.LFE142:
 2041              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 2042              		.align	1
 2043              		.global	HAL_UART_MspInit
 2044              		.syntax unified
 2045              		.thumb
 2046              		.thumb_func
 2047              		.fpu fpv4-sp-d16
 2049              	HAL_UART_MspInit:
 2050              	.LVL108:
 2051              	.LFB143:
 807:Core/Src/stm32f4xx_hal_msp.c **** 
 808:Core/Src/stm32f4xx_hal_msp.c **** /**
 809:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 810:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 811:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 812:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 813:Core/Src/stm32f4xx_hal_msp.c **** */
 814:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 815:Core/Src/stm32f4xx_hal_msp.c **** {
 2052              		.loc 1 815 1 is_stmt 1 view -0
 2053              		.cfi_startproc
 2054              		@ args = 0, pretend = 0, frame = 32
 2055              		@ frame_needed = 0, uses_anonymous_args = 0
 2056              		.loc 1 815 1 is_stmt 0 view .LVU593
 2057 0000 00B5     		push	{lr}
 2058              	.LCFI32:
ARM GAS  /tmp/ccqG3BF7.s 			page 59


 2059              		.cfi_def_cfa_offset 4
 2060              		.cfi_offset 14, -4
 2061 0002 89B0     		sub	sp, sp, #36
 2062              	.LCFI33:
 2063              		.cfi_def_cfa_offset 40
 816:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2064              		.loc 1 816 3 is_stmt 1 view .LVU594
 2065              		.loc 1 816 20 is_stmt 0 view .LVU595
 2066 0004 0023     		movs	r3, #0
 2067 0006 0393     		str	r3, [sp, #12]
 2068 0008 0493     		str	r3, [sp, #16]
 2069 000a 0593     		str	r3, [sp, #20]
 2070 000c 0693     		str	r3, [sp, #24]
 2071 000e 0793     		str	r3, [sp, #28]
 817:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 2072              		.loc 1 817 3 is_stmt 1 view .LVU596
 2073              		.loc 1 817 11 is_stmt 0 view .LVU597
 2074 0010 0268     		ldr	r2, [r0]
 2075              		.loc 1 817 5 view .LVU598
 2076 0012 03F18043 		add	r3, r3, #1073741824
 2077 0016 03F58833 		add	r3, r3, #69632
 2078 001a 9A42     		cmp	r2, r3
 2079 001c 02D0     		beq	.L104
 2080              	.LVL109:
 2081              	.L101:
 818:Core/Src/stm32f4xx_hal_msp.c ****   {
 819:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 820:Core/Src/stm32f4xx_hal_msp.c **** 
 821:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 822:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 823:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 824:Core/Src/stm32f4xx_hal_msp.c **** 
 825:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 826:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 827:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 828:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 829:Core/Src/stm32f4xx_hal_msp.c ****     */
 830:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 831:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 832:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 833:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 834:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 835:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 836:Core/Src/stm32f4xx_hal_msp.c **** 
 837:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 838:Core/Src/stm32f4xx_hal_msp.c **** 
 839:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 840:Core/Src/stm32f4xx_hal_msp.c ****   }
 841:Core/Src/stm32f4xx_hal_msp.c **** 
 842:Core/Src/stm32f4xx_hal_msp.c **** }
 2082              		.loc 1 842 1 view .LVU599
 2083 001e 09B0     		add	sp, sp, #36
 2084              	.LCFI34:
 2085              		.cfi_remember_state
 2086              		.cfi_def_cfa_offset 4
 2087              		@ sp needed
 2088 0020 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccqG3BF7.s 			page 60


 2089              	.LVL110:
 2090              	.L104:
 2091              	.LCFI35:
 2092              		.cfi_restore_state
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 2093              		.loc 1 823 5 is_stmt 1 view .LVU600
 2094              	.LBB36:
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 2095              		.loc 1 823 5 view .LVU601
 2096 0024 0022     		movs	r2, #0
 2097 0026 0192     		str	r2, [sp, #4]
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 2098              		.loc 1 823 5 view .LVU602
 2099 0028 03F59433 		add	r3, r3, #75776
 2100 002c 596C     		ldr	r1, [r3, #68]
 2101 002e 41F01001 		orr	r1, r1, #16
 2102 0032 5964     		str	r1, [r3, #68]
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 2103              		.loc 1 823 5 view .LVU603
 2104 0034 596C     		ldr	r1, [r3, #68]
 2105 0036 01F01001 		and	r1, r1, #16
 2106 003a 0191     		str	r1, [sp, #4]
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 2107              		.loc 1 823 5 view .LVU604
 2108 003c 0199     		ldr	r1, [sp, #4]
 2109              	.LBE36:
 823:Core/Src/stm32f4xx_hal_msp.c **** 
 2110              		.loc 1 823 5 view .LVU605
 825:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2111              		.loc 1 825 5 view .LVU606
 2112              	.LBB37:
 825:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2113              		.loc 1 825 5 view .LVU607
 2114 003e 0292     		str	r2, [sp, #8]
 825:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2115              		.loc 1 825 5 view .LVU608
 2116 0040 196B     		ldr	r1, [r3, #48]
 2117 0042 41F00101 		orr	r1, r1, #1
 2118 0046 1963     		str	r1, [r3, #48]
 825:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2119              		.loc 1 825 5 view .LVU609
 2120 0048 1B6B     		ldr	r3, [r3, #48]
 2121 004a 03F00103 		and	r3, r3, #1
 2122 004e 0293     		str	r3, [sp, #8]
 825:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2123              		.loc 1 825 5 view .LVU610
 2124 0050 029B     		ldr	r3, [sp, #8]
 2125              	.LBE37:
 825:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2126              		.loc 1 825 5 view .LVU611
 830:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2127              		.loc 1 830 5 view .LVU612
 830:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2128              		.loc 1 830 25 is_stmt 0 view .LVU613
 2129 0052 4FF4C063 		mov	r3, #1536
 2130 0056 0393     		str	r3, [sp, #12]
 831:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccqG3BF7.s 			page 61


 2131              		.loc 1 831 5 is_stmt 1 view .LVU614
 831:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2132              		.loc 1 831 26 is_stmt 0 view .LVU615
 2133 0058 0223     		movs	r3, #2
 2134 005a 0493     		str	r3, [sp, #16]
 832:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2135              		.loc 1 832 5 is_stmt 1 view .LVU616
 832:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2136              		.loc 1 832 26 is_stmt 0 view .LVU617
 2137 005c 0592     		str	r2, [sp, #20]
 833:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2138              		.loc 1 833 5 is_stmt 1 view .LVU618
 833:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2139              		.loc 1 833 27 is_stmt 0 view .LVU619
 2140 005e 0323     		movs	r3, #3
 2141 0060 0693     		str	r3, [sp, #24]
 834:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2142              		.loc 1 834 5 is_stmt 1 view .LVU620
 834:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2143              		.loc 1 834 31 is_stmt 0 view .LVU621
 2144 0062 0723     		movs	r3, #7
 2145 0064 0793     		str	r3, [sp, #28]
 835:Core/Src/stm32f4xx_hal_msp.c **** 
 2146              		.loc 1 835 5 is_stmt 1 view .LVU622
 2147 0066 03A9     		add	r1, sp, #12
 2148 0068 0148     		ldr	r0, .L105
 2149              	.LVL111:
 835:Core/Src/stm32f4xx_hal_msp.c **** 
 2150              		.loc 1 835 5 is_stmt 0 view .LVU623
 2151 006a FFF7FEFF 		bl	HAL_GPIO_Init
 2152              	.LVL112:
 2153              		.loc 1 842 1 view .LVU624
 2154 006e D6E7     		b	.L101
 2155              	.L106:
 2156              		.align	2
 2157              	.L105:
 2158 0070 00000240 		.word	1073872896
 2159              		.cfi_endproc
 2160              	.LFE143:
 2162              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 2163              		.align	1
 2164              		.global	HAL_UART_MspDeInit
 2165              		.syntax unified
 2166              		.thumb
 2167              		.thumb_func
 2168              		.fpu fpv4-sp-d16
 2170              	HAL_UART_MspDeInit:
 2171              	.LVL113:
 2172              	.LFB144:
 843:Core/Src/stm32f4xx_hal_msp.c **** 
 844:Core/Src/stm32f4xx_hal_msp.c **** /**
 845:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 846:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 847:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 848:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 849:Core/Src/stm32f4xx_hal_msp.c **** */
 850:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
ARM GAS  /tmp/ccqG3BF7.s 			page 62


 851:Core/Src/stm32f4xx_hal_msp.c **** {
 2173              		.loc 1 851 1 is_stmt 1 view -0
 2174              		.cfi_startproc
 2175              		@ args = 0, pretend = 0, frame = 0
 2176              		@ frame_needed = 0, uses_anonymous_args = 0
 2177              		.loc 1 851 1 is_stmt 0 view .LVU626
 2178 0000 10B5     		push	{r4, lr}
 2179              	.LCFI36:
 2180              		.cfi_def_cfa_offset 8
 2181              		.cfi_offset 4, -8
 2182              		.cfi_offset 14, -4
 852:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 2183              		.loc 1 852 3 is_stmt 1 view .LVU627
 2184              		.loc 1 852 11 is_stmt 0 view .LVU628
 2185 0002 0368     		ldr	r3, [r0]
 2186              		.loc 1 852 5 view .LVU629
 2187 0004 194A     		ldr	r2, .L115
 2188 0006 9342     		cmp	r3, r2
 2189 0008 07D0     		beq	.L112
 2190 000a 0446     		mov	r4, r0
 853:Core/Src/stm32f4xx_hal_msp.c ****   {
 854:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 855:Core/Src/stm32f4xx_hal_msp.c **** 
 856:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 857:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 858:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 859:Core/Src/stm32f4xx_hal_msp.c **** 
 860:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 861:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 862:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 863:Core/Src/stm32f4xx_hal_msp.c ****     */
 864:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 865:Core/Src/stm32f4xx_hal_msp.c **** 
 866:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 867:Core/Src/stm32f4xx_hal_msp.c **** 
 868:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 869:Core/Src/stm32f4xx_hal_msp.c ****   }
 870:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 2191              		.loc 1 870 8 is_stmt 1 view .LVU630
 2192              		.loc 1 870 10 is_stmt 0 view .LVU631
 2193 000c 184A     		ldr	r2, .L115+4
 2194 000e 9342     		cmp	r3, r2
 2195 0010 0FD0     		beq	.L113
 871:Core/Src/stm32f4xx_hal_msp.c ****   {
 872:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 873:Core/Src/stm32f4xx_hal_msp.c **** 
 874:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 875:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 876:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 877:Core/Src/stm32f4xx_hal_msp.c **** 
 878:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 879:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 880:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 881:Core/Src/stm32f4xx_hal_msp.c ****     */
 882:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 883:Core/Src/stm32f4xx_hal_msp.c **** 
 884:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
ARM GAS  /tmp/ccqG3BF7.s 			page 63


 885:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 886:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 887:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 888:Core/Src/stm32f4xx_hal_msp.c **** 
 889:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 890:Core/Src/stm32f4xx_hal_msp.c ****   }
 891:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 2196              		.loc 1 891 8 is_stmt 1 view .LVU632
 2197              		.loc 1 891 10 is_stmt 0 view .LVU633
 2198 0012 184A     		ldr	r2, .L115+8
 2199 0014 9342     		cmp	r3, r2
 2200 0016 1DD0     		beq	.L114
 2201              	.LVL114:
 2202              	.L107:
 892:Core/Src/stm32f4xx_hal_msp.c ****   {
 893:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 894:Core/Src/stm32f4xx_hal_msp.c **** 
 895:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 896:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 897:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 898:Core/Src/stm32f4xx_hal_msp.c **** 
 899:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 900:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 901:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 902:Core/Src/stm32f4xx_hal_msp.c ****     */
 903:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 904:Core/Src/stm32f4xx_hal_msp.c **** 
 905:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 906:Core/Src/stm32f4xx_hal_msp.c **** 
 907:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 908:Core/Src/stm32f4xx_hal_msp.c ****   }
 909:Core/Src/stm32f4xx_hal_msp.c **** 
 910:Core/Src/stm32f4xx_hal_msp.c **** }
 2203              		.loc 1 910 1 view .LVU634
 2204 0018 10BD     		pop	{r4, pc}
 2205              	.LVL115:
 2206              	.L112:
 858:Core/Src/stm32f4xx_hal_msp.c **** 
 2207              		.loc 1 858 5 is_stmt 1 view .LVU635
 2208 001a 02F59432 		add	r2, r2, #75776
 2209 001e 536C     		ldr	r3, [r2, #68]
 2210 0020 23F01003 		bic	r3, r3, #16
 2211 0024 5364     		str	r3, [r2, #68]
 864:Core/Src/stm32f4xx_hal_msp.c **** 
 2212              		.loc 1 864 5 view .LVU636
 2213 0026 4FF4C061 		mov	r1, #1536
 2214 002a 1348     		ldr	r0, .L115+12
 2215              	.LVL116:
 864:Core/Src/stm32f4xx_hal_msp.c **** 
 2216              		.loc 1 864 5 is_stmt 0 view .LVU637
 2217 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2218              	.LVL117:
 2219 0030 F2E7     		b	.L107
 2220              	.LVL118:
 2221              	.L113:
 876:Core/Src/stm32f4xx_hal_msp.c **** 
 2222              		.loc 1 876 5 is_stmt 1 view .LVU638
ARM GAS  /tmp/ccqG3BF7.s 			page 64


 2223 0032 02F5FA32 		add	r2, r2, #128000
 2224 0036 136C     		ldr	r3, [r2, #64]
 2225 0038 23F40033 		bic	r3, r3, #131072
 2226 003c 1364     		str	r3, [r2, #64]
 882:Core/Src/stm32f4xx_hal_msp.c **** 
 2227              		.loc 1 882 5 view .LVU639
 2228 003e 0C21     		movs	r1, #12
 2229 0040 0D48     		ldr	r0, .L115+12
 2230              	.LVL119:
 882:Core/Src/stm32f4xx_hal_msp.c **** 
 2231              		.loc 1 882 5 is_stmt 0 view .LVU640
 2232 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2233              	.LVL120:
 885:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 2234              		.loc 1 885 5 is_stmt 1 view .LVU641
 2235 0046 606B     		ldr	r0, [r4, #52]
 2236 0048 FFF7FEFF 		bl	HAL_DMA_DeInit
 2237              	.LVL121:
 886:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 2238              		.loc 1 886 5 view .LVU642
 2239 004c 206B     		ldr	r0, [r4, #48]
 2240 004e FFF7FEFF 		bl	HAL_DMA_DeInit
 2241              	.LVL122:
 2242 0052 E1E7     		b	.L107
 2243              	.LVL123:
 2244              	.L114:
 897:Core/Src/stm32f4xx_hal_msp.c **** 
 2245              		.loc 1 897 5 view .LVU643
 2246 0054 02F59232 		add	r2, r2, #74752
 2247 0058 536C     		ldr	r3, [r2, #68]
 2248 005a 23F02003 		bic	r3, r3, #32
 2249 005e 5364     		str	r3, [r2, #68]
 903:Core/Src/stm32f4xx_hal_msp.c **** 
 2250              		.loc 1 903 5 view .LVU644
 2251 0060 C021     		movs	r1, #192
 2252 0062 0648     		ldr	r0, .L115+16
 2253              	.LVL124:
 903:Core/Src/stm32f4xx_hal_msp.c **** 
 2254              		.loc 1 903 5 is_stmt 0 view .LVU645
 2255 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2256              	.LVL125:
 2257              		.loc 1 910 1 view .LVU646
 2258 0068 D6E7     		b	.L107
 2259              	.L116:
 2260 006a 00BF     		.align	2
 2261              	.L115:
 2262 006c 00100140 		.word	1073811456
 2263 0070 00440040 		.word	1073759232
 2264 0074 00140140 		.word	1073812480
 2265 0078 00000240 		.word	1073872896
 2266 007c 00080240 		.word	1073874944
 2267              		.cfi_endproc
 2268              	.LFE144:
 2270              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 2271              		.align	1
 2272              		.global	HAL_PCD_MspInit
 2273              		.syntax unified
ARM GAS  /tmp/ccqG3BF7.s 			page 65


 2274              		.thumb
 2275              		.thumb_func
 2276              		.fpu fpv4-sp-d16
 2278              	HAL_PCD_MspInit:
 2279              	.LVL126:
 2280              	.LFB145:
 911:Core/Src/stm32f4xx_hal_msp.c **** 
 912:Core/Src/stm32f4xx_hal_msp.c **** /**
 913:Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP Initialization
 914:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 915:Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 916:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 917:Core/Src/stm32f4xx_hal_msp.c **** */
 918:Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 919:Core/Src/stm32f4xx_hal_msp.c **** {
 2281              		.loc 1 919 1 is_stmt 1 view -0
 2282              		.cfi_startproc
 2283              		@ args = 0, pretend = 0, frame = 32
 2284              		@ frame_needed = 0, uses_anonymous_args = 0
 2285              		.loc 1 919 1 is_stmt 0 view .LVU648
 2286 0000 30B5     		push	{r4, r5, lr}
 2287              	.LCFI37:
 2288              		.cfi_def_cfa_offset 12
 2289              		.cfi_offset 4, -12
 2290              		.cfi_offset 5, -8
 2291              		.cfi_offset 14, -4
 2292 0002 89B0     		sub	sp, sp, #36
 2293              	.LCFI38:
 2294              		.cfi_def_cfa_offset 48
 920:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2295              		.loc 1 920 3 is_stmt 1 view .LVU649
 2296              		.loc 1 920 20 is_stmt 0 view .LVU650
 2297 0004 0023     		movs	r3, #0
 2298 0006 0393     		str	r3, [sp, #12]
 2299 0008 0493     		str	r3, [sp, #16]
 2300 000a 0593     		str	r3, [sp, #20]
 2301 000c 0693     		str	r3, [sp, #24]
 2302 000e 0793     		str	r3, [sp, #28]
 921:Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 2303              		.loc 1 921 3 is_stmt 1 view .LVU651
 2304              		.loc 1 921 10 is_stmt 0 view .LVU652
 2305 0010 0368     		ldr	r3, [r0]
 2306              		.loc 1 921 5 view .LVU653
 2307 0012 B3F1A04F 		cmp	r3, #1342177280
 2308 0016 01D0     		beq	.L120
 2309              	.LVL127:
 2310              	.L117:
 922:Core/Src/stm32f4xx_hal_msp.c ****   {
 923:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 924:Core/Src/stm32f4xx_hal_msp.c **** 
 925:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 926:Core/Src/stm32f4xx_hal_msp.c **** 
 927:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 928:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 929:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 930:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 931:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccqG3BF7.s 			page 66


 932:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 933:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 934:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 935:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 936:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 937:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 938:Core/Src/stm32f4xx_hal_msp.c **** 
 939:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 940:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 941:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 942:Core/Src/stm32f4xx_hal_msp.c **** 
 943:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 944:Core/Src/stm32f4xx_hal_msp.c ****   }
 945:Core/Src/stm32f4xx_hal_msp.c **** 
 946:Core/Src/stm32f4xx_hal_msp.c **** }
 2311              		.loc 1 946 1 view .LVU654
 2312 0018 09B0     		add	sp, sp, #36
 2313              	.LCFI39:
 2314              		.cfi_remember_state
 2315              		.cfi_def_cfa_offset 12
 2316              		@ sp needed
 2317 001a 30BD     		pop	{r4, r5, pc}
 2318              	.LVL128:
 2319              	.L120:
 2320              	.LCFI40:
 2321              		.cfi_restore_state
 927:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 2322              		.loc 1 927 5 is_stmt 1 view .LVU655
 2323              	.LBB38:
 927:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 2324              		.loc 1 927 5 view .LVU656
 2325 001c 0025     		movs	r5, #0
 2326 001e 0195     		str	r5, [sp, #4]
 927:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 2327              		.loc 1 927 5 view .LVU657
 2328 0020 134C     		ldr	r4, .L121
 2329 0022 236B     		ldr	r3, [r4, #48]
 2330 0024 43F00103 		orr	r3, r3, #1
 2331 0028 2363     		str	r3, [r4, #48]
 927:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 2332              		.loc 1 927 5 view .LVU658
 2333 002a 236B     		ldr	r3, [r4, #48]
 2334 002c 03F00103 		and	r3, r3, #1
 2335 0030 0193     		str	r3, [sp, #4]
 927:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 2336              		.loc 1 927 5 view .LVU659
 2337 0032 019B     		ldr	r3, [sp, #4]
 2338              	.LBE38:
 927:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 2339              		.loc 1 927 5 view .LVU660
 932:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2340              		.loc 1 932 5 view .LVU661
 932:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2341              		.loc 1 932 25 is_stmt 0 view .LVU662
 2342 0034 4FF4C053 		mov	r3, #6144
 2343 0038 0393     		str	r3, [sp, #12]
 933:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccqG3BF7.s 			page 67


 2344              		.loc 1 933 5 is_stmt 1 view .LVU663
 933:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2345              		.loc 1 933 26 is_stmt 0 view .LVU664
 2346 003a 0223     		movs	r3, #2
 2347 003c 0493     		str	r3, [sp, #16]
 934:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2348              		.loc 1 934 5 is_stmt 1 view .LVU665
 934:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2349              		.loc 1 934 26 is_stmt 0 view .LVU666
 2350 003e 0595     		str	r5, [sp, #20]
 935:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 2351              		.loc 1 935 5 is_stmt 1 view .LVU667
 935:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 2352              		.loc 1 935 27 is_stmt 0 view .LVU668
 2353 0040 0323     		movs	r3, #3
 2354 0042 0693     		str	r3, [sp, #24]
 936:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2355              		.loc 1 936 5 is_stmt 1 view .LVU669
 936:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2356              		.loc 1 936 31 is_stmt 0 view .LVU670
 2357 0044 0A23     		movs	r3, #10
 2358 0046 0793     		str	r3, [sp, #28]
 937:Core/Src/stm32f4xx_hal_msp.c **** 
 2359              		.loc 1 937 5 is_stmt 1 view .LVU671
 2360 0048 03A9     		add	r1, sp, #12
 2361 004a 0A48     		ldr	r0, .L121+4
 2362              	.LVL129:
 937:Core/Src/stm32f4xx_hal_msp.c **** 
 2363              		.loc 1 937 5 is_stmt 0 view .LVU672
 2364 004c FFF7FEFF 		bl	HAL_GPIO_Init
 2365              	.LVL130:
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2366              		.loc 1 940 5 is_stmt 1 view .LVU673
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2367              		.loc 1 940 5 view .LVU674
 2368 0050 636B     		ldr	r3, [r4, #52]
 2369 0052 43F08003 		orr	r3, r3, #128
 2370 0056 6363     		str	r3, [r4, #52]
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2371              		.loc 1 940 5 view .LVU675
 2372              	.LBB39:
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2373              		.loc 1 940 5 view .LVU676
 2374 0058 0295     		str	r5, [sp, #8]
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2375              		.loc 1 940 5 view .LVU677
 2376 005a 636C     		ldr	r3, [r4, #68]
 2377 005c 43F48043 		orr	r3, r3, #16384
 2378 0060 6364     		str	r3, [r4, #68]
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2379              		.loc 1 940 5 view .LVU678
 2380 0062 636C     		ldr	r3, [r4, #68]
 2381 0064 03F48043 		and	r3, r3, #16384
 2382 0068 0293     		str	r3, [sp, #8]
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2383              		.loc 1 940 5 view .LVU679
 2384 006a 029B     		ldr	r3, [sp, #8]
ARM GAS  /tmp/ccqG3BF7.s 			page 68


 2385              	.LBE39:
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2386              		.loc 1 940 5 view .LVU680
 940:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 2387              		.loc 1 940 5 view .LVU681
 2388              		.loc 1 946 1 is_stmt 0 view .LVU682
 2389 006c D4E7     		b	.L117
 2390              	.L122:
 2391 006e 00BF     		.align	2
 2392              	.L121:
 2393 0070 00380240 		.word	1073887232
 2394 0074 00000240 		.word	1073872896
 2395              		.cfi_endproc
 2396              	.LFE145:
 2398              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 2399              		.align	1
 2400              		.global	HAL_PCD_MspDeInit
 2401              		.syntax unified
 2402              		.thumb
 2403              		.thumb_func
 2404              		.fpu fpv4-sp-d16
 2406              	HAL_PCD_MspDeInit:
 2407              	.LVL131:
 2408              	.LFB146:
 947:Core/Src/stm32f4xx_hal_msp.c **** 
 948:Core/Src/stm32f4xx_hal_msp.c **** /**
 949:Core/Src/stm32f4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 950:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 951:Core/Src/stm32f4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 952:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 953:Core/Src/stm32f4xx_hal_msp.c **** */
 954:Core/Src/stm32f4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 955:Core/Src/stm32f4xx_hal_msp.c **** {
 2409              		.loc 1 955 1 is_stmt 1 view -0
 2410              		.cfi_startproc
 2411              		@ args = 0, pretend = 0, frame = 0
 2412              		@ frame_needed = 0, uses_anonymous_args = 0
 2413              		.loc 1 955 1 is_stmt 0 view .LVU684
 2414 0000 08B5     		push	{r3, lr}
 2415              	.LCFI41:
 2416              		.cfi_def_cfa_offset 8
 2417              		.cfi_offset 3, -8
 2418              		.cfi_offset 14, -4
 956:Core/Src/stm32f4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 2419              		.loc 1 956 3 is_stmt 1 view .LVU685
 2420              		.loc 1 956 10 is_stmt 0 view .LVU686
 2421 0002 0368     		ldr	r3, [r0]
 2422              		.loc 1 956 5 view .LVU687
 2423 0004 B3F1A04F 		cmp	r3, #1342177280
 2424 0008 00D0     		beq	.L126
 2425              	.LVL132:
 2426              	.L123:
 957:Core/Src/stm32f4xx_hal_msp.c ****   {
 958:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 959:Core/Src/stm32f4xx_hal_msp.c **** 
 960:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 961:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccqG3BF7.s 			page 69


 962:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 963:Core/Src/stm32f4xx_hal_msp.c **** 
 964:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 965:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 966:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 967:Core/Src/stm32f4xx_hal_msp.c ****     */
 968:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 969:Core/Src/stm32f4xx_hal_msp.c **** 
 970:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 971:Core/Src/stm32f4xx_hal_msp.c **** 
 972:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 973:Core/Src/stm32f4xx_hal_msp.c ****   }
 974:Core/Src/stm32f4xx_hal_msp.c **** 
 975:Core/Src/stm32f4xx_hal_msp.c **** }
 2427              		.loc 1 975 1 view .LVU688
 2428 000a 08BD     		pop	{r3, pc}
 2429              	.LVL133:
 2430              	.L126:
 962:Core/Src/stm32f4xx_hal_msp.c **** 
 2431              		.loc 1 962 5 is_stmt 1 view .LVU689
 2432 000c 054A     		ldr	r2, .L127
 2433 000e 536B     		ldr	r3, [r2, #52]
 2434 0010 23F08003 		bic	r3, r3, #128
 2435 0014 5363     		str	r3, [r2, #52]
 968:Core/Src/stm32f4xx_hal_msp.c **** 
 2436              		.loc 1 968 5 view .LVU690
 2437 0016 4FF4C051 		mov	r1, #6144
 2438 001a 0348     		ldr	r0, .L127+4
 2439              	.LVL134:
 968:Core/Src/stm32f4xx_hal_msp.c **** 
 2440              		.loc 1 968 5 is_stmt 0 view .LVU691
 2441 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2442              	.LVL135:
 2443              		.loc 1 975 1 view .LVU692
 2444 0020 F3E7     		b	.L123
 2445              	.L128:
 2446 0022 00BF     		.align	2
 2447              	.L127:
 2448 0024 00380240 		.word	1073887232
 2449 0028 00000240 		.word	1073872896
 2450              		.cfi_endproc
 2451              	.LFE146:
 2453              		.text
 2454              	.Letext0:
 2455              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2456              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2457              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2458              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2459              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2460              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2461              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2462              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2463              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2464              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2465              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2466              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2467              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
ARM GAS  /tmp/ccqG3BF7.s 			page 70


 2468              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2469              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2470              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2471              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2472              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2473              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2474              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccqG3BF7.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccqG3BF7.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccqG3BF7.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccqG3BF7.s:85     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:92     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccqG3BF7.s:226    .text.HAL_ADC_MspInit:0000000000000088 $d
     /tmp/ccqG3BF7.s:232    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:239    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccqG3BF7.s:287    .text.HAL_ADC_MspDeInit:0000000000000028 $d
     /tmp/ccqG3BF7.s:295    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:302    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccqG3BF7.s:523    .text.HAL_I2C_MspInit:00000000000000f0 $d
     /tmp/ccqG3BF7.s:532    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:539    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccqG3BF7.s:613    .text.HAL_I2C_MspDeInit:0000000000000054 $d
     /tmp/ccqG3BF7.s:621    .text.HAL_I2S_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:628    .text.HAL_I2S_MspInit:0000000000000000 HAL_I2S_MspInit
     /tmp/ccqG3BF7.s:1059   .text.HAL_I2S_MspInit:00000000000001d0 $d
     /tmp/ccqG3BF7.s:1072   .text.HAL_I2S_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:1079   .text.HAL_I2S_MspDeInit:0000000000000000 HAL_I2S_MspDeInit
     /tmp/ccqG3BF7.s:1187   .text.HAL_I2S_MspDeInit:000000000000008c $d
     /tmp/ccqG3BF7.s:1199   .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:1206   .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/ccqG3BF7.s:1392   .text.HAL_SD_MspInit:00000000000000b8 $d
     /tmp/ccqG3BF7.s:1400   .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:1407   .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/ccqG3BF7.s:1460   .text.HAL_SD_MspDeInit:0000000000000034 $d
     /tmp/ccqG3BF7.s:1469   .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:1476   .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccqG3BF7.s:1729   .text.HAL_SPI_MspInit:0000000000000104 $d
     /tmp/ccqG3BF7.s:1739   .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:1746   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccqG3BF7.s:1819   .text.HAL_SPI_MspDeInit:0000000000000050 $d
     /tmp/ccqG3BF7.s:1828   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:1835   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccqG3BF7.s:1954   .text.HAL_TIM_Base_MspInit:000000000000007c $d
     /tmp/ccqG3BF7.s:1962   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:1969   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccqG3BF7.s:2035   .text.HAL_TIM_Base_MspDeInit:0000000000000048 $d
     /tmp/ccqG3BF7.s:2042   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:2049   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccqG3BF7.s:2158   .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccqG3BF7.s:2163   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:2170   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccqG3BF7.s:2262   .text.HAL_UART_MspDeInit:000000000000006c $d
     /tmp/ccqG3BF7.s:2271   .text.HAL_PCD_MspInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:2278   .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
     /tmp/ccqG3BF7.s:2393   .text.HAL_PCD_MspInit:0000000000000070 $d
     /tmp/ccqG3BF7.s:2399   .text.HAL_PCD_MspDeInit:0000000000000000 $t
     /tmp/ccqG3BF7.s:2406   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
     /tmp/ccqG3BF7.s:2448   .text.HAL_PCD_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
ARM GAS  /tmp/ccqG3BF7.s 			page 72


HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_DMA_DeInit
