# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clk1(R)->clk1(R)	9.086    */6.425         */0.044         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_0_/D    1
clk1(R)->clk1(R)	9.084    */6.535         */0.046         DATAPATH_I_First_st_PC_reg_29_/D    1
clk1(R)->clk1(R)	9.090    */6.561         */0.040         DATAPATH_I_Second_st_BR_target_reg_29_/D    1
clk1(R)->clk1(R)	9.092    6.571/*         0.038/*         DATAPATH_I_First_st_PC_reg_28_/D    1
clk1(R)->clk1(R)	9.092    6.602/*         0.038/*         DATAPATH_I_First_st_PC_reg_30_/D    1
clk1(R)->clk1(R)	9.092    6.602/*         0.038/*         DATAPATH_I_First_st_PC_reg_31_/D    1
clk1(R)->clk1(R)	9.084    */6.615         */0.046         DATAPATH_I_First_st_PC_reg_25_/D    1
clk1(R)->clk1(R)	9.099    6.615/*         0.031/*         DATAPATH_I_Second_st_BR_target_reg_28_/D    1
clk1(R)->clk1(R)	9.090    6.638/*         0.040/*         DATAPATH_I_Second_st_BR_target_reg_31_/D    1
clk1(R)->clk1(R)	9.091    6.639/*         0.039/*         DATAPATH_I_Second_st_BR_target_reg_30_/D    1
clk1(R)->clk1(R)	9.088    */6.653         */0.042         DATAPATH_I_Second_st_BR_target_reg_25_/D    1
clk1(R)->clk1(R)	9.092    6.657/*         0.038/*         DATAPATH_I_First_st_PC_reg_24_/D    1
clk1(R)->clk1(R)	9.090    6.683/*         0.040/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_31_/D    1
clk1(R)->clk1(R)	9.091    6.683/*         0.039/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_29_/D    1
clk1(R)->clk1(R)	9.091    6.686/*         0.039/*         DATAPATH_I_First_st_PC_reg_26_/D    1
clk1(R)->clk1(R)	9.092    6.688/*         0.038/*         DATAPATH_I_First_st_PC_reg_27_/D    1
clk1(R)->clk1(R)	9.085    */6.698         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_30_/D    1
clk1(R)->clk1(R)	9.083    */6.701         */0.047         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_28_/D    1
clk1(R)->clk1(R)	9.099    6.701/*         0.031/*         DATAPATH_I_Second_st_BR_target_reg_24_/D    1
clk1(R)->clk1(R)	9.084    */6.704         */0.046         DATAPATH_I_First_st_PC_reg_21_/D    1
clk1(R)->clk1(R)	9.090    6.724/*         0.040/*         DATAPATH_I_Second_st_BR_target_reg_27_/D    1
clk1(R)->clk1(R)	9.091    6.724/*         0.039/*         DATAPATH_I_Second_st_BR_target_reg_26_/D    1
clk1(R)->clk1(R)	9.088    */6.742         */0.042         DATAPATH_I_Second_st_BR_target_reg_21_/D    1
clk1(R)->clk1(R)	9.092    6.746/*         0.038/*         DATAPATH_I_First_st_PC_reg_20_/D    1
clk1(R)->clk1(R)	9.093    6.748/*         0.037/*         DATAPATH_I_First_st_PC_reg_22_/D    1
clk1(R)->clk1(R)	9.092    6.777/*         0.038/*         DATAPATH_I_First_st_PC_reg_23_/D    1
clk1(R)->clk1(R)	9.099    6.790/*         0.031/*         DATAPATH_I_Second_st_BR_target_reg_20_/D    1
clk1(R)->clk1(R)	9.090    6.812/*         0.040/*         DATAPATH_I_Second_st_BR_target_reg_22_/D    1
clk1(R)->clk1(R)	9.091    6.813/*         0.039/*         DATAPATH_I_Second_st_BR_target_reg_23_/D    1
clk1(R)->clk1(R)	9.085    */6.851         */0.045         DATAPATH_I_First_st_PC_reg_19_/D    1
clk1(R)->clk1(R)	9.091    6.862/*         0.039/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_25_/D    1
clk1(R)->clk1(R)	9.085    */6.867         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_26_/D    1
clk1(R)->clk1(R)	9.085    */6.867         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_27_/D    1
clk1(R)->clk1(R)	9.082    */6.873         */0.048         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_24_/D    1
clk1(R)->clk1(R)	9.090    */6.882         */0.040         DATAPATH_I_Second_st_BR_target_reg_19_/D    1
clk1(R)->clk1(R)	9.092    6.914/*         0.038/*         DATAPATH_I_First_st_PC_reg_17_/D    1
clk1(R)->clk1(R)	9.092    6.950/*         0.038/*         DATAPATH_I_First_st_PC_reg_18_/D    1
clk1(R)->clk1(R)	9.092    6.950/*         0.038/*         DATAPATH_I_First_st_PC_reg_16_/D    1
clk1(R)->clk1(R)	9.094    6.952/*         0.036/*         DATAPATH_I_Second_st_BR_target_reg_17_/D    1
clk1(R)->clk1(R)	9.090    6.985/*         0.040/*         DATAPATH_I_Second_st_BR_target_reg_18_/D    1
clk1(R)->clk1(R)	9.094    6.988/*         0.036/*         DATAPATH_I_Second_st_BR_target_reg_16_/D    1
clk1(R)->clk1(R)	9.082    */7.018         */0.048         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_21_/D    1
clk1(R)->clk1(R)	9.092    7.041/*         0.038/*         DATAPATH_I_First_st_PC_reg_15_/D    1
clk1(R)->clk1(R)	9.085    */7.068         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_22_/D    1
clk1(R)->clk1(R)	9.090    */7.069         */0.040         DATAPATH_I_Second_st_BR_target_reg_15_/D    1
clk1(R)->clk1(R)	9.085    */7.070         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_23_/D    1
clk1(R)->clk1(R)	9.088    */7.079         */0.042         DATAPATH_I_First_st_PC_reg_14_/D    1
clk1(R)->clk1(R)	9.088    */7.082         */0.042         DATAPATH_I_First_st_PC_reg_12_/D    1
clk1(R)->clk1(R)	9.083    */7.088         */0.047         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_20_/D    1
clk1(R)->clk1(R)	9.084    */7.090         */0.046         DATAPATH_I_First_st_PC_reg_13_/D    1
clk1(R)->clk1(R)	9.090    */7.115         */0.040         DATAPATH_I_Second_st_BR_target_reg_13_/D    1
clk1(R)->clk1(R)	9.091    7.136/*         0.039/*         DATAPATH_I_Second_st_BR_target_reg_14_/D    1
clk1(R)->clk1(R)	9.094    7.144/*         0.036/*         DATAPATH_I_Second_st_BR_target_reg_12_/D    1
clk1(R)->clk1(R)	9.092    7.165/*         0.038/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_17_/D    1
clk1(R)->clk1(R)	9.085    */7.175         */0.045         DATAPATH_I_First_st_PC_reg_9_/D    1
clk1(R)->clk1(R)	9.085    */7.183         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_19_/D    1
clk1(R)->clk1(R)	9.085    */7.184         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_18_/D    1
clk1(R)->clk1(R)	9.083    */7.191         */0.047         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_16_/D    1
clk1(R)->clk1(R)	9.088    */7.204         */0.042         DATAPATH_I_First_st_PC_reg_8_/D    1
clk1(R)->clk1(R)	9.090    */7.205         */0.040         DATAPATH_I_Second_st_BR_target_reg_9_/D    1
clk1(R)->clk1(R)	9.088    */7.224         */0.042         DATAPATH_I_First_st_PC_reg_10_/D    1
clk1(R)->clk1(R)	9.092    7.235/*         0.038/*         DATAPATH_I_First_st_PC_reg_11_/D    1
clk1(R)->clk1(R)	9.087    */7.265         */0.043         DATAPATH_I_Second_st_BR_target_reg_8_/D    1
clk1(R)->clk1(R)	9.090    7.271/*         0.040/*         DATAPATH_I_Second_st_BR_target_reg_11_/D    1
clk1(R)->clk1(R)	9.090    7.275/*         0.040/*         DATAPATH_I_Second_st_BR_target_reg_10_/D    1
clk1(R)->clk1(R)	9.092    7.345/*         0.038/*         DATAPATH_I_First_st_PC_reg_5_/D    1
clk1(R)->clk1(R)	8.630    */7.350         */0.500         RF_RD2_EN    1
clk1(R)->clk1(R)	9.091    7.351/*         0.039/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_13_/D    1
clk1(R)->clk1(R)	8.630    */7.351         */0.500         RF_RD1_EN    1
clk1(R)->clk1(R)	9.085    */7.352         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_14_/D    1
clk1(R)->clk1(R)	9.085    */7.356         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_15_/D    1
clk1(R)->clk1(R)	9.092    7.368/*         0.038/*         DATAPATH_I_First_st_PC_reg_4_/D    1
clk1(R)->clk1(R)	9.083    */7.368         */0.047         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_12_/D    1
clk1(R)->clk1(R)	9.088    */7.372         */0.042         DATAPATH_I_First_st_PC_reg_6_/D    1
clk1(R)->clk1(R)	9.093    7.383/*         0.037/*         DATAPATH_I_Second_st_BR_target_reg_5_/D    1
clk1(R)->clk1(R)	9.092    7.393/*         0.038/*         DATAPATH_I_First_st_PC_reg_7_/D    1
clk1(R)->clk1(R)	9.090    */7.408         */0.040         DATAPATH_I_Second_st_BR_target_reg_4_/D    1
clk1(R)->clk1(R)	9.092    7.425/*         0.038/*         DATAPATH_I_First_st_PC_reg_3_/D    1
clk1(R)->clk1(R)	9.089    7.428/*         0.041/*         DATAPATH_I_Second_st_BR_target_reg_7_/D    1
clk1(R)->clk1(R)	9.091    7.439/*         0.039/*         DATAPATH_I_Second_st_BR_target_reg_6_/D    1
clk1(R)->clk1(R)	9.091    7.462/*         0.039/*         DATAPATH_I_First_st_PC_reg_2_/D    1
clk1(R)->clk1(R)	9.090    */7.522         */0.040         DATAPATH_I_Second_st_BR_target_reg_2_/D    1
clk1(R)->clk1(R)	9.092    7.526/*         0.038/*         DATAPATH_I_Second_st_IMM_out_reg_13_/D    1
clk1(R)->clk1(R)	9.092    7.528/*         0.038/*         DATAPATH_I_Second_st_IMM_out_reg_12_/D    1
clk1(R)->clk1(R)	9.092    7.528/*         0.038/*         DATAPATH_I_Second_st_IMM_out_reg_16_/D    1
clk1(R)->clk1(R)	9.092    7.529/*         0.038/*         DATAPATH_I_Second_st_IMM_out_reg_14_/D    1
clk1(R)->clk1(R)	9.092    7.529/*         0.038/*         DATAPATH_I_Second_st_IMM_out_reg_15_/D    1
clk1(R)->clk1(R)	9.094    7.530/*         0.036/*         DATAPATH_I_Second_st_BR_target_reg_3_/D    1
clk1(R)->clk1(R)	9.093    7.533/*         0.037/*         DATAPATH_I_Second_st_IMM_out_reg_24_/D    1
clk1(R)->clk1(R)	9.094    7.534/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_29_/D    1
clk1(R)->clk1(R)	9.094    7.535/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_31_/D    1
clk1(R)->clk1(R)	9.094    7.535/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_17_/D    1
clk1(R)->clk1(R)	9.094    7.535/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_27_/D    1
clk1(R)->clk1(R)	9.094    7.535/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_26_/D    1
clk1(R)->clk1(R)	9.094    7.535/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_25_/D    1
clk1(R)->clk1(R)	9.094    7.535/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_30_/D    1
clk1(R)->clk1(R)	9.094    7.536/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_28_/D    1
clk1(R)->clk1(R)	9.094    7.536/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_21_/D    1
clk1(R)->clk1(R)	9.094    7.536/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_20_/D    1
clk1(R)->clk1(R)	9.094    7.537/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_18_/D    1
clk1(R)->clk1(R)	9.094    7.537/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_19_/D    1
clk1(R)->clk1(R)	9.090    7.537/*         0.040/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_9_/D    1
clk1(R)->clk1(R)	9.094    7.537/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_23_/D    1
clk1(R)->clk1(R)	9.094    7.537/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_22_/D    1
clk1(R)->clk1(R)	9.085    */7.554         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_10_/D    1
clk1(R)->clk1(R)	9.091    7.554/*         0.039/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_8_/D    1
clk1(R)->clk1(R)	9.086    */7.560         */0.044         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_11_/D    1
clk1(R)->clk1(R)	9.084    */7.562         */0.046         DATAPATH_I_First_st_PC_reg_1_/D    1
clk1(R)->clk1(R)	9.084    */7.596         */0.046         DATAPATH_I_First_st_PC_reg_0_/D    1
clk1(R)->clk1(R)	9.090    */7.596         */0.040         DATAPATH_I_Second_st_BR_target_reg_1_/D    1
clk1(R)->clk1(R)	9.085    */7.602         */0.045         DATAPATH_I_Second_st_PC_out_reg_17_/D    1
clk1(R)->clk1(R)	9.085    */7.602         */0.045         DATAPATH_I_Second_st_PC_out_reg_15_/D    1
clk1(R)->clk1(R)	9.085    */7.603         */0.045         DATAPATH_I_Second_st_PC_out_reg_16_/D    1
clk1(R)->clk1(R)	9.085    */7.603         */0.045         DATAPATH_I_Second_st_PC_out_reg_20_/D    1
clk1(R)->clk1(R)	9.085    */7.603         */0.045         DATAPATH_I_Second_st_PC_out_reg_18_/D    1
clk1(R)->clk1(R)	9.085    */7.603         */0.045         DATAPATH_I_Second_st_PC_out_reg_19_/D    1
clk1(R)->clk1(R)	9.085    */7.603         */0.045         DATAPATH_I_Second_st_PC_out_reg_13_/D    1
clk1(R)->clk1(R)	9.085    */7.603         */0.045         DATAPATH_I_Second_st_PC_out_reg_14_/D    1
clk1(R)->clk1(R)	9.085    */7.604         */0.045         DATAPATH_I_Second_st_PC_out_reg_1_/D    1
clk1(R)->clk1(R)	9.085    */7.604         */0.045         DATAPATH_I_Second_st_PC_out_reg_0_/D    1
clk1(R)->clk1(R)	9.085    */7.604         */0.045         DATAPATH_I_Second_st_PC_out_reg_2_/D    1
clk1(R)->clk1(R)	9.085    */7.604         */0.045         DATAPATH_I_Second_st_PC_out_reg_3_/D    1
clk1(R)->clk1(R)	9.085    */7.604         */0.045         DATAPATH_I_Second_st_PC_out_reg_21_/D    1
clk1(R)->clk1(R)	9.085    */7.605         */0.045         DATAPATH_I_Second_st_PC_out_reg_4_/D    1
clk1(R)->clk1(R)	9.085    */7.605         */0.045         DATAPATH_I_Second_st_PC_out_reg_22_/D    1
clk1(R)->clk1(R)	9.085    */7.605         */0.045         DATAPATH_I_Second_st_PC_out_reg_11_/D    1
clk1(R)->clk1(R)	9.085    */7.605         */0.045         DATAPATH_I_Second_st_PC_out_reg_12_/D    1
clk1(R)->clk1(R)	9.085    */7.605         */0.045         DATAPATH_I_Second_st_PC_out_reg_23_/D    1
clk1(R)->clk1(R)	9.085    */7.606         */0.045         DATAPATH_I_Second_st_PC_out_reg_5_/D    1
clk1(R)->clk1(R)	9.085    */7.606         */0.045         DATAPATH_I_Second_st_PC_out_reg_6_/D    1
clk1(R)->clk1(R)	9.085    */7.606         */0.045         DATAPATH_I_Second_st_PC_out_reg_7_/D    1
clk1(R)->clk1(R)	9.085    */7.608         */0.045         DATAPATH_I_Second_st_PC_out_reg_24_/D    1
clk1(R)->clk1(R)	9.085    */7.609         */0.045         DATAPATH_I_Second_st_PC_out_reg_10_/D    1
clk1(R)->clk1(R)	9.085    */7.610         */0.045         DATAPATH_I_Second_st_PC_out_reg_8_/D    1
clk1(R)->clk1(R)	9.085    */7.611         */0.045         DATAPATH_I_Second_st_PC_out_reg_25_/D    1
clk1(R)->clk1(R)	9.085    */7.612         */0.045         DATAPATH_I_Second_st_PC_out_reg_9_/D    1
clk1(R)->clk1(R)	9.085    */7.612         */0.045         DATAPATH_I_Second_st_PC_out_reg_29_/D    1
clk1(R)->clk1(R)	9.085    */7.613         */0.045         DATAPATH_I_Second_st_PC_out_reg_30_/D    1
clk1(R)->clk1(R)	9.085    */7.613         */0.045         DATAPATH_I_Second_st_PC_out_reg_27_/D    1
clk1(R)->clk1(R)	9.092    7.614/*         0.038/*         DATAPATH_I_Second_st_IMM_out_reg_4_/D    1
clk1(R)->clk1(R)	9.085    */7.614         */0.045         DATAPATH_I_Second_st_PC_out_reg_26_/D    1
clk1(R)->clk1(R)	9.085    */7.614         */0.045         DATAPATH_I_Second_st_PC_out_reg_28_/D    1
clk1(R)->clk1(R)	9.085    */7.614         */0.045         DATAPATH_I_Second_st_PC_out_reg_31_/D    1
clk1(R)->clk1(R)	9.093    7.618/*         0.037/*         DATAPATH_I_Second_st_IMM_out_reg_3_/D    1
clk1(R)->clk1(R)	9.093    7.619/*         0.037/*         DATAPATH_I_Second_st_IMM_out_reg_0_/D    1
clk1(R)->clk1(R)	9.093    7.619/*         0.037/*         DATAPATH_I_Second_st_IMM_out_reg_2_/D    1
clk1(R)->clk1(R)	9.093    7.621/*         0.037/*         DATAPATH_I_Second_st_IMM_out_reg_1_/D    1
clk1(R)->clk1(R)	9.084    */7.658         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_25_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_28_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_23_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_24_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_26_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_31_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_27_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_29_/D    1
clk1(R)->clk1(R)	9.084    */7.659         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_30_/D    1
clk1(R)->clk1(R)	9.084    */7.660         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_9_/D    1
clk1(R)->clk1(R)	9.084    */7.660         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_10_/D    1
clk1(R)->clk1(R)	9.084    */7.660         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_8_/D    1
clk1(R)->clk1(R)	9.084    */7.661         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_6_/D    1
clk1(R)->clk1(R)	9.085    */7.661         */0.045         DATAPATH_I_First_st_LATCH_PC_out_reg_7_/D    1
clk1(R)->clk1(R)	9.084    */7.662         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_5_/D    1
clk1(R)->clk1(R)	9.084    */7.662         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_11_/D    1
clk1(R)->clk1(R)	9.084    */7.663         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_12_/D    1
clk1(R)->clk1(R)	9.084    */7.663         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_3_/D    1
clk1(R)->clk1(R)	9.085    */7.663         */0.045         DATAPATH_I_First_st_LATCH_PC_out_reg_4_/D    1
clk1(R)->clk1(R)	9.084    */7.664         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_0_/D    1
clk1(R)->clk1(R)	9.085    */7.664         */0.045         DATAPATH_I_First_st_LATCH_PC_out_reg_2_/D    1
clk1(R)->clk1(R)	9.084    */7.665         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_1_/D    1
clk1(R)->clk1(R)	9.084    */7.666         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_14_/D    1
clk1(R)->clk1(R)	9.084    */7.667         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_13_/D    1
clk1(R)->clk1(R)	9.085    */7.668         */0.045         DATAPATH_I_First_st_LATCH_PC_out_reg_15_/D    1
clk1(R)->clk1(R)	9.084    */7.669         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_22_/D    1
clk1(R)->clk1(R)	9.084    */7.669         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_21_/D    1
clk1(R)->clk1(R)	9.084    */7.669         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_20_/D    1
clk1(R)->clk1(R)	9.084    */7.669         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_19_/D    1
clk1(R)->clk1(R)	9.084    */7.670         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_18_/D    1
clk1(R)->clk1(R)	9.084    */7.671         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_16_/D    1
clk1(R)->clk1(R)	9.084    */7.671         */0.046         DATAPATH_I_First_st_LATCH_PC_out_reg_17_/D    1
clk1(R)->clk1(R)	9.091    7.710/*         0.039/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_5_/D    1
clk1(R)->clk1(R)	9.085    */7.722         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_6_/D    1
clk1(R)->clk1(R)	9.083    */7.723         */0.047         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_4_/D    1
clk1(R)->clk1(R)	9.085    */7.729         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_7_/D    1
clk1(R)->clk1(R)	9.094    7.729/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_11_/D    1
clk1(R)->clk1(R)	9.094    7.733/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_8_/D    1
clk1(R)->clk1(R)	9.094    7.733/*         0.036/*         DATAPATH_I_Second_st_IMM_out_reg_10_/D    1
clk1(R)->clk1(R)	9.096    7.740/*         0.034/*         DATAPATH_I_Second_st_IMM_out_reg_9_/D    1
clk1(R)->clk1(R)	9.097    7.747/*         0.033/*         DATAPATH_I_Second_st_IMM_out_reg_7_/D    1
clk1(R)->clk1(R)	9.097    7.747/*         0.033/*         DATAPATH_I_Second_st_IMM_out_reg_5_/D    1
clk1(R)->clk1(R)	9.097    7.748/*         0.033/*         DATAPATH_I_Second_st_IMM_out_reg_6_/D    1
clk1(R)->clk1(R)	9.085    */7.768         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_12_/D    1
clk1(R)->clk1(R)	9.085    */7.768         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_14_/D    1
clk1(R)->clk1(R)	9.085    */7.769         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_26_/D    1
clk1(R)->clk1(R)	9.085    */7.769         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_29_/D    1
clk1(R)->clk1(R)	9.085    */7.769         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_28_/D    1
clk1(R)->clk1(R)	9.085    */7.770         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_27_/D    1
clk1(R)->clk1(R)	9.085    */7.770         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_30_/D    1
clk1(R)->clk1(R)	9.085    */7.770         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_9_/D    1
clk1(R)->clk1(R)	9.085    */7.770         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_25_/D    1
clk1(R)->clk1(R)	9.085    */7.770         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_31_/D    1
clk1(R)->clk1(R)	9.085    */7.770         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_8_/D    1
clk1(R)->clk1(R)	9.085    */7.770         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_24_/D    1
clk1(R)->clk1(R)	9.085    */7.771         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_11_/D    1
clk1(R)->clk1(R)	9.085    */7.771         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_13_/D    1
clk1(R)->clk1(R)	9.085    */7.771         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_21_/D    1
clk1(R)->clk1(R)	9.085    */7.772         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_22_/D    1
clk1(R)->clk1(R)	9.085    */7.772         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_10_/D    1
clk1(R)->clk1(R)	9.085    */7.772         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_7_/D    1
clk1(R)->clk1(R)	9.085    */7.772         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_15_/D    1
clk1(R)->clk1(R)	9.085    */7.772         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_23_/D    1
clk1(R)->clk1(R)	9.085    */7.773         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_20_/D    1
clk1(R)->clk1(R)	9.085    */7.773         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_16_/D    1
clk1(R)->clk1(R)	9.085    */7.773         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_19_/D    1
clk1(R)->clk1(R)	9.085    */7.774         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_17_/D    1
clk1(R)->clk1(R)	9.085    */7.775         */0.045         DATAPATH_I_First_st_IR_LATCH_out_reg_18_/D    1
clk1(R)->clk1(R)	9.085    */7.801         */0.045         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_3_/D    1
clk1(R)->clk1(R)	9.086    */7.832         */0.044         CU_I_cw3_reg_4_/D    1
clk1(R)->clk1(R)	9.091    7.832/*         0.039/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_2_/D    1
clk1(R)->clk1(R)	9.087    */7.837         */0.043         CU_I_cw3_reg_6_/D    1
clk1(R)->clk1(R)	9.087    */7.838         */0.043         CU_I_cw3_reg_1_/D    1
clk1(R)->clk1(R)	9.087    */7.838         */0.043         CU_I_cw3_reg_5_/D    1
clk1(R)->clk1(R)	9.087    */7.838         */0.043         CU_I_cw3_reg_0_/D    1
clk1(R)->clk1(R)	9.087    */7.838         */0.043         CU_I_cw3_reg_3_/D    1
clk1(R)->clk1(R)	9.087    */7.839         */0.043         CU_I_cw3_reg_2_/D    1
clk1(R)->clk1(R)	9.091    7.847/*         0.039/*         DATAPATH_I_Third_st_ALU_OUT_MEM_reg_1_/D    1
clk1(R)->clk1(R)	9.090    */7.915         */0.040         CU_I_cw2_i_reg_9_/D    1
clk1(R)->clk1(R)	9.090    */7.915         */0.040         CU_I_cw2_i_reg_3_/D    1
clk1(R)->clk1(R)	9.090    */7.916         */0.040         CU_I_cw2_i_reg_11_/D    1
clk1(R)->clk1(R)	9.090    */7.916         */0.040         CU_I_cw2_i_reg_6_/D    1
clk1(R)->clk1(R)	9.091    */7.919         */0.039         CU_I_cw2_i_reg_10_/D    1
clk1(R)->clk1(R)	9.091    */7.919         */0.039         CU_I_cw2_i_reg_1_/D    1
clk1(R)->clk1(R)	9.091    */7.919         */0.039         CU_I_cw2_i_reg_8_/D    1
clk1(R)->clk1(R)	9.091    */7.919         */0.039         CU_I_cw2_i_reg_5_/D    1
clk1(R)->clk1(R)	9.091    */7.919         */0.039         CU_I_cw2_i_reg_0_/D    1
clk1(R)->clk1(R)	9.091    */7.920         */0.039         CU_I_cw2_i_reg_2_/D    1
clk1(R)->clk1(R)	9.091    */7.920         */0.039         CU_I_cw2_i_reg_7_/D    1
clk1(R)->clk1(R)	9.091    */7.920         */0.039         CU_I_cw2_i_reg_4_/D    1
clk1(R)->clk1(R)	9.087    */7.970         */0.043         CU_I_cw2_i_reg_13_/D    1
clk1(R)->clk1(R)	9.087    */7.970         */0.043         CU_I_cw2_i_reg_14_/D    1
clk1(R)->clk1(R)	9.087    */7.970         */0.043         CU_I_cw2_i_reg_12_/D    1
clk1(R)->clk1(R)	8.630    */8.120         */0.500         RF_WR_DATA[18]    1
clk1(R)->clk1(R)	8.630    */8.121         */0.500         RF_WR_DATA[22]    1
clk1(R)->clk1(R)	8.630    */8.121         */0.500         RF_WR_DATA[23]    1
clk1(R)->clk1(R)	8.630    */8.121         */0.500         RF_WR_DATA[19]    1
clk1(R)->clk1(R)	8.630    */8.122         */0.500         RF_WR_DATA[15]    1
clk1(R)->clk1(R)	8.630    */8.122         */0.500         RF_WR_DATA[17]    1
clk1(R)->clk1(R)	8.630    */8.122         */0.500         RF_WR_DATA[16]    1
clk1(R)->clk1(R)	8.630    */8.123         */0.500         RF_WR_DATA[13]    1
clk1(R)->clk1(R)	8.630    */8.123         */0.500         RF_WR_DATA[14]    1
clk1(R)->clk1(R)	8.630    */8.123         */0.500         RF_WR_DATA[12]    1
clk1(R)->clk1(R)	8.630    */8.124         */0.500         RF_WR_DATA[11]    1
clk1(R)->clk1(R)	8.630    */8.125         */0.500         RF_WR_DATA[8]    1
clk1(R)->clk1(R)	8.630    */8.125         */0.500         RF_WR_DATA[10]    1
clk1(R)->clk1(R)	8.630    */8.125         */0.500         RF_WR_DATA[28]    1
clk1(R)->clk1(R)	8.630    */8.126         */0.500         RF_WR_DATA[27]    1
clk1(R)->clk1(R)	8.630    */8.126         */0.500         RF_WR_DATA[30]    1
clk1(R)->clk1(R)	8.630    */8.126         */0.500         RF_WR_DATA[26]    1
clk1(R)->clk1(R)	8.630    */8.126         */0.500         RF_WR_DATA[25]    1
clk1(R)->clk1(R)	8.630    */8.126         */0.500         RF_WR_DATA[29]    1
clk1(R)->clk1(R)	8.630    */8.127         */0.500         RF_WR_DATA[9]    1
clk1(R)->clk1(R)	9.093    8.225/*         0.037/*         CU_I_aluOpcode2_reg_3_/D    1
clk1(R)->clk1(R)	9.098    8.227/*         0.032/*         CU_I_aluOpcode2_reg_0_/D    1
clk1(R)->clk1(R)	9.098    8.227/*         0.032/*         CU_I_aluOpcode2_reg_2_/D    1
clk1(R)->clk1(R)	8.630    8.238/*         0.500/*         RF_WR_DATA[5]    1
clk1(R)->clk1(R)	8.630    8.239/*         0.500/*         RF_WR_DATA[4]    1
clk1(R)->clk1(R)	8.630    8.239/*         0.500/*         RF_WR_DATA[3]    1
clk1(R)->clk1(R)	8.630    8.239/*         0.500/*         RF_WR_DATA[7]    1
clk1(R)->clk1(R)	8.630    8.240/*         0.500/*         RF_WR_DATA[2]    1
clk1(R)->clk1(R)	8.630    8.240/*         0.500/*         RF_WR_DATA[0]    1
clk1(R)->clk1(R)	8.630    8.241/*         0.500/*         RF_WR_DATA[6]    1
clk1(R)->clk1(R)	9.096    8.241/*         0.034/*         CU_I_aluOpcode2_reg_1_/D    1
clk1(R)->clk1(R)	8.630    8.241/*         0.500/*         RF_WR_DATA[24]    1
clk1(R)->clk1(R)	8.630    8.242/*         0.500/*         RF_WR_DATA[31]    1
clk1(R)->clk1(R)	8.630    8.242/*         0.500/*         RF_WR_DATA[1]    1
clk1(R)->clk1(R)	9.092    8.386/*         0.038/*         CU_I_state_var_reg_0_/D    1
clk1(R)->clk1(R)	9.092    8.392/*         0.038/*         CU_I_state_var_reg_1_/D    1
clk1(R)->clk1(R)	8.630    8.395/*         0.500/*         RF_WR_DATA[20]    1
clk1(R)->clk1(R)	8.630    8.396/*         0.500/*         RF_WR_DATA[21]    1
clk1(R)->clk1(R)	9.085    */8.438         */0.045         CU_I_aluOpcode3_reg_1_/D    1
clk1(R)->clk1(R)	9.085    */8.438         */0.045         CU_I_aluOpcode3_reg_3_/D    1
clk1(R)->clk1(R)	9.085    */8.439         */0.045         CU_I_aluOpcode3_reg_2_/D    1
clk1(R)->clk1(R)	9.085    */8.440         */0.045         CU_I_aluOpcode3_reg_0_/D    1
clk1(R)->clk1(R)	8.630    8.503/*         0.500/*         DRAM_RE    1
clk1(R)->clk1(R)	8.630    8.504/*         0.500/*         DRAM_WE    1
clk1(R)->clk1(R)	8.630    8.506/*         0.500/*         IRAM_ADD[10]    1
clk1(R)->clk1(R)	8.630    8.508/*         0.500/*         IRAM_ADD[8]    1
clk1(R)->clk1(R)	8.630    8.509/*         0.500/*         IRAM_ADD[6]    1
clk1(R)->clk1(R)	8.630    8.509/*         0.500/*         IRAM_ADD[22]    1
clk1(R)->clk1(R)	8.630    8.510/*         0.500/*         DRAM_DIN[30]    1
clk1(R)->clk1(R)	8.630    8.510/*         0.500/*         IRAM_ADD[12]    1
clk1(R)->clk1(R)	8.630    8.511/*         0.500/*         RF_WR_EN    1
clk1(R)->clk1(R)	8.630    8.512/*         0.500/*         DRAM_DIN[31]    1
clk1(R)->clk1(R)	8.630    8.512/*         0.500/*         IRAM_ADD[14]    1
clk1(R)->clk1(R)	8.630    8.512/*         0.500/*         DRAM_DIN[7]    1
clk1(R)->clk1(R)	8.630    8.512/*         0.500/*         DRAM_DIN[29]    1
clk1(R)->clk1(R)	8.630    8.514/*         0.500/*         IRAM_ADD[0]    1
clk1(R)->clk1(R)	8.630    8.514/*         0.500/*         DRAM_DIN[28]    1
clk1(R)->clk1(R)	8.630    8.515/*         0.500/*         IRAM_ADD[1]    1
clk1(R)->clk1(R)	8.630    8.515/*         0.500/*         DRAM_DIN[27]    1
clk1(R)->clk1(R)	8.630    8.515/*         0.500/*         DRAM_DIN[6]    1
clk1(R)->clk1(R)	8.630    8.517/*         0.500/*         DRAM_DIN[5]    1
clk1(R)->clk1(R)	8.630    8.517/*         0.500/*         DRAM_DIN[4]    1
clk1(R)->clk1(R)	8.630    8.518/*         0.500/*         DRAM_DIN[24]    1
clk1(R)->clk1(R)	8.630    8.518/*         0.500/*         IRAM_ADD[28]    1
clk1(R)->clk1(R)	8.630    8.519/*         0.500/*         DRAM_DIN[3]    1
clk1(R)->clk1(R)	8.630    8.519/*         0.500/*         DRAM_DIN[26]    1
clk1(R)->clk1(R)	8.630    8.519/*         0.500/*         DRAM_DIN[9]    1
clk1(R)->clk1(R)	8.630    8.519/*         0.500/*         DRAM_DIN[25]    1
clk1(R)->clk1(R)	8.630    8.520/*         0.500/*         DRAM_DIN[2]    1
clk1(R)->clk1(R)	8.630    8.521/*         0.500/*         DRAM_DIN[8]    1
clk1(R)->clk1(R)	8.630    8.522/*         0.500/*         DRAM_DIN[0]    1
clk1(R)->clk1(R)	8.630    8.522/*         0.500/*         DRAM_DIN[10]    1
clk1(R)->clk1(R)	8.630    8.523/*         0.500/*         IRAM_ADD[9]    1
clk1(R)->clk1(R)	8.630    8.523/*         0.500/*         RF_WR_ADD[3]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[27]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         RF_WR_ADD[1]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[7]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         DRAM_DIN[1]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[17]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[25]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[13]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[23]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[5]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[15]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[3]    1
clk1(R)->clk1(R)	8.630    8.524/*         0.500/*         IRAM_ADD[11]    1
clk1(R)->clk1(R)	8.630    8.525/*         0.500/*         IRAM_ADD[19]    1
clk1(R)->clk1(R)	8.630    8.526/*         0.500/*         DRAM_DIN[11]    1
clk1(R)->clk1(R)	8.630    8.526/*         0.500/*         RF_WR_ADD[4]    1
clk1(R)->clk1(R)	8.630    8.526/*         0.500/*         RF_WR_ADD[2]    1
clk1(R)->clk1(R)	8.630    8.526/*         0.500/*         RF_WR_ADD[0]    1
clk1(R)->clk1(R)	8.630    8.527/*         0.500/*         DRAM_DIN[12]    1
clk1(R)->clk1(R)	8.630    8.528/*         0.500/*         DRAM_DIN[21]    1
clk1(R)->clk1(R)	8.630    8.528/*         0.500/*         IRAM_ADD[20]    1
clk1(R)->clk1(R)	8.630    8.529/*         0.500/*         IRAM_ADD[26]    1
clk1(R)->clk1(R)	8.630    8.529/*         0.500/*         IRAM_ADD[4]    1
clk1(R)->clk1(R)	8.630    8.529/*         0.500/*         IRAM_ADD[30]    1
clk1(R)->clk1(R)	8.630    8.529/*         0.500/*         IRAM_ADD[29]    1
clk1(R)->clk1(R)	8.630    8.529/*         0.500/*         IRAM_ADD[24]    1
clk1(R)->clk1(R)	8.630    8.529/*         0.500/*         IRAM_ADD[18]    1
clk1(R)->clk1(R)	8.630    8.529/*         0.500/*         IRAM_ADD[31]    1
clk1(R)->clk1(R)	8.630    8.530/*         0.500/*         IRAM_ADD[16]    1
clk1(R)->clk1(R)	8.630    8.530/*         0.500/*         IRAM_ADD[2]    1
clk1(R)->clk1(R)	8.630    8.531/*         0.500/*         DRAM_DIN[20]    1
clk1(R)->clk1(R)	8.630    8.531/*         0.500/*         RF_RD2_ADD[4]    1
clk1(R)->clk1(R)	8.630    8.531/*         0.500/*         DRAM_DIN[23]    1
clk1(R)->clk1(R)	8.630    8.532/*         0.500/*         DRAM_DIN[14]    1
clk1(R)->clk1(R)	8.630    8.533/*         0.500/*         DRAM_DIN[13]    1
clk1(R)->clk1(R)	8.630    8.533/*         0.500/*         IRAM_ADD[21]    1
clk1(R)->clk1(R)	8.630    8.533/*         0.500/*         RF_RD2_ADD[3]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_ADD[25]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_ADD[30]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_DIN[22]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_ADD[7]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_ADD[27]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_DIN[19]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_ADD[31]    1
clk1(R)->clk1(R)	8.630    8.534/*         0.500/*         DRAM_ADD[28]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[29]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         RF_RD1_ADD[0]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[26]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[8]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         RF_RD1_ADD[4]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[5]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_DIN[16]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[6]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[10]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         RF_RD2_ADD[1]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_DIN[15]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[4]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_DIN[18]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         RF_RD1_ADD[3]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[24]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[9]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[22]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[3]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         RF_RD2_ADD[2]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         DRAM_ADD[2]    1
clk1(R)->clk1(R)	8.630    8.535/*         0.500/*         RF_RD1_ADD[2]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[20]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[12]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[19]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[0]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[15]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[17]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[21]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[11]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         RF_RD1_ADD[1]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_DIN[17]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[13]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[14]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[18]    1
clk1(R)->clk1(R)	8.630    8.536/*         0.500/*         DRAM_ADD[23]    1
clk1(R)->clk1(R)	8.630    8.537/*         0.500/*         DRAM_ADD[1]    1
clk1(R)->clk1(R)	8.630    8.537/*         0.500/*         RF_RD2_ADD[0]    1
clk1(R)->clk1(R)	8.630    8.537/*         0.500/*         DRAM_ADD[16]    1
clk1(R)->clk1(R)	9.092    */8.588         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_31_/D    1
clk1(R)->clk1(R)	9.092    */8.589         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_30_/D    1
clk1(R)->clk1(R)	9.092    */8.589         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_24_/D    1
clk1(R)->clk1(R)	9.092    */8.589         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_29_/D    1
clk1(R)->clk1(R)	9.092    */8.589         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_7_/D    1
clk1(R)->clk1(R)	9.092    */8.589         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_28_/D    1
clk1(R)->clk1(R)	9.092    */8.589         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_6_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_5_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_27_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_25_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_26_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_4_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_3_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_24_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_9_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_31_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_2_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_30_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_8_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_29_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_28_/D    1
clk1(R)->clk1(R)	9.092    */8.590         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_7_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_0_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_6_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_10_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_26_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_5_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_4_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_27_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_25_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_1_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_3_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_9_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_2_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_8_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_0_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_11_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_21_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_10_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_20_/D    1
clk1(R)->clk1(R)	9.092    */8.591         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_12_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_14_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_23_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_13_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_22_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_15_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_1_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_12_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_22_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_21_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_11_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_19_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_23_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_20_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_16_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_14_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_18_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_16_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_15_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_19_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_18_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_13_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Fourth_st_LMD_out_reg_17_/D    1
clk1(R)->clk1(R)	9.092    */8.592         */0.038         DATAPATH_I_Third_st_B_FORWARD_out_reg_17_/D    1
clk1(R)->clk1(R)	9.181    8.654/*         -0.051/*        CU_I_state_var_reg_1_/RN    1
clk1(R)->clk1(R)	9.181    8.654/*         -0.051/*        CU_I_cw2_i_reg_14_/RN    1
clk1(R)->clk1(R)	9.181    8.654/*         -0.051/*        CU_I_state_var_reg_0_/RN    1
clk1(R)->clk1(R)	9.181    8.654/*         -0.051/*        CU_I_cw2_i_reg_13_/RN    1
clk1(R)->clk1(R)	9.181    8.654/*         -0.051/*        CU_I_cw2_i_reg_12_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw4_reg_2_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw3_reg_2_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw2_i_reg_7_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw2_i_reg_8_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw2_i_reg_2_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw3_reg_3_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw4_reg_3_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw2_i_reg_3_/RN    1
clk1(R)->clk1(R)	9.181    8.655/*         -0.051/*        CU_I_cw2_i_reg_0_/RN    1
clk1(R)->clk1(R)	9.181    8.656/*         -0.051/*        CU_I_cw3_reg_0_/RN    1
clk1(R)->clk1(R)	9.181    8.656/*         -0.051/*        CU_I_cw2_i_reg_1_/RN    1
clk1(R)->clk1(R)	9.181    8.656/*         -0.051/*        CU_I_cw2_i_reg_5_/RN    1
clk1(R)->clk1(R)	9.181    8.656/*         -0.051/*        CU_I_cw2_i_reg_10_/RN    1
clk1(R)->clk1(R)	9.181    8.656/*         -0.051/*        CU_I_cw2_i_reg_11_/RN    1
clk1(R)->clk1(R)	9.181    8.657/*         -0.051/*        CU_I_cw2_i_reg_4_/RN    1
clk1(R)->clk1(R)	9.181    8.657/*         -0.051/*        CU_I_cw2_i_reg_9_/RN    1
clk1(R)->clk1(R)	9.181    8.658/*         -0.051/*        CU_I_cw2_i_reg_6_/RN    1
clk1(R)->clk1(R)	9.181    8.658/*         -0.051/*        CU_I_cw3_reg_6_/RN    1
clk1(R)->clk1(R)	9.181    8.659/*         -0.051/*        CU_I_cw3_reg_1_/RN    1
clk1(R)->clk1(R)	9.181    8.661/*         -0.051/*        CU_I_cw3_reg_5_/RN    1
clk1(R)->clk1(R)	9.181    8.661/*         -0.051/*        CU_I_cw4_reg_1_/RN    1
clk1(R)->clk1(R)	9.181    8.662/*         -0.051/*        CU_I_cw4_reg_0_/RN    1
clk1(R)->clk1(R)	9.181    8.666/*         -0.051/*        CU_I_cw5_reg_0_/RN    1
clk1(R)->clk1(R)	9.182    8.669/*         -0.052/*        CU_I_cw3_reg_4_/RN    1
clk1(R)->clk1(R)	9.182    8.669/*         -0.052/*        CU_I_cw5_reg_1_/RN    1
clk1(R)->clk1(R)	9.097    8.995/*         0.033/*         CU_I_cw5_reg_1_/D    1
clk1(R)->clk1(R)	9.097    8.996/*         0.033/*         CU_I_cw4_reg_0_/D    1
clk1(R)->clk1(R)	9.097    8.998/*         0.033/*         CU_I_cw4_reg_3_/D    1
clk1(R)->clk1(R)	9.097    8.998/*         0.033/*         CU_I_cw5_reg_0_/D    1
clk1(R)->clk1(R)	9.097    8.998/*         0.033/*         CU_I_cw4_reg_1_/D    1
clk1(R)->clk1(R)	9.097    8.998/*         0.033/*         CU_I_cw4_reg_2_/D    1
clk1(R)->clk1(R)	9.096    8.999/*         0.034/*         DATAPATH_I_Second_st_RF_ADD_RD2_EX_reg_4_/D    1
clk1(R)->clk1(R)	9.097    9.001/*         0.033/*         DATAPATH_I_Second_st_RF_ADD_RD2_EX_reg_3_/D    1
clk1(R)->clk1(R)	9.097    9.002/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_25_/D    1
clk1(R)->clk1(R)	9.097    9.002/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_30_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_22_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_7_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_27_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Second_st_RF_ADD_RD1_EX_reg_0_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_19_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Second_st_RF_ADD_RD1_EX_reg_4_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Second_st_RF_ADD_RD2_EX_reg_1_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_8_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_10_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_28_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_17_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_15_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_31_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_26_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_5_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Second_st_RF_ADD_RD1_EX_reg_3_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_4_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Second_st_RF_ADD_RD2_EX_reg_2_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_20_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_18_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_13_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_6_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_14_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_23_/D    1
clk1(R)->clk1(R)	9.097    9.003/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_29_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_9_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_12_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Second_st_RF_ADD_RD1_EX_reg_2_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_3_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_24_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_21_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_2_/D    1
clk1(R)->clk1(R)	9.090    */9.004         */0.040         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_16_/D    1
clk1(R)->clk1(R)	9.097    9.004/*         0.033/*         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_0_/D    1
clk1(R)->clk1(R)	9.089    */9.004         */0.041         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_11_/D    1
clk1(R)->clk1(R)	9.090    */9.005         */0.040         DATAPATH_I_Second_st_RF_ADD_RD1_EX_reg_1_/D    1
clk1(R)->clk1(R)	9.090    */9.005         */0.040         DATAPATH_I_Fourth_st_ALU_FORWARD_out_reg_1_/D    1
clk1(R)->clk1(R)	9.090    */9.005         */0.040         DATAPATH_I_Second_st_RF_ADD_RD2_EX_reg_0_/D    1
clk1(R)->clk1(R)	9.090    */9.008         */0.040         DATAPATH_I_Second_st_WRADD_d1_reg_3_/D    1
clk1(R)->clk1(R)	9.090    */9.009         */0.040         DATAPATH_I_Second_st_WRADD_d1_reg_2_/D    1
clk1(R)->clk1(R)	9.090    */9.009         */0.040         DATAPATH_I_Second_st_WRADD_d1_reg_4_/D    1
clk1(R)->clk1(R)	9.090    */9.010         */0.040         DATAPATH_I_Second_st_WRADD_d1_reg_0_/D    1
clk1(R)->clk1(R)	9.091    */9.011         */0.039         DATAPATH_I_Second_st_WRADD_d3_reg_4_/D    1
clk1(R)->clk1(R)	9.091    */9.011         */0.039         DATAPATH_I_Second_st_WRADD_d2_reg_1_/D    1
clk1(R)->clk1(R)	9.091    */9.011         */0.039         DATAPATH_I_Second_st_WRADD_d3_reg_2_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_BR_target_reg_0_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d3_reg_1_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d3_reg_3_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d1_reg_1_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d2_reg_3_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d2_reg_4_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d3_reg_0_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d2_reg_2_/D    1
clk1(R)->clk1(R)	9.091    */9.012         */0.039         DATAPATH_I_Second_st_WRADD_d2_reg_0_/D    1
