INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/DMUX/DMUX.srcs/sources_1/new/dmux_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux_case
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/DMUX/DMUX.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
