
*** Running vivado
    with args -log motorctrl_StateController_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source motorctrl_StateController_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source motorctrl_StateController_0_0.tcl -notrace
Command: synth_design -top motorctrl_StateController_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 292.758 ; gain = 83.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'motorctrl_StateController_0_0' [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ip/motorctrl_StateController_0_0/synth/motorctrl_StateController_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'StateController_v1_0' declared at 'd:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0.vhd:5' bound to instance 'U0' of component 'StateController_v1_0' [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ip/motorctrl_StateController_0_0/synth/motorctrl_StateController_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'StateController_v1_0' [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'StateController_v1_0_S00_AXI' declared at 'd:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:5' bound to instance 'StateController_v1_0_S00_AXI_inst' of component 'StateController_v1_0_S00_AXI' [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'StateController_v1_0_S00_AXI' [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-226] default block is never used [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:396]
WARNING: [Synth 8-3848] Net PIN_A in module/entity StateController_v1_0_S00_AXI does not have driver. [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:20]
WARNING: [Synth 8-3848] Net PIN_B in module/entity StateController_v1_0_S00_AXI does not have driver. [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:21]
WARNING: [Synth 8-3848] Net PIN_C in module/entity StateController_v1_0_S00_AXI does not have driver. [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:22]
WARNING: [Synth 8-3848] Net TRIGGER in module/entity StateController_v1_0_S00_AXI does not have driver. [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'StateController_v1_0_S00_AXI' (1#1) [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'StateController_v1_0' (2#1) [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ipshared/1fa2/hdl/StateController_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'motorctrl_StateController_0_0' (3#1) [d:/GITES/MotorControl/MotorControl.srcs/sources_1/bd/motorctrl/ip/motorctrl_StateController_0_0/synth/motorctrl_StateController_0_0.vhd:87]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port PIN_A[1]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port PIN_A[0]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port PIN_B[1]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port PIN_B[0]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port PIN_C[1]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port PIN_C[0]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port TRIGGER
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port PWM
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design StateController_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 330.117 ; gain = 120.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 330.117 ; gain = 120.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 619.910 ; gain = 0.152
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StateController_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port PIN_A[1]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port PIN_A[0]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port PIN_B[1]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port PIN_B[0]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port PIN_C[1]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port PIN_C[0]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port TRIGGER
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port PWM
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design motorctrl_StateController_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/StateController_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/StateController_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StateController_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/StateController_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/StateController_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StateController_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/StateController_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module motorctrl_StateController_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StateController_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module motorctrl_StateController_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StateController_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module motorctrl_StateController_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StateController_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module motorctrl_StateController_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StateController_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module motorctrl_StateController_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StateController_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module motorctrl_StateController_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |    11|
|4     |LUT4  |     5|
|5     |LUT5  |    27|
|6     |LUT6  |    66|
|7     |MUXF7 |    32|
|8     |FDRE  |   296|
|9     |FDSE  |     3|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   442|
|2     |  U0                                  |StateController_v1_0         |   442|
|3     |    StateController_v1_0_S00_AXI_inst |StateController_v1_0_S00_AXI |   442|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 619.910 ; gain = 113.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 619.910 ; gain = 410.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 619.910 ; gain = 403.453
INFO: [Common 17-1381] The checkpoint 'D:/GITES/MotorControl/MotorControl.runs/motorctrl_StateController_0_0_synth_1/motorctrl_StateController_0_0.dcp' has been generated.
