{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1693397580702 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aftab_core EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"aftab_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693397580780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693397580819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693397580819 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693397581000 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693397581011 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693397581635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1693397581635 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693397581635 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 13300 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693397581656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 13301 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693397581656 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 13302 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1693397581656 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1693397581656 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1693397581678 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 76 " "No exact pin location assignment(s) for 74 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[0\] " "Pin memDataOut\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[0] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[0\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[1\] " "Pin memDataOut\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[1] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[1\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[2\] " "Pin memDataOut\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[2] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[2\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[3\] " "Pin memDataOut\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[3] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[3\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[4\] " "Pin memDataOut\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[4] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[4\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[5\] " "Pin memDataOut\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[5] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[5\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[6\] " "Pin memDataOut\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[6] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[6\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[7\] " "Pin memDataOut\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataOut[7] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataOut\[7\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 23 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[0\] " "Pin memAddr\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[0] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[1\] " "Pin memAddr\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[1] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[2\] " "Pin memAddr\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[2] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[3\] " "Pin memAddr\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[3] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[4\] " "Pin memAddr\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[4] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[5\] " "Pin memAddr\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[5] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[6\] " "Pin memAddr\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[6] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[7\] " "Pin memAddr\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[7] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[8\] " "Pin memAddr\[8\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[8] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[9\] " "Pin memAddr\[9\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[9] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[10\] " "Pin memAddr\[10\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[10] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[11\] " "Pin memAddr\[11\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[11] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[12\] " "Pin memAddr\[12\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[12] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[13\] " "Pin memAddr\[13\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[13] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[14\] " "Pin memAddr\[14\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[14] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[15\] " "Pin memAddr\[15\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[15] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[16\] " "Pin memAddr\[16\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[16] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[17\] " "Pin memAddr\[17\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[17] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[18\] " "Pin memAddr\[18\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[18] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[19\] " "Pin memAddr\[19\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[19] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[20\] " "Pin memAddr\[20\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[20] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[21\] " "Pin memAddr\[21\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[21] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[22\] " "Pin memAddr\[22\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[22] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[23\] " "Pin memAddr\[23\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[23] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[24\] " "Pin memAddr\[24\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[24] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[25\] " "Pin memAddr\[25\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[25] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[26\] " "Pin memAddr\[26\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[26] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[27\] " "Pin memAddr\[27\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[27] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[28\] " "Pin memAddr\[28\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[28] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[29\] " "Pin memAddr\[29\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[29] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[30\] " "Pin memAddr\[30\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[30] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memAddr\[31\] " "Pin memAddr\[31\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memAddr[31] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 26 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memAddr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memRead " "Pin memRead not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memRead } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memRead" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 24 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memRead } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memWrite " "Pin memWrite not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memWrite } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memWrite" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 25 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "interruptProcessing " "Pin interruptProcessing not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { interruptProcessing } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 35 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interruptProcessing } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memReady " "Pin memReady not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memReady } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 21 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "userExternalInterrupt " "Pin userExternalInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { userExternalInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 30 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { userExternalInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "userTimerInterrupt " "Pin userTimerInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { userTimerInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 31 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { userTimerInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "userSoftwareInterrupt " "Pin userSoftwareInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { userSoftwareInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 32 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { userSoftwareInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "machineExternalInterrupt " "Pin machineExternalInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { machineExternalInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 27 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { machineExternalInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "machineSoftwareInterrupt " "Pin machineSoftwareInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { machineSoftwareInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 29 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { machineSoftwareInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "machineTimerInterrupt " "Pin machineTimerInterrupt not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { machineTimerInterrupt } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 28 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { machineTimerInterrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[0\] " "Pin platformInterruptSignals\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[0] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[1\] " "Pin platformInterruptSignals\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[1] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[2\] " "Pin platformInterruptSignals\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[2] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[3\] " "Pin platformInterruptSignals\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[3] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[4\] " "Pin platformInterruptSignals\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[4] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[5\] " "Pin platformInterruptSignals\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[5] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[6\] " "Pin platformInterruptSignals\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[6] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[7\] " "Pin platformInterruptSignals\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[7] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[8\] " "Pin platformInterruptSignals\[8\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[8] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[9\] " "Pin platformInterruptSignals\[9\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[9] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[10\] " "Pin platformInterruptSignals\[10\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[10] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[11\] " "Pin platformInterruptSignals\[11\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[11] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[12\] " "Pin platformInterruptSignals\[12\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[12] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[13\] " "Pin platformInterruptSignals\[13\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[13] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[14\] " "Pin platformInterruptSignals\[14\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[14] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "platformInterruptSignals\[15\] " "Pin platformInterruptSignals\[15\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { platformInterruptSignals[15] } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 33 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { platformInterruptSignals[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[4\] " "Pin memDataIn\[4\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[4] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[4\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[7\] " "Pin memDataIn\[7\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[7] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[7\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[0\] " "Pin memDataIn\[0\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[0] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[0\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[6\] " "Pin memDataIn\[6\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[6] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[6\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[1\] " "Pin memDataIn\[1\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[1] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[1\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[3\] " "Pin memDataIn\[3\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[3] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[3\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[5\] " "Pin memDataIn\[5\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[5] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[5\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[2\] " "Pin memDataIn\[2\] not assigned to an exact location on the device" {  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { memDataIn[2] } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memDataIn\[2\]" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 22 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memDataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693397581977 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1693397581977 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1693397582697 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1693397582697 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1693397582697 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1693397582697 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aftab_core.sdc " "Synopsys Design Constraints File file not found: 'aftab_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693397582747 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1693397582778 "|aftab_core|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1693397582859 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693397582859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693397582859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1693397582859 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1693397582859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""}  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 19 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397583547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""}  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9093 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397583547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P25 (CLK6, LVDSCLK3p, Input)) " "Automatically promoted node rst (placed in PIN P25 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[0\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[0\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[11\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[11\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[8\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[8\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[4\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[4\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[3\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[3\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1610 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[7\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[7\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1606 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[17\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[17\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[16\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[16\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[19\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[19\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[18\] " "Destination node aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\|outRegBank\[18\]" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 39 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers|outRegBank[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 1595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1693397583547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397583547 ""}  } { { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/pin_planner.ppl" { rst } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 20 0 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397583547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397583549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 11420 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583549 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397583549 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 10381 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397583549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397583550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 11304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583550 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397583550 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9208 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397583550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1693397583551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1693397583551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1693397583551 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 0 { 0 ""} 0 9117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693397583551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693397584456 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693397584472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693397584474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693397584491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693397584514 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693397584531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693397584531 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693397584548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693397584696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1693397584713 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693397584713 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 3.3V 31 43 0 " "Number of I/O pins in group: 74 (unused VREF, 3.3V VCCIO, 31 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1693397584721 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1693397584721 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1693397584721 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1693397584723 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1693397584723 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1693397584723 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397584909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693397586764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397589726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693397590509 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693397592979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397592979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693397594072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/Bachelor Project/AFTAB_Processor_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1693397598577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693397598577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397599966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1693397599970 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1693397599970 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693397599970 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1693397600262 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693397600282 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[0\] 0 " "Pin \"memDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[1\] 0 " "Pin \"memDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[2\] 0 " "Pin \"memDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[3\] 0 " "Pin \"memDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[4\] 0 " "Pin \"memDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[5\] 0 " "Pin \"memDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[6\] 0 " "Pin \"memDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[7\] 0 " "Pin \"memDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[0\] 0 " "Pin \"memAddr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[1\] 0 " "Pin \"memAddr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[2\] 0 " "Pin \"memAddr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[3\] 0 " "Pin \"memAddr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[4\] 0 " "Pin \"memAddr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[5\] 0 " "Pin \"memAddr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[6\] 0 " "Pin \"memAddr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[7\] 0 " "Pin \"memAddr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[8\] 0 " "Pin \"memAddr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[9\] 0 " "Pin \"memAddr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[10\] 0 " "Pin \"memAddr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[11\] 0 " "Pin \"memAddr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[12\] 0 " "Pin \"memAddr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[13\] 0 " "Pin \"memAddr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[14\] 0 " "Pin \"memAddr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[15\] 0 " "Pin \"memAddr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[16\] 0 " "Pin \"memAddr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[17\] 0 " "Pin \"memAddr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[18\] 0 " "Pin \"memAddr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[19\] 0 " "Pin \"memAddr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[20\] 0 " "Pin \"memAddr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[21\] 0 " "Pin \"memAddr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[22\] 0 " "Pin \"memAddr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[23\] 0 " "Pin \"memAddr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[24\] 0 " "Pin \"memAddr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[25\] 0 " "Pin \"memAddr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[26\] 0 " "Pin \"memAddr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[27\] 0 " "Pin \"memAddr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[28\] 0 " "Pin \"memAddr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[29\] 0 " "Pin \"memAddr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[30\] 0 " "Pin \"memAddr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memAddr\[31\] 0 " "Pin \"memAddr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memRead 0 " "Pin \"memRead\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memWrite 0 " "Pin \"memWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "interruptProcessing 0 " "Pin \"interruptProcessing\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1693397600467 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1693397600467 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693397601771 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693397602338 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693397603894 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693397604585 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1693397604741 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1693397604978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.fit.smsg " "Generated suppressed messages file D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693397605842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693397607751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:43:27 2023 " "Processing ended: Wed Aug 30 16:43:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693397607751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693397607751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693397607751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693397607751 ""}
