#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jul 20 22:31:33 2020
# Process ID: 15344
# Log file: C:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.runs/synth_1/MIPSfpga_system_wrapper.vds
# Journal file: C:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPSfpga_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/My_Peripheral_project/ip_repo/PWM_w_Int_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/My_Peripheral_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 256.664 ; gain = 47.672
Command: synth_design -top MIPSfpga_system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RAMB4_S8 [c:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/RAMB4_S8.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RAMB4_S2 [c:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/RAMB4_S2.v:71]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module RAMB4_S16 [c:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/RAMB4_S16.v:71]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg0 is not allowed [c:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/pwm_w_int_v1_0/f86d7a2e/hdl/PWM_w_Int_v1_0_S00_AXI.v:107]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 331.492 ; gain = 160.512
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/23cdddee/hdl/src/vhdl/iic_pkg.vhd:208]
