Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/rew/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 11a620ad3bfa4c8c89757c5d1456f580 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pattern_tb_behav xil_defaultlib.test_pattern_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/rew/Documents/final_project/camera/camera.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_pattern_default
Compiling module xil_defaultlib.test_pattern_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pattern_tb_behav
