Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:04:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n Outputbuffer -lang vhdl -synth lse -bus_exp 7 -bb -arch xo3c00f -type ramdp -device LCMXO3LF-9400C -aaddr_width 10 -widtha 30 -baddr_width 8 -widthb 120 -anum_words 1024 -bnum_words 256 -outdataB REGISTERED -cascade -1 -resetmode SYNC -sync_reset -mem_init0 -writemodeA NORMAL -writemodeB NORMAL 
    Circuit name     : Outputbuffer
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
	Inputs       : DataInA[29:0], DataInB[119:0], AddressA[9:0], AddressB[7:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[29:0], QB[119:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : Outputbuffer.edn
    VHDL output      : Outputbuffer.vhd
    VHDL template    : Outputbuffer_tmpl.vhd
    VHDL testbench   : tb_Outputbuffer_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : Outputbuffer.srp
    Estimated Resource Usage:
            EBR : 15

END   SCUBA Module Synthesis

File: Outputbuffer.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


