Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:17:12 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 196 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                 1577        0.148        0.000                      0                 1577        3.000        0.000                       0                   531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.079        0.000                      0                 1577        0.148        0.000                      0                 1577        3.000        0.000                       0                   531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 1.372ns (21.188%)  route 5.103ns (78.812%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 f  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 f  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 f  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 f  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.892     6.444    multp1/out_tmp0_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.568 r  multp1/out_tmp_reg_i_25__1/O
                         net (fo=2, routed)           0.881     7.448    multp1/out_tmp_reg_i_25__1_n_0
    DSP48_X2Y26          DSP48E1                                      r  multp1/out_tmp_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    DSP48_X2Y26          DSP48E1                                      r  multp1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     7.527    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.372ns (21.745%)  route 4.937ns (78.255%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 r  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 r  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 r  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 r  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.741     6.292    fsm2/out_reg[2]_0
    SLICE_X40Y63         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  fsm2/out_tmp_reg_i_1__0/O
                         net (fo=53, routed)          0.866     7.282    multp1/p_0_in
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y66         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp1/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.372ns (21.745%)  route 4.937ns (78.255%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 r  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 r  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 r  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 r  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.741     6.292    fsm2/out_reg[2]_0
    SLICE_X40Y63         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  fsm2/out_tmp_reg_i_1__0/O
                         net (fo=53, routed)          0.866     7.282    multp1/p_0_in
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y66         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.372ns (21.745%)  route 4.937ns (78.255%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 r  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 r  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 r  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 r  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.741     6.292    fsm2/out_reg[2]_0
    SLICE_X40Y63         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  fsm2/out_tmp_reg_i_1__0/O
                         net (fo=53, routed)          0.866     7.282    multp1/p_0_in
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y66         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp1/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.372ns (21.745%)  route 4.937ns (78.255%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 r  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 r  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 r  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 r  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.741     6.292    fsm2/out_reg[2]_0
    SLICE_X40Y63         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  fsm2/out_tmp_reg_i_1__0/O
                         net (fo=53, routed)          0.866     7.282    multp1/p_0_in
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    SLICE_X36Y66         FDRE                                         r  multp1/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y66         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp1/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.398ns (21.823%)  route 5.008ns (78.177%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 f  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 f  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 f  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 f  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.927     6.478    multp1/out_tmp0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.150     6.628 r  multp1/out[31]_i_1__1/O
                         net (fo=32, routed)          0.751     7.379    v1/v1_write_en
    SLICE_X37Y61         FDRE                                         r  v1/out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    v1/clk
    SLICE_X37Y61         FDRE                                         r  v1/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y61         FDRE (Setup_fdre_C_CE)      -0.407     7.482    v1/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.398ns (21.823%)  route 5.008ns (78.177%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 f  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 f  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 f  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 f  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.927     6.478    multp1/out_tmp0_0
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.150     6.628 r  multp1/out[31]_i_1__1/O
                         net (fo=32, routed)          0.751     7.379    v1/v1_write_en
    SLICE_X37Y61         FDRE                                         r  v1/out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    v1/clk
    SLICE_X37Y61         FDRE                                         r  v1/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y61         FDRE (Setup_fdre_C_CE)      -0.407     7.482    v1/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 1.372ns (21.586%)  route 4.984ns (78.414%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 f  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 f  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 f  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 f  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          1.110     6.662    multp1/out_tmp0_0
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     6.786 r  multp1/out_tmp_reg_i_6__1/O
                         net (fo=1, routed)           0.543     7.329    multp1/out_tmp_reg_i_6__1_n_0
    DSP48_X2Y26          DSP48E1                                      r  multp1/out_tmp_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    DSP48_X2Y26          DSP48E1                                      r  multp1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.439    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.372ns (21.649%)  route 4.965ns (78.351%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 f  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 f  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 f  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 f  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          1.070     6.622    multp1/out_tmp0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.746 r  multp1/out_tmp_reg_i_12__1/O
                         net (fo=1, routed)           0.565     7.310    multp1/out_tmp_reg_i_12__1_n_0
    DSP48_X2Y26          DSP48E1                                      r  multp1/out_tmp_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    DSP48_X2Y26          DSP48E1                                      r  multp1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.439    multp1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 fsm12/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.372ns (21.947%)  route 4.879ns (78.053%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.973     0.973    fsm12/clk
    SLICE_X42Y57         FDRE                                         r  fsm12/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm12/out_reg[1]/Q
                         net (fo=24, routed)          1.037     2.528    fsm12/fsm12_out[1]
    SLICE_X41Y58         LUT5 (Prop_lut5_I3_O)        0.150     2.678 r  fsm12/out[3]_i_4__10/O
                         net (fo=10, routed)          0.584     3.262    fsm8/out_reg[0]_4
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.332     3.594 r  fsm8/C_addr1[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.886     4.480    fsm3/out_reg[3]_4
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.604 r  fsm3/C_addr1[3]_INST_0_i_1/O
                         net (fo=102, routed)         0.823     5.427    fsm2/F_write_data[0]_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.551 r  fsm2/C_addr1[2]_INST_0_i_1/O
                         net (fo=78, routed)          0.741     6.292    fsm2/out_reg[2]_0
    SLICE_X40Y63         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  fsm2/out_tmp_reg_i_1__0/O
                         net (fo=53, routed)          0.808     7.224    multp1/p_0_in
    SLICE_X36Y67         FDRE                                         r  multp1/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=533, unset)          0.924     7.924    multp1/clk
    SLICE_X36Y67         FDRE                                         r  multp1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y67         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 multp1/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp1/clk
    SLICE_X36Y65         FDRE                                         r  multp1/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp1/out_reg[21]/Q
                         net (fo=1, routed)           0.052     0.626    v1/Q[21]
    SLICE_X37Y65         FDRE                                         r  v1/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    v1/clk
    SLICE_X37Y65         FDRE                                         r  v1/out_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.047     0.479    v1/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp2/clk
    SLICE_X36Y51         FDRE                                         r  multp2/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp2/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.051     0.625    multp2/p_1_in[13]
    SLICE_X37Y51         FDRE                                         r  multp2/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    multp2/clk
    SLICE_X37Y51         FDRE                                         r  multp2/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.046     0.478    multp2/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 multp2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y49         FDRE                                         r  multp2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_reg[0]/Q
                         net (fo=1, routed)           0.101     0.652    v2/out[0]
    SLICE_X39Y49         FDRE                                         r  v2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    v2/clk
    SLICE_X39Y49         FDRE                                         r  v2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.070     0.502    v2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp0/clk
    SLICE_X37Y46         FDRE                                         r  multp0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.099     0.650    multp0/p_1_in[13]
    SLICE_X39Y45         FDRE                                         r  multp0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    multp0/clk
    SLICE_X39Y45         FDRE                                         r  multp0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.066     0.498    multp0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 multp2/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y51         FDRE                                         r  multp2/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_reg[4]/Q
                         net (fo=1, routed)           0.102     0.653    v2/out[4]
    SLICE_X38Y51         FDRE                                         r  v2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    v2/clk
    SLICE_X38Y51         FDRE                                         r  v2/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.063     0.495    v2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 multp2/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y51         FDRE                                         r  multp2/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_reg[6]/Q
                         net (fo=1, routed)           0.102     0.653    v2/out[6]
    SLICE_X38Y51         FDRE                                         r  v2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    v2/clk
    SLICE_X38Y51         FDRE                                         r  v2/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.063     0.495    v2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 multp0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp0/clk
    SLICE_X39Y45         FDRE                                         r  multp0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_reg[12]/Q
                         net (fo=1, routed)           0.110     0.661    v0/Q[12]
    SLICE_X39Y44         FDRE                                         r  v0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    v0/clk
    SLICE_X39Y44         FDRE                                         r  v0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 multp0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp0/clk
    SLICE_X39Y46         FDRE                                         r  multp0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    multp0/done_buf_reg[0]__0
    SLICE_X39Y47         FDRE                                         r  multp0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    multp0/clk
    SLICE_X39Y47         FDRE                                         r  multp0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 multp2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v2/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y49         FDRE                                         r  multp2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_reg[10]/Q
                         net (fo=1, routed)           0.101     0.652    v2/out[10]
    SLICE_X38Y49         FDRE                                         r  v2/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    v2/clk
    SLICE_X38Y49         FDRE                                         r  v2/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.059     0.491    v2/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 multp0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.410     0.410    multp0/clk
    SLICE_X39Y45         FDRE                                         r  multp0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_reg[9]/Q
                         net (fo=1, routed)           0.115     0.666    v0/Q[9]
    SLICE_X39Y43         FDRE                                         r  v0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.432     0.432    v0/clk
    SLICE_X39Y43         FDRE                                         r  v0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.072     0.504    v0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   multp2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   multp0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y25   multp1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   multp2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y45  multp0/out_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y46  multp0/out_tmp_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y44  multp0/out_tmp_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y45  multp0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  multp0/out_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  multp0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y44  multp0/out_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  multp0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  multp0/out_tmp_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  multp0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y47  multp0/out_tmp_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y45  multp0/out_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  multp0/out_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y42  multp0/out_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  multp0/out_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  multp0/out_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y44  multp0/out_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  multp0/out_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  multp0/out_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  multp0/out_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y47  multp0/out_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y45  multp0/out_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  multp0/out_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y42  multp0/out_tmp_reg[2]/C



