<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>clarkshen.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_endianness_converter</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:displayName>s_axis</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_strb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_user</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_dest</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_keep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:displayName>m_axis</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_strb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_user</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_dest</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_keep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">s_axis:m_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_endianness_converter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>95e96ce9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_endianness_converter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>95e96ce9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c679a074</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2cb14a15</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ready" xilinx:dependency="$HAS_READY = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_data" xilinx:dependency="$HAS_DATA = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_keep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_keep" xilinx:dependency="$HAS_KEEP = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_last" xilinx:dependency="$HAS_LAST = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_dest</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DEST_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_dest" xilinx:dependency="$HAS_DEST = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_user</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.USER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_user" xilinx:dependency="$HAS_USER = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_id" xilinx:dependency="$HAS_ID = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_strb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_strb" xilinx:dependency="$HAS_STRB = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_ready" xilinx:dependency="$HAS_READY = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_data" xilinx:dependency="$HAS_DATA = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_keep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_keep" xilinx:dependency="$HAS_KEEP = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_last" xilinx:dependency="$HAS_LAST = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_dest</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DEST_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_dest" xilinx:dependency="$HAS_DEST = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_user</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.USER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_user" xilinx:dependency="$HAS_USER = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_id" xilinx:dependency="$HAS_ID = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_strb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_strb" xilinx:dependency="$HAS_STRB = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_DATA</spirit:name>
        <spirit:displayName>Has Data</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_DATA">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_KEEP</spirit:name>
        <spirit:displayName>Has Keep</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_KEEP">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_LAST</spirit:name>
        <spirit:displayName>Has Last</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_LAST">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_READY</spirit:name>
        <spirit:displayName>Has Ready</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_READY">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_DEST</spirit:name>
        <spirit:displayName>Has Dest</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_DEST">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_USER</spirit:name>
        <spirit:displayName>Has User</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_USER">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_ID</spirit:name>
        <spirit:displayName>Has Id</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_ID">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_STRB</spirit:name>
        <spirit:displayName>Has Strb</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_STRB">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ID_WIDTH</spirit:name>
        <spirit:displayName>Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ID_WIDTH">1</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.ID_WIDTH">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEST_WIDTH</spirit:name>
        <spirit:displayName>Dest Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEST_WIDTH">1</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.DEST_WIDTH">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>USER_WIDTH</spirit:name>
        <spirit:displayName>User Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.USER_WIDTH">1</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.USER_WIDTH">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>axis_endianness_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_95e96ce9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>axis_endianness_converter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_endianness_converter_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c679a074</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/axis_endianness_converter_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axis_endianness_converter</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.DATA_WIDTH">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_DATA</spirit:name>
      <spirit:displayName>Enable Data</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_DATA">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_KEEP</spirit:name>
      <spirit:displayName>Enable Keep</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_KEEP">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_LAST</spirit:name>
      <spirit:displayName>Enable Last</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_LAST">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_READY</spirit:name>
      <spirit:displayName>Enable Ready</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_READY">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_DEST</spirit:name>
      <spirit:displayName>Enable Dest</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_DEST">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_USER</spirit:name>
      <spirit:displayName>Enable User</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_USER">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_ID</spirit:name>
      <spirit:displayName>Enable ID</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_ID">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_STRB</spirit:name>
      <spirit:displayName>Enable Strb</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_STRB">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ID_WIDTH</spirit:name>
      <spirit:displayName>Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ID_WIDTH">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.ID_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEST_WIDTH</spirit:name>
      <spirit:displayName>Dest Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEST_WIDTH">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.DEST_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_WIDTH</spirit:name>
      <spirit:displayName>User Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_WIDTH">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.USER_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_endianness_converter_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axis_endianness_converter</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>clarkshen</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://clarkshen.com</xilinx:vendorURL>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-06-05T19:00:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f02a78_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51027cac_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a641c95_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d924c6_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5d095f_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc3b4fa_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60417a23_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d513290_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fbc9d7_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2695d463_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706df53b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324e6bc3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5355a1cf_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fea6cc8_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577e8050_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35158071_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149ab6d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8d58e5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564bdf5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1987a62f_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48968dac_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596e74d7_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acc3cbf_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68dd2d56_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e57724_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eae9c3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4757c3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2132a4b5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56603b32_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b87c3fc_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce8f761_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c137486_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba80f61_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10afdd7f_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194efc8b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4950f14_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3f7b02_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f2f5e2_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec8156b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74721a4b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b21f54b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49dc8bb8_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fe6afb_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6e9450_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128b7a6a_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776ae7ac_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba9ae1e_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68deb6df_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76724257_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0c24d5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3414b717_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b82cb42_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3019db_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b05003_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52aadea9_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e78ad9d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d29ebd6_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117e4036_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19026c79_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1ba222_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5fe0f3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f81389d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695ea987_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159adbd2_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb1221c_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566d9076_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c9f3f5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5e06ef_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c84d42_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc16713_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5f3ebf_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4703eb_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381f8ad0_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6536a02c_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e6a248_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b50d8f2_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1c891_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59020235_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aeedc0_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72492fe3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a55ee6c_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb4124c_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd574be_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5796a18_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d210d1a_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55900c78_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fe7a31_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a73605e_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494c3f3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6165cd50_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7371c76b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e9319a_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e4cd62_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34978cb4_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772deb1e_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c30194_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3f453_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1936227b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdef3d5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4ff07d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc3401a_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5321dd75_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f0a57_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9c07f1_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab971d6_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265073ae_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f892747_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100dd317_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597678fe_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f25b9db_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@955922_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb4fe5f_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3540e7f0_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1462b35b_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f43b6d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d1db86_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390cc026_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26770d8e_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3b3532_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484a5f47_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd356c4_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdd5beb_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178cd6d3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254028c2_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b605fd_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74858b83_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3718abd6_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e58414c_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a99bba4_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac7fa3d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18605d0f_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0395c5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509624f5_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3203c86c_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e8691d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c11ca8_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af28f88_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c55e079_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33920864_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145a99a9_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f1d01e_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16662975_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7141a771_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc757f7_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adad10d_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f49101_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6ca323_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8c13b1_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac5cf84_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c34e6cc_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c98f3_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c70694_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44636b6e_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfafb04_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ac3c70_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28de5abc_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a23b01_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9d2db6_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4f1241_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570d8204_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fe4f5a_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6692a7c1_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c82514_ARCHIVE_LOCATION">/home/owl/git_repos/test100g/src/axis_endianness_converter</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a113822e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6822c3ff"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5ce397a1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0e4b59b2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1de7d73e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
