$date
	Wed Dec 03 17:49:04 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! e $end
$var wire 1 " g $end
$var wire 1 # l $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & clk $end
$scope module tester $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) clk $end
$var reg 1 * e $end
$var reg 1 + g $end
$var reg 1 , l $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
0)
0(
1'
0&
0%
1$
x#
x"
x!
$end
#5
0,
0#
0*
0!
1+
1"
1&
1)
#10
0&
0)
#15
1&
1)
#20
0&
0)
0$
0'
#25
1*
1!
0+
0"
1&
1)
#30
0&
0)
#35
1&
1)
#40
0&
0)
1%
1(
#45
1,
1#
0*
0!
1&
1)
#50
0&
0)
#55
1&
1)
#60
0&
0)
1$
1'
