

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_LOOP_LOAD_WTS'
================================================================
* Date:           Fri Dec 13 13:11:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.823 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_LOAD_WTS  |        2|        2|         1|          1|          1|     2|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      189|    -|
|Register             |        -|     -|       22|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       22|      251|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_438_p2              |         +|   0|  0|   9|           2|           1|
    |icmp_ln1027_fu_432_p2            |      icmp|   0|  0|   8|           2|           3|
    |conv_params_V_0_0_1_4_fu_476_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_0_0_1_fu_468_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_0_1_1_4_fu_500_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_0_1_1_fu_492_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_0_2_1_4_fu_524_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_0_2_1_fu_516_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_1_0_1_4_fu_548_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_1_0_1_fu_540_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_1_1_1_4_fu_572_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_1_1_1_fu_564_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_1_2_1_4_fu_596_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_1_2_1_fu_588_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_2_0_1_4_fu_620_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_2_0_1_fu_612_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_2_1_1_4_fu_644_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_2_1_1_fu_636_p3    |    select|   0|  0|   2|           1|           1|
    |conv_params_V_2_2_1_4_fu_668_p3  |    select|   0|  0|   2|           1|           1|
    |conv_params_V_2_2_1_fu_660_p3    |    select|   0|  0|   2|           1|           1|
    |p_Val2_s_fu_448_p3               |    select|   0|  0|   9|           1|           9|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  62|          23|          31|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                     |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_0_0_0_2_phi_fu_417_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_0_0_1_2_phi_fu_407_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_0_1_0_2_phi_fu_397_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_0_1_1_2_phi_fu_387_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_0_2_0_2_phi_fu_377_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_0_2_1_2_phi_fu_367_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_1_0_0_2_phi_fu_357_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_1_0_1_2_phi_fu_347_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_1_1_0_2_phi_fu_337_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_1_1_1_2_phi_fu_327_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_1_2_0_2_phi_fu_317_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_1_2_1_2_phi_fu_307_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_2_0_0_2_phi_fu_297_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_2_0_1_2_phi_fu_287_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_2_1_0_2_phi_fu_277_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_2_1_1_2_phi_fu_267_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_2_2_0_2_phi_fu_257_p4  |   9|          2|    1|          2|
    |ap_phi_mux_conv_params_V_2_2_1_2_phi_fu_247_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_V                            |   9|          2|    2|          4|
    |m_V_2_fu_120                                    |   9|          2|    2|          4|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 189|         42|   23|         46|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  1|   0|    1|          0|
    |ap_done_reg                    |  1|   0|    1|          0|
    |conv_params_V_0_0_0_2_reg_414  |  1|   0|    1|          0|
    |conv_params_V_0_0_1_2_reg_404  |  1|   0|    1|          0|
    |conv_params_V_0_1_0_2_reg_394  |  1|   0|    1|          0|
    |conv_params_V_0_1_1_2_reg_384  |  1|   0|    1|          0|
    |conv_params_V_0_2_0_2_reg_374  |  1|   0|    1|          0|
    |conv_params_V_0_2_1_2_reg_364  |  1|   0|    1|          0|
    |conv_params_V_1_0_0_2_reg_354  |  1|   0|    1|          0|
    |conv_params_V_1_0_1_2_reg_344  |  1|   0|    1|          0|
    |conv_params_V_1_1_0_2_reg_334  |  1|   0|    1|          0|
    |conv_params_V_1_1_1_2_reg_324  |  1|   0|    1|          0|
    |conv_params_V_1_2_0_2_reg_314  |  1|   0|    1|          0|
    |conv_params_V_1_2_1_2_reg_304  |  1|   0|    1|          0|
    |conv_params_V_2_0_0_2_reg_294  |  1|   0|    1|          0|
    |conv_params_V_2_0_1_2_reg_284  |  1|   0|    1|          0|
    |conv_params_V_2_1_0_2_reg_274  |  1|   0|    1|          0|
    |conv_params_V_2_1_1_2_reg_264  |  1|   0|    1|          0|
    |conv_params_V_2_2_0_2_reg_254  |  1|   0|    1|          0|
    |conv_params_V_2_2_1_2_reg_244  |  1|   0|    1|          0|
    |m_V_2_fu_120                   |  2|   0|    2|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          | 22|   0|   22|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_LOOP_LOAD_WTS|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_LOOP_LOAD_WTS|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_LOOP_LOAD_WTS|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_LOOP_LOAD_WTS|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_LOOP_LOAD_WTS|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_LOOP_LOAD_WTS|  return value|
|conv_params_V_2_2_1_1             |   in|    1|     ap_none|            conv_params_V_2_2_1_1|        scalar|
|conv_params_V_2_2_0_1             |   in|    1|     ap_none|            conv_params_V_2_2_0_1|        scalar|
|conv_params_V_2_1_1_1             |   in|    1|     ap_none|            conv_params_V_2_1_1_1|        scalar|
|conv_params_V_2_1_0_1             |   in|    1|     ap_none|            conv_params_V_2_1_0_1|        scalar|
|conv_params_V_2_0_1_1             |   in|    1|     ap_none|            conv_params_V_2_0_1_1|        scalar|
|conv_params_V_2_0_0_1             |   in|    1|     ap_none|            conv_params_V_2_0_0_1|        scalar|
|conv_params_V_1_2_1_1             |   in|    1|     ap_none|            conv_params_V_1_2_1_1|        scalar|
|conv_params_V_1_2_0_1             |   in|    1|     ap_none|            conv_params_V_1_2_0_1|        scalar|
|conv_params_V_1_1_1_1             |   in|    1|     ap_none|            conv_params_V_1_1_1_1|        scalar|
|conv_params_V_1_1_0_1             |   in|    1|     ap_none|            conv_params_V_1_1_0_1|        scalar|
|conv_params_V_1_0_1_1             |   in|    1|     ap_none|            conv_params_V_1_0_1_1|        scalar|
|conv_params_V_1_0_0_1             |   in|    1|     ap_none|            conv_params_V_1_0_0_1|        scalar|
|conv_params_V_0_2_1_1             |   in|    1|     ap_none|            conv_params_V_0_2_1_1|        scalar|
|conv_params_V_0_2_0_1             |   in|    1|     ap_none|            conv_params_V_0_2_0_1|        scalar|
|conv_params_V_0_1_1_1             |   in|    1|     ap_none|            conv_params_V_0_1_1_1|        scalar|
|conv_params_V_0_1_0_1             |   in|    1|     ap_none|            conv_params_V_0_1_0_1|        scalar|
|conv_params_V_0_0_1_1             |   in|    1|     ap_none|            conv_params_V_0_0_1_1|        scalar|
|conv_params_V_0_0_0_1             |   in|    1|     ap_none|            conv_params_V_0_0_0_1|        scalar|
|wt_word_buffer_V_1_2_reload       |   in|    9|     ap_none|      wt_word_buffer_V_1_2_reload|        scalar|
|wt_word_buffer_V_0_2_reload       |   in|    9|     ap_none|      wt_word_buffer_V_0_2_reload|        scalar|
|conv_params_V_2_2_1_2_out         |  out|    1|      ap_vld|        conv_params_V_2_2_1_2_out|       pointer|
|conv_params_V_2_2_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_2_2_1_2_out|       pointer|
|conv_params_V_2_2_0_2_out         |  out|    1|      ap_vld|        conv_params_V_2_2_0_2_out|       pointer|
|conv_params_V_2_2_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_2_2_0_2_out|       pointer|
|conv_params_V_2_1_1_2_out         |  out|    1|      ap_vld|        conv_params_V_2_1_1_2_out|       pointer|
|conv_params_V_2_1_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_2_1_1_2_out|       pointer|
|conv_params_V_2_1_0_2_out         |  out|    1|      ap_vld|        conv_params_V_2_1_0_2_out|       pointer|
|conv_params_V_2_1_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_2_1_0_2_out|       pointer|
|conv_params_V_2_0_1_2_out         |  out|    1|      ap_vld|        conv_params_V_2_0_1_2_out|       pointer|
|conv_params_V_2_0_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_2_0_1_2_out|       pointer|
|conv_params_V_2_0_0_2_out         |  out|    1|      ap_vld|        conv_params_V_2_0_0_2_out|       pointer|
|conv_params_V_2_0_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_2_0_0_2_out|       pointer|
|conv_params_V_1_2_1_2_out         |  out|    1|      ap_vld|        conv_params_V_1_2_1_2_out|       pointer|
|conv_params_V_1_2_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_1_2_1_2_out|       pointer|
|conv_params_V_1_2_0_2_out         |  out|    1|      ap_vld|        conv_params_V_1_2_0_2_out|       pointer|
|conv_params_V_1_2_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_1_2_0_2_out|       pointer|
|conv_params_V_1_1_1_2_out         |  out|    1|      ap_vld|        conv_params_V_1_1_1_2_out|       pointer|
|conv_params_V_1_1_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_1_1_1_2_out|       pointer|
|conv_params_V_1_1_0_2_out         |  out|    1|      ap_vld|        conv_params_V_1_1_0_2_out|       pointer|
|conv_params_V_1_1_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_1_1_0_2_out|       pointer|
|conv_params_V_1_0_1_2_out         |  out|    1|      ap_vld|        conv_params_V_1_0_1_2_out|       pointer|
|conv_params_V_1_0_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_1_0_1_2_out|       pointer|
|conv_params_V_1_0_0_2_out         |  out|    1|      ap_vld|        conv_params_V_1_0_0_2_out|       pointer|
|conv_params_V_1_0_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_1_0_0_2_out|       pointer|
|conv_params_V_0_2_1_2_out         |  out|    1|      ap_vld|        conv_params_V_0_2_1_2_out|       pointer|
|conv_params_V_0_2_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_0_2_1_2_out|       pointer|
|conv_params_V_0_2_0_2_out         |  out|    1|      ap_vld|        conv_params_V_0_2_0_2_out|       pointer|
|conv_params_V_0_2_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_0_2_0_2_out|       pointer|
|conv_params_V_0_1_1_2_out         |  out|    1|      ap_vld|        conv_params_V_0_1_1_2_out|       pointer|
|conv_params_V_0_1_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_0_1_1_2_out|       pointer|
|conv_params_V_0_1_0_2_out         |  out|    1|      ap_vld|        conv_params_V_0_1_0_2_out|       pointer|
|conv_params_V_0_1_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_0_1_0_2_out|       pointer|
|conv_params_V_0_0_1_2_out         |  out|    1|      ap_vld|        conv_params_V_0_0_1_2_out|       pointer|
|conv_params_V_0_0_1_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_0_0_1_2_out|       pointer|
|conv_params_V_0_0_0_2_out         |  out|    1|      ap_vld|        conv_params_V_0_0_0_2_out|       pointer|
|conv_params_V_0_0_0_2_out_ap_vld  |  out|    1|      ap_vld|        conv_params_V_0_0_0_2_out|       pointer|
+----------------------------------+-----+-----+------------+---------------------------------+--------------+

