autoidx 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_verilog_tutorial_escape_id.v:3.1-14.10"
module \1dff
  attribute \src "asicworld/verilog/code_verilog_tutorial_escape_id.v:11.10-11.14"
  wire input 4 \cl$k
  attribute \src "asicworld/verilog/code_verilog_tutorial_escape_id.v:11.7-11.8"
  wire input 3 \d
  attribute \src "asicworld/verilog/code_verilog_tutorial_escape_id.v:12.8-12.9"
  wire output 1 \q
  attribute \src "asicworld/verilog/code_verilog_tutorial_escape_id.v:12.11-12.14"
  wire output 2 \q~
  attribute \src "asicworld/verilog/code_verilog_tutorial_escape_id.v:11.16-11.23"
  wire input 5 \reset*
end
