{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:35:32 2008 " "Info: Processing started: Tue Nov 11 11:35:32 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux2~594 " "Warning: Node \"drawBackground:draw_background\|Mux2~594\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "main_D.PAINT_BACKGROUND~44 " "Warning: Node \"main_D.PAINT_BACKGROUND~44\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux2~593 " "Warning: Node \"drawBackground:draw_background\|Mux2~593\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux7~337 " "Warning: Node \"drawBackground:draw_background\|Mux7~337\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux8~52 " "Warning: Node \"drawBackground:draw_background\|Mux8~52\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux0~117 " "Warning: Node \"drawBackground:draw_background\|Mux0~117\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux7~336 " "Warning: Node \"drawBackground:draw_background\|Mux7~336\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux1~150 " "Warning: Node \"drawBackground:draw_background\|Mux1~150\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~porta_address_reg11 32.915 ns " "Info: Slack time is 32.915 ns for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~porta_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "141.14 MHz 7.085 ns " "Info: Fmax is 141.14 MHz (period= 7.085 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.777 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.777 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.642 ns " "Info: + Latch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.062 ns + Largest " "Info: + Largest clock skew is 0.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.690 ns + Shortest memory " "Info: + Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination memory is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.661 ns) 2.690 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~porta_address_reg11 3 MEM M4K_X52_Y29 1 " "Info: 3: + IC(0.938 ns) + CELL(0.661 ns) = 2.690 ns; Loc. = M4K_X52_Y29; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 302 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.57 % ) " "Info: Total cell delay = 0.661 ns ( 24.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.029 ns ( 75.43 % ) " "Info: Total interconnect delay = 2.029 ns ( 75.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } { 0.000ns 1.091ns 0.938ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.628 ns - Longest register " "Info: - Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.628 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\] 3 REG LCFF_X38_Y25_N13 8 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X38_Y25_N13; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } { 0.000ns 1.091ns 0.938ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 302 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } { 0.000ns 1.091ns 0.938ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.862 ns - Longest register memory " "Info: - Longest register to memory delay is 6.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\] 1 REG LCFF_X38_Y25_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y25_N13; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|yCounter[5] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.414 ns) 1.194 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~99 2 COMB LCCOMB_X37_Y25_N8 2 " "Info: 2: + IC(0.780 ns) + CELL(0.414 ns) = 1.194 ns; Loc. = LCCOMB_X37_Y25_N8; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~99'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[5] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.265 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~101 3 COMB LCCOMB_X37_Y25_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.265 ns; Loc. = LCCOMB_X37_Y25_N10; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.336 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~103 4 COMB LCCOMB_X37_Y25_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.336 ns; Loc. = LCCOMB_X37_Y25_N12; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.495 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~105 5 COMB LCCOMB_X37_Y25_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.495 ns; Loc. = LCCOMB_X37_Y25_N14; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~105'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.905 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~106 6 COMB LCCOMB_X37_Y25_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.905 ns; Loc. = LCCOMB_X37_Y25_N16; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~106'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.414 ns) 2.770 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~64 7 COMB LCCOMB_X36_Y25_N24 2 " "Info: 7: + IC(0.451 ns) + CELL(0.414 ns) = 2.770 ns; Loc. = LCCOMB_X36_Y25_N24; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~64'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.841 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~66 8 COMB LCCOMB_X36_Y25_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.841 ns; Loc. = LCCOMB_X36_Y25_N26; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~66'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.251 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~67 9 COMB LCCOMB_X36_Y25_N28 6 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.251 ns; Loc. = LCCOMB_X36_Y25_N28; Fanout = 6; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~67'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.371 ns) 3.924 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a\|w_anode262w\[2\]~46 10 COMB LCCOMB_X36_Y25_N6 36 " "Info: 10: + IC(0.302 ns) + CELL(0.371 ns) = 3.924 ns; Loc. = LCCOMB_X36_Y25_N6; Fanout = 36; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a\|w_anode262w\[2\]~46'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~46 } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "W:/quartus/project/main_state_machine/db/decode_6oa.tdf" 35 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.632 ns) 6.862 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~porta_address_reg11 11 MEM M4K_X52_Y29 1 " "Info: 11: + IC(2.306 ns) + CELL(0.632 ns) = 6.862 ns; Loc. = M4K_X52_Y29; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~46 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 302 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 44.05 % ) " "Info: Total cell delay = 3.023 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.839 ns ( 55.95 % ) " "Info: Total interconnect delay = 3.839 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.862 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[5] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~46 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.862 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[5] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~46 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } { 0.000ns 0.780ns 0.000ns 0.000ns 0.000ns 0.000ns 0.451ns 0.000ns 0.000ns 0.302ns 2.306ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.371ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } { 0.000ns 1.091ns 0.938ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[5] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.862 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[5] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~46 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.862 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[5] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~99 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~101 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~103 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~105 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~106 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~64 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~66 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|decode_6oa:decode_a|w_anode262w[2]~46 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~porta_address_reg11 } { 0.000ns 0.780ns 0.000ns 0.000ns 0.000ns 0.000ns 0.451ns 0.000ns 0.000ns 0.302ns 2.306ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.410ns 0.371ns 0.632ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[2\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~portb_datain_reg0 8.646 ns " "Info: Slack time is 8.646 ns for clock \"CLOCK_50\" between source register \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[2\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~portb_datain_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "88.07 MHz 11.354 ns " "Info: Fmax is 88.07 MHz (period= 11.354 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.754 ns + Largest register memory " "Info: + Largest register to memory requirement is 19.754 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns + Largest " "Info: + Largest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.729 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.673 ns) 2.729 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~portb_datain_reg0 3 MEM M4K_X52_Y29 1 " "Info: 3: + IC(0.939 ns) + CELL(0.673 ns) = 2.729 ns; Loc. = M4K_X52_Y29; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~portb_datain_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 302 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 61.27 % ) " "Info: Total cell delay = 1.672 ns ( 61.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 38.73 % ) " "Info: Total interconnect delay = 1.057 ns ( 38.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } { 0.000ns 0.000ns 0.118ns 0.939ns } { 0.000ns 0.999ns 0.000ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.690 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[2\] 3 REG LCFF_X29_Y22_N17 7 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X29_Y22_N17; Fanout = 7; REG Node = 'drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } { 0.000ns 0.000ns 0.118ns 0.939ns } { 0.000ns 0.999ns 0.000ns 0.673ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 302 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } { 0.000ns 0.000ns 0.118ns 0.939ns } { 0.000ns 0.999ns 0.000ns 0.673ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.108 ns - Longest register memory " "Info: - Longest register to memory delay is 11.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[2\] 1 REG LCFF_X29_Y22_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y22_N17; Fanout = 7; REG Node = 'drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.275 ns) 0.595 ns drawBackground:draw_background\|Equal0~91 2 COMB LCCOMB_X29_Y22_N10 2 " "Info: 2: + IC(0.320 ns) + CELL(0.275 ns) = 0.595 ns; Loc. = LCCOMB_X29_Y22_N10; Fanout = 2; COMB Node = 'drawBackground:draw_background\|Equal0~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] drawBackground:draw_background|Equal0~91 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.150 ns) 1.442 ns drawBackground:draw_background\|Equal0~92 3 COMB LCCOMB_X29_Y22_N26 2 " "Info: 3: + IC(0.697 ns) + CELL(0.150 ns) = 1.442 ns; Loc. = LCCOMB_X29_Y22_N26; Fanout = 2; COMB Node = 'drawBackground:draw_background\|Equal0~92'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { drawBackground:draw_background|Equal0~91 drawBackground:draw_background|Equal0~92 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.839 ns drawBackground:draw_background\|Mux1~149 4 COMB LCCOMB_X29_Y22_N30 5 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 1.839 ns; Loc. = LCCOMB_X29_Y22_N30; Fanout = 5; COMB Node = 'drawBackground:draw_background\|Mux1~149'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { drawBackground:draw_background|Equal0~92 drawBackground:draw_background|Mux1~149 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.123 ns) 5.962 ns drawBackground:draw_background\|Mux0~117 5 COMB LOOP LCCOMB_X30_Y22_N20 9 " "Info: 5: + IC(0.000 ns) + CELL(4.123 ns) = 5.962 ns; Loc. = LCCOMB_X30_Y22_N20; Fanout = 9; COMB LOOP Node = 'drawBackground:draw_background\|Mux0~117'" { { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux7~336 LCCOMB_X30_Y22_N22 " "Info: Loc. = LCCOMB_X30_Y22_N22; Node \"drawBackground:draw_background\|Mux7~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux0~117 LCCOMB_X30_Y22_N20 " "Info: Loc. = LCCOMB_X30_Y22_N20; Node \"drawBackground:draw_background\|Mux0~117\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~117 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux7~337 LCCOMB_X30_Y22_N28 " "Info: Loc. = LCCOMB_X30_Y22_N28; Node \"drawBackground:draw_background\|Mux7~337\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~337 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~150 LCCOMB_X30_Y22_N30 " "Info: Loc. = LCCOMB_X30_Y22_N30; Node \"drawBackground:draw_background\|Mux1~150\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux8~52 LCCOMB_X30_Y22_N18 " "Info: Loc. = LCCOMB_X30_Y22_N18; Node \"drawBackground:draw_background\|Mux8~52\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux8~52 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~336 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~117 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~337 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~150 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux8~52 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { drawBackground:draw_background|Mux1~149 drawBackground:draw_background|Mux0~117 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.405 ns) 8.367 ns drawBackground:draw_background\|Mux2~594 6 COMB LOOP LCCOMB_X29_Y22_N2 9 " "Info: 6: + IC(0.000 ns) + CELL(2.405 ns) = 8.367 ns; Loc. = LCCOMB_X29_Y22_N2; Fanout = 9; COMB LOOP Node = 'drawBackground:draw_background\|Mux2~594'" { { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~594 LCCOMB_X29_Y22_N2 " "Info: Loc. = LCCOMB_X29_Y22_N2; Node \"drawBackground:draw_background\|Mux2~594\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~594 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~593 LCCOMB_X30_Y22_N0 " "Info: Loc. = LCCOMB_X30_Y22_N0; Node \"drawBackground:draw_background\|Mux2~593\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~593 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "main_D.PAINT_BACKGROUND~44 LCCOMB_X30_Y22_N2 " "Info: Loc. = LCCOMB_X30_Y22_N2; Node \"main_D.PAINT_BACKGROUND~44\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux7~337 LCCOMB_X30_Y22_N28 " "Info: Loc. = LCCOMB_X30_Y22_N28; Node \"drawBackground:draw_background\|Mux7~337\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~337 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~150 LCCOMB_X30_Y22_N30 " "Info: Loc. = LCCOMB_X30_Y22_N30; Node \"drawBackground:draw_background\|Mux1~150\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux8~52 LCCOMB_X30_Y22_N18 " "Info: Loc. = LCCOMB_X30_Y22_N18; Node \"drawBackground:draw_background\|Mux8~52\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux8~52 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux7~336 LCCOMB_X30_Y22_N22 " "Info: Loc. = LCCOMB_X30_Y22_N22; Node \"drawBackground:draw_background\|Mux7~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux0~117 LCCOMB_X30_Y22_N20 " "Info: Loc. = LCCOMB_X30_Y22_N20; Node \"drawBackground:draw_background\|Mux0~117\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~117 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~594 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~593 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~44 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~337 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~150 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux8~52 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~336 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~117 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { drawBackground:draw_background|Mux0~117 drawBackground:draw_background|Mux2~594 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 8.815 ns drawBackground:draw_background\|color\[1\]~718 7 COMB LCCOMB_X29_Y22_N22 5 " "Info: 7: + IC(0.298 ns) + CELL(0.150 ns) = 8.815 ns; Loc. = LCCOMB_X29_Y22_N22; Fanout = 5; COMB Node = 'drawBackground:draw_background\|color\[1\]~718'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { drawBackground:draw_background|Mux2~594 drawBackground:draw_background|color[1]~718 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.107 ns) 11.108 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~portb_datain_reg0 8 MEM M4K_X52_Y29 1 " "Info: 8: + IC(2.186 ns) + CELL(0.107 ns) = 11.108 ns; Loc. = M4K_X52_Y29; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a7~portb_datain_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { drawBackground:draw_background|color[1]~718 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 302 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.360 ns ( 66.26 % ) " "Info: Total cell delay = 7.360 ns ( 66.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.748 ns ( 33.74 % ) " "Info: Total interconnect delay = 3.748 ns ( 33.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.108 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] drawBackground:draw_background|Equal0~91 drawBackground:draw_background|Equal0~92 drawBackground:draw_background|Mux1~149 drawBackground:draw_background|Mux0~117 drawBackground:draw_background|Mux2~594 drawBackground:draw_background|color[1]~718 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.108 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] drawBackground:draw_background|Equal0~91 drawBackground:draw_background|Equal0~92 drawBackground:draw_background|Mux1~149 drawBackground:draw_background|Mux0~117 drawBackground:draw_background|Mux2~594 drawBackground:draw_background|color[1]~718 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } { 0.000ns 0.320ns 0.697ns 0.247ns 0.000ns 0.000ns 0.298ns 2.186ns } { 0.000ns 0.275ns 0.150ns 0.150ns 4.123ns 2.405ns 0.150ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } { 0.000ns 0.000ns 0.118ns 0.939ns } { 0.000ns 0.999ns 0.000ns 0.673ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.108 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] drawBackground:draw_background|Equal0~91 drawBackground:draw_background|Equal0~92 drawBackground:draw_background|Mux1~149 drawBackground:draw_background|Mux0~117 drawBackground:draw_background|Mux2~594 drawBackground:draw_background|color[1]~718 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.108 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2] drawBackground:draw_background|Equal0~91 drawBackground:draw_background|Equal0~92 drawBackground:draw_background|Mux1~149 drawBackground:draw_background|Mux0~117 drawBackground:draw_background|Mux2~594 drawBackground:draw_background|color[1]~718 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a7~portb_datain_reg0 } { 0.000ns 0.320ns 0.697ns 0.247ns 0.000ns 0.000ns 0.298ns 2.186ns } { 0.000ns 0.275ns 0.150ns 0.150ns 4.123ns 2.405ns 0.150ns 0.107ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\] register vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\] 801 ps " "Info: Minimum slack time is 801 ps for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]\" and destination register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.817 ns + Shortest register register " "Info: + Shortest register to register delay is 0.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\] 1 REG LCFF_X38_Y25_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y25_N5; Fanout = 4; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.420 ns) 0.733 ns vga_adapter:VGA\|vga_controller:controller\|Add1~122 2 COMB LCCOMB_X38_Y25_N4 1 " "Info: 2: + IC(0.313 ns) + CELL(0.420 ns) = 0.733 ns; Loc. = LCCOMB_X38_Y25_N4; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|Add1~122'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[1] vga_adapter:VGA|vga_controller:controller|Add1~122 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.817 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\] 3 REG LCFF_X38_Y25_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.817 ns; Loc. = LCFF_X38_Y25_N5; Fanout = 4; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_adapter:VGA|vga_controller:controller|Add1~122 vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 61.69 % ) " "Info: Total cell delay = 0.504 ns ( 61.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 38.31 % ) " "Info: Total interconnect delay = 0.313 ns ( 38.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[1] vga_adapter:VGA|vga_controller:controller|Add1~122 vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.817 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[1] vga_adapter:VGA|vga_controller:controller|Add1~122 vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.628 ns + Longest register " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.628 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\] 3 REG LCFF_X38_Y25_N5 4 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X38_Y25_N5; Fanout = 4; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.628 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\] 3 REG LCFF_X38_Y25_N5 4 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X38_Y25_N5; Fanout = 4; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[1] vga_adapter:VGA|vga_controller:controller|Add1~122 vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.817 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[1] vga_adapter:VGA|vga_controller:controller|Add1~122 vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[1] } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register main_Q.DOSTUFF register main_Q.DOSTUFF 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"main_Q.DOSTUFF\" and destination register \"main_Q.DOSTUFF\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_Q.DOSTUFF 1 REG LCFF_X30_Y22_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y22_N3; Fanout = 3; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns main_D.PAINT_BACKGROUND~44 2 COMB LOOP LCCOMB_X30_Y22_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y22_N2; Fanout = 3; COMB LOOP Node = 'main_D.PAINT_BACKGROUND~44'" { { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~594 LCCOMB_X29_Y22_N2 " "Info: Loc. = LCCOMB_X29_Y22_N2; Node \"drawBackground:draw_background\|Mux2~594\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~594 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~593 LCCOMB_X30_Y22_N0 " "Info: Loc. = LCCOMB_X30_Y22_N0; Node \"drawBackground:draw_background\|Mux2~593\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~593 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "main_D.PAINT_BACKGROUND~44 LCCOMB_X30_Y22_N2 " "Info: Loc. = LCCOMB_X30_Y22_N2; Node \"main_D.PAINT_BACKGROUND~44\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux7~337 LCCOMB_X30_Y22_N28 " "Info: Loc. = LCCOMB_X30_Y22_N28; Node \"drawBackground:draw_background\|Mux7~337\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~337 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~150 LCCOMB_X30_Y22_N30 " "Info: Loc. = LCCOMB_X30_Y22_N30; Node \"drawBackground:draw_background\|Mux1~150\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~150 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux8~52 LCCOMB_X30_Y22_N18 " "Info: Loc. = LCCOMB_X30_Y22_N18; Node \"drawBackground:draw_background\|Mux8~52\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux8~52 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux7~336 LCCOMB_X30_Y22_N22 " "Info: Loc. = LCCOMB_X30_Y22_N22; Node \"drawBackground:draw_background\|Mux7~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux0~117 LCCOMB_X30_Y22_N20 " "Info: Loc. = LCCOMB_X30_Y22_N20; Node \"drawBackground:draw_background\|Mux0~117\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~117 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~594 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~593 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.PAINT_BACKGROUND~44 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~337 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~150 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux8~52 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 232 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux7~336 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux0~117 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~44 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns main_Q.DOSTUFF 3 REG LCFF_X30_Y22_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y22_N3; Fanout = 3; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { main_D.PAINT_BACKGROUND~44 main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~44 main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~44 main_Q.DOSTUFF } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns main_Q.DOSTUFF 3 REG LCFF_X30_Y22_N3 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X30_Y22_N3; Fanout = 3; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.691 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns main_Q.DOSTUFF 3 REG LCFF_X30_Y22_N3 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X30_Y22_N3; Fanout = 3; REG Node = 'main_Q.DOSTUFF'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~44 main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { main_Q.DOSTUFF main_D.PAINT_BACKGROUND~44 main_Q.DOSTUFF } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DOSTUFF } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DOSTUFF } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] KEY\[3\] CLOCK_50 5.465 ns register " "Info: tsu for register \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 5.465 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.192 ns + Longest pin register " "Info: + Longest pin to register delay is 8.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.164 ns) + CELL(0.271 ns) 7.297 ns comb~0 2 COMB LCCOMB_X30_Y22_N24 7 " "Info: 2: + IC(6.164 ns) + CELL(0.271 ns) = 7.297 ns; Loc. = LCCOMB_X30_Y22_N24; Fanout = 7; COMB Node = 'comb~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { KEY[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.660 ns) 8.192 ns counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X30_Y22_N5 4 " "Info: 3: + IC(0.235 ns) + CELL(0.660 ns) = 8.192 ns; Loc. = LCFF_X30_Y22_N5; Fanout = 4; REG Node = 'counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.793 ns ( 21.89 % ) " "Info: Total cell delay = 1.793 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.399 ns ( 78.11 % ) " "Info: Total interconnect delay = 6.399 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { KEY[3] comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { KEY[3] KEY[3]~combout comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 6.164ns 0.235ns } { 0.000ns 0.862ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X30_Y22_N5 4 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X30_Y22_N5; Fanout = 4; REG Node = 'counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { KEY[3] comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { KEY[3] KEY[3]~combout comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 6.164ns 0.235ns } { 0.000ns 0.862ns 0.271ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[0\] vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11 8.518 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[0\]\" through memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11\" is 8.518 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.663 ns + Longest memory " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.635 ns) 2.663 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11 3 MEM M4K_X52_Y25 1 " "Info: 3: + IC(0.937 ns) + CELL(0.635 ns) = 2.663 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 438 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.85 % ) " "Info: Total cell delay = 0.635 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.028 ns ( 76.15 % ) " "Info: Total interconnect delay = 2.028 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 } { 0.000ns 1.091ns 0.937ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 438 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.004 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11 1 MEM M4K_X52_Y25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|ram_block2a11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 438 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.272 ns) + CELL(0.419 ns) 2.779 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~40 2 COMB LCCOMB_X27_Y29_N24 1 " "Info: 2: + IC(2.272 ns) + CELL(0.419 ns) = 2.779 ns; Loc. = LCCOMB_X27_Y29_N24; Fanout = 1; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~40'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~40 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mux_hib.tdf" 52 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 3.306 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|muxlut_result2w~78 3 COMB LCCOMB_X27_Y29_N12 10 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 3.306 ns; Loc. = LCCOMB_X27_Y29_N12; Fanout = 10; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\|muxlut_result2w~78'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result2w~78 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mux_hib.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.798 ns) 8.004 ns VGA_R\[0\] 4 PIN PIN_C8 0 " "Info: 4: + IC(1.900 ns) + CELL(2.798 ns) = 8.004 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'VGA_R\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result2w~78 VGA_R[0] } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.580 ns ( 44.73 % ) " "Info: Total cell delay = 3.580 ns ( 44.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.424 ns ( 55.27 % ) " "Info: Total interconnect delay = 4.424 ns ( 55.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result2w~78 VGA_R[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result2w~78 VGA_R[0] } { 0.000ns 2.272ns 0.252ns 1.900ns } { 0.088ns 0.419ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 } { 0.000ns 1.091ns 0.937ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.004 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result2w~78 VGA_R[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.004 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|ram_block2a11 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~40 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_mvh1:auto_generated|altsyncram_mps1:altsyncram1|mux_hib:mux5|muxlut_result2w~78 VGA_R[0] } { 0.000ns 2.272ns 0.252ns 1.900ns } { 0.088ns 0.419ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] KEY\[3\] CLOCK_50 -5.235 ns register " "Info: th for register \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -5.235 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 294 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 294; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X30_Y22_N5 4 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X30_Y22_N5; Fanout = 4; REG Node = 'counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.192 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.164 ns) + CELL(0.271 ns) 7.297 ns comb~0 2 COMB LCCOMB_X30_Y22_N24 7 " "Info: 2: + IC(6.164 ns) + CELL(0.271 ns) = 7.297 ns; Loc. = LCCOMB_X30_Y22_N24; Fanout = 7; COMB Node = 'comb~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { KEY[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.660 ns) 8.192 ns counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X30_Y22_N5 4 " "Info: 3: + IC(0.235 ns) + CELL(0.660 ns) = 8.192 ns; Loc. = LCFF_X30_Y22_N5; Fanout = 4; REG Node = 'counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.793 ns ( 21.89 % ) " "Info: Total cell delay = 1.793 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.399 ns ( 78.11 % ) " "Info: Total interconnect delay = 6.399 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { KEY[3] comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { KEY[3] KEY[3]~combout comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 6.164ns 0.235ns } { 0.000ns 0.862ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { KEY[3] comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.192 ns" { KEY[3] KEY[3]~combout comb~0 counter32b:position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 6.164ns 0.235ns } { 0.000ns 0.862ns 0.271ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:35:39 2008 " "Info: Processing ended: Tue Nov 11 11:35:39 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
