
  clock_list: hclk


>> Report All Seq.(FF,Latch,MSFF)/Com.(AND,...) Cells in Transitive Fanout from Clock Source

Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: clk_gate_obs/U1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_5_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_4_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_3_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_2_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_1_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/fifo_mem_reg_0_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/clk_gate_obs/U1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_16
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_8
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_24
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_1_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_16
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_24
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_8
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/fifo_mem_reg_0_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/clk_gate_obs/U1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_16
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_8
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_24
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_1_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_16
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_24
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_8
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/fifo_mem_reg_0_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/clk_gate_obs/U1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_16
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_24
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_55
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_8
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_40
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_54
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_44
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_52
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_42
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_35
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_41
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_61
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_47
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_62
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_58
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_53
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_43
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_32
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_38
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_49
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_36
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_59
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_34
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_56
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_48
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_51
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_57
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_37
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_33
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_63
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_50
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_45
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_39
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_46
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/dout_reg_60
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/clk_gate_obs/U1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/ptr_reg_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/ptr_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/ptr_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/wr_ptr_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/wr_ptr_reg_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/wr_ptr_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: hwrite_d1_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: rw_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_4
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_5
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_6
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_7
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_9
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_10
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_11
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_12
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_13
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_14
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_15
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_17
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_18
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_19
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_20
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_21
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_22
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_23
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_25
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_26
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_27
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_28
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_29
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_30
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_31
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_8
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_16
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: data_in_reg_24
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_sel_d1_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desctrl_sel_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: hready_resp_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_sel_d1_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_sel_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_sel_d1_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_sel_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_sel_d1_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_sel_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: run_delay_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: nextiv_ready_en_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/ptr_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/wr_ptr_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/ptr_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/ptr_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/ptr_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/full_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/full_delay_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/full_pulse_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/rd_ptr_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/wr_ptr_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/din_valid_eins_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/flag_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/flag_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: POWERGATING_hclk_N26_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: POWERGATING_hclk_N26_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N243_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N243_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N211_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N211_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N179_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N179_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N147_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N147_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N115_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N115_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N83_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N83_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: deskey_unit/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N130_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N130_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N66_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N66_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desiv_unit/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N134_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N134_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N70_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N70_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: desdat_unit/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/dout_valid_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_0
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_1
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_2
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_3
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/state_reg
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: u_des_spares_0/SPARE_UF01
Info: Clock Port/Pin: hclk Transitive-Connected to Seq./Com. Cell: u_des_spares_0/SPARE_UF03
Info: Transitive-Connected Seq./Com. Cells Count= 474 for hclk

