

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_UPDATE'
================================================================
* Date:           Sun Jun 23 07:18:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1045|     1045|  5.225 us|  5.225 us|  1045|  1045|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- UPDATE  |     1043|     1043|        21|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     254|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     254|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_92_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln45_fu_86_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          23|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |i_fu_36                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i_reg_159                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gradient_load_reg_139              |  32|   0|   32|          0|
    |i_fu_36                            |  11|   0|   11|          0|
    |mul_i1_reg_144                     |  32|   0|   32|          0|
    |theta_addr_reg_133                 |  10|   0|   10|          0|
    |theta_load_reg_149                 |  32|   0|   32|          0|
    |theta_addr_reg_133                 |  64|  32|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 254|  32|  200|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_opcode  |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_119_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|grp_fu_309_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_UPDATE|  return value|
|gradient_address0    |  out|   10|   ap_memory|               gradient|         array|
|gradient_ce0         |  out|    1|   ap_memory|               gradient|         array|
|gradient_q0          |   in|   32|   ap_memory|               gradient|         array|
|theta_address0       |  out|   10|   ap_memory|                  theta|         array|
|theta_ce0            |  out|    1|   ap_memory|                  theta|         array|
|theta_we0            |  out|    1|   ap_memory|                  theta|         array|
|theta_d0             |  out|   32|   ap_memory|                  theta|         array|
|theta_address1       |  out|   10|   ap_memory|                  theta|         array|
|theta_ce1            |  out|    1|   ap_memory|                  theta|         array|
|theta_q1             |   in|   32|   ap_memory|                  theta|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

