From fcd404a5fb5d0d0ec675433467fb5594e34a6e8b Mon Sep 17 00:00:00 2001
From: Kosta Zertsekel <konszert@marvell.com>
Date: Tue, 9 Apr 2013 10:32:34 +0300
Subject: [PATCH 0556/1825] ALP: Fix CESA compilation, use one MACHINE_START

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 1158e01bf43e0de1e75795e33847384f11e81367

Signed-off-by: Kosta Zertsekel <konszert@marvell.com>
Change-Id: Ieb454d04ec1f08e656ccca38c9e41b74f7967337
Reviewed-on: http://vgitil04.il.marvell.com:8080/1504
Reviewed-by: Eran Ben-Avi <benavi@marvell.com>
Tested-by: Eran Ben-Avi <benavi@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-avantalp/Makefile               |    3 +-
 arch/arm/mach-avantalp/config/mvSysHwConfig.h |   44 +++---
 arch/arm/mach-avantalp/core.c                 |  187 ++++++-------------------
 arch/arm/mach-avantalp/export.c               |    6 +-
 arch/arm/mach-avantalp/include/mach/irqs.h    |    1 +
 arch/arm/mach-avantalp/mv_hal_if/mvSysCesa.c  |   14 +-
 arch/arm/tools/mach-types                     |    6 +-
 7 files changed, 76 insertions(+), 185 deletions(-)

diff --git a/arch/arm/mach-avantalp/Makefile b/arch/arm/mach-avantalp/Makefile
index 0669b06..0345984 100644
--- a/arch/arm/mach-avantalp/Makefile
+++ b/arch/arm/mach-avantalp/Makefile
@@ -101,14 +101,13 @@ avantalp-$(CONFIG_MV_ETH_PP2)		+= $(HAL_ETH_BM_DIR)/mvBm.o
 avantalp-$(CONFIG_MV_ETH_PP2)		+= $(HAL_ETH_COMMON)/mvPp2Common.o
 endif
 
-avantalp-$(CONFIG_MV_INCLUDE_CESA) 	+= $(HAL_CESA_DIR)/mvCesa.o $(HAL_CESA_DIR)/mvCesaIf.o		\
+avantalp-$(CONFIG_MV_INCLUDE_CESA) 	+= $(HAL_CESA_DIR)/mvCesa.o					\
 					   $(HAL_CESA_DIR)/mvCesaDebug.o 				\
 					   $(HAL_CESA_DIR)/mvCesaAddrDec.o				\
                         		   $(HAL_CESA_DIR)/mvMD5.o $(HAL_CESA_DIR)/mvSHA1.o 		\
 					   $(HAL_CESA_DIR)/mvSHA256.o					\
 					   $(HAL_CESA_AES_DIR)/mvAesAlg.o $(HAL_CESA_AES_DIR)/mvAesApi.o\
 					   $(HAL_IF_DIR)/mvSysCesa.o
-avantalp-$(CONFIG_MV_CESA_TEST)         += $(HAL_CESA_DIR)/mvCesaTest.o
 
 avantalp-$(CONFIG_MV_INCLUDE_INTEG_SATA)+= $(HAL_IF_DIR)/mvSysSata.o $(HAL_SATA_DIR)/mvSataSoc.o	\
 					   $(HAL_SATA_DIR)/mvSataAddrDec.o
diff --git a/arch/arm/mach-avantalp/config/mvSysHwConfig.h b/arch/arm/mach-avantalp/config/mvSysHwConfig.h
index d01969e..c1a6d92 100755
--- a/arch/arm/mach-avantalp/config/mvSysHwConfig.h
+++ b/arch/arm/mach-avantalp/config/mvSysHwConfig.h
@@ -4,16 +4,16 @@ Copyright (C) Marvell International Ltd. and its affiliates
 ********************************************************************************
 Marvell GPL License Option
 
-If you received this File from Marvell, you may opt to use, redistribute and/or 
-modify this File in accordance with the terms and conditions of the General 
-Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
-available along with the File in the license.txt file or by writing to the Free 
-Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
-on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
-
-THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
-WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
-DISCLAIMED.  The GPL License provides additional details about this warranty 
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
 disclaimer.
 
 *******************************************************************************/
@@ -42,7 +42,6 @@ disclaimer.
 #define INTER_REGS_BASE			INTER_REGS_VIRT_BASE
 #define CONFIG_MARVELL	1
 
-/* includes */
 #define _1K         0x00000400
 #define _4K         0x00001000
 #define _8K         0x00002000
@@ -219,8 +218,9 @@ disclaimer.
 #if defined(CONFIG_ARMADA_XP_REV_B0) && !defined(CONFIG_ARMADA_XP_A0_WITH_B0)
 #define MV88F78X60_B0
 #endif
+
 /****************************************************************/
-/************* General    configuration ********************/
+/************* General configuration ****************************/
 /****************************************************************/
 
 /* Enable Clock Power Control */
@@ -238,8 +238,6 @@ disclaimer.
 #define MV_NFP_SEC_Q_SIZE		64
 #define MV_NFP_SEC_REQ_Q_SIZE		1000
 
-
-
 /****************************************************************/
 /************* CESA configuration ********************/
 /****************************************************************/
@@ -257,7 +255,6 @@ disclaimer.
 #define MV_CACHE_COHERENCY  MV_CACHE_COHER_SW
 
 
-
 /****************************************************************/
 /*************** Telephony configuration ************************/
 /****************************************************************/
@@ -268,7 +265,7 @@ disclaimer.
 #endif
 
 #if defined(CONFIG_MV_TDM_5CHANNELS)
- #define MV_TDM_5CHANNELS 
+ #define MV_TDM_5CHANNELS
 #endif
 
 #if defined(CONFIG_MV_TDM_USE_EXTERNAL_PCLK_SOURCE)
@@ -281,15 +278,16 @@ disclaimer.
 #ifdef CONFIG_ARM_LPAE
 #define ARM_LPAE_SUPPORT
 #endif
-/* We use the following registers to store DRAM interface pre configuration   */
-/* auto-detection results													  */
-/* IMPORTANT: We are using mask register for that purpose. Before writing     */
-/* to units mask register, make sure main maks register is set to disable     */
-/* all interrupts.                                                            */
-#define DRAM_BUF_REG0   0x30810 /* sdram bank 0 size            */  
+
+/* We use the following registers to store DRAM interface pre configuration	*/
+/* auto-detection results							*/
+/* IMPORTANT: We are using mask register for that purpose. Before writing	*/
+/* to units mask register, make sure main maks register is set to disable	*/
+/* all interrupts.								*/
+#define DRAM_BUF_REG0   0x30810 /* sdram bank 0 size            */
 #define DRAM_BUF_REG1   0x30820 /* sdram config                 */
 #define DRAM_BUF_REG2   0x30830 /* sdram mode                   */
-#define DRAM_BUF_REG3   0x308c4 /* dunit control low            */          
+#define DRAM_BUF_REG3   0x308c4 /* dunit control low            */
 #define DRAM_BUF_REG4   0x60a90 /* sdram address control        */
 #define DRAM_BUF_REG5   0x60a94 /* sdram timing control low     */
 #define DRAM_BUF_REG6   0x60a98 /* sdram timing control high    */
diff --git a/arch/arm/mach-avantalp/core.c b/arch/arm/mach-avantalp/core.c
index b87264e..5eeafb3 100644
--- a/arch/arm/mach-avantalp/core.c
+++ b/arch/arm/mach-avantalp/core.c
@@ -16,26 +16,14 @@
 
 #include <linux/types.h>
 #include <linux/kernel.h>
-#include <linux/ctype.h>
-#include <linux/init.h>
-#include <linux/list.h>
+#include <linux/ethtool.h>
 #include <linux/device.h>
-#include <linux/slab.h>
 #include <linux/string.h>
 #include <linux/mbus.h>
-#include <asm/mach/time.h>
-#include <linux/clocksource.h>
-#include <mach/hardware.h>
-#include <asm/hardware/gic.h>
-#include <asm/io.h>
-#include <asm/irq.h>
 #include <asm/setup.h>
 #include <asm/mach-types.h>
 
 #include <asm/mach/arch.h>
-#include <asm/mach/flash.h>
-#include <asm/mach/irq.h>
-#include <asm/mach/map.h>
 #include <mach/system.h>
 
 #include <linux/tty.h>
@@ -44,8 +32,6 @@
 #include <linux/serial.h>
 #include <linux/serial_8250.h>
 #include <linux/serial_reg.h>
-#include <linux/ata_platform.h>
-#include <linux/ethtool.h>
 #include <asm/serial.h>
 
 #include <mach/serial.h>
@@ -53,21 +39,9 @@
 #include "ctrlEnv/mvCtrlEnvLib.h"
 #include "ctrlEnv/sys/mvCpuIf.h"
 #include "ctrlEnv/mvUnitMap.h"
-#include "ctrlEnv/mvSemaphore.h"
+#include "cpu/mvCpu.h"
 #include "boardEnv/mvBoardEnvLib.h"
-#include "mvDebug.h"
 #include "mvSysHwConfig.h"
-#include "pex/mvPexRegs.h"
-#include "cntmr/mvCntmr.h"
-#include "gpp/mvGpp.h"
-#include "plat/gpio.h"
-#include "cpu/mvCpu.h"
-
-#if defined(CONFIG_MV_INCLUDE_CESA)
-#include "cesa/mvCesa.h"
-#endif
-
-#include <plat/mv_xor.h>
 
 #if defined(CONFIG_MV_ETH_NETA)
 #include <linux/mv_neta.h>
@@ -75,31 +49,17 @@
 #include <linux/mv_pp2.h>
 #endif
 
-/* I2C */
-#include <linux/i2c.h>
-#include <linux/mv643xx_i2c.h>
 #include "ctrlEnv/mvCtrlEnvSpec.h"
 #include "ctrlEnv/mvCtrlEnvRegs.h"
-
-/* SPI */
-#include "mvSysSpiApi.h"
-
-/* Eth Phy */
 #include "mvSysEthPhyApi.h"
 
 #include <asm/hardware/cache-l2x0.h>
 #include <asm/hardware/gic.h>
 #include "ca9x2.h"
 
-extern unsigned int irq_int_type[];
 extern void __init alp_map_io(void);
-extern void __init mv_init_irq(void);
 extern struct sys_timer alp_timer;
-extern void alp_timer_resume(void);
 extern MV_CPU_DEC_WIN* mv_sys_map(void);
-#if defined(CONFIG_MV_INCLUDE_CESA)
-extern u32 mv_crypto_virt_base_get(u8 chan);
-#endif
 
 extern void alp_init_irq(void);
 extern void __init set_core_count(unsigned int cpu_count);
@@ -112,8 +72,6 @@ static unsigned int group_cpu_mask = 1;
 
 /* for debug putstr */
 static char arr[256];
-MV_U32 mvTclk = 166666667;
-MV_U32 mvSysclk = 200000000;
 
 #ifdef CONFIG_MV_INCLUDE_GIG_ETH
 MV_U8 mvMacAddr[MV_UBOOT_ETH_PORTS][6];
@@ -141,8 +99,6 @@ struct mbus_dram_target_info mbus_dram_info;
  */
 static void putstr(const char *s)
 {
-	unsigned int model;
-
 	while (*s) {
 		while ((MV_UART0_LSR & UART_LSR_THRE) == 0) ;
 		MV_UART0_THR = *s;
@@ -201,14 +157,6 @@ static int __init parse_tag_mv_uboot(const struct tag *tag)
 		mvMtu[i] = read_mtu(tag->u.mv_uboot.mtu[i]);
 	}
 #endif
-
-#ifdef CONFIG_MV_NAND
-	/* get NAND ECC type(1-bit or 4-bit) */
-	if ((mvUbootVer >> 8) >= 0x3040c)
-		mv_nand_ecc = read_tag(tag->u.mv_uboot.nand_ecc);
-	else
-		mv_nand_ecc = 1;  /* fallback to 1-bit ECC */
-#endif
 	return 0;
 }
 
@@ -238,7 +186,7 @@ static int __init mv_rsrc_setup(char *s)
 __setup("mv_rsrc=", mv_rsrc_setup);
 #endif
 
-void __init avantalp_setup_cpu_mbus(void)
+static void __init setup_cpu_mbus(void)
 {
 	void __iomem *addr;
 	int i;
@@ -278,6 +226,27 @@ void __init avantalp_setup_cpu_mbus(void)
 	mbus_dram_info.num_cs = cs;
 }
 
+#if defined(CONFIG_MV_INCLUDE_CESA)
+#include "cesa/mvCesa.h"
+extern u32 mv_crypto_virt_base_get(u8 chan);
+#endif
+
+#ifdef CONFIG_MV_INCLUDE_CESA
+unsigned char*  mv_sram_usage_get(int* sram_size_ptr)
+{
+	int used_size = 0;
+
+#if defined(CONFIG_MV_CESA)
+	used_size = sizeof(MV_CESA_SRAM_MAP);
+#endif
+
+	if(sram_size_ptr != NULL)
+		*sram_size_ptr = _8K - used_size;
+
+	return (char *)(mv_crypto_virt_base_get(0) + used_size);
+}
+#endif
+
 /*******************************************************************************
  * I/O Devices Platform Info
  */
@@ -553,7 +522,7 @@ static struct platform_device mv_gpio = {
 	.num_resources	= 0,
 };
 
-static void __init mv_gpio_init()
+static void __init mv_gpio_init(void)
 {
 	platform_device_register(&mv_gpio);
 }
@@ -598,7 +567,9 @@ void print_board_info(void)
 #else
 	printk(" BE\n");
 #endif
-	printk("  Detected Tclk %d, SysClk %d, FabricClk %d, PClk %d\n", mvTclk, mvSysclk, mvCpuL2ClkGet(), mvCpuPclkGet());
+	printk("  Detected Tclk %d, SysClk %d, FabricClk %d, PClk %d\n",
+			mvBoardTclkGet(), mvBoardSysClkGet(),
+			mvCpuL2ClkGet(), mvCpuPclkGet());
 	printk("  LSP version: %s\n", LSP_VERSION);
 #ifdef CONFIG_AURORA_IO_CACHE_COHERENCY
 	printk("  IOCC: Support IO coherency.\n");
@@ -613,12 +584,18 @@ void print_board_info(void)
 extern void printascii(const char *);
 #endif
 
-/*****************************************************************************
- * FPGA BOARD: Main Initialization
- ****************************************************************************/
 extern MV_TARGET_ATTRIB mvTargetDefaultsArray[];
 
-static void __init board_common_init(void)
+static void __init l2_cache_init(void)
+{
+#ifdef CONFIG_CACHE_L2X0
+	void __iomem *l2x0_base =
+		(void __iomem *)(INTER_REGS_VIRT_BASE + MV_CA9X2_L2CC_OFFSET);
+	l2x0_init(l2x0_base, 0x00400000, 0xfe0fffff);
+#endif
+}
+
+static void __init board_init(void)
 {
 	mvBoardEnvInit();
 	if (mvCtrlEnvInit()) {
@@ -628,12 +605,9 @@ static void __init board_common_init(void)
 
 	/* Replace PCI-0 Attribute for FPGA 0xE => 0xD */
 	mvTargetDefaultsArray[PEX0_MEM].attrib = 0xD8;
-	avantalp_setup_cpu_mbus();
+	setup_cpu_mbus();
 
-#ifdef CONFIG_CACHE_L2X0
-	void __iomem *l2x0_base = INTER_REGS_VIRT_BASE + MV_CA9X2_L2CC_OFFSET;
-	l2x0_init(l2x0_base, 0x00400000, 0xfe0fffff);
-#endif
+	l2_cache_init();
 
 	/* Init the CPU windows setting and the access protection windows. */
 	if (mvCpuIfInit(mv_sys_map())) {
@@ -641,9 +615,6 @@ static void __init board_common_init(void)
 		return;
 	}
 
-	mvTclk = mvBoardTclkGet();
-	mvSysclk = mvBoardSysClkGet();
-
 	elf_hwcap &= ~HWCAP_JAVA;
 
 	serial_initialize(0);
@@ -660,37 +631,7 @@ static void __init board_common_init(void)
 #endif
 }
 
-static void __init board_fpga_init(void)
-{
-	gBoardId = MV_BOARD_ID_AVANTA_LP_FPGA;
-	board_common_init();
-}
-
-static void __init board_db88f6660_init(void)
-{
-	gBoardId = DB_6660_ID;
-	board_common_init();
-}
-
-static void __init board_rd88f6660_init(void)
-{
-	gBoardId = RD_6660_ID;
-	board_common_init();
-}
-
-static void __init board_db88f6650_init(void)
-{
-	gBoardId = DB_6650_ID;
-	board_common_init();
-}
-
-static void __init board_rd88f6650_init(void)
-{
-	gBoardId = RD_6650_ID;
-	board_common_init();
-}
-
-static void alp_restart(char mode, const char *cmd)
+static void board_restart(char mode, const char *cmd)
 {
 	printk("Reseting...\n");
 	mvBoardReset();
@@ -701,52 +642,12 @@ static void alp_restart(char mode, const char *cmd)
 
 extern void __init alp_init_irq(void);
 
-MACHINE_START(ALP_FPGA, "Marvell AvantaLP DB-88F6660 Board")
-	.atag_offset    = BOOT_PARAMS_OFFSET,
-	.map_io         = alp_map_io,
-	.init_irq       = alp_init_irq,
-	.timer          = &alp_timer,
-	.handle_irq     = gic_handle_irq,
-	.init_machine   = board_db88f6660_init,
-	.restart        = alp_restart,
-MACHINE_END
-
-MACHINE_START(ALP_DB88F6660, "Marvell AvantaLP RD-88F6660 Board")
-	.atag_offset    = BOOT_PARAMS_OFFSET,
-	.map_io         = alp_map_io,
-	.init_irq       = alp_init_irq,
-	.timer          = &alp_timer,
-	.handle_irq     = gic_handle_irq,
-	.init_machine   = board_rd88f6660_init,
-	.restart        = alp_restart,
-MACHINE_END
-
-MACHINE_START(ALP_RD88F6660, "Marvell AvantaLP DB-88F6650 Board")
-	.atag_offset    = BOOT_PARAMS_OFFSET,
-	.map_io         = alp_map_io,
-	.init_irq       = alp_init_irq,
-	.timer          = &alp_timer,
-	.handle_irq     = gic_handle_irq,
-	.init_machine   = board_db88f6650_init,
-	.restart        = alp_restart,
-MACHINE_END
-
-MACHINE_START(ALP_DB88F6650, "Marvell AvantaLP RD-88F6650 Board")
-	.atag_offset    = BOOT_PARAMS_OFFSET,
-	.map_io         = alp_map_io,
-	.init_irq       = alp_init_irq,
-	.timer          = &alp_timer,
-	.handle_irq     = gic_handle_irq,
-	.init_machine   = board_rd88f6650_init,
-	.restart        = alp_restart,
-MACHINE_END
-
-MACHINE_START(ALP_RD88F6650, "Marvell Avanta LP FPGA Board")
+MACHINE_START(AVANTA_LP, "Marvell AvantaLP 88f66xx Board")
 	.atag_offset    = BOOT_PARAMS_OFFSET,
 	.map_io         = alp_map_io,
 	.init_irq       = alp_init_irq,
 	.timer          = &alp_timer,
 	.handle_irq     = gic_handle_irq,
-	.init_machine   = board_fpga_init,
-	.restart        = alp_restart,
+	.init_machine   = board_init,
+	.restart        = board_restart,
 MACHINE_END
diff --git a/arch/arm/mach-avantalp/export.c b/arch/arm/mach-avantalp/export.c
index 22ccc3a..50ac81a 100644
--- a/arch/arm/mach-avantalp/export.c
+++ b/arch/arm/mach-avantalp/export.c
@@ -30,14 +30,9 @@
 /*************************************************************************************************************
  * Environment 
  *************************************************************************************************************/
-extern u32 mvTclk;
-extern u32 mvSysclk;
-
 EXPORT_SYMBOL(mv_early_printk);
 EXPORT_SYMBOL(mvCtrlPwrClckGet);
 EXPORT_SYMBOL(mvCtrlModelRevGet);
-EXPORT_SYMBOL(mvTclk);
-EXPORT_SYMBOL(mvSysclk);
 EXPORT_SYMBOL(mvCtrlModelGet);
 EXPORT_SYMBOL(mvOsIoUncachedMalloc);
 EXPORT_SYMBOL(mvOsIoUncachedFree);
@@ -55,6 +50,7 @@ EXPORT_SYMBOL(mvBoardPhyAddrGet);
 EXPORT_SYMBOL(mvCpuIfTargetWinGet);
 EXPORT_SYMBOL(mvMacStrToHex);
 EXPORT_SYMBOL(mvBoardTclkGet);
+EXPORT_SYMBOL(mvBoardSysClkGet);
 EXPORT_SYMBOL(mvBoardMacSpeedGet);
 EXPORT_SYMBOL(mvWinOverlapTest);
 EXPORT_SYMBOL(mvCtrlAddrWinMapBuild);
diff --git a/arch/arm/mach-avantalp/include/mach/irqs.h b/arch/arm/mach-avantalp/include/mach/irqs.h
index ea49b39..b224f50 100644
--- a/arch/arm/mach-avantalp/include/mach/irqs.h
+++ b/arch/arm/mach-avantalp/include/mach/irqs.h
@@ -42,6 +42,7 @@
 
 #define IRQ_CESA0			51
 #define IRQ_CESA1			52
+#define CESA_IRQ(chan)			((chan == 0) ? IRQ_CESA0 : IRQ_CESA1)
 
 #define IRQ_RTC				53
 
diff --git a/arch/arm/mach-avantalp/mv_hal_if/mvSysCesa.c b/arch/arm/mach-avantalp/mv_hal_if/mvSysCesa.c
index 3d41db4..48cc400 100644
--- a/arch/arm/mach-avantalp/mv_hal_if/mvSysCesa.c
+++ b/arch/arm/mach-avantalp/mv_hal_if/mvSysCesa.c
@@ -66,7 +66,7 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 #include "mvOs.h"
 #include "ctrlEnv/mvCtrlEnvLib.h"
 #include "boardEnv/mvBoardEnvLib.h"
-#include "cesa/mvCesaIf.h"
+#include "mv_cesa/cesa_if.h"
 
 extern u32 mv_crypto_phys_base_get(u8 chan);
 extern u32 mv_crypto_virt_base_get(u8 chan);
@@ -110,12 +110,12 @@ MV_STATUS mvSysCesaInit(int numOfSession, int queueDepth, void *osHandle)
 #endif
 		}
 
-		if(status == MV_OK) {
-		halData.ctrlModel = mvCtrlModelGet();
-		halData.ctrlRev = mvCtrlRevGet();
-			status = mvCesaIfHalInit (numOfSession, queueDepth,
-					osHandle, &halData);
-	}
+		if (status == MV_OK) {
+			halData.ctrlModel = mvCtrlModelGet();
+			halData.ctrlRev = mvCtrlRevGet();
+			status = mvCesaIfInit(numOfSession, queueDepth,
+						 osHandle, &halData);
+		}
 	}
 
 	return status;
diff --git a/arch/arm/tools/mach-types b/arch/arm/tools/mach-types
index 967426a..bde313e 100644
--- a/arch/arm/tools/mach-types
+++ b/arch/arm/tools/mach-types
@@ -120,11 +120,7 @@ tosa			MACH_TOSA		TOSA			520
 avila			MACH_AVILA		AVILA			526
 xcat98dx		MACH_XCAT98DX		XCAT98DX		527
 armada_xp_fpga		MACH_ARMADA_XP_FPGA	ARMADA_XP_FPGA		528
-avanta_lp_fpga		MACH_ALP_FPGA		ALP_FPGA		529
-avanta_lp_db88f660	MACH_ALP_DB88F6660	ALP_DB88F6660		530
-avanta_lp_rd88f660	MACH_ALP_RD88F6660	ALP_RD88F6660		531
-avanta_lp_db88f650	MACH_ALP_DB88F6650	ALP_DB88F6650		532
-avanta_lp_rd88f650	MACH_ALP_RD88F6650	ALP_RD88F6650		533
+avanta_lp		MACH_AVANTA_LP		AVANTA_LP		529
 edb9302			MACH_EDB9302		EDB9302			538
 husky			MACH_HUSKY		HUSKY			543
 shepherd		MACH_SHEPHERD		SHEPHERD		545
-- 
1.7.5.4

