$date
	Sun Oct 23 01:05:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#438164
b10100 !
1"
#438166
b10100 &
b10100 %
1$
#438167
0"
#438170
b1010 &
b1010 %
#438174
b101 &
b101 %
#438178
b10000 &
b10000 %
#438182
b1000 &
b1000 %
#438186
b100 &
b100 %
#438190
b10 &
b10 %
#438194
b1 &
b1 %
1#
#438198
b0 &
0#
b0 %
0$
#1360663
b10111 !
1"
#1360666
b10111 &
b10111 %
1$
#1360667
0"
#1360670
b1000110 &
b1000110 %
#1360674
b100011 &
b100011 %
#1360678
b1101010 &
b1101010 %
#1360682
b110101 &
b110101 %
#1360686
b10100000 &
b10100000 %
#1360690
b1010000 &
b1010000 %
#1360694
b101000 &
b101000 %
#1360698
b10100 &
b10100 %
#1360702
b1010 &
b1010 %
#1360706
b101 &
b101 %
#1360710
b10000 &
b10000 %
#1360714
b1000 &
b1000 %
#1360718
b100 &
b100 %
#1360722
b10 &
b10 %
#1360726
b1 &
1#
b1 %
#1360730
b0 &
b0 %
0#
0$
#2369840
b1100 !
1"
#2369842
b1100 &
b1100 %
1$
#2369843
0"
#2369846
b110 &
b110 %
#2369850
b11 &
b11 %
#2369854
b1010 &
b1010 %
#2369858
b101 &
b101 %
#2369862
b10000 &
b10000 %
#2369866
b1000 &
b1000 %
#2369870
b100 &
b100 %
#2369874
b10 &
b10 %
#2369878
b1 &
1#
b1 %
#2369882
b0 &
b0 %
0#
0$
#4500012
