Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Jun  1 15:31:30 2017
| Host         : francesca-VirtualBox running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_fc_wrapper_control_sets_placed.rpt
| Design       : design_fc_wrapper
| Device       : xc7z030
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   244 |
| Unused register locations in slices containing registers |   718 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4742 |         1384 |
| No           | No                    | Yes                    |              51 |           24 |
| No           | Yes                   | No                     |             852 |          265 |
| Yes          | No                    | No                     |            1832 |          509 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            2305 |          631 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                                                                                Enable Signal                                                                                                                                               |                                                                                                                                            Set/Reset Signal                                                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                              |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                                                      |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                              |                1 |              1 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                              |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                     |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                     |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                                      |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                             |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                          |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                                                                     |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                          |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                                           |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                             |                1 |              2 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/kk_reg_5120                                                                                                                                                                                                                                                                    | design_fc_i/l2_trigger_0/U0/kk_reg_512                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_184                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                          | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                       | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                      | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                3 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0]                   |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/m_valid_i_reg[0]                                                                                                                                                                              | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                   |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                   | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                   |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_547                                                                                                                                                                                                                                                                     | design_fc_i/l2_trigger_0/U0/kk_1_reg_604                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/E[0]                                                                                                                                                                                          | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                   |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                         | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                  | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                       | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                  | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                                         |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                   | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                             | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                                                                          |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                                |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                            |                2 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                             | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                            |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                                           |                4 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                4 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                           |                2 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                     |                2 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                             |                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                              | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                2 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                        |                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                             |                1 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                  |                1 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                           |                2 |              5 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                        | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |                3 |              6 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                             | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |                2 |              6 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | design_fc_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                     |                1 |              6 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |                2 |              6 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              6 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                         | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                                                |                1 |              7 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                                                                              | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                                                   |                1 |              7 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                           | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |              7 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                                      |                2 |              7 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/i_1_reg_5230                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |                3 |              7 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                              | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                3 |              7 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                         | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |                2 |              7 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                             | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |                3 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[7][0] |                2 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                                                     | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                                                                  |                2 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                                                     | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                                                                    |                1 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                  | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                          |                2 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                4 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                             | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                    |                2 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_221                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_reg[2][0]                      | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              9 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                                                                     | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |                5 |              9 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__1_n_0                                                                                                                                                                          | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |              9 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              9 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                    | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |              9 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                                                      |                2 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                     | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                             |                2 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                                                  | design_fc_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                                                           |                2 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                  |                3 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                                              |                2 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                     |                3 |             10 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                                              | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/rdata_data[15]_i_1_n_10                                                                                                                                                                                                                        |                5 |             11 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dsqrt_64ns_64ns_64_30_U8/l2_trigger_ap_dsqrt_28_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10][0]                                                                                                    |                2 |             11 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dmul_64ns_64ns_64_5_max_dsp_U4/l2_trigger_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                                                                                                                        |                5 |             11 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             11 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dmul_64ns_64ns_64_5_max_dsp_U3/l2_trigger_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0]                                                                                                                        |                3 |             11 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dsqrt_64ns_64ns_64_30_U7/l2_trigger_ap_dsqrt_28_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10][0]                                                                                                    |                3 |             11 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                8 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                9 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |                6 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/l3_data_last_V_reg_15490                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                            |                5 |             12 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                                |                4 |             13 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                                                     | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                5 |             13 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                                                     | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                4 |             13 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                              |                4 |             13 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                          |                3 |             13 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/gcc0.gc0.count_d1_reg[6][0] | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/ram_wr_en_into_logic                                                                                                                                                                                           | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                           |                3 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/sum_pix1_addr_3_reg_14210                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                        |                4 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |                3 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                7 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                       |                                                                                                                                                                                                                                                                                                        |                4 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/thresh2_U/l2_trigger_sum_overP1_ram_U/E[0]                                                                                                                                                                                                                                     | design_fc_i/l2_trigger_0/U0/thresh2_U/l2_trigger_sum_overP1_ram_U/i_3_reg_568_reg[0][0]                                                                                                                                                                                                                |                5 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                             | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                4 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/i_1_reg_523[0]_i_1_n_10                                                                                                                                                                                                                                                        | design_fc_i/l2_trigger_0/U0/i_1_reg_5230                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_556                                                                                                                                                                                                                                                                     | design_fc_i/l2_trigger_0/U0/i_4_reg_6150                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_309                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                5 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_230                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                5 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                3 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/we01                                                                                                                                                                                                                                                                           | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/i_reg_501                                                                                                                                                                                                                                      |                4 |             15 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                   | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/i_2_reg_534014_out                                                                                                                                                                                                                                                             | design_fc_i/l2_trigger_0/U0/i_2_reg_5340                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_0                                                                                                                                                                                                                     | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                3 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                          | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                4 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                7 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[16]                                                                                                                                                                                    |                5 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/tmp_5_reg_13690                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                      | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                4 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                      | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                4 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/i_reg_5010                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_NS_fsm[10]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2                                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                5 |             20 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                        |               10 |             20 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                        |                9 |             20 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                         |                                                                                                                                                                                                                                                                                                        |                3 |             20 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |               12 |             21 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[6]                           | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                5 |             21 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                4 |             21 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                8 |             23 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                          |               11 |             23 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                3 |             23 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                           | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                6 |             23 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                9 |             25 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                7 |             25 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                7 |             25 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                             | design_fc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                              |               12 |             26 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                              |                                                                                                                                                                                                                                                                                                        |                4 |             26 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                                                        |                4 |             26 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_uitodp_32ns_64_5_U5/l2_trigger_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                        |                8 |             27 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_uitodp_32ns_64_5_U6/l2_trigger_ap_uitodp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                        |                8 |             27 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                7 |             27 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                8 |             28 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                        | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                5 |             28 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                |                7 |             28 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                            | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                9 |             29 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |               10 |             30 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                   | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                                                                 |                6 |             30 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                                                   | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                7 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                9 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                         | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                 |               12 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                                                                    | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                6 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                          | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                        |               12 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/thresh2_U/l2_trigger_sum_overP1_ram_U/itrig_1_reg_584_reg[0][0]                                                                                                                                                                                                                | design_fc_i/l2_trigger_0/U0/thresh2_U/l2_trigger_sum_overP1_ram_U/itrig_1_reg_584_reg[1][0]                                                                                                                                                                                                            |                8 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                9 |             32 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_289                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |                9 |             33 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |                9 |             33 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                   | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |                9 |             33 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                9 |             34 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]_i_2_n_0                                                                                                                                                          | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                           |               10 |             35 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                    | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                               |                9 |             36 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |               13 |             37 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |                7 |             38 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                  | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |               13 |             39 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/itrig_reg_5560                                                                                                                                                                                                                                                                 | design_fc_i/l2_trigger_0/U0/itrig_reg_556                                                                                                                                                                                                                                                              |               12 |             40 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                         | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                 |               10 |             41 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/in_stream_TREADY                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                        |               21 |             46 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                      |                                                                                                                                                                                                                                                                                                        |                6 |             46 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                        |                6 |             46 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |                7 |             47 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                     | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |               12 |             47 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |               10 |             47 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                        |               10 |             47 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                        |                8 |             48 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               10 |             48 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                     | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                  |                8 |             48 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |                9 |             48 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                        |                9 |             48 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                           | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                 |                7 |             49 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                           | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                              |                8 |             49 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_reg_ioackin_out_stream_TREADY06_out                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                        |               20 |             50 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dsqrt_64ns_64ns_64_30_U7/l2_trigger_ap_dsqrt_28_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                                                                  |               13 |             51 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dmul_64ns_64ns_64_5_max_dsp_U3/l2_trigger_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                                                                                                                                                |               16 |             51 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dmul_64ns_64ns_64_5_max_dsp_U4/l2_trigger_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                                                                                                                                                |               10 |             51 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_dsqrt_64ns_64ns_64_30_U8/l2_trigger_ap_dsqrt_28_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/SR[0]                                                                                                                                  |               13 |             51 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                                                                   | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                                |               11 |             56 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1__0_n_0                                                                                                                                | design_fc_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |               10 |             56 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                                   | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               11 |             57 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                      | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |               11 |             57 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                |               13 |             59 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                        |               18 |             64 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 |                                                                                                                                                                                                                                                                                                        |               19 |             64 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                                                        |               15 |             64 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                                               | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |               18 |             66 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                          |                                                                                                                                                                                                                                                                                                        |               16 |             67 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                         | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               22 |             73 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_1[0]                                                                                                          | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[63]_i_1__2_n_0                                                                                                                                                     |               29 |             73 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/l2_trigger_0/U0/l2_trigger_CTRL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                                                          |               19 |             74 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                             | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |               17 |             75 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                       | design_fc_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                        |               24 |             76 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                     | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               18 |             78 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                           | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               24 |             78 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            | design_fc_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               32 |             79 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_348                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |               28 |             80 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_381                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |               33 |            126 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_370                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |               49 |            128 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 | design_fc_i/l2_trigger_0/U0/ap_sig_359                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                        |               42 |            128 |
|  design_fc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                        |             1418 |           4857 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


