
switccontrol.c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000308  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004e0  080004e8  000014e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004e0  080004e0  000014e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004e0  080004e0  000014e8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004e0  080004e8  000014e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004e0  080004e0  000014e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004e4  080004e4  000014e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmsram      00000000  10000000  10000000  000014e8  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000014e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000c6f  00000000  00000000  00001512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003ca  00000000  00000000  00002181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000f0  00000000  00000000  00002550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000009c  00000000  00000000  00002640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018248  00000000  00000000  000026dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000018fb  00000000  00000000  0001a924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b8b8  00000000  00000000  0001c21f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a7ad7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001fc  00000000  00000000  000a7b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a7d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000064  00000000  00000000  000a7d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000000 	.word	0x20000000
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080004c8 	.word	0x080004c8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000004 	.word	0x20000004
 8000214:	080004c8 	.word	0x080004c8

08000218 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
	led_init();
 800021e:	f000 f815 	bl	800024c <led_init>
	switch_init();
 8000222:	f000 f877 	bl	8000314 <switch_init>
	while(1)
	{
		int press;
		press = switch_press_count();
 8000226:	f000 f8a3 	bl	8000370 <switch_press_count>
 800022a:	6078      	str	r0, [r7, #4]


		 if (press == 1)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	2b01      	cmp	r3, #1
 8000230:	d102      	bne.n	8000238 <main+0x20>
		        {
		           led_green_on();
 8000232:	f000 f853 	bl	80002dc <led_green_on>
 8000236:	e7f6      	b.n	8000226 <main+0xe>

		        }
		        else if (press == 2)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2b02      	cmp	r3, #2
 800023c:	d102      	bne.n	8000244 <main+0x2c>
		        {

		           led_blue_on();
 800023e:	f000 f83f 	bl	80002c0 <led_blue_on>
 8000242:	e7f0      	b.n	8000226 <main+0xe>
		        }
		        else
		        led_off();
 8000244:	f000 f858 	bl	80002f8 <led_off>
	{
 8000248:	e7ed      	b.n	8000226 <main+0xe>
	...

0800024c <led_init>:
 */

#include "my_led.h"

void led_init(void)
{
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
	//0. enable clock for GPIOD in AHB1
	RCC->AHB1ENR |= BV(3);
 8000250:	4b19      	ldr	r3, [pc, #100]	@ (80002b8 <led_init+0x6c>)
 8000252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000254:	4a18      	ldr	r2, [pc, #96]	@ (80002b8 <led_init+0x6c>)
 8000256:	f043 0308 	orr.w	r3, r3, #8
 800025a:	6313      	str	r3, [r2, #48]	@ 0x30
	//1. select mode as output
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 800025c:	4b17      	ldr	r3, [pc, #92]	@ (80002bc <led_init+0x70>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a16      	ldr	r2, [pc, #88]	@ (80002bc <led_init+0x70>)
 8000262:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000266:	6013      	str	r3, [r2, #0]
	LED_PORT->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 8000268:	4b14      	ldr	r3, [pc, #80]	@ (80002bc <led_init+0x70>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a13      	ldr	r2, [pc, #76]	@ (80002bc <led_init+0x70>)
 800026e:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000272:	6013      	str	r3, [r2, #0]
	//2. select type as push pull
	LED_PORT->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 8000274:	4b11      	ldr	r3, [pc, #68]	@ (80002bc <led_init+0x70>)
 8000276:	685b      	ldr	r3, [r3, #4]
 8000278:	4a10      	ldr	r2, [pc, #64]	@ (80002bc <led_init+0x70>)
 800027a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800027e:	6053      	str	r3, [r2, #4]
	//3. select speed as low
	LED_PORT->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000280:	4b0e      	ldr	r3, [pc, #56]	@ (80002bc <led_init+0x70>)
 8000282:	689b      	ldr	r3, [r3, #8]
 8000284:	4a0d      	ldr	r2, [pc, #52]	@ (80002bc <led_init+0x70>)
 8000286:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800028a:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 800028c:	4b0b      	ldr	r3, [pc, #44]	@ (80002bc <led_init+0x70>)
 800028e:	689b      	ldr	r3, [r3, #8]
 8000290:	4a0a      	ldr	r2, [pc, #40]	@ (80002bc <led_init+0x70>)
 8000292:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 8000296:	6093      	str	r3, [r2, #8]
	//4. select pull up/down as no
	LED_PORT->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000298:	4b08      	ldr	r3, [pc, #32]	@ (80002bc <led_init+0x70>)
 800029a:	68db      	ldr	r3, [r3, #12]
 800029c:	4a07      	ldr	r2, [pc, #28]	@ (80002bc <led_init+0x70>)
 800029e:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 80002a2:	60d3      	str	r3, [r2, #12]
	LED_PORT->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 80002a4:	4b05      	ldr	r3, [pc, #20]	@ (80002bc <led_init+0x70>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	4a04      	ldr	r2, [pc, #16]	@ (80002bc <led_init+0x70>)
 80002aa:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 80002ae:	60d3      	str	r3, [r2, #12]
}
 80002b0:	bf00      	nop
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bc80      	pop	{r7}
 80002b6:	4770      	bx	lr
 80002b8:	40023800 	.word	0x40023800
 80002bc:	40020c00 	.word	0x40020c00

080002c0 <led_blue_on>:
void led_blue_on(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
	GPIOD->ODR |= (BV(BLUE_LED));
 80002c4:	4b04      	ldr	r3, [pc, #16]	@ (80002d8 <led_blue_on+0x18>)
 80002c6:	695b      	ldr	r3, [r3, #20]
 80002c8:	4a03      	ldr	r2, [pc, #12]	@ (80002d8 <led_blue_on+0x18>)
 80002ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002ce:	6153      	str	r3, [r2, #20]
}
 80002d0:	bf00      	nop
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bc80      	pop	{r7}
 80002d6:	4770      	bx	lr
 80002d8:	40020c00 	.word	0x40020c00

080002dc <led_green_on>:
void led_green_on(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
	GPIOD->ODR |= (BV(GREEN_LED));
 80002e0:	4b04      	ldr	r3, [pc, #16]	@ (80002f4 <led_green_on+0x18>)
 80002e2:	695b      	ldr	r3, [r3, #20]
 80002e4:	4a03      	ldr	r2, [pc, #12]	@ (80002f4 <led_green_on+0x18>)
 80002e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002ea:	6153      	str	r3, [r2, #20]
}
 80002ec:	bf00      	nop
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bc80      	pop	{r7}
 80002f2:	4770      	bx	lr
 80002f4:	40020c00 	.word	0x40020c00

080002f8 <led_off>:
void led_off(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
	GPIOD->ODR &= ~(BV(BLUE_LED)|BV(GREEN_LED));
 80002fc:	4b04      	ldr	r3, [pc, #16]	@ (8000310 <led_off+0x18>)
 80002fe:	695b      	ldr	r3, [r3, #20]
 8000300:	4a03      	ldr	r2, [pc, #12]	@ (8000310 <led_off+0x18>)
 8000302:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 8000306:	6153      	str	r3, [r2, #20]
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	bc80      	pop	{r7}
 800030e:	4770      	bx	lr
 8000310:	40020c00 	.word	0x40020c00

08000314 <switch_init>:
#include"stm32f407xx.h"
#include"my_switch.h"


void switch_init(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
	//0. enable clock for GPIOA in AHB1
	RCC->AHB1ENR |= BV(0);
 8000318:	4b0d      	ldr	r3, [pc, #52]	@ (8000350 <switch_init+0x3c>)
 800031a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800031c:	4a0c      	ldr	r2, [pc, #48]	@ (8000350 <switch_init+0x3c>)
 800031e:	f043 0301 	orr.w	r3, r3, #1
 8000322:	6313      	str	r3, [r2, #48]	@ 0x30
	//1. select mode as Input
	GPIOA->MODER &= ~(BV(0) | BV(1) );
 8000324:	4b0b      	ldr	r3, [pc, #44]	@ (8000354 <switch_init+0x40>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4a0a      	ldr	r2, [pc, #40]	@ (8000354 <switch_init+0x40>)
 800032a:	f023 0303 	bic.w	r3, r3, #3
 800032e:	6013      	str	r3, [r2, #0]


	//2. select type as push pull
	//GPIOA->OTYPER &= ~(BV(0) );
	//3. select speed as low
	GPIOA->OSPEEDR &= ~(BV(0) | BV(1));
 8000330:	4b08      	ldr	r3, [pc, #32]	@ (8000354 <switch_init+0x40>)
 8000332:	689b      	ldr	r3, [r3, #8]
 8000334:	4a07      	ldr	r2, [pc, #28]	@ (8000354 <switch_init+0x40>)
 8000336:	f023 0303 	bic.w	r3, r3, #3
 800033a:	6093      	str	r3, [r2, #8]

	//4. select pull up/down as no
	GPIOA->PUPDR &= ~(BV(0) | BV(1));
 800033c:	4b05      	ldr	r3, [pc, #20]	@ (8000354 <switch_init+0x40>)
 800033e:	68db      	ldr	r3, [r3, #12]
 8000340:	4a04      	ldr	r2, [pc, #16]	@ (8000354 <switch_init+0x40>)
 8000342:	f023 0303 	bic.w	r3, r3, #3
 8000346:	60d3      	str	r3, [r2, #12]

}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr
 8000350:	40023800 	.word	0x40023800
 8000354:	40020000 	.word	0x40020000

08000358 <switch_read>:
	{
		return 0 ; // switch is nor press
	}
}
int switch_read(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
    return (GPIOA->IDR & BV(0)); // Read PA0
 800035c:	4b03      	ldr	r3, [pc, #12]	@ (800036c <switch_read+0x14>)
 800035e:	691b      	ldr	r3, [r3, #16]
 8000360:	f003 0301 	and.w	r3, r3, #1
}
 8000364:	4618      	mov	r0, r3
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr
 800036c:	40020000 	.word	0x40020000

08000370 <switch_press_count>:

int switch_press_count(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
    static int count = 0;

    if (switch_read())
 8000374:	f7ff fff0 	bl	8000358 <switch_read>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d017      	beq.n	80003ae <switch_press_count+0x3e>
    {

        count++;
 800037e:	4b0e      	ldr	r3, [pc, #56]	@ (80003b8 <switch_press_count+0x48>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	3301      	adds	r3, #1
 8000384:	4a0c      	ldr	r2, [pc, #48]	@ (80003b8 <switch_press_count+0x48>)
 8000386:	6013      	str	r3, [r2, #0]
        count = count % 3;
 8000388:	4b0b      	ldr	r3, [pc, #44]	@ (80003b8 <switch_press_count+0x48>)
 800038a:	6819      	ldr	r1, [r3, #0]
 800038c:	4b0b      	ldr	r3, [pc, #44]	@ (80003bc <switch_press_count+0x4c>)
 800038e:	fb83 3201 	smull	r3, r2, r3, r1
 8000392:	17cb      	asrs	r3, r1, #31
 8000394:	1ad2      	subs	r2, r2, r3
 8000396:	4613      	mov	r3, r2
 8000398:	005b      	lsls	r3, r3, #1
 800039a:	4413      	add	r3, r2
 800039c:	1aca      	subs	r2, r1, r3
 800039e:	4b06      	ldr	r3, [pc, #24]	@ (80003b8 <switch_press_count+0x48>)
 80003a0:	601a      	str	r2, [r3, #0]

        while (switch_read());
 80003a2:	bf00      	nop
 80003a4:	f7ff ffd8 	bl	8000358 <switch_read>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d1fa      	bne.n	80003a4 <switch_press_count+0x34>
    }

    return count;
 80003ae:	4b02      	ldr	r3, [pc, #8]	@ (80003b8 <switch_press_count+0x48>)
 80003b0:	681b      	ldr	r3, [r3, #0]
}
 80003b2:	4618      	mov	r0, r3
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	2000001c 	.word	0x2000001c
 80003bc:	55555556 	.word	0x55555556

080003c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 80003c4:	f000 f802 	bl	80003cc <DWT_Init>
}
 80003c8:	bf00      	nop
 80003ca:	bd80      	pop	{r7, pc}

080003cc <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80003d0:	4b14      	ldr	r3, [pc, #80]	@ (8000424 <DWT_Init+0x58>)
 80003d2:	68db      	ldr	r3, [r3, #12]
 80003d4:	4a13      	ldr	r2, [pc, #76]	@ (8000424 <DWT_Init+0x58>)
 80003d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80003da:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <DWT_Init+0x58>)
 80003de:	68db      	ldr	r3, [r3, #12]
 80003e0:	4a10      	ldr	r2, [pc, #64]	@ (8000424 <DWT_Init+0x58>)
 80003e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003e6:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80003e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <DWT_Init+0x5c>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000428 <DWT_Init+0x5c>)
 80003ee:	f023 0301 	bic.w	r3, r3, #1
 80003f2:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80003f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <DWT_Init+0x5c>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000428 <DWT_Init+0x5c>)
 80003fa:	f043 0301 	orr.w	r3, r3, #1
 80003fe:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000400:	4b09      	ldr	r3, [pc, #36]	@ (8000428 <DWT_Init+0x5c>)
 8000402:	2200      	movs	r2, #0
 8000404:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000406:	bf00      	nop
    __ASM volatile ("NOP");
 8000408:	bf00      	nop
    __ASM volatile ("NOP");
 800040a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 800040c:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <DWT_Init+0x5c>)
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	2b00      	cmp	r3, #0
 8000412:	bf0c      	ite	eq
 8000414:	2301      	moveq	r3, #1
 8000416:	2300      	movne	r3, #0
 8000418:	b2db      	uxtb	r3, r3
}
 800041a:	4618      	mov	r0, r3
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	e000edf0 	.word	0xe000edf0
 8000428:	e0001000 	.word	0xe0001000

0800042c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800042c:	480d      	ldr	r0, [pc, #52]	@ (8000464 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800042e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000430:	f7ff ffc6 	bl	80003c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000434:	480c      	ldr	r0, [pc, #48]	@ (8000468 <LoopForever+0x6>)
  ldr r1, =_edata
 8000436:	490d      	ldr	r1, [pc, #52]	@ (800046c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000438:	4a0d      	ldr	r2, [pc, #52]	@ (8000470 <LoopForever+0xe>)
  movs r3, #0
 800043a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800043c:	e002      	b.n	8000444 <LoopCopyDataInit>

0800043e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800043e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000442:	3304      	adds	r3, #4

08000444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000448:	d3f9      	bcc.n	800043e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800044a:	4a0a      	ldr	r2, [pc, #40]	@ (8000474 <LoopForever+0x12>)
  ldr r4, =_ebss
 800044c:	4c0a      	ldr	r4, [pc, #40]	@ (8000478 <LoopForever+0x16>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000450:	e001      	b.n	8000456 <LoopFillZerobss>

08000452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000454:	3204      	adds	r2, #4

08000456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000458:	d3fb      	bcc.n	8000452 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800045a:	f000 f811 	bl	8000480 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800045e:	f7ff fedb 	bl	8000218 <main>

08000462 <LoopForever>:

LoopForever:
  b LoopForever
 8000462:	e7fe      	b.n	8000462 <LoopForever>
  ldr   r0, =_estack
 8000464:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800046c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000470:	080004e8 	.word	0x080004e8
  ldr r2, =_sbss
 8000474:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000478:	20000020 	.word	0x20000020

0800047c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800047c:	e7fe      	b.n	800047c <ADC1_2_IRQHandler>
	...

08000480 <__libc_init_array>:
 8000480:	b570      	push	{r4, r5, r6, lr}
 8000482:	4d0d      	ldr	r5, [pc, #52]	@ (80004b8 <__libc_init_array+0x38>)
 8000484:	4c0d      	ldr	r4, [pc, #52]	@ (80004bc <__libc_init_array+0x3c>)
 8000486:	1b64      	subs	r4, r4, r5
 8000488:	10a4      	asrs	r4, r4, #2
 800048a:	2600      	movs	r6, #0
 800048c:	42a6      	cmp	r6, r4
 800048e:	d109      	bne.n	80004a4 <__libc_init_array+0x24>
 8000490:	4d0b      	ldr	r5, [pc, #44]	@ (80004c0 <__libc_init_array+0x40>)
 8000492:	4c0c      	ldr	r4, [pc, #48]	@ (80004c4 <__libc_init_array+0x44>)
 8000494:	f000 f818 	bl	80004c8 <_init>
 8000498:	1b64      	subs	r4, r4, r5
 800049a:	10a4      	asrs	r4, r4, #2
 800049c:	2600      	movs	r6, #0
 800049e:	42a6      	cmp	r6, r4
 80004a0:	d105      	bne.n	80004ae <__libc_init_array+0x2e>
 80004a2:	bd70      	pop	{r4, r5, r6, pc}
 80004a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a8:	4798      	blx	r3
 80004aa:	3601      	adds	r6, #1
 80004ac:	e7ee      	b.n	800048c <__libc_init_array+0xc>
 80004ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80004b2:	4798      	blx	r3
 80004b4:	3601      	adds	r6, #1
 80004b6:	e7f2      	b.n	800049e <__libc_init_array+0x1e>
 80004b8:	080004e0 	.word	0x080004e0
 80004bc:	080004e0 	.word	0x080004e0
 80004c0:	080004e0 	.word	0x080004e0
 80004c4:	080004e4 	.word	0x080004e4

080004c8 <_init>:
 80004c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ca:	bf00      	nop
 80004cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ce:	bc08      	pop	{r3}
 80004d0:	469e      	mov	lr, r3
 80004d2:	4770      	bx	lr

080004d4 <_fini>:
 80004d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004d6:	bf00      	nop
 80004d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004da:	bc08      	pop	{r3}
 80004dc:	469e      	mov	lr, r3
 80004de:	4770      	bx	lr
