$date
	Tue Mar 10 23:25:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module test $end
$var wire 7 ! A [6:0] $end
$var wire 7 " B [6:0] $end
$var wire 14 # C [13:0] $end
$var wire 1 $ clk_n $end
$var wire 1 % reset_n $end
$var reg 15 & count [14:0] $end
$var reg 14 ' temp [13:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100100000 '
b11111110010 &
1%
1$
b10011010010 #
b10100 "
b101000 !
$end
#5000
0$
#10000
b0 &
1$
0%
#15000
0$
#20000
b11111110010 &
1$
1%
#25000
0$
#30000
1$
#35000
0$
#40000
1$
#45000
0$
#50000
1$
