<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3652' ll='3657' type='bool llvm::TargetLowering::splitValueIntoRegisterParts(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::SDValue Val, llvm::SDValue * Parts, unsigned int NumParts, llvm::MVT PartVT, Optional&lt;CallingConv::ID&gt; CC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3645'>//===--------------------------------------------------------------------===//
  // Lowering methods - These methods must be implemented by targets so that
  // the SelectionDAGBuilder code knows how to lower these.
  //

  /// Target-specific splitting of values into parts that fit a register
  /// storing a legal type</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='483' u='c' c='_ZL14getCopyToPartsRN4llvm12SelectionDAGERKNS_5SDLocENS_7SDValueEPS5_jNS_3MVTEPKNS_5ValueENS_8OptionalIjEENS_3ISD8NodeTypeE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4212' c='_ZNK4llvm17ARMTargetLowering27splitValueIntoRegisterPartsERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEPS6_jNS_3MVTENS_8OptionalIjEE'/>
