From c2ef33ff05f61f49c3d9a18f571c82200859e338 Mon Sep 17 00:00:00 2001
From: Wang Xuerui <git@xen0n.name>
Date: Thu, 6 Feb 2020 15:27:47 +0800
Subject: [PATCH 1/3] GS464V has 4 ALUs

---
 gcc/config/mips/gs464v.md | 22 ++++++++++++----------
 1 file changed, 12 insertions(+), 10 deletions(-)

diff --git a/gcc/config/mips/gs464v.md b/gcc/config/mips/gs464v.md
index 03d2ab3e8bc..633536e84a5 100644
--- a/gcc/config/mips/gs464v.md
+++ b/gcc/config/mips/gs464v.md
@@ -1,5 +1,4 @@
 ;; Pipeline model for Loongson gs464v cores.
-;; TODO: for now this is the same as gs464e
 
 ;; Copyright (C) 2018-2019 Free Software Foundation, Inc.
 ;;
@@ -35,6 +34,8 @@
 
 (define_cpu_unit "gs464v_alu1" "gs464v_a_alu")
 (define_cpu_unit "gs464v_alu2" "gs464v_a_alu")
+(define_cpu_unit "gs464v_alu3" "gs464v_a_alu")
+(define_cpu_unit "gs464v_alu4" "gs464v_a_alu")
 (define_cpu_unit "gs464v_mem1" "gs464v_a_mem")
 (define_cpu_unit "gs464v_mem2" "gs464v_a_mem")
 (define_cpu_unit "gs464v_falu1" "gs464v_a_falu")
@@ -46,40 +47,40 @@
   (and (eq_attr "cpu" "gs464v")
        (eq_attr "type" "arith,clz,const,logical,
 			move,nop,shift,signext,slt"))
-  "gs464v_alu1 | gs464v_alu2")
+  "gs464v_alu1 | gs464v_alu2 | gs464v_alu3 | gs464v_alu4")
 
 (define_insn_reservation "gs464v_branch" 1
   (and (eq_attr "cpu" "gs464v")
        (eq_attr "type" "branch,jump,call,condmove,trap"))
-  "gs464v_alu1 | gs464v_alu2")
+  "gs464v_alu1 | gs464v_alu2 | gs464v_alu3 | gs464v_alu4")
 
 (define_insn_reservation "gs464v_mfhilo" 1
   (and (eq_attr "cpu" "gs464v")
        (eq_attr "type" "mfhi,mflo,mthi,mtlo"))
-  "gs464v_alu1 | gs464v_alu2")
+  "gs464v_alu1 | gs464v_alu2 | gs464v_alu3 | gs464v_alu4")
 
 ;; Operation imul3nc is fully pipelined.
 (define_insn_reservation "gs464v_imul3nc" 5
   (and (eq_attr "cpu" "gs464v")
        (eq_attr "type" "imul3nc"))
-  "gs464v_alu1 | gs464v_alu2")
+  "gs464v_alu1 | gs464v_alu2 | gs464v_alu3 | gs464v_alu4")
 
 (define_insn_reservation "gs464v_imul" 7
   (and (eq_attr "cpu" "gs464v")
        (eq_attr "type" "imul,imadd"))
-  "gs464v_alu1 | gs464v_alu2")
+  "gs464v_alu1 | gs464v_alu2 | gs464v_alu3 | gs464v_alu4")
 
 (define_insn_reservation "gs464v_idiv_si" 12
   (and (eq_attr "cpu" "gs464v")
        (and (eq_attr "type" "idiv")
 	    (eq_attr "mode" "SI")))
-  "gs464v_alu1 | gs464v_alu2")
+  "gs464v_alu1 | gs464v_alu2 | gs464v_alu3 | gs464v_alu4")
 
 (define_insn_reservation "gs464v_idiv_di" 25
   (and (eq_attr "cpu" "gs464v")
        (and (eq_attr "type" "idiv")
 	    (eq_attr "mode" "DI")))
-  "gs464v_alu1 | gs464v_alu2")
+  "gs464v_alu1 | gs464v_alu2 | gs464v_alu3 | gs464v_alu4")
 
 (define_insn_reservation "gs464v_load" 4
   (and (eq_attr "cpu" "gs464v")
@@ -132,7 +133,8 @@
 (define_insn_reservation "gs464v_unknown" 1
   (and (eq_attr "cpu" "gs464v")
        (eq_attr "type" "unknown,multi,atomic,syncloop"))
-  "gs464v_alu1 + gs464v_alu2 + gs464v_falu1
-   + gs464v_falu2 + gs464v_mem1 + gs464v_mem2")
+  "gs464v_alu1 + gs464v_alu2 + gs464v_alu3 + gs464v_alu4
+   + gs464v_falu1 + gs464v_falu2
+   + gs464v_mem1 + gs464v_mem2")
 
 ;; End of DFA-based pipeline description for gs464v
-- 
2.21.0

