

================================================================
== Vivado HLS Report for 'ethernet_axi'
================================================================
* Date:           Thu Jul 14 17:16:19 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ProjEthernetAXI
* Solution:       SolutionX
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     2.321|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     260|
|FIFO             |        -|      -|       -|       -|
|Instance         |        4|      -|     566|     766|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     579|
|Register         |        -|      -|    3216|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|    3782|    1605|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |ethernet_axi_mem_V_m_axi_U  |ethernet_axi_mem_V_m_axi  |        4|      0|  566|  766|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        4|      0|  566|  766|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_527_p2                       |     +    |      0|  0|  39|          32|           1|
    |tmp_3_fu_462_p2                       |     +    |      0|  0|  16|           9|           2|
    |tmp_6_fu_581_p2                       |     +    |      0|  0|  39|          32|           1|
    |tmp_7_fu_593_p2                       |     +    |      0|  0|  16|           9|           2|
    |ap_block_state10_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1049                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1086                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1197                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1522                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1528                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1539                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1553                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1557                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_445                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_510                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_709                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_736                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_740                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_773                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_840                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_896                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_989                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_996                      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op102_writereq_state9    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op103_read_state9        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op105_read_state9        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op106_read_state9        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op115_write_state10      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op166_writeresp_state15  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op61_readreq_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_readreq_state2      |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_164_p5               |    and   |      0|  0|   2|           1|           0|
    |data_out_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_565_p2                       |   icmp   |      0|  0|  13|           9|           1|
    |tmp_5_fu_450_p2                       |   icmp   |      0|  0|  11|           8|           7|
    |tmp_9_fu_560_p2                       |   icmp   |      0|  0|  11|           8|           7|
    |tmp_s_fu_456_p2                       |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_state15_pp0_stage0_iter14    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8      |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1022                     |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1174                     |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_571_p2                     |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 260|         163|          66|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter10_fsm                              |  15|          3|    2|          6|
    |ap_NS_iter11_fsm                              |  15|          3|    2|          6|
    |ap_NS_iter12_fsm                              |  15|          3|    2|          6|
    |ap_NS_iter13_fsm                              |  15|          3|    2|          6|
    |ap_NS_iter14_fsm                              |  15|          3|    2|          6|
    |ap_NS_iter1_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter2_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter3_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter4_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter5_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter6_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter7_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter8_fsm                               |  15|          3|    2|          6|
    |ap_NS_iter9_fsm                               |  15|          3|    2|          6|
    |ap_phi_mux_word_count_V_flag_1_phi_fu_289_p4  |  15|          3|    1|          3|
    |ap_phi_mux_word_count_V_flag_phi_fu_255_p8    |  15|          3|    1|          3|
    |ap_phi_mux_word_count_V_new_1_phi_fu_301_p4   |  15|          3|    2|          6|
    |ap_phi_mux_word_count_V_new_phi_fu_272_p8     |  21|          4|    2|          8|
    |ap_phi_reg_pp0_iter10_p_Val2_3_reg_309        |  15|          3|   64|        192|
    |ap_phi_reg_pp0_iter11_tmp_data_V_reg_318      |  33|          6|   64|        384|
    |ap_phi_reg_pp0_iter11_tmp_last_V_1_reg_335    |  15|          3|    1|          3|
    |ap_sig_ioackin_mem_V_ARREADY                  |   9|          2|    1|          2|
    |ap_sig_ioackin_mem_V_AWREADY                  |   9|          2|    1|          2|
    |ap_sig_ioackin_mem_V_WREADY                   |   9|          2|    1|          2|
    |data_in_TDATA_blk_n                           |   9|          2|    1|          2|
    |data_out_TDATA_blk_n                          |   9|          2|    1|          2|
    |data_out_V_data_V_1_data_out                  |   9|          2|   64|        128|
    |data_out_V_data_V_1_state                     |  15|          3|    2|          6|
    |data_out_V_keep_V_1_state                     |  15|          3|    2|          6|
    |data_out_V_last_V_1_data_out                  |   9|          2|    1|          2|
    |data_out_V_last_V_1_state                     |  15|          3|    2|          6|
    |mem_V_ARADDR                                  |  21|          4|   32|        128|
    |mem_V_blk_n_AR                                |   9|          2|    1|          2|
    |mem_V_blk_n_AW                                |   9|          2|    1|          2|
    |mem_V_blk_n_B                                 |   9|          2|    1|          2|
    |mem_V_blk_n_R                                 |   9|          2|    1|          2|
    |mem_V_blk_n_W                                 |   9|          2|    1|          2|
    |read_address_V                                |   9|          2|   32|         64|
    |read_len_V                                    |   9|          2|    9|         18|
    |send_word_count_V                             |  21|          4|    2|          8|
    |src_address_V                                 |   9|          2|   48|         96|
    |write_address_V                               |   9|          2|   32|         64|
    |write_len_V                                   |   9|          2|    9|         18|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 579|        118|  408|       1247|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                             |   1|   0|    1|          0|
    |ap_CS_iter10_fsm                            |   2|   0|    2|          0|
    |ap_CS_iter11_fsm                            |   2|   0|    2|          0|
    |ap_CS_iter12_fsm                            |   2|   0|    2|          0|
    |ap_CS_iter13_fsm                            |   2|   0|    2|          0|
    |ap_CS_iter14_fsm                            |   2|   0|    2|          0|
    |ap_CS_iter1_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter3_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter4_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter5_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter6_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter7_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter8_fsm                             |   2|   0|    2|          0|
    |ap_CS_iter9_fsm                             |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter10_p_Val2_3_reg_309      |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_tmp_data_V_reg_318    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_tmp_last_V_1_reg_335  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter11_tmp_data_V_reg_318    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_tmp_last_V_1_reg_335  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter12_tmp_last_V_1_reg_335  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter13_tmp_last_V_1_reg_335  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_p_Val2_3_reg_309       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_tmp_data_V_reg_318     |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_tmp_last_V_1_reg_335   |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_V_ARREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_V_AWREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_V_WREADY                 |   1|   0|    1|          0|
    |axi_address_V                               |  32|   0|   32|          0|
    |axi_command_V                               |   8|   0|    8|          0|
    |axi_command_V_load_reg_829                  |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter1_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter2_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter3_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter4_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter5_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter6_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter7_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter8_reg    |   8|   0|    8|          0|
    |axi_command_V_load_reg_829_pp0_iter9_reg    |   8|   0|    8|          0|
    |axi_len_V                                   |   9|   0|    9|          0|
    |data_out_V_data_V_1_payload_A               |  64|   0|   64|          0|
    |data_out_V_data_V_1_payload_B               |  64|   0|   64|          0|
    |data_out_V_data_V_1_sel_rd                  |   1|   0|    1|          0|
    |data_out_V_data_V_1_sel_wr                  |   1|   0|    1|          0|
    |data_out_V_data_V_1_state                   |   2|   0|    2|          0|
    |data_out_V_keep_V_1_sel_rd                  |   1|   0|    1|          0|
    |data_out_V_keep_V_1_state                   |   2|   0|    2|          0|
    |data_out_V_last_V_1_payload_A               |   1|   0|    1|          0|
    |data_out_V_last_V_1_payload_B               |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_rd                  |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_wr                  |   1|   0|    1|          0|
    |data_out_V_last_V_1_state                   |   2|   0|    2|          0|
    |dest_address_V                              |  48|   0|   48|          0|
    |ethernet_axi_id_V                           |   8|   0|    8|          0|
    |fsm_state_V                                 |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825                    |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter10_reg     |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter11_reg     |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter12_reg     |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter13_reg     |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter1_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter2_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter3_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter4_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter5_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter6_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter7_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter8_reg      |   1|   0|    1|          0|
    |fsm_state_V_load_reg_825_pp0_iter9_reg      |   1|   0|    1|          0|
    |mac_type_V                                  |  16|   0|   16|          0|
    |mem_V_addr_2_read_reg_919                   |  64|   0|   64|          0|
    |mem_V_addr_2_read_reg_919_pp0_iter9_reg     |  64|   0|   64|          0|
    |or_cond_reg_899                             |   1|   0|    1|          0|
    |or_cond_reg_899_pp0_iter10_reg              |   1|   0|    1|          0|
    |or_cond_reg_899_pp0_iter11_reg              |   1|   0|    1|          0|
    |or_cond_reg_899_pp0_iter12_reg              |   1|   0|    1|          0|
    |or_cond_reg_899_pp0_iter13_reg              |   1|   0|    1|          0|
    |or_cond_reg_899_pp0_iter8_reg               |   1|   0|    1|          0|
    |or_cond_reg_899_pp0_iter9_reg               |   1|   0|    1|          0|
    |p_4_reg_876                                 |  29|   0|   32|          3|
    |p_4_reg_876_pp0_iter2_reg                   |  29|   0|   32|          3|
    |p_4_reg_876_pp0_iter3_reg                   |  29|   0|   32|          3|
    |p_4_reg_876_pp0_iter4_reg                   |  29|   0|   32|          3|
    |p_4_reg_876_pp0_iter5_reg                   |  29|   0|   32|          3|
    |p_4_reg_876_pp0_iter6_reg                   |  29|   0|   32|          3|
    |p_Result_10_reg_858                         |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter1_reg           |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter2_reg           |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter3_reg           |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter4_reg           |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter5_reg           |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter6_reg           |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter7_reg           |   9|   0|    9|          0|
    |p_Result_10_reg_858_pp0_iter8_reg           |   9|   0|    9|          0|
    |read_address_V                              |  32|   0|   32|          0|
    |read_len_V                                  |   9|   0|    9|          0|
    |send_word_count_V                           |   2|   0|    2|          0|
    |src_address_V                               |  48|   0|   48|          0|
    |t_V_1_reg_854                               |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter10_reg                |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter11_reg                |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter12_reg                |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter13_reg                |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter1_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter2_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter3_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter4_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter5_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter6_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter7_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter8_reg                 |   2|   0|    2|          0|
    |t_V_1_reg_854_pp0_iter9_reg                 |   2|   0|    2|          0|
    |t_V_4_reg_903                               |  32|   0|   32|          0|
    |t_V_reg_864                                 |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter1_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter2_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter3_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter4_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter5_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter6_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter7_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter8_reg                   |   2|   0|    2|          0|
    |t_V_reg_864_pp0_iter9_reg                   |   2|   0|    2|          0|
    |tmp_11_reg_914                              |  32|   0|   32|          0|
    |tmp_15_reg_924                              |  32|   0|   32|          0|
    |tmp_5_reg_868                               |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter1_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter2_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter3_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter4_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter5_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter6_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter7_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter8_reg                 |   1|   0|    1|          0|
    |tmp_5_reg_868_pp0_iter9_reg                 |   1|   0|    1|          0|
    |tmp_data_V_1_reg_839                        |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter1_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter2_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter3_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter4_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter5_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter6_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_data_V_1_reg_839_pp0_iter9_reg          |  64|   0|   64|          0|
    |tmp_data_V_reg_318                          |  64|   0|   64|          0|
    |tmp_data_V_reg_318_pp0_iter12_reg           |  64|   0|   64|          0|
    |tmp_reg_835                                 |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter10_reg                  |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter11_reg                  |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter12_reg                  |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter13_reg                  |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter1_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter2_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter3_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter4_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter5_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter6_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter7_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter8_reg                   |   1|   0|    1|          0|
    |tmp_reg_835_pp0_iter9_reg                   |   1|   0|    1|          0|
    |tmp_s_reg_872                               |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter1_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter2_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter3_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter4_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter5_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter6_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter7_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter8_reg                 |   1|   0|    1|          0|
    |tmp_s_reg_872_pp0_iter9_reg                 |   1|   0|    1|          0|
    |word_count_V                                |   2|   0|    2|          0|
    |write_address_V                             |  32|   0|   32|          0|
    |write_len_V                                 |   9|   0|    9|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |3216|   0| 3234|         18|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+----------------------+-----+-----+--------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none |    ethernet_axi   | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |    ethernet_axi   | return value |
|data_in_TDATA         |  in |   64|     axis     |  data_in_V_data_V |    pointer   |
|data_in_TVALID        |  in |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_in_TREADY        | out |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_in_TLAST         |  in |    1|     axis     |  data_in_V_last_V |    pointer   |
|data_in_TKEEP         |  in |    8|     axis     |  data_in_V_keep_V |    pointer   |
|data_out_TDATA        | out |   64|     axis     | data_out_V_data_V |    pointer   |
|data_out_TREADY       |  in |    1|     axis     | data_out_V_data_V |    pointer   |
|data_out_TVALID       | out |    1|     axis     | data_out_V_last_V |    pointer   |
|data_out_TLAST        | out |    1|     axis     | data_out_V_last_V |    pointer   |
|data_out_TKEEP        | out |    8|     axis     | data_out_V_keep_V |    pointer   |
|m_axi_mem_V_AWVALID   | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWREADY   |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWADDR    | out |   32|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWID      | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWLEN     | out |    8|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWSIZE    | out |    3|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWBURST   | out |    2|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWLOCK    | out |    2|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWCACHE   | out |    4|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWPROT    | out |    3|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWQOS     | out |    4|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWREGION  | out |    4|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_AWUSER    | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_WVALID    | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_WREADY    |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_WDATA     | out |   64|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_WSTRB     | out |    8|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_WLAST     | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_WID       | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_WUSER     | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARVALID   | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARREADY   |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARADDR    | out |   32|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARID      | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARLEN     | out |    8|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARSIZE    | out |    3|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARBURST   | out |    2|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARLOCK    | out |    2|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARCACHE   | out |    4|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARPROT    | out |    3|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARQOS     | out |    4|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARREGION  | out |    4|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_ARUSER    | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_RVALID    |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_RREADY    | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_RDATA     |  in |   64|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_RLAST     |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_RID       |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_RUSER     |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_RRESP     |  in |    2|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_BVALID    |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_BREADY    | out |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_BRESP     |  in |    2|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_BID       |  in |    1|     m_axi    |       mem_V       |    pointer   |
|m_axi_mem_V_BUSER     |  in |    1|     m_axi    |       mem_V       |    pointer   |
+----------------------+-----+-----+--------------+-------------------+--------------+

