{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681596859782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681596859783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 15 15:14:19 2023 " "Processing started: Sat Apr 15 15:14:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681596859783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596859783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596859783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681596860262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681596860262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMITTER-RTL " "Found design unit 1: TRANSMITTER-RTL" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870742 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMITTER " "Found entity 1: TRANSMITTER" {  } { { "Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Transmitter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596870742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Transmitter-test " "Found design unit 1: tb_Transmitter-test" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870744 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Transmitter " "Found entity 1: tb_Transmitter" {  } { { "tb_Transmitter.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596870744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECEIVER-rtl " "Found design unit 1: RECEIVER-rtl" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870747 ""} { "Info" "ISGN_ENTITY_NAME" "1 RECEIVER " "Found entity 1: RECEIVER" {  } { { "Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/Receiver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596870747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_receiver-test " "Found design unit 1: tb_receiver-test" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870748 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RECEIVER " "Found entity 1: tb_RECEIVER" {  } { { "tb_Receiver.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/tb_Receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596870748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-structural " "Found design unit 1: UART-structural" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870748 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681596870748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596870748 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "UART_RTS UART.vhd(48) " "VHDL error at UART.vhd(48): formal port or parameter \"UART_RTS\" must have actual or default value" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 48 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1681596870751 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "UART_RTS UART.vhd(23) " "HDL error at UART.vhd(23): see declaration for object \"UART_RTS\"" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 23 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681596870752 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "UART_RTX UART.vhd(48) " "VHDL error at UART.vhd(48): formal port or parameter \"UART_RTX\" must have actual or default value" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 48 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1681596870752 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "UART_RTX UART.vhd(24) " "HDL error at UART.vhd(24): see declaration for object \"UART_RTX\"" {  } { { "UART.vhd" "" { Text "C:/Users/yourf/Desktop/ENSC350/Project/Customized-UART-Protocol-FPGA/UART.vhd" 24 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681596870752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681596870931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 15 15:14:30 2023 " "Processing ended: Sat Apr 15 15:14:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681596870931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681596870931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681596870931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681596870931 ""}
