|test
port1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
fx => inst5.CLK
fx => inst.IN1
fx => inst9.IN1
gate => inst5.DATAIN
port3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= print:inst12.out1[0]
out1[1] <= print:inst12.out1[1]
out1[2] <= print:inst12.out1[2]
out1[3] <= print:inst12.out1[3]
CLK => print:inst12.clk
CLK => inst2.IN1
choice => print:inst12.choice
rst => count:inst6.rst
rst => count:inst7.rst
rst => count:inst4.rst
out2[0] <= print:inst12.out2[0]
out2[1] <= print:inst12.out2[1]
out2[2] <= print:inst12.out2[2]
out2[3] <= print:inst12.out2[3]
out3[0] <= print:inst12.out3[0]
out3[1] <= print:inst12.out3[1]
out3[2] <= print:inst12.out3[2]
out3[3] <= print:inst12.out3[3]
out4[0] <= print:inst12.out4[0]
out4[1] <= print:inst12.out4[1]
out4[2] <= print:inst12.out4[2]
out4[3] <= print:inst12.out4[3]
out5[0] <= print:inst12.out5[0]
out5[1] <= print:inst12.out5[1]
out5[2] <= print:inst12.out5[2]
out5[3] <= print:inst12.out5[3]
out6[0] <= print:inst12.out6[0]
out6[1] <= print:inst12.out6[1]
out6[2] <= print:inst12.out6[2]
out6[3] <= print:inst12.out6[3]


|test|print:inst12
clk => out6[3]~reg0.CLK
clk => out6[2]~reg0.CLK
clk => out6[1]~reg0.CLK
clk => out6[0]~reg0.CLK
clk => out5[3]~reg0.CLK
clk => out5[2]~reg0.CLK
clk => out5[1]~reg0.CLK
clk => out5[0]~reg0.CLK
clk => out4[3]~reg0.CLK
clk => out4[2]~reg0.CLK
clk => out4[1]~reg0.CLK
clk => out4[0]~reg0.CLK
clk => out3[3]~reg0.CLK
clk => out3[2]~reg0.CLK
clk => out3[1]~reg0.CLK
clk => out3[0]~reg0.CLK
clk => out2[3]~reg0.CLK
clk => out2[2]~reg0.CLK
clk => out2[1]~reg0.CLK
clk => out2[0]~reg0.CLK
clk => out1[3]~reg0.CLK
clk => out1[2]~reg0.CLK
clk => out1[1]~reg0.CLK
clk => out1[0]~reg0.CLK
fre[0] => Div5.IN23
fre[0] => Div4.IN26
fre[0] => Div3.IN29
fre[0] => Div2.IN33
fre[0] => Div1.IN36
fre[0] => Div0.IN39
fre[1] => Div5.IN22
fre[1] => Div4.IN25
fre[1] => Div3.IN28
fre[1] => Div2.IN32
fre[1] => Div1.IN35
fre[1] => Div0.IN38
fre[2] => Div5.IN21
fre[2] => Div4.IN24
fre[2] => Div3.IN27
fre[2] => Div2.IN31
fre[2] => Div1.IN34
fre[2] => Div0.IN37
fre[3] => Div5.IN20
fre[3] => Div4.IN23
fre[3] => Div3.IN26
fre[3] => Div2.IN30
fre[3] => Div1.IN33
fre[3] => Div0.IN36
fre[4] => Div5.IN19
fre[4] => Div4.IN22
fre[4] => Div3.IN25
fre[4] => Div2.IN29
fre[4] => Div1.IN32
fre[4] => Div0.IN35
fre[5] => Div5.IN18
fre[5] => Div4.IN21
fre[5] => Div3.IN24
fre[5] => Div2.IN28
fre[5] => Div1.IN31
fre[5] => Div0.IN34
fre[6] => Div5.IN17
fre[6] => Div4.IN20
fre[6] => Div3.IN23
fre[6] => Div2.IN27
fre[6] => Div1.IN30
fre[6] => Div0.IN33
fre[7] => Div5.IN16
fre[7] => Div4.IN19
fre[7] => Div3.IN22
fre[7] => Div2.IN26
fre[7] => Div1.IN29
fre[7] => Div0.IN32
fre[8] => Div5.IN15
fre[8] => Div4.IN18
fre[8] => Div3.IN21
fre[8] => Div2.IN25
fre[8] => Div1.IN28
fre[8] => Div0.IN31
fre[9] => Div5.IN14
fre[9] => Div4.IN17
fre[9] => Div3.IN20
fre[9] => Div2.IN24
fre[9] => Div1.IN27
fre[9] => Div0.IN30
fre[10] => Div5.IN13
fre[10] => Div4.IN16
fre[10] => Div3.IN19
fre[10] => Div2.IN23
fre[10] => Div1.IN26
fre[10] => Div0.IN29
fre[11] => Div5.IN12
fre[11] => Div4.IN15
fre[11] => Div3.IN18
fre[11] => Div2.IN22
fre[11] => Div1.IN25
fre[11] => Div0.IN28
fre[12] => Div5.IN11
fre[12] => Div4.IN14
fre[12] => Div3.IN17
fre[12] => Div2.IN21
fre[12] => Div1.IN24
fre[12] => Div0.IN27
fre[13] => Div5.IN10
fre[13] => Div4.IN13
fre[13] => Div3.IN16
fre[13] => Div2.IN20
fre[13] => Div1.IN23
fre[13] => Div0.IN26
fre[14] => Div5.IN9
fre[14] => Div4.IN12
fre[14] => Div3.IN15
fre[14] => Div2.IN19
fre[14] => Div1.IN22
fre[14] => Div0.IN25
fre[15] => Div5.IN8
fre[15] => Div4.IN11
fre[15] => Div3.IN14
fre[15] => Div2.IN18
fre[15] => Div1.IN21
fre[15] => Div0.IN24
fre[16] => Div5.IN7
fre[16] => Div4.IN10
fre[16] => Div3.IN13
fre[16] => Div2.IN17
fre[16] => Div1.IN20
fre[16] => Div0.IN23
fre[17] => Div5.IN6
fre[17] => Div4.IN9
fre[17] => Div3.IN12
fre[17] => Div2.IN16
fre[17] => Div1.IN19
fre[17] => Div0.IN22
fre[18] => Div5.IN5
fre[18] => Div4.IN8
fre[18] => Div3.IN11
fre[18] => Div2.IN15
fre[18] => Div1.IN18
fre[18] => Div0.IN21
fre[19] => Div5.IN4
fre[19] => Div4.IN7
fre[19] => Div3.IN10
fre[19] => Div2.IN14
fre[19] => Div1.IN17
fre[19] => Div0.IN20
duty[0] => Mod7.IN10
duty[0] => Div7.IN10
duty[0] => Div6.IN13
duty[1] => Mod7.IN9
duty[1] => Div7.IN9
duty[1] => Div6.IN12
duty[2] => Mod7.IN8
duty[2] => Div7.IN8
duty[2] => Div6.IN11
duty[3] => Mod7.IN7
duty[3] => Div7.IN7
duty[3] => Div6.IN10
duty[4] => Mod7.IN6
duty[4] => Div7.IN6
duty[4] => Div6.IN9
duty[5] => Mod7.IN5
duty[5] => Div7.IN5
duty[5] => Div6.IN8
duty[6] => Mod7.IN4
duty[6] => Div7.IN4
duty[6] => Div6.IN7
choice => out1~3.OUTPUTSELECT
choice => out1~2.OUTPUTSELECT
choice => out1~1.OUTPUTSELECT
choice => out1~0.OUTPUTSELECT
choice => out2~3.OUTPUTSELECT
choice => out2~2.OUTPUTSELECT
choice => out2~1.OUTPUTSELECT
choice => out2~0.OUTPUTSELECT
choice => out3~3.OUTPUTSELECT
choice => out3~2.OUTPUTSELECT
choice => out3~1.OUTPUTSELECT
choice => out3~0.OUTPUTSELECT
choice => out4~3.OUTPUTSELECT
choice => out4~2.OUTPUTSELECT
choice => out4~1.OUTPUTSELECT
choice => out4~0.OUTPUTSELECT
choice => out5~3.OUTPUTSELECT
choice => out5~2.OUTPUTSELECT
choice => out5~1.OUTPUTSELECT
choice => out5~0.OUTPUTSELECT
choice => out6~3.OUTPUTSELECT
choice => out6~2.OUTPUTSELECT
choice => out6~1.OUTPUTSELECT
choice => out6~0.OUTPUTSELECT
out1[0] <= out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out4[0] <= out4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= out4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= out4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out4[3] <= out4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= out5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= out5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= out5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= out5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out6[0] <= out6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out6[1] <= out6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out6[2] <= out6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out6[3] <= out6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|space:inst11
clk => duty[6]~reg0.CLK
clk => duty[5]~reg0.CLK
clk => duty[4]~reg0.CLK
clk => duty[3]~reg0.CLK
clk => duty[2]~reg0.CLK
clk => duty[1]~reg0.CLK
clk => duty[0]~reg0.CLK
NB[0] => Div0.IN62
NB[1] => Div0.IN61
NB[2] => Div0.IN60
NB[3] => Div0.IN59
NB[4] => Div0.IN58
NB[5] => Div0.IN57
NB[6] => Div0.IN56
NB[7] => Div0.IN55
NB[8] => Div0.IN54
NB[9] => Div0.IN53
NB[10] => Div0.IN52
NB[11] => Div0.IN51
NB[12] => Div0.IN50
NB[13] => Div0.IN49
NB[14] => Div0.IN48
NB[15] => Div0.IN47
NB[16] => Div0.IN46
NB[17] => Div0.IN45
NB[18] => Div0.IN44
NB[19] => Div0.IN43
NB[20] => Div0.IN42
NB[21] => Div0.IN41
NB[22] => Div0.IN40
NB[23] => Div0.IN39
NB[24] => Div0.IN38
NB[25] => Div0.IN37
NB[26] => Div0.IN36
NB[27] => Div0.IN35
NB[28] => Div0.IN34
NB[29] => Div0.IN33
NB[30] => Div0.IN32
NC[0] => Mult0.IN37
NC[1] => Mult0.IN36
NC[2] => Mult0.IN35
NC[3] => Mult0.IN34
NC[4] => Mult0.IN33
NC[5] => Mult0.IN32
NC[6] => Mult0.IN31
NC[7] => Mult0.IN30
NC[8] => Mult0.IN29
NC[9] => Mult0.IN28
NC[10] => Mult0.IN27
NC[11] => Mult0.IN26
NC[12] => Mult0.IN25
NC[13] => Mult0.IN24
NC[14] => Mult0.IN23
NC[15] => Mult0.IN22
NC[16] => Mult0.IN21
NC[17] => Mult0.IN20
NC[18] => Mult0.IN19
NC[19] => Mult0.IN18
NC[20] => Mult0.IN17
NC[21] => Mult0.IN16
NC[22] => Mult0.IN15
NC[23] => Mult0.IN14
NC[24] => Mult0.IN13
NC[25] => Mult0.IN12
NC[26] => Mult0.IN11
NC[27] => Mult0.IN10
NC[28] => Mult0.IN9
NC[29] => Mult0.IN8
NC[30] => Mult0.IN7
duty[0] <= duty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
duty[1] <= duty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
duty[2] <= duty[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
duty[3] <= duty[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
duty[4] <= duty[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
duty[5] <= duty[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
duty[6] <= duty[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|count:inst6
clk => num[30]~reg0.CLK
clk => num[29]~reg0.CLK
clk => num[28]~reg0.CLK
clk => num[27]~reg0.CLK
clk => num[26]~reg0.CLK
clk => num[25]~reg0.CLK
clk => num[24]~reg0.CLK
clk => num[23]~reg0.CLK
clk => num[22]~reg0.CLK
clk => num[21]~reg0.CLK
clk => num[20]~reg0.CLK
clk => num[19]~reg0.CLK
clk => num[18]~reg0.CLK
clk => num[17]~reg0.CLK
clk => num[16]~reg0.CLK
clk => num[15]~reg0.CLK
clk => num[14]~reg0.CLK
clk => num[13]~reg0.CLK
clk => num[12]~reg0.CLK
clk => num[11]~reg0.CLK
clk => num[10]~reg0.CLK
clk => num[9]~reg0.CLK
clk => num[8]~reg0.CLK
clk => num[7]~reg0.CLK
clk => num[6]~reg0.CLK
clk => num[5]~reg0.CLK
clk => num[4]~reg0.CLK
clk => num[3]~reg0.CLK
clk => num[2]~reg0.CLK
clk => num[1]~reg0.CLK
clk => num[0]~reg0.CLK
num[0] <= num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[8] <= num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[9] <= num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[10] <= num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[11] <= num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[12] <= num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[13] <= num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[14] <= num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[15] <= num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[16] <= num[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[17] <= num[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[18] <= num[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[19] <= num[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[20] <= num[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[21] <= num[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[22] <= num[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[23] <= num[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[24] <= num[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[25] <= num[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[26] <= num[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[27] <= num[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[28] <= num[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[29] <= num[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[30] <= num[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => num[30]~reg0.ACLR
rst => num[29]~reg0.ACLR
rst => num[28]~reg0.ACLR
rst => num[27]~reg0.ACLR
rst => num[26]~reg0.ACLR
rst => num[25]~reg0.ACLR
rst => num[24]~reg0.ACLR
rst => num[23]~reg0.ACLR
rst => num[22]~reg0.ACLR
rst => num[21]~reg0.ACLR
rst => num[20]~reg0.ACLR
rst => num[19]~reg0.ACLR
rst => num[18]~reg0.ACLR
rst => num[17]~reg0.ACLR
rst => num[16]~reg0.ACLR
rst => num[15]~reg0.ACLR
rst => num[14]~reg0.ACLR
rst => num[13]~reg0.ACLR
rst => num[12]~reg0.ACLR
rst => num[11]~reg0.ACLR
rst => num[10]~reg0.ACLR
rst => num[9]~reg0.ACLR
rst => num[8]~reg0.ACLR
rst => num[7]~reg0.ACLR
rst => num[6]~reg0.ACLR
rst => num[5]~reg0.ACLR
rst => num[4]~reg0.ACLR
rst => num[3]~reg0.ACLR
rst => num[2]~reg0.ACLR
rst => num[1]~reg0.ACLR
rst => num[0]~reg0.ACLR


|test|count:inst7
clk => num[30]~reg0.CLK
clk => num[29]~reg0.CLK
clk => num[28]~reg0.CLK
clk => num[27]~reg0.CLK
clk => num[26]~reg0.CLK
clk => num[25]~reg0.CLK
clk => num[24]~reg0.CLK
clk => num[23]~reg0.CLK
clk => num[22]~reg0.CLK
clk => num[21]~reg0.CLK
clk => num[20]~reg0.CLK
clk => num[19]~reg0.CLK
clk => num[18]~reg0.CLK
clk => num[17]~reg0.CLK
clk => num[16]~reg0.CLK
clk => num[15]~reg0.CLK
clk => num[14]~reg0.CLK
clk => num[13]~reg0.CLK
clk => num[12]~reg0.CLK
clk => num[11]~reg0.CLK
clk => num[10]~reg0.CLK
clk => num[9]~reg0.CLK
clk => num[8]~reg0.CLK
clk => num[7]~reg0.CLK
clk => num[6]~reg0.CLK
clk => num[5]~reg0.CLK
clk => num[4]~reg0.CLK
clk => num[3]~reg0.CLK
clk => num[2]~reg0.CLK
clk => num[1]~reg0.CLK
clk => num[0]~reg0.CLK
num[0] <= num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[8] <= num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[9] <= num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[10] <= num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[11] <= num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[12] <= num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[13] <= num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[14] <= num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[15] <= num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[16] <= num[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[17] <= num[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[18] <= num[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[19] <= num[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[20] <= num[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[21] <= num[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[22] <= num[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[23] <= num[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[24] <= num[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[25] <= num[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[26] <= num[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[27] <= num[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[28] <= num[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[29] <= num[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[30] <= num[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => num[30]~reg0.ACLR
rst => num[29]~reg0.ACLR
rst => num[28]~reg0.ACLR
rst => num[27]~reg0.ACLR
rst => num[26]~reg0.ACLR
rst => num[25]~reg0.ACLR
rst => num[24]~reg0.ACLR
rst => num[23]~reg0.ACLR
rst => num[22]~reg0.ACLR
rst => num[21]~reg0.ACLR
rst => num[20]~reg0.ACLR
rst => num[19]~reg0.ACLR
rst => num[18]~reg0.ACLR
rst => num[17]~reg0.ACLR
rst => num[16]~reg0.ACLR
rst => num[15]~reg0.ACLR
rst => num[14]~reg0.ACLR
rst => num[13]~reg0.ACLR
rst => num[12]~reg0.ACLR
rst => num[11]~reg0.ACLR
rst => num[10]~reg0.ACLR
rst => num[9]~reg0.ACLR
rst => num[8]~reg0.ACLR
rst => num[7]~reg0.ACLR
rst => num[6]~reg0.ACLR
rst => num[5]~reg0.ACLR
rst => num[4]~reg0.ACLR
rst => num[3]~reg0.ACLR
rst => num[2]~reg0.ACLR
rst => num[1]~reg0.ACLR
rst => num[0]~reg0.ACLR


|test|cal:inst3
clk => fre[19]~reg0.CLK
clk => fre[18]~reg0.CLK
clk => fre[17]~reg0.CLK
clk => fre[16]~reg0.CLK
clk => fre[15]~reg0.CLK
clk => fre[14]~reg0.CLK
clk => fre[13]~reg0.CLK
clk => fre[12]~reg0.CLK
clk => fre[11]~reg0.CLK
clk => fre[10]~reg0.CLK
clk => fre[9]~reg0.CLK
clk => fre[8]~reg0.CLK
clk => fre[7]~reg0.CLK
clk => fre[6]~reg0.CLK
clk => fre[5]~reg0.CLK
clk => fre[4]~reg0.CLK
clk => fre[3]~reg0.CLK
clk => fre[2]~reg0.CLK
clk => fre[1]~reg0.CLK
clk => fre[0]~reg0.CLK
NA[0] => Mult0.IN54
NA[1] => Mult0.IN53
NA[2] => Mult0.IN52
NA[3] => Mult0.IN51
NA[4] => Mult0.IN50
NA[5] => Mult0.IN49
NA[6] => Mult0.IN48
NA[7] => Mult0.IN47
NA[8] => Mult0.IN46
NA[9] => Mult0.IN45
NA[10] => Mult0.IN44
NA[11] => Mult0.IN43
NA[12] => Mult0.IN42
NA[13] => Mult0.IN41
NA[14] => Mult0.IN40
NA[15] => Mult0.IN39
NA[16] => Mult0.IN38
NA[17] => Mult0.IN37
NA[18] => Mult0.IN36
NA[19] => Mult0.IN35
NA[20] => Mult0.IN34
NA[21] => Mult0.IN33
NA[22] => Mult0.IN32
NA[23] => Mult0.IN31
NA[24] => Mult0.IN30
NA[25] => Mult0.IN29
NA[26] => Mult0.IN28
NA[27] => Mult0.IN27
NA[28] => Mult0.IN26
NA[29] => Mult0.IN25
NA[30] => Mult0.IN24
NB[0] => Div0.IN62
NB[1] => Div0.IN61
NB[2] => Div0.IN60
NB[3] => Div0.IN59
NB[4] => Div0.IN58
NB[5] => Div0.IN57
NB[6] => Div0.IN56
NB[7] => Div0.IN55
NB[8] => Div0.IN54
NB[9] => Div0.IN53
NB[10] => Div0.IN52
NB[11] => Div0.IN51
NB[12] => Div0.IN50
NB[13] => Div0.IN49
NB[14] => Div0.IN48
NB[15] => Div0.IN47
NB[16] => Div0.IN46
NB[17] => Div0.IN45
NB[18] => Div0.IN44
NB[19] => Div0.IN43
NB[20] => Div0.IN42
NB[21] => Div0.IN41
NB[22] => Div0.IN40
NB[23] => Div0.IN39
NB[24] => Div0.IN38
NB[25] => Div0.IN37
NB[26] => Div0.IN36
NB[27] => Div0.IN35
NB[28] => Div0.IN34
NB[29] => Div0.IN33
NB[30] => Div0.IN32
fre[0] <= fre[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[1] <= fre[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[2] <= fre[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[3] <= fre[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[4] <= fre[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[5] <= fre[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[6] <= fre[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[7] <= fre[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[8] <= fre[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[9] <= fre[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[10] <= fre[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[11] <= fre[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[12] <= fre[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[13] <= fre[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[14] <= fre[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[15] <= fre[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[16] <= fre[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[17] <= fre[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[18] <= fre[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fre[19] <= fre[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|count:inst4
clk => num[30]~reg0.CLK
clk => num[29]~reg0.CLK
clk => num[28]~reg0.CLK
clk => num[27]~reg0.CLK
clk => num[26]~reg0.CLK
clk => num[25]~reg0.CLK
clk => num[24]~reg0.CLK
clk => num[23]~reg0.CLK
clk => num[22]~reg0.CLK
clk => num[21]~reg0.CLK
clk => num[20]~reg0.CLK
clk => num[19]~reg0.CLK
clk => num[18]~reg0.CLK
clk => num[17]~reg0.CLK
clk => num[16]~reg0.CLK
clk => num[15]~reg0.CLK
clk => num[14]~reg0.CLK
clk => num[13]~reg0.CLK
clk => num[12]~reg0.CLK
clk => num[11]~reg0.CLK
clk => num[10]~reg0.CLK
clk => num[9]~reg0.CLK
clk => num[8]~reg0.CLK
clk => num[7]~reg0.CLK
clk => num[6]~reg0.CLK
clk => num[5]~reg0.CLK
clk => num[4]~reg0.CLK
clk => num[3]~reg0.CLK
clk => num[2]~reg0.CLK
clk => num[1]~reg0.CLK
clk => num[0]~reg0.CLK
num[0] <= num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[8] <= num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[9] <= num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[10] <= num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[11] <= num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[12] <= num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[13] <= num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[14] <= num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[15] <= num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[16] <= num[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[17] <= num[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[18] <= num[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[19] <= num[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[20] <= num[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[21] <= num[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[22] <= num[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[23] <= num[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[24] <= num[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[25] <= num[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[26] <= num[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[27] <= num[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[28] <= num[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[29] <= num[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num[30] <= num[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => num[30]~reg0.ACLR
rst => num[29]~reg0.ACLR
rst => num[28]~reg0.ACLR
rst => num[27]~reg0.ACLR
rst => num[26]~reg0.ACLR
rst => num[25]~reg0.ACLR
rst => num[24]~reg0.ACLR
rst => num[23]~reg0.ACLR
rst => num[22]~reg0.ACLR
rst => num[21]~reg0.ACLR
rst => num[20]~reg0.ACLR
rst => num[19]~reg0.ACLR
rst => num[18]~reg0.ACLR
rst => num[17]~reg0.ACLR
rst => num[16]~reg0.ACLR
rst => num[15]~reg0.ACLR
rst => num[14]~reg0.ACLR
rst => num[13]~reg0.ACLR
rst => num[12]~reg0.ACLR
rst => num[11]~reg0.ACLR
rst => num[10]~reg0.ACLR
rst => num[9]~reg0.ACLR
rst => num[8]~reg0.ACLR
rst => num[7]~reg0.ACLR
rst => num[6]~reg0.ACLR
rst => num[5]~reg0.ACLR
rst => num[4]~reg0.ACLR
rst => num[3]~reg0.ACLR
rst => num[2]~reg0.ACLR
rst => num[1]~reg0.ACLR
rst => num[0]~reg0.ACLR


