#-----------------------------------------------------------
# xsim v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Oct  5 07:25:40 2019
# Process ID: 15480
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/duc/xsim_script.tcl}
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog/xsim.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/duc/xsim_script.tcl
source duc.tcl
