Power Analyzer report for pdm_to_pcm
Tue Nov 26 23:22:05 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.05        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  15.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Tue Nov 26 23:22:05 2019            ;
; Quartus Prime Version                  ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition      ;
; Revision Name                          ; pdm_to_pcm                                       ;
; Top-level Entity Name                  ; pdm_to_pcm                                       ;
; Family                                 ; MAX 10                                           ;
; Device                                 ; 10M08SAE144C8G                                   ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 130.94 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 0.00 mW                                          ;
; Core Static Thermal Power Dissipation  ; 110.65 mW                                        ;
; I/O Thermal Power Dissipation          ; 20.29 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+---------------------------------------------------+
; Indeterminate Toggle Rates                        ;
+---------------------+-----------------------------+
; Node                ; Reason                      ;
+---------------------+-----------------------------+
; pdm[0]              ; No valid clock domain found ;
; pdm[1]              ; No valid clock domain found ;
; pdm[2]              ; No valid clock domain found ;
; pdm[3]              ; No valid clock domain found ;
; pdm[4]              ; No valid clock domain found ;
; pdm[5]              ; No valid clock domain found ;
; pdm[6]              ; No valid clock domain found ;
; pdm[7]              ; No valid clock domain found ;
; pdm[8]              ; No valid clock domain found ;
; mosi                ; No valid clock domain found ;
; clk                 ; No valid clock domain found ;
; ssel                ; No valid clock domain found ;
; sck                 ; No valid clock domain found ;
; fifo_rdclk~clkctrl  ; No valid clock domain found ;
; clk~inputclkctrl    ; No valid clock domain found ;
; fifo_wrclk~clkctrl  ; No valid clock domain found ;
; pdm_clk_gen~clkctrl ; No valid clock domain found ;
+---------------------+-----------------------------+


+--------------------------------------------------------------------------+
; Operating Conditions Used                                                ;
+---------------------------------------------+----------------------------+
; Setting                                     ; Value                      ;
+---------------------------------------------+----------------------------+
; Device power characteristics                ; Typical                    ;
;                                             ;                            ;
; Voltages                                    ;                            ;
;     VCCA                                    ; 3.00 V                     ;
;     VCC_ONE                                 ; 3.00 V                     ;
;     3.3-V LVCMOS I/O Standard               ; 3.3 V                      ;
;     2.5 V I/O Standard                      ; 2.5 V                      ;
;     2.5 V Schmitt Trigger I/O Standard      ; 2.5 V                      ;
;                                             ;                            ;
; Auto computed junction temperature          ; 27.4 degrees Celsius       ;
;     Ambient temperature                     ; 25.0 degrees Celsius       ;
;     Junction-to-Case thermal resistance     ; 10.90 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt  ;
;     Heat Sink-to-Ambient thermal resistance ; 7.20 degrees Celsius/Watt  ;
;                                             ;                            ;
; Board model used                            ; None                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; M9K                 ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Combinational cell  ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Clock control block ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Register cell       ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                 ; 0.70 mW                           ; 0.00 mW                     ; 0.70 mW                        ; 0.00 mW                       ;    0.000                                                  ;
; Voltage Regulator   ; 0.00 mW                           ; 0.00 mW                     ; 0.00 mW                        ; --                            ; --                                                        ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                              ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pdm_to_pcm                                                                             ; 0.70 mW (0.70 mW)                    ; 0.00 mW (0.00 mW)               ; 0.70 mW (0.70 mW)                 ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm                                                                                                                                                                                                         ;
;     |hard_block:auto_generated_inst                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|hard_block:auto_generated_inst                                                                                                                                                                          ;
;     |cic:cic_filter                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter                                                                                                                                                                                          ;
;         |cic_cic_ii_0:cic_ii_0                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0                                                                                                                                                                    ;
;             |alt_cic_core:core                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                  ;
;                 |auk_dspip_avalon_streaming_controller:avalon_controller                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                          ;
;                 |alt_cic_dec_miso:dec_mul                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul                                                                                                                         ;
;                     |auk_dspip_channel_buffer:integrator[0].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[0].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[0].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[0].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample                                                            ;
;                     |auk_dspip_channel_buffer:integrator[1].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[1].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[1].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[1].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_channel_buffer:integrator[2].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[2].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[2].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[2].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_channel_buffer:integrator[3].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[3].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[3].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[3].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_channel_buffer:integrator[4].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[4].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[4].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[4].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_channel_buffer:integrator[5].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[5].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[5].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[5].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_channel_buffer:integrator[6].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[6].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[6].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[6].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_channel_buffer:integrator[7].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[7].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[7].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[7].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_channel_buffer:integrator[8].fifo_regulator              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator                                                                   ;
;                         |scfifo:buffer_FIFO                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO                                                ;
;                             |scfifo_1351:auto_generated                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated                     ;
;                                 |a_dpfifo_c0u:dpfifo                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo ;
;                     |auk_dspip_integrator:integrator[8].integrator_inner[0].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration                                                      ;
;                     |auk_dspip_integrator:integrator[8].integrator_inner[1].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration                                                      ;
;                     |auk_dspip_integrator:integrator[8].integrator_inner[2].integration ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration                                                      ;
;                     |auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample                                                         ;
;                     |auk_dspip_differentiator:stage_diff[0].auk_dsp_diff                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff                                                                     ;
;                     |auk_dspip_differentiator:stage_diff[1].auk_dsp_diff                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff                                                                     ;
;                     |auk_dspip_differentiator:stage_diff[2].auk_dsp_diff                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff                                                                     ;
;                 |auk_dspip_avalon_streaming_sink:input_sink                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                       ;
;                     |scfifo:sink_FIFO                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                      ;
;                         |scfifo_vp61:auto_generated                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated                                                           ;
;                             |a_dpfifo_gvu:dpfifo                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo                                       ;
;                 |auk_dspip_avalon_streaming_source:output_source_1                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1                                                                                                ;
;                     |scfifo:source_FIFO                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO                                                                             ;
;                         |scfifo_vs61:auto_generated                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated                                                  ;
;                             |a_dpfifo_s4v:dpfifo                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo                              ;
;                                 |altsyncram_1lg1:FIFOram                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|altsyncram_1lg1:FIFOram      ;
;                                 |cntr_jka:rd_ptr_msb                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_jka:rd_ptr_msb          ;
;                                 |cmpr_878:two_comparison                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cmpr_878:two_comparison      ;
;                                 |cntr_0l6:usedw_counter                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_0l6:usedw_counter       ;
;     |fifo2:module_gen[0].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[1].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[2].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[3].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[4].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[5].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[6].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[7].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |fifo2:module_gen[8].fifo_i                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i                                                                                                                                                                              ;
;         |dcfifo:dcfifo_component                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component                                                                                                                                                      ;
;             |dcfifo_kvi1:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                           ;
;                 |altsyncram_ri51:fifo_ram                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                                  ;
;                 |cmpr_5h5:rdempty_eq_comp                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                  ;
;                 |a_graycounter_h26:rdptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                               ;
;                 |alt_synch_pipe_n9l:rs_dgwp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                                ;
;                     |dffpipe_8v8:dffpipe6                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                           ;
;                 |cmpr_5h5:wrfull_eq_comp                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                   ;
;                 |a_graycounter_dgb:wrptr_g1p                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                               ;
;                 |alt_synch_pipe_o9l:ws_dgrp                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                                ;
;                     |dffpipe_9v8:dffpipe9                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                           ;
;     |spi_slave:spislv                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |pdm_to_pcm|spi_slave:spislv                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+--------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain             ;
+-----------------+-----------------------+--------------------------+
; Clock Domain    ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+-----------------+-----------------------+--------------------------+
; No clock domain ; 0.00                  ; 0.00                     ;
+-----------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO          ; 6.57 mA                 ; 0.00 mA                   ; 6.57 mA                  ; 6.57 mA                          ;
; VCCA           ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCC_ONE        ; 36.88 mA                ; 0.00 mA                   ; 36.88 mA                 ; 36.88 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 1B       ; 2.5V          ; 0.26 mA             ; 0.00 mA               ; 0.26 mA              ;
; 2        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 3        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 4        ; 3.3V          ; 1.70 mA             ; 0.00 mA               ; 1.70 mA              ;
; 5        ; 3.3V          ; 1.66 mA             ; 0.00 mA               ; 1.66 mA              ;
; 6        ; 3.3V          ; 1.68 mA             ; 0.00 mA               ; 1.68 mA              ;
; 7        ; 2.5V          ; 0.25 mA             ; 0.00 mA               ; 0.25 mA              ;
; 8        ; 2.5V          ; 0.26 mA             ; 0.00 mA               ; 0.26 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 1.52 mA                 ; 0.00 mA                   ; 1.52 mA                  ; 1.52 mA                          ;
; 3.3V          ; 5.04 mA                 ; 0.00 mA                   ; 5.04 mA                  ; 5.04 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                          ;
+----------------------------------------------------------------------------------------+--------------+------------+---------------+---------------+
; Data Source                                                                            ; Total        ; Pin        ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+------------+---------------+---------------+
; Simulation (from file)                                                                 ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;            ;               ;               ;
; Node, entity or clock assignment                                                       ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 4 (0.2%)     ; 0 (0.0%)   ; 0 (0.0%)      ; 4 (0.3%)      ;
;                                                                                        ;              ;            ;               ;               ;
; Vectorless estimation                                                                  ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 2469 (99.2%) ; 4 (16.7%)  ; 1273 (100.0%) ; 1192 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 14 (0.6%)    ; 1 (4.2%)   ; 3 (0.2%)      ; 10 (0.8%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 2465 (99.0%) ; 4 (16.7%)  ; 1273 (100.0%) ; 1188 (99.7%)  ;
;                                                                                        ;              ;            ;               ;               ;
; Default assignment                                                                     ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 20 (0.8%)    ; 20 (83.3%) ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;            ;               ;               ;
; Assumed 0                                                                              ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 20 (0.8%)    ; 20 (83.3%) ; 0 (0.0%)      ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+--------------+------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Nov 26 23:22:04 2019
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm
Warning (125092): Tcl Script File ../synthesis/bform.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../synthesis/bform.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_kvi1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register spi_slave:spislv|bitcnt[4] is being clocked by clk
Warning (332060): Node: fifo_rdclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|rdptr_g[0] is being clocked by fifo_rdclk
Warning (332060): Node: fifo_wrclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|delayed_wrptr_g[3] is being clocked by fifo_wrclk
Warning (332060): Node: pdm_clk_gen was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_wrclk is being clocked by pdm_clk_gen
Warning (332068): No clocks defined in design.
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 0.000 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 130.94 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1322 megabytes
    Info: Processing ended: Tue Nov 26 23:22:05 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


