/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_genet_0_intrl2_1.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 2:20p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:10 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_genet_0_intrl2_1.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 2:20p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_GENET_0_INTRL2_1_H__
#define BCHP_GENET_0_INTRL2_1_H__

/***************************************************************************
 *GENET_0_INTRL2_1
 ***************************************************************************/
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS         0x00b80240 /* CPU interrupt Status Register */
#define BCHP_GENET_0_INTRL2_1_CPU_SET            0x00b80244 /* CPU interrupt Set Register */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR          0x00b80248 /* CPU interrupt Clear Register */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS    0x00b8024c /* CPU interrupt Mask Status Register */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET       0x00b80250 /* CPU interrupt Mask Set Register */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR     0x00b80254 /* CPU interrupt Mask Clear Register */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS         0x00b80258 /* PCI interrupt Status Register */
#define BCHP_GENET_0_INTRL2_1_PCI_SET            0x00b8025c /* PCI interrupt Set Register */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR          0x00b80260 /* PCI interrupt Clear Register */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS    0x00b80264 /* PCI interrupt Mask Status Register */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET       0x00b80268 /* PCI interrupt Mask Set Register */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR     0x00b8026c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr15 [31:31] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr15_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr15_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr14 [30:30] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr14_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr14_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr13 [29:29] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr13_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr13_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr12 [28:28] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr12_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr12_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr11 [27:27] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr11_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr11_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr10 [26:26] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr10_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr10_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr9 [25:25] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr9_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr9_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr8 [24:24] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr8_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr8_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr7 [23:23] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr7_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr7_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr6 [22:22] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr6_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr6_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr5 [21:21] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr5_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr5_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr4 [20:20] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr4_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr4_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr3 [19:19] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr3_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr3_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr2 [18:18] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr2_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr2_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr1 [17:17] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr1_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr1_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: rdma_ring_buf_mult_buf_done_intr0 [16:16] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr0_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr0_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_rdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr15 [15:15] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr15_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr15_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr14 [14:14] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr14_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr14_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr13 [13:13] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr13_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr13_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr12 [12:12] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr12_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr12_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr11 [11:11] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr11_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr11_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr10 [10:10] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr10_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr10_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr9 [09:09] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr9_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr9_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr8 [08:08] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr8_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr8_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr7 [07:07] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr7_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr7_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr6 [06:06] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr6_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr6_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr5 [05:05] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr5_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr5_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr4 [04:04] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr4_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr4_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr3 [03:03] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr3_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr3_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr2 [02:02] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr2_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr2_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr1 [01:01] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr1_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr1_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_STATUS :: tdma_ring_buf_mult_buf_done_intr0 [00:00] */
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr0_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr0_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_CPU_STATUS_tdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr15 [31:31] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr15_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr15_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr14 [30:30] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr14_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr14_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr13 [29:29] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr13_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr13_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr12 [28:28] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr12_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr12_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr11 [27:27] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr11_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr11_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr10 [26:26] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr10_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr10_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr9 [25:25] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr9_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr9_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr8 [24:24] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr8_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr8_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr7 [23:23] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr7_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr7_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr6 [22:22] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr6_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr6_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr5 [21:21] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr5_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr5_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr4 [20:20] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr4_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr4_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr3 [19:19] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr3_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr3_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr2 [18:18] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr2_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr2_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr1 [17:17] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr1_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr1_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: rdma_ring_buf_mult_buf_done_intr0 [16:16] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr0_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr0_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_CPU_SET_rdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr15 [15:15] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr15_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr15_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr14 [14:14] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr14_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr14_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr13 [13:13] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr13_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr13_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr12 [12:12] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr12_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr12_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr11 [11:11] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr11_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr11_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr10 [10:10] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr10_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr10_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr9 [09:09] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr9_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr9_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr8 [08:08] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr8_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr8_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr7 [07:07] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr7_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr7_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr6 [06:06] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr6_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr6_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr5 [05:05] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr5_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr5_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr4 [04:04] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr4_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr4_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr3 [03:03] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr3_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr3_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr2 [02:02] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr2_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr2_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr1 [01:01] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr1_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr1_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_SET :: tdma_ring_buf_mult_buf_done_intr0 [00:00] */
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr0_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr0_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_CPU_SET_tdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr15 [31:31] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr15_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr15_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr14 [30:30] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr14_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr14_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr13 [29:29] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr13_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr13_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr12 [28:28] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr12_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr12_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr11 [27:27] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr11_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr11_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr10 [26:26] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr10_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr10_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr9 [25:25] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr9_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr9_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr8 [24:24] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr8_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr8_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr7 [23:23] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr7_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr7_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr6 [22:22] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr6_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr6_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr5 [21:21] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr5_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr5_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr4 [20:20] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr4_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr4_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr3 [19:19] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr3_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr3_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr2 [18:18] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr2_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr2_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr1 [17:17] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr1_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr1_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: rdma_ring_buf_mult_buf_done_intr0 [16:16] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr0_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr0_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_rdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr15 [15:15] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr15_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr15_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr14 [14:14] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr14_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr14_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr13 [13:13] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr13_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr13_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr12 [12:12] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr12_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr12_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr11 [11:11] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr11_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr11_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr10 [10:10] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr10_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr10_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr9 [09:09] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr9_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr9_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr8 [08:08] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr8_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr8_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr7 [07:07] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr7_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr7_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr6 [06:06] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr6_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr6_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr5 [05:05] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr5_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr5_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr4 [04:04] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr4_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr4_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr3 [03:03] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr3_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr3_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr2 [02:02] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr2_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr2_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr1 [01:01] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr1_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr1_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: CPU_CLEAR :: tdma_ring_buf_mult_buf_done_intr0 [00:00] */
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr0_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr0_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_CPU_CLEAR_tdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr15_mask [31:31] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr14_mask [30:30] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr13_mask [29:29] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr12_mask [28:28] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr11_mask [27:27] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr10_mask [26:26] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr9_mask [25:25] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr8_mask [24:24] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr7_mask [23:23] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr6_mask [22:22] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr5_mask [21:21] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr4_mask [20:20] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr3_mask [19:19] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr2_mask [18:18] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr1_mask [17:17] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr0_mask [16:16] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr15_mask [15:15] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr14_mask [14:14] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr13_mask [13:13] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr12_mask [12:12] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr11_mask [11:11] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr10_mask [10:10] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr9_mask [09:09] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr8_mask [08:08] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr7_mask [07:07] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr6_mask [06:06] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr5_mask [05:05] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr4_mask [04:04] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr3_mask [03:03] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr2_mask [02:02] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr1_mask [01:01] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr0_mask [00:00] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr15_mask [31:31] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr14_mask [30:30] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr13_mask [29:29] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr12_mask [28:28] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr11_mask [27:27] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr10_mask [26:26] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr9_mask [25:25] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr8_mask [24:24] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr7_mask [23:23] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr6_mask [22:22] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr5_mask [21:21] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr4_mask [20:20] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr3_mask [19:19] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr2_mask [18:18] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr1_mask [17:17] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: rdma_ring_buf_mult_buf_done_intr0_mask [16:16] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_rdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr15_mask [15:15] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr14_mask [14:14] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr13_mask [13:13] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr12_mask [12:12] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr11_mask [11:11] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr10_mask [10:10] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr9_mask [09:09] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr8_mask [08:08] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr7_mask [07:07] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr6_mask [06:06] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr5_mask [05:05] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr4_mask [04:04] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr3_mask [03:03] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr2_mask [02:02] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr1_mask [01:01] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_SET :: tdma_ring_buf_mult_buf_done_intr0_mask [00:00] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_SET_tdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr15_mask [31:31] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr14_mask [30:30] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr13_mask [29:29] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr12_mask [28:28] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr11_mask [27:27] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr10_mask [26:26] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr9_mask [25:25] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr8_mask [24:24] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr7_mask [23:23] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr6_mask [22:22] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr5_mask [21:21] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr4_mask [20:20] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr3_mask [19:19] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr2_mask [18:18] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr1_mask [17:17] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr0_mask [16:16] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr15_mask [15:15] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr14_mask [14:14] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr13_mask [13:13] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr12_mask [12:12] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr11_mask [11:11] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr10_mask [10:10] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr9_mask [09:09] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr8_mask [08:08] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr7_mask [07:07] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr6_mask [06:06] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr5_mask [05:05] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr4_mask [04:04] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr3_mask [03:03] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr2_mask [02:02] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr1_mask [01:01] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: CPU_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr0_mask [00:00] */
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_CPU_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr15 [31:31] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr15_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr15_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr14 [30:30] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr14_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr14_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr13 [29:29] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr13_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr13_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr12 [28:28] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr12_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr12_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr11 [27:27] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr11_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr11_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr10 [26:26] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr10_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr10_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr9 [25:25] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr9_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr9_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr8 [24:24] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr8_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr8_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr7 [23:23] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr7_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr7_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr6 [22:22] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr6_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr6_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr5 [21:21] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr5_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr5_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr4 [20:20] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr4_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr4_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr3 [19:19] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr3_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr3_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr2 [18:18] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr2_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr2_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr1 [17:17] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr1_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr1_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: rdma_ring_buf_mult_buf_done_intr0 [16:16] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr0_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr0_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_rdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr15 [15:15] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr15_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr15_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr14 [14:14] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr14_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr14_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr13 [13:13] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr13_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr13_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr12 [12:12] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr12_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr12_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr11 [11:11] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr11_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr11_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr10 [10:10] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr10_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr10_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr9 [09:09] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr9_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr9_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr8 [08:08] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr8_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr8_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr7 [07:07] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr7_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr7_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr6 [06:06] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr6_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr6_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr5 [05:05] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr5_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr5_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr4 [04:04] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr4_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr4_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr3 [03:03] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr3_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr3_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr2 [02:02] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr2_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr2_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr1 [01:01] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr1_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr1_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_STATUS :: tdma_ring_buf_mult_buf_done_intr0 [00:00] */
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr0_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr0_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_PCI_STATUS_tdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr15 [31:31] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr15_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr15_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr14 [30:30] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr14_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr14_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr13 [29:29] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr13_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr13_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr12 [28:28] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr12_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr12_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr11 [27:27] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr11_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr11_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr10 [26:26] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr10_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr10_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr9 [25:25] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr9_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr9_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr8 [24:24] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr8_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr8_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr7 [23:23] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr7_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr7_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr6 [22:22] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr6_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr6_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr5 [21:21] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr5_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr5_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr4 [20:20] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr4_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr4_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr3 [19:19] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr3_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr3_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr2 [18:18] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr2_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr2_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr1 [17:17] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr1_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr1_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: rdma_ring_buf_mult_buf_done_intr0 [16:16] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr0_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr0_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_PCI_SET_rdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr15 [15:15] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr15_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr15_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr14 [14:14] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr14_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr14_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr13 [13:13] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr13_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr13_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr12 [12:12] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr12_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr12_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr11 [11:11] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr11_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr11_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr10 [10:10] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr10_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr10_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr9 [09:09] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr9_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr9_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr8 [08:08] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr8_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr8_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr7 [07:07] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr7_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr7_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr6 [06:06] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr6_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr6_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr5 [05:05] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr5_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr5_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr4 [04:04] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr4_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr4_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr3 [03:03] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr3_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr3_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr2 [02:02] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr2_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr2_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr1 [01:01] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr1_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr1_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_SET :: tdma_ring_buf_mult_buf_done_intr0 [00:00] */
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr0_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr0_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_PCI_SET_tdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr15 [31:31] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr15_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr15_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr14 [30:30] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr14_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr14_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr13 [29:29] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr13_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr13_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr12 [28:28] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr12_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr12_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr11 [27:27] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr11_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr11_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr10 [26:26] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr10_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr10_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr9 [25:25] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr9_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr9_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr8 [24:24] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr8_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr8_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr7 [23:23] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr7_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr7_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr6 [22:22] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr6_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr6_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr5 [21:21] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr5_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr5_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr4 [20:20] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr4_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr4_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr3 [19:19] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr3_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr3_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr2 [18:18] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr2_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr2_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr1 [17:17] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr1_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr1_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: rdma_ring_buf_mult_buf_done_intr0 [16:16] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr0_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr0_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_rdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr15 [15:15] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr15_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr15_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr15_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr14 [14:14] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr14_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr14_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr14_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr13 [13:13] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr13_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr13_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr13_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr12 [12:12] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr12_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr12_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr12_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr11 [11:11] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr11_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr11_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr11_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr10 [10:10] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr10_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr10_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr10_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr9 [09:09] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr9_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr9_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr9_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr8 [08:08] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr8_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr8_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr8_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr7 [07:07] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr7_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr7_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr7_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr6 [06:06] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr6_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr6_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr6_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr5 [05:05] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr5_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr5_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr5_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr4 [04:04] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr4_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr4_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr4_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr3 [03:03] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr3_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr3_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr3_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr2 [02:02] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr2_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr2_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr2_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr1 [01:01] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr1_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr1_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr1_DEFAULT 0x00000000

/* GENET_0_INTRL2_1 :: PCI_CLEAR :: tdma_ring_buf_mult_buf_done_intr0 [00:00] */
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr0_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr0_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_PCI_CLEAR_tdma_ring_buf_mult_buf_done_intr0_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr15_mask [31:31] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr14_mask [30:30] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr13_mask [29:29] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr12_mask [28:28] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr11_mask [27:27] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr10_mask [26:26] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr9_mask [25:25] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr8_mask [24:24] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr7_mask [23:23] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr6_mask [22:22] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr5_mask [21:21] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr4_mask [20:20] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr3_mask [19:19] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr2_mask [18:18] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr1_mask [17:17] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: rdma_ring_buf_mult_buf_done_intr0_mask [16:16] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_rdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr15_mask [15:15] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr14_mask [14:14] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr13_mask [13:13] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr12_mask [12:12] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr11_mask [11:11] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr10_mask [10:10] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr9_mask [09:09] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr8_mask [08:08] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr7_mask [07:07] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr6_mask [06:06] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr5_mask [05:05] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr4_mask [04:04] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr3_mask [03:03] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr2_mask [02:02] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr1_mask [01:01] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_STATUS :: tdma_ring_buf_mult_buf_done_intr0_mask [00:00] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS_tdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr15_mask [31:31] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr14_mask [30:30] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr13_mask [29:29] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr12_mask [28:28] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr11_mask [27:27] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr10_mask [26:26] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr9_mask [25:25] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr8_mask [24:24] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr7_mask [23:23] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr6_mask [22:22] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr5_mask [21:21] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr4_mask [20:20] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr3_mask [19:19] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr2_mask [18:18] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr1_mask [17:17] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: rdma_ring_buf_mult_buf_done_intr0_mask [16:16] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_rdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr15_mask [15:15] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr14_mask [14:14] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr13_mask [13:13] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr12_mask [12:12] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr11_mask [11:11] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr10_mask [10:10] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr9_mask [09:09] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr8_mask [08:08] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr7_mask [07:07] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr6_mask [06:06] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr5_mask [05:05] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr4_mask [04:04] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr3_mask [03:03] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr2_mask [02:02] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr1_mask [01:01] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_SET :: tdma_ring_buf_mult_buf_done_intr0_mask [00:00] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_SET_tdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr15_mask [31:31] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x80000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 31
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr14_mask [30:30] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x40000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 30
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr13_mask [29:29] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x20000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 29
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr12_mask [28:28] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x10000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 28
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr11_mask [27:27] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x08000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 27
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr10_mask [26:26] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x04000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 26
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr9_mask [25:25] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x02000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 25
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr8_mask [24:24] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x01000000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 24
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr7_mask [23:23] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00800000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 23
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr6_mask [22:22] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00400000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 22
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr5_mask [21:21] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00200000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 21
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr4_mask [20:20] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00100000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 20
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr3_mask [19:19] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00080000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 19
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr2_mask [18:18] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00040000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 18
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr1_mask [17:17] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00020000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 17
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: rdma_ring_buf_mult_buf_done_intr0_mask [16:16] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00010000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 16
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_rdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr15_mask [15:15] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr15_mask_MASK 0x00008000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr15_mask_SHIFT 15
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr15_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr14_mask [14:14] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr14_mask_MASK 0x00004000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr14_mask_SHIFT 14
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr14_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr13_mask [13:13] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr13_mask_MASK 0x00002000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr13_mask_SHIFT 13
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr13_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr12_mask [12:12] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr12_mask_MASK 0x00001000
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr12_mask_SHIFT 12
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr12_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr11_mask [11:11] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr11_mask_MASK 0x00000800
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr11_mask_SHIFT 11
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr11_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr10_mask [10:10] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr10_mask_MASK 0x00000400
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr10_mask_SHIFT 10
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr10_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr9_mask [09:09] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr9_mask_MASK 0x00000200
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr9_mask_SHIFT 9
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr9_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr8_mask [08:08] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr8_mask_MASK 0x00000100
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr8_mask_SHIFT 8
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr8_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr7_mask [07:07] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr7_mask_MASK 0x00000080
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr7_mask_SHIFT 7
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr7_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr6_mask [06:06] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr6_mask_MASK 0x00000040
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr6_mask_SHIFT 6
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr6_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr5_mask [05:05] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr5_mask_MASK 0x00000020
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr5_mask_SHIFT 5
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr5_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr4_mask [04:04] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr4_mask_MASK 0x00000010
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr4_mask_SHIFT 4
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr4_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr3_mask [03:03] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr3_mask_MASK 0x00000008
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr3_mask_SHIFT 3
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr3_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr2_mask [02:02] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr2_mask_MASK 0x00000004
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr2_mask_SHIFT 2
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr2_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr1_mask [01:01] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr1_mask_MASK 0x00000002
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr1_mask_SHIFT 1
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr1_mask_DEFAULT 0x00000001

/* GENET_0_INTRL2_1 :: PCI_MASK_CLEAR :: tdma_ring_buf_mult_buf_done_intr0_mask [00:00] */
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr0_mask_MASK 0x00000001
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr0_mask_SHIFT 0
#define BCHP_GENET_0_INTRL2_1_PCI_MASK_CLEAR_tdma_ring_buf_mult_buf_done_intr0_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_GENET_0_INTRL2_1_H__ */

/* End of File */
