#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x156605290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x156605400 .scope module, "testbench" "testbench" 3 4;
 .timescale -9 -10;
P_0x600001de4880 .param/real "PERIOD" 1 3 5, Cr<m5000000000000000gfc5>; value=10.0000
P_0x600001de48c0 .param/l "TEST_CYCLES" 1 3 6, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001111101000>;
v0x6000001e4510_0 .var "t_clk", 0 0;
v0x6000001e45a0_0 .net "t_led", 2 0, v0x6000001e4360_0;  1 drivers
S_0x156605d60 .scope module, "dut" "top" 3 21, 4 3 0, S_0x156605400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "led_rgb_o";
P_0x600001de4980 .param/l "CLOCK_SPEED" 0 4 4, +C4<00000000000000000000010000000000>;
P_0x600001de49c0 .param/l "RESET_AFTER" 0 4 5, +C4<00000000000000000000000000000001>;
v0x6000001e4240_0 .net "clk", 0 0, v0x6000001e4510_0;  1 drivers
v0x6000001e42d0_0 .var "counter", 10 0;
v0x6000001e4360_0 .var "led_rgb_o", 2 0;
v0x6000001e43f0_0 .net "reset", 0 0, v0x6000001e4120_0;  1 drivers
v0x6000001e4480_0 .var "which", 1 0;
S_0x156605ed0 .scope module, "system_reset_module" "ResetGenerator" 4 12, 5 9 0, S_0x156605d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
P_0x6000026e6c80 .param/l "AFTER" 0 5 10, +C4<00000000000000000000000000000001>;
v0x6000001e4090_0 .net "clk", 0 0, v0x6000001e4510_0;  alias, 1 drivers
v0x6000001e4120_0 .var "reset", 0 0;
v0x6000001e41b0_0 .var "reset_counter", 15 0;
E_0x6000026e6d00 .event posedge, v0x6000001e4090_0;
    .scope S_0x156605ed0;
T_0 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x6000001e41b0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x156605ed0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001e4120_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x156605ed0;
T_2 ;
    %wait E_0x6000026e6d00;
    %load/vec4 v0x6000001e41b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000001e4120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000001e41b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000001e41b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000001e4120_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000001e41b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000001e41b0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x156605d60;
T_3 ;
    %wait E_0x6000026e6d00;
    %load/vec4 v0x6000001e43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x6000001e4360_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x6000001e42d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000001e4480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000001e42d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x6000001e4360_0;
    %load/vec4 v0x6000001e4480_0;
    %part/u 1;
    %inv;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x6000001e4480_0;
    %assign/vec4/off/d v0x6000001e4360_0, 4, 5;
    %load/vec4 v0x6000001e4360_0;
    %load/vec4 v0x6000001e4480_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x6000001e4480_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x6000001e4480_0;
    %addi 1, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x6000001e4480_0, 0;
T_3.4 ;
    %pushi/vec4 1024, 0, 11;
    %assign/vec4 v0x6000001e42d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6000001e42d0_0;
    %subi 1, 0, 11;
    %assign/vec4 v0x6000001e42d0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x156605400;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000001e4510_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x156605400;
T_5 ;
    %delay 50, 0;
    %load/vec4 v0x6000001e4510_0;
    %inv;
    %assign/vec4 v0x6000001e4510_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x156605400;
T_6 ;
    %delay 13157200, 0;
    %vpi_call/w 3 10 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x156605400;
T_7 ;
    %vpi_call/w 3 13 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x156605400 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./top.sv";
    "./../00_pwm_generator/ResetGenerator.sv";
