// Seed: 3922116600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  id_6(
      .id_0(), .id_1(1 * id_4#(.id_2(1'd0)) == 1), .id_3((1'b0) - 1'b0)
  );
  uwire id_7;
  wire  id_8;
  assign id_7 = 1'b0;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_14(
      .id_0(1), .id_1(1), .id_2(1'b0)
  );
  module_0 modCall_1 (
      id_3,
      id_4,
      id_10,
      id_9
  );
  wire id_15;
  assign #1 id_12[1] = 1'b0;
  wire id_16;
  wire id_17;
  assign id_10 = 1;
endmodule
