/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:40 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_H__
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_H__

/***************************************************************************
 *XPT_RAVE_CPU_INTR_AGGREGATOR - RAVE CPU Interrupt Aggregator
 ***************************************************************************/
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS 0x20a4f000 /* [RO][32] Interrupt Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS 0x20a4f004 /* [RO][32] Interrupt Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS 0x20a4f008 /* [RO][32] Interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS 0x20a4f00c /* [RO][32] Interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET 0x20a4f010 /* [WO][32] Interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET 0x20a4f014 /* [WO][32] Interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR 0x20a4f018 /* [WO][32] Interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR 0x20a4f01c /* [WO][32] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_W0_STATUS - Interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_LAST_CMD_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_SPLICE_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CC_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_MISC_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W1_STATUS - Interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_STATUS :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_LAST_CMD_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_SPLICE_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CC_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_MISC_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_STATUS :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_LAST_CMD_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_SPLICE_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CC_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_MISC_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_SET :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_LAST_CMD_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_SPLICE_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CC_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_MISC_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_CLEAR :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR_reserved0_SHIFT 0

#endif /* #ifndef BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_H__ */

/* End of File */
