#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May  1 22:50:39 2024
# Process ID: 200671
# Current directory: /home/samak519/Git/code/hardware/work
# Command line: vivado -mode batch -source /home/samak519/Git/code/hardware/build.tcl -notrace -journal vivado_synth.jou -log vivado_synth.log -tclargs synth main.vhd cpu.vhd alu.vhd tile_rom.vhd vga_motor.vhd pMem.vhd uMem.vhd Basys3.xdc
# Log file: /home/samak519/Git/code/hardware/work/vivado_synth.log
# Journal file: /home/samak519/Git/code/hardware/work/vivado_synth.jou
# Running On: muxen2-106.ad.liu.se, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 12, Host memory: 16186 MB
#-----------------------------------------------------------
source /home/samak519/Git/code/hardware/build.tcl -notrace

############################################################################
#### Build script 'Version 1.1 - 2024-02-23'

Doing synth

############################################################################
#### Synthesizing...

Reading: main.vhd
Reading: cpu.vhd
Reading: alu.vhd
Reading: tile_rom.vhd
Reading: vga_motor.vhd
Reading: pMem.vhd
Reading: uMem.vhd
Reading: Basys3.xdc
Command: synth_design -top main -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 200704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2249.145 ; gain = 404.645 ; free physical = 8750 ; free virtual = 20825
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/samak519/Git/code/hardware/main.vhd:30]
INFO: [Synth 8-3491] module 'cpu' declared at '/home/samak519/Git/code/hardware/cpu.vhd:6' bound to instance 'U1' of component 'cpu' [/home/samak519/Git/code/hardware/main.vhd:63]
INFO: [Synth 8-638] synthesizing module 'cpu' [/home/samak519/Git/code/hardware/cpu.vhd:15]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/samak519/Git/code/hardware/cpu.vhd:112]
INFO: [Synth 8-3491] module 'alu' declared at '/home/samak519/Git/code/hardware/alu.vhd:4' bound to instance 'ALU_inst' of component 'alu' [/home/samak519/Git/code/hardware/cpu.vhd:255]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/samak519/Git/code/hardware/alu.vhd:16]
WARNING: [Synth 8-153] case item 4'bxxxx will never be executed [/home/samak519/Git/code/hardware/alu.vhd:39]
WARNING: [Synth 8-614] signal 'AR_internal' is read in the process but is not in the sensitivity list [/home/samak519/Git/code/hardware/alu.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [/home/samak519/Git/code/hardware/alu.vhd:16]
INFO: [Synth 8-3491] module 'pMem' declared at '/home/samak519/Git/code/hardware/pMem.vhd:5' bound to instance 'pMem_inst' of component 'pMem' [/home/samak519/Git/code/hardware/cpu.vhd:264]
INFO: [Synth 8-638] synthesizing module 'pMem' [/home/samak519/Git/code/hardware/pMem.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pMem' (0#1) [/home/samak519/Git/code/hardware/pMem.vhd:17]
INFO: [Synth 8-3491] module 'uMem' declared at '/home/samak519/Git/code/hardware/uMem.vhd:5' bound to instance 'uMem_inst' of component 'uMem' [/home/samak519/Git/code/hardware/cpu.vhd:276]
INFO: [Synth 8-638] synthesizing module 'uMem' [/home/samak519/Git/code/hardware/uMem.vhd:11]
CRITICAL WARNING: [Synth 8-5550] found explicit dontcare in slice;  simulation mismatch may occur [/home/samak519/Git/code/hardware/uMem.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'uMem' (0#1) [/home/samak519/Git/code/hardware/uMem.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'cpu' (0#1) [/home/samak519/Git/code/hardware/cpu.vhd:15]
INFO: [Synth 8-3491] module 'vga_motor' declared at '/home/samak519/Git/code/hardware/vga_motor.vhd:5' bound to instance 'U2' of component 'VGA_MOTOR' [/home/samak519/Git/code/hardware/main.vhd:70]
INFO: [Synth 8-638] synthesizing module 'vga_motor' [/home/samak519/Git/code/hardware/vga_motor.vhd:19]
WARNING: [Synth 8-614] signal 'Clk25' is read in the process but is not in the sensitivity list [/home/samak519/Git/code/hardware/vga_motor.vhd:115]
WARNING: [Synth 8-614] signal 'x_subpixel' is read in the process but is not in the sensitivity list [/home/samak519/Git/code/hardware/vga_motor.vhd:134]
WARNING: [Synth 8-614] signal 'Clk25' is read in the process but is not in the sensitivity list [/home/samak519/Git/code/hardware/vga_motor.vhd:134]
WARNING: [Synth 8-614] signal 'Clk25' is read in the process but is not in the sensitivity list [/home/samak519/Git/code/hardware/vga_motor.vhd:153]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/samak519/Git/code/hardware/vga_motor.vhd:168]
WARNING: [Synth 8-614] signal 'Clk25' is read in the process but is not in the sensitivity list [/home/samak519/Git/code/hardware/vga_motor.vhd:168]
INFO: [Synth 8-3491] module 'tile_rom' declared at '/home/samak519/Git/code/hardware/tile_rom.vhd:5' bound to instance 'tile_rom_inst' of component 'tile_rom' [/home/samak519/Git/code/hardware/vga_motor.vhd:213]
INFO: [Synth 8-638] synthesizing module 'tile_rom' [/home/samak519/Git/code/hardware/tile_rom.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'tile_rom' (0#1) [/home/samak519/Git/code/hardware/tile_rom.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'vga_motor' (0#1) [/home/samak519/Git/code/hardware/vga_motor.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [/home/samak519/Git/code/hardware/main.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element x_subpixel1_reg was removed.  [/home/samak519/Git/code/hardware/vga_motor.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element y_subpixel1_reg was removed.  [/home/samak519/Git/code/hardware/vga_motor.vhd:189]
WARNING: [Synth 8-7129] Port address[13] in module tile_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module uMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module uMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_address[11] in module pMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port cpu_address[10] in module pMem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2338.113 ; gain = 493.613 ; free physical = 8656 ; free virtual = 20731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.926 ; gain = 511.426 ; free physical = 8644 ; free virtual = 20719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.926 ; gain = 511.426 ; free physical = 8644 ; free virtual = 20719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.926 ; gain = 0.000 ; free physical = 8644 ; free virtual = 20719
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/samak519/Git/code/hardware/Basys3.xdc]
Finished Parsing XDC File [/home/samak519/Git/code/hardware/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samak519/Git/code/hardware/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.707 ; gain = 0.000 ; free physical = 8589 ; free virtual = 20675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.742 ; gain = 0.000 ; free physical = 8589 ; free virtual = 20675
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8590 ; free virtual = 20676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8590 ; free virtual = 20676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8590 ; free virtual = 20676
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'AR_internal_reg' [/home/samak519/Git/code/hardware/alu.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[0]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[1]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[2]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[3]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[4]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[5]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[6]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'GR_reg[7]' [/home/samak519/Git/code/hardware/cpu.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'current_tiletype_reg' [/home/samak519/Git/code/hardware/vga_motor.vhd:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8590 ; free virtual = 20675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              24K Bit	(1024 X 24 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  11 Input   25 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ALU_inst/AR_internal0, operation Mode is: A*B.
DSP Report: operator ALU_inst/AR_internal0 is absorbed into DSP ALU_inst/AR_internal0.
DSP Report: operator ALU_inst/AR_internal0 is absorbed into DSP ALU_inst/AR_internal0.
WARNING: [Synth 8-3332] Sequential element (U2/current_tiletype_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U2/current_tiletype_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U2/current_tiletype_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U2/current_tiletype_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U2/current_tiletype_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (U2/current_tiletype_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8553 ; free virtual = 20645
---------------------------------------------------------------------------------
 Sort Area is  ALU_inst/AR_internal0_0 : 0 0 : 3446 3446 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------+---------------+----------------+
|Module Name | RTL Object                      | Depth x Width | Implemented As | 
+------------+---------------------------------+---------------+----------------+
|tile_rom    | palette_rom[0]                  | 32x24         | LUT            | 
|cpu         | K1                              | 32x6          | LUT            | 
|vga_motor   | tile_rom_inst/palette_index_reg | 8192x5        | Block RAM      | 
|vga_motor   | tile_rom_inst/palette_rom[0]    | 32x24         | LUT            | 
+------------+---------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main        | U1/pMem_inst/p_mem_reg | 1 K x 24(READ_FIRST)   | W | R | 1024 x 24(WRITE_FIRST) |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8545 ; free virtual = 20644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8525 ; free virtual = 20623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main        | U1/pMem_inst/p_mem_reg | 1 K x 24(READ_FIRST)   | W | R | 1024 x 24(WRITE_FIRST) |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U1/pMem_inst/p_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U1/pMem_inst/p_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U2/tile_rom_inst/palette_index_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U2/tile_rom_inst/palette_index_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8525 ; free virtual = 20623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8522 ; free virtual = 20621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8522 ; free virtual = 20621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8522 ; free virtual = 20621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8522 ; free virtual = 20621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8522 ; free virtual = 20621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8522 ; free virtual = 20621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B         | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    25|
|3     |DSP48E1  |     1|
|4     |LUT1     |     4|
|5     |LUT2     |    73|
|6     |LUT3     |    80|
|7     |LUT4     |    48|
|8     |LUT5     |   100|
|9     |LUT6     |   296|
|10    |MUXF7    |    47|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     2|
|14    |FDCE     |    95|
|15    |FDPE     |    12|
|16    |FDRE     |    18|
|17    |LD       |   192|
|18    |LDC      |    25|
|19    |IBUF     |     2|
|20    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8522 ; free virtual = 20621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2567.742 ; gain = 511.426 ; free physical = 8522 ; free virtual = 20621
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2567.742 ; gain = 723.242 ; free physical = 8814 ; free virtual = 20912
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.742 ; gain = 0.000 ; free physical = 8814 ; free virtual = 20912
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/samak519/Git/code/hardware/Basys3.xdc]
Finished Parsing XDC File [/home/samak519/Git/code/hardware/Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8813 ; free virtual = 20911
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  LD => LDCE: 192 instances
  LDC => LDCE: 25 instances

Synth Design complete | Checksum: 829e401
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2767.801 ; gain = 1262.531 ; free physical = 8812 ; free virtual = 20911
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2080.294; main = 1782.308; forked = 441.460
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4105.945; main = 2735.789; forked = 1626.281
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8812 ; free virtual = 20911
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8812 ; free virtual = 20911
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8812 ; free virtual = 20911
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8812 ; free virtual = 20911
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8812 ; free virtual = 20911
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8812 ; free virtual = 20911
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2767.801 ; gain = 0.000 ; free physical = 8812 ; free virtual = 20911
INFO: [Common 17-1381] The checkpoint '/home/samak519/Git/code/hardware/work/synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed May  1 22:51:10 2024...
