name: hdlconvertor_p234
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error-MULTITOP: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:11: Unsupported: Multiple top level modules: select_bus and adder
%Error-MULTITOP: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:11: Fix, or use --top-module option to select which you want.
%Error: Exiting due to 2 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv
