{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 16:23:17 2013 " "Info: Processing started: Wed Jul 31 16:23:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ad9235 -c ad9235 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ad9235 -c ad9235 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "bcd_1:BCD\|divide1:U2\|OUT " "Info: Detected ripple clock \"bcd_1:BCD\|divide1:U2\|OUT\" as buffer" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "bcd_1:BCD\|divide1:U2\|OUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register bcd_1:BCD\|divide1:U2\|cnt\[8\] register bcd_1:BCD\|divide1:U2\|cnt\[6\] 259.88 MHz 3.848 ns Internal " "Info: Clock \"clk\" has Internal fmax of 259.88 MHz between source register \"bcd_1:BCD\|divide1:U2\|cnt\[8\]\" and destination register \"bcd_1:BCD\|divide1:U2\|cnt\[6\]\" (period= 3.848 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.609 ns + Longest register register " "Info: + Longest register to register delay is 3.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_1:BCD\|divide1:U2\|cnt\[8\] 1 REG LCFF_X22_Y12_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[8\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|divide1:U2|cnt[8] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.545 ns) 1.509 ns bcd_1:BCD\|divide1:U2\|Equal0~2 2 COMB LCCOMB_X22_Y13_N4 1 " "Info: 2: + IC(0.964 ns) + CELL(0.545 ns) = 1.509 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 1; COMB Node = 'bcd_1:BCD\|divide1:U2\|Equal0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { bcd_1:BCD|divide1:U2|cnt[8] bcd_1:BCD|divide1:U2|Equal0~2 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 2.298 ns bcd_1:BCD\|divide1:U2\|Equal0~4 3 COMB LCCOMB_X22_Y13_N0 7 " "Info: 3: + IC(0.298 ns) + CELL(0.491 ns) = 2.298 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 7; COMB Node = 'bcd_1:BCD\|divide1:U2\|Equal0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { bcd_1:BCD|divide1:U2|Equal0~2 bcd_1:BCD|divide1:U2|Equal0~4 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.322 ns) 3.513 ns bcd_1:BCD\|divide1:U2\|cnt~23 4 COMB LCCOMB_X22_Y12_N24 1 " "Info: 4: + IC(0.893 ns) + CELL(0.322 ns) = 3.513 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'bcd_1:BCD\|divide1:U2\|cnt~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { bcd_1:BCD|divide1:U2|Equal0~4 bcd_1:BCD|divide1:U2|cnt~23 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.609 ns bcd_1:BCD\|divide1:U2\|cnt\[6\] 5 REG LCFF_X22_Y12_N25 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.609 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { bcd_1:BCD|divide1:U2|cnt~23 bcd_1:BCD|divide1:U2|cnt[6] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 40.29 % ) " "Info: Total cell delay = 1.454 ns ( 40.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 59.71 % ) " "Info: Total interconnect delay = 2.155 ns ( 59.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { bcd_1:BCD|divide1:U2|cnt[8] bcd_1:BCD|divide1:U2|Equal0~2 bcd_1:BCD|divide1:U2|Equal0~4 bcd_1:BCD|divide1:U2|cnt~23 bcd_1:BCD|divide1:U2|cnt[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { bcd_1:BCD|divide1:U2|cnt[8] {} bcd_1:BCD|divide1:U2|Equal0~2 {} bcd_1:BCD|divide1:U2|Equal0~4 {} bcd_1:BCD|divide1:U2|cnt~23 {} bcd_1:BCD|divide1:U2|cnt[6] {} } { 0.000ns 0.964ns 0.298ns 0.893ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.579 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.154 ns clk~clkctrl 2 COMB CLKCTRL_G6 23 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G6; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.602 ns) 2.579 ns bcd_1:BCD\|divide1:U2\|cnt\[6\] 3 REG LCFF_X22_Y12_N25 3 " "Info: 3: + IC(0.823 ns) + CELL(0.602 ns) = 2.579 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk~clkctrl bcd_1:BCD|divide1:U2|cnt[6] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 63.13 % ) " "Info: Total cell delay = 1.628 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.951 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[6] {} } { 0.000ns 0.000ns 0.128ns 0.823ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.579 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.154 ns clk~clkctrl 2 COMB CLKCTRL_G6 23 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G6; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.602 ns) 2.579 ns bcd_1:BCD\|divide1:U2\|cnt\[8\] 3 REG LCFF_X22_Y12_N29 3 " "Info: 3: + IC(0.823 ns) + CELL(0.602 ns) = 2.579 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[8\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { clk~clkctrl bcd_1:BCD|divide1:U2|cnt[8] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 63.13 % ) " "Info: Total cell delay = 1.628 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.951 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[8] {} } { 0.000ns 0.000ns 0.128ns 0.823ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[6] {} } { 0.000ns 0.000ns 0.128ns 0.823ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[8] {} } { 0.000ns 0.000ns 0.128ns 0.823ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { bcd_1:BCD|divide1:U2|cnt[8] bcd_1:BCD|divide1:U2|Equal0~2 bcd_1:BCD|divide1:U2|Equal0~4 bcd_1:BCD|divide1:U2|cnt~23 bcd_1:BCD|divide1:U2|cnt[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { bcd_1:BCD|divide1:U2|cnt[8] {} bcd_1:BCD|divide1:U2|Equal0~2 {} bcd_1:BCD|divide1:U2|Equal0~4 {} bcd_1:BCD|divide1:U2|cnt~23 {} bcd_1:BCD|divide1:U2|cnt[6] {} } { 0.000ns 0.964ns 0.298ns 0.893ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.322ns 0.096ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[6] {} } { 0.000ns 0.000ns 0.128ns 0.823ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[8] {} } { 0.000ns 0.000ns 0.128ns 0.823ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BCD1\[2\] bcd_1:BCD\|cnt1\[2\] 10.500 ns register " "Info: tco from clock \"clk\" to destination pin \"BCD1\[2\]\" through register \"bcd_1:BCD\|cnt1\[2\]\" is 10.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.434 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.879 ns) 3.091 ns bcd_1:BCD\|divide1:U2\|OUT 2 REG LCFF_X22_Y12_N21 2 " "Info: 2: + IC(1.186 ns) + CELL(0.879 ns) = 3.091 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 2; REG Node = 'bcd_1:BCD\|divide1:U2\|OUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { clk bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.986 ns bcd_1:BCD\|divide1:U2\|OUT~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.986 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'bcd_1:BCD\|divide1:U2\|OUT~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { bcd_1:BCD|divide1:U2|OUT bcd_1:BCD|divide1:U2|OUT~clkctrl } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.602 ns) 6.434 ns bcd_1:BCD\|cnt1\[2\] 4 REG LCFF_X1_Y17_N21 2 " "Info: 4: + IC(0.846 ns) + CELL(0.602 ns) = 6.434 ns; Loc. = LCFF_X1_Y17_N21; Fanout = 2; REG Node = 'bcd_1:BCD\|cnt1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { bcd_1:BCD|divide1:U2|OUT~clkctrl bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.96 % ) " "Info: Total cell delay = 2.507 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.927 ns ( 61.04 % ) " "Info: Total interconnect delay = 3.927 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.434 ns" { clk bcd_1:BCD|divide1:U2|OUT bcd_1:BCD|divide1:U2|OUT~clkctrl bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.434 ns" { clk {} clk~combout {} bcd_1:BCD|divide1:U2|OUT {} bcd_1:BCD|divide1:U2|OUT~clkctrl {} bcd_1:BCD|cnt1[2] {} } { 0.000ns 0.000ns 1.186ns 1.895ns 0.846ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.789 ns + Longest register pin " "Info: + Longest register to pin delay is 3.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_1:BCD\|cnt1\[2\] 1 REG LCFF_X1_Y17_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y17_N21; Fanout = 2; REG Node = 'bcd_1:BCD\|cnt1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(2.850 ns) 3.789 ns BCD1\[2\] 2 PIN PIN_8 0 " "Info: 2: + IC(0.939 ns) + CELL(2.850 ns) = 3.789 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'BCD1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { bcd_1:BCD|cnt1[2] BCD1[2] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 75.22 % ) " "Info: Total cell delay = 2.850 ns ( 75.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 24.78 % ) " "Info: Total interconnect delay = 0.939 ns ( 24.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { bcd_1:BCD|cnt1[2] BCD1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { bcd_1:BCD|cnt1[2] {} BCD1[2] {} } { 0.000ns 0.939ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.434 ns" { clk bcd_1:BCD|divide1:U2|OUT bcd_1:BCD|divide1:U2|OUT~clkctrl bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.434 ns" { clk {} clk~combout {} bcd_1:BCD|divide1:U2|OUT {} bcd_1:BCD|divide1:U2|OUT~clkctrl {} bcd_1:BCD|cnt1[2] {} } { 0.000ns 0.000ns 1.186ns 1.895ns 0.846ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { bcd_1:BCD|cnt1[2] BCD1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.789 ns" { bcd_1:BCD|cnt1[2] {} BCD1[2] {} } { 0.000ns 0.939ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 16:23:18 2013 " "Info: Processing ended: Wed Jul 31 16:23:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
