{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542776544148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542776544148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 13:02:24 2018 " "Processing started: Wed Nov 21 13:02:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542776544148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542776544148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_clock -c fpga_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_clock -c fpga_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542776544148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542776544720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_clock " "Found entity 1: fpga_clock" {  } { { "fpga_clock.bdf" "" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542776545287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542776545287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_clock.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_main " "Found entity 1: clock_main" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542776545287 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542776545287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542776545287 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed fpga_clock.v(277) " "Verilog HDL Port Declaration warning at fpga_clock.v(277): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 277 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1542776545287 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments fpga_clock.v(276) " "HDL info at fpga_clock.v(276): see declaration for object \"ledsegments\"" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 276 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542776545287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_main " "Elaborating entity \"clock_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542776545381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_clock.v(225) " "Verilog HDL assignment warning at fpga_clock.v(225): truncated value with size 32 to match size of target (4)" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542776545381 "|clock_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_clock.v(230) " "Verilog HDL assignment warning at fpga_clock.v(230): truncated value with size 32 to match size of target (4)" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542776545381 "|clock_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_clock.v(235) " "Verilog HDL assignment warning at fpga_clock.v(235): truncated value with size 32 to match size of target (4)" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542776545381 "|clock_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_clock.v(240) " "Verilog HDL assignment warning at fpga_clock.v(240): truncated value with size 32 to match size of target (4)" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542776545381 "|clock_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_clock.v(245) " "Verilog HDL assignment warning at fpga_clock.v(245): truncated value with size 32 to match size of target (4)" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542776545381 "|clock_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_clock.v(250) " "Verilog HDL assignment warning at fpga_clock.v(250): truncated value with size 32 to match size of target (4)" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542776545381 "|clock_main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 fpga_clock.v(17) " "Output port \"led3\" at fpga_clock.v(17) has no driver" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1542776545381 "|clock_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:LED8_minute_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:LED8_minute_display_high\"" {  } { { "fpga_clock.v" "LED8_minute_display_high" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542776545412 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "fpga_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_clock/fpga_clock.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542776546350 "|clock_main|led3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542776546350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542776546537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542776546954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542776546954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "464 " "Implemented 464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542776547079 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542776547079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "414 " "Implemented 414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542776547079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542776547079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542776547220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 13:02:27 2018 " "Processing ended: Wed Nov 21 13:02:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542776547220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542776547220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542776547220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542776547220 ""}
