{"vcs1":{"timestamp_begin":1727942804.234061166, "rt":6.79, "ut":5.09, "st":1.19}}
{"vcselab":{"timestamp_begin":1727942811.139384713, "rt":0.86, "ut":0.58, "st":0.09}}
{"link":{"timestamp_begin":1727942812.082846111, "rt":0.94, "ut":0.60, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727942803.306493702}
{"VCS_COMP_START_TIME": 1727942803.306493702}
{"VCS_COMP_END_TIME": 1727942814.811060358}
{"VCS_USER_OPTIONS": "-R -error=noMPD -debug_access+all /home/B103040045_HDL/hw1/code/post_sim/post_syn_testbench.v /home/B103040045_HDL/hw1/code/gatelevel/adder_behavior_delay/adder_behavior_delay.v /home/B103040045_HDL/hw1/code/gatelevel/adder_dataflow_delay/adder_dataflow_delay.v /home/B103040045_HDL/hw1/code/gatelevel/adder_structure_delay/adder_structure_delay.v /home/B103040045_HDL/hw1/code/gatelevel/adder_behavior_reg_delay/adder_behavior_reg_delay.v /home/B103040045_HDL/hw1/code/gatelevel/adder_dataflow_reg_delay/adder_dataflow_reg_delay.v /home/B103040045_HDL/hw1/code/gatelevel/adder_structure_reg_delay/adder_structure_reg_delay.v /cad/CBDK/ADFP/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v +full64 +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+6adder.fsdb +neg_tchk"}
{"vcs1": {"peak_mem": 300076}}
{"vcselab": {"peak_mem": 159588}}
