--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ALU_module.twx ALU_module.ncd -o ALU_module.twr
ALU_module.pcf -ucf ALU_module.ucf

Design file:              ALU_module.ncd
Physical constraint file: ALU_module.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
b1          |    2.428(R)|    1.196(R)|clk_BUFGP         |   0.000|
b2          |    2.909(R)|   -0.138(R)|clk_BUFGP         |   0.000|
b3          |    2.914(R)|   -0.706(R)|clk_BUFGP         |   0.000|
entrada<0>  |    1.293(R)|    0.483(R)|clk_BUFGP         |   0.000|
entrada<1>  |    1.221(R)|    0.637(R)|clk_BUFGP         |   0.000|
entrada<2>  |    0.727(R)|    1.102(R)|clk_BUFGP         |   0.000|
entrada<3>  |    0.727(R)|    0.698(R)|clk_BUFGP         |   0.000|
entrada<4>  |   -0.082(R)|    1.341(R)|clk_BUFGP         |   0.000|
entrada<5>  |    0.208(R)|    1.102(R)|clk_BUFGP         |   0.000|
entrada<6>  |    0.371(R)|    0.970(R)|clk_BUFGP         |   0.000|
entrada<7>  |    0.804(R)|    0.477(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
result<0>   |   15.119(R)|clk_BUFGP         |   0.000|
result<1>   |   17.611(R)|clk_BUFGP         |   0.000|
result<2>   |   16.974(R)|clk_BUFGP         |   0.000|
result<3>   |   16.738(R)|clk_BUFGP         |   0.000|
result<4>   |   16.376(R)|clk_BUFGP         |   0.000|
result<5>   |   16.006(R)|clk_BUFGP         |   0.000|
result<6>   |   15.862(R)|clk_BUFGP         |   0.000|
result<7>   |   16.477(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Sep 05 12:51:24 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



