<stg><name>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:1 %icmp_ln79 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %add_ln79_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln79 = br i1 %icmp_ln79, void %for.inc8.i, void %for.inc.i4.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i:0 %c_load = load i4 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i:1 %r_load = load i4 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:2 %add_ln79 = add i4 %r_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:5 %icmp_ln81 = icmp_eq  i4 %c_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i:6 %select_ln79 = select i1 %icmp_ln81, i4 0, i4 %c_load

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i:7 %select_ln79_1 = select i1 %icmp_ln81, i4 %add_ln79, i4 %r_load

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i:8 %trunc_ln82 = trunc i4 %select_ln79_1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i:9 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln82, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="4">
<![CDATA[
for.inc8.i:10 %zext_ln82_1 = zext i4 %select_ln79

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8.i:11 %add_ln82 = add i6 %tmp, i6 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i:16 %trunc_ln82_1 = trunc i4 %select_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i:17 %add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln82, i3 %trunc_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
for.inc8.i:18 %zext_ln82 = zext i6 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:19 %input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i:20 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:22 %add_ln81 = add i4 %select_ln79, i4 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i:23 %store_ln81 = store i7 %add_ln79_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i:24 %store_ln81 = store i4 %select_ln79_1, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i:25 %store_ln81 = store i4 %add_ln81, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.inc.i4.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
for.inc8.i:12 %zext_ln82_2 = zext i6 %add_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:13 %buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_2d_in_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8.i:14 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i:15 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i:20 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc8.i:21 %store_ln82 = store i16 %input_r_load, i6 %buf_2d_in_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc8.i:26 %br_ln81 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="buf_2d_in" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="c" fromId="57" toId="5">
</dataflow>
<dataflow id="59" from="StgValue_57" to="r" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_57" to="indvar_flatten" fromId="57" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="63" from="input_r" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="65" from="empty" to="specinterface_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="87" from="indvar_flatten" to="store_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="r" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_88" to="store_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="92" from="c" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="93" from="indvar_flatten" to="indvar_flatten_load" fromId="7" toId="13">
</dataflow>
<dataflow id="94" from="indvar_flatten_load" to="icmp_ln79" fromId="13" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln79" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="indvar_flatten_load" to="add_ln79_1" fromId="13" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln79_1" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="icmp_ln79" to="br_ln79" fromId="14" toId="16">
</dataflow>
<dataflow id="101" from="c" to="c_load" fromId="5" toId="17">
</dataflow>
<dataflow id="102" from="r" to="r_load" fromId="6" toId="18">
</dataflow>
<dataflow id="103" from="r_load" to="add_ln79" fromId="18" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln79" fromId="104" toId="19">
</dataflow>
<dataflow id="106" from="c_load" to="icmp_ln81" fromId="17" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_107" to="icmp_ln81" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="icmp_ln81" to="select_ln79" fromId="20" toId="21">
</dataflow>
<dataflow id="110" from="StgValue_88" to="select_ln79" fromId="88" toId="21">
</dataflow>
<dataflow id="111" from="c_load" to="select_ln79" fromId="17" toId="21">
</dataflow>
<dataflow id="112" from="icmp_ln81" to="select_ln79_1" fromId="20" toId="22">
</dataflow>
<dataflow id="113" from="add_ln79" to="select_ln79_1" fromId="19" toId="22">
</dataflow>
<dataflow id="114" from="r_load" to="select_ln79_1" fromId="18" toId="22">
</dataflow>
<dataflow id="115" from="select_ln79_1" to="trunc_ln82" fromId="22" toId="23">
</dataflow>
<dataflow id="117" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp" fromId="116" toId="24">
</dataflow>
<dataflow id="118" from="trunc_ln82" to="tmp" fromId="23" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_119" to="tmp" fromId="119" toId="24">
</dataflow>
<dataflow id="121" from="select_ln79" to="zext_ln82_1" fromId="21" toId="25">
</dataflow>
<dataflow id="122" from="tmp" to="add_ln82" fromId="24" toId="26">
</dataflow>
<dataflow id="123" from="zext_ln82_1" to="add_ln82" fromId="25" toId="26">
</dataflow>
<dataflow id="124" from="select_ln79" to="trunc_ln82_1" fromId="21" toId="27">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="add_ln" fromId="116" toId="28">
</dataflow>
<dataflow id="126" from="trunc_ln82" to="add_ln" fromId="23" toId="28">
</dataflow>
<dataflow id="127" from="trunc_ln82_1" to="add_ln" fromId="27" toId="28">
</dataflow>
<dataflow id="128" from="add_ln" to="zext_ln82" fromId="28" toId="29">
</dataflow>
<dataflow id="129" from="input_r" to="input_r_addr" fromId="56" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_130" to="input_r_addr" fromId="130" toId="30">
</dataflow>
<dataflow id="132" from="zext_ln82" to="input_r_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="133" from="input_r_addr" to="input_r_load" fromId="30" toId="31">
</dataflow>
<dataflow id="134" from="select_ln79" to="add_ln81" fromId="21" toId="32">
</dataflow>
<dataflow id="135" from="StgValue_104" to="add_ln81" fromId="104" toId="32">
</dataflow>
<dataflow id="136" from="add_ln79_1" to="store_ln81" fromId="15" toId="33">
</dataflow>
<dataflow id="137" from="indvar_flatten" to="store_ln81" fromId="7" toId="33">
</dataflow>
<dataflow id="138" from="select_ln79_1" to="store_ln81" fromId="22" toId="34">
</dataflow>
<dataflow id="139" from="r" to="store_ln81" fromId="6" toId="34">
</dataflow>
<dataflow id="140" from="add_ln81" to="store_ln81" fromId="32" toId="35">
</dataflow>
<dataflow id="141" from="c" to="store_ln81" fromId="5" toId="35">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="142" toId="36">
</dataflow>
<dataflow id="145" from="RD_Loop_Row_RD_Loop_Col_str" to="specloopname_ln0" fromId="144" toId="36">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="146" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty" fromId="148" toId="37">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty" fromId="148" toId="37">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty" fromId="148" toId="37">
</dataflow>
<dataflow id="152" from="add_ln82" to="zext_ln82_2" fromId="26" toId="38">
</dataflow>
<dataflow id="153" from="buf_2d_in" to="buf_2d_in_addr" fromId="55" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_130" to="buf_2d_in_addr" fromId="130" toId="39">
</dataflow>
<dataflow id="155" from="zext_ln82_2" to="buf_2d_in_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="156" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_71" to="specpipeline_ln9" fromId="71" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_66" to="specpipeline_ln9" fromId="66" toId="40">
</dataflow>
<dataflow id="160" from="StgValue_66" to="specpipeline_ln9" fromId="66" toId="40">
</dataflow>
<dataflow id="161" from="StgValue_66" to="specpipeline_ln9" fromId="66" toId="40">
</dataflow>
<dataflow id="162" from="empty_0" to="specpipeline_ln9" fromId="69" toId="40">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopName" to="specloopname_ln76" fromId="142" toId="41">
</dataflow>
<dataflow id="165" from="empty_8" to="specloopname_ln76" fromId="164" toId="41">
</dataflow>
<dataflow id="166" from="input_r_addr" to="input_r_load" fromId="30" toId="42">
</dataflow>
<dataflow id="167" from="input_r_load" to="store_ln82" fromId="42" toId="43">
</dataflow>
<dataflow id="168" from="buf_2d_in_addr" to="store_ln82" fromId="39" toId="43">
</dataflow>
<dataflow id="169" from="icmp_ln79" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
