#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "E:\scoop_softwares\apps\iverilog\current\lib\ivl\va_math.vpi";
S_0000020495ca7de0 .scope module, "Mux3_1" "Mux3_1" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 32 "In3";
    .port_info 3 /INPUT 3 "sel";
    .port_info 4 /OUTPUT 32 "Out";
o0000020495cafe58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020495ca2570_0 .net "In1", 31 0, o0000020495cafe58;  0 drivers
o0000020495cafe88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020495ca29d0_0 .net "In2", 31 0, o0000020495cafe88;  0 drivers
o0000020495cafeb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020495ca2250_0 .net "In3", 31 0, o0000020495cafeb8;  0 drivers
v0000020495ca2750_0 .net "Out", 31 0, L_0000020495d097c0;  1 drivers
v0000020495ca27f0_0 .net *"_ivl_1", 0 0, L_0000020495d08be0;  1 drivers
v0000020495ca1670_0 .net *"_ivl_3", 0 0, L_0000020495d09400;  1 drivers
v0000020495ca2f70_0 .net *"_ivl_4", 31 0, L_0000020495d08a00;  1 drivers
o0000020495caffa8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000020495ca1710_0 .net "sel", 2 0, o0000020495caffa8;  0 drivers
L_0000020495d08be0 .part o0000020495caffa8, 2, 1;
L_0000020495d09400 .part o0000020495caffa8, 1, 1;
L_0000020495d08a00 .functor MUXZ 32, o0000020495cafe58, o0000020495cafe88, L_0000020495d09400, C4<>;
L_0000020495d097c0 .functor MUXZ 32, L_0000020495d08a00, o0000020495cafeb8, L_0000020495d08be0, C4<>;
S_0000020495cafcc0 .scope module, "sim_MIPSCPU" "sim_MIPSCPU" 3 37;
 .timescale -9 -12;
v0000020495d09c20_0 .var "Clk", 0 0;
v0000020495d08640_0 .var "Reset", 0 0;
v0000020495d09720_0 .var/i "i", 31 0;
S_0000020495c89580 .scope module, "uut" "MIPSCPU" 3 44, 4 1 0, S_0000020495cafcc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
L_0000020495ca5c70 .functor NOT 1, v0000020495d09c20_0, C4<0>, C4<0>, C4<0>;
L_0000020495ca5e30 .functor BUFZ 32, v0000020495d05b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020495ca5b20 .functor BUFZ 32, v0000020495d05bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020495ca5f10 .functor BUFZ 32, L_0000020495ca6370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020495ca63e0 .functor AND 1, L_0000020495d0b3e0, v0000020495ca3290_0, C4<1>, C4<1>;
v0000020495d051c0_0 .net "ALUCtr", 3 0, v0000020495ca1cb0_0;  1 drivers
v0000020495d054e0_0 .net "ALUIn1", 31 0, L_0000020495ca5e30;  1 drivers
v0000020495d067a0_0 .net "ALUIn2", 31 0, L_0000020495d0b340;  1 drivers
v0000020495d05440_0 .net "ALUOut", 31 0, v0000020495ca3010_0;  1 drivers
v0000020495d05620_0 .net "ALUSrc", 0 0, L_0000020495ca6530;  1 drivers
v0000020495d05d00_0 .net "B", 0 0, L_0000020495d0b3e0;  1 drivers
v0000020495d06840_0 .net "BranchPC", 31 0, L_0000020495d0c420;  1 drivers
v0000020495d09040_0 .net "Clk", 0 0, v0000020495d09c20_0;  1 drivers
v0000020495d08b40_0 .net "DecisionRes1", 31 0, L_0000020495d0b200;  1 drivers
v0000020495d08780_0 .net "Funct", 5 0, L_0000020495d09cc0;  1 drivers
v0000020495d08500_0 .net "Imm", 15 0, L_0000020495d08dc0;  1 drivers
v0000020495d09900_0 .net "ImmExtended", 31 0, v0000020495d05ee0_0;  1 drivers
v0000020495d081e0_0 .net "ImmExtendedShift", 31 0, L_0000020495d09680;  1 drivers
v0000020495d09ea0_0 .net "Instr", 31 0, v0000020495d05760_0;  1 drivers
v0000020495d083c0_0 .net "J", 0 0, L_0000020495d0bb60;  1 drivers
v0000020495d080a0_0 .net "Jump", 25 0, L_0000020495d095e0;  1 drivers
v0000020495d08320_0 .net "JumpPC", 31 0, L_0000020495d0bde0;  1 drivers
v0000020495d09a40_0 .net "LoadData", 31 0, L_0000020495ca5f10;  1 drivers
v0000020495d08140_0 .net "Mem2Reg", 0 0, L_0000020495d0bf20;  1 drivers
v0000020495d090e0_0 .net "MemAddr", 4 0, L_0000020495d0c380;  1 drivers
v0000020495d09180_0 .net "MemWr", 0 0, L_0000020495d0c4c0;  1 drivers
v0000020495d086e0_0 .net "OpCode", 5 0, L_0000020495d08d20;  1 drivers
v0000020495d099a0_0 .net "PCIn", 31 0, L_0000020495d0c560;  1 drivers
v0000020495d08e60_0 .net "PCOut", 31 0, v0000020495d059e0_0;  1 drivers
v0000020495d08c80_0 .net "Plus4PC", 31 0, L_0000020495d0cf60;  1 drivers
v0000020495d08280_0 .net "RdAddr", 4 0, L_0000020495d09860;  1 drivers
v0000020495d09360_0 .net "RdMemData", 31 0, L_0000020495ca6370;  1 drivers
v0000020495d09f40_0 .net "RegDst", 0 0, L_0000020495d0c060;  1 drivers
v0000020495d08f00_0 .net "RegWr", 0 0, L_0000020495ca6290;  1 drivers
v0000020495d08960_0 .net "RegWrData", 31 0, L_0000020495d0cba0;  1 drivers
v0000020495d09220_0 .net "Reset", 0 0, v0000020495d08640_0;  1 drivers
v0000020495d08460_0 .net "Rs", 31 0, v0000020495d05b20_0;  1 drivers
v0000020495d09540_0 .net "RsAddr", 4 0, L_0000020495d094a0;  1 drivers
v0000020495d09ae0_0 .net "Rt", 31 0, v0000020495d05bc0_0;  1 drivers
v0000020495d09b80_0 .net "RtAddr", 4 0, L_0000020495d09e00;  1 drivers
v0000020495d085a0_0 .net "WrAddr", 4 0, L_0000020495d08fa0;  1 drivers
v0000020495d08820_0 .net "WrMemData", 31 0, L_0000020495ca5b20;  1 drivers
v0000020495d09d60_0 .net "Zero", 0 0, v0000020495ca3290_0;  1 drivers
L_0000020496050670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020495d088c0_0 .net/2u *"_ivl_32", 1 0, L_0000020496050670;  1 drivers
L_0000020495d08aa0 .part v0000020495d059e0_0, 2, 5;
L_0000020495d08d20 .part v0000020495d05760_0, 26, 6;
L_0000020495d09cc0 .part v0000020495d05760_0, 0, 6;
L_0000020495d094a0 .part v0000020495d05760_0, 21, 5;
L_0000020495d09e00 .part v0000020495d05760_0, 16, 5;
L_0000020495d09860 .part v0000020495d05760_0, 11, 5;
L_0000020495d095e0 .part v0000020495d05760_0, 0, 26;
L_0000020495d08dc0 .part v0000020495d05760_0, 0, 16;
L_0000020495d08fa0 .functor MUXZ 5, L_0000020495d09e00, L_0000020495d09860, L_0000020495d0c060, C4<>;
L_0000020495d0c380 .part v0000020495ca3010_0, 2, 5;
L_0000020495d0bc00 .part v0000020495d059e0_0, 28, 4;
L_0000020495d0c240 .concat [ 2 26 0 0], L_0000020496050670, L_0000020495d095e0;
S_0000020495c89710 .scope module, "ALUIn2_gen" "Mux2_1" 4 84, 5 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v0000020495ca2a70_0 .net "In1", 31 0, v0000020495d05bc0_0;  alias, 1 drivers
v0000020495ca1a30_0 .net "In2", 31 0, v0000020495d05ee0_0;  alias, 1 drivers
v0000020495ca1990_0 .net "Out", 31 0, L_0000020495d0b340;  alias, 1 drivers
v0000020495ca17b0_0 .net "sel", 0 0, L_0000020495ca6530;  alias, 1 drivers
L_0000020495d0b340 .functor MUXZ 32, v0000020495d05bc0_0, v0000020495d05ee0_0, L_0000020495ca6530, C4<>;
S_0000020495c88070 .scope module, "ALU_inst" "ALU" 4 90, 6 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 4 "ALUCtr";
    .port_info 3 /OUTPUT 32 "Res";
    .port_info 4 /OUTPUT 1 "Zero";
v0000020495ca2930_0 .net "ALUCtr", 3 0, v0000020495ca1cb0_0;  alias, 1 drivers
v0000020495ca1850_0 .net "In1", 31 0, L_0000020495ca5e30;  alias, 1 drivers
v0000020495ca1ad0_0 .net "In2", 31 0, L_0000020495d0b340;  alias, 1 drivers
v0000020495ca3010_0 .var "Res", 31 0;
v0000020495ca3290_0 .var "Zero", 0 0;
E_0000020495c91990 .event anyedge, v0000020495ca2930_0, v0000020495ca1850_0, v0000020495ca1990_0, v0000020495ca3010_0;
S_0000020495c88200 .scope module, "BranchPC_gen" "Adder" 4 142, 7 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /OUTPUT 32 "Out";
v0000020495ca30b0_0 .net "In1", 31 0, L_0000020495d0cf60;  alias, 1 drivers
v0000020495ca1b70_0 .net "In2", 31 0, L_0000020495d09680;  alias, 1 drivers
v0000020495ca3150_0 .net "Out", 31 0, L_0000020495d0c420;  alias, 1 drivers
L_0000020495d0c420 .arith/sum 32, L_0000020495d0cf60, L_0000020495d09680;
S_0000020495c85810 .scope module, "Controller_inst" "Controller" 4 49, 8 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "OpCode";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 1 "J";
    .port_info 3 /OUTPUT 1 "B";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "RegWr";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "MemWr";
    .port_info 8 /OUTPUT 1 "Mem2Reg";
    .port_info 9 /OUTPUT 4 "ALUCtr";
v0000020495d02c80_0 .net "ALUCtr", 3 0, v0000020495ca1cb0_0;  alias, 1 drivers
v0000020495d01ce0_0 .net "ALUOp", 1 0, L_0000020495d0c600;  1 drivers
v0000020495d02d20_0 .net "ALUSrc", 0 0, L_0000020495ca6530;  alias, 1 drivers
v0000020495d01f60_0 .net "B", 0 0, L_0000020495d0b3e0;  alias, 1 drivers
v0000020495d01b00_0 .net "Funct", 5 0, L_0000020495d09cc0;  alias, 1 drivers
v0000020495d025a0_0 .net "J", 0 0, L_0000020495d0bb60;  alias, 1 drivers
v0000020495d02dc0_0 .net "Mem2Reg", 0 0, L_0000020495d0bf20;  alias, 1 drivers
v0000020495d02e60_0 .net "MemWr", 0 0, L_0000020495d0c4c0;  alias, 1 drivers
v0000020495d011a0_0 .net "OpCode", 5 0, L_0000020495d08d20;  alias, 1 drivers
v0000020495d01c40_0 .net "RegDst", 0 0, L_0000020495d0c060;  alias, 1 drivers
v0000020495d012e0_0 .net "RegWr", 0 0, L_0000020495ca6290;  alias, 1 drivers
S_0000020495c859a0 .scope module, "alu" "ALUControl" 8 22, 9 1 0, S_0000020495c85810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 4 "ALUCtr";
v0000020495ca1cb0_0 .var "ALUCtr", 3 0;
v0000020495ca13f0_0 .net "ALUOp", 1 0, L_0000020495d0c600;  alias, 1 drivers
v0000020495ca31f0_0 .net "Funct", 5 0, L_0000020495d09cc0;  alias, 1 drivers
E_0000020495c91c50 .event anyedge, v0000020495ca13f0_0, v0000020495ca31f0_0;
S_0000020495c832f0 .scope module, "ctr" "MainCtr" 8 21, 10 1 0, S_0000020495c85810;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "OpCode";
    .port_info 1 /OUTPUT 1 "J";
    .port_info 2 /OUTPUT 1 "B";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWr";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "Mem2Reg";
    .port_info 8 /OUTPUT 2 "ALUOp";
L_0000020495ca6290 .functor OR 1, L_0000020495d0b8e0, L_0000020495d0cc40, C4<0>, C4<0>;
L_0000020495ca6530 .functor OR 1, L_0000020495d0cec0, L_0000020495d0bca0, C4<0>, C4<0>;
v0000020495ca1530_0 .net "ALUOp", 1 0, L_0000020495d0c600;  alias, 1 drivers
v0000020495ca1490_0 .net "ALUSrc", 0 0, L_0000020495ca6530;  alias, 1 drivers
v0000020495ca1c10_0 .net "B", 0 0, L_0000020495d0b3e0;  alias, 1 drivers
v0000020495ca2110_0 .net "J", 0 0, L_0000020495d0bb60;  alias, 1 drivers
v0000020495ca1d50_0 .net "Mem2Reg", 0 0, L_0000020495d0bf20;  alias, 1 drivers
v0000020495ca22f0_0 .net "MemWr", 0 0, L_0000020495d0c4c0;  alias, 1 drivers
v0000020495d01740_0 .net "OpCode", 5 0, L_0000020495d08d20;  alias, 1 drivers
v0000020495d014c0_0 .net "RegDst", 0 0, L_0000020495d0c060;  alias, 1 drivers
v0000020495d01060_0 .net "RegWr", 0 0, L_0000020495ca6290;  alias, 1 drivers
L_00000204960500d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020495d01240_0 .net/2u *"_ivl_0", 5 0, L_00000204960500d0;  1 drivers
L_00000204960501a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020495d028c0_0 .net/2u *"_ivl_12", 5 0, L_00000204960501a8;  1 drivers
v0000020495d02820_0 .net *"_ivl_14", 0 0, L_0000020495d0b8e0;  1 drivers
L_00000204960501f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000020495d02140_0 .net/2u *"_ivl_16", 5 0, L_00000204960501f0;  1 drivers
v0000020495d01420_0 .net *"_ivl_18", 0 0, L_0000020495d0cc40;  1 drivers
L_0000020496050238 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000020495d01560_0 .net/2u *"_ivl_22", 5 0, L_0000020496050238;  1 drivers
v0000020495d01d80_0 .net *"_ivl_24", 0 0, L_0000020495d0cec0;  1 drivers
L_0000020496050280 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000020495d02280_0 .net/2u *"_ivl_26", 5 0, L_0000020496050280;  1 drivers
v0000020495d021e0_0 .net *"_ivl_28", 0 0, L_0000020495d0bca0;  1 drivers
L_00000204960502c8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000020495d01100_0 .net/2u *"_ivl_32", 5 0, L_00000204960502c8;  1 drivers
L_0000020496050310 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000020495d02460_0 .net/2u *"_ivl_36", 5 0, L_0000020496050310;  1 drivers
L_0000020496050118 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000020495d02780_0 .net/2u *"_ivl_4", 5 0, L_0000020496050118;  1 drivers
L_0000020496050358 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020495d02500_0 .net/2u *"_ivl_40", 5 0, L_0000020496050358;  1 drivers
v0000020495d01600_0 .net *"_ivl_42", 0 0, L_0000020495d0b480;  1 drivers
L_00000204960503a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020495d01ba0_0 .net/2u *"_ivl_44", 1 0, L_00000204960503a0;  1 drivers
L_00000204960503e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000020495d016a0_0 .net/2u *"_ivl_46", 5 0, L_00000204960503e8;  1 drivers
v0000020495d01a60_0 .net *"_ivl_48", 0 0, L_0000020495d0c100;  1 drivers
L_0000020496050430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020495d02be0_0 .net/2u *"_ivl_50", 1 0, L_0000020496050430;  1 drivers
L_0000020496050478 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000020495d02960_0 .net/2u *"_ivl_52", 5 0, L_0000020496050478;  1 drivers
v0000020495d017e0_0 .net *"_ivl_54", 0 0, L_0000020495d0c1a0;  1 drivers
L_00000204960504c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020495d01920_0 .net/2u *"_ivl_56", 1 0, L_00000204960504c0;  1 drivers
L_0000020496050508 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000020495d02a00_0 .net/2u *"_ivl_58", 5 0, L_0000020496050508;  1 drivers
v0000020495d019c0_0 .net *"_ivl_60", 0 0, L_0000020495d0b700;  1 drivers
L_0000020496050550 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020495d02b40_0 .net/2u *"_ivl_62", 1 0, L_0000020496050550;  1 drivers
L_0000020496050598 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000020495d01380_0 .net/2u *"_ivl_64", 1 0, L_0000020496050598;  1 drivers
v0000020495d02aa0_0 .net *"_ivl_66", 1 0, L_0000020495d0cce0;  1 drivers
v0000020495d02f00_0 .net *"_ivl_68", 1 0, L_0000020495d0b0c0;  1 drivers
v0000020495d01880_0 .net *"_ivl_70", 1 0, L_0000020495d0c920;  1 drivers
L_0000020496050160 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020495d02640_0 .net/2u *"_ivl_8", 5 0, L_0000020496050160;  1 drivers
L_0000020495d0bb60 .cmp/eq 6, L_0000020495d08d20, L_00000204960500d0;
L_0000020495d0b3e0 .cmp/eq 6, L_0000020495d08d20, L_0000020496050118;
L_0000020495d0c060 .cmp/eq 6, L_0000020495d08d20, L_0000020496050160;
L_0000020495d0b8e0 .cmp/eq 6, L_0000020495d08d20, L_00000204960501a8;
L_0000020495d0cc40 .cmp/eq 6, L_0000020495d08d20, L_00000204960501f0;
L_0000020495d0cec0 .cmp/eq 6, L_0000020495d08d20, L_0000020496050238;
L_0000020495d0bca0 .cmp/eq 6, L_0000020495d08d20, L_0000020496050280;
L_0000020495d0c4c0 .cmp/eq 6, L_0000020495d08d20, L_00000204960502c8;
L_0000020495d0bf20 .cmp/eq 6, L_0000020495d08d20, L_0000020496050310;
L_0000020495d0b480 .cmp/eq 6, L_0000020495d08d20, L_0000020496050358;
L_0000020495d0c100 .cmp/eq 6, L_0000020495d08d20, L_00000204960503e8;
L_0000020495d0c1a0 .cmp/eq 6, L_0000020495d08d20, L_0000020496050478;
L_0000020495d0b700 .cmp/eq 6, L_0000020495d08d20, L_0000020496050508;
L_0000020495d0cce0 .functor MUXZ 2, L_0000020496050598, L_0000020496050550, L_0000020495d0b700, C4<>;
L_0000020495d0b0c0 .functor MUXZ 2, L_0000020495d0cce0, L_00000204960504c0, L_0000020495d0c1a0, C4<>;
L_0000020495d0c920 .functor MUXZ 2, L_0000020495d0b0c0, L_0000020496050430, L_0000020495d0c100, C4<>;
L_0000020495d0c600 .functor MUXZ 2, L_0000020495d0c920, L_00000204960503a0, L_0000020495d0b480, C4<>;
S_0000020495c7b590 .scope module, "Decision1" "Mux2_1" 4 147, 5 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v0000020495d01e20_0 .net "In1", 31 0, L_0000020495d0cf60;  alias, 1 drivers
v0000020495d01ec0_0 .net "In2", 31 0, L_0000020495d0c420;  alias, 1 drivers
v0000020495d02000_0 .net "Out", 31 0, L_0000020495d0b200;  alias, 1 drivers
v0000020495d020a0_0 .net "sel", 0 0, L_0000020495ca63e0;  1 drivers
L_0000020495d0b200 .functor MUXZ 32, L_0000020495d0cf60, L_0000020495d0c420, L_0000020495ca63e0, C4<>;
S_0000020495c7b720 .scope module, "Decision2" "Mux2_1" 4 153, 5 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v0000020495d02320_0 .net "In1", 31 0, L_0000020495d0b200;  alias, 1 drivers
v0000020495d023c0_0 .net "In2", 31 0, L_0000020495d0bde0;  alias, 1 drivers
v0000020495d026e0_0 .net "Out", 31 0, L_0000020495d0c560;  alias, 1 drivers
v0000020495d06020_0 .net "sel", 0 0, L_0000020495d0bb60;  alias, 1 drivers
L_0000020495d0c560 .functor MUXZ 32, L_0000020495d0b200, L_0000020495d0bde0, L_0000020495d0bb60, C4<>;
S_0000020495c75b40 .scope module, "ImmExtend" "SignedExtended" 4 41, 11 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0000020495d06d40_0 .net "In", 15 0, L_0000020495d08dc0;  alias, 1 drivers
v0000020495d05ee0_0 .var "Out", 31 0;
E_0000020495c91f90 .event anyedge, v0000020495d06d40_0;
S_0000020495c75cd0 .scope module, "ImmExtendShift" "LeftShift" 4 45, 12 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Out";
v0000020495d06980_0 .net "In", 31 0, v0000020495d05ee0_0;  alias, 1 drivers
v0000020495d05e40_0 .net "Out", 31 0, L_0000020495d09680;  alias, 1 drivers
v0000020495d06480_0 .net *"_ivl_2", 29 0, L_0000020495d092c0;  1 drivers
L_0000020496050088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020495d06c00_0 .net *"_ivl_4", 1 0, L_0000020496050088;  1 drivers
L_0000020495d092c0 .part v0000020495d05ee0_0, 0, 30;
L_0000020495d09680 .concat [ 2 30 0 0], L_0000020496050088, L_0000020495d092c0;
S_0000020495c73620 .scope module, "InstrROM_inst" "InstrROM" 4 17, 13 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Addr";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /OUTPUT 32 "Instr";
P_0000020495c91b10 .param/l "n" 0 13 4, +C4<00000000000000000000000000000101>;
v0000020495d060c0_0 .net "Addr", 4 0, L_0000020495d08aa0;  1 drivers
v0000020495d06e80_0 .net "Clk", 0 0, L_0000020495ca5c70;  1 drivers
v0000020495d05760_0 .var "Instr", 31 0;
v0000020495d06520 .array "RAM", 0 31, 31 0;
E_0000020495c91c90 .event posedge, v0000020495d06e80_0;
S_0000020495c737b0 .scope module, "JumpPC_gen" "Concat" 4 137, 14 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "In1";
    .port_info 1 /INPUT 28 "In2";
    .port_info 2 /OUTPUT 32 "Out";
v0000020495d06200_0 .net "In1", 3 0, L_0000020495d0bc00;  1 drivers
v0000020495d06160_0 .net "In2", 27 0, L_0000020495d0c240;  1 drivers
v0000020495d05800_0 .net "Out", 31 0, L_0000020495d0bde0;  alias, 1 drivers
L_0000020495d0bde0 .concat [ 28 4 0 0], L_0000020495d0c240, L_0000020495d0bc00;
S_0000020495c6f3a0 .scope module, "Mem_inst" "DataRAM" 4 104, 15 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Addr";
    .port_info 1 /INPUT 32 "DataIn";
    .port_info 2 /INPUT 1 "MemWR";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /OUTPUT 32 "DataOut";
L_0000020495ca6370 .functor BUFZ 32, L_0000020495d0c2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020495d06de0_0 .net "Addr", 4 0, L_0000020495d0c380;  alias, 1 drivers
v0000020495d05940_0 .net "Clk", 0 0, v0000020495d09c20_0;  alias, 1 drivers
v0000020495d05c60_0 .net "DataIn", 31 0, L_0000020495ca5b20;  alias, 1 drivers
v0000020495d05a80_0 .net "DataOut", 31 0, L_0000020495ca6370;  alias, 1 drivers
v0000020495d058a0_0 .net "MemWR", 0 0, L_0000020495d0c4c0;  alias, 1 drivers
v0000020495d068e0 .array "RAM", 31 0, 31 0;
v0000020495d05da0_0 .net *"_ivl_0", 31 0, L_0000020495d0c2e0;  1 drivers
v0000020495d06a20_0 .net *"_ivl_2", 6 0, L_0000020495d0b160;  1 drivers
L_00000204960505e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020495d05260_0 .net *"_ivl_5", 1 0, L_00000204960505e0;  1 drivers
E_0000020495c920d0 .event posedge, v0000020495d05940_0;
L_0000020495d0c2e0 .array/port v0000020495d068e0, L_0000020495d0b160;
L_0000020495d0b160 .concat [ 5 2 0 0], L_0000020495d0c380, L_00000204960505e0;
S_0000020495c6f530 .scope module, "PC_inst" "PC" 4 11, 16 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /OUTPUT 32 "Q";
v0000020495d06340_0 .net "Clk", 0 0, v0000020495d09c20_0;  alias, 1 drivers
v0000020495d06ac0_0 .net "D", 31 0, L_0000020495d0c560;  alias, 1 drivers
v0000020495d059e0_0 .var "Q", 31 0;
v0000020495d05300_0 .net "Reset", 0 0, v0000020495d08640_0;  alias, 1 drivers
E_0000020495c92250 .event posedge, v0000020495d05300_0, v0000020495d05940_0;
S_0000020495d07220 .scope module, "Plus4PC_gen" "Adder" 4 132, 7 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /OUTPUT 32 "Out";
v0000020495d06ca0_0 .net "In1", 31 0, v0000020495d059e0_0;  alias, 1 drivers
L_0000020496050628 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020495d05580_0 .net "In2", 31 0, L_0000020496050628;  1 drivers
v0000020495d065c0_0 .net "Out", 31 0, L_0000020495d0cf60;  alias, 1 drivers
L_0000020495d0cf60 .arith/sum 32, v0000020495d059e0_0, L_0000020496050628;
S_0000020495d07d10 .scope module, "RegFile_inst" "RegFile" 4 67, 17 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "RsAddr";
    .port_info 1 /INPUT 5 "RtAddr";
    .port_info 2 /INPUT 5 "WrAddr";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "RegWr";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /OUTPUT 32 "RsData";
    .port_info 7 /OUTPUT 32 "RtData";
v0000020495d06660_0 .net "Clk", 0 0, v0000020495d09c20_0;  alias, 1 drivers
v0000020495d056c0_0 .net "DataIn", 31 0, L_0000020495d0cba0;  alias, 1 drivers
v0000020495d053a0 .array "RAM", 31 0, 31 0;
v0000020495d06f20_0 .net "RegWr", 0 0, L_0000020495ca6290;  alias, 1 drivers
v0000020495d062a0_0 .net "RsAddr", 4 0, L_0000020495d094a0;  alias, 1 drivers
v0000020495d05b20_0 .var "RsData", 31 0;
v0000020495d063e0_0 .net "RtAddr", 4 0, L_0000020495d09e00;  alias, 1 drivers
v0000020495d05bc0_0 .var "RtData", 31 0;
v0000020495d05080_0 .net "WrAddr", 4 0, L_0000020495d08fa0;  alias, 1 drivers
v0000020495d053a0_0 .array/port v0000020495d053a0, 0;
v0000020495d053a0_1 .array/port v0000020495d053a0, 1;
v0000020495d053a0_2 .array/port v0000020495d053a0, 2;
E_0000020495c91dd0/0 .event anyedge, v0000020495d062a0_0, v0000020495d053a0_0, v0000020495d053a0_1, v0000020495d053a0_2;
v0000020495d053a0_3 .array/port v0000020495d053a0, 3;
v0000020495d053a0_4 .array/port v0000020495d053a0, 4;
v0000020495d053a0_5 .array/port v0000020495d053a0, 5;
v0000020495d053a0_6 .array/port v0000020495d053a0, 6;
E_0000020495c91dd0/1 .event anyedge, v0000020495d053a0_3, v0000020495d053a0_4, v0000020495d053a0_5, v0000020495d053a0_6;
v0000020495d053a0_7 .array/port v0000020495d053a0, 7;
v0000020495d053a0_8 .array/port v0000020495d053a0, 8;
v0000020495d053a0_9 .array/port v0000020495d053a0, 9;
v0000020495d053a0_10 .array/port v0000020495d053a0, 10;
E_0000020495c91dd0/2 .event anyedge, v0000020495d053a0_7, v0000020495d053a0_8, v0000020495d053a0_9, v0000020495d053a0_10;
v0000020495d053a0_11 .array/port v0000020495d053a0, 11;
v0000020495d053a0_12 .array/port v0000020495d053a0, 12;
v0000020495d053a0_13 .array/port v0000020495d053a0, 13;
v0000020495d053a0_14 .array/port v0000020495d053a0, 14;
E_0000020495c91dd0/3 .event anyedge, v0000020495d053a0_11, v0000020495d053a0_12, v0000020495d053a0_13, v0000020495d053a0_14;
v0000020495d053a0_15 .array/port v0000020495d053a0, 15;
v0000020495d053a0_16 .array/port v0000020495d053a0, 16;
v0000020495d053a0_17 .array/port v0000020495d053a0, 17;
v0000020495d053a0_18 .array/port v0000020495d053a0, 18;
E_0000020495c91dd0/4 .event anyedge, v0000020495d053a0_15, v0000020495d053a0_16, v0000020495d053a0_17, v0000020495d053a0_18;
v0000020495d053a0_19 .array/port v0000020495d053a0, 19;
v0000020495d053a0_20 .array/port v0000020495d053a0, 20;
v0000020495d053a0_21 .array/port v0000020495d053a0, 21;
v0000020495d053a0_22 .array/port v0000020495d053a0, 22;
E_0000020495c91dd0/5 .event anyedge, v0000020495d053a0_19, v0000020495d053a0_20, v0000020495d053a0_21, v0000020495d053a0_22;
v0000020495d053a0_23 .array/port v0000020495d053a0, 23;
v0000020495d053a0_24 .array/port v0000020495d053a0, 24;
v0000020495d053a0_25 .array/port v0000020495d053a0, 25;
v0000020495d053a0_26 .array/port v0000020495d053a0, 26;
E_0000020495c91dd0/6 .event anyedge, v0000020495d053a0_23, v0000020495d053a0_24, v0000020495d053a0_25, v0000020495d053a0_26;
v0000020495d053a0_27 .array/port v0000020495d053a0, 27;
v0000020495d053a0_28 .array/port v0000020495d053a0, 28;
v0000020495d053a0_29 .array/port v0000020495d053a0, 29;
v0000020495d053a0_30 .array/port v0000020495d053a0, 30;
E_0000020495c91dd0/7 .event anyedge, v0000020495d053a0_27, v0000020495d053a0_28, v0000020495d053a0_29, v0000020495d053a0_30;
v0000020495d053a0_31 .array/port v0000020495d053a0, 31;
E_0000020495c91dd0/8 .event anyedge, v0000020495d053a0_31, v0000020495d063e0_0;
E_0000020495c91dd0 .event/or E_0000020495c91dd0/0, E_0000020495c91dd0/1, E_0000020495c91dd0/2, E_0000020495c91dd0/3, E_0000020495c91dd0/4, E_0000020495c91dd0/5, E_0000020495c91dd0/6, E_0000020495c91dd0/7, E_0000020495c91dd0/8;
S_0000020495d079f0 .scope module, "RegWrData_gen" "Mux2_1" 4 119, 5 1 0, S_0000020495c89580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Out";
v0000020495d06700_0 .net "In1", 31 0, v0000020495ca3010_0;  alias, 1 drivers
v0000020495d05120_0 .net "In2", 31 0, L_0000020495ca5f10;  alias, 1 drivers
v0000020495d06b60_0 .net "Out", 31 0, L_0000020495d0cba0;  alias, 1 drivers
v0000020495d05f80_0 .net "sel", 0 0, L_0000020495d0bf20;  alias, 1 drivers
L_0000020495d0cba0 .functor MUXZ 32, v0000020495ca3010_0, L_0000020495ca5f10, L_0000020495d0bf20, C4<>;
    .scope S_0000020495c6f530;
T_0 ;
    %wait E_0000020495c92250;
    %load/vec4 v0000020495d05300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020495d059e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020495d06ac0_0;
    %assign/vec4 v0000020495d059e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020495c73620;
T_1 ;
    %wait E_0000020495c91c90;
    %load/vec4 v0000020495d060c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020495d06520, 4;
    %assign/vec4 v0000020495d05760_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020495c75b40;
T_2 ;
    %wait E_0000020495c91f90;
    %load/vec4 v0000020495d06d40_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0000020495d06d40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020495d05ee0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000020495d06d40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020495d05ee0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020495c859a0;
T_3 ;
    %wait E_0000020495c91c50;
    %load/vec4 v0000020495ca13f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000020495ca31f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000020495ca1cb0_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020495d07d10;
T_4 ;
    %wait E_0000020495c91dd0;
    %load/vec4 v0000020495d062a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020495d05b20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020495d062a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020495d053a0, 4;
    %assign/vec4 v0000020495d05b20_0, 0;
T_4.1 ;
    %load/vec4 v0000020495d063e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020495d05bc0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000020495d063e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020495d053a0, 4;
    %assign/vec4 v0000020495d05bc0_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020495d07d10;
T_5 ;
    %wait E_0000020495c920d0;
    %load/vec4 v0000020495d06f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020495d056c0_0;
    %load/vec4 v0000020495d05080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020495d053a0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020495c88070;
T_6 ;
    %wait E_0000020495c91990;
    %load/vec4 v0000020495ca2930_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0000020495ca1850_0;
    %load/vec4 v0000020495ca1ad0_0;
    %add;
    %assign/vec4 v0000020495ca3010_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000020495ca1850_0;
    %load/vec4 v0000020495ca1ad0_0;
    %sub;
    %assign/vec4 v0000020495ca3010_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000020495ca1850_0;
    %load/vec4 v0000020495ca1ad0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000020495ca3010_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000020495ca1850_0;
    %load/vec4 v0000020495ca1ad0_0;
    %and;
    %assign/vec4 v0000020495ca3010_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000020495ca1850_0;
    %load/vec4 v0000020495ca1ad0_0;
    %or;
    %assign/vec4 v0000020495ca3010_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0000020495ca3010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020495ca3290_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020495ca3290_0, 0, 1;
T_6.7 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020495c6f3a0;
T_7 ;
    %wait E_0000020495c920d0;
    %load/vec4 v0000020495d058a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020495d05c60_0;
    %load/vec4 v0000020495d06de0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020495d068e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020495cafcc0;
T_8 ;
    %delay 1000, 0;
    %load/vec4 v0000020495d09c20_0;
    %inv;
    %store/vec4 v0000020495d09c20_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020495cafcc0;
T_9 ;
    %vpi_call 3 53 "$dumpfile", "sim_MIPSCPU.vcd" {0 0 0};
    %vpi_call 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020495cafcc0 {0 0 0};
    %pushi/vec4 4399136, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 2353266692, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 2890006536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 8589346, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 8589349, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 8589348, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 8589354, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 277020673, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 2355232768, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020495d06520, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020495d09720_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020495d09720_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0000020495d09720_0;
    %muli 4, 0, 32;
    %ix/getv/s 4, v0000020495d09720_0;
    %store/vec4a v0000020495d053a0, 4, 0;
    %load/vec4 v0000020495d09720_0;
    %muli 4, 0, 32;
    %ix/getv/s 4, v0000020495d09720_0;
    %store/vec4a v0000020495d068e0, 4, 0;
    %load/vec4 v0000020495d09720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020495d09720_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020495d09c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020495d08640_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020495d08640_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 3 76 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./Mux3_1.v";
    "sim_MIPSCPU.v";
    "./MIPSCPU.v";
    "./Mux2_1.v";
    "./ALU.v";
    "./Adder.v";
    "./Controller.v";
    "./ALUControl.v";
    "./MainCtr.v";
    "./SignedExtended.v";
    "./LeftShift.v";
    "./InstrROM.v";
    "./Concat.v";
    "./DataRAM.v";
    "./PC.v";
    "./RegFile.v";
