$date
	Mon Nov 28 10:39:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module maj3_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module DUT1 $end
$var wire 1 " A $end
$var wire 1 % AB $end
$var wire 1 # B $end
$var wire 1 & BC $end
$var wire 1 $ C $end
$var wire 1 ' CA $end
$var wire 1 ! OUT $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
x'
x&
x%
x$
x#
x"
x!
$end
#5
0!
0%
0&
0'
b1 (
0"
0#
0$
#10
b10 (
1$
#15
b11 (
1#
0$
#20
1!
1&
b100 (
1$
#25
0!
0&
b101 (
1"
0#
0$
#30
1!
1'
b110 (
1$
#35
1%
0'
b111 (
1#
0$
#40
1&
1'
b1000 (
1$
