{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 16:08:31 2022 " "Info: Processing started: Tue Mar 08 16:08:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off task2 -c task2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "A\[0\]\$latch " "Warning: Node \"A\[0\]\$latch\" is a latch" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A\[1\]\$latch " "Warning: Node \"A\[1\]\$latch\" is a latch" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Y\[1\] " "Info: Assuming node \"Y\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Y\[0\] " "Info: Assuming node \"Y\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Y\[2\] " "Info: Assuming node \"Y\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Y\[3\] " "Info: Assuming node \"Y\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux2~22 " "Info: Detected gated clock \"Mux2~22\" as buffer" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "A\[0\]\$latch Y\[0\] Y\[1\] 2.300 ns register " "Info: tsu for register \"A\[0\]\$latch\" (data pin = \"Y\[0\]\", clock pin = \"Y\[1\]\") is 2.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.800 ns + Longest pin register " "Info: + Longest pin to register delay is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Y\[0\] 1 CLK PIN_126 3 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 3; CLK Node = 'Y\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.000 ns) 2.700 ns Mux0~32 2 COMB LC1_D29 1 " "Info: 2: + IC(0.400 ns) + CELL(1.000 ns) = 2.700 ns; Loc. = LC1_D29; Fanout = 1; COMB Node = 'Mux0~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Y[0] Mux0~32 } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.800 ns A\[0\]\$latch 3 REG LC4_D29 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.800 ns; Loc. = LC4_D29; Fanout = 1; REG Node = 'A\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux0~32 A[0]$latch } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 86.84 % ) " "Info: Total cell delay = 3.300 ns ( 86.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 13.16 % ) " "Info: Total interconnect delay = 0.500 ns ( 13.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Y[0] Mux0~32 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { Y[0] {} Y[0]~out {} Mux0~32 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Y\[1\] destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"Y\[1\]\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Y\[1\] 1 CLK PIN_124 3 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 3; CLK Node = 'Y\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 2.500 ns Mux2~22 2 COMB LC3_D29 2 " "Info: 2: + IC(0.400 ns) + CELL(0.800 ns) = 2.500 ns; Loc. = LC3_D29; Fanout = 2; COMB Node = 'Mux2~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Y[1] Mux2~22 } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.400 ns A\[0\]\$latch 3 REG LC4_D29 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.400 ns; Loc. = LC4_D29; Fanout = 1; REG Node = 'A\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux2~22 A[0]$latch } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 85.29 % ) " "Info: Total cell delay = 2.900 ns ( 85.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 14.71 % ) " "Info: Total interconnect delay = 0.500 ns ( 14.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Y[1] Mux2~22 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { Y[1] {} Y[1]~out {} Mux2~22 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Y[0] Mux0~32 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { Y[0] {} Y[0]~out {} Mux0~32 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Y[1] Mux2~22 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { Y[1] {} Y[1]~out {} Mux2~22 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Y\[3\] A\[1\] A\[1\]\$latch 8.200 ns register " "Info: tco from clock \"Y\[3\]\" to destination pin \"A\[1\]\" through register \"A\[1\]\$latch\" is 8.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Y\[3\] source 3.700 ns + Longest register " "Info: + Longest clock path from clock \"Y\[3\]\" to source register is 3.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Y\[3\] 1 CLK PIN_54 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 2; CLK Node = 'Y\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.100 ns) 2.800 ns Mux2~22 2 COMB LC3_D29 2 " "Info: 2: + IC(0.400 ns) + CELL(1.100 ns) = 2.800 ns; Loc. = LC3_D29; Fanout = 2; COMB Node = 'Mux2~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Y[3] Mux2~22 } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.700 ns A\[1\]\$latch 3 REG LC2_D29 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.700 ns; Loc. = LC2_D29; Fanout = 1; REG Node = 'A\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux2~22 A[1]$latch } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 86.49 % ) " "Info: Total cell delay = 3.200 ns ( 86.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 13.51 % ) " "Info: Total interconnect delay = 0.500 ns ( 13.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Y[3] Mux2~22 A[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { Y[3] {} Y[3]~out {} Mux2~22 {} A[1]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.100ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest register pin " "Info: + Longest register to pin delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A\[1\]\$latch 1 REG LC2_D29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D29; Fanout = 1; REG Node = 'A\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1]$latch } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 4.500 ns A\[1\] 2 PIN PIN_20 0 " "Info: 2: + IC(0.700 ns) + CELL(3.800 ns) = 4.500 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'A\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { A[1]$latch A[1] } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 84.44 % ) " "Info: Total cell delay = 3.800 ns ( 84.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 15.56 % ) " "Info: Total interconnect delay = 0.700 ns ( 15.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { A[1]$latch A[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { A[1]$latch {} A[1] {} } { 0.000ns 0.700ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Y[3] Mux2~22 A[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { Y[3] {} Y[3]~out {} Mux2~22 {} A[1]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.100ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { A[1]$latch A[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { A[1]$latch {} A[1] {} } { 0.000ns 0.700ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "A\[0\]\$latch Y\[3\] Y\[3\] 0.100 ns register " "Info: th for register \"A\[0\]\$latch\" (data pin = \"Y\[3\]\", clock pin = \"Y\[3\]\") is 0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Y\[3\] destination 3.700 ns + Longest register " "Info: + Longest clock path from clock \"Y\[3\]\" to destination register is 3.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Y\[3\] 1 CLK PIN_54 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 2; CLK Node = 'Y\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.100 ns) 2.800 ns Mux2~22 2 COMB LC3_D29 2 " "Info: 2: + IC(0.400 ns) + CELL(1.100 ns) = 2.800 ns; Loc. = LC3_D29; Fanout = 2; COMB Node = 'Mux2~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Y[3] Mux2~22 } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.700 ns A\[0\]\$latch 3 REG LC4_D29 1 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.700 ns; Loc. = LC4_D29; Fanout = 1; REG Node = 'A\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux2~22 A[0]$latch } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 86.49 % ) " "Info: Total cell delay = 3.200 ns ( 86.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 13.51 % ) " "Info: Total interconnect delay = 0.500 ns ( 13.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Y[3] Mux2~22 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { Y[3] {} Y[3]~out {} Mux2~22 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.100ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Y\[3\] 1 CLK PIN_54 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 2; CLK Node = 'Y\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 2.500 ns Mux0~32 2 COMB LC1_D29 1 " "Info: 2: + IC(0.400 ns) + CELL(0.800 ns) = 2.500 ns; Loc. = LC1_D29; Fanout = 1; COMB Node = 'Mux0~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Y[3] Mux0~32 } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.600 ns A\[0\]\$latch 3 REG LC4_D29 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.600 ns; Loc. = LC4_D29; Fanout = 1; REG Node = 'A\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux0~32 A[0]$latch } "NODE_NAME" } } { "task2.v" "" { Text "C:/Users/acanto/Desktop/assignment 1/task2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 86.11 % ) " "Info: Total cell delay = 3.100 ns ( 86.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 13.89 % ) " "Info: Total interconnect delay = 0.500 ns ( 13.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Y[3] Mux0~32 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Y[3] {} Y[3]~out {} Mux0~32 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Y[3] Mux2~22 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { Y[3] {} Y[3]~out {} Mux2~22 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 1.100ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Y[3] Mux0~32 A[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Y[3] {} Y[3]~out {} Mux0~32 {} A[0]$latch {} } { 0.000ns 0.000ns 0.400ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 16:08:31 2022 " "Info: Processing ended: Tue Mar 08 16:08:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
