<stg><name>dft3</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
meminst1.preheader:0  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %w = phi i9 [ %w_1, %1 ], [ 0, %meminst1.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="9">
<![CDATA[
:1  %w_cast = zext i9 %w to i32

]]></Node>
<StgValue><ssdm name="w_cast"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond = icmp eq i9 %w, -256

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %w_1 = add i9 %w, 1

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %real_sample_addr = getelementptr [256 x float]* %real_sample, i32 0, i32 %w_cast

]]></Node>
<StgValue><ssdm name="real_sample_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="8">
<![CDATA[
:2  %real_sample_load = load float* %real_sample_addr, align 4

]]></Node>
<StgValue><ssdm name="real_sample_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %imag_sample_addr = getelementptr [256 x float]* %imag_sample, i32 0, i32 %w_cast

]]></Node>
<StgValue><ssdm name="imag_sample_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
:6  %imag_sample_load = load float* %imag_sample_addr, align 4

]]></Node>
<StgValue><ssdm name="imag_sample_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="8">
<![CDATA[
:2  %real_sample_load = load float* %real_sample_addr, align 4

]]></Node>
<StgValue><ssdm name="real_sample_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %dft_real_addr = getelementptr [256 x float]* %dft_real, i32 0, i32 %w_cast

]]></Node>
<StgValue><ssdm name="dft_real_addr"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %real_sample_load, float* %dft_real_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="8">
<![CDATA[
:6  %imag_sample_load = load float* %imag_sample_addr, align 4

]]></Node>
<StgValue><ssdm name="imag_sample_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %dft_imag_addr = getelementptr [256 x float]* %dft_imag, i32 0, i32 %w_cast

]]></Node>
<StgValue><ssdm name="dft_imag_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %imag_sample_load, float* %dft_imag_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="real_sample" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="real_sample"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="29" name="imag_sample" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="imag_sample"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="dft_real" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dft_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="31" name="dft_imag" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dft_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="32" from="w_1" to="w" fromId="9" toId="5">
<BackEdge/>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="33" from="StgValue_23" to="w" fromId="23" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="35" from="StgValue_34" to="w" fromId="34" toId="5">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="36" from="StgValue_4" to="w" fromId="4" toId="5">
</dataflow>
<dataflow id="37" from="w" to="w_cast" fromId="5" toId="6">
</dataflow>
<dataflow id="38" from="w" to="exitcond" fromId="5" toId="7">
</dataflow>
<dataflow id="40" from="StgValue_39" to="exitcond" fromId="39" toId="7">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="41" toId="8">
</dataflow>
<dataflow id="44" from="StgValue_43" to="empty" fromId="43" toId="8">
</dataflow>
<dataflow id="45" from="StgValue_43" to="empty" fromId="43" toId="8">
</dataflow>
<dataflow id="46" from="StgValue_43" to="empty" fromId="43" toId="8">
</dataflow>
<dataflow id="47" from="w" to="w_1" fromId="5" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_48" to="w_1" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="exitcond" to="StgValue_10" fromId="7" toId="10">
</dataflow>
<dataflow id="51" from="real_sample" to="real_sample_addr" fromId="28" toId="11">
</dataflow>
<dataflow id="53" from="StgValue_52" to="real_sample_addr" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="w_cast" to="real_sample_addr" fromId="6" toId="11">
</dataflow>
<dataflow id="55" from="real_sample_addr" to="real_sample_load" fromId="11" toId="12">
</dataflow>
<dataflow id="56" from="imag_sample" to="imag_sample_addr" fromId="29" toId="13">
</dataflow>
<dataflow id="57" from="StgValue_52" to="imag_sample_addr" fromId="52" toId="13">
</dataflow>
<dataflow id="58" from="w_cast" to="imag_sample_addr" fromId="6" toId="13">
</dataflow>
<dataflow id="59" from="imag_sample_addr" to="imag_sample_load" fromId="13" toId="14">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopName" to="StgValue_16" fromId="60" toId="16">
</dataflow>
<dataflow id="63" from="p_str6" to="StgValue_16" fromId="62" toId="16">
</dataflow>
<dataflow id="64" from="real_sample_addr" to="real_sample_load" fromId="11" toId="17">
</dataflow>
<dataflow id="65" from="dft_real" to="dft_real_addr" fromId="30" toId="18">
</dataflow>
<dataflow id="66" from="StgValue_52" to="dft_real_addr" fromId="52" toId="18">
</dataflow>
<dataflow id="67" from="w_cast" to="dft_real_addr" fromId="6" toId="18">
</dataflow>
<dataflow id="68" from="real_sample_load" to="StgValue_19" fromId="17" toId="19">
</dataflow>
<dataflow id="69" from="dft_real_addr" to="StgValue_19" fromId="18" toId="19">
</dataflow>
<dataflow id="70" from="imag_sample_addr" to="imag_sample_load" fromId="13" toId="20">
</dataflow>
<dataflow id="71" from="dft_imag" to="dft_imag_addr" fromId="31" toId="21">
</dataflow>
<dataflow id="72" from="StgValue_52" to="dft_imag_addr" fromId="52" toId="21">
</dataflow>
<dataflow id="73" from="w_cast" to="dft_imag_addr" fromId="6" toId="21">
</dataflow>
<dataflow id="74" from="imag_sample_load" to="StgValue_22" fromId="20" toId="22">
</dataflow>
<dataflow id="75" from="dft_imag_addr" to="StgValue_22" fromId="21" toId="22">
</dataflow>
<dataflow id="76" from="exitcond" to="StgValue_2" fromId="7" toId="2">
</dataflow>
</dataflows>


</stg>
