// Seed: 3458975707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin : id_8
    id_7 = 1;
  end
  tri0 id_9 = id_4 ? "" == id_2 : id_3, id_10 = 1'h0, id_11;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8,
    input tri0 id_9
    , id_15,
    input wire id_10,
    output wor id_11,
    output wire id_12,
    input tri1 id_13
);
  wire id_16;
  module_0(
      id_16, id_15, id_15, id_16, id_15, id_16, id_15
  );
endmodule
