<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Driver for the MIPI Display Serial Interface (DSI) implemented by the Tegra X1."><meta name="keywords" content="rust, rustlang, rust-lang, dsi"><title>libtegra::dsi - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module dsi</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li></ul></div></section><div id="sidebar-vars" data-name="dsi" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../libtegra/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../index.html">libtegra</a>::<wbr><a class="mod" href="#">dsi</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/libtegra/dsi/mod.rs.html#1-5">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Driver for the MIPI Display Serial Interface (DSI) implemented by the Tegra X1.</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_CTXSW_0/index.html" title="libtegra::dsi::DSI_CTXSW_0 mod">DSI_CTXSW_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_CTXSW_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_BTA_TIMING_0/index.html" title="libtegra::dsi::DSI_DSI_BTA_TIMING_0 mod">DSI_DSI_BTA_TIMING_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_BTA_TIMING_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_CONTROL_0/index.html" title="libtegra::dsi::DSI_DSI_CONTROL_0 mod">DSI_DSI_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_DCS_CMDS_0/index.html" title="libtegra::dsi::DSI_DSI_DCS_CMDS_0 mod">DSI_DSI_DCS_CMDS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_DCS_CMDS_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_DSC_CONTROL_0/index.html" title="libtegra::dsi::DSI_DSI_DSC_CONTROL_0 mod">DSI_DSI_DSC_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_DSC_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_GANGED_MODE_CONTROL_0/index.html" title="libtegra::dsi::DSI_DSI_GANGED_MODE_CONTROL_0 mod">DSI_DSI_GANGED_MODE_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_GANGED_MODE_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_GANGED_MODE_SIZE_0/index.html" title="libtegra::dsi::DSI_DSI_GANGED_MODE_SIZE_0 mod">DSI_DSI_GANGED_MODE_SIZE_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_GANGED_MODE_SIZE_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_GANGED_MODE_START_0/index.html" title="libtegra::dsi::DSI_DSI_GANGED_MODE_START_0 mod">DSI_DSI_GANGED_MODE_START_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_GANGED_MODE_START_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_INIT_SEQ_CONTROL_0/index.html" title="libtegra::dsi::DSI_DSI_INIT_SEQ_CONTROL_0 mod">DSI_DSI_INIT_SEQ_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_INIT_SEQ_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_MAX_THRESHOLD_0/index.html" title="libtegra::dsi::DSI_DSI_MAX_THRESHOLD_0 mod">DSI_DSI_MAX_THRESHOLD_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_MAX_THRESHOLD_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PHY_TIMING_0_0/index.html" title="libtegra::dsi::DSI_DSI_PHY_TIMING_0_0 mod">DSI_DSI_PHY_TIMING_0_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PHY_TIMING_0_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PHY_TIMING_1_0/index.html" title="libtegra::dsi::DSI_DSI_PHY_TIMING_1_0 mod">DSI_DSI_PHY_TIMING_1_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PHY_TIMING_1_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PHY_TIMING_2_0/index.html" title="libtegra::dsi::DSI_DSI_PHY_TIMING_2_0 mod">DSI_DSI_PHY_TIMING_2_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PHY_TIMING_2_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_LEN_0_1_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_LEN_0_1_0 mod">DSI_DSI_PKT_LEN_0_1_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_LEN_0_1_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_LEN_2_3_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_LEN_2_3_0 mod">DSI_DSI_PKT_LEN_2_3_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_LEN_2_3_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_LEN_4_5_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_LEN_4_5_0 mod">DSI_DSI_PKT_LEN_4_5_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_LEN_4_5_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_LEN_6_7_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_LEN_6_7_0 mod">DSI_DSI_PKT_LEN_6_7_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_LEN_6_7_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_0_HI_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_0_HI_0 mod">DSI_DSI_PKT_SEQ_0_HI_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_0_HI_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_0_LO_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_0_LO_0 mod">DSI_DSI_PKT_SEQ_0_LO_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_0_LO_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_1_HI_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_1_HI_0 mod">DSI_DSI_PKT_SEQ_1_HI_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_1_HI_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_1_LO_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_1_LO_0 mod">DSI_DSI_PKT_SEQ_1_LO_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_1_LO_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_2_HI_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_2_HI_0 mod">DSI_DSI_PKT_SEQ_2_HI_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_2_HI_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_2_LO_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_2_LO_0 mod">DSI_DSI_PKT_SEQ_2_LO_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_2_LO_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_3_HI_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_3_HI_0 mod">DSI_DSI_PKT_SEQ_3_HI_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_3_HI_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_3_LO_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_3_LO_0 mod">DSI_DSI_PKT_SEQ_3_LO_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_3_LO_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_4_HI_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_4_HI_0 mod">DSI_DSI_PKT_SEQ_4_HI_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_4_HI_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_4_LO_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_4_LO_0 mod">DSI_DSI_PKT_SEQ_4_LO_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_4_LO_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_5_HI_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_5_HI_0 mod">DSI_DSI_PKT_SEQ_5_HI_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_5_HI_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_PKT_SEQ_5_LO_0/index.html" title="libtegra::dsi::DSI_DSI_PKT_SEQ_5_LO_0 mod">DSI_DSI_PKT_SEQ_5_LO_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_PKT_SEQ_5_LO_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_POWER_CONTROL_0/index.html" title="libtegra::dsi::DSI_DSI_POWER_CONTROL_0 mod">DSI_DSI_POWER_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_POWER_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_RAW_DATA_BYTE_COUNT_0/index.html" title="libtegra::dsi::DSI_DSI_RAW_DATA_BYTE_COUNT_0 mod">DSI_DSI_RAW_DATA_BYTE_COUNT_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_RAW_DATA_BYTE_COUNT_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_SOL_DELAY_0/index.html" title="libtegra::dsi::DSI_DSI_SOL_DELAY_0 mod">DSI_DSI_SOL_DELAY_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_SOL_DELAY_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_STATUS_0/index.html" title="libtegra::dsi::DSI_DSI_STATUS_0 mod">DSI_DSI_STATUS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_STATUS_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_TIMEOUT_0_0/index.html" title="libtegra::dsi::DSI_DSI_TIMEOUT_0_0 mod">DSI_DSI_TIMEOUT_0_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_TIMEOUT_0_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_TIMEOUT_1_0/index.html" title="libtegra::dsi::DSI_DSI_TIMEOUT_1_0 mod">DSI_DSI_TIMEOUT_1_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_TIMEOUT_1_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_TO_TALLY_0/index.html" title="libtegra::dsi::DSI_DSI_TO_TALLY_0 mod">DSI_DSI_TO_TALLY_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_TO_TALLY_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_TRIGGER_0/index.html" title="libtegra::dsi::DSI_DSI_TRIGGER_0 mod">DSI_DSI_TRIGGER_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_TRIGGER_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_ULTRA_LOW_POWER_CONTROL_0/index.html" title="libtegra::dsi::DSI_DSI_ULTRA_LOW_POWER_CONTROL_0 mod">DSI_DSI_ULTRA_LOW_POWER_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_ULTRA_LOW_POWER_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DSI_VID_MODE_CONTROL_0/index.html" title="libtegra::dsi::DSI_DSI_VID_MODE_CONTROL_0 mod">DSI_DSI_VID_MODE_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DSI_VID_MODE_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_DUMMY_PIX_CNT_0/index.html" title="libtegra::dsi::DSI_DUMMY_PIX_CNT_0 mod">DSI_DUMMY_PIX_CNT_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_DUMMY_PIX_CNT_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_HOST_DSI_CONTROL_0/index.html" title="libtegra::dsi::DSI_HOST_DSI_CONTROL_0 mod">DSI_HOST_DSI_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_HOST_DSI_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_INCR_SYNCPT_0/index.html" title="libtegra::dsi::DSI_INCR_SYNCPT_0 mod">DSI_INCR_SYNCPT_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_INCR_SYNCPT_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_INCR_SYNCPT_CNTRL_0/index.html" title="libtegra::dsi::DSI_INCR_SYNCPT_CNTRL_0 mod">DSI_INCR_SYNCPT_CNTRL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_INCR_SYNCPT_CNTRL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_INCR_SYNCPT_ERROR_0/index.html" title="libtegra::dsi::DSI_INCR_SYNCPT_ERROR_0 mod">DSI_INCR_SYNCPT_ERROR_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_INCR_SYNCPT_ERROR_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_INT_ENABLE_0/index.html" title="libtegra::dsi::DSI_INT_ENABLE_0 mod">DSI_INT_ENABLE_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_INT_ENABLE_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_INT_MASK_0/index.html" title="libtegra::dsi::DSI_INT_MASK_0 mod">DSI_INT_MASK_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_INT_MASK_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_INT_STATUS_0/index.html" title="libtegra::dsi::DSI_INT_STATUS_0 mod">DSI_INT_STATUS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_INT_STATUS_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_PAD_CD_STATUS_0/index.html" title="libtegra::dsi::DSI_PAD_CD_STATUS_0 mod">DSI_PAD_CD_STATUS_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_PAD_CD_STATUS_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_PAD_CONTROL_0/index.html" title="libtegra::dsi::DSI_PAD_CONTROL_0 mod">DSI_PAD_CONTROL_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_PAD_CONTROL_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_PAD_CONTROL_1_0/index.html" title="libtegra::dsi::DSI_PAD_CONTROL_1_0 mod">DSI_PAD_CONTROL_1_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_PAD_CONTROL_1_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_PAD_CONTROL_2_0/index.html" title="libtegra::dsi::DSI_PAD_CONTROL_2_0 mod">DSI_PAD_CONTROL_2_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_PAD_CONTROL_2_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_PAD_CONTROL_3_0/index.html" title="libtegra::dsi::DSI_PAD_CONTROL_3_0 mod">DSI_PAD_CONTROL_3_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_PAD_CONTROL_3_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_PAD_CONTROL_4_0/index.html" title="libtegra::dsi::DSI_PAD_CONTROL_4_0 mod">DSI_PAD_CONTROL_4_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_PAD_CONTROL_4_0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="DSI_PAD_CONTROL_CD_0/index.html" title="libtegra::dsi::DSI_PAD_CONTROL_CD_0 mod">DSI_PAD_CONTROL_CD_0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>DSI_PAD_CONTROL_CD_0</code> register.</p>
</div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Registers.html" title="libtegra::dsi::Registers struct">Registers</a></div><div class="item-right docblock-short"><p>Representation of the MIPI-DSI registers.</p>
</div></div></div><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DSIA_REGISTERS.html" title="libtegra::dsi::DSIA_REGISTERS constant">DSIA_REGISTERS</a></div><div class="item-right docblock-short"><p>A pointer to the DSIA register block that can be accessed by dereferencing it.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DSIB_REGISTERS.html" title="libtegra::dsi::DSIB_REGISTERS constant">DSIB_REGISTERS</a></div><div class="item-right docblock-short"><p>A pointer to the DSIB register block that can be accessed by dereferencing it.</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>