INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/image_processing/bram_image_process/bram_image_process.gen/sources_1/ip/bram_image/sim/bram_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/image_processing/bram_image_process/bram_image_process.srcs/sources_1/new/image_processing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/image_processing/bram_image_process/bram_image_process.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/l3853/Documents/GitHub/FPGA/image_processing/bram_image_process/bram_image_process.srcs/sources_1/new/top.v:123]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/l3853/Documents/GitHub/FPGA/image_processing/bram_image_process/bram_image_process.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/l3853/Documents/GitHub/FPGA/image_processing/bram_image_process/bram_image_process.srcs/sources_1/new/top.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/l3853/Documents/GitHub/FPGA/image_processing/bram_image_process/bram_image_process.srcs/sim_1/new/tb_image_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
