// Generated by CIRCT firtool-1.128.0
module SimpleAXIArbiter(	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  input         clock,	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
                reset,	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  output        io_left_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_left_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_left_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_left_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_left_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_left_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_left_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_aw_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_aw_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_aw_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_w_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_w_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_w_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [3:0]  io_right_w_bits_strb,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_b_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_b_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
                io_right_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_right_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_right_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_right_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_right_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_right_r_bits_resp,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_aw_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_aw_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_aw_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_out_aw_bits_size,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [1:0]  io_out_aw_bits_burst,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [2:0]  io_out_aw_bits_prot,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_w_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_w_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_w_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [3:0]  io_out_w_bits_strb,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_w_bits_last,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
                io_out_b_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_b_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
                io_out_ar_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_ar_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output [31:0] io_out_ar_bits_addr,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  output        io_out_r_ready,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input         io_out_r_valid,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [31:0] io_out_r_bits_data,	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
  input  [1:0]  io_out_r_bits_resp	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
);

  reg  [1:0] state;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
  wire       rightReq = io_right_ar_valid | io_right_aw_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:46:36
  wire       _GEN = state == 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :52:17
  wire       _GEN_0 = state == 2'h1;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :52:17, :67:14
  wire       _GEN_1 = state == 2'h2;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :52:17
  wire       _GEN_2 = _GEN_0 | _GEN & io_left_ar_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:52:17, :67:{29,54}
  wire       _GEN_3 = _GEN_1 | _GEN & rightReq;	// src/main/scala/mycpu/utils/Arbiter.scala:46:36, :52:17, :70:{35,60}
  wire       io_out_b_ready_0 = ~_GEN_2 & _GEN_3 & io_right_b_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:26:16, :42:19, :67:{29,67}, :68:12, :70:{35,74}, :71:12
  wire       io_out_r_ready_0 = _GEN_2 ? io_left_r_ready : _GEN_3 & io_right_r_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:41:19, :67:{29,67}, :68:12, :70:{35,74}, :71:12
  always @(posedge clock) begin	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
    if (reset)	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
      state <= 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
    else if (_GEN) begin	// src/main/scala/mycpu/utils/Arbiter.scala:52:17
      if (io_left_ar_valid)	// src/main/scala/mycpu/utils/Arbiter.scala:9:14
        state <= 2'h1;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22, :67:14
      else if (rightReq)	// src/main/scala/mycpu/utils/Arbiter.scala:46:36
        state <= 2'h2;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
    end
    else if ((_GEN_0 | _GEN_1)
             & (io_out_r_ready_0 & io_out_r_valid | io_out_b_ready_0 & io_out_b_valid))	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/Arbiter.scala:16:22, :42:19, :52:17, :58:{21,35,43}, :61:{35,43}, :67:67, :68:12, :70:74, :71:12
      state <= 2'h0;	// src/main/scala/mycpu/utils/Arbiter.scala:16:22
  end // always @(posedge)
  assign io_left_ar_ready = _GEN_2 & io_out_ar_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :25:16, :67:{29,67}, :68:12
  assign io_left_r_valid = _GEN_2 & io_out_r_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :28:16, :67:{29,67}, :68:12
  assign io_left_r_bits_data = io_out_r_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_left_r_bits_resp = io_out_r_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_aw_ready = ~_GEN_2 & _GEN_3 & io_out_aw_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :67:{29,67}, :70:{35,74}, :71:12
  assign io_right_w_ready = ~_GEN_2 & _GEN_3 & io_out_w_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :27:16, :67:{29,67}, :70:{35,74}, :71:12
  assign io_right_b_valid = ~_GEN_2 & _GEN_3 & io_out_b_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :29:16, :67:{29,67}, :70:{35,74}, :71:12
  assign io_right_ar_ready = ~_GEN_2 & _GEN_3 & io_out_ar_ready;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :25:16, :26:16, :67:{29,67}, :70:{35,74}, :71:12
  assign io_right_r_valid = ~_GEN_2 & _GEN_3 & io_out_r_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :28:16, :67:{29,67}, :70:{35,74}, :71:12
  assign io_right_r_bits_data = io_out_r_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_right_r_bits_resp = io_out_r_bits_resp;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7
  assign io_out_aw_valid = ~_GEN_2 & _GEN_3 & io_right_aw_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :39:19, :67:{29,67}, :68:12, :70:{35,74}, :71:12
  assign io_out_aw_bits_addr = _GEN_2 ? 32'h0 : io_right_aw_bits_addr;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :67:{29,67}, :68:12, :70:74
  assign io_out_aw_bits_size = {1'h0, ~_GEN_2, 1'h0};	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :67:{29,67}, :68:12, :70:74
  assign io_out_aw_bits_burst = {1'h0, ~_GEN_2};	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :67:{29,67}, :68:12, :70:74
  assign io_out_aw_bits_prot = {2'h0, ~_GEN_2};	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :67:{29,67}, :68:12, :70:74
  assign io_out_w_valid = ~_GEN_2 & _GEN_3 & io_right_w_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :26:16, :40:19, :67:{29,67}, :68:12, :70:{35,74}, :71:12
  assign io_out_w_bits_data = _GEN_2 ? 32'h0 : io_right_w_bits_data;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :67:{29,67}, :68:12, :70:74
  assign io_out_w_bits_strb = _GEN_2 ? 4'h0 : io_right_w_bits_strb;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :9:14, :67:{29,67}, :68:12, :70:74
  assign io_out_w_bits_last = ~_GEN_2;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :67:{29,67}, :68:12, :70:74
  assign io_out_b_ready = io_out_b_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :42:19, :67:67, :68:12, :70:74, :71:12
  assign io_out_ar_valid = _GEN_2 ? io_left_ar_valid : _GEN_3 & io_right_ar_valid;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :38:19, :67:{29,67}, :68:12, :70:{35,74}, :71:12
  assign io_out_ar_bits_addr = _GEN_2 ? io_left_ar_bits_addr : io_right_ar_bits_addr;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :67:{29,67}, :68:12, :70:74
  assign io_out_r_ready = io_out_r_ready_0;	// src/main/scala/mycpu/utils/Arbiter.scala:8:7, :67:67, :68:12, :70:74
endmodule

